{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 20:30:54 2013 " "Info: Processing started: Thu Oct 24 20:30:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scomp -c scomp " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off scomp -c scomp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Info: Found design unit 1: SCOMP-a" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Info: Found entity 1: SCOMP" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "scomp " "Info: Elaborating entity \"scomp\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:MEMORY " "Info: Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:MEMORY\"" {  } { { "scomp.vhd" "MEMORY" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:MEMORY " "Info: Elaborated megafunction instantiation \"altsyncram:MEMORY\"" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:MEMORY " "Info: Instantiated megafunction \"altsyncram:MEMORY\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file swag2.mif " "Info: Parameter \"init_file\" = \"swag2.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Info: Parameter \"numwords_b\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info: Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Info: Parameter \"widthad_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gus3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gus3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gus3 " "Info: Found entity 1: altsyncram_gus3" {  } { { "db/altsyncram_gus3.tdf" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/db/altsyncram_gus3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gus3 altsyncram:MEMORY\|altsyncram_gus3:auto_generated " "Info: Elaborating entity \"altsyncram_gus3\" for hierarchy \"altsyncram:MEMORY\|altsyncram_gus3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI LPM_BUSTRI:IO_BUS " "Info: Elaborating entity \"LPM_BUSTRI\" for hierarchy \"LPM_BUSTRI:IO_BUS\"" {  } { { "scomp.vhd" "IO_BUS" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_BUSTRI:IO_BUS " "Info: Elaborated megafunction instantiation \"LPM_BUSTRI:IO_BUS\"" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_BUSTRI:IO_BUS " "Info: Instantiated megafunction \"LPM_BUSTRI:IO_BUS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CLSHIFT LPM_CLSHIFT:SHIFTER " "Info: Elaborating entity \"LPM_CLSHIFT\" for hierarchy \"LPM_CLSHIFT:SHIFTER\"" {  } { { "scomp.vhd" "SHIFTER" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CLSHIFT:SHIFTER " "Info: Elaborated megafunction instantiation \"LPM_CLSHIFT:SHIFTER\"" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 107 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CLSHIFT:SHIFTER " "Info: Instantiated megafunction \"LPM_CLSHIFT:SHIFTER\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 4 " "Info: Parameter \"LPM_WIDTHDIST\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE LOGICAL " "Info: Parameter \"LPM_SHIFTTYPE\" = \"LOGICAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 107 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_0kc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_0kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_0kc " "Info: Found entity 1: lpm_clshift_0kc" {  } { { "db/lpm_clshift_0kc.tdf" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/db/lpm_clshift_0kc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_0kc LPM_CLSHIFT:SHIFTER\|lpm_clshift_0kc:auto_generated " "Info: Elaborating entity \"lpm_clshift_0kc\" for hierarchy \"LPM_CLSHIFT:SHIFTER\|lpm_clshift_0kc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "476 " "Info: Implemented 476 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "378 " "Info: Implemented 378 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 20:30:58 2013 " "Info: Processing ended: Thu Oct 24 20:30:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 20:30:59 2013 " "Info: Processing started: Thu Oct 24 20:30:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off scomp -c scomp " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off scomp -c scomp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "scomp EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"scomp\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 927 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 928 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 929 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "82 82 " "Critical Warning: No exact pin location assignment(s) for 82 pins of 82 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_DATA\[0\] " "Info: Pin IO_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_DATA[0] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_DATA\[1\] " "Info: Pin IO_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_DATA[1] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_DATA\[2\] " "Info: Pin IO_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_DATA[2] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_DATA\[3\] " "Info: Pin IO_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_DATA[3] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_DATA\[4\] " "Info: Pin IO_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_DATA[4] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_DATA\[5\] " "Info: Pin IO_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_DATA[5] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_DATA\[6\] " "Info: Pin IO_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_DATA[6] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_DATA\[7\] " "Info: Pin IO_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_DATA[7] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_DATA\[8\] " "Info: Pin IO_DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_DATA[8] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_DATA\[9\] " "Info: Pin IO_DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_DATA[9] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_DATA\[10\] " "Info: Pin IO_DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_DATA[10] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_DATA\[11\] " "Info: Pin IO_DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_DATA[11] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_DATA\[12\] " "Info: Pin IO_DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_DATA[12] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_DATA\[13\] " "Info: Pin IO_DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_DATA[13] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_DATA\[14\] " "Info: Pin IO_DATA\[14\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_DATA[14] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_DATA\[15\] " "Info: Pin IO_DATA\[15\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_DATA[15] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[0\] " "Info: Pin PC_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { PC_OUT[0] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 15 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[1\] " "Info: Pin PC_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { PC_OUT[1] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 15 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[2\] " "Info: Pin PC_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { PC_OUT[2] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 15 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[3\] " "Info: Pin PC_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { PC_OUT[3] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 15 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[4\] " "Info: Pin PC_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { PC_OUT[4] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 15 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[5\] " "Info: Pin PC_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { PC_OUT[5] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 15 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[6\] " "Info: Pin PC_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { PC_OUT[6] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 15 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[7\] " "Info: Pin PC_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { PC_OUT[7] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 15 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[8\] " "Info: Pin PC_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { PC_OUT[8] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 15 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[9\] " "Info: Pin PC_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { PC_OUT[9] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 15 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[0\] " "Info: Pin AC_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { AC_OUT[0] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[1\] " "Info: Pin AC_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { AC_OUT[1] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[2\] " "Info: Pin AC_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { AC_OUT[2] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[3\] " "Info: Pin AC_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { AC_OUT[3] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[4\] " "Info: Pin AC_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { AC_OUT[4] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[5\] " "Info: Pin AC_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { AC_OUT[5] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[6\] " "Info: Pin AC_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { AC_OUT[6] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[7\] " "Info: Pin AC_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { AC_OUT[7] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[8\] " "Info: Pin AC_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { AC_OUT[8] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[9\] " "Info: Pin AC_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { AC_OUT[9] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[10\] " "Info: Pin AC_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { AC_OUT[10] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[11\] " "Info: Pin AC_OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { AC_OUT[11] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[12\] " "Info: Pin AC_OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { AC_OUT[12] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[13\] " "Info: Pin AC_OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { AC_OUT[13] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[14\] " "Info: Pin AC_OUT\[14\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { AC_OUT[14] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_OUT\[15\] " "Info: Pin AC_OUT\[15\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { AC_OUT[15] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[0\] " "Info: Pin MDR_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MDR_OUT[0] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[1\] " "Info: Pin MDR_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MDR_OUT[1] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[2\] " "Info: Pin MDR_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MDR_OUT[2] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[3\] " "Info: Pin MDR_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MDR_OUT[3] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[4\] " "Info: Pin MDR_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MDR_OUT[4] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[5\] " "Info: Pin MDR_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MDR_OUT[5] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[6\] " "Info: Pin MDR_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MDR_OUT[6] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[7\] " "Info: Pin MDR_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MDR_OUT[7] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[8\] " "Info: Pin MDR_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MDR_OUT[8] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[9\] " "Info: Pin MDR_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MDR_OUT[9] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[10\] " "Info: Pin MDR_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MDR_OUT[10] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[11\] " "Info: Pin MDR_OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MDR_OUT[11] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[12\] " "Info: Pin MDR_OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MDR_OUT[12] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[13\] " "Info: Pin MDR_OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MDR_OUT[13] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[14\] " "Info: Pin MDR_OUT\[14\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MDR_OUT[14] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_OUT\[15\] " "Info: Pin MDR_OUT\[15\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MDR_OUT[15] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_OUT\[0\] " "Info: Pin MAR_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MAR_OUT[0] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_OUT\[1\] " "Info: Pin MAR_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MAR_OUT[1] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_OUT\[2\] " "Info: Pin MAR_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MAR_OUT[2] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_OUT\[3\] " "Info: Pin MAR_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MAR_OUT[3] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_OUT\[4\] " "Info: Pin MAR_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MAR_OUT[4] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_OUT\[5\] " "Info: Pin MAR_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MAR_OUT[5] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_OUT\[6\] " "Info: Pin MAR_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MAR_OUT[6] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_OUT\[7\] " "Info: Pin MAR_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MAR_OUT[7] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_OUT\[8\] " "Info: Pin MAR_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MAR_OUT[8] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR_OUT\[9\] " "Info: Pin MAR_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MAR_OUT[9] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MW_OUT " "Info: Pin MW_OUT not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { MW_OUT } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 19 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MW_OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FETCH_OUT " "Info: Pin FETCH_OUT not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { FETCH_OUT } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 20 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FETCH_OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_WRITE " "Info: Pin IO_WRITE not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_WRITE } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 21 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_WRITE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_CYCLE " "Info: Pin IO_CYCLE not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_CYCLE } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 22 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_CYCLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_ADDR\[0\] " "Info: Pin IO_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_ADDR[0] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 23 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_ADDR\[1\] " "Info: Pin IO_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_ADDR[1] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 23 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_ADDR\[2\] " "Info: Pin IO_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_ADDR[2] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 23 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_ADDR\[3\] " "Info: Pin IO_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_ADDR[3] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 23 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_ADDR\[4\] " "Info: Pin IO_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_ADDR[4] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 23 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_ADDR\[5\] " "Info: Pin IO_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_ADDR[5] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 23 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_ADDR\[6\] " "Info: Pin IO_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_ADDR[6] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 23 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_ADDR\[7\] " "Info: Pin IO_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { IO_ADDR[7] } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 23 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Info: Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { CLOCK } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 13 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESETN " "Info: Pin RESETN not assigned to an exact location on the device" {  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { RESETN } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 14 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node CLOCK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { CLOCK } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 13 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 299 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESETN (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node RESETN (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AC\[15\] " "Info: Destination node AC\[15\]" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AC\[14\] " "Info: Destination node AC\[14\]" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AC\[13\] " "Info: Destination node AC\[13\]" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AC\[12\] " "Info: Destination node AC\[12\]" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AC\[11\] " "Info: Destination node AC\[11\]" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AC\[10\] " "Info: Destination node AC\[10\]" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AC\[9\] " "Info: Destination node AC\[9\]" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AC\[8\] " "Info: Destination node AC\[8\]" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 142 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AC\[7\] " "Info: Destination node AC\[7\]" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AC\[6\] " "Info: Destination node AC\[6\]" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appl/altera/91/quartus/bin/pin_planner.ppl" { RESETN } } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 14 -1 0 } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vjain40/Lab8ii/Lab7/" 0 { } { { 0 { 0 ""} 0 300 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "80 unused 3.3V 0 64 16 " "Info: Number of I/O pins in group: 80 (unused VREF, 3.3V VCCIO, 0 input, 64 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.880 ns memory register " "Info: Estimated most critical path is memory to register delay of 8.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|ram_block1a5~porta_address_reg9 1 MEM M4K_X52_Y23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y23; Fanout = 1; MEM Node = 'altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|ram_block1a5~porta_address_reg9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a5~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_gus3.tdf" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/db/altsyncram_gus3.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|q_a\[5\] 2 MEM M4K_X52_Y23 6 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y23; Fanout = 6; MEM Node = 'altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|q_a\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a5~porta_address_reg9 altsyncram:MEMORY|altsyncram_gus3:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_gus3.tdf" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/db/altsyncram_gus3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.150 ns) 4.015 ns Add1~30 3 COMB LAB_X53_Y24 1 " "Info: 3: + IC(0.872 ns) + CELL(0.150 ns) = 4.015 ns; Loc. = LAB_X53_Y24; Fanout = 1; COMB Node = 'Add1~30'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|q_a[5] Add1~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 4.580 ns Add1~31 4 COMB LAB_X53_Y24 2 " "Info: 4: + IC(0.290 ns) + CELL(0.275 ns) = 4.580 ns; Loc. = LAB_X53_Y24; Fanout = 2; COMB Node = 'Add1~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Add1~30 Add1~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.414 ns) 5.851 ns Add1~34 5 COMB LAB_X50_Y24 2 " "Info: 5: + IC(0.857 ns) + CELL(0.414 ns) = 5.851 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { Add1~31 Add1~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.922 ns Add1~39 6 COMB LAB_X50_Y24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.922 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'Add1~39'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~34 Add1~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 6.083 ns Add1~44 7 COMB LAB_X50_Y23 2 " "Info: 7: + IC(0.090 ns) + CELL(0.071 ns) = 6.083 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'Add1~44'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add1~39 Add1~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.154 ns Add1~49 8 COMB LAB_X50_Y23 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.154 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'Add1~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~44 Add1~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.225 ns Add1~54 9 COMB LAB_X50_Y23 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.225 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'Add1~54'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~49 Add1~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.635 ns Add1~58 10 COMB LAB_X50_Y23 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 6.635 ns; Loc. = LAB_X50_Y23; Fanout = 1; COMB Node = 'Add1~58'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~54 Add1~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.275 ns) 7.696 ns Selector16~5 11 COMB LAB_X50_Y25 1 " "Info: 11: + IC(0.786 ns) + CELL(0.275 ns) = 7.696 ns; Loc. = LAB_X50_Y25; Fanout = 1; COMB Node = 'Selector16~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { Add1~58 Selector16~5 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 8.261 ns Selector16~6 12 COMB LAB_X50_Y25 1 " "Info: 12: + IC(0.145 ns) + CELL(0.420 ns) = 8.261 ns; Loc. = LAB_X50_Y25; Fanout = 1; COMB Node = 'Selector16~6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Selector16~5 Selector16~6 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.245 ns) 8.796 ns Selector16~7 13 COMB LAB_X50_Y25 1 " "Info: 13: + IC(0.290 ns) + CELL(0.245 ns) = 8.796 ns; Loc. = LAB_X50_Y25; Fanout = 1; COMB Node = 'Selector16~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { Selector16~6 Selector16~7 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.880 ns AC\[10\] 14 REG LAB_X50_Y25 10 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 8.880 ns; Loc. = LAB_X50_Y25; Fanout = 10; REG Node = 'AC\[10\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector16~7 AC[10] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.550 ns ( 62.50 % ) " "Info: Total cell delay = 5.550 ns ( 62.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.330 ns ( 37.50 % ) " "Info: Total interconnect delay = 3.330 ns ( 37.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.880 ns" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a5~porta_address_reg9 altsyncram:MEMORY|altsyncram_gus3:auto_generated|q_a[5] Add1~30 Add1~31 Add1~34 Add1~39 Add1~44 Add1~49 Add1~54 Add1~58 Selector16~5 Selector16~6 Selector16~7 AC[10] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X44_Y12 X54_Y23 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "80 " "Warning: Found 80 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_DATA\[0\] 0 " "Info: Pin \"IO_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_DATA\[1\] 0 " "Info: Pin \"IO_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_DATA\[2\] 0 " "Info: Pin \"IO_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_DATA\[3\] 0 " "Info: Pin \"IO_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_DATA\[4\] 0 " "Info: Pin \"IO_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_DATA\[5\] 0 " "Info: Pin \"IO_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_DATA\[6\] 0 " "Info: Pin \"IO_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_DATA\[7\] 0 " "Info: Pin \"IO_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_DATA\[8\] 0 " "Info: Pin \"IO_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_DATA\[9\] 0 " "Info: Pin \"IO_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_DATA\[10\] 0 " "Info: Pin \"IO_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_DATA\[11\] 0 " "Info: Pin \"IO_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_DATA\[12\] 0 " "Info: Pin \"IO_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_DATA\[13\] 0 " "Info: Pin \"IO_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_DATA\[14\] 0 " "Info: Pin \"IO_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_DATA\[15\] 0 " "Info: Pin \"IO_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[0\] 0 " "Info: Pin \"PC_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[1\] 0 " "Info: Pin \"PC_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[2\] 0 " "Info: Pin \"PC_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[3\] 0 " "Info: Pin \"PC_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[4\] 0 " "Info: Pin \"PC_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[5\] 0 " "Info: Pin \"PC_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[6\] 0 " "Info: Pin \"PC_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[7\] 0 " "Info: Pin \"PC_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[8\] 0 " "Info: Pin \"PC_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[9\] 0 " "Info: Pin \"PC_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC_OUT\[0\] 0 " "Info: Pin \"AC_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC_OUT\[1\] 0 " "Info: Pin \"AC_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC_OUT\[2\] 0 " "Info: Pin \"AC_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC_OUT\[3\] 0 " "Info: Pin \"AC_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC_OUT\[4\] 0 " "Info: Pin \"AC_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC_OUT\[5\] 0 " "Info: Pin \"AC_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC_OUT\[6\] 0 " "Info: Pin \"AC_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC_OUT\[7\] 0 " "Info: Pin \"AC_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC_OUT\[8\] 0 " "Info: Pin \"AC_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC_OUT\[9\] 0 " "Info: Pin \"AC_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC_OUT\[10\] 0 " "Info: Pin \"AC_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC_OUT\[11\] 0 " "Info: Pin \"AC_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC_OUT\[12\] 0 " "Info: Pin \"AC_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC_OUT\[13\] 0 " "Info: Pin \"AC_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC_OUT\[14\] 0 " "Info: Pin \"AC_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AC_OUT\[15\] 0 " "Info: Pin \"AC_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[0\] 0 " "Info: Pin \"MDR_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[1\] 0 " "Info: Pin \"MDR_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[2\] 0 " "Info: Pin \"MDR_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[3\] 0 " "Info: Pin \"MDR_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[4\] 0 " "Info: Pin \"MDR_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[5\] 0 " "Info: Pin \"MDR_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[6\] 0 " "Info: Pin \"MDR_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[7\] 0 " "Info: Pin \"MDR_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[8\] 0 " "Info: Pin \"MDR_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[9\] 0 " "Info: Pin \"MDR_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[10\] 0 " "Info: Pin \"MDR_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[11\] 0 " "Info: Pin \"MDR_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[12\] 0 " "Info: Pin \"MDR_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[13\] 0 " "Info: Pin \"MDR_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[14\] 0 " "Info: Pin \"MDR_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_OUT\[15\] 0 " "Info: Pin \"MDR_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR_OUT\[0\] 0 " "Info: Pin \"MAR_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR_OUT\[1\] 0 " "Info: Pin \"MAR_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR_OUT\[2\] 0 " "Info: Pin \"MAR_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR_OUT\[3\] 0 " "Info: Pin \"MAR_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR_OUT\[4\] 0 " "Info: Pin \"MAR_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR_OUT\[5\] 0 " "Info: Pin \"MAR_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR_OUT\[6\] 0 " "Info: Pin \"MAR_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR_OUT\[7\] 0 " "Info: Pin \"MAR_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR_OUT\[8\] 0 " "Info: Pin \"MAR_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR_OUT\[9\] 0 " "Info: Pin \"MAR_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MW_OUT 0 " "Info: Pin \"MW_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FETCH_OUT 0 " "Info: Pin \"FETCH_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_WRITE 0 " "Info: Pin \"IO_WRITE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_CYCLE 0 " "Info: Pin \"IO_CYCLE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_ADDR\[0\] 0 " "Info: Pin \"IO_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_ADDR\[1\] 0 " "Info: Pin \"IO_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_ADDR\[2\] 0 " "Info: Pin \"IO_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_ADDR\[3\] 0 " "Info: Pin \"IO_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_ADDR\[4\] 0 " "Info: Pin \"IO_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_ADDR\[5\] 0 " "Info: Pin \"IO_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_ADDR\[6\] 0 " "Info: Pin \"IO_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_ADDR\[7\] 0 " "Info: Pin \"IO_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vjain40/Lab8ii/Lab7/scomp.fit.smsg " "Info: Generated suppressed messages file C:/Users/vjain40/Lab8ii/Lab7/scomp.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 20:31:07 2013 " "Info: Processing ended: Thu Oct 24 20:31:07 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 20:31:09 2013 " "Info: Processing started: Thu Oct 24 20:31:09 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off scomp -c scomp " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off scomp -c scomp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 20:31:11 2013 " "Info: Processing ended: Thu Oct 24 20:31:11 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 20:31:12 2013 " "Info: Processing started: Thu Oct 24 20:31:12 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 13 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK memory altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|ram_block1a4~porta_we_reg register AC\[14\] 59.42 MHz 16.828 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 59.42 MHz between source memory \"altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|ram_block1a4~porta_we_reg\" and destination register \"AC\[14\]\" (period= 16.828 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.182 ns + Longest memory register " "Info: + Longest memory to register delay is 8.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|ram_block1a4~porta_we_reg 1 MEM M4K_X52_Y23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y23; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|ram_block1a4~porta_we_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_gus3.tdf" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/db/altsyncram_gus3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|q_a\[5\] 2 MEM M4K_X52_Y23 6 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y23; Fanout = 6; MEM Node = 'altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|q_a\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_gus3:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_gus3.tdf" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/db/altsyncram_gus3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.150 ns) 4.096 ns Add1~30 3 COMB LCCOMB_X53_Y24_N30 1 " "Info: 3: + IC(0.953 ns) + CELL(0.150 ns) = 4.096 ns; Loc. = LCCOMB_X53_Y24_N30; Fanout = 1; COMB Node = 'Add1~30'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|q_a[5] Add1~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 4.486 ns Add1~31 4 COMB LCCOMB_X53_Y24_N4 2 " "Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 4.486 ns; Loc. = LCCOMB_X53_Y24_N4; Fanout = 2; COMB Node = 'Add1~31'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Add1~30 Add1~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.393 ns) 5.568 ns Add1~34 5 COMB LCCOMB_X50_Y24_N28 2 " "Info: 5: + IC(0.689 ns) + CELL(0.393 ns) = 5.568 ns; Loc. = LCCOMB_X50_Y24_N28; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { Add1~31 Add1~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 5.714 ns Add1~39 6 COMB LCCOMB_X50_Y24_N30 2 " "Info: 6: + IC(0.000 ns) + CELL(0.146 ns) = 5.714 ns; Loc. = LCCOMB_X50_Y24_N30; Fanout = 2; COMB Node = 'Add1~39'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add1~34 Add1~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.785 ns Add1~44 7 COMB LCCOMB_X50_Y23_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.785 ns; Loc. = LCCOMB_X50_Y23_N0; Fanout = 2; COMB Node = 'Add1~44'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~39 Add1~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.856 ns Add1~49 8 COMB LCCOMB_X50_Y23_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.856 ns; Loc. = LCCOMB_X50_Y23_N2; Fanout = 2; COMB Node = 'Add1~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~44 Add1~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.927 ns Add1~54 9 COMB LCCOMB_X50_Y23_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.927 ns; Loc. = LCCOMB_X50_Y23_N4; Fanout = 2; COMB Node = 'Add1~54'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~49 Add1~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.998 ns Add1~59 10 COMB LCCOMB_X50_Y23_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.998 ns; Loc. = LCCOMB_X50_Y23_N6; Fanout = 2; COMB Node = 'Add1~59'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~54 Add1~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.069 ns Add1~64 11 COMB LCCOMB_X50_Y23_N8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.069 ns; Loc. = LCCOMB_X50_Y23_N8; Fanout = 2; COMB Node = 'Add1~64'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~59 Add1~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.140 ns Add1~69 12 COMB LCCOMB_X50_Y23_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.140 ns; Loc. = LCCOMB_X50_Y23_N10; Fanout = 2; COMB Node = 'Add1~69'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~64 Add1~69 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.211 ns Add1~74 13 COMB LCCOMB_X50_Y23_N12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.211 ns; Loc. = LCCOMB_X50_Y23_N12; Fanout = 2; COMB Node = 'Add1~74'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~69 Add1~74 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.621 ns Add1~78 14 COMB LCCOMB_X50_Y23_N14 1 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 6.621 ns; Loc. = LCCOMB_X50_Y23_N14; Fanout = 1; COMB Node = 'Add1~78'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~74 Add1~78 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.275 ns) 7.701 ns Selector12~6 15 COMB LCCOMB_X49_Y24_N22 1 " "Info: 15: + IC(0.805 ns) + CELL(0.275 ns) = 7.701 ns; Loc. = LCCOMB_X49_Y24_N22; Fanout = 1; COMB Node = 'Selector12~6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add1~78 Selector12~6 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.149 ns) 8.098 ns Selector12~7 16 COMB LCCOMB_X49_Y24_N12 1 " "Info: 16: + IC(0.248 ns) + CELL(0.149 ns) = 8.098 ns; Loc. = LCCOMB_X49_Y24_N12; Fanout = 1; COMB Node = 'Selector12~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Selector12~6 Selector12~7 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.182 ns AC\[14\] 17 REG LCFF_X49_Y24_N13 11 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 8.182 ns; Loc. = LCFF_X49_Y24_N13; Fanout = 11; REG Node = 'AC\[14\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector12~7 AC[14] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.247 ns ( 64.13 % ) " "Info: Total cell delay = 5.247 ns ( 64.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.935 ns ( 35.87 % ) " "Info: Total interconnect delay = 2.935 ns ( 35.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.182 ns" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_gus3:auto_generated|q_a[5] Add1~30 Add1~31 Add1~34 Add1~39 Add1~44 Add1~49 Add1~54 Add1~59 Add1~64 Add1~69 Add1~74 Add1~78 Selector12~6 Selector12~7 AC[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.182 ns" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg {} altsyncram:MEMORY|altsyncram_gus3:auto_generated|q_a[5] {} Add1~30 {} Add1~31 {} Add1~34 {} Add1~39 {} Add1~44 {} Add1~49 {} Add1~54 {} Add1~59 {} Add1~64 {} Add1~69 {} Add1~74 {} Add1~78 {} Selector12~6 {} Selector12~7 {} AC[14] {} } { 0.000ns 0.000ns 0.953ns 0.240ns 0.689ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.805ns 0.248ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.150ns 0.393ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.059 ns - Smallest " "Info: - Smallest clock skew is -0.059 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.668 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 152 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 152; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns AC\[14\] 3 REG LCFF_X49_Y24_N13 11 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X49_Y24_N13; Fanout = 11; REG Node = 'AC\[14\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK~clkctrl AC[14] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK CLOCK~clkctrl AC[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[14] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.727 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK\" to source memory is 2.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 152 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 152; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.661 ns) 2.727 ns altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|ram_block1a4~porta_we_reg 3 MEM M4K_X52_Y23 4 " "Info: 3: + IC(0.949 ns) + CELL(0.661 ns) = 2.727 ns; Loc. = M4K_X52_Y23; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|ram_block1a4~porta_we_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { CLOCK~clkctrl altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_gus3.tdf" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/db/altsyncram_gus3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.87 % ) " "Info: Total cell delay = 1.660 ns ( 60.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.067 ns ( 39.13 % ) " "Info: Total interconnect delay = 1.067 ns ( 39.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.949ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK CLOCK~clkctrl AC[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[14] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.949ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_gus3.tdf" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/db/altsyncram_gus3.tdf" 120 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_gus3.tdf" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/db/altsyncram_gus3.tdf" 120 2 0 } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.182 ns" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_gus3:auto_generated|q_a[5] Add1~30 Add1~31 Add1~34 Add1~39 Add1~44 Add1~49 Add1~54 Add1~59 Add1~64 Add1~69 Add1~74 Add1~78 Selector12~6 Selector12~7 AC[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.182 ns" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg {} altsyncram:MEMORY|altsyncram_gus3:auto_generated|q_a[5] {} Add1~30 {} Add1~31 {} Add1~34 {} Add1~39 {} Add1~44 {} Add1~49 {} Add1~54 {} Add1~59 {} Add1~64 {} Add1~69 {} Add1~74 {} Add1~78 {} Selector12~6 {} Selector12~7 {} AC[14] {} } { 0.000ns 0.000ns 0.953ns 0.240ns 0.689ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.805ns 0.248ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.150ns 0.393ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.149ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK CLOCK~clkctrl AC[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[14] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.949ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "AC\[4\] IO_DATA\[4\] CLOCK 6.285 ns register " "Info: tsu for register \"AC\[4\]\" (data pin = \"IO_DATA\[4\]\", clock pin = \"CLOCK\") is 6.285 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.979 ns + Longest pin register " "Info: + Longest pin to register delay is 8.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_DATA\[4\] 1 PIN PIN_F15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F15; Fanout = 1; PIN Node = 'IO_DATA\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[4] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns IO_DATA\[4\]~4 2 COMB IOC_X44_Y36_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = IOC_X44_Y36_N2; Fanout = 1; COMB Node = 'IO_DATA\[4\]~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { IO_DATA[4] IO_DATA[4]~4 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.034 ns) + CELL(0.437 ns) 7.301 ns Selector22~4 3 COMB LCCOMB_X51_Y24_N10 1 " "Info: 3: + IC(6.034 ns) + CELL(0.437 ns) = 7.301 ns; Loc. = LCCOMB_X51_Y24_N10; Fanout = 1; COMB Node = 'Selector22~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { IO_DATA[4]~4 Selector22~4 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 8.004 ns Selector22~5 4 COMB LCCOMB_X51_Y24_N18 1 " "Info: 4: + IC(0.265 ns) + CELL(0.438 ns) = 8.004 ns; Loc. = LCCOMB_X51_Y24_N18; Fanout = 1; COMB Node = 'Selector22~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { Selector22~4 Selector22~5 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.149 ns) 8.403 ns Selector22~6 5 COMB LCCOMB_X51_Y24_N4 1 " "Info: 5: + IC(0.250 ns) + CELL(0.149 ns) = 8.403 ns; Loc. = LCCOMB_X51_Y24_N4; Fanout = 1; COMB Node = 'Selector22~6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Selector22~5 Selector22~6 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.245 ns) 8.895 ns Selector22~7 6 COMB LCCOMB_X51_Y24_N8 1 " "Info: 6: + IC(0.247 ns) + CELL(0.245 ns) = 8.895 ns; Loc. = LCCOMB_X51_Y24_N8; Fanout = 1; COMB Node = 'Selector22~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { Selector22~6 Selector22~7 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.979 ns AC\[4\] 7 REG LCFF_X51_Y24_N9 10 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 8.979 ns; Loc. = LCFF_X51_Y24_N9; Fanout = 10; REG Node = 'AC\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector22~7 AC[4] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.183 ns ( 24.31 % ) " "Info: Total cell delay = 2.183 ns ( 24.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.796 ns ( 75.69 % ) " "Info: Total interconnect delay = 6.796 ns ( 75.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.979 ns" { IO_DATA[4] IO_DATA[4]~4 Selector22~4 Selector22~5 Selector22~6 Selector22~7 AC[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.979 ns" { IO_DATA[4] {} IO_DATA[4]~4 {} Selector22~4 {} Selector22~5 {} Selector22~6 {} Selector22~7 {} AC[4] {} } { 0.000ns 0.000ns 6.034ns 0.265ns 0.250ns 0.247ns 0.000ns } { 0.000ns 0.830ns 0.437ns 0.438ns 0.149ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.658 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 152 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 152; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.658 ns AC\[4\] 3 REG LCFF_X51_Y24_N9 10 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X51_Y24_N9; Fanout = 10; REG Node = 'AC\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { CLOCK~clkctrl AC[4] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.79 % ) " "Info: Total cell delay = 1.536 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.21 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLOCK CLOCK~clkctrl AC[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[4] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.979 ns" { IO_DATA[4] IO_DATA[4]~4 Selector22~4 Selector22~5 Selector22~6 Selector22~7 AC[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.979 ns" { IO_DATA[4] {} IO_DATA[4]~4 {} Selector22~4 {} Selector22~5 {} Selector22~6 {} Selector22~7 {} AC[4] {} } { 0.000ns 0.000ns 6.034ns 0.265ns 0.250ns 0.247ns 0.000ns } { 0.000ns 0.830ns 0.437ns 0.438ns 0.149ns 0.245ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CLOCK CLOCK~clkctrl AC[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[4] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK MDR_OUT\[7\] altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|ram_block1a4~porta_we_reg 12.250 ns memory " "Info: tco from clock \"CLOCK\" to destination pin \"MDR_OUT\[7\]\" through memory \"altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|ram_block1a4~porta_we_reg\" is 12.250 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.727 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK\" to source memory is 2.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 152 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 152; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.661 ns) 2.727 ns altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|ram_block1a4~porta_we_reg 3 MEM M4K_X52_Y23 4 " "Info: 3: + IC(0.949 ns) + CELL(0.661 ns) = 2.727 ns; Loc. = M4K_X52_Y23; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|ram_block1a4~porta_we_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { CLOCK~clkctrl altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_gus3.tdf" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/db/altsyncram_gus3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.87 % ) " "Info: Total cell delay = 1.660 ns ( 60.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.067 ns ( 39.13 % ) " "Info: Total interconnect delay = 1.067 ns ( 39.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.949ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_gus3.tdf" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/db/altsyncram_gus3.tdf" 120 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.314 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|ram_block1a4~porta_we_reg 1 MEM M4K_X52_Y23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y23; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|ram_block1a4~porta_we_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_gus3.tdf" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/db/altsyncram_gus3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|q_a\[7\] 2 MEM M4K_X52_Y23 6 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y23; Fanout = 6; MEM Node = 'altsyncram:MEMORY\|altsyncram_gus3:auto_generated\|q_a\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_gus3:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_gus3.tdf" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/db/altsyncram_gus3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.699 ns) + CELL(2.622 ns) 9.314 ns MDR_OUT\[7\] 3 PIN PIN_M4 0 " "Info: 3: + IC(3.699 ns) + CELL(2.622 ns) = 9.314 ns; Loc. = PIN_M4; Fanout = 0; PIN Node = 'MDR_OUT\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.321 ns" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|q_a[7] MDR_OUT[7] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.615 ns ( 60.29 % ) " "Info: Total cell delay = 5.615 ns ( 60.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.699 ns ( 39.71 % ) " "Info: Total interconnect delay = 3.699 ns ( 39.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.314 ns" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_gus3:auto_generated|q_a[7] MDR_OUT[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "9.314 ns" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg {} altsyncram:MEMORY|altsyncram_gus3:auto_generated|q_a[7] {} MDR_OUT[7] {} } { 0.000ns 0.000ns 3.699ns } { 0.000ns 2.993ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.949ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.314 ns" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_gus3:auto_generated|q_a[7] MDR_OUT[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "9.314 ns" { altsyncram:MEMORY|altsyncram_gus3:auto_generated|ram_block1a4~porta_we_reg {} altsyncram:MEMORY|altsyncram_gus3:auto_generated|q_a[7] {} MDR_OUT[7] {} } { 0.000ns 0.000ns 3.699ns } { 0.000ns 2.993ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MW RESETN CLOCK -0.667 ns register " "Info: th for register \"MW\" (data pin = \"RESETN\", clock pin = \"CLOCK\") is -0.667 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.667 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 152 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 152; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns MW 3 REG LCFF_X51_Y22_N1 6 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X51_Y22_N1; Fanout = 6; REG Node = 'MW'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CLOCK~clkctrl MW } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK CLOCK~clkctrl MW } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} MW {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESETN 1 PIN PIN_P1 22 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 22; PIN Node = 'RESETN'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETN } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.941 ns) + CELL(0.660 ns) 3.600 ns MW 2 REG LCFF_X51_Y22_N1 6 " "Info: 2: + IC(1.941 ns) + CELL(0.660 ns) = 3.600 ns; Loc. = LCFF_X51_Y22_N1; Fanout = 6; REG Node = 'MW'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { RESETN MW } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 46.08 % ) " "Info: Total cell delay = 1.659 ns ( 46.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.941 ns ( 53.92 % ) " "Info: Total interconnect delay = 1.941 ns ( 53.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { RESETN MW } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { RESETN {} RESETN~combout {} MW {} } { 0.000ns 0.000ns 1.941ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK CLOCK~clkctrl MW } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} MW {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { RESETN MW } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { RESETN {} RESETN~combout {} MW {} } { 0.000ns 0.000ns 1.941ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 20:31:13 2013 " "Info: Processing ended: Thu Oct 24 20:31:13 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 4 s " "Info: Quartus II Full Compilation was successful. 0 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
