--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml led_Mod.twx led_Mod.ncd -o led_Mod.twr led_Mod.pcf

Design file:              led_Mod.ncd
Physical constraint file: led_Mod.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 435 paths analyzed, 96 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.937ns.
--------------------------------------------------------------------------------

Paths for end point counter_26 (SLICE_X28Y20.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.879ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.357 - 0.380)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.AQ      Tcko                  0.408   counter<3>
                                                       counter_0
    SLICE_X28Y14.A5      net (fanout=1)        0.337   counter<0>
    SLICE_X28Y14.COUT    Topcya                0.395   counter<3>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X28Y15.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X28Y15.COUT    Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X28Y16.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y16.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y17.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X28Y18.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y19.COUT    Tbyp                  0.076   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X28Y20.CLK     Tcinck                0.341   counter<27>
                                                       Mcount_counter_cy<27>
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (1.524ns logic, 0.355ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.800ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.357 - 0.381)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_4 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.AQ      Tcko                  0.408   counter<7>
                                                       counter_4
    SLICE_X28Y15.A5      net (fanout=1)        0.337   counter<4>
    SLICE_X28Y15.COUT    Topcya                0.395   counter<7>
                                                       counter<4>_rt
                                                       Mcount_counter_cy<7>
    SLICE_X28Y16.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y16.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y17.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X28Y18.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y19.COUT    Tbyp                  0.076   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X28Y20.CLK     Tcinck                0.341   counter<27>
                                                       Mcount_counter_cy<27>
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (1.448ns logic, 0.352ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.779ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.357 - 0.380)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_3 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.DQ      Tcko                  0.408   counter<3>
                                                       counter_3
    SLICE_X28Y14.D5      net (fanout=1)        0.372   counter<3>
    SLICE_X28Y14.COUT    Topcyd                0.260   counter<3>
                                                       counter<3>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X28Y15.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X28Y15.COUT    Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X28Y16.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y16.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y17.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X28Y18.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y19.COUT    Tbyp                  0.076   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X28Y20.CLK     Tcinck                0.341   counter<27>
                                                       Mcount_counter_cy<27>
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (1.389ns logic, 0.390ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_27 (SLICE_X28Y20.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.879ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.357 - 0.380)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.AQ      Tcko                  0.408   counter<3>
                                                       counter_0
    SLICE_X28Y14.A5      net (fanout=1)        0.337   counter<0>
    SLICE_X28Y14.COUT    Topcya                0.395   counter<3>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X28Y15.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X28Y15.COUT    Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X28Y16.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y16.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y17.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X28Y18.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y19.COUT    Tbyp                  0.076   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X28Y20.CLK     Tcinck                0.341   counter<27>
                                                       Mcount_counter_cy<27>
                                                       counter_27
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (1.524ns logic, 0.355ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          counter_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.800ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.357 - 0.381)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_4 to counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.AQ      Tcko                  0.408   counter<7>
                                                       counter_4
    SLICE_X28Y15.A5      net (fanout=1)        0.337   counter<4>
    SLICE_X28Y15.COUT    Topcya                0.395   counter<7>
                                                       counter<4>_rt
                                                       Mcount_counter_cy<7>
    SLICE_X28Y16.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y16.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y17.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X28Y18.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y19.COUT    Tbyp                  0.076   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X28Y20.CLK     Tcinck                0.341   counter<27>
                                                       Mcount_counter_cy<27>
                                                       counter_27
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (1.448ns logic, 0.352ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          counter_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.779ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.357 - 0.380)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_3 to counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.DQ      Tcko                  0.408   counter<3>
                                                       counter_3
    SLICE_X28Y14.D5      net (fanout=1)        0.372   counter<3>
    SLICE_X28Y14.COUT    Topcyd                0.260   counter<3>
                                                       counter<3>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X28Y15.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X28Y15.COUT    Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X28Y16.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y16.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y17.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X28Y18.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y19.COUT    Tbyp                  0.076   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X28Y20.CLK     Tcinck                0.341   counter<27>
                                                       Mcount_counter_cy<27>
                                                       counter_27
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (1.389ns logic, 0.390ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_25 (SLICE_X28Y20.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.867ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.357 - 0.380)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.AQ      Tcko                  0.408   counter<3>
                                                       counter_0
    SLICE_X28Y14.A5      net (fanout=1)        0.337   counter<0>
    SLICE_X28Y14.COUT    Topcya                0.395   counter<3>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X28Y15.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X28Y15.COUT    Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X28Y16.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y16.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y17.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X28Y18.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y19.COUT    Tbyp                  0.076   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X28Y20.CLK     Tcinck                0.329   counter<27>
                                                       Mcount_counter_cy<27>
                                                       counter_25
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (1.512ns logic, 0.355ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.788ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.357 - 0.381)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_4 to counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.AQ      Tcko                  0.408   counter<7>
                                                       counter_4
    SLICE_X28Y15.A5      net (fanout=1)        0.337   counter<4>
    SLICE_X28Y15.COUT    Topcya                0.395   counter<7>
                                                       counter<4>_rt
                                                       Mcount_counter_cy<7>
    SLICE_X28Y16.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y16.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y17.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X28Y18.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y19.COUT    Tbyp                  0.076   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X28Y20.CLK     Tcinck                0.329   counter<27>
                                                       Mcount_counter_cy<27>
                                                       counter_25
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (1.436ns logic, 0.352ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.767ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.357 - 0.380)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_3 to counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.DQ      Tcko                  0.408   counter<3>
                                                       counter_3
    SLICE_X28Y14.D5      net (fanout=1)        0.372   counter<3>
    SLICE_X28Y14.COUT    Topcyd                0.260   counter<3>
                                                       counter<3>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X28Y15.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X28Y15.COUT    Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X28Y16.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y16.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y17.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y17.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y18.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X28Y18.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y19.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y19.COUT    Tbyp                  0.076   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X28Y20.CLK     Tcinck                0.329   counter<27>
                                                       Mcount_counter_cy<27>
                                                       counter_25
    -------------------------------------------------  ---------------------------
    Total                                      1.767ns (1.377ns logic, 0.390ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_28 (SLICE_X28Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_28 (FF)
  Destination:          counter_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         x1_BUFGP rising at 10.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_28 to counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y21.AQ      Tcko                  0.200   counter<28>
                                                       counter_28
    SLICE_X28Y21.A6      net (fanout=2)        0.025   counter<28>
    SLICE_X28Y21.CLK     Tah         (-Th)    -0.238   counter<28>
                                                       counter<28>_rt
                                                       Mcount_counter_xor<28>
                                                       counter_28
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.438ns logic, 0.025ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Paths for end point counter_1 (SLICE_X28Y14.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_1 (FF)
  Destination:          counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         x1_BUFGP rising at 10.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_1 to counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.BQ      Tcko                  0.200   counter<3>
                                                       counter_1
    SLICE_X28Y14.B5      net (fanout=1)        0.070   counter<1>
    SLICE_X28Y14.CLK     Tah         (-Th)    -0.234   counter<3>
                                                       counter<1>_rt
                                                       Mcount_counter_cy<3>
                                                       counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_5 (SLICE_X28Y15.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_5 (FF)
  Destination:          counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         x1_BUFGP rising at 10.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_5 to counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.BQ      Tcko                  0.200   counter<7>
                                                       counter_5
    SLICE_X28Y15.B5      net (fanout=1)        0.070   counter<5>
    SLICE_X28Y15.CLK     Tah         (-Th)    -0.234   counter<7>
                                                       counter<5>_rt
                                                       Mcount_counter_cy<7>
                                                       counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: x1_BUFGP/BUFG/I0
  Logical resource: x1_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: x1_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X28Y14.CLK
  Clock network: x1_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_1/CK
  Location pin: SLICE_X28Y14.CLK
  Clock network: x1_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock x1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
x1             |    1.937|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 435 paths, 0 nets, and 45 connections

Design statistics:
   Minimum period:   1.937ns{1}   (Maximum frequency: 516.262MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 26 18:11:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



