// Seed: 4281598554
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_4 = 1, id_5 = id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd26,
    parameter id_12 = 32'd0
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[-1 : 1],
    id_6,
    id_7,
    id_8#(id_9),
    _id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire _id_12;
  inout wire id_11;
  inout wire _id_10;
  input wire id_9;
  output wire id_8;
  output tri1 id_7;
  inout wire id_6;
  input logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0][-1 'b0 : 1] id_17, id_18, id_19, id_20;
  logic [id_12 : 1] id_21;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_15,
      id_2
  );
  wire id_22, id_23;
  wire id_24;
  assign id_12 = id_18;
  wire  id_25;
  logic id_26;
  assign id_19[id_10] = id_3 - id_6;
endmodule
