[general]
   block=vlib/design/base_pipe
;

[path]
   vlib/design/base_reg=project
;

[rtl]
   design:
      top=pipe
   child:
      vlib/design/base_reg=rtl
   file:
      rtl/pipe.v
;