// Seed: 3853540755
module module_0 #(
    parameter id_1 = 32'd89
) ();
  wire [1 : -1 'd0] _id_1;
  wire [id_1 : -1] id_2;
  wire id_3;
  logic id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  logic [-1 : -1  ==  1] id_18;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input tri0 id_2
);
  logic [7:0] id_4;
  assign id_4[-1] = "";
  assign id_4 = (id_2);
  module_0 modCall_1 ();
endmodule
