0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_and2_0_0/sim/design_lab_8_xup_and2_0_0.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_and2_0_1/sim/design_lab_8_xup_and2_0_1.v,,design_lab_8_xup_and2_0_0,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_and2_0_1/sim/design_lab_8_xup_and2_0_1.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ipshared/0118/src/xup_or3.v,,design_lab_8_xup_and2_0_1,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_and2_1_0/sim/design_lab_8_xup_and2_1_0.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_and2_3_0/sim/design_lab_8_xup_and2_3_0.v,,design_lab_8_xup_and2_1_0,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_and2_3_0/sim/design_lab_8_xup_and2_3_0.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_and2_4_0/sim/design_lab_8_xup_and2_4_0.v,,design_lab_8_xup_and2_3_0,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_and2_4_0/sim/design_lab_8_xup_and2_4_0.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ipshared/8053/src/xup_or4.v,,design_lab_8_xup_and2_4_0,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_and2_5_0/sim/design_lab_8_xup_and2_5_0.v,1609704458,verilog,,,,design_lab_8_xup_and2_5_0,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_and4_0_0/sim/design_lab_8_xup_and4_0_0.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ipshared/9859/src/xup_and2.v,,design_lab_8_xup_and4_0_0,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_dff_en_reset_0_0/sim/design_lab_8_xup_dff_en_reset_0_0.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_dff_en_reset_0_1/sim/design_lab_8_xup_dff_en_reset_0_1.v,,design_lab_8_xup_dff_en_reset_0_0,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_dff_en_reset_0_1/sim/design_lab_8_xup_dff_en_reset_0_1.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_dff_en_reset_0_2/sim/design_lab_8_xup_dff_en_reset_0_2.v,,design_lab_8_xup_dff_en_reset_0_1,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_dff_en_reset_0_2/sim/design_lab_8_xup_dff_en_reset_0_2.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ipshared/67eb/src/xup_inv.v,,design_lab_8_xup_dff_en_reset_0_2,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_inv_0_0/sim/design_lab_8_xup_inv_0_0.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_inv_0_1/sim/design_lab_8_xup_inv_0_1.v,,design_lab_8_xup_inv_0_0,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_inv_0_1/sim/design_lab_8_xup_inv_0_1.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_inv_0_2/sim/design_lab_8_xup_inv_0_2.v,,design_lab_8_xup_inv_0_1,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_inv_0_2/sim/design_lab_8_xup_inv_0_2.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_inv_0_3/sim/design_lab_8_xup_inv_0_3.v,,design_lab_8_xup_inv_0_2,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_inv_0_3/sim/design_lab_8_xup_inv_0_3.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ipshared/8301/src/xup_and4.v,,design_lab_8_xup_inv_0_3,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_or3_0_0/sim/design_lab_8_xup_or3_0_0.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_and2_1_0/sim/design_lab_8_xup_and2_1_0.v,,design_lab_8_xup_or3_0_0,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_or4_0_0/sim/design_lab_8_xup_or4_0_0.v,1609704458,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_and2_5_0/sim/design_lab_8_xup_and2_5_0.v,,design_lab_8_xup_or4_0_0,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ipshared/0118/src/xup_or3.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_or3_0_0/sim/design_lab_8_xup_or3_0_0.v,,xup_or3,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ipshared/37a5/src/xup_dff_en_reset.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_dff_en_reset_0_0/sim/design_lab_8_xup_dff_en_reset_0_0.v,,xup_dff_en_reset,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ipshared/67eb/src/xup_inv.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_inv_0_0/sim/design_lab_8_xup_inv_0_0.v,,xup_inv,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ipshared/8053/src/xup_or4.v,1609704458,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_or4_0_0/sim/design_lab_8_xup_or4_0_0.v,,xup_or4,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ipshared/8301/src/xup_and4.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_and4_0_0/sim/design_lab_8_xup_and4_0_0.v,,xup_and4,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ipshared/9859/src/xup_and2.v,1609704457,verilog,,C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/ip/design_lab_8_xup_and2_0_0/sim/design_lab_8_xup_and2_0_0.v,,xup_and2,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.ip_user_files/bd/design_lab_8/sim/design_lab_8.vhd,1609704456,vhdl,,,,design_lab_8,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.srcs/sim_1/new/lab_8_simulation.vhd,1609705574,vhdl,,,,cfg_tb_design_lab_8_wrapper;tb_design_lab_8_wrapper,,,,,,,,
C:/Users/E.D/lab_project_8/lab_project_8.srcs/sources_1/imports/hdl/design_lab_8_wrapper.vhd,1609704447,vhdl,,,,design_lab_8_wrapper,,,,,,,,
