PROJECT     = pllblinky
CONSTRAINTS = project.ucf
TOPLEVEL    = PLLBlinky

VHDSOURCE = pllblinky.vhdl

TARGET_PART = xc6slx16-ftg256-2

PROGRAMMER     = xc3sprog
XC3SPROG_CABLE = bbv2_2

XILINX = ${HOME}/P/fpga/xilinx/14.7/ISE_DS/ISE
