// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================


`timescale 1 ns / 1 ps

  module duc_mac_muladd_18s_18s_38ns_38_4_DSP48_0(clk, rst, ce, a, b, c, p);
input clk;
input rst;
input ce;
input signed [18 - 1 : 0] a; 
input signed [18 - 1 : 0] b; 
input [38 - 1 : 0] c; 
output signed [38 - 1 : 0] p; 

reg signed [18 - 1 : 0] a_reg; 
reg signed [18 - 1 : 0] b_reg; 
reg signed [36 - 1 : 0] m_reg; 
reg signed [38 - 1 : 0] p_reg; 
wire signed [38 - 1 : 0] p_tmp; 

always @ (posedge clk) begin
    if (rst) begin
        a_reg <= 0;
        b_reg <= 0;
        m_reg <= 0;
        p_reg <= 0;
    end else
    if (ce) begin
        a_reg <= a;
        b_reg <= b;
        m_reg <= $signed (a_reg) * $signed (b_reg);
        p_reg <= p_tmp;
    end
end

assign p_tmp =  $signed (m_reg) + $signed ({1'b0, c});
assign p = p_reg;

endmodule

`timescale 1 ns / 1 ps
module duc_mac_muladd_18s_18s_38ns_38_4(
    clk,
    reset,
    ce,
    din0,
    din1,
    din2,
    dout);

parameter ID = 32'd1;
parameter NUM_STAGE = 32'd1;
parameter din0_WIDTH = 32'd1;
parameter din1_WIDTH = 32'd1;
parameter din2_WIDTH = 32'd1;
parameter dout_WIDTH = 32'd1;
input clk;
input reset;
input ce;
input[din0_WIDTH - 1:0] din0;
input[din1_WIDTH - 1:0] din1;
input[din2_WIDTH - 1:0] din2;
output[dout_WIDTH - 1:0] dout;



duc_mac_muladd_18s_18s_38ns_38_4_DSP48_0 duc_mac_muladd_18s_18s_38ns_38_4_DSP48_0_U(
    .clk( clk ),
    .rst( reset ),
    .ce( ce ),
    .a( din0 ),
    .b( din1 ),
    .c( din2 ),
    .p( dout ));

endmodule

