<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="arxitektonikh1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CDBunit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CDBunit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CDBunit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CDBunit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CDBunit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CDBunit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CDBunit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="CDBunit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="CDBunit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="CDBunit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CDBunit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="CDBunit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CDBunit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CDBunit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="CDBunit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="CDBunit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="CDBunit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="CDBunit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CDBunit.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="CDBunit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CDBunit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CDBunit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CDBunit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="CDBunit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CDBunit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CDBunit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="CDBunit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="CDBunit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CDBunit_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="CDBunit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="CDBunit_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CDBunit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CDBunit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FU_logical.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FU_logical.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FU_logical.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FU_logical.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FU_logical.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FU_logical.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FU_logical.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FU_logical.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FU_logical_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FU_logical_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Reg32BitR.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Reg32BitR.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Reg32BitR.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Reg32BitR.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg32BitR.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Reg32BitR.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Reg32BitR.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Reg32BitR.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Reg32BitR_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg32BitR_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Reg32BitR_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mux4to1_5bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mux4to1_5bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mux4to1_5bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mux4to1_5bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux4to1_5bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux4to1_5bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mux4to1_5bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mux4to1_5bit.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux4to1_5bit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mux4to1_5bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_CDBunit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_CDBunit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_CDBunit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1540304776" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="6722788503651541368" xil_pn:start_ts="1540304775">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540318687" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1540318687">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1540318687" xil_pn:in_ck="-3589097839922778248" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1540318687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CDB_control.vhd"/>
      <outfile xil_pn:name="CDBunit.vhd"/>
      <outfile xil_pn:name="FU_logical.vhd"/>
      <outfile xil_pn:name="FU_logical_control.vhd"/>
      <outfile xil_pn:name="Reg1BitR.vhd"/>
      <outfile xil_pn:name="Reg32BitR.vhd"/>
      <outfile xil_pn:name="Reg4BitR.vhd"/>
      <outfile xil_pn:name="flipflop.vhd"/>
      <outfile xil_pn:name="logical_unit.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="mux16bit.vhd"/>
      <outfile xil_pn:name="mux16to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux32Bit.vhd"/>
      <outfile xil_pn:name="mux32to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux4to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux4to1_5bit.vhd"/>
      <outfile xil_pn:name="mux5Bit.vhd"/>
      <outfile xil_pn:name="mux8to1_32Bit.vhd"/>
      <outfile xil_pn:name="test_CDBunit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1540318687" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5466951053929652290" xil_pn:start_ts="1540318687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540318687" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8502551526544781632" xil_pn:start_ts="1540318687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540318687" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4131456398992729191" xil_pn:start_ts="1540318687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1540318687" xil_pn:in_ck="-3589097839922778248" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1540318687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CDB_control.vhd"/>
      <outfile xil_pn:name="CDBunit.vhd"/>
      <outfile xil_pn:name="FU_logical.vhd"/>
      <outfile xil_pn:name="FU_logical_control.vhd"/>
      <outfile xil_pn:name="Reg1BitR.vhd"/>
      <outfile xil_pn:name="Reg32BitR.vhd"/>
      <outfile xil_pn:name="Reg4BitR.vhd"/>
      <outfile xil_pn:name="flipflop.vhd"/>
      <outfile xil_pn:name="logical_unit.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="mux16bit.vhd"/>
      <outfile xil_pn:name="mux16to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux32Bit.vhd"/>
      <outfile xil_pn:name="mux32to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux4to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux4to1_5bit.vhd"/>
      <outfile xil_pn:name="mux5Bit.vhd"/>
      <outfile xil_pn:name="mux8to1_32Bit.vhd"/>
      <outfile xil_pn:name="test_CDBunit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1540318691" xil_pn:in_ck="-3589097839922778248" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-623079807771419874" xil_pn:start_ts="1540318687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_CDBunit_beh.prj"/>
      <outfile xil_pn:name="test_CDBunit_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1540318844" xil_pn:in_ck="7279334415551462967" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7038221489271034901" xil_pn:start_ts="1540318843">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_CDBunit_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1540304989" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1540304989">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1540320537" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3971987165703891866" xil_pn:start_ts="1540320537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540320537" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3101392846746650515" xil_pn:start_ts="1540320537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540320537" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1540320537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540320537" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1362823995008888744" xil_pn:start_ts="1540320537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540320537" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="6080340526466663008" xil_pn:start_ts="1540320537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540320537" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2342877655017023011" xil_pn:start_ts="1540320537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540320820" xil_pn:in_ck="1558511426316589344" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5763847677207419108" xil_pn:start_ts="1540320809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="FU_logical.lso"/>
      <outfile xil_pn:name="FU_logical.ngc"/>
      <outfile xil_pn:name="FU_logical.ngr"/>
      <outfile xil_pn:name="FU_logical.prj"/>
      <outfile xil_pn:name="FU_logical.stx"/>
      <outfile xil_pn:name="FU_logical.syr"/>
      <outfile xil_pn:name="FU_logical.xst"/>
      <outfile xil_pn:name="FU_logical_vhdl.prj"/>
      <outfile xil_pn:name="FU_logical_xst.xrpt"/>
      <outfile xil_pn:name="Reg32BitR.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1540308900" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7560811873589262689" xil_pn:start_ts="1540308900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
