{
    "generate_endgenerate/generate_case_00/no_arch": {
        "test_name": "generate_endgenerate/generate_case_00/no_arch",
        "verilog": "generate_case_00.v",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.5,
        "synthesis_time(ms)": 1.6,
        "Pi": 3,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "generate_endgenerate/generate_case_01/no_arch": {
        "test_name": "generate_endgenerate/generate_case_01/no_arch",
        "verilog": "generate_case_01.v",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.5,
        "synthesis_time(ms)": 1.8,
        "Pi": 3,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "generate_endgenerate/generate_case_10/no_arch": {
        "test_name": "generate_endgenerate/generate_case_10/no_arch",
        "verilog": "generate_case_10.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.1,
        "synthesis_time(ms)": 1.6,
        "Pi": 3,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "generate_endgenerate/generate_case_11/no_arch": {
        "test_name": "generate_endgenerate/generate_case_11/no_arch",
        "verilog": "generate_case_11.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 2.9,
        "synthesis_time(ms)": 1.5,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "generate_endgenerate/generate_else_if_0/no_arch": {
        "test_name": "generate_endgenerate/generate_else_if_0/no_arch",
        "verilog": "generate_else_if_0.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 2.9,
        "synthesis_time(ms)": 1.3,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "generate_endgenerate/generate_else_if_1/no_arch": {
        "test_name": "generate_endgenerate/generate_else_if_1/no_arch",
        "verilog": "generate_else_if_1.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 2.4,
        "synthesis_time(ms)": 1,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "generate_endgenerate/generate_if_else_0/no_arch": {
        "test_name": "generate_endgenerate/generate_if_else_0/no_arch",
        "verilog": "generate_if_else_0.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 2.5,
        "synthesis_time(ms)": 1,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "generate_endgenerate/generate_if_else_1/no_arch": {
        "test_name": "generate_endgenerate/generate_if_else_1/no_arch",
        "verilog": "generate_if_else_1.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 2.6,
        "synthesis_time(ms)": 1.1,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
