#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jun 19 14:19:21 2023
# Process ID: 203919
# Current directory: /home/weigao/PHY-Project
# Command line: vivado
# Log file: /home/weigao/PHY-Project/vivado.log
# Journal file: /home/weigao/PHY-Project/vivado.jou
# Running On: atlas3, OS: Linux, CPU Frequency: 1199.500 MHz, CPU Physical cores: 22, Host memory: 201351 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/weigao/project_JUNE/project_JUNE.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/weigao/project_JUNE/project_JUNE.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes /home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v
update_compile_order -fileset sim_1
set_property top test_new_ipg_tx [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_new_ipg_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
ERROR: [VRFC 10-2989] 'tx_clk' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:89]
ERROR: [VRFC 10-2989] 'memq_space' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:94]
ERROR: [VRFC 10-2989] 'tx_clk' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:104]
ERROR: [VRFC 10-2989] 'netq_outd' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:106]
ERROR: [VRFC 10-2989] 'netq_outc' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:107]
ERROR: [VRFC 10-2989] 'netq_space' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:111]
ERROR: [VRFC 10-2989] 'memq_space' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:116]
ERROR: [VRFC 10-2989] 'netq_space' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:117]
ERROR: [VRFC 10-2989] 'netq_outc' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:154]
ERROR: [VRFC 10-2989] 'netq_outd' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:155]
ERROR: [VRFC 10-2989] 'proced_encoded_tx_hdr_next' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:176]
ERROR: [VRFC 10-8530] module 'new_ipg_tx' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:10]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_new_ipg_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
ERROR: [VRFC 10-2989] 'tx_clk' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:91]
ERROR: [VRFC 10-2989] 'memq_space' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:96]
ERROR: [VRFC 10-2989] 'tx_clk' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:106]
ERROR: [VRFC 10-2989] 'netq_space' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:113]
ERROR: [VRFC 10-2989] 'memq_space' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:118]
ERROR: [VRFC 10-2989] 'netq_space' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:119]
ERROR: [VRFC 10-2989] 'proced_encoded_tx_hdr_next' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:178]
ERROR: [VRFC 10-8530] module 'new_ipg_tx' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:10]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_new_ipg_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
ERROR: [VRFC 10-2989] 'tx_ipg_data' is not declared [/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v:78]
ERROR: [VRFC 10-8530] module 'test_new_ipg_tx' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_new_ipg_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'memq_empty' is not permitted [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:97]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'memq_full' is not permitted [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:98]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'netq_empty' is not permitted [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:114]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'netq_full' is not permitted [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:115]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_new_ipg_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
ERROR: [VRFC 10-1280] procedural assignment to a non-register memq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:134]
ERROR: [VRFC 10-1280] procedural assignment to a non-register memq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:135]
ERROR: [VRFC 10-1280] procedural assignment to a non-register memq_read is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:149]
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_read is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:157]
ERROR: [VRFC 10-8530] module 'new_ipg_tx' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:10]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_new_ipg_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
ERROR: [VRFC 10-2989] 'net_write_reg' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:140]
ERROR: [VRFC 10-8530] module 'new_ipg_tx' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:10]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_new_ipg_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'memq_empty' is not permitted [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:102]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'memq_full' is not permitted [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:103]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'netq_empty' is not permitted [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:119]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'netq_full' is not permitted [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:120]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_new_ipg_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_new_ipg_tx_behav -key {Behavioral:sim_1:Functional:test_new_ipg_tx} -tclbatch {test_new_ipg_tx.tcl} -view {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
WARNING: Simulation object /test_eth_phy/clk was not found in the design.
WARNING: Simulation object /test_eth_phy/xgmii_txd was not found in the design.
WARNING: Simulation object /test_eth_phy/xgmii_txc was not found in the design.
WARNING: Simulation object /test_eth_phy/serdes_tx_data was not found in the design.
WARNING: Simulation object /test_eth_phy/serdes_tx_hdr was not found in the design.
source test_new_ipg_tx.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 42 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_new_ipg_tx_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 8325.434 ; gain = 49.207 ; free physical = 174071 ; free virtual = 231957
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_new_ipg_tx/clk}} {{/test_new_ipg_tx/encoded_tx_hdr_next}} {{/test_new_ipg_tx/encoded_tx_data_next}} {{/test_new_ipg_tx/ipg_reply}} {{/test_new_ipg_tx/proced_encoded_tx_data}} {{/test_new_ipg_tx/proced_encoded_tx_hdr}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_new_ipg_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 42 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 66
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8462.492 ; gain = 0.000 ; free physical = 174090 ; free virtual = 231975
set_property top test_buf [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_buf' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
ERROR: [VRFC 10-1280] procedural assignment to a non-register encoded_tx_data_next is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'encoded_tx_data_next' [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
ERROR: [VRFC 10-2989] 'BLOCK_TYPE_START_0' is not declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register encoded_tx_data_next is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'encoded_tx_data_next' [/home/weigao/PHY-Project/IPG_TB/test_buf.v:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register encoded_tx_hdr_next is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_TB/test_buf.v:48]
ERROR: [VRFC 10-2989] 'SYNC_CTRL' is not declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:48]
ERROR: [VRFC 10-2989] 'net_write' is not declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:56]
ERROR: [VRFC 10-8530] module 'test_buf' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_TB/test_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
ERROR: [VRFC 10-2989] 'net_write' is not declared [/home/weigao/PHY-Project/IPG_TB/test_buf.v:78]
ERROR: [VRFC 10-8530] module 'test_buf' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_TB/test_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'data_outd' [/home/weigao/PHY-Project/IPG_TB/test_buf.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'data_outc' [/home/weigao/PHY-Project/IPG_TB/test_buf.v:117]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 42 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 66
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 8536.402 ; gain = 8.004 ; free physical = 174089 ; free virtual = 231975
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_buf' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'data_outd' [/home/weigao/PHY-Project/IPG_TB/test_buf.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'data_outc' [/home/weigao/PHY-Project/IPG_TB/test_buf.v:117]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_buf_behav -key {Behavioral:sim_1:Functional:test_buf} -tclbatch {test_buf.tcl} -view {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
WARNING: Simulation object /test_eth_phy/clk was not found in the design.
WARNING: Simulation object /test_eth_phy/xgmii_txd was not found in the design.
WARNING: Simulation object /test_eth_phy/xgmii_txc was not found in the design.
WARNING: Simulation object /test_eth_phy/serdes_tx_data was not found in the design.
WARNING: Simulation object /test_eth_phy/serdes_tx_hdr was not found in the design.
source test_buf.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 26 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_buf_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 8603.273 ; gain = 57.445 ; free physical = 174043 ; free virtual = 231932
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'data_outd' [/home/weigao/PHY-Project/IPG_TB/test_buf.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'data_outc' [/home/weigao/PHY-Project/IPG_TB/test_buf.v:117]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 26 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8624.289 ; gain = 0.000 ; free physical = 174071 ; free virtual = 231960
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 26 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 8661.309 ; gain = 7.996 ; free physical = 174062 ; free virtual = 231951
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 26 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 85
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8669.312 ; gain = 0.000 ; free physical = 174074 ; free virtual = 231964
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/clk}} {{/test_buf/memq_read}} {{/test_buf/netq_read}} {{/test_buf/memq_write}} {{/test_buf/netq_write}} {{/test_buf/memq_space}} {{/test_buf/netq_space}} {{/test_buf/ipg_reply}} {{/test_buf/netq_outd}} {{/test_buf/netq_outc}} {{/test_buf/tx_ipg_data}} {{/test_buf/encoded_tx_data_next}} {{/test_buf/encoded_tx_hdr_next}} {{/test_buf/tuser}} {{/test_buf/ipg_en}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 26 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 85
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 8670.312 ; gain = 0.000 ; free physical = 174058 ; free virtual = 231948
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 26 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 85
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8685.508 ; gain = 6.996 ; free physical = 174037 ; free virtual = 231929
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 26 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 87
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8705.516 ; gain = 0.000 ; free physical = 174029 ; free virtual = 231921
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 28 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 88
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8705.516 ; gain = 0.000 ; free physical = 174047 ; free virtual = 231939
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 28 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 88
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8734.531 ; gain = 1.000 ; free physical = 174022 ; free virtual = 231915
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 0
$finish called at time : 28 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 88
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9782.039 ; gain = 0.000 ; free physical = 173995 ; free virtual = 231901
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 0
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 88
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9794.047 ; gain = 0.000 ; free physical = 173994 ; free virtual = 231900
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 88
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9794.047 ; gain = 0.000 ; free physical = 173987 ; free virtual = 231894
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 88
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9921.109 ; gain = 7.996 ; free physical = 173986 ; free virtual = 231894
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 91
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9929.113 ; gain = 0.000 ; free physical = 173979 ; free virtual = 231887
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 20 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9929.113 ; gain = 0.000 ; free physical = 173978 ; free virtual = 231887
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 20 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 96
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9963.129 ; gain = 7.996 ; free physical = 173985 ; free virtual = 231893
save_wave_config {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top test_new_ipg_tx [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_new_ipg_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_new_ipg_tx_behav -key {Behavioral:sim_1:Functional:test_new_ipg_tx} -tclbatch {test_new_ipg_tx.tcl} -view {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
WARNING: Simulation object /test_buf/clk was not found in the design.
WARNING: Simulation object /test_buf/memq_read was not found in the design.
WARNING: Simulation object /test_buf/netq_read was not found in the design.
WARNING: Simulation object /test_buf/memq_write was not found in the design.
WARNING: Simulation object /test_buf/netq_write was not found in the design.
WARNING: Simulation object /test_buf/encoded_tx_hdr_next was not found in the design.
WARNING: Simulation object /test_buf/encoded_tx_data_next was not found in the design.
WARNING: Simulation object /test_buf/netq_outc was not found in the design.
WARNING: Simulation object /test_buf/netq_outd was not found in the design.
WARNING: Simulation object /test_buf/memq_space was not found in the design.
WARNING: Simulation object /test_buf/netq_space was not found in the design.
WARNING: Simulation object /test_buf/ipg_reply was not found in the design.
WARNING: Simulation object /test_buf/tx_ipg_data was not found in the design.
WARNING: Simulation object /test_buf/tuser was not found in the design.
WARNING: Simulation object /test_buf/ipg_en was not found in the design.
source test_new_ipg_tx.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 42 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_new_ipg_tx_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10026.145 ; gain = 16.000 ; free physical = 173863 ; free virtual = 231829
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_new_ipg_tx/clk}} {{/test_new_ipg_tx/encoded_tx_hdr_next}} {{/test_new_ipg_tx/encoded_tx_data_next}} {{/test_new_ipg_tx/ipg_reply}} {{/test_new_ipg_tx/proced_encoded_tx_data}} {{/test_new_ipg_tx/proced_encoded_tx_hdr}} {{/test_new_ipg_tx/tx_len}} {{/test_new_ipg_tx/tx_payload_count}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 42 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 66
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 10036.324 ; gain = 0.000 ; free physical = 173863 ; free virtual = 231830
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
ERROR: [VRFC 10-2989] 'proced_encoded_tx_data_next' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:196]
ERROR: [VRFC 10-8530] module 'new_ipg_tx' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:10]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 42 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 66
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10062.164 ; gain = 22.004 ; free physical = 173863 ; free virtual = 231830
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
type,87
monitor 1
type,1e
monitor 1
type,1e
monitor 1
type,1e
monitor 1
type,1e
monitor 1
type,1e
monitor 1
type,1e
monitor 1
type,1e
monitor 1
type,1e
$finish called at time : 42 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 66
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 10174.219 ; gain = 0.000 ; free physical = 173871 ; free virtual = 231838
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v:75]
ERROR: [VRFC 10-2953] 'proced_encoded_tx_hdr' is not a function [/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v:82]
ERROR: [VRFC 10-8530] module 'test_new_ipg_tx' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
type,87
monitor 1
type,1e
monitor 1
type,1e
monitor 1
type,1e
monitor 1
type,1e
monitor 1
type,1e
monitor 1
type,1e
monitor 1
type,1e
monitor 1
type,1e
$finish called at time : 42 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10247.254 ; gain = 4.004 ; free physical = 173865 ; free virtual = 231834
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_new_ipg_tx/tuser}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 12 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10255.258 ; gain = 0.000 ; free physical = 173857 ; free virtual = 231826
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10262.262 ; gain = 0.000 ; free physical = 173861 ; free virtual = 231829
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
ERROR: [VRFC 10-1280] procedural assignment to a non-register netq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:141]
ERROR: [VRFC 10-1280] procedural assignment to a non-register memq_write is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:142]
ERROR: [VRFC 10-8530] module 'new_ipg_tx' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:10]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 10383.320 ; gain = 22.004 ; free physical = 173881 ; free virtual = 231850
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
monitor x
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
monitor 1
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 10415.336 ; gain = 0.000 ; free physical = 173867 ; free virtual = 231837
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ipg en, netfin, x, 1
ipg en, netfin, 1, 0
ipg en, netfin, 1, 0
ipg en, netfin, 1, 0
ipg en, netfin, 1, 0
ipg en, netfin, 1, 0
ipg en, netfin, 1, 0
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 10575.414 ; gain = 0.000 ; free physical = 173880 ; free virtual = 231850
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ipg en, netfin, x, 1
ipg en, netfin, 1, 1
11ty22pe,1e
ipg en, netfin, 1, 1
11ty22pe,1e
ipg en, netfin, 1, 1
11ty22pe,1e
ipg en, netfin, 1, 1
11ty22pe,1e
ipg en, netfin, 1, 1
11ty22pe,1e
ipg en, netfin, 1, 1
11ty22pe,1e
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10631.445 ; gain = 0.000 ; free physical = 173860 ; free virtual = 231831
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ipg en, netfin, x, 1
ipg en, netfin, 1, 1
11ty22pe,1e
ipg en, netfin, 1, 1
11ty22pe,1e
ipg en, netfin, 1, 1
11ty22pe,1e
ipg en, netfin, 1, 1
11ty22pe,1e
ipg en, netfin, 1, 1
11ty22pe,1e
ipg en, netfin, 1, 1
11ty22pe,1e
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10748.504 ; gain = 7.996 ; free physical = 173846 ; free virtual = 231818
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
proced type,1e
proced type,1e
proced type,1e
proced type,1e
proced type,1e
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 11312.777 ; gain = 0.000 ; free physical = 173838 ; free virtual = 231812
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
proced type,1e
proced data,xxxxxxxxxxxxxx
proced type,1e
proced data,xxxxxxxxxxxxxx
proced type,1e
proced data,xxxxxxxxxxxxxx
proced type,1e
proced data,xxxxxxxxxxxxxx
proced type,1e
proced data,xxxxxxxxxxxxxx
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 11440.840 ; gain = 0.000 ; free physical = 173826 ; free virtual = 231801
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
proced type,1e
proced data,xxxxxxxxxxxxxx
proced type,1e
proced data,xxxxxxxxxxxxxx
proced type,1e
proced data,xxxxxxxxxxxxxx
proced type,1e
proced data,xxxxxxxxxxxxxx
proced type,1e
proced data,xxxxxxxxxxxxxx
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11441.840 ; gain = 1.000 ; free physical = 173830 ; free virtual = 231805
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
proced type,1e
memq read,1
proced type,1e
memq read,1
proced type,1e
memq read,1
proced type,1e
memq read,1
proced type,1e
memq read,1
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11521.879 ; gain = 0.000 ; free physical = 173815 ; free virtual = 231790
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
proced type,1e
memq read,x
proced type,1e
memq read,x
proced type,1e
memq read,x
proced type,1e
memq read,x
proced type,1e
memq read,x
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 11545.891 ; gain = 1.000 ; free physical = 173820 ; free virtual = 231795
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
proced type,1e
memq read,x
proced type,1e
memq read,x
proced type,1e
memq read,x
proced type,1e
memq read,x
proced type,1e
memq read,x
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11641.938 ; gain = 0.000 ; free physical = 173818 ; free virtual = 231794
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
proced type,1e
memq read,x
netq read,7
proced type,1e
memq read,x
netq read,6
proced type,1e
memq read,x
netq read,5
proced type,1e
memq read,x
netq read,4
proced type,1e
memq read,x
netq read,3
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11672.977 ; gain = 0.000 ; free physical = 173829 ; free virtual = 231805
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
proced type,1e
memq read,x
netq read,7
proced type,1e
memq read,x
netq read,6
proced type,1e
memq read,x
netq read,5
proced type,1e
memq read,x
netq read,4
proced type,1e
memq read,x
netq read,3
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 67
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11739.008 ; gain = 0.000 ; free physical = 173827 ; free virtual = 231804
save_wave_config {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 00:50:28 2023...
