Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 21:47:43 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_54_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 ModCount131_instance/count_reg[1]_rep__18/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No19_instance/Y_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.316ns (9.133%)  route 3.144ns (90.867%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 7.064 - 4.000 ) 
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.631ns (routing 1.518ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.325ns (routing 1.377ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=16271, routed)       2.631     3.662    ModCount131_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X150Y142       FDCE                                         r  ModCount131_instance/count_reg[1]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y142       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.740 r  ModCount131_instance/count_reg[1]_rep__18/Q
                         net (fo=121, routed)         2.944     6.684    MUX_Sum10_3_impl_1_instance/count_reg[1]_rep__18
    SLICE_X129Y196       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     6.834 r  MUX_Sum10_3_impl_1_instance/Y[23]_i_4/O
                         net (fo=1, routed)           0.128     6.962    MUX_Sum10_3_impl_1_instance/Y[23]_i_4_n_0
    SLICE_X129Y196       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     7.050 r  MUX_Sum10_3_impl_1_instance/Y[23]_i_1/O
                         net (fo=1, routed)           0.072     7.122    Delay1No19_instance/Y_reg[33]_1[23]
    SLICE_X129Y196       FDCE                                         r  Delay1No19_instance/Y_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=16271, routed)       2.325     7.064    Delay1No19_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X129Y196       FDCE                                         r  Delay1No19_instance/Y_reg[23]/C
                         clock pessimism              0.433     7.497    
                         clock uncertainty           -0.035     7.462    
    SLICE_X129Y196       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.487    Delay1No19_instance/Y_reg[23]
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  0.365    




