/*
 * sensord
 *
 * Copyright 2015-present Facebook. All Rights Reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 */

#include <stdio.h>
#include <stdlib.h>
#include <stdbool.h>
#include <unistd.h>
#include <errno.h>
#include <syslog.h>
#include <stdint.h>
#include <math.h>
#include <string.h>
#include <pthread.h>
#include <sys/un.h>
#include <sys/file.h>
#include <sys/stat.h>
#include <openbmc/pal.h>
#include <facebook/fby35_gpio.h>
#include <openbmc/kv.h>

#define MAX_NUM_SLOTS       4
#define DELAY_GPIOD_READ    1000000
#define GPIO_NOT_SUPPORT    0xFF


/* To hold the gpio info and status */
typedef struct {
  uint8_t flag;
  uint8_t status;
  uint8_t ass_val;
  char name[32];
} gpio_pin_t;

struct gpio_offset_map {
  uint8_t bmc_ready;
  uint8_t pwrgd_cpu;
  uint8_t rst_pltrst;
  uint8_t bmc_debug_enable;
} gpio_offset = { BMC_READY,
                    PWRGD_CPU_LVC3,
                    RST_PLTRST_BUF_N,
                    FM_BMC_DEBUG_ENABLE_N }; // default as Crater Lake

static gpio_pin_t gpio_slot1[MAX_GPIO_PINS] = {0};
static gpio_pin_t gpio_slot2[MAX_GPIO_PINS] = {0};
static gpio_pin_t gpio_slot3[MAX_GPIO_PINS] = {0};
static gpio_pin_t gpio_slot4[MAX_GPIO_PINS] = {0};

static uint8_t cpld_io_sts[MAX_NUM_SLOTS+1] = {0x10, 0};
static long int pwr_on_sec[MAX_NUM_SLOTS] = {0};
static long int retry_sec[MAX_NUM_SLOTS] = {0};
static bool bios_post_cmplt[MAX_NUM_SLOTS] = {false, false, false, false};
static bool is_pwrgd_cpu_chagned[MAX_NUM_SLOTS] = {false, false, false, false};
static bool is_12v_off[MAX_NUM_SLOTS] = {false, false, false, false};
static uint8_t SLOTS_MASK = 0x0;

pthread_mutex_t pwrgd_cpu_mutex[MAX_NUM_SLOTS] = {PTHREAD_MUTEX_INITIALIZER,
                                                  PTHREAD_MUTEX_INITIALIZER,
                                                  PTHREAD_MUTEX_INITIALIZER,
                                                  PTHREAD_MUTEX_INITIALIZER};
#define SET_BIT(list, index, bit) \
           if ( bit == 0 ) {      \
             (((uint8_t*)&list)[index/8]) &= ~(0x1 << (index % 8)); \
           } else {                                                     \
             (((uint8_t*)&list)[index/8]) |= 0x1 << (index % 8);    \
           }

#define GET_BIT(list, index) \
           (((((uint8_t*)&list)[index/8]) >> (index % 8)) & 0x1)

bic_gpio_t gpio_ass_val = {
  {0, 0, 0}, // gpio[0], gpio[1], gpio[2]
};

static const char *cl_bic_pch_pwr_fault[] = {
  "P1V8_STBY",   // bit0
  "P1V26_STBY",  // bit1
  "P1V2_STBY",   // bit2
  "P1V05_STBY",  // bit3
};

static const char *hd_bic_pwr_fault[] = {
  "P1V8_STBY",  // bit0
  "RSVD",       // bit1
  "P1V2_STBY",  // bit2
  "PVDD33_S5",  // bit3
  "PVDD18_S5",  // bit4
};

// Refer to GL CPLD SPEC(I2C address: 0x0F, offset: 09h)
static const char *gl_bic_pwr_fault[] = {
  "P1V8_STBY",        // bit0
  "P1V2_STBY",        // bit1
  "P1V05_STBY",       // bit2
  "PVCCFA_EHV_CPU",   // bit3
  "PVNN_MAIN_CPU0",   // bit4
  "RSVD",             // bit5
};

static const char *bic_pch_pwr_fault_str = "PCH/BIC";
static const char **bic_pch_pwr_fault = cl_bic_pch_pwr_fault;
static size_t bic_pch_pwr_fault_size = ARRAY_SIZE(cl_bic_pch_pwr_fault);

static const char *cl_cpu_pwr_fault[] = {
  "PVCCD_HV_CPU",          // bit0
  "PVCCIN_CPU",            // bit1
  "PVNN_MAIN_CPU",         // bit2
  "PVCCINFAON_CPU",        // bit3
  "PVCCFA_EHV_FIVRA_CPU",  // bit4
  "PVCCFA_EHV_CPU",        // bit5
};

static const char *hd_cpu_pwr_fault[] = {
  "PVDDCR_CPU0",  // bit0
  "PVDDCR_SOC",   // bit1
  "PVDDCR_CPU1",  // bit2
  "PVDDIO",       // bit3
  "PVDD11_S3",    // bit4
  "P3V3_M2",      // bit5
  "P12V_MEM",     // bit6
};
// Refer to CPLD specification's offset 0Ah.
static const char *gl_cpu_pwr_fault[] = {
  "PVCCD0_HV_CPU",          // bit0
  "PVCCD1_HV_CPU",          // bit1
  "PVCCIN_CPU0",            // bit2
  "PVCCINF_CPU0",           // bit3
  "PVCCFA_EHV_FIVRA_CPU",   // bit4
};


static const char **cpu_pwr_fault = cl_cpu_pwr_fault;
static size_t cpu_pwr_fault_size = ARRAY_SIZE(cl_cpu_pwr_fault);

char *host_key[] = {"fru1_host_ready",
                    "fru2_host_ready",
                    "fru3_host_ready",
                    "fru4_host_ready"};

static inline void set_pwrgd_cpu_flag(uint8_t fru, bool val) {
  pthread_mutex_lock(&pwrgd_cpu_mutex[fru-1]);
  is_pwrgd_cpu_chagned[fru-1] = val;
  pthread_mutex_unlock(&pwrgd_cpu_mutex[fru-1]);
}

static inline bool get_pwrgd_cpu_flag(uint8_t fru) {
  return is_pwrgd_cpu_chagned[fru-1];
}

static inline void set_12v_off_flag(uint8_t fru, bool val) {
  is_12v_off[fru-1] = val;
}

static inline bool get_12v_off_flag(uint8_t fru) {
  return is_12v_off[fru-1];
}

static inline long int get_timer_tick(uint8_t fru) {
  return pwr_on_sec[fru-1];
}

static inline void rst_timer(uint8_t fru) {
  pwr_on_sec[fru-1] = 0;
}

static inline void incr_timer(uint8_t fru) {
  pwr_on_sec[fru-1]++;
}

static inline void decr_timer(uint8_t fru) {
  pwr_on_sec[fru-1]--;
}

/* Returns the pointer to the struct holding all gpio info for the fru#. */
static gpio_pin_t *
get_struct_gpio_pin(uint8_t fru) {

  gpio_pin_t *gpios;

  switch (fru) {
    case FRU_SLOT1:
      gpios = gpio_slot1;
      break;
    case FRU_SLOT2:
      gpios = gpio_slot2;
      break;
    case FRU_SLOT3:
      gpios = gpio_slot3;
      break;
    case FRU_SLOT4:
      gpios = gpio_slot4;
      break;
    default:
      syslog(LOG_WARNING, "get_struct_gpio_pin: Wrong SLOT ID %d\n", fru);
      return NULL;
  }

  return gpios;
}

static void
populate_gpio_pins(uint8_t fru) {

  int i, ret;
  int slot_type = SERVER_TYPE_NONE;
  gpio_pin_t *gpios;

  gpios = get_struct_gpio_pin(fru);
  if (gpios == NULL) {
    syslog(LOG_WARNING, "populate_gpio_pins: get_struct_gpio_pin failed.");
    return;
  }

  // Only monitor RST_PLTRST_BUF_N & FM_BMC_DEBUG_ENABLE_N
  slot_type = fby35_common_get_slot_type(fru);
  if (slot_type == SERVER_TYPE_JI) {
    // there is no corresponding GPIO on the JavaIsland platform Currently
    gpios[gpio_offset.rst_pltrst].flag = 0;
    gpios[gpio_offset.bmc_debug_enable].flag = 0;
  } else {
    gpios[gpio_offset.rst_pltrst].flag = 1; // Platform reset pin
    gpios[gpio_offset.bmc_debug_enable].flag = 1; // Debug enable pin
  }

  for (i = 0; i < MAX_GPIO_PINS; i++) {
    if (gpios[i].flag) {
      gpios[i].ass_val = GET_BIT(gpio_ass_val, i);
      ret = y35_get_gpio_name(fru, i, gpios[i].name, false, NONE_INTF);
      if (ret < 0)
        continue;
    }
  }
}

/* Wrapper function to configure and get all gpio info */
static void
init_gpio_pins() {
  int fru = 0;
  uint8_t fru_prsnt = 0;

  for (fru = FRU_SLOT1; fru < (FRU_SLOT1 + MAX_NUM_SLOTS); fru++) {
    pal_is_fru_prsnt(fru, &fru_prsnt);
    if (fru_prsnt) {
      populate_gpio_pins(fru);
    }
  }

}
/*Wrapper function to to configure gpio offset to Crater Lake or Halfdome*/
static void
init_gpio_offset_map() {
  int fru = 0, slot_type = SERVER_TYPE_NONE;
  uint8_t fru_prsnt = 0;

  for (fru = FRU_SLOT1; fru < (FRU_SLOT1 + MAX_NUM_SLOTS); fru++) {
    pal_is_fru_prsnt(fru, &fru_prsnt);
    if (fru_prsnt) {
      slot_type = fby35_common_get_slot_type(fru);
      if (slot_type == SERVER_TYPE_HD) {
        gpio_offset.bmc_ready = HD_BMC_READY;
        gpio_offset.pwrgd_cpu = HD_PWRGD_CPU_LVC3;
        gpio_offset.rst_pltrst = HD_RST_PLTRST_BIC_N;
        gpio_offset.bmc_debug_enable = HD_FM_BMC_DEBUG_ENABLE_N;

        cpu_pwr_fault = hd_cpu_pwr_fault;
        cpu_pwr_fault_size = ARRAY_SIZE(hd_cpu_pwr_fault);
        bic_pch_pwr_fault_str = "BIC";
        bic_pch_pwr_fault = hd_bic_pwr_fault;
        bic_pch_pwr_fault_size = ARRAY_SIZE(hd_bic_pwr_fault);
      } else if (slot_type == SERVER_TYPE_GL) {
        gpio_offset.bmc_ready = GL_BMC_READY;
        gpio_offset.pwrgd_cpu = GL_PWRGD_CPU_LVC3;
        gpio_offset.rst_pltrst = GL_RST_PLTRST_BUF_N;
        gpio_offset.bmc_debug_enable = GL_FM_BMC_DEBUG_ENABLE_R_N;

        cpu_pwr_fault = gl_cpu_pwr_fault;
        cpu_pwr_fault_size = ARRAY_SIZE(gl_cpu_pwr_fault);
        bic_pch_pwr_fault = gl_bic_pwr_fault;
        bic_pch_pwr_fault_size = ARRAY_SIZE(gl_bic_pwr_fault);

      } else if (slot_type == SERVER_TYPE_JI) {
        gpio_offset.bmc_ready = JI_BMC_READY;
        gpio_offset.pwrgd_cpu = JI_RUN_POWER_PG;
        gpio_offset.rst_pltrst = GPIO_NOT_SUPPORT;
        gpio_offset.bmc_debug_enable = GPIO_NOT_SUPPORT;
      } else {
        // Crater Lake as default setting
        gpio_offset.bmc_ready = BMC_READY;
        gpio_offset.pwrgd_cpu = PWRGD_CPU_LVC3;
        gpio_offset.rst_pltrst = RST_PLTRST_BUF_N;
        gpio_offset.bmc_debug_enable = FM_BMC_DEBUG_ENABLE_N;

        cpu_pwr_fault = cl_cpu_pwr_fault;
        cpu_pwr_fault_size = ARRAY_SIZE(cl_cpu_pwr_fault);
        bic_pch_pwr_fault = cl_bic_pch_pwr_fault;
        bic_pch_pwr_fault_size = ARRAY_SIZE(cl_bic_pch_pwr_fault);
      }
      break;
    }
  }
}

void
check_bic_pch_pwr_fault(uint8_t fru) {
  int pwr_fault;
  size_t index;

  pwr_fault = fby35_common_get_sb_pch_bic_pwr_fault(fru);
  if (pwr_fault < 0) {
    return;
  }

  for (index = 0; index < bic_pch_pwr_fault_size; index++) {
    if (GETBIT(pwr_fault, index)) {
      syslog(LOG_CRIT, "FRU: %u, %s power fault: %s (0x%02X)", fru,
             bic_pch_pwr_fault_str, bic_pch_pwr_fault[index], pwr_fault);
    }
  }
}

void
check_cpu_pwr_fault(uint8_t fru) {
  int pwr_fault;
  size_t index;

  pwr_fault = fby35_common_get_sb_cpu_pwr_fault(fru);
  if (pwr_fault < 0) {
    return;
  }

  for (index = 0; index < cpu_pwr_fault_size; index++) {
    if (GETBIT(pwr_fault, index)) {
      syslog(LOG_CRIT, "FRU: %u, CPU power fault: %s (0x%02X)", fru, cpu_pwr_fault[index], pwr_fault);
    }
  }
}

/* Monitor the gpio pins */
static void *
gpio_monitor_poll(void *ptr) {

  int i, ret = 0;
  uint8_t fru = (int)ptr;
  uint8_t pwr_sts = 0, bios_post_complete = POST_NOT_COMPLETE;
  bic_gpio_t revised_pins, n_pin_val, o_pin_val;
  gpio_pin_t *gpios;
  bool chk_bic_pch_pwr_flag = true;

  /* Check for initial Asserts */
  gpios = get_struct_gpio_pin(fru);
  if (gpios == NULL) {
    syslog(LOG_WARNING, "gpio_monitor_poll: get_struct_gpio_pin failed for fru %u", fru);
    pthread_exit(NULL);
  }

  ret = bic_get_gpio(fru, &o_pin_val, NONE_INTF);
  if ( ret < 0 ) {
    syslog(LOG_WARNING, "gpio_monitor_poll: bic_get_gpio failed for fru %u", fru);
  }

  while (1) {
    //check the fw update is ongoing
    if ( pal_is_fw_update_ongoing(fru) == true ) {
      usleep(DELAY_GPIOD_READ);
      continue;
    }

    //when bic is unreachable, wait it anyway.
    if ( bic_get_gpio(fru, &n_pin_val, NONE_INTF) < 0 ) {
      //rst timer
      rst_timer(fru);
      kv_set(host_key[fru-1], "0", 0, 0);

      ret = pal_get_server_12v_power(fru, &pwr_sts);
      if (ret == PAL_EOK) {
        // CPLD makes serverboard 12V off when BIC power fault occurs.
        if (pwr_sts == SERVER_12V_OFF) {
          if (chk_bic_pch_pwr_flag) {
            check_bic_pch_pwr_fault(fru);
            chk_bic_pch_pwr_flag = false;
          }
          set_12v_off_flag(fru, false);
          SET_BIT(o_pin_val, gpio_offset.pwrgd_cpu, 0);
          SET_BIT(o_pin_val, gpio_offset.rst_pltrst, 0);
          pal_update_ierr_status(fru, SEL_DEASSERT);
        }
      }

      //rst new pin val
      memset(&n_pin_val, 0, sizeof(n_pin_val));

      //Normally, BIC can always be accessed except 12V-off or 12V-cycle

      usleep(DELAY_GPIOD_READ);
      continue;
    }

    // When bic_get_gpio() and 12V-cycle at the same time, bic_get_gpio()
    // may return success because of the IPMB retry
    if (get_12v_off_flag(fru) == true) {
      set_12v_off_flag(fru, false);
      SET_BIT(o_pin_val, gpio_offset.pwrgd_cpu, 0);
      SET_BIT(o_pin_val, gpio_offset.rst_pltrst, 0);
    }

    // Inform BIOS that BMC is ready
    // handle case : BIC FW update & BIC resets unexpectedly
    if (GET_BIT(n_pin_val, gpio_offset.bmc_ready) == 0) {
      bic_set_gpio(fru, gpio_offset.bmc_ready, 1);
    }

    if (!chk_bic_pch_pwr_flag) chk_bic_pch_pwr_flag = true;

    // Get CPLD io sts
    cpld_io_sts[fru] = (GET_BIT(n_pin_val, PWRGD_SYS_PWROK)  << 0x0) | \
                       (GET_BIT(n_pin_val, RST_PLTRST_BUF_N) << 0x1) | \
                       (GET_BIT(n_pin_val, RST_RSMRST_BMC_N) << 0x2) | \
                       (GET_BIT(n_pin_val, FM_CATERR_LVT3_N ) << 0x3) | \
                       (GET_BIT(n_pin_val, FM_SLPS3_PLD_N) << 0x4);
    // Get post complete
    pal_get_post_complete(fru, &bios_post_complete);
    if (bios_post_complete == POST_COMPLETE) {
      if (retry_sec[fru-1] == (MAX_READ_RETRY*12)) {
        kv_set(host_key[fru-1], "1", 0, 0);
        bios_post_cmplt[fru-1] = true;
        retry_sec[fru-1] = 0;
      }
      retry_sec[fru-1]++;
    } else {
      if (bios_post_cmplt[fru-1] == true) {
        kv_set(host_key[fru-1], "0", 0, 0);
        bios_post_cmplt[fru-1] = false;
        retry_sec[fru-1] = 0;
        rst_timer(fru);
      }
    }

    //check PWRGD_CPU_LVC3 is changed
    if ( (get_pwrgd_cpu_flag(fru) == false) &&
         (GET_BIT(n_pin_val, gpio_offset.pwrgd_cpu) != GET_BIT(o_pin_val, gpio_offset.pwrgd_cpu))) {
      rst_timer(fru);
      set_pwrgd_cpu_flag(fru, true);
      if (GET_BIT(n_pin_val, gpio_offset.pwrgd_cpu) == 0) {
        pal_update_ierr_status(fru, SEL_DEASSERT);
      }
      //update the value since the bit is not monitored
      SET_BIT(o_pin_val, gpio_offset.pwrgd_cpu, GET_BIT(n_pin_val, gpio_offset.pwrgd_cpu));
    }

    //check the power status since the we need to set timer
    if ( GET_BIT(n_pin_val, gpio_offset.pwrgd_cpu) != gpios[gpio_offset.pwrgd_cpu].ass_val ) {
      incr_timer(fru);
    } else {
      decr_timer(fru);
    }

    if ( memcmp(&o_pin_val, &n_pin_val, sizeof(o_pin_val)) == 0 ) {
      usleep(DELAY_GPIOD_READ);
      continue;
    }

    revised_pins.gpio[0] = n_pin_val.gpio[0] ^ o_pin_val.gpio[0];
    revised_pins.gpio[1] = n_pin_val.gpio[1] ^ o_pin_val.gpio[1];
    revised_pins.gpio[2] = n_pin_val.gpio[2] ^ o_pin_val.gpio[2];

    for (i = 0; i < MAX_GPIO_PINS; i++) {
      if (GET_BIT(revised_pins, i) && (gpios[i].flag == 1)) {
        gpios[i].status = GET_BIT(n_pin_val, i);

        // Check if the new GPIO val is ASSERT
        if (gpios[i].status == gpios[i].ass_val) {

          if (i == gpio_offset.rst_pltrst) {
            rst_timer(fru);
          } else if (i == gpio_offset.bmc_debug_enable) {
            printf("FM_BMC_DEBUG_ENABLE_N is ASSERT !\n");
            syslog(LOG_CRIT, "FRU: %d, FM_BMC_DEBUG_ENABLE_N is ASSERT: %d", fru, gpios[i].status);
          }
        } else {
          if (i == gpio_offset.rst_pltrst) {
            rst_timer(fru);
          } else if (i == gpio_offset.bmc_debug_enable) {
            printf("FM_BMC_DEBUG_ENABLE_N is DEASSERT !\n");
            syslog(LOG_CRIT, "FRU: %d, FM_BMC_DEBUG_ENABLE_N is DEASSERT: %d", fru, gpios[i].status);
          }
        }
      }
    }

    memcpy(&o_pin_val, &n_pin_val, sizeof(o_pin_val));

    usleep(DELAY_GPIOD_READ);
  } /* while loop */
} /* function definition*/

static void *
cpld_io_mon() {
  uint8_t uart_pos = 0x00;
  uint8_t card_prsnt = 0x00;
  uint8_t prev_uart_pos = 0xff;
  uint8_t prev_cpld_io_sts[MAX_NUM_SLOTS+1] = {0x00};
  pthread_detach(pthread_self());

  while (1) {
    // we start updating IO sts when card is present
    if ( pal_is_debug_card_prsnt(&card_prsnt) < 0 || card_prsnt == 0 ) {
      usleep(DELAY_GPIOD_READ); //sleep
      continue;
    }

    // Get the uart position
    if ( pal_get_uart_select(&uart_pos) < 0 ) {
      usleep(DELAY_GPIOD_READ); //sleep
      continue;
    }

    // If uart position is at slot1/2/3/4, cpld_io_sts[1/2/3/4] can't be 0.
    // If it is still 0, it means BMC hasn't gotten GPIO value from BIC.
    if ( cpld_io_sts[uart_pos] == 0 ) {
      usleep(DELAY_GPIOD_READ); //sleep
      continue;
    }

    //If uart_post or cpld_io_sts is updated, write the new value to cpld
    //Because cpld_io_sts[BMC_uart_position] is always 0x10
    //So, we need to two conditions to help
    if ( prev_uart_pos != uart_pos || cpld_io_sts[uart_pos] != prev_cpld_io_sts[uart_pos] ) {
      if ( pal_set_uart_IO_sts(uart_pos, cpld_io_sts[uart_pos]) < 0 ) {
        syslog(LOG_WARNING, "%s() Failed to update uart IO sts\n", __func__);
      } else {
        prev_uart_pos = uart_pos;
        prev_cpld_io_sts[uart_pos] = cpld_io_sts[uart_pos];
      }
    }

    usleep(DELAY_GPIOD_READ);
  }

  return NULL;
}

static void *
host_pwr_mon() {
#define MAX_NIC_PWR_RETRY   15
#define POWER_ON_DELAY       2
#define NON_PFR_POWER_OFF_DELAY  -2
#define HOST_READY 500
  char path[64] = {0};
  uint8_t host_off_flag = 0;
  uint8_t is_util_run_flag = 0;
  uint8_t fru = 0;
  uint8_t bmc_location = 0;
  bool nic_pwr_set_off = false;
  bool pwrgd_changed = false;
  int i = 0;
  int retry = 0;
  long int tick = 0;
  int power_off_delay = NON_PFR_POWER_OFF_DELAY;

  // set flag to notice BMC gpiod server_power_monitor is ready
  kv_set("flag_gpiod_server_pwr", STR_VALUE_1, 0, 0);

  pthread_detach(pthread_self());

  if ( fby35_common_get_bmc_location(&bmc_location) < 0 ) {
    syslog(LOG_WARNING, "Failed to get the location of BMC");
    bmc_location = NIC_BMC;//default value
  }

  while (1) {
    for ( i = 0; i < MAX_NUM_SLOTS; i++ ) {
      if ( ((SLOTS_MASK >> i) & 0x1) != 0x1) continue; // skip since fru${i} is not present

      fru = i + 1;
      pwrgd_changed = get_pwrgd_cpu_flag(fru);
      tick = get_timer_tick(fru);
      sprintf(path, PWR_UTL_LOCK, fru);
      if (access(path, F_OK) == 0) {
        is_util_run_flag |= 0x1 << i;
      } else {
        is_util_run_flag &= ~(0x1 << i);
      }

      //record which slot is off
      if ( tick <= power_off_delay ) {
        if ( pwrgd_changed == true ) {
          sprintf(path, PWR_UTL_LOCK, fru);
          if (access(path, F_OK) != 0) {
            pal_set_last_pwr_state(fru, "off");
          }
          syslog(LOG_CRIT, "FRU: %d, System powered OFF", fru);
          set_pwrgd_cpu_flag(fru, false);
          check_cpu_pwr_fault(fru);
        }
        host_off_flag |= 0x1 << i;
      } else if ( tick >= POWER_ON_DELAY ) {
        if ( pwrgd_changed == true ) {
          sprintf(path, PWR_UTL_LOCK, fru);
          if (access(path, F_OK) != 0) {
            pal_set_last_pwr_state(fru, "on");
          }
          pal_clear_mrc_warning(fru);
          syslog(LOG_CRIT, "FRU: %d, System powered ON", fru);
          set_pwrgd_cpu_flag(fru, false);
        }
        host_off_flag &= ~(0x1 << i);
        if ( tick == HOST_READY ) {
          kv_set(host_key[fru-1], "1", 0, 0);
        }
      } else {
        if ( tick < POWER_ON_DELAY ) {
          kv_set(host_key[fru-1], "0", 0, 0);
        }
      }
    }

    if ( bmc_location == NIC_BMC ) {
      usleep(DELAY_GPIOD_READ);
      continue; //CPLD controls NIC directly on NIC_BMC
    }

    if ( host_off_flag == SLOTS_MASK ) {
      //Need to make sure the hosts are off instead of power cycle
      //delay to change the power mode of NIC
      if ( is_util_run_flag > 0 ) {
        retry = 0;
        usleep(DELAY_GPIOD_READ);
        continue;
      }

      if ( retry == MAX_NIC_PWR_RETRY ) retry = MAX_NIC_PWR_RETRY;
      else retry++;
    } else {
      //it means one of the slots is powered on
      retry = 0;
    }

    //reach the limit, change the power mode of NIC.
    if ( retry == MAX_NIC_PWR_RETRY && nic_pwr_set_off == false) {
      //set off here because users may power off the host from OS instead of BMC
      if ( pal_server_set_nic_power(SERVER_POWER_OFF) == 0 ) {
        syslog(LOG_CRIT, "NIC Power is set to VAUX");
        nic_pwr_set_off = true;
      } else {
        retry = 0;
      }
    } else if ( retry < MAX_NIC_PWR_RETRY && nic_pwr_set_off == true) {
      syslog(LOG_CRIT, "NIC Power is set to VMAIN");
      nic_pwr_set_off = false;
      //Don't change NIC Power to normal here.
      //Because the power seq. of NIC will be affected. We should change it before turning on any one of the slots.
    }

    usleep(DELAY_GPIOD_READ);
  }

  return NULL;
}

static void *
stby_pwr_mon() {
  int ret;
  uint8_t i, fru, pwr_sts;
  uint8_t pre_pwr_sts[MAX_NUM_SLOTS] = {0xff, 0xff, 0xff, 0xff};

  pthread_detach(pthread_self());

  while (1) {
    for (i = 0; i < MAX_NUM_SLOTS; i++) {
      if (((SLOTS_MASK >> i) & 0x1) != 0x1) {
        continue;
      }

      fru = i + 1;
      ret = pal_get_server_12v_power(fru, &pwr_sts);
      if (ret != PAL_EOK) {
        continue;
      }

      if (pre_pwr_sts[i] != pwr_sts) {
        pre_pwr_sts[i] = pwr_sts;
        if (pwr_sts == SERVER_12V_OFF) {
          set_12v_off_flag(fru, true);
        }
      }
    }
    usleep(DELAY_GPIOD_READ);
  }

  return NULL;
}

static void
print_usage() {
  printf("Usage: gpiod [ %s ]\n", pal_server_list);
}

/* Spawns a pthread for each fru to monitor all the sensors on it */
static void
run_gpiod(int argc, char **argv) {
  int i, ret, slot;
  uint8_t fru_flag, fru;
  pthread_t tid_host_pwr_mon;
  pthread_t tid_gpio[MAX_NUM_SLOTS];
  pthread_t tid_cpld_io_mon;
  pthread_t tid_stby_pwr_mon;

  /* Check for which fru do we need to monitor the gpio pins */
  fru_flag = 0;
  for (i = 1; i < argc; i++) {
    ret = pal_get_fru_id(argv[i], &fru);
    if (ret < 0) {
      print_usage();
      exit(-1);
    }

    SLOTS_MASK |= 0x1 << (fru - 1);

    if ((fru >= FRU_SLOT1) && (fru < (FRU_SLOT1 + MAX_NUM_SLOTS))) {
      fru_flag = SETBIT(fru_flag, fru);
      slot = fru;

      if (pthread_create(&tid_gpio[fru-1], NULL, gpio_monitor_poll, (void *)slot) < 0) {
        syslog(LOG_WARNING, "pthread_create for gpio_monitor_poll failed\n");
      }
    }
  }

  /* Monitor the host powers */
  if (pthread_create(&tid_host_pwr_mon, NULL, host_pwr_mon, NULL) < 0) {
    syslog(LOG_WARNING, "pthread_create for host_pwr_mon fail\n");
  }

  if (pthread_create(&tid_cpld_io_mon, NULL, cpld_io_mon, NULL) < 0) {
    syslog(LOG_WARNING, "pthread_create for cpld_io_mon fail\n");
  }

  if (pthread_create(&tid_stby_pwr_mon, NULL, stby_pwr_mon, NULL) < 0) {
    syslog(LOG_WARNING, "pthread_create for stby_pwr_mon fail\n");
  }

  for (fru = FRU_SLOT1; fru < (FRU_SLOT1 + MAX_NUM_SLOTS); fru++) {
    if (GETBIT(fru_flag, fru)) {
      pthread_join(tid_gpio[fru-1], NULL);
    }
  }
}

int
main(int argc, char **argv) {
  int rc, pid_file;

  if (argc < 2) {
    print_usage();
    exit(-1);
  }

  pid_file = open("/var/run/gpiod.pid", O_CREAT | O_RDWR, 0666);
  rc = flock(pid_file, LOCK_EX | LOCK_NB);
  if(rc) {
    if(EWOULDBLOCK == errno) {
      printf("Another gpiod instance is running...\n");
      exit(-1);
    }
  } else {

    init_gpio_offset_map();
    init_gpio_pins();

    openlog("gpiod", LOG_CONS, LOG_DAEMON);
    syslog(LOG_INFO, "gpiod: daemon started");
    run_gpiod(argc, argv);
  }

  return 0;
}
