 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -slack_lesser_than 10.00
        -max_paths 100
        -transition_time
        -capacitance
Design : leon3s
Version: C-2009.06
Date   : Thu May 15 04:20:30 2014
****************************************

 # A fanout number of 40 was used for high fanout net computations.

Operating Conditions: ss_1p08v_125c   Library: scmetro_smic90ll_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: ahbso[2535]
              (input port clocked by clk)
  Endpoint: ahbo_HSIZE__0_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.50       2.50 f
  ahbso[2535] (in)                                                  0.30      0.00       2.50 f
  ahbso[2535] (net)                             1         0.04                0.00       2.50 f
  p0/c0mmu/a0/ahbso[2535] (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.50 f
  p0/c0mmu/a0/ahbso[2535] (net)                           0.04                0.00       2.50 f
  p0/c0mmu/a0/U354/Y (XNOR2X8M)                                     0.44      0.28       2.78 r
  p0/c0mmu/a0/n319 (net)                        1         0.04                0.00       2.78 r
  p0/c0mmu/a0/U353/Y (NAND2X12M)                                    0.18      0.19       2.96 f
  p0/c0mmu/a0/n317 (net)                        1         0.04                0.00       2.96 f
  p0/c0mmu/a0/U352/Y (NAND4X12M)                                    0.17      0.16       3.12 r
  p0/c0mmu/a0/n299 (net)                        1         0.04                0.00       3.12 r
  p0/c0mmu/a0/U360/Y (OR3X12M)                                      0.16      0.23       3.35 r
  p0/c0mmu/a0/n322 (net)                        1         0.05                0.00       3.35 r
  p0/c0mmu/a0/U359/Y (CLKINVX40M)                                   0.09      0.11       3.46 f
  p0/c0mmu/a0/n952 (net)                        2         0.08                0.00       3.46 f
  p0/c0mmu/a0/U649/Y (NAND2X12M)                                    0.14      0.10       3.55 r
  p0/c0mmu/a0/n616 (net)                        1         0.03                0.00       3.55 r
  p0/c0mmu/a0/U653/Y (OA22X8M)                                      0.16      0.23       3.78 r
  p0/c0mmu/a0/n612 (net)                        1         0.03                0.00       3.78 r
  p0/c0mmu/a0/U654/Y (AND3X12M)                                     0.21      0.25       4.03 r
  p0/c0mmu/a0/n954 (net)                        2         0.07                0.00       4.03 r
  p0/c0mmu/a0/U782/Y (AND4X12M)                                     0.13      0.23       4.26 r
  p0/c0mmu/a0/n655 (net)                        1         0.03                0.00       4.26 r
  p0/c0mmu/a0/U786/Y (AO21X8M)                                      0.17      0.21       4.47 r
  p0/c0mmu/a0/n653 (net)                        1         0.04                0.00       4.47 r
  p0/c0mmu/a0/U788/Y (NAND3X12M)                                    0.21      0.17       4.64 f
  p0/c0mmu/a0/n648 (net)                        1         0.04                0.00       4.64 f
  p0/c0mmu/a0/U789/Y (OR3X12M)                                      0.12      0.23       4.87 f
  p0/c0mmu/a0/n647 (net)                        1         0.05                0.00       4.87 f
  p0/c0mmu/a0/U790/Y (CLKINVX40M)                                   0.10      0.09       4.96 r
  p0/c0mmu/a0/n1638 (net)                       3         0.10                0.00       4.96 r
  p0/c0mmu/a0/U2834/Y (AND2X12M)                                    0.13      0.16       5.12 r
  p0/c0mmu/a0/n1686 (net)                       1         0.04                0.00       5.12 r
  p0/c0mmu/a0/U2835/Y (CLKBUFX40M)                                  0.21      0.22       5.34 r
  p0/c0mmu/a0/ahbo_HSIZE__0_ (net)              1         0.23                0.00       5.34 r
  p0/c0mmu/a0/ahbo_HSIZE__0_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       5.34 r
  ahbo_HSIZE__0_ (net)                                    0.23                0.00       5.34 r
  ahbo_HSIZE__0_ (out)                                              0.21      0.00       5.34 r
  data arrival time                                                                      5.34

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -5.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -2.99


  Startpoint: ahbso[2535]
              (input port clocked by clk)
  Endpoint: ahbo_HADDR__0_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.50       2.50 f
  ahbso[2535] (in)                                                  0.30      0.00       2.50 f
  ahbso[2535] (net)                             1         0.04                0.00       2.50 f
  p0/c0mmu/a0/ahbso[2535] (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.50 f
  p0/c0mmu/a0/ahbso[2535] (net)                           0.04                0.00       2.50 f
  p0/c0mmu/a0/U354/Y (XNOR2X8M)                                     0.44      0.28       2.78 r
  p0/c0mmu/a0/n319 (net)                        1         0.04                0.00       2.78 r
  p0/c0mmu/a0/U353/Y (NAND2X12M)                                    0.18      0.19       2.96 f
  p0/c0mmu/a0/n317 (net)                        1         0.04                0.00       2.96 f
  p0/c0mmu/a0/U352/Y (NAND4X12M)                                    0.17      0.16       3.12 r
  p0/c0mmu/a0/n299 (net)                        1         0.04                0.00       3.12 r
  p0/c0mmu/a0/U360/Y (OR3X12M)                                      0.16      0.23       3.35 r
  p0/c0mmu/a0/n322 (net)                        1         0.05                0.00       3.35 r
  p0/c0mmu/a0/U359/Y (CLKINVX40M)                                   0.09      0.11       3.46 f
  p0/c0mmu/a0/n952 (net)                        2         0.08                0.00       3.46 f
  p0/c0mmu/a0/U649/Y (NAND2X12M)                                    0.14      0.10       3.55 r
  p0/c0mmu/a0/n616 (net)                        1         0.03                0.00       3.55 r
  p0/c0mmu/a0/U653/Y (OA22X8M)                                      0.16      0.23       3.78 r
  p0/c0mmu/a0/n612 (net)                        1         0.03                0.00       3.78 r
  p0/c0mmu/a0/U654/Y (AND3X12M)                                     0.21      0.25       4.03 r
  p0/c0mmu/a0/n954 (net)                        2         0.07                0.00       4.03 r
  p0/c0mmu/a0/U782/Y (AND4X12M)                                     0.13      0.23       4.26 r
  p0/c0mmu/a0/n655 (net)                        1         0.03                0.00       4.26 r
  p0/c0mmu/a0/U786/Y (AO21X8M)                                      0.17      0.21       4.47 r
  p0/c0mmu/a0/n653 (net)                        1         0.04                0.00       4.47 r
  p0/c0mmu/a0/U788/Y (NAND3X12M)                                    0.21      0.17       4.64 f
  p0/c0mmu/a0/n648 (net)                        1         0.04                0.00       4.64 f
  p0/c0mmu/a0/U789/Y (OR3X12M)                                      0.12      0.23       4.87 f
  p0/c0mmu/a0/n647 (net)                        1         0.05                0.00       4.87 f
  p0/c0mmu/a0/U790/Y (CLKINVX40M)                                   0.10      0.09       4.96 r
  p0/c0mmu/a0/n1638 (net)                       3         0.10                0.00       4.96 r
  p0/c0mmu/a0/U1553/Y (AND2X12M)                                    0.13      0.16       5.12 r
  p0/c0mmu/a0/n949 (net)                        1         0.04                0.00       5.12 r
  p0/c0mmu/a0/U1551/Y (CLKBUFX40M)                                  0.21      0.22       5.34 r
  p0/c0mmu/a0/ahbo_HADDR__0_ (net)              1         0.23                0.00       5.34 r
  p0/c0mmu/a0/ahbo_HADDR__0_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       5.34 r
  ahbo_HADDR__0_ (net)                                    0.23                0.00       5.34 r
  ahbo_HADDR__0_ (out)                                              0.21      0.00       5.34 r
  data arrival time                                                                      5.34

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -5.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -2.99


  Startpoint: ahbso[2535]
              (input port clocked by clk)
  Endpoint: ahbo_HADDR__1_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.50       2.50 f
  ahbso[2535] (in)                                                  0.30      0.00       2.50 f
  ahbso[2535] (net)                             1         0.04                0.00       2.50 f
  p0/c0mmu/a0/ahbso[2535] (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.50 f
  p0/c0mmu/a0/ahbso[2535] (net)                           0.04                0.00       2.50 f
  p0/c0mmu/a0/U354/Y (XNOR2X8M)                                     0.44      0.28       2.78 r
  p0/c0mmu/a0/n319 (net)                        1         0.04                0.00       2.78 r
  p0/c0mmu/a0/U353/Y (NAND2X12M)                                    0.18      0.19       2.96 f
  p0/c0mmu/a0/n317 (net)                        1         0.04                0.00       2.96 f
  p0/c0mmu/a0/U352/Y (NAND4X12M)                                    0.17      0.16       3.12 r
  p0/c0mmu/a0/n299 (net)                        1         0.04                0.00       3.12 r
  p0/c0mmu/a0/U360/Y (OR3X12M)                                      0.16      0.23       3.35 r
  p0/c0mmu/a0/n322 (net)                        1         0.05                0.00       3.35 r
  p0/c0mmu/a0/U359/Y (CLKINVX40M)                                   0.09      0.11       3.46 f
  p0/c0mmu/a0/n952 (net)                        2         0.08                0.00       3.46 f
  p0/c0mmu/a0/U649/Y (NAND2X12M)                                    0.14      0.10       3.55 r
  p0/c0mmu/a0/n616 (net)                        1         0.03                0.00       3.55 r
  p0/c0mmu/a0/U653/Y (OA22X8M)                                      0.16      0.23       3.78 r
  p0/c0mmu/a0/n612 (net)                        1         0.03                0.00       3.78 r
  p0/c0mmu/a0/U654/Y (AND3X12M)                                     0.21      0.25       4.03 r
  p0/c0mmu/a0/n954 (net)                        2         0.07                0.00       4.03 r
  p0/c0mmu/a0/U782/Y (AND4X12M)                                     0.13      0.23       4.26 r
  p0/c0mmu/a0/n655 (net)                        1         0.03                0.00       4.26 r
  p0/c0mmu/a0/U786/Y (AO21X8M)                                      0.17      0.21       4.47 r
  p0/c0mmu/a0/n653 (net)                        1         0.04                0.00       4.47 r
  p0/c0mmu/a0/U788/Y (NAND3X12M)                                    0.21      0.17       4.64 f
  p0/c0mmu/a0/n648 (net)                        1         0.04                0.00       4.64 f
  p0/c0mmu/a0/U789/Y (OR3X12M)                                      0.12      0.23       4.87 f
  p0/c0mmu/a0/n647 (net)                        1         0.05                0.00       4.87 f
  p0/c0mmu/a0/U790/Y (CLKINVX40M)                                   0.10      0.09       4.96 r
  p0/c0mmu/a0/n1638 (net)                       3         0.10                0.00       4.96 r
  p0/c0mmu/a0/U1554/Y (AND2X12M)                                    0.13      0.16       5.12 r
  p0/c0mmu/a0/n950 (net)                        1         0.04                0.00       5.12 r
  p0/c0mmu/a0/U1552/Y (CLKBUFX40M)                                  0.21      0.22       5.34 r
  p0/c0mmu/a0/ahbo_HADDR__1_ (net)              1         0.23                0.00       5.34 r
  p0/c0mmu/a0/ahbo_HADDR__1_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       5.34 r
  ahbo_HADDR__1_ (net)                                    0.23                0.00       5.34 r
  ahbo_HADDR__1_ (out)                                              0.21      0.00       5.34 r
  data arrival time                                                                      5.34

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -5.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -2.99


  Startpoint: ahbso[3472]
              (input port clocked by clk)
  Endpoint: ahbo_HSIZE__1_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.50       2.50 r
  ahbso[3472] (in)                                                  0.30      0.00       2.50 r
  ahbso[3472] (net)                             1         0.04                0.00       2.50 r
  p0/c0mmu/a0/ahbso[3472] (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.50 r
  p0/c0mmu/a0/ahbso[3472] (net)                           0.04                0.00       2.50 r
  p0/c0mmu/a0/U1739/Y (CLKXOR2X16M)                                 0.12      0.32       2.82 f
  p0/c0mmu/a0/n2896 (net)                       1         0.04                0.00       2.82 f
  p0/c0mmu/a0/U2482/Y (NAND2X8M)                                    0.19      0.13       2.95 r
  p0/c0mmu/a0/n2897 (net)                       1         0.03                0.00       2.95 r
  p0/c0mmu/a0/U2481/Y (AND4X12M)                                    0.13      0.25       3.20 r
  p0/c0mmu/a0/n2914 (net)                       1         0.03                0.00       3.20 r
  p0/c0mmu/a0/U52/Y (AND3X12M)                                      0.26      0.27       3.47 r
  p0/c0mmu/a0/n12 (net)                         2         0.09                0.00       3.47 r
  p0/c0mmu/a0/U53/Y (CLKINVX40M)                                    0.11      0.13       3.60 f
  p0/c0mmu/a0/n3077 (net)                       2         0.07                0.00       3.60 f
  p0/c0mmu/a0/U444/Y (NAND2BX12M)                                   0.15      0.18       3.78 f
  p0/c0mmu/a0/n387 (net)                        1         0.04                0.00       3.78 f
  p0/c0mmu/a0/U468/Y (NAND4X12M)                                    0.16      0.14       3.92 r
  p0/c0mmu/a0/n357 (net)                        1         0.04                0.00       3.92 r
  p0/c0mmu/a0/U474/Y (OR4X12M)                                      0.12      0.19       4.11 r
  p0/c0mmu/a0/n427 (net)                        1         0.04                0.00       4.11 r
  p0/c0mmu/a0/U476/Y (OR2X12M)                                      0.22      0.22       4.33 r
  p0/c0mmu/a0/n588 (net)                        2         0.07                0.00       4.33 r
  p0/c0mmu/a0/U622/Y (CLKINVX8M)                                    0.20      0.19       4.52 f
  p0/c0mmu/a0/n1895 (net)                       1         0.04                0.00       4.52 f
  p0/c0mmu/a0/U1503/Y (NAND2X12M)                                   0.14      0.14       4.65 r
  p0/c0mmu/a0/n718 (net)                        1         0.03                0.00       4.65 r
  p0/c0mmu/a0/U1502/Y (AO21X8M)                                     0.15      0.20       4.85 r
  p0/c0mmu/a0/n1999 (net)                       1         0.03                0.00       4.85 r
  p0/c0mmu/a0/U3234/Y (OA21X8M)                                     0.17      0.21       5.06 r
  p0/c0mmu/a0/n1994 (net)                       1         0.04                0.00       5.06 r
  p0/c0mmu/a0/U1514/Y (BUFX24M)                                     0.36      0.28       5.34 r
  p0/c0mmu/a0/ahbo_HSIZE__1_ (net)              1         0.23                0.00       5.34 r
  p0/c0mmu/a0/ahbo_HSIZE__1_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       5.34 r
  ahbo_HSIZE__1_ (net)                                    0.23                0.00       5.34 r
  ahbo_HSIZE__1_ (out)                                              0.36      0.00       5.34 r
  data arrival time                                                                      5.34

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -5.34
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -2.99


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HBUSREQ_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.19      0.58       0.58 f
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.58 f
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.10      0.18       0.76 f
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.76 f
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.23      0.25       1.01 f
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.01 f
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.32      0.24       1.25 r
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.25 r
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.16      0.25       1.50 r
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.50 r
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.31      0.28       1.78 r
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.78 r
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.21      0.25       2.03 r
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.03 r
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.47      0.33       2.36 f
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.36 f
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.10      0.26       2.62 f
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.62 f
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.20      0.14       2.76 r
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.76 r
  p0/c0mmu/a0/U814/Y (BUFX24M)                                      0.28      0.25       3.01 r
  p0/c0mmu/a0/n2077 (net)                       5         0.18                0.00       3.01 r
  p0/c0mmu/a0/U694/Y (INVX12M)                                      0.22      0.21       3.22 f
  p0/c0mmu/a0/n2073 (net)                       4         0.14                0.00       3.22 f
  p0/c0mmu/a0/U1549/Y (OR2X12M)                                     0.17      0.25       3.47 f
  p0/c0mmu/a0/n3167 (net)                       3         0.10                0.00       3.47 f
  p0/c0mmu/a0/U661/Y (NAND2X12M)                                    0.23      0.17       3.65 r
  p0/c0mmu/a0/n2003 (net)                       2         0.07                0.00       3.65 r
  p0/c0mmu/a0/U792/Y (NAND2X8M)                                     0.18      0.16       3.81 f
  p0/c0mmu/a0/n2004 (net)                       1         0.04                0.00       3.81 f
  p0/c0mmu/a0/U1870/Y (AOI21X8M)                                    0.38      0.28       4.09 r
  p0/c0mmu/a0/ahbo_HBUSREQ_ (net)               1         0.04                0.00       4.09 r
  p0/c0mmu/a0/ahbo_HBUSREQ_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       4.09 r
  n10764 (net)                                            0.04                0.00       4.09 r
  U926/Y (BUFX20M)                                                  0.42      0.36       4.45 r
  ahbo_HBUSREQ_ (net)                           1         0.23                0.00       4.45 r
  ahbo_HBUSREQ_ (out)                                               0.42      0.00       4.45 r
  data arrival time                                                                      4.45

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.45
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -2.10


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__2_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.14      0.27       2.76 r
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.76 r
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.11      0.11       2.87 f
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.87 f
  p0/c0mmu/a0/U814/Y (BUFX24M)                                      0.15      0.19       3.06 f
  p0/c0mmu/a0/n2077 (net)                       5         0.18                0.00       3.06 f
  p0/c0mmu/a0/U694/Y (INVX12M)                                      0.39      0.26       3.32 r
  p0/c0mmu/a0/n2073 (net)                       4         0.14                0.00       3.32 r
  p0/c0mmu/a0/U1549/Y (OR2X12M)                                     0.30      0.32       3.63 r
  p0/c0mmu/a0/n3167 (net)                       3         0.10                0.00       3.63 r
  p0/c0mmu/a0/U853/Y (OR2X6M)                                       0.22      0.25       3.88 r
  p0/c0mmu/a0/n3094 (net)                       1         0.04                0.00       3.88 r
  p0/c0mmu/a0/U754/Y (NAND2X12M)                                    0.13      0.13       4.02 f
  p0/c0mmu/a0/n3258 (net)                       1         0.04                0.00       4.02 f
  p0/c0mmu/a0/U669/Y (BUFX20M)                                      0.23      0.24       4.25 f
  p0/c0mmu/a0/ahbo_HADDR__2_ (net)              1         0.23                0.00       4.25 f
  p0/c0mmu/a0/ahbo_HADDR__2_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       4.25 f
  ahbo_HADDR__2_ (net)                                    0.23                0.00       4.25 f
  ahbo_HADDR__2_ (out)                                              0.23      0.00       4.25 f
  data arrival time                                                                      4.25

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.25
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.90


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HBURST__0_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.14      0.27       2.76 r
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.76 r
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.11      0.11       2.87 f
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.87 f
  p0/c0mmu/a0/U814/Y (BUFX24M)                                      0.15      0.19       3.06 f
  p0/c0mmu/a0/n2077 (net)                       5         0.18                0.00       3.06 f
  p0/c0mmu/a0/U694/Y (INVX12M)                                      0.39      0.26       3.32 r
  p0/c0mmu/a0/n2073 (net)                       4         0.14                0.00       3.32 r
  p0/c0mmu/a0/U1549/Y (OR2X12M)                                     0.30      0.32       3.63 r
  p0/c0mmu/a0/n3167 (net)                       3         0.10                0.00       3.63 r
  p0/c0mmu/a0/U661/Y (NAND2X12M)                                    0.22      0.21       3.84 f
  p0/c0mmu/a0/n2003 (net)                       2         0.07                0.00       3.84 f
  p0/c0mmu/a0/U758/Y (CLKBUFX20M)                                   0.47      0.40       4.24 f
  p0/c0mmu/a0/ahbo_HBURST__0_ (net)             1         0.23                0.00       4.24 f
  p0/c0mmu/a0/ahbo_HBURST__0_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       4.24 f
  ahbo_HBURST__0_ (net)                                   0.23                0.00       4.24 f
  ahbo_HBURST__0_ (out)                                             0.47      0.00       4.24 f
  data arrival time                                                                      4.24

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.24
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.89


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__3_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.25      0.30       2.79 r
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.79 r
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.15      0.16       2.95 f
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.95 f
  p0/c0mmu/a0/U815/Y (BUFX24M)                                      0.14      0.19       3.14 f
  p0/c0mmu/a0/n2098 (net)                       4         0.16                0.00       3.14 f
  p0/c0mmu/a0/U855/Y (INVX20M)                                      0.23      0.17       3.32 r
  p0/c0mmu/a0/n2090 (net)                       4         0.13                0.00       3.32 r
  p0/c0mmu/a0/U1539/Y (OR2X12M)                                     0.29      0.28       3.59 r
  p0/c0mmu/a0/n3187 (net)                       3         0.10                0.00       3.59 r
  p0/c0mmu/a0/U919/Y (NAND2BX8M)                                    0.22      0.23       3.82 r
  p0/c0mmu/a0/n3103 (net)                       1         0.04                0.00       3.82 r
  p0/c0mmu/a0/U755/Y (NAND2X12M)                                    0.13      0.13       3.95 f
  p0/c0mmu/a0/n3257 (net)                       1         0.04                0.00       3.95 f
  p0/c0mmu/a0/U670/Y (BUFX20M)                                      0.23      0.23       4.19 f
  p0/c0mmu/a0/ahbo_HADDR__3_ (net)              1         0.23                0.00       4.19 f
  p0/c0mmu/a0/ahbo_HADDR__3_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       4.19 f
  ahbo_HADDR__3_ (net)                                    0.23                0.00       4.19 f
  ahbo_HADDR__3_ (out)                                              0.23      0.00       4.19 f
  data arrival time                                                                      4.19

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.19
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.84


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__27_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.14      0.27       2.76 r
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.76 r
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.11      0.11       2.87 f
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.87 f
  p0/c0mmu/a0/U814/Y (BUFX24M)                                      0.15      0.19       3.06 f
  p0/c0mmu/a0/n2077 (net)                       5         0.18                0.00       3.06 f
  p0/c0mmu/a0/U694/Y (INVX12M)                                      0.39      0.26       3.32 r
  p0/c0mmu/a0/n2073 (net)                       4         0.14                0.00       3.32 r
  p0/c0mmu/a0/U802/Y (OR2X4M)                                       0.30      0.32       3.64 r
  p0/c0mmu/a0/n3158 (net)                       1         0.04                0.00       3.64 r
  p0/c0mmu/a0/U681/Y (NAND2X8M)                                     0.19      0.19       3.83 f
  p0/c0mmu/a0/ahbo_HADDR__27_ (net)             1         0.04                0.00       3.83 f
  p0/c0mmu/a0/U680/Y (CLKINVX16M)                                   0.11      0.11       3.94 r
  p0/c0mmu/a0/ahbo_HADDR__27__BAR (net)         1         0.04                0.00       3.94 r
  p0/c0mmu/a0/ahbo_HADDR__27__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.94 r
  n10770 (net)                                            0.04                0.00       3.94 r
  U1050/Y (INVX16M)                                                 0.26      0.19       4.12 f
  ahbo_HADDR__27_ (net)                         1         0.23                0.00       4.12 f
  ahbo_HADDR__27_ (out)                                             0.26      0.00       4.12 f
  data arrival time                                                                      4.12

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.12
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.77


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HTRANS__0_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.14      0.27       2.76 r
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.76 r
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.11      0.11       2.87 f
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.87 f
  p0/c0mmu/a0/U814/Y (BUFX24M)                                      0.15      0.19       3.06 f
  p0/c0mmu/a0/n2077 (net)                       5         0.18                0.00       3.06 f
  p0/c0mmu/a0/U694/Y (INVX12M)                                      0.39      0.26       3.32 r
  p0/c0mmu/a0/n2073 (net)                       4         0.14                0.00       3.32 r
  p0/c0mmu/a0/U1549/Y (OR2X12M)                                     0.30      0.32       3.63 r
  p0/c0mmu/a0/n3167 (net)                       3         0.10                0.00       3.63 r
  p0/c0mmu/a0/U852/Y (AND2X8M)                                      0.19      0.24       3.88 r
  p0/c0mmu/a0/ahbo_HTRANS__0__BAR (net)         1         0.04                0.00       3.88 r
  p0/c0mmu/a0/ahbo_HTRANS__0__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.88 r
  n10766 (net)                                            0.04                0.00       3.88 r
  U1054/Y (INVX16M)                                                 0.26      0.21       4.09 f
  ahbo_HTRANS__0_ (net)                         1         0.23                0.00       4.09 f
  ahbo_HTRANS__0_ (out)                                             0.26      0.00       4.09 f
  data arrival time                                                                      4.09

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.09
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.74


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__25_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.19      0.58       0.58 f
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.58 f
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.10      0.18       0.76 f
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.76 f
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.23      0.25       1.01 f
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.01 f
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.32      0.24       1.25 r
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.25 r
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.16      0.25       1.50 r
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.50 r
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.31      0.28       1.78 r
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.78 r
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.21      0.25       2.03 r
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.03 r
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.47      0.33       2.36 f
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.36 f
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.16      0.30       2.66 f
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.66 f
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.26      0.19       2.85 r
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.85 r
  p0/c0mmu/a0/U815/Y (BUFX24M)                                      0.26      0.25       3.10 r
  p0/c0mmu/a0/n2098 (net)                       4         0.16                0.00       3.10 r
  p0/c0mmu/a0/U856/Y (INVX20M)                                      0.18      0.19       3.28 f
  p0/c0mmu/a0/n2092 (net)                       6         0.19                0.00       3.28 f
  p0/c0mmu/a0/U994/Y (NAND2BX8M)                                    0.19      0.22       3.50 f
  p0/c0mmu/a0/n3152 (net)                       1         0.04                0.00       3.50 f
  p0/c0mmu/a0/U679/Y (NAND2X12M)                                    0.15      0.14       3.65 r
  p0/c0mmu/a0/ahbo_HADDR__25_ (net)             1         0.04                0.00       3.65 r
  p0/c0mmu/a0/U678/Y (CLKINVX16M)                                   0.11      0.12       3.76 f
  p0/c0mmu/a0/ahbo_HADDR__25__BAR (net)         1         0.04                0.00       3.76 f
  p0/c0mmu/a0/ahbo_HADDR__25__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.76 f
  n10772 (net)                                            0.04                0.00       3.76 f
  U1048/Y (INVX16M)                                                 0.50      0.30       4.06 r
  ahbo_HADDR__25_ (net)                         1         0.23                0.00       4.06 r
  ahbo_HADDR__25_ (out)                                             0.50      0.00       4.06 r
  data arrival time                                                                      4.06

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.06
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.71


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__28_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.19      0.58       0.58 f
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.58 f
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.10      0.18       0.76 f
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.76 f
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.23      0.25       1.01 f
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.01 f
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.32      0.24       1.25 r
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.25 r
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.16      0.25       1.50 r
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.50 r
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.31      0.28       1.78 r
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.78 r
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.21      0.25       2.03 r
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.03 r
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.47      0.33       2.36 f
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.36 f
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.16      0.30       2.66 f
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.66 f
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.26      0.19       2.85 r
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.85 r
  p0/c0mmu/a0/U815/Y (BUFX24M)                                      0.26      0.25       3.10 r
  p0/c0mmu/a0/n2098 (net)                       4         0.16                0.00       3.10 r
  p0/c0mmu/a0/U858/Y (INVX20M)                                      0.18      0.19       3.28 f
  p0/c0mmu/a0/n2091 (net)                       6         0.19                0.00       3.28 f
  p0/c0mmu/a0/U995/Y (NAND2BX8M)                                    0.18      0.22       3.50 f
  p0/c0mmu/a0/n3159 (net)                       1         0.04                0.00       3.50 f
  p0/c0mmu/a0/U683/Y (NAND2X12M)                                    0.15      0.14       3.64 r
  p0/c0mmu/a0/ahbo_HADDR__28_ (net)             1         0.04                0.00       3.64 r
  p0/c0mmu/a0/U682/Y (CLKINVX16M)                                   0.11      0.12       3.76 f
  p0/c0mmu/a0/ahbo_HADDR__28__BAR (net)         1         0.04                0.00       3.76 f
  p0/c0mmu/a0/ahbo_HADDR__28__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.76 f
  n10769 (net)                                            0.04                0.00       3.76 f
  U1051/Y (INVX16M)                                                 0.50      0.30       4.06 r
  ahbo_HADDR__28_ (net)                         1         0.23                0.00       4.06 r
  ahbo_HADDR__28_ (out)                                             0.50      0.00       4.06 r
  data arrival time                                                                      4.06

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.06
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.71


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HLOCK_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.14      0.27       2.76 r
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.76 r
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.11      0.11       2.87 f
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.87 f
  p0/c0mmu/a0/U812/Y (BUFX24M)                                      0.15      0.19       3.06 f
  p0/c0mmu/a0/n659 (net)                        4         0.18                0.00       3.06 f
  p0/c0mmu/a0/U1418/Y (INVX20M)                                     0.18      0.15       3.21 r
  p0/c0mmu/a0/n2072 (net)                       3         0.10                0.00       3.21 r
  p0/c0mmu/a0/U854/Y (NAND2X8M)                                     0.21      0.16       3.36 f
  p0/c0mmu/a0/n3173 (net)                       1         0.04                0.00       3.36 f
  p0/c0mmu/a0/U1445/Y (NAND2X12M)                                   0.24      0.18       3.55 r
  p0/c0mmu/a0/n3202 (net)                       2         0.07                0.00       3.55 r
  p0/c0mmu/a0/U791/Y (INVX8M)                                       0.11      0.13       3.67 f
  p0/c0mmu/a0/n3174 (net)                       1         0.03                0.00       3.67 f
  p0/c0mmu/a0/U766/Y (AND2X12M)                                     0.08      0.16       3.83 f
  p0/c0mmu/a0/n3253 (net)                       1         0.04                0.00       3.83 f
  p0/c0mmu/a0/U765/Y (CLKBUFX40M)                                   0.24      0.23       4.06 f
  p0/c0mmu/a0/ahbo_HLOCK_ (net)                 1         0.23                0.00       4.06 f
  p0/c0mmu/a0/ahbo_HLOCK_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       4.06 f
  ahbo_HLOCK_ (net)                                       0.23                0.00       4.06 f
  ahbo_HLOCK_ (out)                                                 0.24      0.00       4.06 f
  data arrival time                                                                      4.06

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.06
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.71


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__10_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.25      0.30       2.79 r
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.79 r
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.15      0.16       2.95 f
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.95 f
  p0/c0mmu/a0/U816/Y (BUFX20M)                                      0.10      0.17       3.12 f
  p0/c0mmu/a0/n2096 (net)                       2         0.09                0.00       3.12 f
  p0/c0mmu/a0/U857/Y (INVX20M)                                      0.34      0.22       3.34 r
  p0/c0mmu/a0/n2094 (net)                       6         0.19                0.00       3.34 r
  p0/c0mmu/a0/U1093/Y (NAND2BX8M)                                   0.21      0.24       3.58 r
  p0/c0mmu/a0/n3122 (net)                       1         0.04                0.00       3.58 r
  p0/c0mmu/a0/U773/Y (CLKNAND2X16M)                                 0.17      0.17       3.75 f
  p0/c0mmu/a0/n3240 (net)                       1         0.04                0.00       3.75 f
  p0/c0mmu/a0/U748/Y (INVX20M)                                      0.10      0.10       3.85 r
  p0/c0mmu/a0/ahbo_HADDR__10__BAR (net)         1         0.04                0.00       3.85 r
  p0/c0mmu/a0/ahbo_HADDR__10__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.85 r
  n10781 (net)                                            0.04                0.00       3.85 r
  U1039/Y (INVX16M)                                                 0.26      0.18       4.03 f
  ahbo_HADDR__10_ (net)                         1         0.23                0.00       4.03 f
  ahbo_HADDR__10_ (out)                                             0.26      0.00       4.03 f
  data arrival time                                                                      4.03

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.03
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.68


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__8_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.25      0.30       2.79 r
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.79 r
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.15      0.16       2.95 f
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.95 f
  p0/c0mmu/a0/U816/Y (BUFX20M)                                      0.10      0.17       3.12 f
  p0/c0mmu/a0/n2096 (net)                       2         0.09                0.00       3.12 f
  p0/c0mmu/a0/U857/Y (INVX20M)                                      0.34      0.22       3.34 r
  p0/c0mmu/a0/n2094 (net)                       6         0.19                0.00       3.34 r
  p0/c0mmu/a0/U1096/Y (NAND2BX8M)                                   0.21      0.24       3.58 r
  p0/c0mmu/a0/n3118 (net)                       1         0.04                0.00       3.58 r
  p0/c0mmu/a0/U768/Y (CLKNAND2X16M)                                 0.17      0.17       3.75 f
  p0/c0mmu/a0/n3238 (net)                       1         0.04                0.00       3.75 f
  p0/c0mmu/a0/U744/Y (INVX20M)                                      0.10      0.10       3.85 r
  p0/c0mmu/a0/ahbo_HADDR__8__BAR (net)          1         0.04                0.00       3.85 r
  p0/c0mmu/a0/ahbo_HADDR__8__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.85 r
  n10783 (net)                                            0.04                0.00       3.85 r
  U1037/Y (INVX16M)                                                 0.26      0.18       4.03 f
  ahbo_HADDR__8_ (net)                          1         0.23                0.00       4.03 f
  ahbo_HADDR__8_ (out)                                              0.26      0.00       4.03 f
  data arrival time                                                                      4.03

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.03
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.68


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__9_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.25      0.30       2.79 r
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.79 r
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.15      0.16       2.95 f
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.95 f
  p0/c0mmu/a0/U816/Y (BUFX20M)                                      0.10      0.17       3.12 f
  p0/c0mmu/a0/n2096 (net)                       2         0.09                0.00       3.12 f
  p0/c0mmu/a0/U857/Y (INVX20M)                                      0.34      0.22       3.34 r
  p0/c0mmu/a0/n2094 (net)                       6         0.19                0.00       3.34 r
  p0/c0mmu/a0/U1087/Y (NAND2BX8M)                                   0.21      0.24       3.58 r
  p0/c0mmu/a0/n3120 (net)                       1         0.04                0.00       3.58 r
  p0/c0mmu/a0/U775/Y (CLKNAND2X16M)                                 0.17      0.17       3.75 f
  p0/c0mmu/a0/n3239 (net)                       1         0.04                0.00       3.75 f
  p0/c0mmu/a0/U750/Y (INVX20M)                                      0.10      0.10       3.85 r
  p0/c0mmu/a0/ahbo_HADDR__9__BAR (net)          1         0.04                0.00       3.85 r
  p0/c0mmu/a0/ahbo_HADDR__9__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.85 r
  n10782 (net)                                            0.04                0.00       3.85 r
  U1038/Y (INVX16M)                                                 0.26      0.18       4.03 f
  ahbo_HADDR__9_ (net)                          1         0.23                0.00       4.03 f
  ahbo_HADDR__9_ (out)                                              0.26      0.00       4.03 f
  data arrival time                                                                      4.03

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.03
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.68


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__7_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.25      0.30       2.79 r
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.79 r
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.15      0.16       2.95 f
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.95 f
  p0/c0mmu/a0/U816/Y (BUFX20M)                                      0.10      0.17       3.12 f
  p0/c0mmu/a0/n2096 (net)                       2         0.09                0.00       3.12 f
  p0/c0mmu/a0/U857/Y (INVX20M)                                      0.34      0.22       3.34 r
  p0/c0mmu/a0/n2094 (net)                       6         0.19                0.00       3.34 r
  p0/c0mmu/a0/U1091/Y (NAND2BX8M)                                   0.21      0.24       3.58 r
  p0/c0mmu/a0/n3116 (net)                       1         0.04                0.00       3.58 r
  p0/c0mmu/a0/U769/Y (CLKNAND2X16M)                                 0.16      0.16       3.74 f
  p0/c0mmu/a0/n3237 (net)                       1         0.04                0.00       3.74 f
  p0/c0mmu/a0/U671/Y (CLKINVX16M)                                   0.10      0.10       3.85 r
  p0/c0mmu/a0/ahbo_HADDR__7__BAR (net)          1         0.04                0.00       3.85 r
  p0/c0mmu/a0/ahbo_HADDR__7__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.85 r
  n10784 (net)                                            0.04                0.00       3.85 r
  U1036/Y (INVX16M)                                                 0.26      0.18       4.03 f
  ahbo_HADDR__7_ (net)                          1         0.23                0.00       4.03 f
  ahbo_HADDR__7_ (out)                                              0.26      0.00       4.03 f
  data arrival time                                                                      4.03

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.03
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.68


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__20_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.25      0.30       2.79 r
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.79 r
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.15      0.16       2.95 f
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.95 f
  p0/c0mmu/a0/U815/Y (BUFX24M)                                      0.14      0.19       3.14 f
  p0/c0mmu/a0/n2098 (net)                       4         0.16                0.00       3.14 f
  p0/c0mmu/a0/U858/Y (INVX20M)                                      0.34      0.23       3.37 r
  p0/c0mmu/a0/n2091 (net)                       6         0.19                0.00       3.37 r
  p0/c0mmu/a0/U1080/Y (NAND2BX8M)                                   0.19      0.23       3.60 r
  p0/c0mmu/a0/n3142 (net)                       1         0.04                0.00       3.60 r
  p0/c0mmu/a0/U666/Y (NAND2X8M)                                     0.18      0.16       3.76 f
  p0/c0mmu/a0/n3256 (net)                       1         0.04                0.00       3.76 f
  p0/c0mmu/a0/U676/Y (BUFX20M)                                      0.23      0.25       4.02 f
  p0/c0mmu/a0/ahbo_HADDR__20_ (net)             1         0.23                0.00       4.02 f
  p0/c0mmu/a0/ahbo_HADDR__20_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       4.02 f
  ahbo_HADDR__20_ (net)                                   0.23                0.00       4.02 f
  ahbo_HADDR__20_ (out)                                             0.23      0.00       4.02 f
  data arrival time                                                                      4.02

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.02
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.67


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__22_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.25      0.30       2.79 r
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.79 r
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.15      0.16       2.95 f
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.95 f
  p0/c0mmu/a0/U815/Y (BUFX24M)                                      0.14      0.19       3.14 f
  p0/c0mmu/a0/n2098 (net)                       4         0.16                0.00       3.14 f
  p0/c0mmu/a0/U858/Y (INVX20M)                                      0.34      0.23       3.37 r
  p0/c0mmu/a0/n2091 (net)                       6         0.19                0.00       3.37 r
  p0/c0mmu/a0/U1078/Y (NAND2BX8M)                                   0.19      0.23       3.60 r
  p0/c0mmu/a0/n3146 (net)                       1         0.04                0.00       3.60 r
  p0/c0mmu/a0/U667/Y (NAND2X8M)                                     0.18      0.16       3.76 f
  p0/c0mmu/a0/n3255 (net)                       1         0.04                0.00       3.76 f
  p0/c0mmu/a0/U677/Y (BUFX20M)                                      0.23      0.25       4.02 f
  p0/c0mmu/a0/ahbo_HADDR__22_ (net)             1         0.23                0.00       4.02 f
  p0/c0mmu/a0/ahbo_HADDR__22_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       4.02 f
  ahbo_HADDR__22_ (net)                                   0.23                0.00       4.02 f
  ahbo_HADDR__22_ (out)                                             0.23      0.00       4.02 f
  data arrival time                                                                      4.02

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.02
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.67


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__31_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.25      0.30       2.79 r
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.79 r
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.15      0.16       2.95 f
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.95 f
  p0/c0mmu/a0/U815/Y (BUFX24M)                                      0.14      0.19       3.14 f
  p0/c0mmu/a0/n2098 (net)                       4         0.16                0.00       3.14 f
  p0/c0mmu/a0/U856/Y (INVX20M)                                      0.34      0.23       3.37 r
  p0/c0mmu/a0/n2092 (net)                       6         0.19                0.00       3.37 r
  p0/c0mmu/a0/U1069/Y (NAND2BX8M)                                   0.19      0.23       3.60 r
  p0/c0mmu/a0/n3165 (net)                       1         0.04                0.00       3.60 r
  p0/c0mmu/a0/U668/Y (NAND2X8M)                                     0.18      0.16       3.76 f
  p0/c0mmu/a0/n3254 (net)                       1         0.04                0.00       3.76 f
  p0/c0mmu/a0/U684/Y (BUFX20M)                                      0.23      0.25       4.01 f
  p0/c0mmu/a0/ahbo_HADDR__31_ (net)             1         0.23                0.00       4.01 f
  p0/c0mmu/a0/ahbo_HADDR__31_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       4.01 f
  ahbo_HADDR__31_ (net)                                   0.23                0.00       4.01 f
  ahbo_HADDR__31_ (out)                                             0.23      0.00       4.01 f
  data arrival time                                                                      4.01

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.01
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.66


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__19_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.25      0.30       2.79 r
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.79 r
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.15      0.16       2.95 f
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.95 f
  p0/c0mmu/a0/U815/Y (BUFX24M)                                      0.14      0.19       3.14 f
  p0/c0mmu/a0/n2098 (net)                       4         0.16                0.00       3.14 f
  p0/c0mmu/a0/U856/Y (INVX20M)                                      0.34      0.23       3.37 r
  p0/c0mmu/a0/n2092 (net)                       6         0.19                0.00       3.37 r
  p0/c0mmu/a0/U998/Y (NAND2BX8M)                                    0.19      0.23       3.60 r
  p0/c0mmu/a0/n3140 (net)                       1         0.04                0.00       3.60 r
  p0/c0mmu/a0/U665/Y (NAND2X8M)                                     0.17      0.16       3.76 f
  p0/c0mmu/a0/n3249 (net)                       1         0.04                0.00       3.76 f
  p0/c0mmu/a0/U675/Y (BUFX20M)                                      0.23      0.25       4.01 f
  p0/c0mmu/a0/ahbo_HADDR__19_ (net)             1         0.23                0.00       4.01 f
  p0/c0mmu/a0/ahbo_HADDR__19_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       4.01 f
  ahbo_HADDR__19_ (net)                                   0.23                0.00       4.01 f
  ahbo_HADDR__19_ (out)                                             0.23      0.00       4.01 f
  data arrival time                                                                      4.01

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.01
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.66


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__18_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.25      0.30       2.79 r
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.79 r
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.15      0.16       2.95 f
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.95 f
  p0/c0mmu/a0/U815/Y (BUFX24M)                                      0.14      0.19       3.14 f
  p0/c0mmu/a0/n2098 (net)                       4         0.16                0.00       3.14 f
  p0/c0mmu/a0/U856/Y (INVX20M)                                      0.34      0.23       3.37 r
  p0/c0mmu/a0/n2092 (net)                       6         0.19                0.00       3.37 r
  p0/c0mmu/a0/U999/Y (NAND2BX8M)                                    0.19      0.23       3.60 r
  p0/c0mmu/a0/n3138 (net)                       1         0.04                0.00       3.60 r
  p0/c0mmu/a0/U664/Y (NAND2X8M)                                     0.17      0.16       3.76 f
  p0/c0mmu/a0/n3248 (net)                       1         0.04                0.00       3.76 f
  p0/c0mmu/a0/U674/Y (BUFX20M)                                      0.23      0.25       4.01 f
  p0/c0mmu/a0/ahbo_HADDR__18_ (net)             1         0.23                0.00       4.01 f
  p0/c0mmu/a0/ahbo_HADDR__18_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       4.01 f
  ahbo_HADDR__18_ (net)                                   0.23                0.00       4.01 f
  ahbo_HADDR__18_ (out)                                             0.23      0.00       4.01 f
  data arrival time                                                                      4.01

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.01
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.66


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__16_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.25      0.30       2.79 r
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.79 r
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.15      0.16       2.95 f
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.95 f
  p0/c0mmu/a0/U815/Y (BUFX24M)                                      0.14      0.19       3.14 f
  p0/c0mmu/a0/n2098 (net)                       4         0.16                0.00       3.14 f
  p0/c0mmu/a0/U856/Y (INVX20M)                                      0.34      0.23       3.37 r
  p0/c0mmu/a0/n2092 (net)                       6         0.19                0.00       3.37 r
  p0/c0mmu/a0/U1075/Y (NAND2BX8M)                                   0.19      0.23       3.60 r
  p0/c0mmu/a0/n3134 (net)                       1         0.04                0.00       3.60 r
  p0/c0mmu/a0/U662/Y (NAND2X8M)                                     0.17      0.16       3.76 f
  p0/c0mmu/a0/n3246 (net)                       1         0.04                0.00       3.76 f
  p0/c0mmu/a0/U672/Y (BUFX20M)                                      0.23      0.25       4.01 f
  p0/c0mmu/a0/ahbo_HADDR__16_ (net)             1         0.23                0.00       4.01 f
  p0/c0mmu/a0/ahbo_HADDR__16_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       4.01 f
  ahbo_HADDR__16_ (net)                                   0.23                0.00       4.01 f
  ahbo_HADDR__16_ (out)                                             0.23      0.00       4.01 f
  data arrival time                                                                      4.01

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.01
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.66


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__17_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.25      0.30       2.79 r
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.79 r
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.15      0.16       2.95 f
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.95 f
  p0/c0mmu/a0/U815/Y (BUFX24M)                                      0.14      0.19       3.14 f
  p0/c0mmu/a0/n2098 (net)                       4         0.16                0.00       3.14 f
  p0/c0mmu/a0/U856/Y (INVX20M)                                      0.34      0.23       3.37 r
  p0/c0mmu/a0/n2092 (net)                       6         0.19                0.00       3.37 r
  p0/c0mmu/a0/U1073/Y (NAND2BX8M)                                   0.19      0.23       3.60 r
  p0/c0mmu/a0/n3136 (net)                       1         0.04                0.00       3.60 r
  p0/c0mmu/a0/U663/Y (NAND2X8M)                                     0.17      0.16       3.76 f
  p0/c0mmu/a0/n3247 (net)                       1         0.04                0.00       3.76 f
  p0/c0mmu/a0/U673/Y (BUFX20M)                                      0.23      0.25       4.01 f
  p0/c0mmu/a0/ahbo_HADDR__17_ (net)             1         0.23                0.00       4.01 f
  p0/c0mmu/a0/ahbo_HADDR__17_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       4.01 f
  ahbo_HADDR__17_ (net)                                   0.23                0.00       4.01 f
  ahbo_HADDR__17_ (out)                                             0.23      0.00       4.01 f
  data arrival time                                                                      4.01

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.01
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.66


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__29_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.14      0.27       2.76 r
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.76 r
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.11      0.11       2.87 f
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.87 f
  p0/c0mmu/a0/U812/Y (BUFX24M)                                      0.15      0.19       3.06 f
  p0/c0mmu/a0/n659 (net)                        4         0.18                0.00       3.06 f
  p0/c0mmu/a0/U808/Y (CLKINVX32M)                                   0.21      0.16       3.22 r
  p0/c0mmu/a0/n660 (net)                        6         0.19                0.00       3.22 r
  p0/c0mmu/a0/U804/Y (OR2X4M)                                       0.34      0.30       3.52 r
  p0/c0mmu/a0/n3162 (net)                       1         0.04                0.00       3.52 r
  p0/c0mmu/a0/U767/Y (CLKNAND2X16M)                                 0.19      0.20       3.72 f
  p0/c0mmu/a0/ahbo_HADDR__29_ (net)             1         0.04                0.00       3.72 f
  p0/c0mmu/a0/U743/Y (INVX20M)                                      0.10      0.11       3.83 r
  p0/c0mmu/a0/ahbo_HADDR__29__BAR (net)         1         0.04                0.00       3.83 r
  p0/c0mmu/a0/ahbo_HADDR__29__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.83 r
  n10768 (net)                                            0.04                0.00       3.83 r
  U1052/Y (INVX16M)                                                 0.26      0.18       4.01 f
  ahbo_HADDR__29_ (net)                         1         0.23                0.00       4.01 f
  ahbo_HADDR__29_ (out)                                             0.26      0.00       4.01 f
  data arrival time                                                                      4.01

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.01
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.66


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__30_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.14      0.27       2.76 r
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.76 r
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.11      0.11       2.87 f
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.87 f
  p0/c0mmu/a0/U812/Y (BUFX24M)                                      0.15      0.19       3.06 f
  p0/c0mmu/a0/n659 (net)                        4         0.18                0.00       3.06 f
  p0/c0mmu/a0/U809/Y (CLKINVX32M)                                   0.21      0.16       3.22 r
  p0/c0mmu/a0/n669 (net)                        6         0.19                0.00       3.22 r
  p0/c0mmu/a0/U805/Y (OR2X4M)                                       0.34      0.30       3.52 r
  p0/c0mmu/a0/n3164 (net)                       1         0.04                0.00       3.52 r
  p0/c0mmu/a0/U760/Y (CLKNAND2X16M)                                 0.19      0.20       3.72 f
  p0/c0mmu/a0/ahbo_HADDR__30_ (net)             1         0.04                0.00       3.72 f
  p0/c0mmu/a0/U742/Y (INVX20M)                                      0.10      0.11       3.83 r
  p0/c0mmu/a0/ahbo_HADDR__30__BAR (net)         1         0.04                0.00       3.83 r
  p0/c0mmu/a0/ahbo_HADDR__30__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.83 r
  n10767 (net)                                            0.04                0.00       3.83 r
  U1053/Y (INVX16M)                                                 0.26      0.18       4.01 f
  ahbo_HADDR__30_ (net)                         1         0.23                0.00       4.01 f
  ahbo_HADDR__30_ (out)                                             0.26      0.00       4.01 f
  data arrival time                                                                      4.01

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.01
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.66


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__11_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.14      0.27       2.76 r
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.76 r
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.11      0.11       2.87 f
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.87 f
  p0/c0mmu/a0/U814/Y (BUFX24M)                                      0.15      0.19       3.06 f
  p0/c0mmu/a0/n2077 (net)                       5         0.18                0.00       3.06 f
  p0/c0mmu/a0/U659/Y (INVX18M)                                      0.37      0.25       3.31 r
  p0/c0mmu/a0/n2076 (net)                       6         0.19                0.00       3.31 r
  p0/c0mmu/a0/U1084/Y (NAND2BX8M)                                   0.21      0.25       3.56 r
  p0/c0mmu/a0/n3125 (net)                       1         0.04                0.00       3.56 r
  p0/c0mmu/a0/U772/Y (CLKNAND2X16M)                                 0.17      0.17       3.72 f
  p0/c0mmu/a0/n3241 (net)                       1         0.04                0.00       3.72 f
  p0/c0mmu/a0/U747/Y (INVX20M)                                      0.10      0.10       3.82 r
  p0/c0mmu/a0/ahbo_HADDR__11__BAR (net)         1         0.04                0.00       3.82 r
  p0/c0mmu/a0/ahbo_HADDR__11__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.82 r
  n10780 (net)                                            0.04                0.00       3.82 r
  U1040/Y (INVX16M)                                                 0.26      0.18       4.00 f
  ahbo_HADDR__11_ (net)                         1         0.23                0.00       4.00 f
  ahbo_HADDR__11_ (out)                                             0.26      0.00       4.00 f
  data arrival time                                                                      4.00

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.00
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.65


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__12_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.14      0.27       2.76 r
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.76 r
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.11      0.11       2.87 f
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.87 f
  p0/c0mmu/a0/U814/Y (BUFX24M)                                      0.15      0.19       3.06 f
  p0/c0mmu/a0/n2077 (net)                       5         0.18                0.00       3.06 f
  p0/c0mmu/a0/U659/Y (INVX18M)                                      0.37      0.25       3.31 r
  p0/c0mmu/a0/n2076 (net)                       6         0.19                0.00       3.31 r
  p0/c0mmu/a0/U1085/Y (NAND2BX8M)                                   0.21      0.25       3.56 r
  p0/c0mmu/a0/n3127 (net)                       1         0.04                0.00       3.56 r
  p0/c0mmu/a0/U774/Y (CLKNAND2X16M)                                 0.17      0.17       3.72 f
  p0/c0mmu/a0/n3242 (net)                       1         0.04                0.00       3.72 f
  p0/c0mmu/a0/U749/Y (INVX20M)                                      0.10      0.10       3.82 r
  p0/c0mmu/a0/ahbo_HADDR__12__BAR (net)         1         0.04                0.00       3.82 r
  p0/c0mmu/a0/ahbo_HADDR__12__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.82 r
  n10779 (net)                                            0.04                0.00       3.82 r
  U1041/Y (INVX16M)                                                 0.26      0.18       4.00 f
  ahbo_HADDR__12_ (net)                         1         0.23                0.00       4.00 f
  ahbo_HADDR__12_ (out)                                             0.26      0.00       4.00 f
  data arrival time                                                                      4.00

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -4.00
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.65


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__23_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.25      0.30       2.79 r
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.79 r
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.15      0.16       2.95 f
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.95 f
  p0/c0mmu/a0/U815/Y (BUFX24M)                                      0.14      0.19       3.14 f
  p0/c0mmu/a0/n2098 (net)                       4         0.16                0.00       3.14 f
  p0/c0mmu/a0/U858/Y (INVX20M)                                      0.34      0.23       3.37 r
  p0/c0mmu/a0/n2091 (net)                       6         0.19                0.00       3.37 r
  p0/c0mmu/a0/U1077/Y (NAND2BX8M)                                   0.19      0.23       3.60 r
  p0/c0mmu/a0/n3148 (net)                       1         0.03                0.00       3.60 r
  p0/c0mmu/a0/U763/Y (AND2X12M)                                     0.14      0.19       3.79 r
  p0/c0mmu/a0/ahbo_HADDR__23__BAR (net)         1         0.04                0.00       3.79 r
  p0/c0mmu/a0/ahbo_HADDR__23__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.79 r
  n10774 (net)                                            0.04                0.00       3.79 r
  U1046/Y (INVX16M)                                                 0.26      0.19       3.99 f
  ahbo_HADDR__23_ (net)                         1         0.23                0.00       3.99 f
  ahbo_HADDR__23_ (out)                                             0.26      0.00       3.99 f
  data arrival time                                                                      3.99

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -3.99
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.64


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__24_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.25      0.30       2.79 r
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.79 r
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.15      0.16       2.95 f
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.95 f
  p0/c0mmu/a0/U815/Y (BUFX24M)                                      0.14      0.19       3.14 f
  p0/c0mmu/a0/n2098 (net)                       4         0.16                0.00       3.14 f
  p0/c0mmu/a0/U858/Y (INVX20M)                                      0.34      0.23       3.37 r
  p0/c0mmu/a0/n2091 (net)                       6         0.19                0.00       3.37 r
  p0/c0mmu/a0/U1070/Y (NAND2BX8M)                                   0.18      0.23       3.60 r
  p0/c0mmu/a0/n3150 (net)                       1         0.03                0.00       3.60 r
  p0/c0mmu/a0/U764/Y (AND2X12M)                                     0.14      0.19       3.79 r
  p0/c0mmu/a0/ahbo_HADDR__24__BAR (net)         1         0.04                0.00       3.79 r
  p0/c0mmu/a0/ahbo_HADDR__24__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.79 r
  n10773 (net)                                            0.04                0.00       3.79 r
  U1047/Y (INVX16M)                                                 0.26      0.19       3.98 f
  ahbo_HADDR__24_ (net)                         1         0.23                0.00       3.98 f
  ahbo_HADDR__24_ (out)                                             0.26      0.00       3.98 f
  data arrival time                                                                      3.98

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -3.98
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.63


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__21_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.25      0.30       2.79 r
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.79 r
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.15      0.16       2.95 f
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.95 f
  p0/c0mmu/a0/U815/Y (BUFX24M)                                      0.14      0.19       3.14 f
  p0/c0mmu/a0/n2098 (net)                       4         0.16                0.00       3.14 f
  p0/c0mmu/a0/U858/Y (INVX20M)                                      0.34      0.23       3.37 r
  p0/c0mmu/a0/n2091 (net)                       6         0.19                0.00       3.37 r
  p0/c0mmu/a0/U1079/Y (NAND2BX8M)                                   0.18      0.23       3.60 r
  p0/c0mmu/a0/n3144 (net)                       1         0.03                0.00       3.60 r
  p0/c0mmu/a0/U762/Y (AND2X12M)                                     0.14      0.19       3.79 r
  p0/c0mmu/a0/ahbo_HADDR__21__BAR (net)         1         0.04                0.00       3.79 r
  p0/c0mmu/a0/ahbo_HADDR__21__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.79 r
  n10775 (net)                                            0.04                0.00       3.79 r
  U1045/Y (INVX16M)                                                 0.26      0.19       3.98 f
  ahbo_HADDR__21_ (net)                         1         0.23                0.00       3.98 f
  ahbo_HADDR__21_ (out)                                             0.26      0.00       3.98 f
  data arrival time                                                                      3.98

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -3.98
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.63


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__14_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.19      0.58       0.58 f
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.58 f
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.10      0.18       0.76 f
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.76 f
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.23      0.25       1.01 f
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.01 f
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.32      0.24       1.25 r
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.25 r
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.16      0.25       1.50 r
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.50 r
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.31      0.28       1.78 r
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.78 r
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.21      0.25       2.03 r
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.03 r
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.47      0.33       2.36 f
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.36 f
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.10      0.26       2.62 f
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.62 f
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.20      0.14       2.76 r
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.76 r
  p0/c0mmu/a0/U812/Y (BUFX24M)                                      0.28      0.25       3.00 r
  p0/c0mmu/a0/n659 (net)                        4         0.18                0.00       3.00 r
  p0/c0mmu/a0/U807/Y (CLKINVX32M)                                   0.25      0.24       3.24 f
  p0/c0mmu/a0/n2075 (net)                       6         0.19                0.00       3.24 f
  p0/c0mmu/a0/U1156/Y (NAND2BX8M)                                   0.22      0.25       3.49 f
  p0/c0mmu/a0/n3131 (net)                       1         0.04                0.00       3.49 f
  p0/c0mmu/a0/U776/Y (CLKNAND2X16M)                                 0.13      0.13       3.62 r
  p0/c0mmu/a0/n3244 (net)                       1         0.04                0.00       3.62 r
  p0/c0mmu/a0/U751/Y (INVX20M)                                      0.06      0.07       3.69 f
  p0/c0mmu/a0/ahbo_HADDR__14__BAR (net)         1         0.04                0.00       3.69 f
  p0/c0mmu/a0/ahbo_HADDR__14__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.69 f
  n10777 (net)                                            0.04                0.00       3.69 f
  U1043/Y (INVX16M)                                                 0.50      0.29       3.98 r
  ahbo_HADDR__14_ (net)                         1         0.23                0.00       3.98 r
  ahbo_HADDR__14_ (out)                                             0.50      0.00       3.98 r
  data arrival time                                                                      3.98

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -3.98
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.63


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__15_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.19      0.58       0.58 f
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.58 f
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.10      0.18       0.76 f
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.76 f
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.23      0.25       1.01 f
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.01 f
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.32      0.24       1.25 r
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.25 r
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.16      0.25       1.50 r
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.50 r
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.31      0.28       1.78 r
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.78 r
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.21      0.25       2.03 r
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.03 r
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.47      0.33       2.36 f
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.36 f
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.10      0.26       2.62 f
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.62 f
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.20      0.14       2.76 r
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.76 r
  p0/c0mmu/a0/U812/Y (BUFX24M)                                      0.28      0.25       3.00 r
  p0/c0mmu/a0/n659 (net)                        4         0.18                0.00       3.00 r
  p0/c0mmu/a0/U807/Y (CLKINVX32M)                                   0.25      0.24       3.24 f
  p0/c0mmu/a0/n2075 (net)                       6         0.19                0.00       3.24 f
  p0/c0mmu/a0/U1157/Y (NAND2BX8M)                                   0.22      0.25       3.49 f
  p0/c0mmu/a0/n3133 (net)                       1         0.04                0.00       3.49 f
  p0/c0mmu/a0/U777/Y (CLKNAND2X16M)                                 0.13      0.13       3.62 r
  p0/c0mmu/a0/n3245 (net)                       1         0.04                0.00       3.62 r
  p0/c0mmu/a0/U752/Y (INVX20M)                                      0.06      0.07       3.69 f
  p0/c0mmu/a0/ahbo_HADDR__15__BAR (net)         1         0.04                0.00       3.69 f
  p0/c0mmu/a0/ahbo_HADDR__15__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.69 f
  n10776 (net)                                            0.04                0.00       3.69 f
  U1044/Y (INVX16M)                                                 0.50      0.29       3.98 r
  ahbo_HADDR__15_ (net)                         1         0.23                0.00       3.98 r
  ahbo_HADDR__15_ (out)                                             0.50      0.00       3.98 r
  data arrival time                                                                      3.98

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -3.98
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.63


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__13_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.19      0.58       0.58 f
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.58 f
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.10      0.18       0.76 f
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.76 f
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.23      0.25       1.01 f
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.01 f
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.32      0.24       1.25 r
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.25 r
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.16      0.25       1.50 r
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.50 r
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.31      0.28       1.78 r
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.78 r
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.21      0.25       2.03 r
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.03 r
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.47      0.33       2.36 f
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.36 f
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.10      0.26       2.62 f
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.62 f
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.20      0.14       2.76 r
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.76 r
  p0/c0mmu/a0/U812/Y (BUFX24M)                                      0.28      0.25       3.00 r
  p0/c0mmu/a0/n659 (net)                        4         0.18                0.00       3.00 r
  p0/c0mmu/a0/U807/Y (CLKINVX32M)                                   0.25      0.24       3.24 f
  p0/c0mmu/a0/n2075 (net)                       6         0.19                0.00       3.24 f
  p0/c0mmu/a0/U1155/Y (NAND2BX8M)                                   0.22      0.25       3.49 f
  p0/c0mmu/a0/n3129 (net)                       1         0.04                0.00       3.49 f
  p0/c0mmu/a0/U770/Y (CLKNAND2X16M)                                 0.13      0.13       3.62 r
  p0/c0mmu/a0/n3243 (net)                       1         0.04                0.00       3.62 r
  p0/c0mmu/a0/U745/Y (INVX20M)                                      0.06      0.07       3.69 f
  p0/c0mmu/a0/ahbo_HADDR__13__BAR (net)         1         0.04                0.00       3.69 f
  p0/c0mmu/a0/ahbo_HADDR__13__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.69 f
  n10778 (net)                                            0.04                0.00       3.69 f
  U1042/Y (INVX16M)                                                 0.50      0.29       3.98 r
  ahbo_HADDR__13_ (net)                         1         0.23                0.00       3.98 r
  ahbo_HADDR__13_ (out)                                             0.50      0.00       3.98 r
  data arrival time                                                                      3.98

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -3.98
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.63


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__5_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.19      0.58       0.58 f
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.58 f
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.10      0.18       0.76 f
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.76 f
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.23      0.25       1.01 f
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.01 f
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.32      0.24       1.25 r
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.25 r
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.16      0.25       1.50 r
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.50 r
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.31      0.28       1.78 r
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.78 r
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.21      0.25       2.03 r
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.03 r
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.47      0.33       2.36 f
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.36 f
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.10      0.26       2.62 f
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.62 f
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.20      0.14       2.76 r
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.76 r
  p0/c0mmu/a0/U812/Y (BUFX24M)                                      0.28      0.25       3.00 r
  p0/c0mmu/a0/n659 (net)                        4         0.18                0.00       3.00 r
  p0/c0mmu/a0/U807/Y (CLKINVX32M)                                   0.25      0.24       3.24 f
  p0/c0mmu/a0/n2075 (net)                       6         0.19                0.00       3.24 f
  p0/c0mmu/a0/U1154/Y (NAND2BX8M)                                   0.22      0.25       3.49 f
  p0/c0mmu/a0/n3113 (net)                       1         0.04                0.00       3.49 f
  p0/c0mmu/a0/U771/Y (CLKNAND2X16M)                                 0.13      0.13       3.62 r
  p0/c0mmu/a0/n3236 (net)                       1         0.04                0.00       3.62 r
  p0/c0mmu/a0/U746/Y (INVX20M)                                      0.06      0.07       3.69 f
  p0/c0mmu/a0/ahbo_HADDR__5__BAR (net)          1         0.04                0.00       3.69 f
  p0/c0mmu/a0/ahbo_HADDR__5__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.69 f
  n10786 (net)                                            0.04                0.00       3.69 f
  U1034/Y (INVX16M)                                                 0.50      0.29       3.98 r
  ahbo_HADDR__5_ (net)                          1         0.23                0.00       3.98 r
  ahbo_HADDR__5_ (out)                                              0.50      0.00       3.98 r
  data arrival time                                                                      3.98

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -3.98
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.63


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__26_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.19      0.58       0.58 f
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.58 f
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.10      0.18       0.76 f
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.76 f
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.23      0.25       1.01 f
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.01 f
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.32      0.24       1.25 r
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.25 r
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.16      0.25       1.50 r
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.50 r
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.31      0.28       1.78 r
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.78 r
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.21      0.25       2.03 r
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.03 r
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.47      0.33       2.36 f
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.36 f
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.10      0.26       2.62 f
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.62 f
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.20      0.14       2.76 r
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.76 r
  p0/c0mmu/a0/U812/Y (BUFX24M)                                      0.28      0.25       3.00 r
  p0/c0mmu/a0/n659 (net)                        4         0.18                0.00       3.00 r
  p0/c0mmu/a0/U808/Y (CLKINVX32M)                                   0.25      0.24       3.24 f
  p0/c0mmu/a0/n660 (net)                        6         0.19                0.00       3.24 f
  p0/c0mmu/a0/U801/Y (OR2X4M)                                       0.17      0.26       3.50 f
  p0/c0mmu/a0/n3156 (net)                       1         0.03                0.00       3.50 f
  p0/c0mmu/a0/U759/Y (AND2X12M)                                     0.09      0.17       3.67 f
  p0/c0mmu/a0/ahbo_HADDR__26__BAR (net)         1         0.04                0.00       3.67 f
  p0/c0mmu/a0/ahbo_HADDR__26__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.67 f
  n10771 (net)                                            0.04                0.00       3.67 f
  U1049/Y (INVX16M)                                                 0.50      0.29       3.97 r
  ahbo_HADDR__26_ (net)                         1         0.23                0.00       3.97 r
  ahbo_HADDR__26_ (out)                                             0.50      0.00       3.97 r
  data arrival time                                                                      3.97

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -3.97
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.62


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HPROT__1_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.19      0.58       0.58 f
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.58 f
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.10      0.18       0.76 f
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.76 f
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.23      0.25       1.01 f
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.01 f
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.32      0.24       1.25 r
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.25 r
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.16      0.25       1.50 r
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.50 r
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.31      0.28       1.78 r
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.78 r
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.21      0.25       2.03 r
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.03 r
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.47      0.33       2.36 f
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.36 f
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.10      0.26       2.62 f
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.62 f
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.20      0.14       2.76 r
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.76 r
  p0/c0mmu/a0/U812/Y (BUFX24M)                                      0.28      0.25       3.00 r
  p0/c0mmu/a0/n659 (net)                        4         0.18                0.00       3.00 r
  p0/c0mmu/a0/U809/Y (CLKINVX32M)                                   0.25      0.24       3.24 f
  p0/c0mmu/a0/n669 (net)                        6         0.19                0.00       3.24 f
  p0/c0mmu/a0/U794/Y (OR2X4M)                                       0.17      0.26       3.50 f
  p0/c0mmu/a0/n2108 (net)                       1         0.03                0.00       3.50 f
  p0/c0mmu/a0/U761/Y (AND2X12M)                                     0.09      0.17       3.67 f
  p0/c0mmu/a0/ahbo_HPROT__1__BAR (net)          1         0.04                0.00       3.67 f
  p0/c0mmu/a0/ahbo_HPROT__1__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.67 f
  n10789 (net)                                            0.04                0.00       3.67 f
  U1031/Y (INVX16M)                                                 0.50      0.29       3.97 r
  ahbo_HPROT__1_ (net)                          1         0.23                0.00       3.97 r
  ahbo_HPROT__1_ (out)                                              0.50      0.00       3.97 r
  data arrival time                                                                      3.97

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -3.97
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.62


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__6_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.25      0.30       2.79 r
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.79 r
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.15      0.16       2.95 f
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.95 f
  p0/c0mmu/a0/U816/Y (BUFX20M)                                      0.10      0.17       3.12 f
  p0/c0mmu/a0/n2096 (net)                       2         0.09                0.00       3.12 f
  p0/c0mmu/a0/U857/Y (INVX20M)                                      0.34      0.22       3.34 r
  p0/c0mmu/a0/n2094 (net)                       6         0.19                0.00       3.34 r
  p0/c0mmu/a0/U1207/Y (NAND2BX8M)                                   0.18      0.23       3.57 r
  p0/c0mmu/a0/n3114 (net)                       1         0.03                0.00       3.57 r
  p0/c0mmu/a0/U756/Y (AND2X12M)                                     0.14      0.19       3.76 r
  p0/c0mmu/a0/ahbo_HADDR__6__BAR (net)          1         0.04                0.00       3.76 r
  p0/c0mmu/a0/ahbo_HADDR__6__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.76 r
  n10785 (net)                                            0.04                0.00       3.76 r
  U1035/Y (INVX16M)                                                 0.26      0.19       3.95 f
  ahbo_HADDR__6_ (net)                          1         0.23                0.00       3.95 f
  ahbo_HADDR__6_ (out)                                              0.26      0.00       3.95 f
  data arrival time                                                                      3.95

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -3.95
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.60


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HADDR__4_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.14      0.27       2.76 r
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.76 r
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.11      0.11       2.87 f
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.87 f
  p0/c0mmu/a0/U814/Y (BUFX24M)                                      0.15      0.19       3.06 f
  p0/c0mmu/a0/n2077 (net)                       5         0.18                0.00       3.06 f
  p0/c0mmu/a0/U694/Y (INVX12M)                                      0.39      0.26       3.32 r
  p0/c0mmu/a0/n2073 (net)                       4         0.14                0.00       3.32 r
  p0/c0mmu/a0/U1068/Y (NAND2BX8M)                                   0.18      0.24       3.55 r
  p0/c0mmu/a0/n3111 (net)                       1         0.03                0.00       3.55 r
  p0/c0mmu/a0/U757/Y (AND2X12M)                                     0.14      0.19       3.74 r
  p0/c0mmu/a0/ahbo_HADDR__4__BAR (net)          1         0.04                0.00       3.74 r
  p0/c0mmu/a0/ahbo_HADDR__4__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.74 r
  n10787 (net)                                            0.04                0.00       3.74 r
  U1033/Y (INVX16M)                                                 0.26      0.19       3.93 f
  ahbo_HADDR__4_ (net)                          1         0.23                0.00       3.93 f
  ahbo_HADDR__4_ (out)                                              0.26      0.00       3.93 f
  data arrival time                                                                      3.93

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -3.93
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.58


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWRITE_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.19      0.58       0.58 f
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.58 f
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.10      0.18       0.76 f
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.76 f
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.23      0.25       1.01 f
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.01 f
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.32      0.24       1.25 r
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.25 r
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.16      0.25       1.50 r
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.50 r
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.31      0.28       1.78 r
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.78 r
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.21      0.25       2.03 r
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.03 r
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.47      0.33       2.36 f
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.36 f
  p0/c0mmu/a0/U3235/Y (OR2X12M)                                     0.10      0.26       2.62 f
  p0/c0mmu/a0/n3191 (net)                       1         0.04                0.00       2.62 f
  p0/c0mmu/a0/U818/Y (INVX20M)                                      0.20      0.14       2.76 r
  p0/c0mmu/a0/n2078 (net)                       3         0.11                0.00       2.76 r
  p0/c0mmu/a0/U814/Y (BUFX24M)                                      0.28      0.25       3.01 r
  p0/c0mmu/a0/n2077 (net)                       5         0.18                0.00       3.01 r
  p0/c0mmu/a0/U1072/Y (NAND2BX8M)                                   0.17      0.18       3.18 f
  p0/c0mmu/a0/n3087 (net)                       1         0.03                0.00       3.18 f
  p0/c0mmu/a0/U718/Y (AND2X8M)                                      0.12      0.19       3.37 f
  p0/c0mmu/a0/ahbo_HWRITE__BAR (net)            1         0.04                0.00       3.37 f
  p0/c0mmu/a0/ahbo_HWRITE__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.37 f
  n10788 (net)                                            0.04                0.00       3.37 f
  U1032/Y (INVX16M)                                                 0.50      0.30       3.67 r
  ahbo_HWRITE_ (net)                            1         0.23                0.00       3.67 r
  ahbo_HWRITE_ (out)                                                0.50      0.00       3.67 r
  data arrival time                                                                      3.67

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -3.67
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.32


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HPROT__0_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U690/Y (AND2X12M)                                     0.42      0.34       1.16 r
  p0/c0mmu/a0/n3176 (net)                       4         0.14                0.00       1.16 r
  p0/c0mmu/a0/U3240/Y (NAND2X12M)                                   0.31      0.29       1.45 f
  p0/c0mmu/a0/n3170 (net)                       3         0.10                0.00       1.45 f
  p0/c0mmu/a0/U3239/Y (AO21X8M)                                     0.12      0.29       1.73 f
  p0/c0mmu/a0/n1888 (net)                       1         0.04                0.00       1.73 f
  p0/c0mmu/a0/U1453/Y (OR2X12M)                                     0.18      0.24       1.98 f
  p0/c0mmu/a0/n1890 (net)                       3         0.11                0.00       1.98 f
  p0/c0mmu/a0/U1450/Y (OR2X12M)                                     0.13      0.21       2.19 f
  p0/c0mmu/a0/n1953 (net)                       2         0.07                0.00       2.19 f
  p0/c0mmu/a0/U3241/Y (NAND2X12M)                                   0.50      0.30       2.49 r
  p0/c0mmu/a0/nbo[1] (net)                      5         0.16                0.00       2.49 r
  p0/c0mmu/a0/U1161/Y (OR2X6M)                                      0.25      0.30       2.79 r
  p0/c0mmu/a0/n1956 (net)                       1         0.04                0.00       2.79 r
  p0/c0mmu/a0/U819/Y (INVX20M)                                      0.15      0.16       2.95 f
  p0/c0mmu/a0/n2099 (net)                       4         0.15                0.00       2.95 f
  p0/c0mmu/a0/U815/Y (BUFX24M)                                      0.14      0.19       3.14 f
  p0/c0mmu/a0/n2098 (net)                       4         0.16                0.00       3.14 f
  p0/c0mmu/a0/U810/Y (BUFX20M)                                      0.09      0.15       3.30 f
  p0/c0mmu/a0/ahbo_HPROT__0__BAR (net)          2         0.07                0.00       3.30 f
  p0/c0mmu/a0/ahbo_HPROT__0__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       3.30 f
  n10790 (net)                                            0.07                0.00       3.30 f
  U1030/Y (INVX16M)                                                 0.50      0.29       3.59 r
  ahbo_HPROT__0_ (net)                          1         0.23                0.00       3.59 r
  ahbo_HPROT__0_ (out)                                              0.50      0.00       3.59 r
  data arrival time                                                                      3.59

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -3.59
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -1.24


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__0_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U866/Y (BUFX12M)                                      0.47      0.39       1.54 r
  p0/c0mmu/a0/n2086 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U905/Y (BUFX10M)                                      0.47      0.40       1.94 r
  p0/c0mmu/a0/n2082 (net)                       4         0.13                0.00       1.94 r
  p0/c0mmu/a0/U891/Y (BUFX8M)                                       0.44      0.39       2.33 r
  p0/c0mmu/a0/n2081 (net)                       3         0.10                0.00       2.33 r
  p0/c0mmu/a0/U1012/Y (NAND2X4M)                                    0.35      0.33       2.66 f
  p0/c0mmu/a0/ahbo_HWDATA__0__BAR (net)         1         0.04                0.00       2.66 f
  p0/c0mmu/a0/ahbo_HWDATA__0__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.66 f
  n10818 (net)                                            0.04                0.00       2.66 f
  U1002/Y (INVX16M)                                                 0.50      0.38       3.03 r
  ahbo_HWDATA__0_ (net)                         1         0.23                0.00       3.03 r
  ahbo_HWDATA__0_ (out)                                             0.50      0.00       3.03 r
  data arrival time                                                                      3.03

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -3.03
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.68


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__1_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U866/Y (BUFX12M)                                      0.47      0.39       1.54 r
  p0/c0mmu/a0/n2086 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U905/Y (BUFX10M)                                      0.47      0.40       1.94 r
  p0/c0mmu/a0/n2082 (net)                       4         0.13                0.00       1.94 r
  p0/c0mmu/a0/U891/Y (BUFX8M)                                       0.44      0.39       2.33 r
  p0/c0mmu/a0/n2081 (net)                       3         0.10                0.00       2.33 r
  p0/c0mmu/a0/U1011/Y (NAND2X4M)                                    0.35      0.33       2.66 f
  p0/c0mmu/a0/ahbo_HWDATA__1__BAR (net)         1         0.04                0.00       2.66 f
  p0/c0mmu/a0/ahbo_HWDATA__1__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.66 f
  n10817 (net)                                            0.04                0.00       2.66 f
  U1003/Y (INVX16M)                                                 0.50      0.38       3.03 r
  ahbo_HWDATA__1_ (net)                         1         0.23                0.00       3.03 r
  ahbo_HWDATA__1_ (out)                                             0.50      0.00       3.03 r
  data arrival time                                                                      3.03

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -3.03
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.68


  Startpoint: p0/c0mmu/icache0/r_reg_REQ_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HTRANS__1_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/icache0/r_reg_REQ_/CK (DFFHX8M)                          0.30      0.00 #     0.00 r
  p0/c0mmu/icache0/r_reg_REQ_/Q (DFFHX8M)                           0.16      0.36       0.36 f
  p0/c0mmu/mcii[2] (net)                        2         0.06                0.00       0.36 f
  U1724/Y (CLKBUFX12M)                                              0.44      0.36       0.72 f
  n1371 (net)                                   4         0.13                0.00       0.72 f
  p0/c0mmu/a0/mcii[2] (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       0.72 f
  p0/c0mmu/a0/mcii[2] (net)                               0.13                0.00       0.72 f
  p0/c0mmu/a0/U846/Y (BUFX14M)                                      0.15      0.27       0.99 f
  p0/c0mmu/a0/n726 (net)                        3         0.10                0.00       0.99 f
  p0/c0mmu/a0/U841/Y (NAND2X8M)                                     0.17      0.14       1.13 r
  p0/c0mmu/a0/n2104 (net)                       1         0.03                0.00       1.13 r
  p0/c0mmu/a0/U3242/Y (OA21X8M)                                     0.30      0.29       1.42 r
  p0/c0mmu/a0/n3168 (net)                       2         0.07                0.00       1.42 r
  p0/c0mmu/a0/U1213/Y (NAND2X3M)                                    0.38      0.31       1.73 f
  p0/c0mmu/a0/n3169 (net)                       1         0.03                0.00       1.73 f
  p0/c0mmu/a0/U1107/Y (NAND2X3M)                                    0.37      0.32       2.05 r
  p0/c0mmu/a0/n3171 (net)                       1         0.03                0.00       2.05 r
  p0/c0mmu/a0/U1364/Y (OR2X6M)                                      0.41      0.37       2.42 r
  p0/c0mmu/a0/n3199 (net)                       2         0.07                0.00       2.42 r
  p0/c0mmu/a0/U753/Y (NAND2X12M)                                    0.25      0.24       2.67 f
  p0/c0mmu/a0/ahbo_HTRANS__1_ (net)             2         0.07                0.00       2.67 f
  p0/c0mmu/a0/ahbo_HTRANS__1__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.67 f
  n10765 (net)                                            0.07                0.00       2.67 f
  U1055/Y (INVX16M)                                                 0.49      0.34       3.01 r
  ahbo_HTRANS__1_ (net)                         1         0.23                0.00       3.01 r
  ahbo_HTRANS__1_ (out)                                             0.49      0.00       3.01 r
  data arrival time                                                                      3.01

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -3.01
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.66


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__24_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U865/Y (BUFX12M)                                      0.48      0.40       1.54 r
  p0/c0mmu/a0/n2085 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U907/Y (BUFX12M)                                      0.47      0.41       1.95 r
  p0/c0mmu/a0/n2079 (net)                       5         0.16                0.00       1.95 r
  p0/c0mmu/a0/U1034/Y (NAND2X4M)                                    0.36      0.34       2.29 f
  p0/c0mmu/a0/ahbo_HWDATA__24__BAR (net)        1         0.04                0.00       2.29 f
  p0/c0mmu/a0/ahbo_HWDATA__24__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.29 f
  n10798 (net)                                            0.04                0.00       2.29 f
  U1022/Y (INVX16M)                                                 0.50      0.38       2.66 r
  ahbo_HWDATA__24_ (net)                        1         0.23                0.00       2.66 r
  ahbo_HWDATA__24_ (out)                                            0.50      0.00       2.66 r
  data arrival time                                                                      2.66

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.66
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.31


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__25_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U865/Y (BUFX12M)                                      0.48      0.40       1.54 r
  p0/c0mmu/a0/n2085 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U907/Y (BUFX12M)                                      0.47      0.41       1.95 r
  p0/c0mmu/a0/n2079 (net)                       5         0.16                0.00       1.95 r
  p0/c0mmu/a0/U1040/Y (NAND2X4M)                                    0.36      0.34       2.29 f
  p0/c0mmu/a0/ahbo_HWDATA__25__BAR (net)        1         0.04                0.00       2.29 f
  p0/c0mmu/a0/ahbo_HWDATA__25__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.29 f
  n10797 (net)                                            0.04                0.00       2.29 f
  U1023/Y (INVX16M)                                                 0.50      0.38       2.66 r
  ahbo_HWDATA__25_ (net)                        1         0.23                0.00       2.66 r
  ahbo_HWDATA__25_ (out)                                            0.50      0.00       2.66 r
  data arrival time                                                                      2.66

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.66
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.31


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__26_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U865/Y (BUFX12M)                                      0.48      0.40       1.54 r
  p0/c0mmu/a0/n2085 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U907/Y (BUFX12M)                                      0.47      0.41       1.95 r
  p0/c0mmu/a0/n2079 (net)                       5         0.16                0.00       1.95 r
  p0/c0mmu/a0/U1039/Y (NAND2X4M)                                    0.36      0.34       2.29 f
  p0/c0mmu/a0/ahbo_HWDATA__26__BAR (net)        1         0.04                0.00       2.29 f
  p0/c0mmu/a0/ahbo_HWDATA__26__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.29 f
  n10796 (net)                                            0.04                0.00       2.29 f
  U1024/Y (INVX16M)                                                 0.50      0.38       2.66 r
  ahbo_HWDATA__26_ (net)                        1         0.23                0.00       2.66 r
  ahbo_HWDATA__26_ (out)                                            0.50      0.00       2.66 r
  data arrival time                                                                      2.66

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.66
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.31


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__27_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U865/Y (BUFX12M)                                      0.48      0.40       1.54 r
  p0/c0mmu/a0/n2085 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U907/Y (BUFX12M)                                      0.47      0.41       1.95 r
  p0/c0mmu/a0/n2079 (net)                       5         0.16                0.00       1.95 r
  p0/c0mmu/a0/U1038/Y (NAND2X4M)                                    0.36      0.34       2.29 f
  p0/c0mmu/a0/ahbo_HWDATA__27__BAR (net)        1         0.04                0.00       2.29 f
  p0/c0mmu/a0/ahbo_HWDATA__27__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.29 f
  n10795 (net)                                            0.04                0.00       2.29 f
  U1025/Y (INVX16M)                                                 0.50      0.38       2.66 r
  ahbo_HWDATA__27_ (net)                        1         0.23                0.00       2.66 r
  ahbo_HWDATA__27_ (out)                                            0.50      0.00       2.66 r
  data arrival time                                                                      2.66

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.66
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.31


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__28_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U865/Y (BUFX12M)                                      0.48      0.40       1.54 r
  p0/c0mmu/a0/n2085 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U907/Y (BUFX12M)                                      0.47      0.41       1.95 r
  p0/c0mmu/a0/n2079 (net)                       5         0.16                0.00       1.95 r
  p0/c0mmu/a0/U1037/Y (NAND2X4M)                                    0.36      0.34       2.29 f
  p0/c0mmu/a0/ahbo_HWDATA__28__BAR (net)        1         0.04                0.00       2.29 f
  p0/c0mmu/a0/ahbo_HWDATA__28__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.29 f
  n10794 (net)                                            0.04                0.00       2.29 f
  U1026/Y (INVX16M)                                                 0.50      0.38       2.66 r
  ahbo_HWDATA__28_ (net)                        1         0.23                0.00       2.66 r
  ahbo_HWDATA__28_ (out)                                            0.50      0.00       2.66 r
  data arrival time                                                                      2.66

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.66
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.31


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__2_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U866/Y (BUFX12M)                                      0.47      0.39       1.54 r
  p0/c0mmu/a0/n2086 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U905/Y (BUFX10M)                                      0.47      0.40       1.94 r
  p0/c0mmu/a0/n2082 (net)                       4         0.13                0.00       1.94 r
  p0/c0mmu/a0/U1031/Y (NAND2X4M)                                    0.36      0.34       2.28 f
  p0/c0mmu/a0/ahbo_HWDATA__2__BAR (net)         1         0.04                0.00       2.28 f
  p0/c0mmu/a0/ahbo_HWDATA__2__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.28 f
  n10816 (net)                                            0.04                0.00       2.28 f
  U1004/Y (INVX16M)                                                 0.50      0.38       2.65 r
  ahbo_HWDATA__2_ (net)                         1         0.23                0.00       2.65 r
  ahbo_HWDATA__2_ (out)                                             0.50      0.00       2.65 r
  data arrival time                                                                      2.65

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.65
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.30


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__3_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U866/Y (BUFX12M)                                      0.47      0.39       1.54 r
  p0/c0mmu/a0/n2086 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U905/Y (BUFX10M)                                      0.47      0.40       1.94 r
  p0/c0mmu/a0/n2082 (net)                       4         0.13                0.00       1.94 r
  p0/c0mmu/a0/U1032/Y (NAND2X4M)                                    0.36      0.34       2.28 f
  p0/c0mmu/a0/ahbo_HWDATA__3__BAR (net)         1         0.04                0.00       2.28 f
  p0/c0mmu/a0/ahbo_HWDATA__3__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.28 f
  n10815 (net)                                            0.04                0.00       2.28 f
  U1005/Y (INVX16M)                                                 0.50      0.38       2.65 r
  ahbo_HWDATA__3_ (net)                         1         0.23                0.00       2.65 r
  ahbo_HWDATA__3_ (out)                                             0.50      0.00       2.65 r
  data arrival time                                                                      2.65

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.65
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.30


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__4_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U866/Y (BUFX12M)                                      0.47      0.39       1.54 r
  p0/c0mmu/a0/n2086 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U905/Y (BUFX10M)                                      0.47      0.40       1.94 r
  p0/c0mmu/a0/n2082 (net)                       4         0.13                0.00       1.94 r
  p0/c0mmu/a0/U1033/Y (NAND2X4M)                                    0.36      0.34       2.28 f
  p0/c0mmu/a0/ahbo_HWDATA__4__BAR (net)         1         0.04                0.00       2.28 f
  p0/c0mmu/a0/ahbo_HWDATA__4__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.28 f
  n10814 (net)                                            0.04                0.00       2.28 f
  U1006/Y (INVX16M)                                                 0.50      0.38       2.65 r
  ahbo_HWDATA__4_ (net)                         1         0.23                0.00       2.65 r
  ahbo_HWDATA__4_ (out)                                             0.50      0.00       2.65 r
  data arrival time                                                                      2.65

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.65
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.30


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__8_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U866/Y (BUFX12M)                                      0.47      0.39       1.54 r
  p0/c0mmu/a0/n2086 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U906/Y (BUFX8M)                                       0.42      0.38       1.92 r
  p0/c0mmu/a0/n2080 (net)                       3         0.10                0.00       1.92 r
  p0/c0mmu/a0/U1026/Y (NAND2X4M)                                    0.35      0.33       2.24 f
  p0/c0mmu/a0/ahbo_HWDATA__8__BAR (net)         1         0.04                0.00       2.24 f
  p0/c0mmu/a0/ahbo_HWDATA__8__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.24 f
  n10811 (net)                                            0.04                0.00       2.24 f
  U1009/Y (INVX16M)                                                 0.50      0.37       2.62 r
  ahbo_HWDATA__8_ (net)                         1         0.23                0.00       2.62 r
  ahbo_HWDATA__8_ (out)                                             0.50      0.00       2.62 r
  data arrival time                                                                      2.62

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.62
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.27


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__9_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U866/Y (BUFX12M)                                      0.47      0.39       1.54 r
  p0/c0mmu/a0/n2086 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U906/Y (BUFX8M)                                       0.42      0.38       1.92 r
  p0/c0mmu/a0/n2080 (net)                       3         0.10                0.00       1.92 r
  p0/c0mmu/a0/U1030/Y (NAND2X4M)                                    0.35      0.33       2.24 f
  p0/c0mmu/a0/ahbo_HWDATA__9__BAR (net)         1         0.04                0.00       2.24 f
  p0/c0mmu/a0/ahbo_HWDATA__9__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.24 f
  n10810 (net)                                            0.04                0.00       2.24 f
  U1010/Y (INVX16M)                                                 0.50      0.37       2.62 r
  ahbo_HWDATA__9_ (net)                         1         0.23                0.00       2.62 r
  ahbo_HWDATA__9_ (out)                                             0.50      0.00       2.62 r
  data arrival time                                                                      2.62

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.62
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.27


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__10_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U866/Y (BUFX12M)                                      0.47      0.39       1.54 r
  p0/c0mmu/a0/n2086 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U906/Y (BUFX8M)                                       0.42      0.38       1.92 r
  p0/c0mmu/a0/n2080 (net)                       3         0.10                0.00       1.92 r
  p0/c0mmu/a0/U1028/Y (NAND2X4M)                                    0.35      0.33       2.24 f
  p0/c0mmu/a0/ahbo_HWDATA__10__BAR (net)        1         0.04                0.00       2.24 f
  p0/c0mmu/a0/ahbo_HWDATA__10__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.24 f
  n10809 (net)                                            0.04                0.00       2.24 f
  U1011/Y (INVX16M)                                                 0.50      0.37       2.62 r
  ahbo_HWDATA__10_ (net)                        1         0.23                0.00       2.62 r
  ahbo_HWDATA__10_ (out)                                            0.50      0.00       2.62 r
  data arrival time                                                                      2.62

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.62
  ----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                      -0.27


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__23_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U865/Y (BUFX12M)                                      0.48      0.40       1.54 r
  p0/c0mmu/a0/n2085 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U1118/Y (NAND2X4M)                                    0.36      0.34       1.88 f
  p0/c0mmu/a0/ahbo_HWDATA__23__BAR (net)        1         0.04                0.00       1.88 f
  p0/c0mmu/a0/ahbo_HWDATA__23__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       1.88 f
  n10799 (net)                                            0.04                0.00       1.88 f
  U1021/Y (INVX16M)                                                 0.50      0.38       2.26 r
  ahbo_HWDATA__23_ (net)                        1         0.23                0.00       2.26 r
  ahbo_HWDATA__23_ (out)                                            0.50      0.00       2.26 r
  data arrival time                                                                      2.26

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.26
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.09


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__29_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U865/Y (BUFX12M)                                      0.48      0.40       1.54 r
  p0/c0mmu/a0/n2085 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U1121/Y (NAND2X4M)                                    0.36      0.34       1.88 f
  p0/c0mmu/a0/ahbo_HWDATA__29__BAR (net)        1         0.04                0.00       1.88 f
  p0/c0mmu/a0/ahbo_HWDATA__29__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       1.88 f
  n10793 (net)                                            0.04                0.00       1.88 f
  U1027/Y (INVX16M)                                                 0.50      0.38       2.26 r
  ahbo_HWDATA__29_ (net)                        1         0.23                0.00       2.26 r
  ahbo_HWDATA__29_ (out)                                            0.50      0.00       2.26 r
  data arrival time                                                                      2.26

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.26
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.09


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__30_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U865/Y (BUFX12M)                                      0.48      0.40       1.54 r
  p0/c0mmu/a0/n2085 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U1120/Y (NAND2X4M)                                    0.36      0.34       1.88 f
  p0/c0mmu/a0/ahbo_HWDATA__30__BAR (net)        1         0.04                0.00       1.88 f
  p0/c0mmu/a0/ahbo_HWDATA__30__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       1.88 f
  n10792 (net)                                            0.04                0.00       1.88 f
  U1028/Y (INVX16M)                                                 0.50      0.38       2.26 r
  ahbo_HWDATA__30_ (net)                        1         0.23                0.00       2.26 r
  ahbo_HWDATA__30_ (out)                                            0.50      0.00       2.26 r
  data arrival time                                                                      2.26

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.26
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.09


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__31_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U865/Y (BUFX12M)                                      0.48      0.40       1.54 r
  p0/c0mmu/a0/n2085 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U1119/Y (NAND2X4M)                                    0.36      0.34       1.88 f
  p0/c0mmu/a0/ahbo_HWDATA__31__BAR (net)        1         0.04                0.00       1.88 f
  p0/c0mmu/a0/ahbo_HWDATA__31__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       1.88 f
  n10791 (net)                                            0.04                0.00       1.88 f
  U1029/Y (INVX16M)                                                 0.50      0.38       2.26 r
  ahbo_HWDATA__31_ (net)                        1         0.23                0.00       2.26 r
  ahbo_HWDATA__31_ (out)                                            0.50      0.00       2.26 r
  data arrival time                                                                      2.26

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.26
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.09


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__5_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U866/Y (BUFX12M)                                      0.47      0.39       1.54 r
  p0/c0mmu/a0/n2086 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U1131/Y (NAND2X4M)                                    0.36      0.34       1.88 f
  p0/c0mmu/a0/ahbo_HWDATA__5__BAR (net)         1         0.04                0.00       1.88 f
  p0/c0mmu/a0/ahbo_HWDATA__5__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       1.88 f
  n10813 (net)                                            0.04                0.00       1.88 f
  U1007/Y (INVX16M)                                                 0.50      0.38       2.25 r
  ahbo_HWDATA__5_ (net)                         1         0.23                0.00       2.25 r
  ahbo_HWDATA__5_ (out)                                             0.50      0.00       2.25 r
  data arrival time                                                                      2.25

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.25
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.10


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__6_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U866/Y (BUFX12M)                                      0.47      0.39       1.54 r
  p0/c0mmu/a0/n2086 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U1130/Y (NAND2X4M)                                    0.36      0.34       1.88 f
  p0/c0mmu/a0/ahbo_HWDATA__6__BAR (net)         1         0.04                0.00       1.88 f
  p0/c0mmu/a0/ahbo_HWDATA__6__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       1.88 f
  n10812 (net)                                            0.04                0.00       1.88 f
  U1008/Y (INVX16M)                                                 0.50      0.38       2.25 r
  ahbo_HWDATA__6_ (net)                         1         0.23                0.00       2.25 r
  ahbo_HWDATA__6_ (out)                                             0.50      0.00       2.25 r
  data arrival time                                                                      2.25

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.25
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.10


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__7_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U866/Y (BUFX12M)                                      0.47      0.39       1.54 r
  p0/c0mmu/a0/n2086 (net)                       5         0.16                0.00       1.54 r
  p0/c0mmu/a0/U1129/Y (NAND2X4M)                                    0.36      0.34       1.88 f
  p0/c0mmu/a0/n3211 (net)                       1         0.04                0.00       1.88 f
  p0/c0mmu/a0/U1174/Y (INVX16M)                                     0.50      0.38       2.25 r
  p0/c0mmu/a0/ahbo_HWDATA__7_ (net)             1         0.23                0.00       2.25 r
  p0/c0mmu/a0/ahbo_HWDATA__7_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.25 r
  ahbo_HWDATA__7_ (net)                                   0.23                0.00       2.25 r
  ahbo_HWDATA__7_ (out)                                             0.50      0.00       2.25 r
  data arrival time                                                                      2.25

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.25
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.10


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__11_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U912/Y (BUFX16M)                                      0.44      0.38       1.52 r
  p0/c0mmu/a0/n2083 (net)                       6         0.20                0.00       1.52 r
  p0/c0mmu/a0/U1025/Y (NAND2X4M)                                    0.35      0.33       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__11__BAR (net)        1         0.04                0.00       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__11__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       1.85 f
  n10808 (net)                                            0.04                0.00       1.85 f
  U1012/Y (INVX16M)                                                 0.50      0.38       2.23 r
  ahbo_HWDATA__11_ (net)                        1         0.23                0.00       2.23 r
  ahbo_HWDATA__11_ (out)                                            0.50      0.00       2.23 r
  data arrival time                                                                      2.23

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.23
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.12


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__12_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U912/Y (BUFX16M)                                      0.44      0.38       1.52 r
  p0/c0mmu/a0/n2083 (net)                       6         0.20                0.00       1.52 r
  p0/c0mmu/a0/U1024/Y (NAND2X4M)                                    0.35      0.33       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__12__BAR (net)        1         0.04                0.00       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__12__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       1.85 f
  n10807 (net)                                            0.04                0.00       1.85 f
  U1013/Y (INVX16M)                                                 0.50      0.38       2.23 r
  ahbo_HWDATA__12_ (net)                        1         0.23                0.00       2.23 r
  ahbo_HWDATA__12_ (out)                                            0.50      0.00       2.23 r
  data arrival time                                                                      2.23

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.23
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.12


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__13_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U912/Y (BUFX16M)                                      0.44      0.38       1.52 r
  p0/c0mmu/a0/n2083 (net)                       6         0.20                0.00       1.52 r
  p0/c0mmu/a0/U1023/Y (NAND2X4M)                                    0.35      0.33       1.85 f
  p0/c0mmu/a0/n3217 (net)                       1         0.04                0.00       1.85 f
  p0/c0mmu/a0/U1112/Y (INVX16M)                                     0.50      0.38       2.23 r
  p0/c0mmu/a0/ahbo_HWDATA__13_ (net)            1         0.23                0.00       2.23 r
  p0/c0mmu/a0/ahbo_HWDATA__13_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.23 r
  ahbo_HWDATA__13_ (net)                                  0.23                0.00       2.23 r
  ahbo_HWDATA__13_ (out)                                            0.50      0.00       2.23 r
  data arrival time                                                                      2.23

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.23
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.12


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__14_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U912/Y (BUFX16M)                                      0.44      0.38       1.52 r
  p0/c0mmu/a0/n2083 (net)                       6         0.20                0.00       1.52 r
  p0/c0mmu/a0/U1117/Y (NAND2X4M)                                    0.35      0.33       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__14__BAR (net)        1         0.04                0.00       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__14__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       1.85 f
  n10806 (net)                                            0.04                0.00       1.85 f
  U1014/Y (INVX16M)                                                 0.50      0.38       2.23 r
  ahbo_HWDATA__14_ (net)                        1         0.23                0.00       2.23 r
  ahbo_HWDATA__14_ (out)                                            0.50      0.00       2.23 r
  data arrival time                                                                      2.23

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.23
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.12


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__15_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U912/Y (BUFX16M)                                      0.44      0.38       1.52 r
  p0/c0mmu/a0/n2083 (net)                       6         0.20                0.00       1.52 r
  p0/c0mmu/a0/U1125/Y (NAND2X4M)                                    0.35      0.33       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__15__BAR (net)        1         0.04                0.00       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__15__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       1.85 f
  n10805 (net)                                            0.04                0.00       1.85 f
  U1015/Y (INVX16M)                                                 0.50      0.38       2.23 r
  ahbo_HWDATA__15_ (net)                        1         0.23                0.00       2.23 r
  ahbo_HWDATA__15_ (out)                                            0.50      0.00       2.23 r
  data arrival time                                                                      2.23

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.23
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.12


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__16_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U912/Y (BUFX16M)                                      0.44      0.38       1.52 r
  p0/c0mmu/a0/n2083 (net)                       6         0.20                0.00       1.52 r
  p0/c0mmu/a0/U1124/Y (NAND2X4M)                                    0.35      0.33       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__16__BAR (net)        1         0.04                0.00       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__16__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       1.85 f
  n10804 (net)                                            0.04                0.00       1.85 f
  U1016/Y (INVX16M)                                                 0.50      0.38       2.23 r
  ahbo_HWDATA__16_ (net)                        1         0.23                0.00       2.23 r
  ahbo_HWDATA__16_ (out)                                            0.50      0.00       2.23 r
  data arrival time                                                                      2.23

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.23
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.12


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__17_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U910/Y (BUFX16M)                                      0.44      0.38       1.52 r
  p0/c0mmu/a0/n2084 (net)                       6         0.20                0.00       1.52 r
  p0/c0mmu/a0/U1123/Y (NAND2X4M)                                    0.35      0.33       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__17__BAR (net)        1         0.04                0.00       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__17__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       1.85 f
  n10803 (net)                                            0.04                0.00       1.85 f
  U1017/Y (INVX16M)                                                 0.50      0.38       2.23 r
  ahbo_HWDATA__17_ (net)                        1         0.23                0.00       2.23 r
  ahbo_HWDATA__17_ (out)                                            0.50      0.00       2.23 r
  data arrival time                                                                      2.23

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.23
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.12


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__18_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U910/Y (BUFX16M)                                      0.44      0.38       1.52 r
  p0/c0mmu/a0/n2084 (net)                       6         0.20                0.00       1.52 r
  p0/c0mmu/a0/U1127/Y (NAND2X4M)                                    0.35      0.33       1.85 f
  p0/c0mmu/a0/n3222 (net)                       1         0.04                0.00       1.85 f
  p0/c0mmu/a0/U1173/Y (INVX16M)                                     0.50      0.38       2.23 r
  p0/c0mmu/a0/ahbo_HWDATA__18_ (net)            1         0.23                0.00       2.23 r
  p0/c0mmu/a0/ahbo_HWDATA__18_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.23 r
  ahbo_HWDATA__18_ (net)                                  0.23                0.00       2.23 r
  ahbo_HWDATA__18_ (out)                                            0.50      0.00       2.23 r
  data arrival time                                                                      2.23

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.23
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.12


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__19_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U910/Y (BUFX16M)                                      0.44      0.38       1.52 r
  p0/c0mmu/a0/n2084 (net)                       6         0.20                0.00       1.52 r
  p0/c0mmu/a0/U1126/Y (NAND2X4M)                                    0.35      0.33       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__19__BAR (net)        1         0.04                0.00       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__19__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       1.85 f
  n10802 (net)                                            0.04                0.00       1.85 f
  U1018/Y (INVX16M)                                                 0.50      0.38       2.23 r
  ahbo_HWDATA__19_ (net)                        1         0.23                0.00       2.23 r
  ahbo_HWDATA__19_ (out)                                            0.50      0.00       2.23 r
  data arrival time                                                                      2.23

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.23
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.12


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__20_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U910/Y (BUFX16M)                                      0.44      0.38       1.52 r
  p0/c0mmu/a0/n2084 (net)                       6         0.20                0.00       1.52 r
  p0/c0mmu/a0/U1022/Y (NAND2X4M)                                    0.35      0.33       1.85 f
  p0/c0mmu/a0/n3224 (net)                       1         0.04                0.00       1.85 f
  p0/c0mmu/a0/U1109/Y (INVX16M)                                     0.50      0.38       2.23 r
  p0/c0mmu/a0/ahbo_HWDATA__20_ (net)            1         0.23                0.00       2.23 r
  p0/c0mmu/a0/ahbo_HWDATA__20_ (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       2.23 r
  ahbo_HWDATA__20_ (net)                                  0.23                0.00       2.23 r
  ahbo_HWDATA__20_ (out)                                            0.50      0.00       2.23 r
  data arrival time                                                                      2.23

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.23
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.12


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__21_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U910/Y (BUFX16M)                                      0.44      0.38       1.52 r
  p0/c0mmu/a0/n2084 (net)                       6         0.20                0.00       1.52 r
  p0/c0mmu/a0/U1021/Y (NAND2X4M)                                    0.35      0.33       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__21__BAR (net)        1         0.04                0.00       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__21__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       1.85 f
  n10801 (net)                                            0.04                0.00       1.85 f
  U1019/Y (INVX16M)                                                 0.50      0.38       2.23 r
  ahbo_HWDATA__21_ (net)                        1         0.23                0.00       2.23 r
  ahbo_HWDATA__21_ (out)                                            0.50      0.00       2.23 r
  data arrival time                                                                      2.23

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.23
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.12


  Startpoint: p0/c0mmu/a0/r_reg_BO__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ahbo_HWDATA__22_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  leon3s             smic90ll_wl30         scmetro_smic90ll_rvt_ss_1p08v_125c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  p0/c0mmu/a0/r_reg_BO__1_/CK (EDFFTRX4M)                           0.30      0.00 #     0.00 r
  p0/c0mmu/a0/r_reg_BO__1_/QN (EDFFTRX4M)                           0.30      0.61       0.61 r
  p0/c0mmu/a0/n24 (net)                         1         0.04                0.00       0.61 r
  p0/c0mmu/a0/U1497/Y (BUFX24M)                                     0.17      0.21       0.82 r
  p0/c0mmu/a0/n854 (net)                        3         0.10                0.00       0.82 r
  p0/c0mmu/a0/U501/Y (OR2X12M)                                      0.40      0.32       1.14 r
  p0/c0mmu/a0/n340 (net)                        4         0.14                0.00       1.14 r
  p0/c0mmu/a0/U910/Y (BUFX16M)                                      0.44      0.38       1.52 r
  p0/c0mmu/a0/n2084 (net)                       6         0.20                0.00       1.52 r
  p0/c0mmu/a0/U1036/Y (NAND2X4M)                                    0.35      0.33       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__22__BAR (net)        1         0.04                0.00       1.85 f
  p0/c0mmu/a0/ahbo_HWDATA__22__BAR (mmu_acache_hindex0_ilinesize4_cached0_clk2x0_scantest0)
                                                                              0.00       1.85 f
  n10800 (net)                                            0.04                0.00       1.85 f
  U1020/Y (INVX16M)                                                 0.50      0.38       2.23 r
  ahbo_HWDATA__22_ (net)                        1         0.23                0.00       2.23 r
  ahbo_HWDATA__22_ (out)                                            0.50      0.00       2.23 r
  data arrival time                                                                      2.23

  clock clk (rise edge)                                                       5.00       5.00
  clock network delay (ideal)                                                 0.00       5.00
  clock uncertainty                                                          -0.15       4.85
  output external delay                                                      -2.50       2.35
  data required time                                                                     2.35
  ----------------------------------------------------------------------------------------------
  data required time                                                                     2.35
  data arrival time                                                                     -2.23
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.12


1
