Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: PS2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PS2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PS2"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : PS2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\X9\v\PS_2_A\PS2\PS2.vhd" into library work
Parsing entity <PS2>.
Parsing architecture <Behavioral> of entity <ps2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <PS2> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PS2>.
    Related source file is "D:\X9\v\PS_2_A\PS2\PS2.vhd".
    Found 1-bit register for signal <DFF1>.
    Found 1-bit register for signal <KDI>.
    Found 1-bit register for signal <DFF2>.
    Found 1-bit register for signal <KCI>.
    Found 11-bit register for signal <shiftRegSig1>.
    Found 10-bit register for signal <shiftRegSig2>.
    Found 8-bit register for signal <WaitReg>.
    Found 13-bit register for signal <clkDiv>.
    Found 13-bit adder for signal <clkDiv[12]_GND_5_o_add_0_OUT> created at line 54.
    Found 16x7-bit Read Only RAM for signal <sseg>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PS2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 1
 13-bit adder                                          : 1
# Registers                                            : 8
 1-bit register                                        : 4
 10-bit register                                       : 1
 11-bit register                                       : 1
 13-bit register                                       : 1
 8-bit register                                        : 1
# Multiplexers                                         : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <PS2>.
The following registers are absorbed into counter <clkDiv>: 1 register on signal <clkDiv>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sseg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <MUXOUT>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sseg>          |          |
    -----------------------------------------------------------------------
Unit <PS2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 1
 13-bit up counter                                     : 1
# Registers                                            : 33
 Flip-Flops                                            : 33
# Multiplexers                                         : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <PS2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PS2, actual ratio is 1.

Final Macro Processing ...

Processing Unit <PS2> :
	Found 4-bit shift register for signal <shiftRegSig2_8>.
Unit <PS2> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PS2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 71
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 12
#      LUT2                        : 1
#      LUT3                        : 12
#      LUT6                        : 15
#      MUXCY                       : 12
#      VCC                         : 1
#      XORCY                       : 13
# FlipFlops/Latches                : 47
#      FD                          : 13
#      FDC                         : 4
#      FDC_1                       : 17
#      FDCE                        : 12
#      FDE                         : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 3
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              47  out of  11440     0%  
 Number of Slice LUTs:                   45  out of   5720     0%  
    Number used as Logic:                44  out of   5720     0%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     66
   Number with an unused Flip Flop:      19  out of     66    28%  
   Number with an unused LUT:            21  out of     66    31%  
   Number of fully used LUT-FF pairs:    26  out of     66    39%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    102    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkDiv_3                           | NONE(DFF2)             | 4     |
KCI                                | BUFG                   | 31    |
CLK                                | BUFGP                  | 13    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.972ns (Maximum Frequency: 167.448MHz)
   Minimum input arrival time before clock: 4.259ns
   Maximum output required time after clock: 7.298ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkDiv_3'
  Clock period: 1.280ns (frequency: 781.250MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.280ns (Levels of Logic = 0)
  Source:            DFF1 (FF)
  Destination:       KDI (FF)
  Source Clock:      clkDiv_3 rising
  Destination Clock: clkDiv_3 rising

  Data Path: DFF1 to KDI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  DFF1 (DFF1)
     FDC:D                     0.074          KDI
    ----------------------------------------
    Total                      1.280ns (0.599ns logic, 0.681ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'KCI'
  Clock period: 5.972ns (frequency: 167.448MHz)
  Total number of paths / destination ports: 110 / 37
-------------------------------------------------------------------------
Delay:               2.986ns (Levels of Logic = 2)
  Source:            shiftRegSig2_4 (FF)
  Destination:       WaitReg_0 (FF)
  Source Clock:      KCI falling
  Destination Clock: KCI rising

  Data Path: shiftRegSig2_4 to WaitReg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            2   0.525   0.954  shiftRegSig2_4 (shiftRegSig2_4)
     LUT3:I0->O            8   0.235   0.944  shiftRegSig2[8]_PWR_5_o_equal_5_o<8>_SW0 (N3)
     LUT6:I5->O            1   0.254   0.000  WaitReg_0_dpot (WaitReg_0_dpot)
     FDCE:D                    0.074          WaitReg_0
    ----------------------------------------
    Total                      2.986ns (1.088ns logic, 1.898ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.301ns (frequency: 434.594MHz)
  Total number of paths / destination ports: 91 / 13
-------------------------------------------------------------------------
Delay:               2.301ns (Levels of Logic = 11)
  Source:            clkDiv_3 (FF)
  Destination:       clkDiv_12 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: clkDiv_3 to clkDiv_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   0.841  clkDiv_3 (clkDiv_3)
     LUT1:I0->O            1   0.254   0.000  Mcount_clkDiv_cy<3>_rt (Mcount_clkDiv_cy<3>_rt)
     MUXCY:S->O            1   0.215   0.000  Mcount_clkDiv_cy<3> (Mcount_clkDiv_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkDiv_cy<4> (Mcount_clkDiv_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkDiv_cy<5> (Mcount_clkDiv_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkDiv_cy<6> (Mcount_clkDiv_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkDiv_cy<7> (Mcount_clkDiv_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkDiv_cy<8> (Mcount_clkDiv_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkDiv_cy<9> (Mcount_clkDiv_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_clkDiv_cy<10> (Mcount_clkDiv_cy<10>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_clkDiv_cy<11> (Mcount_clkDiv_cy<11>)
     XORCY:CI->O           1   0.206   0.000  Mcount_clkDiv_xor<12> (Result<12>)
     FD:D                      0.074          clkDiv_12
    ----------------------------------------
    Total                      2.301ns (1.460ns logic, 0.841ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkDiv_3'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.259ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       DFF2 (FF)
  Destination Clock: clkDiv_3 rising

  Data Path: RST to DFF2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  RST_IBUF (RST_IBUF)
     INV:I->O             33   0.255   1.536  RST_inv1_INV_0 (RST_inv)
     FDC:CLR                   0.459          DFF2
    ----------------------------------------
    Total                      4.259ns (2.042ns logic, 2.217ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'KCI'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              4.259ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       shiftRegSig1_1 (FF)
  Destination Clock: KCI falling

  Data Path: RST to shiftRegSig1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  RST_IBUF (RST_IBUF)
     INV:I->O             33   0.255   1.536  RST_inv1_INV_0 (RST_inv)
     FDC_1:CLR                 0.459          shiftRegSig2_1
    ----------------------------------------
    Total                      4.259ns (2.042ns logic, 2.217ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 30 / 9
-------------------------------------------------------------------------
Offset:              7.298ns (Levels of Logic = 3)
  Source:            clkDiv_12 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      CLK rising

  Data Path: clkDiv_12 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.525   1.326  clkDiv_12 (clkDiv_12)
     LUT3:I0->O            7   0.235   1.365  Mmux_MUXOUT31 (MUXOUT<2>)
     LUT6:I0->O            1   0.254   0.681  Mram_sseg61 (sseg_6_OBUF)
     OBUF:I->O                 2.912          sseg_6_OBUF (sseg<6>)
    ----------------------------------------
    Total                      7.298ns (3.926ns logic, 3.372ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'KCI'
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Offset:              6.861ns (Levels of Logic = 3)
  Source:            WaitReg_2 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      KCI rising

  Data Path: WaitReg_2 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.525   0.874  WaitReg_2 (WaitReg_2)
     LUT3:I1->O            7   0.250   1.365  Mmux_MUXOUT31 (MUXOUT<2>)
     LUT6:I0->O            1   0.254   0.681  Mram_sseg61 (sseg_6_OBUF)
     OBUF:I->O                 2.912          sseg_6_OBUF (sseg<6>)
    ----------------------------------------
    Total                      6.861ns (3.941ns logic, 2.920ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.301|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock KCI
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
KCI            |    3.078|    2.986|    1.820|         |
clkDiv_3       |         |         |    1.280|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkDiv_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkDiv_3       |    1.280|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.20 secs
 
--> 

Total memory usage is 214324 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

