[2021-08-07 17:31:54,325]mapper_test.py:73:[INFO]: run case "cht_comb"
[2021-08-07 17:31:54,326]mapper_test.py:87:[INFO]: run ABC flow...
[2021-08-07 17:31:54,328]mapper_test.py:46:[ERROR]: Failed to run cmd "abc -c "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level""
[2021-08-07 17:31:54,328]mapper_test.py:47:[CRITICAL]: /bin/sh: 1: abc: not found

[2021-09-09 09:05:14,928]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-09 09:05:14,928]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:05:15,246]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; ".

Peak memory: 14536704 bytes

[2021-09-09 09:05:15,247]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:05:15,426]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 35340288 bytes

[2021-09-09 09:05:15,428]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-09 09:05:15,429]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:05:15,472]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :38
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :38
score:100
	Report mapping result:
		klut_size()     :87
		klut.num_gates():38
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 7303168 bytes

[2021-09-09 09:05:15,474]mapper_test.py:220:[INFO]: area: 38 level: 2
[2021-09-09 10:52:28,220]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-09 10:52:28,221]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:52:28,606]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; ".

Peak memory: 14344192 bytes

[2021-09-09 10:52:28,607]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:52:28,792]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 35004416 bytes

[2021-09-09 10:52:28,795]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-09 10:52:28,795]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:52:30,740]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :38
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :38
score:100
	Report mapping result:
		klut_size()     :87
		klut.num_gates():38
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 14708736 bytes

[2021-09-09 10:52:30,742]mapper_test.py:220:[INFO]: area: 38 level: 2
[2021-09-09 12:21:23,515]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-09 12:21:23,515]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:21:23,861]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; ".

Peak memory: 14798848 bytes

[2021-09-09 12:21:23,862]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:21:23,989]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 35037184 bytes

[2021-09-09 12:21:23,992]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-09 12:21:23,992]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:21:25,871]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :38
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :38
score:100
	Report mapping result:
		klut_size()     :87
		klut.num_gates():38
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 14618624 bytes

[2021-09-09 12:21:25,874]mapper_test.py:220:[INFO]: area: 38 level: 2
[2021-09-09 14:45:08,755]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-09 14:45:08,755]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:45:09,096]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; ".

Peak memory: 14495744 bytes

[2021-09-09 14:45:09,097]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:45:09,222]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34729984 bytes

[2021-09-09 14:45:09,224]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-09 14:45:09,225]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:45:11,113]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 14876672 bytes

[2021-09-09 14:45:11,115]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-09 14:47:46,415]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-09 14:47:46,415]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:51:13,618]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-09 14:51:13,618]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:51:13,618]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:51:13,796]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34934784 bytes

[2021-09-09 14:51:13,798]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-09 14:51:13,799]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:51:15,754]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 14745600 bytes

[2021-09-09 14:51:15,756]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-09 15:20:12,979]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-09 15:20:12,979]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:20:12,979]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:20:13,138]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34861056 bytes

[2021-09-09 15:20:13,140]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-09 15:20:13,140]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:20:15,038]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 14811136 bytes

[2021-09-09 15:20:15,040]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-09 15:58:10,620]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-09 15:58:10,620]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:58:10,620]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:58:10,784]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34824192 bytes

[2021-09-09 15:58:10,786]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-09 15:58:10,787]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:58:12,805]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 14778368 bytes

[2021-09-09 15:58:12,808]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-09 16:32:47,429]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-09 16:32:47,430]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:32:47,430]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:32:47,602]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34996224 bytes

[2021-09-09 16:32:47,604]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-09 16:32:47,604]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:32:49,655]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 14778368 bytes

[2021-09-09 16:32:49,657]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-09 17:09:30,184]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-09 17:09:30,184]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:09:30,184]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:09:30,350]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34979840 bytes

[2021-09-09 17:09:30,353]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-09 17:09:30,353]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:09:32,323]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 14704640 bytes

[2021-09-09 17:09:32,325]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-13 23:17:53,377]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-13 23:17:53,382]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:17:53,382]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:17:53,606]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34406400 bytes

[2021-09-13 23:17:53,608]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-13 23:17:53,609]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:17:55,428]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 13959168 bytes

[2021-09-13 23:17:55,430]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-13 23:39:52,488]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-13 23:39:52,489]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:39:52,489]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:39:52,661]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34488320 bytes

[2021-09-13 23:39:52,665]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-13 23:39:52,666]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:39:52,706]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 6934528 bytes

[2021-09-13 23:39:52,709]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-14 08:46:10,249]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-14 08:46:10,249]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:46:10,249]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:46:10,425]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34455552 bytes

[2021-09-14 08:46:10,426]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-14 08:46:10,427]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:46:12,203]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 14757888 bytes

[2021-09-14 08:46:12,205]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-14 09:18:48,400]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-14 09:18:48,400]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:18:48,400]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:18:48,563]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34664448 bytes

[2021-09-14 09:18:48,565]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-14 09:18:48,566]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:18:48,603]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 7241728 bytes

[2021-09-14 09:18:48,606]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-15 15:19:10,850]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-15 15:19:10,851]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:19:10,851]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:19:11,035]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34390016 bytes

[2021-09-15 15:19:11,036]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-15 15:19:11,036]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:19:12,024]mapper_test.py:51:[ERROR]: Failed to run cmd "ifpga -i /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig -v /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v -l /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v -o 1"
[2021-09-15 15:19:12,024]mapper_test.py:52:[CRITICAL]: ifpga: /home/niliwei/tmp/fpga-map-tool/src/iFPGA/include/cut/cut_enumeration.hpp:276: iFPGA::detail::cut_enumeration_impl<Ntk, ComputeTruth, CutData>::cut_enumeration_impl(const Ntk&, const iFPGA::cut_enumeration_params&, iFPGA::cut_enumeration_stats&, iFPGA::network_cuts<Ntk, ComputeTruth, CutData>&) [with Ntk = iFPGA::aig_network; bool ComputeTruth = true; CutData = iFPGA::cut_enumeration_rewrite_cut]: Assertion `ps.cut_limit < cuts.max_cut_num && "cut_limit exceeds the compile-time limit for the maximum number of cuts"' failed.
Aborted (core dumped)

[2021-09-15 15:19:12,027]mapper_test.py:215:[ERROR]: Failed to run ifpga
[2021-09-15 15:21:05,189]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-15 15:21:05,189]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:21:05,190]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:21:05,355]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34766848 bytes

[2021-09-15 15:21:05,357]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-15 15:21:05,358]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:21:06,984]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 15052800 bytes

[2021-09-15 15:21:06,987]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-15 15:22:16,285]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-15 15:22:16,285]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:22:16,285]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:22:16,453]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34377728 bytes

[2021-09-15 15:22:16,455]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-15 15:22:16,455]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:22:18,047]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 15036416 bytes

[2021-09-15 15:22:18,049]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-15 15:52:28,353]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-15 15:52:28,354]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:52:28,354]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:52:28,524]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34480128 bytes

[2021-09-15 15:52:28,526]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-15 15:52:28,527]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:52:28,566]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 7077888 bytes

[2021-09-15 15:52:28,568]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-18 13:52:55,870]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-18 13:52:55,871]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:52:55,871]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:52:56,105]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34537472 bytes

[2021-09-18 13:52:56,107]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-18 13:52:56,107]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:52:57,713]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12128256 bytes

[2021-09-18 13:52:57,715]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-18 16:17:54,198]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-18 16:17:54,199]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:17:54,199]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:17:54,365]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34381824 bytes

[2021-09-18 16:17:54,367]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-18 16:17:54,367]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:17:55,987]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11653120 bytes

[2021-09-18 16:17:55,989]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-22 08:52:40,419]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-22 08:52:40,419]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:52:40,419]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:52:40,593]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34689024 bytes

[2021-09-22 08:52:40,595]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-22 08:52:40,596]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:52:41,399]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11747328 bytes

[2021-09-22 08:52:41,402]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-22 11:16:46,054]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-22 11:16:46,054]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:16:46,054]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:16:46,220]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34656256 bytes

[2021-09-22 11:16:46,222]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-22 11:16:46,222]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:16:47,876]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12230656 bytes

[2021-09-22 11:16:47,879]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-23 16:34:36,211]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-23 16:34:36,211]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:34:36,212]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:34:36,444]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34574336 bytes

[2021-09-23 16:34:36,446]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-23 16:34:36,446]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:34:38,079]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11927552 bytes

[2021-09-23 16:34:38,082]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-23 16:58:43,499]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-23 16:58:43,499]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:58:43,499]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:58:43,673]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34512896 bytes

[2021-09-23 16:58:43,675]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-23 16:58:43,675]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:58:45,381]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12124160 bytes

[2021-09-23 16:58:45,383]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-23 17:19:38,551]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-23 17:19:38,551]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:19:38,552]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:19:38,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34717696 bytes

[2021-09-23 17:19:38,722]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-23 17:19:38,723]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:19:40,361]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:48
		current min depth:0
rewriting!
	current map manager:
		current min nodes:48
		current min depth:0
balancing!
	current map manager:
		current min nodes:48
		current min depth:0
rewriting!
	current map manager:
		current min nodes:48
		current min depth:0
process set_nodes_refs()
process derive_final_mapping()
delay:0
area :0
score:-nan
process set_nodes_refs()
process derive_final_mapping()
delay:0
area :0
score:-nan
	Report mapping result:
		klut_size()     :49
		klut.num_gates():0
		max delay       :0
		max area        :0
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11948032 bytes

[2021-09-23 17:19:40,363]mapper_test.py:220:[INFO]: area: 0 level: 0
[2021-09-23 17:20:59,065]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-23 17:20:59,065]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:20:59,065]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:20:59,238]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34516992 bytes

[2021-09-23 17:20:59,240]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-23 17:20:59,240]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:21:00,911]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11894784 bytes

[2021-09-23 17:21:00,913]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-23 17:36:58,785]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-23 17:36:58,785]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:36:58,785]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:36:58,968]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34508800 bytes

[2021-09-23 17:36:58,970]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-23 17:36:58,970]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:37:00,644]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11993088 bytes

[2021-09-23 17:37:00,647]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-23 17:39:48,939]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-23 17:39:48,940]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:39:48,940]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:39:49,099]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34504704 bytes

[2021-09-23 17:39:49,102]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-23 17:39:49,103]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:39:50,712]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12144640 bytes

[2021-09-23 17:39:50,716]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-23 17:57:28,209]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-23 17:57:28,209]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:57:28,209]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:57:28,380]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34324480 bytes

[2021-09-23 17:57:28,382]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-23 17:57:28,383]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:57:43,293]mapper_test.py:51:[ERROR]: Failed to run cmd "ifpga -i /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig -v /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v -l /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v -o 1"
[2021-09-23 17:57:43,294]mapper_test.py:52:[CRITICAL]: ifpga: /home/niliwei/tmp/fpga-map-tool/src/iFPGA/lib/kitty/include/kitty/operations.hpp:774: void kitty::extend_to_inplace(TT&, const TTFrom&) [with TT = kitty::dynamic_truth_table; TTFrom = kitty::dynamic_truth_table; <template-parameter-1-3> = void]: Assertion `tt.num_vars() >= from.num_vars()' failed.
Aborted (core dumped)

[2021-09-23 17:57:43,296]mapper_test.py:215:[ERROR]: Failed to run ifpga
[2021-09-23 17:59:20,957]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-23 17:59:20,957]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:59:20,957]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:59:21,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34451456 bytes

[2021-09-23 17:59:21,108]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-23 17:59:21,109]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:59:22,768]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11923456 bytes

[2021-09-23 17:59:22,771]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-27 15:44:12,116]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-27 15:44:12,116]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 15:44:12,117]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 15:44:12,302]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34504704 bytes

[2021-09-27 15:44:12,304]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-27 15:44:12,305]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 15:44:12,496]mapper_test.py:51:[ERROR]: Failed to run cmd "ifpga -i /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig -v /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v -l /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v -o 1"
[2021-09-27 15:44:12,496]mapper_test.py:52:[CRITICAL]: ifpga: /home/niliwei/tmp/fpga-map-tool/src/iFPGA/lib/kitty/include/kitty/operations.hpp:774: void kitty::extend_to_inplace(TT&, const TTFrom&) [with TT = kitty::dynamic_truth_table; TTFrom = kitty::dynamic_truth_table; <template-parameter-1-3> = void]: Assertion `tt.num_vars() >= from.num_vars()' failed.
Aborted (core dumped)

[2021-09-27 15:44:12,498]mapper_test.py:215:[ERROR]: Failed to run ifpga
[2021-09-27 15:45:48,793]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-27 15:45:48,793]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 15:45:48,793]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 15:45:48,961]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34545664 bytes

[2021-09-27 15:45:48,963]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-27 15:45:48,964]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 15:45:50,580]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12222464 bytes

[2021-09-27 15:45:50,582]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-27 16:26:24,531]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-27 16:26:24,531]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:26:24,532]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:26:24,686]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34488320 bytes

[2021-09-27 16:26:24,688]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-27 16:26:24,689]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:26:26,354]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12185600 bytes

[2021-09-27 16:26:26,357]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-27 16:26:47,621]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-27 16:26:47,621]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:26:47,621]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:26:47,789]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34770944 bytes

[2021-09-27 16:26:47,792]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-27 16:26:47,792]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:26:49,433]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12382208 bytes

[2021-09-27 16:26:49,435]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-27 17:33:40,043]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-27 17:33:40,043]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:33:40,044]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:33:40,217]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34930688 bytes

[2021-09-27 17:33:40,219]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-27 17:33:40,220]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:33:41,857]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12390400 bytes

[2021-09-27 17:33:41,859]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-28 00:13:05,860]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 00:13:05,861]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 00:13:05,861]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 00:13:06,031]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34451456 bytes

[2021-09-28 00:13:06,033]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 00:13:06,034]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 00:13:07,618]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:48
		current min depth:0
rewriting!
	current map manager:
		current min nodes:48
		current min depth:0
balancing!
	current map manager:
		current min nodes:48
		current min depth:0
rewriting!
	current map manager:
		current min nodes:48
		current min depth:0
process set_nodes_refs()
process derive_final_mapping()
delay:0
area :0
score:-nan
process set_nodes_refs()
process derive_final_mapping()
delay:0
area :0
score:-nan
	Report mapping result:
		klut_size()     :49
		klut.num_gates():0
		max delay       :0
		max area        :0
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11943936 bytes

[2021-09-28 00:13:07,621]mapper_test.py:220:[INFO]: area: 0 level: 0
[2021-09-28 00:15:21,673]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 00:15:21,673]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 00:15:21,673]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 00:15:21,844]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34746368 bytes

[2021-09-28 00:15:21,846]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 00:15:21,847]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 00:15:23,489]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:48
		current min depth:0
rewriting!
	current map manager:
		current min nodes:48
		current min depth:0
balancing!
	current map manager:
		current min nodes:48
		current min depth:0
rewriting!
	current map manager:
		current min nodes:48
		current min depth:0
process set_nodes_refs()
process derive_final_mapping()
delay:0
area :0
score:-nan
process set_nodes_refs()
process derive_final_mapping()
delay:0
area :0
score:-nan
	Report mapping result:
		klut_size()     :49
		klut.num_gates():0
		max delay       :0
		max area        :0
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11993088 bytes

[2021-09-28 00:15:23,491]mapper_test.py:220:[INFO]: area: 0 level: 0
[2021-09-28 00:17:15,502]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 00:17:15,502]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 00:17:15,502]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 00:17:15,654]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34603008 bytes

[2021-09-28 00:17:15,656]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 00:17:15,657]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 00:17:17,225]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12193792 bytes

[2021-09-28 00:17:17,227]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-28 00:19:20,965]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 00:19:20,965]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 00:19:20,965]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 00:19:21,135]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34750464 bytes

[2021-09-28 00:19:21,137]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 00:19:21,137]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 00:19:22,774]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:48
		current min depth:0
rewriting!
	current map manager:
		current min nodes:48
		current min depth:0
balancing!
	current map manager:
		current min nodes:48
		current min depth:0
rewriting!
	current map manager:
		current min nodes:48
		current min depth:0
process set_nodes_refs()
process derive_final_mapping()
delay:0
area :0
score:-nan
process set_nodes_refs()
process derive_final_mapping()
delay:0
area :0
score:-nan
	Report mapping result:
		klut_size()     :49
		klut.num_gates():0
		max delay       :0
		max area        :0
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11935744 bytes

[2021-09-28 00:19:22,776]mapper_test.py:220:[INFO]: area: 0 level: 0
[2021-09-28 00:22:04,278]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 00:22:04,278]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 00:22:04,278]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 00:22:04,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34439168 bytes

[2021-09-28 00:22:04,449]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 00:22:04,450]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 00:22:06,030]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
balancing!
	current map manager:
		current min nodes:196
		current min depth:4
rewriting!
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12300288 bytes

[2021-09-28 00:22:06,032]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-28 01:28:25,621]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 01:28:25,621]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 01:28:25,621]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 01:28:25,791]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34471936 bytes

[2021-09-28 01:28:25,793]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 01:28:25,793]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 01:28:25,978]mapper_test.py:51:[ERROR]: Failed to run cmd "ifpga -i /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig -v /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v -l /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v -o 1"
[2021-09-28 01:28:25,978]mapper_test.py:52:[CRITICAL]: Segmentation fault (core dumped)

[2021-09-28 01:28:25,980]mapper_test.py:215:[ERROR]: Failed to run ifpga
[2021-09-28 01:35:45,542]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 01:35:45,542]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 01:35:45,542]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 01:35:45,693]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34430976 bytes

[2021-09-28 01:35:45,695]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 01:35:45,696]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 01:35:45,714]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:0
	current map manager:
		current min nodes:48
		current min depth:0
process set_nodes_refs()
process derive_final_mapping()
delay:0
area :0
score:-nan
process set_nodes_refs()
process derive_final_mapping()
delay:0
area :0
score:-nan
	Report mapping result:
		klut_size()     :49
		klut.num_gates():0
		max delay       :0
		max area        :0
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 6729728 bytes

[2021-09-28 01:35:45,717]mapper_test.py:220:[INFO]: area: 0 level: 0
[2021-09-28 01:40:53,578]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 01:40:53,578]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 01:40:53,578]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 01:40:53,745]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34340864 bytes

[2021-09-28 01:40:53,748]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 01:40:53,748]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 01:40:55,364]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:0
	current map manager:
		current min nodes:48
		current min depth:0
	current map manager:
		current min nodes:48
		current min depth:0
	current map manager:
		current min nodes:48
		current min depth:0
process set_nodes_refs()
process derive_final_mapping()
delay:0
area :0
score:-nan
process set_nodes_refs()
process derive_final_mapping()
delay:0
area :0
score:-nan
	Report mapping result:
		klut_size()     :49
		klut.num_gates():0
		max delay       :0
		max area        :0
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12046336 bytes

[2021-09-28 01:40:55,367]mapper_test.py:220:[INFO]: area: 0 level: 0
[2021-09-28 01:42:41,282]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 01:42:41,282]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 01:42:41,282]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 01:42:41,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34406400 bytes

[2021-09-28 01:42:41,449]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 01:42:41,450]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 01:42:43,105]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12386304 bytes

[2021-09-28 01:42:43,108]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-28 01:59:50,427]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 01:59:50,427]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 01:59:50,427]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 01:59:50,591]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34549760 bytes

[2021-09-28 01:59:50,593]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 01:59:50,593]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 01:59:52,227]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12382208 bytes

[2021-09-28 01:59:52,229]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-28 02:28:08,373]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 02:28:08,373]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:28:08,373]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:28:08,541]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34549760 bytes

[2021-09-28 02:28:08,543]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 02:28:08,544]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:28:10,088]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:48
		current min depth:0
	current map manager:
		current min nodes:48
		current min depth:0
	current map manager:
		current min nodes:48
		current min depth:0
	current map manager:
		current min nodes:48
		current min depth:0
process set_nodes_refs()
process derive_final_mapping()
delay:0
area :0
score:-nan
process set_nodes_refs()
process derive_final_mapping()
delay:0
area :0
score:-nan
	Report mapping result:
		klut_size()     :49
		klut.num_gates():0
		max delay       :0
		max area        :0
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11993088 bytes

[2021-09-28 02:28:10,091]mapper_test.py:220:[INFO]: area: 0 level: 0
[2021-09-28 02:29:04,786]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 02:29:04,786]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:29:04,786]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:29:04,951]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34553856 bytes

[2021-09-28 02:29:04,953]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 02:29:04,953]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:29:06,551]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12234752 bytes

[2021-09-28 02:29:06,553]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-28 02:29:39,978]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 02:29:39,978]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:29:39,978]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:29:40,143]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34832384 bytes

[2021-09-28 02:29:40,146]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 02:29:40,146]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:29:40,328]mapper_test.py:51:[ERROR]: Failed to run cmd "ifpga -i /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig -v /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v -l /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v -o 1"
[2021-09-28 02:29:40,328]mapper_test.py:52:[CRITICAL]: ifpga: /home/niliwei/tmp/fpga-map-tool/src/iFPGA/lib/mockturtle-master/include/mockturtle/utils/node_map.hpp:129: mockturtle::node_map<T, Ntk, std::vector<Node> >::reference mockturtle::node_map<T, Ntk, std::vector<Node> >::operator[](const node&) [with T = mockturtle::arrival_time_pair<iFPGA::aig_network>; Ntk = iFPGA::aig_network; mockturtle::node_map<T, Ntk, std::vector<Node> >::reference = mockturtle::arrival_time_pair<iFPGA::aig_network>&; mockturtle::node_map<T, Ntk, std::vector<Node> >::node = long unsigned int]: Assertion `ntk.node_to_index( n ) < data->size() && "index out of bounds"' failed.
Aborted (core dumped)

[2021-09-28 02:29:40,331]mapper_test.py:215:[ERROR]: Failed to run ifpga
[2021-09-28 10:39:46,990]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 10:39:46,990]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 10:39:46,990]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 10:39:47,154]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34508800 bytes

[2021-09-28 10:39:47,156]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 10:39:47,157]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 10:39:48,801]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12275712 bytes

[2021-09-28 10:39:48,803]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-28 12:16:31,885]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 12:16:31,885]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 12:16:31,885]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 12:16:32,053]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34660352 bytes

[2021-09-28 12:16:32,055]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 12:16:32,056]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 12:16:33,666]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12365824 bytes

[2021-09-28 12:16:33,669]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-28 12:20:58,406]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 12:20:58,406]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 12:20:58,406]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 12:20:58,570]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34357248 bytes

[2021-09-28 12:20:58,572]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 12:20:58,573]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 12:21:00,229]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12304384 bytes

[2021-09-28 12:21:00,231]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-28 16:39:51,758]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 16:39:51,758]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:39:51,758]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:39:51,923]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34504704 bytes

[2021-09-28 16:39:51,925]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 16:39:51,926]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:39:53,594]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12222464 bytes

[2021-09-28 16:39:53,597]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-09-28 17:18:46,174]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-09-28 17:18:46,174]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:18:46,174]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:18:46,337]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34762752 bytes

[2021-09-28 17:18:46,339]mapper_test.py:156:[INFO]: area: 38 level: 2
[2021-09-28 17:18:46,340]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:18:47,944]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12926976 bytes

[2021-09-28 17:18:47,947]mapper_test.py:220:[INFO]: area: 54 level: 2
[2021-10-09 10:37:05,537]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-09 10:37:05,538]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:37:05,538]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:37:05,761]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34357248 bytes

[2021-10-09 10:37:05,763]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-09 10:37:05,764]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:37:05,823]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 7204864 bytes

[2021-10-09 10:37:05,825]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-09 11:19:46,803]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-09 11:19:46,803]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:19:46,803]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:19:46,965]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34471936 bytes

[2021-10-09 11:19:46,967]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-09 11:19:46,968]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:19:47,004]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 7213056 bytes

[2021-10-09 11:19:47,007]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-09 11:29:06,288]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-09 11:29:06,288]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:29:06,288]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:29:06,446]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34598912 bytes

[2021-10-09 11:29:06,448]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-09 11:29:06,448]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:29:08,198]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11427840 bytes

[2021-10-09 11:29:08,201]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-09 16:28:17,899]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-09 16:28:17,900]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:28:17,900]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:28:18,061]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34603008 bytes

[2021-10-09 16:28:18,063]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-09 16:28:18,063]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:28:18,951]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11087872 bytes

[2021-10-09 16:28:18,954]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-09 16:45:28,227]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-09 16:45:28,227]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:45:28,227]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:45:28,388]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34705408 bytes

[2021-10-09 16:45:28,390]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-09 16:45:28,391]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:45:29,291]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11276288 bytes

[2021-10-09 16:45:29,293]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-12 10:49:33,998]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-12 10:49:34,003]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:49:34,003]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:49:34,238]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34385920 bytes

[2021-10-12 10:49:34,240]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-12 10:49:34,240]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:49:36,016]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 10862592 bytes

[2021-10-12 10:49:36,018]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-12 11:13:40,028]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-12 11:13:40,028]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:13:40,028]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:13:40,186]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34566144 bytes

[2021-10-12 11:13:40,188]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-12 11:13:40,189]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:13:40,249]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 6950912 bytes

[2021-10-12 11:13:40,252]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-12 13:25:00,006]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-12 13:25:00,006]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:25:00,006]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:25:00,174]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34447360 bytes

[2021-10-12 13:25:00,176]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-12 13:25:00,177]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:25:01,900]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11075584 bytes

[2021-10-12 13:25:01,903]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-12 14:55:35,935]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-12 14:55:35,935]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:55:35,936]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:55:36,095]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34430976 bytes

[2021-10-12 14:55:36,097]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-12 14:55:36,098]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:55:37,817]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11431936 bytes

[2021-10-12 14:55:37,819]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-12 18:40:08,327]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-12 18:40:08,328]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:40:08,328]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:40:08,485]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34672640 bytes

[2021-10-12 18:40:08,488]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-12 18:40:08,489]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:40:10,281]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12025856 bytes

[2021-10-12 18:40:10,283]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-18 11:33:37,034]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-18 11:33:37,039]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:33:37,039]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:33:37,259]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34377728 bytes

[2021-10-18 11:33:37,261]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-18 11:33:37,262]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:33:39,031]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12132352 bytes

[2021-10-18 11:33:39,034]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-18 12:02:29,994]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-18 12:02:29,994]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:29,995]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:30,165]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34680832 bytes

[2021-10-18 12:02:30,167]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-18 12:02:30,168]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:30,201]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 6082560 bytes

[2021-10-18 12:02:30,203]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-19 14:09:35,098]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-19 14:09:35,099]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:09:35,099]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:09:35,338]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34406400 bytes

[2021-10-19 14:09:35,340]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-19 14:09:35,341]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:09:35,363]mapper_test.py:51:[ERROR]: Failed to run cmd "ifpga -i /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig -v /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v -l /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v -o 1"
[2021-10-19 14:09:35,363]mapper_test.py:52:[CRITICAL]: [e] input names do not partition all inputs
[e] output names do not partition all outputs

[2021-10-19 14:09:35,366]mapper_test.py:224:[INFO]: area: 0 level: 0
[2021-10-19 14:10:27,581]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-19 14:10:27,581]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:27,581]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:27,742]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34590720 bytes

[2021-10-19 14:10:27,744]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-19 14:10:27,745]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:27,767]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 5922816 bytes

[2021-10-19 14:10:27,769]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-22 13:28:28,907]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-22 13:28:28,907]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:28:28,907]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:28:29,130]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34496512 bytes

[2021-10-22 13:28:29,132]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-22 13:28:29,133]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:28:29,229]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 9019392 bytes

[2021-10-22 13:28:29,231]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-22 13:49:21,949]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-22 13:49:21,949]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:49:21,949]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:49:22,108]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34349056 bytes

[2021-10-22 13:49:22,110]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-22 13:49:22,111]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:49:22,209]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 8867840 bytes

[2021-10-22 13:49:22,211]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-22 14:00:48,829]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-22 14:00:48,829]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:00:48,829]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:00:48,988]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34660352 bytes

[2021-10-22 14:00:48,991]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-22 14:00:48,991]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:00:49,012]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 6053888 bytes

[2021-10-22 14:00:49,015]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-22 14:04:09,426]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-22 14:04:09,426]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:09,426]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:09,583]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34353152 bytes

[2021-10-22 14:04:09,585]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-22 14:04:09,586]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:09,608]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 5873664 bytes

[2021-10-22 14:04:09,610]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-23 13:23:11,074]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-23 13:23:11,074]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:23:11,074]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:23:11,244]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34828288 bytes

[2021-10-23 13:23:11,246]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-23 13:23:11,247]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:23:19,405]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :44
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12640256 bytes

[2021-10-23 13:23:19,408]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-23 13:23:50,064]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-23 13:23:50,064]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:23:50,064]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:23:50,230]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34488320 bytes

[2021-10-23 13:23:50,232]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-23 13:23:50,233]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:23:51,879]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :44
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12017664 bytes

[2021-10-23 13:23:51,882]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-24 17:35:02,469]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-24 17:35:02,470]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:35:02,470]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:35:02,627]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34496512 bytes

[2021-10-24 17:35:02,628]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-24 17:35:02,629]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:35:04,325]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :44
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12128256 bytes

[2021-10-24 17:35:04,327]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-24 17:55:28,444]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-24 17:55:28,444]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:55:28,444]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:55:28,608]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34492416 bytes

[2021-10-24 17:55:28,610]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-24 17:55:28,611]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:55:30,249]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
	current map manager:
		current min nodes:196
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :54
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12120064 bytes

[2021-10-24 17:55:30,250]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-26 10:24:01,211]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-26 10:24:01,211]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:01,211]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:01,432]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34721792 bytes

[2021-10-26 10:24:01,433]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-26 10:24:01,434]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:01,463]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	current map manager:
		current min nodes:196
		current min depth:4
	Report mapping result:
		klut_size()     :88
		klut.num_gates():39
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 5894144 bytes

[2021-10-26 10:24:01,464]mapper_test.py:224:[INFO]: area: 39 level: 2
[2021-10-26 10:52:41,994]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-26 10:52:41,994]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:52:41,994]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:52:42,155]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34361344 bytes

[2021-10-26 10:52:42,157]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-26 10:52:42,158]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:52:43,897]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :88
		klut.num_gates():39
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11952128 bytes

[2021-10-26 10:52:43,900]mapper_test.py:224:[INFO]: area: 39 level: 2
[2021-10-26 11:14:30,329]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-26 11:14:30,330]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:14:30,330]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:14:30,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34496512 bytes

[2021-10-26 11:14:30,491]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-26 11:14:30,491]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:14:32,201]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :88
		klut.num_gates():39
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 12058624 bytes

[2021-10-26 11:14:32,204]mapper_test.py:224:[INFO]: area: 39 level: 2
[2021-10-26 12:12:35,006]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-26 12:12:35,006]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:12:35,006]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:12:35,181]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34488320 bytes

[2021-10-26 12:12:35,183]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-26 12:12:35,184]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:12:36,971]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 11862016 bytes

[2021-10-26 12:12:36,972]mapper_test.py:224:[INFO]: area: 54 level: 2
[2021-10-26 14:11:40,857]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-26 14:11:40,857]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:11:40,857]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:11:41,019]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34742272 bytes

[2021-10-26 14:11:41,021]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-26 14:11:41,021]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:11:41,044]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :88
		klut.num_gates():39
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 5820416 bytes

[2021-10-26 14:11:41,046]mapper_test.py:224:[INFO]: area: 39 level: 2
[2021-10-29 16:08:42,841]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-10-29 16:08:42,842]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:08:42,843]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:08:43,061]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34320384 bytes

[2021-10-29 16:08:43,064]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-10-29 16:08:43,064]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:08:43,099]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :125
		klut.num_gates():76
		max delay       :3
		max area        :76
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
Peak memory: 5918720 bytes

[2021-10-29 16:08:43,101]mapper_test.py:224:[INFO]: area: 76 level: 3
[2021-11-03 09:39:03,665]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-03 09:39:03,666]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:39:03,666]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:39:03,888]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34308096 bytes

[2021-11-03 09:39:03,890]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-03 09:39:03,891]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:39:03,934]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :125
		klut.num_gates():76
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig_output.v

[2021-11-03 09:39:03,937]mapper_test.py:226:[INFO]: area: 76 level: 2
[2021-11-03 09:44:42,956]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-03 09:44:42,956]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:44:42,956]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:44:43,122]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34336768 bytes

[2021-11-03 09:44:43,124]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-03 09:44:43,125]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:44:43,154]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :125
		klut.num_gates():76
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig_output.v

[2021-11-03 09:44:43,156]mapper_test.py:226:[INFO]: area: 76 level: 2
[2021-11-03 09:48:57,031]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-03 09:48:57,032]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:48:57,032]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:48:57,198]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34570240 bytes

[2021-11-03 09:48:57,200]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-03 09:48:57,201]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:48:57,243]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :125
		klut.num_gates():76
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig_output.v
	Peak memory: 6008832 bytes

[2021-11-03 09:48:57,246]mapper_test.py:226:[INFO]: area: 76 level: 2
[2021-11-03 09:49:40,509]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-03 09:49:40,509]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:49:40,509]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:49:40,688]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34807808 bytes

[2021-11-03 09:49:40,690]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-03 09:49:40,691]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:49:40,725]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :125
		klut.num_gates():76
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig_output.v
	Peak memory: 6111232 bytes

[2021-11-03 09:49:40,728]mapper_test.py:226:[INFO]: area: 76 level: 2
[2021-11-03 10:01:39,517]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-03 10:01:39,518]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:01:39,518]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:01:39,677]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34394112 bytes

[2021-11-03 10:01:39,679]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-03 10:01:39,680]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:01:39,711]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :125
		klut.num_gates():76
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig_output.v
	Peak memory: 6217728 bytes

[2021-11-03 10:01:39,714]mapper_test.py:226:[INFO]: area: 76 level: 2
[2021-11-03 13:41:40,230]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-03 13:41:40,234]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:41:40,235]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:41:40,393]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34525184 bytes

[2021-11-03 13:41:40,395]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-03 13:41:40,396]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:41:40,427]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :125
		klut.num_gates():76
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig_output.v
	Peak memory: 6160384 bytes

[2021-11-03 13:41:40,430]mapper_test.py:226:[INFO]: area: 76 level: 2
[2021-11-03 13:47:55,389]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-03 13:47:55,389]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:47:55,389]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:47:55,549]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34689024 bytes

[2021-11-03 13:47:55,551]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-03 13:47:55,552]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:47:55,594]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :125
		klut.num_gates():76
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig_output.v
	Peak memory: 6045696 bytes

[2021-11-03 13:47:55,597]mapper_test.py:226:[INFO]: area: 76 level: 2
[2021-11-04 15:54:46,105]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-04 15:54:46,105]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:54:46,106]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:54:46,327]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34222080 bytes

[2021-11-04 15:54:46,329]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-04 15:54:46,330]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:54:46,366]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :88
		klut.num_gates():39
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig_output.v
	Peak memory: 6070272 bytes

[2021-11-04 15:54:46,368]mapper_test.py:226:[INFO]: area: 39 level: 2
[2021-11-04 16:23:09,831]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-04 16:23:09,832]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 16:23:09,832]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 16:23:10,053]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34754560 bytes

[2021-11-04 16:23:10,055]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-04 16:23:10,056]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 16:23:10,099]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :88
		klut.num_gates():39
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig_output.v
	Peak memory: 5984256 bytes

[2021-11-04 16:23:10,101]mapper_test.py:230:[INFO]: area: 39 level: 2
[2021-11-04 16:28:44,335]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-04 16:28:44,336]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 16:28:44,336]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 16:28:44,556]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34480128 bytes

[2021-11-04 16:28:44,558]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-04 16:28:44,558]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 16:28:44,602]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :88
		klut.num_gates():39
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig_output.v
	Peak memory: 6012928 bytes

[2021-11-04 16:28:44,604]mapper_test.py:230:[INFO]: area: 39 level: 2
[2021-11-04 16:34:41,482]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-04 16:34:41,482]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 16:34:41,482]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 16:34:41,659]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34443264 bytes

[2021-11-04 16:34:41,661]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-04 16:34:41,662]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 16:34:41,708]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :88
		klut.num_gates():39
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig_output.v
	Peak memory: 5992448 bytes

[2021-11-04 16:34:41,710]mapper_test.py:230:[INFO]: area: 39 level: 2
[2021-11-04 17:06:42,949]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-04 17:06:42,950]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 17:06:42,950]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 17:06:43,313]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34439168 bytes

[2021-11-04 17:06:43,315]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-04 17:06:43,316]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 17:06:43,362]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
Mapping time: 0.002256 secs
Mapping time: 0.002255 secs
	Report mapping result:
		klut_size()     :88
		klut.num_gates():39
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig_output.v
	Peak memory: 6066176 bytes

[2021-11-04 17:06:43,366]mapper_test.py:230:[INFO]: area: 39 level: 2
[2021-11-16 12:26:43,314]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-16 12:26:43,315]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:26:43,315]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:26:43,535]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34582528 bytes

[2021-11-16 12:26:43,537]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-16 12:26:43,538]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:26:43,565]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
Mapping time: 0.002302 secs
	Report mapping result:
		klut_size()     :88
		klut.num_gates():39
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
	Peak memory: 6033408 bytes

[2021-11-16 12:26:43,566]mapper_test.py:228:[INFO]: area: 39 level: 2
[2021-11-16 14:15:38,198]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-16 14:15:38,198]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:15:38,198]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:15:38,374]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34455552 bytes

[2021-11-16 14:15:38,376]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-16 14:15:38,377]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:15:38,410]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
Mapping time: 0.002341 secs
	Report mapping result:
		klut_size()     :88
		klut.num_gates():39
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
	Peak memory: 5988352 bytes

[2021-11-16 14:15:38,413]mapper_test.py:228:[INFO]: area: 39 level: 2
[2021-11-16 14:21:57,498]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-16 14:21:57,498]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:21:57,498]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:21:57,657]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34336768 bytes

[2021-11-16 14:21:57,659]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-16 14:21:57,660]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:21:57,681]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
Mapping time: 0.001893 secs
	Report mapping result:
		klut_size()     :88
		klut.num_gates():39
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
	Peak memory: 6057984 bytes

[2021-11-16 14:21:57,683]mapper_test.py:228:[INFO]: area: 39 level: 2
[2021-11-16 14:28:11,446]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-16 14:28:11,447]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:28:11,447]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:28:11,605]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34467840 bytes

[2021-11-16 14:28:11,608]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-16 14:28:11,609]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:28:11,629]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
best size: 54
curr size: 54
best size: 45
curr size: 45
best size: 38
curr size: 38
Mapping time: 0.001816 secs
	Report mapping result:
		klut_size()     :88
		klut.num_gates():39
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
	Peak memory: 5947392 bytes

[2021-11-16 14:28:11,631]mapper_test.py:228:[INFO]: area: 39 level: 2
[2021-11-17 16:34:35,847]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-17 16:34:35,848]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:34:35,848]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:34:36,035]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34562048 bytes

[2021-11-17 16:34:36,038]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-17 16:34:36,038]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:34:36,061]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
Mapping time: 0.002078 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():38
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
	Peak memory: 5984256 bytes

[2021-11-17 16:34:36,063]mapper_test.py:228:[INFO]: area: 38 level: 2
[2021-11-18 09:39:51,892]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-18 09:39:51,893]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 09:39:51,893]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 09:39:52,057]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34500608 bytes

[2021-11-18 09:39:52,059]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-18 09:39:52,060]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 09:39:52,260]mapper_test.py:51:[ERROR]: Failed to run cmd "ifpga -i "/home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig" -c "consumer_config.yaml" -v "/home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v""
[2021-11-18 09:39:52,261]mapper_test.py:52:[CRITICAL]: Segmentation fault (core dumped)

[2021-11-18 09:39:52,263]mapper_test.py:223:[ERROR]: Failed to run ifpga
[2021-11-18 10:17:00,701]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-18 10:17:00,706]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:00,706]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:00,864]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34537472 bytes

[2021-11-18 10:17:00,866]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-18 10:17:00,867]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:00,891]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
Mapping time: 0.00477 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():38
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
	Peak memory: 6230016 bytes

[2021-11-18 10:17:00,893]mapper_test.py:228:[INFO]: area: 38 level: 2
[2021-11-23 16:09:51,272]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-23 16:09:51,273]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:09:51,273]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:09:51,497]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34664448 bytes

[2021-11-23 16:09:51,499]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-23 16:09:51,500]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:09:51,535]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
Mapping time: 0.005077 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():38
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
	Peak memory: 6074368 bytes

[2021-11-23 16:09:51,537]mapper_test.py:228:[INFO]: area: 38 level: 2
[2021-11-23 16:40:48,894]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-23 16:40:48,894]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:40:48,894]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:40:49,053]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34500608 bytes

[2021-11-23 16:40:49,055]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-23 16:40:49,056]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:40:49,081]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
Mapping time: 0.004484 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():38
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
	Peak memory: 6152192 bytes

[2021-11-23 16:40:49,084]mapper_test.py:228:[INFO]: area: 38 level: 2
[2021-11-24 11:37:40,250]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-24 11:37:40,250]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:37:40,250]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:37:40,409]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34529280 bytes

[2021-11-24 11:37:40,411]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-24 11:37:40,412]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:37:40,441]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
Mapping time: 0.000186 secs
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
	Peak memory: 6172672 bytes

[2021-11-24 11:37:40,444]mapper_test.py:228:[INFO]: area: 54 level: 2
[2021-11-24 12:00:55,162]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-24 12:00:55,162]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:00:55,162]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:00:55,318]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34877440 bytes

[2021-11-24 12:00:55,320]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-24 12:00:55,321]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:00:55,341]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
Mapping time: 0.000115 secs
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
	Peak memory: 6176768 bytes

[2021-11-24 12:00:55,343]mapper_test.py:228:[INFO]: area: 54 level: 2
[2021-11-24 12:04:21,490]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-24 12:04:21,490]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:21,490]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:21,647]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34664448 bytes

[2021-11-24 12:04:21,649]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-24 12:04:21,650]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:21,671]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
Mapping time: 0.002294 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():38
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
	Peak memory: 6017024 bytes

[2021-11-24 12:04:21,674]mapper_test.py:228:[INFO]: area: 38 level: 2
[2021-11-24 12:10:13,937]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-24 12:10:13,937]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:13,938]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:14,098]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34201600 bytes

[2021-11-24 12:10:14,100]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-24 12:10:14,101]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:14,118]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00057 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():38
		max delay       :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
	Peak memory: 6139904 bytes

[2021-11-24 12:10:14,119]mapper_test.py:228:[INFO]: area: 38 level: 2
[2021-11-24 12:56:20,062]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-24 12:56:20,062]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:20,062]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:20,223]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34779136 bytes

[2021-11-24 12:56:20,225]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-24 12:56:20,226]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:20,248]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
Mapping time: 0.00161 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():38
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
	Peak memory: 5873664 bytes

[2021-11-24 12:56:20,251]mapper_test.py:228:[INFO]: area: 38 level: 2
[2021-11-24 13:00:13,062]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-24 13:00:13,062]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:00:13,062]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:00:13,220]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34381824 bytes

[2021-11-24 13:00:13,222]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-24 13:00:13,223]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:00:14,878]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
Mapping time: 0.00146 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():38
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
	Peak memory: 11603968 bytes

[2021-11-24 13:00:14,881]mapper_test.py:228:[INFO]: area: 38 level: 2
[2021-11-24 13:23:53,822]mapper_test.py:79:[INFO]: run case "cht_comb"
[2021-11-24 13:23:53,822]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:23:53,822]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:23:53,978]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      54.0.  Edge =      189.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
P:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      403.  T =     0.00 sec
F:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
A:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
E:  Del =    2.00.  Ar =      38.0.  Edge =      150.  Cut =      399.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %
Peak memory: 34447360 bytes

[2021-11-24 13:23:53,980]mapper_test.py:160:[INFO]: area: 38 level: 2
[2021-11-24 13:23:53,981]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:23:55,654]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
Mapping time: 0.000113 secs
	Report mapping result:
		klut_size()     :103
		klut.num_gates():54
		max delay       :2
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :36
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v
	Peak memory: 11571200 bytes

[2021-11-24 13:23:55,657]mapper_test.py:228:[INFO]: area: 54 level: 2
