$date
   Thu Sep  9 11:44:32 2021
$end
$version
  2020.2
$end
$timescale
  1ps
$end
$scope module tb_mod_enc_rom256 $end
$var reg 1 ! clk $end
$var reg 1 " resetn $end
$var reg 1 # reg_full $end
$var reg 1 $ fifo_empty $end
$var reg 8 % addr [7:0] $end
$var wire 8 & data [7:0] $end
$var wire 1 ' done $end
$var wire 1 ( wr_req $end
$scope module DUT $end
$var wire 1 ) clk $end
$var wire 1 * resetn $end
$var wire 1 + reg_full $end
$var wire 1 , fifo_empty $end
$var wire 8 - addr [7:0] $end
$var reg 8 . data [7:0] $end
$var reg 1 / done $end
$var reg 1 0 wr_req $end
$var integer 32 1 index $end
$upscope $end
$scope task test_rom $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
x$
bx %
bx &
x'
x(
0)
0*
x+
x,
bx -
bx .
x/
x0
bx 1
$end
#10000
1!
1'
0(
1)
1/
00
#20000
0!
0)
#30000
1!
1)
1/
00
#40000
0!
0)
#50000
1!
1"
0#
1)
1*
0+
bx .
1/
00
#60000
0!
0)
#70000
1!
1)
bx .
1/
00
#80000
0!
0)
#90000
1!
1)
bx .
1/
00
#100000
0!
0)
#110000
1!
1$
b1 %
b1111100 &
1)
1,
b1 -
b1111100 .
1/
00
#120000
0!
0)
#130000
1!
0$
0'
1(
1)
0,
0/
10
#140000
0!
0)
#150000
1!
1)
0/
10
#160000
0!
0)
#170000
1!
1)
0/
10
#180000
0!
0)
#190000
1!
1$
b1001 %
b1 &
1'
0(
1)
1,
b1001 -
b1 .
1/
00
#200000
0!
0)
#210000
1!
0$
0'
1(
1)
0,
0/
10
#220000
0!
0)
#230000
1!
1)
0/
10
#240000
0!
0)
#250000
1!
1)
0/
10
#260000
0!
0)
#270000
1!
1$
b1110 %
b10101011 &
1'
0(
1)
1,
b1110 -
b10101011 .
1/
00
#280000
0!
0)
#290000
1!
0$
0'
1(
1)
0,
0/
10
#300000
0!
0)
#310000
1!
1)
0/
10
#320000
0!
0)
#330000
1!
1)
0/
10
#340000
0!
0)
#350000
1!
1$
b10 %
b1110111 &
1'
0(
1)
1,
b10 -
b1110111 .
1/
00
#360000
0!
0)
#370000
1!
1#
0$
0'
1(
1)
1+
0,
0/
10
#380000
0!
0)
#390000
1!
1)
0/
10
#400000
0!
0)
#410000
1!
1)
0/
10
#420000
0!
0)
#430000
1!
1$
b1110 %
1)
1,
b1110 -
#440000
0!
0)
#450000
1!
0$
1)
0,
0/
10
#460000
0!
0)
#470000
1!
1)
0/
10
#480000
0!
0)
#490000
1!
1)
0/
10
#500000
0!
0)
#510000
1!
1)
