# Reading C:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
# do MultiCycleProc_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/equalTest.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 10:25:11 on Apr 01,2019
# vcom -reportprogress 300 -93 -work work C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/equalTest.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity equalTest
# -- Compiling architecture RTL of equalTest
# End time: 10:25:11 on Apr 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.equaltest
# vsim -gui "+altera" -l msim_transcript -do "MultiCycleProc_run_msim_rtl_vhdl.do" 
# Start time: 10:25:19 on Apr 01,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.equaltest(rtl)
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/equaltest/numA \
sim:/equaltest/numB \
sim:/equaltest/brSig \
sim:/equaltest/TEMP
force -freeze sim:/equaltest/numA 00001000 0
force -freeze sim:/equaltest/numB 00001000 0
run
force -freeze sim:/equaltest/numA 00001001 0
run
force -freeze sim:/equaltest/numB 01000010 0
run
force -freeze sim:/equaltest/numA 01000010 0
run
force -freeze sim:/equaltest/numB 01000011 0
run
force -freeze sim:/equaltest/numA 11111111 0
force -freeze sim:/equaltest/numB 11111111 0
run
force -freeze sim:/equaltest/numB 00000000 0
run
# End time: 10:56:13 on Apr 01,2019, Elapsed time: 0:30:54
# Errors: 1, Warnings: 0
