// Seed: 2976139738
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  assign id_4 = (id_4);
  wire id_6;
  wire id_7;
  assign id_5 = 1'b0 + 1;
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1,
    output tri  id_2
);
  tri1 id_4;
  wire id_5;
  wire id_6 = ~(id_4);
  module_0(
      id_4, id_6, id_4, id_4, id_6
  );
endmodule
