INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SoC_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_EX_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module la32r_EX_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module la32r_ID_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_IF_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module la32r_IF_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_MEM_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module la32r_MEM_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_WB_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module la32r_WB_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module la32r_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module la32r_regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4
INFO: [VRFC 10-311] analyzing module decoder_6
INFO: [VRFC 10-311] analyzing module decoder_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module la32r_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sim_1/new/SoC_CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SoC_CPU_tb
