// Seed: 2094531709
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input id_13;
  input id_12;
  output id_11;
  output id_10;
  inout id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  input id_4;
  input id_3;
  input id_2;
  input id_1;
  logic id_13;
  assign id_6 = (id_12);
endmodule
module module_1 (
    id_1
);
  output id_1;
  assign id_11 = 1;
  type_15(
      1, id_12, id_1, 1
  );
  logic id_13;
  assign id_9 = id_7;
  wire id_14;
  assign id_14[1] = 1 == ~id_12;
  assign id_6 = id_6;
endmodule
