0.6
2018.2
Jun 14 2018
20:07:38
/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.sim/sim_1/synth/func/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.sim/sim_1/synth/func/xsim/qlink_tb_func_synth.vhd,1587211447,vhdl,,,,\spi_clk_gen_clk_wiz_0_0__spi_clk_gen_clk_wiz_0_0_clk_wiz\;block_ram_module;decode_serial;encode_serial;mmcm48;qlinkmaster;receiver_top;spi_clk_gen;spi_clk_gen_clk_wiz_0_0;spi_clk_gen_wrapper;spi_rx;spi_tx,,,,,,,,
/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sim_1/new/qlink_tb.vhd,1586621701,vhdl,,,,qlink_tb,,,,,,,,
