// -x tdst:dump-fsm -p tdst -b none

import "primitives/core.futil";

component main() -> () {
  cells {
    add = std_add(32);
    add_r = std_reg(32); // to make body not combinational
    comb_reg = std_reg(1);

    lt = std_lt(32);
  }

  wires {
    group do_add<"static"=1> {
      add.right = 32'd4;
      add.left = 32'd4;
      add_r.in = add.out;
      add_r.write_en = 1'b1;
      do_add[done] = add_r.done;
    }

    group cond0<"static"=1> {
      lt.right = 32'd5;
      lt.left = 32'd1;
      comb_reg.in = lt.out;
      comb_reg.write_en = 1'd1;
      cond0[done] = comb_reg.done ? 1'd1;
    }
  }

  control {
    @static(5) seq {
      @static cond0;
      @bound(2) @static(4) while comb_reg.out {
        @static(2) seq {
          @static do_add;
          @static cond0;
        }
      }
    }
  }
}
