#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* red */
#define red__0__DM__MASK 0x1C0000u
#define red__0__DM__SHIFT 18
#define red__0__DR CYREG_PRT1_DR
#define red__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define red__0__HSIOM_MASK 0x0F000000u
#define red__0__HSIOM_SHIFT 24u
#define red__0__INTCFG CYREG_PRT1_INTCFG
#define red__0__INTSTAT CYREG_PRT1_INTSTAT
#define red__0__MASK 0x40u
#define red__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define red__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define red__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define red__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define red__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define red__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define red__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define red__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define red__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define red__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define red__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define red__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define red__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define red__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define red__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define red__0__PC CYREG_PRT1_PC
#define red__0__PC2 CYREG_PRT1_PC2
#define red__0__PORT 1u
#define red__0__PS CYREG_PRT1_PS
#define red__0__SHIFT 6
#define red__DR CYREG_PRT1_DR
#define red__INTCFG CYREG_PRT1_INTCFG
#define red__INTSTAT CYREG_PRT1_INTSTAT
#define red__MASK 0x40u
#define red__PA__CFG0 CYREG_UDB_PA1_CFG0
#define red__PA__CFG1 CYREG_UDB_PA1_CFG1
#define red__PA__CFG10 CYREG_UDB_PA1_CFG10
#define red__PA__CFG11 CYREG_UDB_PA1_CFG11
#define red__PA__CFG12 CYREG_UDB_PA1_CFG12
#define red__PA__CFG13 CYREG_UDB_PA1_CFG13
#define red__PA__CFG14 CYREG_UDB_PA1_CFG14
#define red__PA__CFG2 CYREG_UDB_PA1_CFG2
#define red__PA__CFG3 CYREG_UDB_PA1_CFG3
#define red__PA__CFG4 CYREG_UDB_PA1_CFG4
#define red__PA__CFG5 CYREG_UDB_PA1_CFG5
#define red__PA__CFG6 CYREG_UDB_PA1_CFG6
#define red__PA__CFG7 CYREG_UDB_PA1_CFG7
#define red__PA__CFG8 CYREG_UDB_PA1_CFG8
#define red__PA__CFG9 CYREG_UDB_PA1_CFG9
#define red__PC CYREG_PRT1_PC
#define red__PC2 CYREG_PRT1_PC2
#define red__PORT 1u
#define red__PS CYREG_PRT1_PS
#define red__SHIFT 6

/* blue */
#define blue__0__DM__MASK 0xE00u
#define blue__0__DM__SHIFT 9
#define blue__0__DR CYREG_PRT0_DR
#define blue__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define blue__0__HSIOM_MASK 0x0000F000u
#define blue__0__HSIOM_SHIFT 12u
#define blue__0__INTCFG CYREG_PRT0_INTCFG
#define blue__0__INTSTAT CYREG_PRT0_INTSTAT
#define blue__0__MASK 0x08u
#define blue__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define blue__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define blue__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define blue__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define blue__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define blue__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define blue__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define blue__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define blue__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define blue__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define blue__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define blue__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define blue__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define blue__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define blue__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define blue__0__PC CYREG_PRT0_PC
#define blue__0__PC2 CYREG_PRT0_PC2
#define blue__0__PORT 0u
#define blue__0__PS CYREG_PRT0_PS
#define blue__0__SHIFT 3
#define blue__DR CYREG_PRT0_DR
#define blue__INTCFG CYREG_PRT0_INTCFG
#define blue__INTSTAT CYREG_PRT0_INTSTAT
#define blue__MASK 0x08u
#define blue__PA__CFG0 CYREG_UDB_PA0_CFG0
#define blue__PA__CFG1 CYREG_UDB_PA0_CFG1
#define blue__PA__CFG10 CYREG_UDB_PA0_CFG10
#define blue__PA__CFG11 CYREG_UDB_PA0_CFG11
#define blue__PA__CFG12 CYREG_UDB_PA0_CFG12
#define blue__PA__CFG13 CYREG_UDB_PA0_CFG13
#define blue__PA__CFG14 CYREG_UDB_PA0_CFG14
#define blue__PA__CFG2 CYREG_UDB_PA0_CFG2
#define blue__PA__CFG3 CYREG_UDB_PA0_CFG3
#define blue__PA__CFG4 CYREG_UDB_PA0_CFG4
#define blue__PA__CFG5 CYREG_UDB_PA0_CFG5
#define blue__PA__CFG6 CYREG_UDB_PA0_CFG6
#define blue__PA__CFG7 CYREG_UDB_PA0_CFG7
#define blue__PA__CFG8 CYREG_UDB_PA0_CFG8
#define blue__PA__CFG9 CYREG_UDB_PA0_CFG9
#define blue__PC CYREG_PRT0_PC
#define blue__PC2 CYREG_PRT0_PC2
#define blue__PORT 0u
#define blue__PS CYREG_PRT0_PS
#define blue__SHIFT 3

/* pir1 */
#define pir1__0__DM__MASK 0x38000u
#define pir1__0__DM__SHIFT 15
#define pir1__0__DR CYREG_PRT2_DR
#define pir1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define pir1__0__HSIOM_MASK 0x00F00000u
#define pir1__0__HSIOM_SHIFT 20u
#define pir1__0__INTCFG CYREG_PRT2_INTCFG
#define pir1__0__INTSTAT CYREG_PRT2_INTSTAT
#define pir1__0__MASK 0x20u
#define pir1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define pir1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define pir1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define pir1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define pir1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define pir1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define pir1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define pir1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define pir1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define pir1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define pir1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define pir1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define pir1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define pir1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define pir1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define pir1__0__PC CYREG_PRT2_PC
#define pir1__0__PC2 CYREG_PRT2_PC2
#define pir1__0__PORT 2u
#define pir1__0__PS CYREG_PRT2_PS
#define pir1__0__SHIFT 5
#define pir1__DR CYREG_PRT2_DR
#define pir1__INTCFG CYREG_PRT2_INTCFG
#define pir1__INTSTAT CYREG_PRT2_INTSTAT
#define pir1__MASK 0x20u
#define pir1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define pir1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define pir1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define pir1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define pir1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define pir1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define pir1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define pir1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define pir1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define pir1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define pir1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define pir1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define pir1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define pir1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define pir1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define pir1__PC CYREG_PRT2_PC
#define pir1__PC2 CYREG_PRT2_PC2
#define pir1__PORT 2u
#define pir1__PS CYREG_PRT2_PS
#define pir1__SHIFT 5

/* pir2 */
#define pir2__0__DM__MASK 0x7000u
#define pir2__0__DM__SHIFT 12
#define pir2__0__DR CYREG_PRT2_DR
#define pir2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define pir2__0__HSIOM_MASK 0x000F0000u
#define pir2__0__HSIOM_SHIFT 16u
#define pir2__0__INTCFG CYREG_PRT2_INTCFG
#define pir2__0__INTSTAT CYREG_PRT2_INTSTAT
#define pir2__0__MASK 0x10u
#define pir2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define pir2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define pir2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define pir2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define pir2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define pir2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define pir2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define pir2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define pir2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define pir2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define pir2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define pir2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define pir2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define pir2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define pir2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define pir2__0__PC CYREG_PRT2_PC
#define pir2__0__PC2 CYREG_PRT2_PC2
#define pir2__0__PORT 2u
#define pir2__0__PS CYREG_PRT2_PS
#define pir2__0__SHIFT 4
#define pir2__DR CYREG_PRT2_DR
#define pir2__INTCFG CYREG_PRT2_INTCFG
#define pir2__INTSTAT CYREG_PRT2_INTSTAT
#define pir2__MASK 0x10u
#define pir2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define pir2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define pir2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define pir2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define pir2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define pir2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define pir2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define pir2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define pir2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define pir2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define pir2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define pir2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define pir2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define pir2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define pir2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define pir2__PC CYREG_PRT2_PC
#define pir2__PC2 CYREG_PRT2_PC2
#define pir2__PORT 2u
#define pir2__PS CYREG_PRT2_PS
#define pir2__SHIFT 4

/* pir3 */
#define pir3__0__DM__MASK 0xE00u
#define pir3__0__DM__SHIFT 9
#define pir3__0__DR CYREG_PRT2_DR
#define pir3__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define pir3__0__HSIOM_MASK 0x0000F000u
#define pir3__0__HSIOM_SHIFT 12u
#define pir3__0__INTCFG CYREG_PRT2_INTCFG
#define pir3__0__INTSTAT CYREG_PRT2_INTSTAT
#define pir3__0__MASK 0x08u
#define pir3__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define pir3__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define pir3__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define pir3__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define pir3__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define pir3__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define pir3__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define pir3__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define pir3__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define pir3__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define pir3__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define pir3__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define pir3__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define pir3__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define pir3__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define pir3__0__PC CYREG_PRT2_PC
#define pir3__0__PC2 CYREG_PRT2_PC2
#define pir3__0__PORT 2u
#define pir3__0__PS CYREG_PRT2_PS
#define pir3__0__SHIFT 3
#define pir3__DR CYREG_PRT2_DR
#define pir3__INTCFG CYREG_PRT2_INTCFG
#define pir3__INTSTAT CYREG_PRT2_INTSTAT
#define pir3__MASK 0x08u
#define pir3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define pir3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define pir3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define pir3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define pir3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define pir3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define pir3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define pir3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define pir3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define pir3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define pir3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define pir3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define pir3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define pir3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define pir3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define pir3__PC CYREG_PRT2_PC
#define pir3__PC2 CYREG_PRT2_PC2
#define pir3__PORT 2u
#define pir3__PS CYREG_PRT2_PS
#define pir3__SHIFT 3

/* pir4 */
#define pir4__0__DM__MASK 0x1C0u
#define pir4__0__DM__SHIFT 6
#define pir4__0__DR CYREG_PRT2_DR
#define pir4__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define pir4__0__HSIOM_MASK 0x00000F00u
#define pir4__0__HSIOM_SHIFT 8u
#define pir4__0__INTCFG CYREG_PRT2_INTCFG
#define pir4__0__INTSTAT CYREG_PRT2_INTSTAT
#define pir4__0__MASK 0x04u
#define pir4__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define pir4__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define pir4__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define pir4__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define pir4__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define pir4__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define pir4__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define pir4__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define pir4__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define pir4__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define pir4__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define pir4__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define pir4__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define pir4__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define pir4__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define pir4__0__PC CYREG_PRT2_PC
#define pir4__0__PC2 CYREG_PRT2_PC2
#define pir4__0__PORT 2u
#define pir4__0__PS CYREG_PRT2_PS
#define pir4__0__SHIFT 2
#define pir4__DR CYREG_PRT2_DR
#define pir4__INTCFG CYREG_PRT2_INTCFG
#define pir4__INTSTAT CYREG_PRT2_INTSTAT
#define pir4__MASK 0x04u
#define pir4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define pir4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define pir4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define pir4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define pir4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define pir4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define pir4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define pir4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define pir4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define pir4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define pir4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define pir4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define pir4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define pir4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define pir4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define pir4__PC CYREG_PRT2_PC
#define pir4__PC2 CYREG_PRT2_PC2
#define pir4__PORT 2u
#define pir4__PS CYREG_PRT2_PS
#define pir4__SHIFT 2

/* green */
#define green__0__DM__MASK 0x1C0u
#define green__0__DM__SHIFT 6
#define green__0__DR CYREG_PRT0_DR
#define green__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define green__0__HSIOM_MASK 0x00000F00u
#define green__0__HSIOM_SHIFT 8u
#define green__0__INTCFG CYREG_PRT0_INTCFG
#define green__0__INTSTAT CYREG_PRT0_INTSTAT
#define green__0__MASK 0x04u
#define green__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define green__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define green__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define green__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define green__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define green__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define green__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define green__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define green__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define green__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define green__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define green__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define green__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define green__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define green__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define green__0__PC CYREG_PRT0_PC
#define green__0__PC2 CYREG_PRT0_PC2
#define green__0__PORT 0u
#define green__0__PS CYREG_PRT0_PS
#define green__0__SHIFT 2
#define green__DR CYREG_PRT0_DR
#define green__INTCFG CYREG_PRT0_INTCFG
#define green__INTSTAT CYREG_PRT0_INTSTAT
#define green__MASK 0x04u
#define green__PA__CFG0 CYREG_UDB_PA0_CFG0
#define green__PA__CFG1 CYREG_UDB_PA0_CFG1
#define green__PA__CFG10 CYREG_UDB_PA0_CFG10
#define green__PA__CFG11 CYREG_UDB_PA0_CFG11
#define green__PA__CFG12 CYREG_UDB_PA0_CFG12
#define green__PA__CFG13 CYREG_UDB_PA0_CFG13
#define green__PA__CFG14 CYREG_UDB_PA0_CFG14
#define green__PA__CFG2 CYREG_UDB_PA0_CFG2
#define green__PA__CFG3 CYREG_UDB_PA0_CFG3
#define green__PA__CFG4 CYREG_UDB_PA0_CFG4
#define green__PA__CFG5 CYREG_UDB_PA0_CFG5
#define green__PA__CFG6 CYREG_UDB_PA0_CFG6
#define green__PA__CFG7 CYREG_UDB_PA0_CFG7
#define green__PA__CFG8 CYREG_UDB_PA0_CFG8
#define green__PA__CFG9 CYREG_UDB_PA0_CFG9
#define green__PC CYREG_PRT0_PC
#define green__PC2 CYREG_PRT0_PC2
#define green__PORT 0u
#define green__PS CYREG_PRT0_PS
#define green__SHIFT 2

/* Front_door */
#define Front_door__0__DM__MASK 0x7000u
#define Front_door__0__DM__SHIFT 12
#define Front_door__0__DR CYREG_PRT1_DR
#define Front_door__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Front_door__0__HSIOM_MASK 0x000F0000u
#define Front_door__0__HSIOM_SHIFT 16u
#define Front_door__0__INTCFG CYREG_PRT1_INTCFG
#define Front_door__0__INTSTAT CYREG_PRT1_INTSTAT
#define Front_door__0__MASK 0x10u
#define Front_door__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Front_door__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Front_door__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Front_door__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Front_door__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Front_door__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Front_door__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Front_door__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Front_door__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Front_door__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Front_door__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Front_door__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Front_door__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Front_door__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Front_door__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Front_door__0__PC CYREG_PRT1_PC
#define Front_door__0__PC2 CYREG_PRT1_PC2
#define Front_door__0__PORT 1u
#define Front_door__0__PS CYREG_PRT1_PS
#define Front_door__0__SHIFT 4
#define Front_door__DR CYREG_PRT1_DR
#define Front_door__INTCFG CYREG_PRT1_INTCFG
#define Front_door__INTSTAT CYREG_PRT1_INTSTAT
#define Front_door__MASK 0x10u
#define Front_door__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Front_door__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Front_door__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Front_door__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Front_door__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Front_door__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Front_door__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Front_door__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Front_door__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Front_door__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Front_door__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Front_door__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Front_door__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Front_door__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Front_door__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Front_door__PC CYREG_PRT1_PC
#define Front_door__PC2 CYREG_PRT1_PC2
#define Front_door__PORT 1u
#define Front_door__PS CYREG_PRT1_PS
#define Front_door__SHIFT 4

/* Miscellaneous */
#define CY_PROJECT_NAME "pir_sensor"
#define CY_VERSION "PSoC Creator  3.3 CP2"
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
