Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date              : Mon Jan 12 15:16:01 2026
| Host              : DESKTOP-D5AIFNJ running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design            : top_level
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                316         
TIMING-18  Warning   Missing input or output delay  100         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.517        0.000                      0                12407        0.027        0.000                      0                12407        4.468        0.000                       0                  2727  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             2.517        0.000                      0                12407        0.027        0.000                      0                12407        4.468        0.000                       0                  2727  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[23]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 1.235ns (17.172%)  route 5.957ns (82.828%))
  Logic Levels:           10  (CARRY8=5 LUT1=1 LUT3=1 LUT5=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 12.425 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.781ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.712ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.829     2.754    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/CLK
    DSP48E2_X4Y77        DSP_OUTPUT                                   r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y77        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     2.966 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[19]
                         net (fo=3, routed)           0.533     3.499    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/P[12]
    SLICE_X53Y198        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     3.644 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_3__0/O
                         net (fo=2, routed)           0.390     4.034    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/out_reg[0]_2[5]
    SLICE_X53Y195        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_11__0/O
                         net (fo=1, routed)           0.022     4.107    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_77
    SLICE_X53Y195        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.266 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.292    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0_n_0
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     4.378 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__1/O[4]
                         net (fo=4, routed)           0.371     4.749    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[20]
    SLICE_X52Y196        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.799 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_signed__0_i_14/O
                         net (fo=1, routed)           0.009     4.808    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/raw_y_i_15__0[3]
    SLICE_X52Y196        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.962 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.988    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2_n_0
    SLICE_X52Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.070 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_1/O[3]
                         net (fo=5, routed)           0.541     5.611    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed0[11]
    SLICE_X54Y196        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.711 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_in1_carry__0_i_9__0/O
                         net (fo=1, routed)           0.016     5.727    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_5
    SLICE_X54Y196        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     5.851 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry__0/CO[7]
                         net (fo=33, routed)          0.206     6.057    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1
    SLICE_X54Y198        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.072     6.129 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_1__1/O
                         net (fo=100, routed)         3.818     9.946    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/A[23]
    DSP48E2_X0Y105       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AJ21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311    10.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.790    12.425    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/CLK
    DSP48E2_X0Y105       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.359    12.784    
                         clock uncertainty           -0.035    12.749    
    DSP48E2_X0Y105       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[23])
                                                     -0.286    12.463    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/B[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 1.260ns (17.464%)  route 5.955ns (82.536%))
  Logic Levels:           10  (CARRY8=5 LUT1=1 LUT3=1 LUT5=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 12.427 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.781ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.712ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.829     2.754    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/CLK
    DSP48E2_X4Y77        DSP_OUTPUT                                   r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y77        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     2.966 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[19]
                         net (fo=3, routed)           0.533     3.499    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/P[12]
    SLICE_X53Y198        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     3.644 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_3__0/O
                         net (fo=2, routed)           0.390     4.034    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/out_reg[0]_2[5]
    SLICE_X53Y195        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_11__0/O
                         net (fo=1, routed)           0.022     4.107    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_77
    SLICE_X53Y195        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.266 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.292    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0_n_0
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     4.378 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__1/O[4]
                         net (fo=4, routed)           0.371     4.749    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[20]
    SLICE_X52Y196        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.799 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_signed__0_i_14/O
                         net (fo=1, routed)           0.009     4.808    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/raw_y_i_15__0[3]
    SLICE_X52Y196        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.962 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.988    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2_n_0
    SLICE_X52Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.070 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_1/O[3]
                         net (fo=5, routed)           0.541     5.611    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed0[11]
    SLICE_X54Y196        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.711 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_in1_carry__0_i_9__0/O
                         net (fo=1, routed)           0.016     5.727    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_5
    SLICE_X54Y196        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     5.851 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry__0/CO[7]
                         net (fo=33, routed)          0.454     6.304    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1
    SLICE_X51Y196        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     6.401 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_11__0/O
                         net (fo=18, routed)          3.568     9.969    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/B[4]
    DSP48E2_X0Y104       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AJ21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311    10.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.792    12.427    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/CLK
    DSP48E2_X0Y104       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.359    12.786    
                         clock uncertainty           -0.035    12.751    
    DSP48E2_X0Y104       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[4])
                                                     -0.264    12.487    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[25]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 1.235ns (17.214%)  route 5.940ns (82.786%))
  Logic Levels:           10  (CARRY8=5 LUT1=1 LUT3=1 LUT5=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 12.425 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.781ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.712ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.829     2.754    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/CLK
    DSP48E2_X4Y77        DSP_OUTPUT                                   r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y77        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     2.966 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[19]
                         net (fo=3, routed)           0.533     3.499    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/P[12]
    SLICE_X53Y198        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     3.644 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_3__0/O
                         net (fo=2, routed)           0.390     4.034    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/out_reg[0]_2[5]
    SLICE_X53Y195        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_11__0/O
                         net (fo=1, routed)           0.022     4.107    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_77
    SLICE_X53Y195        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.266 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.292    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0_n_0
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     4.378 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__1/O[4]
                         net (fo=4, routed)           0.371     4.749    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[20]
    SLICE_X52Y196        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.799 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_signed__0_i_14/O
                         net (fo=1, routed)           0.009     4.808    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/raw_y_i_15__0[3]
    SLICE_X52Y196        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.962 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.988    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2_n_0
    SLICE_X52Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.070 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_1/O[3]
                         net (fo=5, routed)           0.541     5.611    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed0[11]
    SLICE_X54Y196        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.711 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_in1_carry__0_i_9__0/O
                         net (fo=1, routed)           0.016     5.727    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_5
    SLICE_X54Y196        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     5.851 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry__0/CO[7]
                         net (fo=33, routed)          0.206     6.057    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1
    SLICE_X54Y198        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.072     6.129 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_1__1/O
                         net (fo=100, routed)         3.800     9.929    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/A[25]
    DSP48E2_X0Y105       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AJ21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311    10.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.790    12.425    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/CLK
    DSP48E2_X0Y105       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.359    12.784    
                         clock uncertainty           -0.035    12.749    
    DSP48E2_X0Y105       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[25])
                                                     -0.299    12.450    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[24]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 1.235ns (17.188%)  route 5.950ns (82.812%))
  Logic Levels:           10  (CARRY8=5 LUT1=1 LUT3=1 LUT5=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 12.425 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.781ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.712ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.829     2.754    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/CLK
    DSP48E2_X4Y77        DSP_OUTPUT                                   r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y77        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     2.966 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[19]
                         net (fo=3, routed)           0.533     3.499    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/P[12]
    SLICE_X53Y198        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     3.644 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_3__0/O
                         net (fo=2, routed)           0.390     4.034    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/out_reg[0]_2[5]
    SLICE_X53Y195        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_11__0/O
                         net (fo=1, routed)           0.022     4.107    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_77
    SLICE_X53Y195        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.266 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.292    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0_n_0
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     4.378 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__1/O[4]
                         net (fo=4, routed)           0.371     4.749    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[20]
    SLICE_X52Y196        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.799 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_signed__0_i_14/O
                         net (fo=1, routed)           0.009     4.808    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/raw_y_i_15__0[3]
    SLICE_X52Y196        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.962 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.988    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2_n_0
    SLICE_X52Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.070 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_1/O[3]
                         net (fo=5, routed)           0.541     5.611    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed0[11]
    SLICE_X54Y196        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.711 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_in1_carry__0_i_9__0/O
                         net (fo=1, routed)           0.016     5.727    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_5
    SLICE_X54Y196        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     5.851 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry__0/CO[7]
                         net (fo=33, routed)          0.206     6.057    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1
    SLICE_X54Y198        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.072     6.129 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_1__1/O
                         net (fo=100, routed)         3.811     9.939    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/A[24]
    DSP48E2_X0Y105       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AJ21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311    10.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.790    12.425    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/CLK
    DSP48E2_X0Y105       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.359    12.784    
                         clock uncertainty           -0.035    12.749    
    DSP48E2_X0Y105       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[24])
                                                     -0.282    12.467    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 1.260ns (17.579%)  route 5.908ns (82.421%))
  Logic Levels:           10  (CARRY8=5 LUT1=1 LUT3=1 LUT5=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 12.425 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.781ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.712ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.829     2.754    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/CLK
    DSP48E2_X4Y77        DSP_OUTPUT                                   r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y77        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     2.966 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[19]
                         net (fo=3, routed)           0.533     3.499    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/P[12]
    SLICE_X53Y198        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     3.644 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_3__0/O
                         net (fo=2, routed)           0.390     4.034    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/out_reg[0]_2[5]
    SLICE_X53Y195        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_11__0/O
                         net (fo=1, routed)           0.022     4.107    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_77
    SLICE_X53Y195        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.266 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.292    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0_n_0
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     4.378 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__1/O[4]
                         net (fo=4, routed)           0.371     4.749    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[20]
    SLICE_X52Y196        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.799 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_signed__0_i_14/O
                         net (fo=1, routed)           0.009     4.808    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/raw_y_i_15__0[3]
    SLICE_X52Y196        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.962 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.988    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2_n_0
    SLICE_X52Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.070 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_1/O[3]
                         net (fo=5, routed)           0.541     5.611    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed0[11]
    SLICE_X54Y196        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.711 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_in1_carry__0_i_9__0/O
                         net (fo=1, routed)           0.016     5.727    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_5
    SLICE_X54Y196        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     5.851 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry__0/CO[7]
                         net (fo=33, routed)          0.454     6.304    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1
    SLICE_X51Y196        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     6.401 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_11__0/O
                         net (fo=18, routed)          3.521     9.922    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/A[4]
    DSP48E2_X0Y105       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AJ21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311    10.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.790    12.425    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/CLK
    DSP48E2_X0Y105       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.359    12.784    
                         clock uncertainty           -0.035    12.749    
    DSP48E2_X0Y105       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[4])
                                                     -0.267    12.482    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[26]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 1.235ns (17.334%)  route 5.890ns (82.666%))
  Logic Levels:           10  (CARRY8=5 LUT1=1 LUT3=1 LUT5=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 12.425 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.781ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.712ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.829     2.754    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/CLK
    DSP48E2_X4Y77        DSP_OUTPUT                                   r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y77        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     2.966 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[19]
                         net (fo=3, routed)           0.533     3.499    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/P[12]
    SLICE_X53Y198        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     3.644 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_3__0/O
                         net (fo=2, routed)           0.390     4.034    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/out_reg[0]_2[5]
    SLICE_X53Y195        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_11__0/O
                         net (fo=1, routed)           0.022     4.107    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_77
    SLICE_X53Y195        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.266 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.292    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0_n_0
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     4.378 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__1/O[4]
                         net (fo=4, routed)           0.371     4.749    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[20]
    SLICE_X52Y196        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.799 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_signed__0_i_14/O
                         net (fo=1, routed)           0.009     4.808    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/raw_y_i_15__0[3]
    SLICE_X52Y196        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.962 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.988    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2_n_0
    SLICE_X52Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.070 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_1/O[3]
                         net (fo=5, routed)           0.541     5.611    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed0[11]
    SLICE_X54Y196        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.711 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_in1_carry__0_i_9__0/O
                         net (fo=1, routed)           0.016     5.727    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_5
    SLICE_X54Y196        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     5.851 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry__0/CO[7]
                         net (fo=33, routed)          0.206     6.057    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1
    SLICE_X54Y198        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.072     6.129 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_1__1/O
                         net (fo=100, routed)         3.750     9.879    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/A[26]
    DSP48E2_X0Y105       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AJ21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311    10.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.790    12.425    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/CLK
    DSP48E2_X0Y105       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.359    12.784    
                         clock uncertainty           -0.035    12.749    
    DSP48E2_X0Y105       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[26])
                                                     -0.285    12.464    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[2].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 1.260ns (17.747%)  route 5.840ns (82.253%))
  Logic Levels:           10  (CARRY8=5 LUT1=1 LUT3=1 LUT5=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 12.434 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.781ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.712ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.829     2.754    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/CLK
    DSP48E2_X4Y77        DSP_OUTPUT                                   r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y77        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     2.966 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[19]
                         net (fo=3, routed)           0.533     3.499    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/P[12]
    SLICE_X53Y198        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     3.644 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_3__0/O
                         net (fo=2, routed)           0.390     4.034    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/out_reg[0]_2[5]
    SLICE_X53Y195        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_11__0/O
                         net (fo=1, routed)           0.022     4.107    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_77
    SLICE_X53Y195        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.266 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.292    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0_n_0
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     4.378 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__1/O[4]
                         net (fo=4, routed)           0.371     4.749    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[20]
    SLICE_X52Y196        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.799 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_signed__0_i_14/O
                         net (fo=1, routed)           0.009     4.808    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/raw_y_i_15__0[3]
    SLICE_X52Y196        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.962 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.988    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2_n_0
    SLICE_X52Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.070 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_1/O[3]
                         net (fo=5, routed)           0.541     5.611    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed0[11]
    SLICE_X54Y196        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.711 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_in1_carry__0_i_9__0/O
                         net (fo=1, routed)           0.016     5.727    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_5
    SLICE_X54Y196        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     5.851 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry__0/CO[7]
                         net (fo=33, routed)          0.454     6.304    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1
    SLICE_X51Y196        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     6.401 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_11__0/O
                         net (fo=18, routed)          3.453     9.854    GENERATOR/genblk2[2].NEURON_L3/mult_1/raw_y__0/A[4]
    DSP48E2_X0Y101       DSP_A_B_DATA                                 r  GENERATOR/genblk2[2].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AJ21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311    10.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.799    12.434    GENERATOR/genblk2[2].NEURON_L3/mult_1/raw_y__0/CLK
    DSP48E2_X0Y101       DSP_A_B_DATA                                 r  GENERATOR/genblk2[2].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.359    12.793    
                         clock uncertainty           -0.035    12.758    
    DSP48E2_X0Y101       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[4])
                                                     -0.267    12.491    GENERATOR/genblk2[2].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/B[17]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 1.235ns (17.433%)  route 5.849ns (82.567%))
  Logic Levels:           10  (CARRY8=5 LUT1=1 LUT3=1 LUT5=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 12.427 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.781ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.712ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.829     2.754    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/CLK
    DSP48E2_X4Y77        DSP_OUTPUT                                   r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y77        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     2.966 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[19]
                         net (fo=3, routed)           0.533     3.499    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/P[12]
    SLICE_X53Y198        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     3.644 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_3__0/O
                         net (fo=2, routed)           0.390     4.034    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/out_reg[0]_2[5]
    SLICE_X53Y195        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_11__0/O
                         net (fo=1, routed)           0.022     4.107    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_77
    SLICE_X53Y195        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.266 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.292    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0_n_0
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     4.378 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__1/O[4]
                         net (fo=4, routed)           0.371     4.749    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[20]
    SLICE_X52Y196        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.799 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_signed__0_i_14/O
                         net (fo=1, routed)           0.009     4.808    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/raw_y_i_15__0[3]
    SLICE_X52Y196        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.962 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.988    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2_n_0
    SLICE_X52Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.070 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_1/O[3]
                         net (fo=5, routed)           0.541     5.611    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed0[11]
    SLICE_X54Y196        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.711 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_in1_carry__0_i_9__0/O
                         net (fo=1, routed)           0.016     5.727    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_5
    SLICE_X54Y196        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     5.851 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry__0/CO[7]
                         net (fo=33, routed)          0.206     6.057    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1
    SLICE_X54Y198        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.072     6.129 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_1__1/O
                         net (fo=100, routed)         3.710     9.839    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/B[17]
    DSP48E2_X0Y104       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AJ21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311    10.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.792    12.427    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/CLK
    DSP48E2_X0Y104       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.359    12.786    
                         clock uncertainty           -0.035    12.751    
    DSP48E2_X0Y104       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[17])
                                                     -0.263    12.488    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[22]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 1.235ns (17.434%)  route 5.849ns (82.566%))
  Logic Levels:           10  (CARRY8=5 LUT1=1 LUT3=1 LUT5=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 12.425 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.781ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.712ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.829     2.754    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/CLK
    DSP48E2_X4Y77        DSP_OUTPUT                                   r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y77        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     2.966 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[19]
                         net (fo=3, routed)           0.533     3.499    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/P[12]
    SLICE_X53Y198        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     3.644 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_3__0/O
                         net (fo=2, routed)           0.390     4.034    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/out_reg[0]_2[5]
    SLICE_X53Y195        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_11__0/O
                         net (fo=1, routed)           0.022     4.107    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_77
    SLICE_X53Y195        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.266 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.292    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0_n_0
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     4.378 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__1/O[4]
                         net (fo=4, routed)           0.371     4.749    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[20]
    SLICE_X52Y196        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.799 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_signed__0_i_14/O
                         net (fo=1, routed)           0.009     4.808    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/raw_y_i_15__0[3]
    SLICE_X52Y196        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.962 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.988    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2_n_0
    SLICE_X52Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.070 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_1/O[3]
                         net (fo=5, routed)           0.541     5.611    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed0[11]
    SLICE_X54Y196        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.711 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_in1_carry__0_i_9__0/O
                         net (fo=1, routed)           0.016     5.727    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_5
    SLICE_X54Y196        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     5.851 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry__0/CO[7]
                         net (fo=33, routed)          0.206     6.057    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1
    SLICE_X54Y198        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.072     6.129 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_1__1/O
                         net (fo=100, routed)         3.709     9.838    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/A[22]
    DSP48E2_X0Y105       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AJ21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311    10.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.790    12.425    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/CLK
    DSP48E2_X0Y105       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.359    12.784    
                         clock uncertainty           -0.035    12.749    
    DSP48E2_X0Y105       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[22])
                                                     -0.251    12.498    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[27]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 1.235ns (17.561%)  route 5.797ns (82.439%))
  Logic Levels:           10  (CARRY8=5 LUT1=1 LUT3=1 LUT5=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 12.425 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.781ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.712ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.829     2.754    GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/CLK
    DSP48E2_X4Y77        DSP_OUTPUT                                   r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y77        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     2.966 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/P[19]
                         net (fo=3, routed)           0.533     3.499    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/P[12]
    SLICE_X53Y198        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     3.644 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_3__0/O
                         net (fo=2, routed)           0.390     4.034    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/out_reg[0]_2[5]
    SLICE_X53Y195        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.085 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_abs__6_carry__0_i_11__0/O
                         net (fo=1, routed)           0.022     4.107    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_77
    SLICE_X53Y195        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.266 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.292    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__0_n_0
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     4.378 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs__6_carry__1/O[4]
                         net (fo=4, routed)           0.371     4.749    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_abs[20]
    SLICE_X52Y196        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.799 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_signed__0_i_14/O
                         net (fo=1, routed)           0.009     4.808    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/raw_y_i_15__0[3]
    SLICE_X52Y196        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.962 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.988    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_2_n_0
    SLICE_X52Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.070 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed__0_i_1/O[3]
                         net (fo=5, routed)           0.541     5.611    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_signed0[11]
    SLICE_X54Y196        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.711 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2/y_in1_carry__0_i_9__0/O
                         net (fo=1, routed)           0.016     5.727    GENERATOR/genblk1[1].NEURON_L2/activate_func/reg_sel_p2_n_5
    SLICE_X54Y196        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     5.851 f  GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1_carry__0/CO[7]
                         net (fo=33, routed)          0.206     6.057    GENERATOR/genblk1[1].NEURON_L2/activate_func/y_in1
    SLICE_X54Y198        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.072     6.129 r  GENERATOR/genblk1[1].NEURON_L2/activate_func/raw_y_i_1__1/O
                         net (fo=100, routed)         3.658     9.787    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/A[27]
    DSP48E2_X0Y105       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AJ21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311    10.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    10.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.790    12.425    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/CLK
    DSP48E2_X0Y105       DSP_A_B_DATA                                 r  GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.359    12.784    
                         clock uncertainty           -0.035    12.749    
    DSP48E2_X0Y105       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[27])
                                                     -0.282    12.467    GENERATOR/genblk2[4].NEURON_L3/mult_1/raw_y__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  2.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.109ns (55.871%)  route 0.086ns (44.129%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      1.586ns (routing 0.712ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.781ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.586     2.221    GENERATOR/genblk2[8].NEURON_L3/reg_2/clk_IBUF_BUFG
    SLICE_X55Y196        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y196        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.280 r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[3]/Q
                         net (fo=4, routed)           0.064     2.344    GENERATOR/genblk2[8].NEURON_L3/out[3]
    SLICE_X56Y196        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.022     2.366 r  GENERATOR/genblk2[8].NEURON_L3/out[7]_i_12/O
                         net (fo=1, routed)           0.013     2.379    GENERATOR/genblk2[8].NEURON_L3/out[7]_i_12_n_0
    SLICE_X56Y196        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.028     2.407 r  GENERATOR/genblk2[8].NEURON_L3/out_reg[7]_i_1/O[4]
                         net (fo=5, routed)           0.009     2.416    GENERATOR/genblk2[8].NEURON_L3/reg_4/pre_activation[4]
    SLICE_X56Y196        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.812     2.737    GENERATOR/genblk2[8].NEURON_L3/reg_4/clk_IBUF_BUFG
    SLICE_X56Y196        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[4]/C
                         clock pessimism             -0.409     2.328    
    SLICE_X56Y196        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.388    GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.109ns (54.452%)  route 0.091ns (45.548%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      1.586ns (routing 0.712ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.781ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.586     2.221    GENERATOR/genblk2[8].NEURON_L3/reg_2/clk_IBUF_BUFG
    SLICE_X55Y196        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y196        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.280 r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[1]/Q
                         net (fo=5, routed)           0.066     2.346    GENERATOR/genblk2[8].NEURON_L3/out[1]
    SLICE_X56Y196        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     2.368 r  GENERATOR/genblk2[8].NEURON_L3/out[7]_i_15/O
                         net (fo=1, routed)           0.015     2.383    GENERATOR/genblk2[8].NEURON_L3/out[7]_i_15_n_0
    SLICE_X56Y196        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.028     2.411 r  GENERATOR/genblk2[8].NEURON_L3/out_reg[7]_i_1/O[1]
                         net (fo=5, routed)           0.010     2.421    GENERATOR/genblk2[8].NEURON_L3/reg_4/pre_activation[1]
    SLICE_X56Y196        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.813     2.738    GENERATOR/genblk2[8].NEURON_L3/reg_4/clk_IBUF_BUFG
    SLICE_X56Y196        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[1]/C
                         clock pessimism             -0.409     2.329    
    SLICE_X56Y196        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.389    GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.109ns (56.299%)  route 0.085ns (43.701%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      1.583ns (routing 0.712ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.781ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.583     2.218    GENERATOR/genblk2[8].NEURON_L3/reg_2/clk_IBUF_BUFG
    SLICE_X55Y199        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y199        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.277 r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[27]/Q
                         net (fo=4, routed)           0.063     2.339    GENERATOR/genblk2[8].NEURON_L3/out[27]
    SLICE_X56Y199        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.022     2.361 r  GENERATOR/genblk2[8].NEURON_L3/out[31]_i_12/O
                         net (fo=1, routed)           0.013     2.374    GENERATOR/genblk2[8].NEURON_L3/out[31]_i_12_n_0
    SLICE_X56Y199        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.028     2.402 r  GENERATOR/genblk2[8].NEURON_L3/out_reg[31]_i_1/O[4]
                         net (fo=5, routed)           0.009     2.411    GENERATOR/genblk2[8].NEURON_L3/reg_4/pre_activation[28]
    SLICE_X56Y199        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.797     2.723    GENERATOR/genblk2[8].NEURON_L3/reg_4/clk_IBUF_BUFG
    SLICE_X56Y199        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[28]/C
                         clock pessimism             -0.409     2.314    
    SLICE_X56Y199        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.374    GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.123ns (59.426%)  route 0.084ns (40.574%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      1.586ns (routing 0.712ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.781ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.586     2.221    GENERATOR/genblk2[8].NEURON_L3/reg_2/clk_IBUF_BUFG
    SLICE_X55Y196        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y196        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.279 r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[0]/Q
                         net (fo=2, routed)           0.063     2.342    GENERATOR/genblk2[8].NEURON_L3/out[0]
    SLICE_X56Y196        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.036     2.378 r  GENERATOR/genblk2[8].NEURON_L3/out[7]_i_16/O
                         net (fo=1, routed)           0.012     2.390    GENERATOR/genblk2[8].NEURON_L3/out[7]_i_16_n_0
    SLICE_X56Y196        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.029     2.419 r  GENERATOR/genblk2[8].NEURON_L3/out_reg[7]_i_1/O[0]
                         net (fo=5, routed)           0.009     2.428    GENERATOR/genblk2[8].NEURON_L3/reg_4/pre_activation[0]
    SLICE_X56Y196        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.813     2.738    GENERATOR/genblk2[8].NEURON_L3/reg_4/clk_IBUF_BUFG
    SLICE_X56Y196        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[0]/C
                         clock pessimism             -0.409     2.329    
    SLICE_X56Y196        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.389    GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.072ns (49.802%)  route 0.073ns (50.198%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.979ns (routing 0.428ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.477ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.196     0.196 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.196    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.196 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.390    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.407 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        0.979     1.385    GENERATOR/genblk2[8].NEURON_L3/reg_2/clk_IBUF_BUFG
    SLICE_X55Y199        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y199        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.424 r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[25]/Q
                         net (fo=4, routed)           0.052     1.476    GENERATOR/genblk2[8].NEURON_L3/out[25]
    SLICE_X56Y199        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     1.490 r  GENERATOR/genblk2[8].NEURON_L3/out[31]_i_14/O
                         net (fo=1, routed)           0.014     1.504    GENERATOR/genblk2[8].NEURON_L3/out[31]_i_14_n_0
    SLICE_X56Y199        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.523 r  GENERATOR/genblk2[8].NEURON_L3/out_reg[31]_i_1/O[2]
                         net (fo=5, routed)           0.007     1.530    GENERATOR/genblk2[8].NEURON_L3/reg_4/pre_activation[26]
    SLICE_X56Y199        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.616    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.116     1.751    GENERATOR/genblk2[8].NEURON_L3/reg_4/clk_IBUF_BUFG
    SLICE_X56Y199        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[26]/C
                         clock pessimism             -0.307     1.444    
    SLICE_X56Y199        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.490    GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 GENERATOR/genblk1[2].NEURON_L2/activate_func/reg_sign/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk1[2].NEURON_L2/activate_func/reg_sign2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Net Delay (Source):      1.059ns (routing 0.428ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.477ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.196     0.196 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.196    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.196 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.390    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.407 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.059     1.466    GENERATOR/genblk1[2].NEURON_L2/activate_func/reg_sign/clk_IBUF_BUFG
    SLICE_X69Y180        FDRE                                         r  GENERATOR/genblk1[2].NEURON_L2/activate_func/reg_sign/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y180        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.505 r  GENERATOR/genblk1[2].NEURON_L2/activate_func/reg_sign/out_reg[0]/Q
                         net (fo=1, routed)           0.067     1.572    GENERATOR/genblk1[2].NEURON_L2/activate_func/reg_sign2/out_reg[0]_3
    SLICE_X69Y181        FDRE                                         r  GENERATOR/genblk1[2].NEURON_L2/activate_func/reg_sign2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.616    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.194     1.829    GENERATOR/genblk1[2].NEURON_L2/activate_func/reg_sign2/clk_IBUF_BUFG
    SLICE_X69Y181        FDRE                                         r  GENERATOR/genblk1[2].NEURON_L2/activate_func/reg_sign2/out_reg[0]/C
                         clock pessimism             -0.344     1.485    
    SLICE_X69Y181        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.531    GENERATOR/genblk1[2].NEURON_L2/activate_func/reg_sign2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.079ns (52.115%)  route 0.073ns (47.885%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.980ns (routing 0.428ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.477ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.196     0.196 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.196    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.196 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.390    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.407 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        0.980     1.386    GENERATOR/genblk2[8].NEURON_L3/reg_2/clk_IBUF_BUFG
    SLICE_X55Y197        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y197        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.425 r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[8]/Q
                         net (fo=4, routed)           0.054     1.479    GENERATOR/genblk2[8].NEURON_L3/out[8]
    SLICE_X56Y197        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     1.501 r  GENERATOR/genblk2[8].NEURON_L3/out[15]_i_16/O
                         net (fo=1, routed)           0.012     1.513    GENERATOR/genblk2[8].NEURON_L3/out[15]_i_16_n_0
    SLICE_X56Y197        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.531 r  GENERATOR/genblk2[8].NEURON_L3/out_reg[15]_i_1/O[1]
                         net (fo=5, routed)           0.007     1.538    GENERATOR/genblk2[8].NEURON_L3/reg_4/pre_activation[9]
    SLICE_X56Y197        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.616    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.117     1.752    GENERATOR/genblk2[8].NEURON_L3/reg_4/clk_IBUF_BUFG
    SLICE_X56Y197        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[9]/C
                         clock pessimism             -0.307     1.445    
    SLICE_X56Y197        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.491    GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.509%)  route 0.087ns (40.491%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      1.586ns (routing 0.712ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.781ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.586     2.221    GENERATOR/genblk2[8].NEURON_L3/reg_2/clk_IBUF_BUFG
    SLICE_X55Y196        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y196        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.280 r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[3]/Q
                         net (fo=4, routed)           0.064     2.344    GENERATOR/genblk2[8].NEURON_L3/out[3]
    SLICE_X56Y196        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.022     2.366 r  GENERATOR/genblk2[8].NEURON_L3/out[7]_i_12/O
                         net (fo=1, routed)           0.013     2.379    GENERATOR/genblk2[8].NEURON_L3/out[7]_i_12_n_0
    SLICE_X56Y196        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[5])
                                                      0.047     2.426 r  GENERATOR/genblk2[8].NEURON_L3/out_reg[7]_i_1/O[5]
                         net (fo=5, routed)           0.010     2.436    GENERATOR/genblk2[8].NEURON_L3/reg_4/pre_activation[5]
    SLICE_X56Y196        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.812     2.737    GENERATOR/genblk2[8].NEURON_L3/reg_4/clk_IBUF_BUFG
    SLICE_X56Y196        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[5]/C
                         clock pessimism             -0.409     2.328    
    SLICE_X56Y196        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     2.388    GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 GENERATOR/genblk2[4].NEURON_L3/activate_func/reg_sign/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[4].NEURON_L3/activate_func/reg_sign2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Net Delay (Source):      1.037ns (routing 0.428ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.477ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.196     0.196 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.196    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.196 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.390    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.407 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.037     1.444    GENERATOR/genblk2[4].NEURON_L3/activate_func/reg_sign/clk_IBUF_BUFG
    SLICE_X39Y262        FDRE                                         r  GENERATOR/genblk2[4].NEURON_L3/activate_func/reg_sign/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y262        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.482 r  GENERATOR/genblk2[4].NEURON_L3/activate_func/reg_sign/out_reg[0]/Q
                         net (fo=1, routed)           0.063     1.545    GENERATOR/genblk2[4].NEURON_L3/activate_func/reg_sign2/out_reg[0]_3
    SLICE_X39Y262        FDRE                                         r  GENERATOR/genblk2[4].NEURON_L3/activate_func/reg_sign2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.616    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.170     1.805    GENERATOR/genblk2[4].NEURON_L3/activate_func/reg_sign2/clk_IBUF_BUFG
    SLICE_X39Y262        FDRE                                         r  GENERATOR/genblk2[4].NEURON_L3/activate_func/reg_sign2/out_reg[0]/C
                         clock pessimism             -0.355     1.450    
    SLICE_X39Y262        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.497    GENERATOR/genblk2[4].NEURON_L3/activate_func/reg_sign2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.081ns (52.744%)  route 0.073ns (47.256%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.979ns (routing 0.428ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.477ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.196     0.196 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.196    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.196 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.390    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.407 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        0.979     1.385    GENERATOR/genblk2[8].NEURON_L3/reg_2/clk_IBUF_BUFG
    SLICE_X55Y199        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y199        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.424 r  GENERATOR/genblk2[8].NEURON_L3/reg_2/out_reg[25]/Q
                         net (fo=4, routed)           0.052     1.476    GENERATOR/genblk2[8].NEURON_L3/out[25]
    SLICE_X56Y199        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     1.490 r  GENERATOR/genblk2[8].NEURON_L3/out[31]_i_14/O
                         net (fo=1, routed)           0.014     1.504    GENERATOR/genblk2[8].NEURON_L3/out[31]_i_14_n_0
    SLICE_X56Y199        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.028     1.532 r  GENERATOR/genblk2[8].NEURON_L3/out_reg[31]_i_1/O[3]
                         net (fo=5, routed)           0.007     1.539    GENERATOR/genblk2[8].NEURON_L3/reg_4/pre_activation[27]
    SLICE_X56Y199        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.616    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.116     1.751    GENERATOR/genblk2[8].NEURON_L3/reg_4/clk_IBUF_BUFG
    SLICE_X56Y199        FDRE                                         r  GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[27]/C
                         clock pessimism             -0.307     1.444    
    SLICE_X56Y199        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.490    GENERATOR/genblk2[8].NEURON_L3/reg_4/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I        n/a            1.290         10.000      8.710      BUFGCE_X1Y48    clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK      n/a            1.064         10.000      8.936      SLICE_X70Y269   CSR_choice/out_reg[13]_srl2___CSR_choice_out_reg_r_0/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.064         10.000      8.936      SLICE_X67Y189   CSR_choice/out_reg[3]_srl2___CSR_choice_out_reg_r_0/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.064         10.000      8.936      SLICE_X67Y238   CSR_choice/out_reg[8]_srl2___CSR_choice_out_reg_r_0/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         10.000      9.350      DSP48E2_X8Y127  DISCRIMINATOR/NEURON_L3/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         10.000      9.350      DSP48E2_X7Y125  DISCRIMINATOR/NEURON_L3/activate_func/term2_full__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         10.000      9.350      DSP48E2_X5Y117  DISCRIMINATOR/genblk1[0].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         10.000      9.350      DSP48E2_X6Y115  DISCRIMINATOR/genblk1[0].NEURON_L2/activate_func/term2_full__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         10.000      9.350      DSP48E2_X7Y119  DISCRIMINATOR/genblk1[1].NEURON_L2/activate_func/term1_full__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         10.000      9.350      DSP48E2_X8Y117  DISCRIMINATOR/genblk1[1].NEURON_L2/activate_func/term2_full__0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.532         5.000       4.468      SLICE_X70Y269   CSR_choice/out_reg[13]_srl2___CSR_choice_out_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.532         5.000       4.468      SLICE_X70Y269   CSR_choice/out_reg[13]_srl2___CSR_choice_out_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.532         5.000       4.468      SLICE_X67Y189   CSR_choice/out_reg[3]_srl2___CSR_choice_out_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.532         5.000       4.468      SLICE_X67Y189   CSR_choice/out_reg[3]_srl2___CSR_choice_out_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.532         5.000       4.468      SLICE_X67Y238   CSR_choice/out_reg[8]_srl2___CSR_choice_out_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.532         5.000       4.468      SLICE_X67Y238   CSR_choice/out_reg[8]_srl2___CSR_choice_out_reg_r_0/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         5.000       4.725      SLICE_X66Y132   counter_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         5.000       4.725      SLICE_X66Y132   counter_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         5.000       4.725      SLICE_X66Y132   counter_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         5.000       4.725      SLICE_X66Y132   counter_reg_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK      n/a            0.532         5.000       4.468      SLICE_X70Y269   CSR_choice/out_reg[13]_srl2___CSR_choice_out_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.532         5.000       4.468      SLICE_X70Y269   CSR_choice/out_reg[13]_srl2___CSR_choice_out_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.532         5.000       4.468      SLICE_X67Y189   CSR_choice/out_reg[3]_srl2___CSR_choice_out_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.532         5.000       4.468      SLICE_X67Y189   CSR_choice/out_reg[3]_srl2___CSR_choice_out_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.532         5.000       4.468      SLICE_X67Y238   CSR_choice/out_reg[8]_srl2___CSR_choice_out_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.532         5.000       4.468      SLICE_X67Y238   CSR_choice/out_reg[8]_srl2___CSR_choice_out_reg_r_0/CLK
High Pulse Width  Slow    FDRE/C          n/a            0.275         5.000       4.725      SLICE_X66Y132   counter_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         5.000       4.725      SLICE_X66Y132   counter_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         5.000       4.725      SLICE_X66Y132   counter_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         5.000       4.725      SLICE_X66Y132   counter_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.163ns  (logic 1.024ns (32.375%)  route 2.139ns (67.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 0.781ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        2.003     2.929    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X67Y315        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y315        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.007 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[7]/Q
                         net (fo=1, routed)           2.139     5.146    out_discriminator_OBUF[7]
    A6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     6.092 r  out_discriminator_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.092    out_discriminator[7]
    A6                                                                r  out_discriminator[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.982ns  (logic 1.022ns (34.271%)  route 1.960ns (65.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 0.781ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        2.003     2.929    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X67Y315        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y315        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.007 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[6]/Q
                         net (fo=1, routed)           1.960     4.967    out_discriminator_OBUF[6]
    B6                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.944     5.911 r  out_discriminator_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.911    out_discriminator[6]
    B6                                                                r  out_discriminator[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.905ns  (logic 0.987ns (33.965%)  route 1.918ns (66.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.781ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        2.001     2.927    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X67Y316        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y316        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.003 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[16]/Q
                         net (fo=1, routed)           1.918     4.921    out_discriminator_OBUF[16]
    D11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.911     5.831 r  out_discriminator_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.831    out_discriminator[16]
    D11                                                               r  out_discriminator[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.881ns  (logic 0.984ns (34.162%)  route 1.897ns (65.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.781ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        2.002     2.928    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X67Y316        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y316        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.006 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[12]/Q
                         net (fo=1, routed)           1.897     4.903    out_discriminator_OBUF[12]
    D12                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.906     5.809 r  out_discriminator_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.809    out_discriminator[12]
    D12                                                               r  out_discriminator[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.879ns  (logic 0.990ns (34.386%)  route 1.889ns (65.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.781ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        2.000     2.926    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X67Y317        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y317        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.005 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[17]/Q
                         net (fo=1, routed)           1.889     4.894    out_discriminator_OBUF[17]
    D10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.911     5.805 r  out_discriminator_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.805    out_discriminator[17]
    D10                                                               r  out_discriminator[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.725ns  (logic 0.976ns (35.805%)  route 1.749ns (64.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.781ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        2.001     2.927    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X67Y317        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y317        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.005 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[22]/Q
                         net (fo=1, routed)           1.749     4.754    out_discriminator_OBUF[22]
    H11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.898     5.651 r  out_discriminator_OBUF[22]_inst/O
                         net (fo=0)                   0.000     5.651    out_discriminator[22]
    H11                                                               r  out_discriminator[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.552ns  (logic 1.000ns (39.181%)  route 1.552ns (60.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.781ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.992     2.918    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X66Y316        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y316        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.997 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[1]/Q
                         net (fo=1, routed)           1.552     4.549    out_discriminator_OBUF[1]
    A11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.921     5.469 r  out_discriminator_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.469    out_discriminator[1]
    A11                                                               r  out_discriminator[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.409ns  (logic 1.017ns (42.224%)  route 1.392ns (57.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.781ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        2.002     2.928    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X67Y315        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y315        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.007 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[3]/Q
                         net (fo=1, routed)           1.392     4.399    out_discriminator_OBUF[3]
    A7                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.938     5.337 r  out_discriminator_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.337    out_discriminator[3]
    A7                                                                r  out_discriminator[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.388ns  (logic 0.966ns (40.440%)  route 1.422ns (59.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.781ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        2.001     2.927    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X67Y316        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y316        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.005 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[15]/Q
                         net (fo=1, routed)           1.422     4.427    out_discriminator_OBUF[15]
    E12                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.888     5.314 r  out_discriminator_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.314    out_discriminator[15]
    E12                                                               r  out_discriminator[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.336ns  (logic 1.012ns (43.321%)  route 1.324ns (56.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.781ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.897    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        2.001     2.927    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X67Y316        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y316        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.003 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[9]/Q
                         net (fo=1, routed)           1.324     4.327    out_discriminator_OBUF[9]
    B8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.936     5.263 r  out_discriminator_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.263    out_discriminator[9]
    B8                                                                r  out_discriminator[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.895ns  (logic 0.456ns (50.965%)  route 0.439ns (49.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.428ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.196     0.196 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.196    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.196 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.390    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.407 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.104     1.510    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X67Y318        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y318        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.548 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[30]/Q
                         net (fo=1, routed)           0.439     1.987    out_discriminator_OBUF[30]
    F8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.418     2.406 r  out_discriminator_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.406    out_discriminator[30]
    F8                                                                r  out_discriminator[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.910ns  (logic 0.458ns (50.337%)  route 0.452ns (49.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.092ns (routing 0.428ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.196     0.196 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.196    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.196 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.390    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.407 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.092     1.499    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X66Y318        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y318        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.538 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[31]/Q
                         net (fo=1, routed)           0.452     1.990    out_discriminator_OBUF[31]
    E8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.419     2.409 r  out_discriminator_OBUF[31]_inst/O
                         net (fo=0)                   0.000     2.409    out_discriminator[31]
    E8                                                                r  out_discriminator[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.927ns  (logic 0.458ns (49.433%)  route 0.469ns (50.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.103ns (routing 0.428ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.196     0.196 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.196    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.196 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.390    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.407 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.103     1.509    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X67Y318        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y318        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.548 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[28]/Q
                         net (fo=1, routed)           0.469     2.017    out_discriminator_OBUF[28]
    E9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.419     2.437 r  out_discriminator_OBUF[28]_inst/O
                         net (fo=0)                   0.000     2.437    out_discriminator[28]
    E9                                                                r  out_discriminator[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.927ns  (logic 0.457ns (49.309%)  route 0.470ns (50.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.428ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.196     0.196 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.196    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.196 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.390    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.407 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.104     1.510    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X67Y318        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y318        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.548 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[29]/Q
                         net (fo=1, routed)           0.470     2.018    out_discriminator_OBUF[29]
    D9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.419     2.438 r  out_discriminator_OBUF[29]_inst/O
                         net (fo=0)                   0.000     2.438    out_discriminator[29]
    D9                                                                r  out_discriminator[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_finish
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.971ns  (logic 0.519ns (53.405%)  route 0.453ns (46.595%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.067ns (routing 0.428ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.196     0.196 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.196    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.196 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.390    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.407 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.067     1.473    clk_IBUF_BUFG
    SLICE_X66Y132        FDRE                                         r  counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y132        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.512 r  counter_reg_reg[1]/Q
                         net (fo=7, routed)           0.030     1.542    counter_reg_reg[1]
    SLICE_X66Y132        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     1.564 r  gen_finish_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.423     1.987    gen_finish_OBUF
    AM23                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.458     2.445 r  gen_finish_OBUF_inst/O
                         net (fo=0)                   0.000     2.445    gen_finish
    AM23                                                              r  gen_finish (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.948ns  (logic 0.454ns (47.909%)  route 0.494ns (52.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.428ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.196     0.196 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.196    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.196 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.390    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.407 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.104     1.510    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X67Y318        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y318        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.548 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[26]/Q
                         net (fo=1, routed)           0.494     2.042    out_discriminator_OBUF[26]
    H9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.416     2.459 r  out_discriminator_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.459    out_discriminator[26]
    H9                                                                r  out_discriminator[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.949ns  (logic 0.428ns (45.104%)  route 0.521ns (54.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.428ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.196     0.196 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.196    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.196 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.390    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.407 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.104     1.510    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X67Y317        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y317        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.548 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[23]/Q
                         net (fo=1, routed)           0.521     2.069    out_discriminator_OBUF[23]
    G11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.390     2.459 r  out_discriminator_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.459    out_discriminator[23]
    G11                                                               r  out_discriminator[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.455ns (47.657%)  route 0.500ns (52.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.103ns (routing 0.428ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.196     0.196 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.196    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.196 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.390    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.407 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.103     1.509    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X67Y318        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y318        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.548 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[27]/Q
                         net (fo=1, routed)           0.500     2.048    out_discriminator_OBUF[27]
    G9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.416     2.465 r  out_discriminator_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.465    out_discriminator[27]
    G9                                                                r  out_discriminator[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.958ns  (logic 0.451ns (47.076%)  route 0.507ns (52.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.428ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.196     0.196 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.196    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.196 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.390    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.407 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.104     1.510    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X67Y317        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y317        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.548 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[24]/Q
                         net (fo=1, routed)           0.507     2.055    out_discriminator_OBUF[24]
    G10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.413     2.468 r  out_discriminator_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.468    out_discriminator[24]
    G10                                                               r  out_discriminator[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_discriminator[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.415ns (43.136%)  route 0.547ns (56.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.103ns (routing 0.428ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.196     0.196 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.196    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.196 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.390    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.407 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.103     1.509    DISCRIMINATOR/NEURON_L3/activate_func/reg_out/clk_IBUF_BUFG
    SLICE_X67Y317        FDRE                                         r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y317        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.546 r  DISCRIMINATOR/NEURON_L3/activate_func/reg_out/out_reg[19]/Q
                         net (fo=1, routed)           0.547     2.093    out_discriminator_OBUF[19]
    H12                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.378     2.471 r  out_discriminator_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.471    out_discriminator[19]
    H12                                                               r  out_discriminator[19] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay          2017 Endpoints
Min Delay          2017 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 2.372ns (70.032%)  route 1.015ns (29.968%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.668ns (routing 0.712ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y112       DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X7Y112       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X7Y112       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_MULTIPLIER.U<43>
    DSP48E2_X7Y112       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_M_DATA.U_DATA<43>
    DSP48E2_X7Y112       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y112       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0/PCIN[47]
    DSP48E2_X7Y113       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.546     1.895 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.895    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X7Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     2.004 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.966     2.970    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0_n_90
    SLICE_X65Y284        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.118 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/out[31]_i_8/O
                         net (fo=1, routed)           0.009     3.127    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/out[31]_i_8_n_0
    SLICE_X65Y284        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.234     3.361 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/out_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.387    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[31]_5[31]
    SLICE_X65Y284        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.668     2.302    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/clk_IBUF_BUFG
    SLICE_X65Y284        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[31]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.385ns  (logic 2.371ns (70.044%)  route 1.014ns (29.956%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.668ns (routing 0.712ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y112       DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X7Y112       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X7Y112       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_MULTIPLIER.U<43>
    DSP48E2_X7Y112       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_M_DATA.U_DATA<43>
    DSP48E2_X7Y112       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y112       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0/PCIN[47]
    DSP48E2_X7Y113       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.546     1.895 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.895    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X7Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     2.004 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.966     2.970    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0_n_90
    SLICE_X65Y284        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.118 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/out[31]_i_8/O
                         net (fo=1, routed)           0.009     3.127    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/out[31]_i_8_n_0
    SLICE_X65Y284        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.360 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/out_reg[31]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.385    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[31]_5[29]
    SLICE_X65Y284        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.668     2.302    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/clk_IBUF_BUFG
    SLICE_X65Y284        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[29]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.373ns  (logic 2.358ns (69.908%)  route 1.015ns (30.092%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.668ns (routing 0.712ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y112       DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X7Y112       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X7Y112       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_MULTIPLIER.U<43>
    DSP48E2_X7Y112       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_M_DATA.U_DATA<43>
    DSP48E2_X7Y112       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y112       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0/PCIN[47]
    DSP48E2_X7Y113       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.546     1.895 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.895    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X7Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     2.004 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.966     2.970    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0_n_90
    SLICE_X65Y284        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.118 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/out[31]_i_8/O
                         net (fo=1, routed)           0.009     3.127    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/out[31]_i_8_n_0
    SLICE_X65Y284        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.220     3.347 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/out_reg[31]_i_1/O[6]
                         net (fo=1, routed)           0.026     3.373    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[31]_5[30]
    SLICE_X65Y284        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.668     2.302    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/clk_IBUF_BUFG
    SLICE_X65Y284        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[30]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.358ns  (logic 2.564ns (76.344%)  route 0.794ns (23.656%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.670ns (routing 0.712ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y102       DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y102       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y102       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X6Y102       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X6Y102       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y102       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/PCIN[47]
    DSP48E2_X6Y103       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     1.981 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.981    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_ALU.ALU_OUT<7>
    DSP48E2_X6Y103       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     2.090 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.663     2.753    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2_n_98
    SLICE_X63Y256        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.903 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out[7]_i_10/O
                         net (fo=1, routed)           0.013     2.916    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out[7]_i_10_n_0
    SLICE_X63Y256        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.108 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.134    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[7]_i_1_n_0
    SLICE_X63Y257        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.149 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.175    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[15]_i_1_n_0
    SLICE_X63Y258        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.190 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.216    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[23]_i_1_n_0
    SLICE_X63Y259        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.332 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.358    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[31]_0[31]
    SLICE_X63Y259        FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.670     2.305    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/clk_IBUF_BUFG
    SLICE_X63Y259        FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[31]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.357ns  (logic 2.564ns (76.367%)  route 0.793ns (23.633%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.670ns (routing 0.712ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y102       DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y102       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y102       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X6Y102       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X6Y102       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y102       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/PCIN[47]
    DSP48E2_X6Y103       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     1.981 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.981    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_ALU.ALU_OUT<7>
    DSP48E2_X6Y103       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     2.090 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.663     2.753    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2_n_98
    SLICE_X63Y256        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.903 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out[7]_i_10/O
                         net (fo=1, routed)           0.013     2.916    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out[7]_i_10_n_0
    SLICE_X63Y256        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.108 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.134    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[7]_i_1_n_0
    SLICE_X63Y257        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.149 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.175    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[15]_i_1_n_0
    SLICE_X63Y258        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.190 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.216    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[23]_i_1_n_0
    SLICE_X63Y259        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.332 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[31]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.357    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[31]_0[29]
    SLICE_X63Y259        FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.670     2.305    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/clk_IBUF_BUFG
    SLICE_X63Y259        FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[29]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.352ns  (logic 2.338ns (69.749%)  route 1.014ns (30.251%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.668ns (routing 0.712ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y112       DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X7Y112       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X7Y112       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_MULTIPLIER.U<43>
    DSP48E2_X7Y112       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_M_DATA.U_DATA<43>
    DSP48E2_X7Y112       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y112       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0/PCIN[47]
    DSP48E2_X7Y113       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.546     1.895 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.895    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X7Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     2.004 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.966     2.970    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/raw_y__0_n_90
    SLICE_X65Y284        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.118 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/out[31]_i_8/O
                         net (fo=1, routed)           0.009     3.127    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/out[31]_i_8_n_0
    SLICE_X65Y284        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.327 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].multiplier/out_reg[31]_i_1/O[4]
                         net (fo=1, routed)           0.025     3.352    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[31]_5[28]
    SLICE_X65Y284        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.668     2.302    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/clk_IBUF_BUFG
    SLICE_X65Y284        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[2].reg_mult/out_reg[28]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.345ns  (logic 2.551ns (76.252%)  route 0.794ns (23.748%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.670ns (routing 0.712ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y102       DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y102       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y102       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X6Y102       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X6Y102       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y102       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/PCIN[47]
    DSP48E2_X6Y103       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     1.981 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.981    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_ALU.ALU_OUT<7>
    DSP48E2_X6Y103       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     2.090 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.663     2.753    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2_n_98
    SLICE_X63Y256        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.903 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out[7]_i_10/O
                         net (fo=1, routed)           0.013     2.916    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out[7]_i_10_n_0
    SLICE_X63Y256        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.108 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.134    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[7]_i_1_n_0
    SLICE_X63Y257        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.149 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.175    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[15]_i_1_n_0
    SLICE_X63Y258        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.190 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.216    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[23]_i_1_n_0
    SLICE_X63Y259        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     3.319 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[31]_i_1/O[6]
                         net (fo=1, routed)           0.026     3.345    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[31]_0[30]
    SLICE_X63Y259        FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.670     2.305    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/clk_IBUF_BUFG
    SLICE_X63Y259        FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[30]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.327ns  (logic 2.534ns (76.154%)  route 0.793ns (23.846%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.670ns (routing 0.712ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y102       DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y102       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y102       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X6Y102       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X6Y102       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y102       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/PCIN[47]
    DSP48E2_X6Y103       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     1.981 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.981    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_ALU.ALU_OUT<7>
    DSP48E2_X6Y103       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     2.090 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.663     2.753    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2_n_98
    SLICE_X63Y256        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.903 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out[7]_i_10/O
                         net (fo=1, routed)           0.013     2.916    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out[7]_i_10_n_0
    SLICE_X63Y256        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.108 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.134    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[7]_i_1_n_0
    SLICE_X63Y257        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.149 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.175    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[15]_i_1_n_0
    SLICE_X63Y258        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.190 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.216    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[23]_i_1_n_0
    SLICE_X63Y259        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     3.302 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[31]_i_1/O[4]
                         net (fo=1, routed)           0.025     3.327    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[31]_0[28]
    SLICE_X63Y259        FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.670     2.305    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/clk_IBUF_BUFG
    SLICE_X63Y259        FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[28]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.324ns  (logic 2.530ns (76.102%)  route 0.794ns (23.898%))
  Logic Levels:           12  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.671ns (routing 0.712ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y102       DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y102       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y102       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X6Y102       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X6Y102       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y102       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/PCIN[47]
    DSP48E2_X6Y103       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     1.981 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.981    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_ALU.ALU_OUT<7>
    DSP48E2_X6Y103       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     2.090 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.663     2.753    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2_n_98
    SLICE_X63Y256        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.903 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out[7]_i_10/O
                         net (fo=1, routed)           0.013     2.916    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out[7]_i_10_n_0
    SLICE_X63Y256        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.108 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.134    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[7]_i_1_n_0
    SLICE_X63Y257        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.149 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.175    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[15]_i_1_n_0
    SLICE_X63Y258        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.190 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.216    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[23]_i_1_n_0
    SLICE_X63Y259        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     3.298 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.026     3.324    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[31]_0[27]
    SLICE_X63Y259        FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.671     2.306    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/clk_IBUF_BUFG
    SLICE_X63Y259        FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[27]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.317ns  (logic 2.549ns (76.836%)  route 0.768ns (23.164%))
  Logic Levels:           11  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.676ns (routing 0.712ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y102       DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y102       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y102       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X6Y102       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X6Y102       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y102       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/PCIN[47]
    DSP48E2_X6Y103       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     1.981 f  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.981    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_ALU.ALU_OUT<7>
    DSP48E2_X6Y103       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     2.090 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.663     2.753    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/raw_y__2_n_98
    SLICE_X63Y256        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.903 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out[7]_i_10/O
                         net (fo=1, routed)           0.013     2.916    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out[7]_i_10_n_0
    SLICE_X63Y256        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.108 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.134    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[7]_i_1_n_0
    SLICE_X63Y257        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.149 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.175    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[15]_i_1_n_0
    SLICE_X63Y258        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.291 r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].multiplier/out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.317    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[31]_0[23]
    SLICE_X63Y258        FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.311     0.311 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.311 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.611    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.676     2.310    DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/clk_IBUF_BUFG
    SLICE_X63Y258        FDRE                                         r  DISCRIMINATOR/genblk1[0].NEURON_L2/genblk1[1].reg_mult/out_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/A2_DATA[12]
                            (internal pin)
  Destination:            GENERATOR/genblk2[1].NEURON_L3/reg_2/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.271ns (77.874%)  route 0.077ns (22.126%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.192ns (routing 0.477ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y82        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X8Y82        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.019     0.019 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     0.019    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X8Y82        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[13])
                                                      0.066     0.085 f  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.085    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_MULTIPLIER.U<13>
    DSP48E2_X8Y82        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.012     0.097 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.097    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_M_DATA.U_DATA<13>
    DSP48E2_X8Y82        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.113     0.210 f  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.210    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_ALU.ALU_OUT<13>
    DSP48E2_X8Y82        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.030     0.240 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.063     0.303    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y_n_92
    SLICE_X72Y206        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     0.317 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/out[7]_i_4/O
                         net (fo=1, routed)           0.007     0.324    GENERATOR/genblk2[1].NEURON_L3/mult_1/out[7]_i_4_n_0
    SLICE_X72Y206        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     0.341 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/out_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.007     0.348    GENERATOR/genblk2[1].NEURON_L3/reg_2/out_reg[31]_14[6]
    SLICE_X72Y206        FDRE                                         r  GENERATOR/genblk2[1].NEURON_L3/reg_2/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.616    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.192     1.827    GENERATOR/genblk2[1].NEURON_L3/reg_2/clk_IBUF_BUFG
    SLICE_X72Y206        FDRE                                         r  GENERATOR/genblk2[1].NEURON_L3/reg_2/out_reg[6]/C

Slack:                    inf
  Source:                 GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_A_B_DATA_INST/A2_DATA[12]
                            (internal pin)
  Destination:            GENERATOR/genblk2[2].NEURON_L3/reg_1/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.272ns (77.714%)  route 0.078ns (22.286%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.138ns (routing 0.477ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y96        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X2Y96        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.019     0.019 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     0.019    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X2Y96        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[13])
                                                      0.066     0.085 f  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.085    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_MULTIPLIER.U<13>
    DSP48E2_X2Y96        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.012     0.097 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.097    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_M_DATA.U_DATA<13>
    DSP48E2_X2Y96        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.113     0.210 f  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.210    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_ALU.ALU_OUT<13>
    DSP48E2_X2Y96        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.030     0.240 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.059     0.299    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y_n_92
    SLICE_X46Y241        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     0.313 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/out[7]_i_4/O
                         net (fo=1, routed)           0.012     0.325    GENERATOR/genblk2[2].NEURON_L3/mult_0/out[7]_i_4_n_0
    SLICE_X46Y241        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.018     0.343 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/out_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.007     0.350    GENERATOR/genblk2[2].NEURON_L3/reg_1/out_reg[31]_1[6]
    SLICE_X46Y241        FDRE                                         r  GENERATOR/genblk2[2].NEURON_L3/reg_1/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.616    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.138     1.774    GENERATOR/genblk2[2].NEURON_L3/reg_1/clk_IBUF_BUFG
    SLICE_X46Y241        FDRE                                         r  GENERATOR/genblk2[2].NEURON_L3/reg_1/out_reg[6]/C

Slack:                    inf
  Source:                 GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/A2_DATA[14]
                            (internal pin)
  Destination:            GENERATOR/genblk2[1].NEURON_L3/reg_2/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.272ns (77.493%)  route 0.079ns (22.507%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.187ns (routing 0.477ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y82        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X8Y82        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.019     0.019 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     0.019    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X8Y82        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[15])
                                                      0.066     0.085 f  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.085    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_MULTIPLIER.U<15>
    DSP48E2_X8Y82        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.012     0.097 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.097    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_M_DATA.U_DATA<15>
    DSP48E2_X8Y82        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.113     0.210 f  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.210    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_ALU.ALU_OUT<15>
    DSP48E2_X8Y82        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.030     0.240 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.064     0.304    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y_n_90
    SLICE_X72Y207        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.014     0.318 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/out[15]_i_9/O
                         net (fo=1, routed)           0.008     0.326    GENERATOR/genblk2[1].NEURON_L3/mult_1/out[15]_i_9_n_0
    SLICE_X72Y207        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     0.344 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/out_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.007     0.351    GENERATOR/genblk2[1].NEURON_L3/reg_2/out_reg[31]_14[8]
    SLICE_X72Y207        FDRE                                         r  GENERATOR/genblk2[1].NEURON_L3/reg_2/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.616    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.187     1.822    GENERATOR/genblk2[1].NEURON_L3/reg_2/clk_IBUF_BUFG
    SLICE_X72Y207        FDRE                                         r  GENERATOR/genblk2[1].NEURON_L3/reg_2/out_reg[8]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[4]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].reg_mult/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.273ns (77.557%)  route 0.079ns (22.443%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.130ns (routing 0.477ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y112       DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X3Y112       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.019     0.019 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     0.019    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X3Y112       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[9])
                                                      0.066     0.085 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.085    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_MULTIPLIER.U<9>
    DSP48E2_X3Y112       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.012     0.097 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.097    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_M_DATA.U_DATA<9>
    DSP48E2_X3Y112       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.113     0.210 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     0.210    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_ALU.ALU_OUT<9>
    DSP48E2_X3Y112       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.030     0.240 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.058     0.298    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/raw_y_n_96
    SLICE_X49Y281        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     0.312 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/out[7]_i_8/O
                         net (fo=1, routed)           0.014     0.326    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/out[7]_i_8_n_0
    SLICE_X49Y281        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.345 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].multiplier/out_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.352    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].reg_mult/out_reg[31]_1[2]
    SLICE_X49Y281        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].reg_mult/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.616    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.130     1.766    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].reg_mult/clk_IBUF_BUFG
    SLICE_X49Y281        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[4].reg_mult/out_reg[2]/C

Slack:                    inf
  Source:                 GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/A2_DATA[3]
                            (internal pin)
  Destination:            GENERATOR/genblk2[1].NEURON_L3/reg_2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.272ns (77.273%)  route 0.080ns (22.727%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.188ns (routing 0.477ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y82        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X8Y82        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.019     0.019 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     0.019    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X8Y82        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[7])
                                                      0.066     0.085 f  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.085    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_MULTIPLIER.U<7>
    DSP48E2_X8Y82        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.012     0.097 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.097    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_M_DATA.U_DATA<7>
    DSP48E2_X8Y82        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.113     0.210 f  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.210    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_ALU.ALU_OUT<7>
    DSP48E2_X8Y82        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.030     0.240 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.065     0.305    GENERATOR/genblk2[1].NEURON_L3/mult_1/raw_y_n_98
    SLICE_X72Y206        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.014     0.319 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/out[7]_i_10/O
                         net (fo=1, routed)           0.008     0.327    GENERATOR/genblk2[1].NEURON_L3/mult_1/out[7]_i_10_n_0
    SLICE_X72Y206        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     0.345 r  GENERATOR/genblk2[1].NEURON_L3/mult_1/out_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.007     0.352    GENERATOR/genblk2[1].NEURON_L3/reg_2/out_reg[31]_14[0]
    SLICE_X72Y206        FDRE                                         r  GENERATOR/genblk2[1].NEURON_L3/reg_2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.616    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.188     1.823    GENERATOR/genblk2[1].NEURON_L3/reg_2/clk_IBUF_BUFG
    SLICE_X72Y206        FDRE                                         r  GENERATOR/genblk2[1].NEURON_L3/reg_2/out_reg[0]/C

Slack:                    inf
  Source:                 GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_A_B_DATA_INST/A2_DATA[8]
                            (internal pin)
  Destination:            GENERATOR/genblk2[2].NEURON_L3/reg_1/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.273ns (77.557%)  route 0.079ns (22.443%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.139ns (routing 0.477ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y96        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X2Y96        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.019     0.019 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     0.019    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X2Y96        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[9])
                                                      0.066     0.085 f  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.085    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_MULTIPLIER.U<9>
    DSP48E2_X2Y96        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.012     0.097 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.097    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_M_DATA.U_DATA<9>
    DSP48E2_X2Y96        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.113     0.210 f  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     0.210    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_ALU.ALU_OUT<9>
    DSP48E2_X2Y96        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.030     0.240 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.058     0.298    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y_n_96
    SLICE_X46Y241        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     0.312 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/out[7]_i_8/O
                         net (fo=1, routed)           0.014     0.326    GENERATOR/genblk2[2].NEURON_L3/mult_0/out[7]_i_8_n_0
    SLICE_X46Y241        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.345 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/out_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.352    GENERATOR/genblk2[2].NEURON_L3/reg_1/out_reg[31]_1[2]
    SLICE_X46Y241        FDRE                                         r  GENERATOR/genblk2[2].NEURON_L3/reg_1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.616    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.139     1.775    GENERATOR/genblk2[2].NEURON_L3/reg_1/clk_IBUF_BUFG
    SLICE_X46Y241        FDRE                                         r  GENERATOR/genblk2[2].NEURON_L3/reg_1/out_reg[2]/C

Slack:                    inf
  Source:                 GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_A_B_DATA_INST/A2_DATA[12]
                            (internal pin)
  Destination:            GENERATOR/genblk2[2].NEURON_L3/reg_1/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.273ns (77.557%)  route 0.079ns (22.443%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.138ns (routing 0.477ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y96        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X2Y96        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.019     0.019 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     0.019    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X2Y96        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[14])
                                                      0.066     0.085 f  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.085    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_MULTIPLIER.U<14>
    DSP48E2_X2Y96        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.012     0.097 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.097    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_M_DATA.U_DATA<14>
    DSP48E2_X2Y96        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.113     0.210 f  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.210    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y96        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.030     0.240 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.060     0.300    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y_n_91
    SLICE_X46Y241        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     0.315 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/out[7]_i_3/O
                         net (fo=1, routed)           0.012     0.327    GENERATOR/genblk2[2].NEURON_L3/mult_0/out[7]_i_3_n_0
    SLICE_X46Y241        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     0.345 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/out_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.352    GENERATOR/genblk2[2].NEURON_L3/reg_1/out_reg[31]_1[7]
    SLICE_X46Y241        FDRE                                         r  GENERATOR/genblk2[2].NEURON_L3/reg_1/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.616    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.138     1.774    GENERATOR/genblk2[2].NEURON_L3/reg_1/clk_IBUF_BUFG
    SLICE_X46Y241        FDRE                                         r  GENERATOR/genblk2[2].NEURON_L3/reg_1/out_reg[7]/C

Slack:                    inf
  Source:                 GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_A_B_DATA_INST/A2_DATA[11]
                            (internal pin)
  Destination:            GENERATOR/genblk2[2].NEURON_L3/reg_1/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.273ns (77.337%)  route 0.080ns (22.663%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.138ns (routing 0.477ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y96        DSP_A_B_DATA                 0.000     0.000 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X2Y96        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.019     0.019 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     0.019    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X2Y96        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[12])
                                                      0.066     0.085 f  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     0.085    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_MULTIPLIER.U<12>
    DSP48E2_X2Y96        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.012     0.097 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     0.097    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_M_DATA.U_DATA<12>
    DSP48E2_X2Y96        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.113     0.210 f  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     0.210    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_ALU.ALU_OUT<12>
    DSP48E2_X2Y96        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.030     0.240 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.058     0.298    GENERATOR/genblk2[2].NEURON_L3/mult_0/raw_y_n_93
    SLICE_X46Y241        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     0.312 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/out[7]_i_5/O
                         net (fo=1, routed)           0.015     0.327    GENERATOR/genblk2[2].NEURON_L3/mult_0/out[7]_i_5_n_0
    SLICE_X46Y241        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.019     0.346 r  GENERATOR/genblk2[2].NEURON_L3/mult_0/out_reg[7]_i_1/O[5]
                         net (fo=1, routed)           0.007     0.353    GENERATOR/genblk2[2].NEURON_L3/reg_1/out_reg[31]_1[5]
    SLICE_X46Y241        FDRE                                         r  GENERATOR/genblk2[2].NEURON_L3/reg_1/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.616    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.138     1.774    GENERATOR/genblk2[2].NEURON_L3/reg_1/clk_IBUF_BUFG
    SLICE_X46Y241        FDRE                                         r  GENERATOR/genblk2[2].NEURON_L3/reg_1/out_reg[5]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[12]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].reg_mult/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.272ns (76.620%)  route 0.083ns (23.380%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.128ns (routing 0.477ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y116       DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y116       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.019     0.019 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     0.019    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y116       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[13])
                                                      0.066     0.085 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.085    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_MULTIPLIER.U<13>
    DSP48E2_X1Y116       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.012     0.097 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.097    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_M_DATA.U_DATA<13>
    DSP48E2_X1Y116       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.113     0.210 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.210    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_ALU.ALU_OUT<13>
    DSP48E2_X1Y116       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.030     0.240 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].multiplier/raw_y/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.064     0.304    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].multiplier/raw_y_n_92
    SLICE_X42Y291        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     0.318 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].multiplier/out[7]_i_4/O
                         net (fo=1, routed)           0.012     0.330    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].multiplier/out[7]_i_4_n_0
    SLICE_X42Y291        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.018     0.348 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].multiplier/out_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.007     0.355    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].reg_mult/out_reg[31]_0[6]
    SLICE_X42Y291        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].reg_mult/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.616    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.128     1.763    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].reg_mult/clk_IBUF_BUFG
    SLICE_X42Y291        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[5].reg_mult/out_reg[6]/C

Slack:                    inf
  Source:                 DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[10]
                            (internal pin)
  Destination:            DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].reg_mult/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.272ns (76.620%)  route 0.083ns (23.380%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.276ns (routing 0.477ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y114      DSP_A_B_DATA                 0.000     0.000 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].multiplier/raw_y/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     0.000    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].multiplier/raw_y/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X11Y114      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.019     0.019 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].multiplier/raw_y/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     0.019    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].multiplier/raw_y/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X11Y114      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[13])
                                                      0.066     0.085 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].multiplier/raw_y/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.085    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].multiplier/raw_y/DSP_MULTIPLIER.U<13>
    DSP48E2_X11Y114      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.012     0.097 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].multiplier/raw_y/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.097    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].multiplier/raw_y/DSP_M_DATA.U_DATA<13>
    DSP48E2_X11Y114      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.113     0.210 f  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].multiplier/raw_y/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.210    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].multiplier/raw_y/DSP_ALU.ALU_OUT<13>
    DSP48E2_X11Y114      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.030     0.240 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].multiplier/raw_y/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.064     0.304    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].multiplier/raw_y_n_92
    SLICE_X89Y286        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     0.318 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].multiplier/out[7]_i_4/O
                         net (fo=1, routed)           0.012     0.330    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].multiplier/out[7]_i_4_n_0
    SLICE_X89Y286        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.018     0.348 r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].multiplier/out_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.007     0.355    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].reg_mult/out_reg[31]_0[6]
    SLICE_X89Y286        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].reg_mult/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AJ21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AJ21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.616    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.635 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=4974, routed)        1.276     1.911    DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].reg_mult/clk_IBUF_BUFG
    SLICE_X89Y286        FDRE                                         r  DISCRIMINATOR/genblk1[1].NEURON_L2/genblk1[8].reg_mult/out_reg[6]/C





