
*** Running vivado
    with args -log Top_module.vds -m64 -mode batch -messageDb vivado.pb -source Top_module.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source Top_module.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.cache/wt [current_project]
# set_property parent.project_path /ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_verilog -library xil_defaultlib {
#   /ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/new/ALU.v
#   /ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/imports/Downloads/Top_module.v
# }
# read_xdc /ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/constrs_1/imports/Downloads/Lab2_Task4_ALU_Constraints.xdc
# set_property used_in_implementation false [get_files /ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/constrs_1/imports/Downloads/Lab2_Task4_ALU_Constraints.xdc]
# catch { write_hwdef -file Top_module.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top Top_module -part xc7a35tcpg236-1
Command: synth_design -top Top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 968.301 ; gain = 142.734 ; free physical = 12184 ; free virtual = 24489
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_module' [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/imports/Downloads/Top_module.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'bcd_converter' [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/imports/Downloads/Top_module.v:73]
INFO: [Synth 8-256] done synthesizing module 'bcd_converter' (2#1) [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/imports/Downloads/Top_module.v:73]
INFO: [Synth 8-638] synthesizing module 'seven_segment_display' [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/imports/Downloads/Top_module.v:94]
INFO: [Synth 8-155] case statement is not full and has no default [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/imports/Downloads/Top_module.v:100]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_display' (3#1) [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/imports/Downloads/Top_module.v:94]
WARNING: [Synth 8-567] referenced signal 'seven_seg_ones' should be on the sensitivity list [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/imports/Downloads/Top_module.v:45]
WARNING: [Synth 8-567] referenced signal 'seven_seg_tens' should be on the sensitivity list [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/imports/Downloads/Top_module.v:45]
WARNING: [Synth 8-567] referenced signal 'seven_seg_hundreds' should be on the sensitivity list [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/imports/Downloads/Top_module.v:45]
INFO: [Synth 8-256] done synthesizing module 'Top_module' (4#1) [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/imports/Downloads/Top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.551 ; gain = 177.984 ; free physical = 12142 ; free virtual = 24453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.551 ; gain = 177.984 ; free physical = 12142 ; free virtual = 24452
---------------------------------------------------------------------------------
Loading clock regions from /ad/eng/support/software/linux/all/x86_64/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from /ad/eng/support/software/linux/all/x86_64/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from /ad/eng/support/software/linux/all/x86_64/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /ad/eng/support/software/linux/all/x86_64/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /ad/eng/support/software/linux/all/x86_64/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from /ad/eng/support/software/linux/all/x86_64/Xilinx/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /ad/eng/support/software/linux/all/x86_64/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/constrs_1/imports/Downloads/Lab2_Task4_ALU_Constraints.xdc]
Finished Parsing XDC File [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/constrs_1/imports/Downloads/Lab2_Task4_ALU_Constraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1308.566 ; gain = 0.000 ; free physical = 11843 ; free virtual = 24190
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11842 ; free virtual = 24190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11842 ; free virtual = 24190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11842 ; free virtual = 24190
---------------------------------------------------------------------------------
ROM "Z" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-327] inferring latch for variable 'Y_reg' [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/new/ALU.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'cout_reg' [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/new/ALU.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'seven_seg_out_reg' [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/imports/Downloads/Top_module.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'seven_seg_reg' [/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task4/Lab2-Task4.srcs/sources_1/imports/Downloads/Top_module.v:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11841 ; free virtual = 24190
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	  11 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 1     
Module bcd_converter 
Detailed RTL Component Info : 
Module seven_segment_display 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11840 ; free virtual = 24189
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "uut1/Z" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3917] design Top_module has port seven_enable[3] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11840 ; free virtual = 24190
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11840 ; free virtual = 24190

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut6/seven_seg_out_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\uut6/seven_seg_out_reg[6] ) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (\uut6/seven_seg_out_reg[5] ) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (\uut6/seven_seg_out_reg[4] ) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (\uut6/seven_seg_out_reg[3] ) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (\uut6/seven_seg_out_reg[2] ) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (\uut6/seven_seg_out_reg[1] ) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (\uut6/seven_seg_out_reg[0] ) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[14] ) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[15] ) is unused and will be removed from module Top_module.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\uut4/seven_seg_out_reg[6] ) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (\uut4/seven_seg_out_reg[5] ) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (\uut4/seven_seg_out_reg[4] ) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (\uut4/seven_seg_out_reg[3] ) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (\uut4/seven_seg_out_reg[2] ) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (\uut4/seven_seg_out_reg[1] ) is unused and will be removed from module Top_module.
WARNING: [Synth 8-3332] Sequential element (\uut4/seven_seg_out_reg[0] ) is unused and will be removed from module Top_module.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11837 ; free virtual = 24189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11837 ; free virtual = 24189
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11837 ; free virtual = 24189

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11837 ; free virtual = 24189
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11827 ; free virtual = 24187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11827 ; free virtual = 24187
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11825 ; free virtual = 24185
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11825 ; free virtual = 24185
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11825 ; free virtual = 24185
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11825 ; free virtual = 24185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |    21|
|4     |LUT2   |    41|
|5     |LUT3   |    12|
|6     |LUT4   |     8|
|7     |LUT5   |    23|
|8     |LUT6   |    76|
|9     |MUXF7  |    12|
|10    |FDCE   |    20|
|11    |FDRE   |    14|
|12    |LD     |    23|
|13    |IBUF   |    20|
|14    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |   300|
|2     |  uut1   |ALU                   |   167|
|3     |  uut5   |seven_segment_display |    33|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11825 ; free virtual = 24185
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1308.566 ; gain = 87.242 ; free physical = 11825 ; free virtual = 24185
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1308.566 ; gain = 483.000 ; free physical = 11825 ; free virtual = 24185
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  LD => LDCE: 23 instances

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1308.566 ; gain = 392.258 ; free physical = 11821 ; free virtual = 24182
# write_checkpoint -noxdef Top_module.dcp
# catch { report_utilization -file Top_module_utilization_synth.rpt -pb Top_module_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1308.566 ; gain = 0.000 ; free physical = 11819 ; free virtual = 24181
INFO: [Common 17-206] Exiting Vivado at Wed Sep 28 18:16:09 2016...
