$date
	Tue Jun  5 21:31:42 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_tb $end
$var wire 16 ! result [15:0] $end
$var reg 16 " line_a [15:0] $end
$var reg 16 # line_b [15:0] $end
$scope module u1 $end
$var wire 16 $ line_a [15:0] $end
$var wire 16 % line_b [15:0] $end
$var reg 16 & result [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
bx #
bx "
bx !
$end
#100
b10 !
b10 &
b1 #
b1 %
b1 "
b1 $
#200
b10101 !
b10101 &
b10100 "
b10100 $
#300
b10001 !
b10001 &
b1111111111111101 #
b1111111111111101 %
#400
b1111111111111111 !
b1111111111111111 &
b1111111111101011 #
b1111111111101011 %
#500
