// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "01/02/2025 19:31:13"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ALU (
	ops_alu,
	reg_a,
	reg_b,
	res,
	flag);
input 	[3:0] ops_alu;
input 	[15:0] reg_a;
input 	[15:0] reg_b;
output 	[15:0] res;
output 	[2:0] flag;

// Design Ports Information
// res[0]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// res[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// res[2]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// res[3]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// res[4]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// res[5]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// res[6]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// res[7]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// res[8]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// res[9]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// res[10]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// res[11]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// res[12]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// res[13]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// res[14]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// res[15]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// flag[0]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// flag[1]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// flag[2]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ops_alu[2]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ops_alu[3]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ops_alu[0]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ops_alu[1]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_b[0]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_a[0]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_b[1]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_a[1]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_b[2]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_a[2]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_b[3]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_a[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_b[4]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_a[4]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_b[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_a[5]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_b[6]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_a[6]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_b[7]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_a[7]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_b[8]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_a[8]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_b[9]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_a[9]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_b[10]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_a[10]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_b[11]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_a[11]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_b[12]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_a[12]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_b[13]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_a[13]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_b[14]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_a[14]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_b[15]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reg_a[15]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \u0|u0|oa~1_combout ;
wire \u0|u0|oa~4_combout ;
wire \u0|u2|oa~2_combout ;
wire \u0|u4|oa~1_combout ;
wire \u0|u5|oa~0_combout ;
wire \u0|u6|oa~1_combout ;
wire \u0|u8|oa~0_combout ;
wire \u0|u9|oa~0_combout ;
wire \u0|u11|oa~0_combout ;
wire \u0|u12|oa~0_combout ;
wire \u0|u13|oa~1_combout ;
wire \u0|u14|oa~1_combout ;
wire \u0|u3|ob~2_combout ;
wire \u0|u6|ob~2_combout ;
wire \u0|u13|ob~2_combout ;
wire \u0|u15|ob~2_combout ;
wire \u0|u15|oa~0_combout ;
wire \u0|u2|oa~0_combout ;
wire \u0|u0|oa~2_combout ;
wire \u0|u15|oa~1_combout ;
wire \u0|u0|oa~3_combout ;
wire \u0|u0|ob~2_combout ;
wire \u0|u0|ob~3_combout ;
wire \u1|u0|s~1_cout ;
wire \u1|u0|s~2_combout ;
wire \u0|u1|oa~1_combout ;
wire \u0|u0|oa~0_combout ;
wire \u0|u10|oa~0_combout ;
wire \u0|u1|oa~0_combout ;
wire \u0|u1|oa~2_combout ;
wire \u0|u1|ob~2_combout ;
wire \u0|u1|ob~3_combout ;
wire \u1|u0|s~3 ;
wire \u1|u0|s~4_combout ;
wire \u0|u2|oa~1_combout ;
wire \u0|u2|oa~3_combout ;
wire \u0|u2|ob~2_combout ;
wire \u0|u2|ob~3_combout ;
wire \u1|u0|s~5 ;
wire \u1|u0|s~6_combout ;
wire \u0|u3|oa~0_combout ;
wire \u0|u3|oa~1_combout ;
wire \u0|u3|oa~2_combout ;
wire \u0|u3|ob~3_combout ;
wire \u1|u0|s~7 ;
wire \u1|u0|s~8_combout ;
wire \u0|u4|ob~2_combout ;
wire \u0|u4|ob~3_combout ;
wire \u0|u4|oa~0_combout ;
wire \u0|u4|oa~2_combout ;
wire \u1|u0|s~9 ;
wire \u1|u0|s~10_combout ;
wire \u0|u5|ob~2_combout ;
wire \u0|u5|ob~3_combout ;
wire \u0|u5|oa~1_combout ;
wire \u0|u5|oa~2_combout ;
wire \u1|u0|s~11 ;
wire \u1|u0|s~12_combout ;
wire \u0|u6|oa~0_combout ;
wire \u0|u6|oa~2_combout ;
wire \u0|u6|ob~3_combout ;
wire \u1|u0|s~13 ;
wire \u1|u0|s~14_combout ;
wire \u0|u7|ob~2_combout ;
wire \u0|u7|ob~3_combout ;
wire \u0|u7|oa~0_combout ;
wire \u0|u7|oa~1_combout ;
wire \u0|u7|oa~2_combout ;
wire \u1|u0|s~15 ;
wire \u1|u0|s~16_combout ;
wire \u0|u8|oa~1_combout ;
wire \u0|u8|oa~2_combout ;
wire \u0|u8|ob~2_combout ;
wire \u0|u8|ob~3_combout ;
wire \u1|u0|s~17 ;
wire \u1|u0|s~18_combout ;
wire \u0|u9|ob~2_combout ;
wire \u0|u9|ob~3_combout ;
wire \u0|u9|oa~1_combout ;
wire \u0|u9|oa~2_combout ;
wire \u1|u0|s~19 ;
wire \u1|u0|s~20_combout ;
wire \u0|u10|ob~2_combout ;
wire \u0|u10|ob~3_combout ;
wire \u0|u10|oa~1_combout ;
wire \u0|u10|oa~2_combout ;
wire \u0|u10|oa~3_combout ;
wire \u1|u0|s~21 ;
wire \u1|u0|s~22_combout ;
wire \u0|u11|ob~2_combout ;
wire \u0|u11|ob~3_combout ;
wire \u0|u11|oa~1_combout ;
wire \u0|u11|oa~2_combout ;
wire \u1|u0|s~23 ;
wire \u1|u0|s~24_combout ;
wire \u0|u12|ob~2_combout ;
wire \u0|u12|ob~3_combout ;
wire \u0|u12|oa~1_combout ;
wire \u0|u12|oa~2_combout ;
wire \u1|u0|s~25 ;
wire \u1|u0|s~26_combout ;
wire \u0|u13|oa~0_combout ;
wire \u0|u13|oa~2_combout ;
wire \u0|u13|ob~3_combout ;
wire \u1|u0|s~27 ;
wire \u1|u0|s~28_combout ;
wire \u0|u14|ob~2_combout ;
wire \u0|u14|ob~3_combout ;
wire \u0|u14|oa~0_combout ;
wire \u0|u14|oa~2_combout ;
wire \u1|u0|s~29 ;
wire \u1|u0|s~30_combout ;
wire \u0|u15|oa~2_combout ;
wire \u0|u15|oa~3_combout ;
wire \u0|u15|oa~4_combout ;
wire \u0|u15|ob~3_combout ;
wire \u1|u0|s~31 ;
wire \u1|u0|s~32_combout ;
wire [15:0] \reg_a~combout ;
wire [3:0] \ops_alu~combout ;
wire [15:0] \reg_b~combout ;


// Location: LCCOMB_X47_Y33_N24
cycloneii_lcell_comb \u0|u0|oa~1 (
// Equation(s):
// \u0|u0|oa~1_combout  = (\reg_b~combout [0] & ((\reg_a~combout [0] & (!\u0|u10|oa~0_combout )) # (!\reg_a~combout [0] & ((\u0|u0|oa~0_combout )))))

	.dataa(\u0|u10|oa~0_combout ),
	.datab(\reg_b~combout [0]),
	.datac(\u0|u0|oa~0_combout ),
	.datad(\reg_a~combout [0]),
	.cin(gnd),
	.combout(\u0|u0|oa~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u0|oa~1 .lut_mask = 16'h44C0;
defparam \u0|u0|oa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneii_lcell_comb \u0|u0|oa~4 (
// Equation(s):
// \u0|u0|oa~4_combout  = (\ops_alu~combout [3]) # (\ops_alu~combout [2])

	.dataa(vcc),
	.datab(\ops_alu~combout [3]),
	.datac(vcc),
	.datad(\ops_alu~combout [2]),
	.cin(gnd),
	.combout(\u0|u0|oa~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u0|oa~4 .lut_mask = 16'hFFCC;
defparam \u0|u0|oa~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
cycloneii_lcell_comb \u0|u2|oa~2 (
// Equation(s):
// \u0|u2|oa~2_combout  = (\reg_a~combout [2] & ((\u0|u15|oa~0_combout ) # ((\u0|u2|oa~0_combout  & !\reg_b~combout [2]))))

	.dataa(\reg_a~combout [2]),
	.datab(\u0|u2|oa~0_combout ),
	.datac(\reg_b~combout [2]),
	.datad(\u0|u15|oa~0_combout ),
	.cin(gnd),
	.combout(\u0|u2|oa~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u2|oa~2 .lut_mask = 16'hAA08;
defparam \u0|u2|oa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneii_lcell_comb \u0|u4|oa~1 (
// Equation(s):
// \u0|u4|oa~1_combout  = (\reg_a~combout [4] & ((\u0|u15|oa~0_combout ) # ((!\reg_b~combout [4] & \u0|u2|oa~0_combout ))))

	.dataa(\reg_b~combout [4]),
	.datab(\u0|u15|oa~0_combout ),
	.datac(\u0|u2|oa~0_combout ),
	.datad(\reg_a~combout [4]),
	.cin(gnd),
	.combout(\u0|u4|oa~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u4|oa~1 .lut_mask = 16'hDC00;
defparam \u0|u4|oa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
cycloneii_lcell_comb \u0|u5|oa~0 (
// Equation(s):
// \u0|u5|oa~0_combout  = (\reg_b~combout [5] & ((\reg_a~combout [5] & ((!\u0|u10|oa~0_combout ))) # (!\reg_a~combout [5] & (\u0|u0|oa~0_combout ))))

	.dataa(\reg_b~combout [5]),
	.datab(\reg_a~combout [5]),
	.datac(\u0|u0|oa~0_combout ),
	.datad(\u0|u10|oa~0_combout ),
	.cin(gnd),
	.combout(\u0|u5|oa~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u5|oa~0 .lut_mask = 16'h20A8;
defparam \u0|u5|oa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
cycloneii_lcell_comb \u0|u6|oa~1 (
// Equation(s):
// \u0|u6|oa~1_combout  = (\reg_a~combout [6] & ((\u0|u15|oa~0_combout ) # ((\u0|u2|oa~0_combout  & !\reg_b~combout [6]))))

	.dataa(\u0|u2|oa~0_combout ),
	.datab(\u0|u15|oa~0_combout ),
	.datac(\reg_b~combout [6]),
	.datad(\reg_a~combout [6]),
	.cin(gnd),
	.combout(\u0|u6|oa~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u6|oa~1 .lut_mask = 16'hCE00;
defparam \u0|u6|oa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N6
cycloneii_lcell_comb \u0|u8|oa~0 (
// Equation(s):
// \u0|u8|oa~0_combout  = (\reg_b~combout [8] & ((\reg_a~combout [8] & (!\u0|u10|oa~0_combout )) # (!\reg_a~combout [8] & ((\u0|u0|oa~0_combout )))))

	.dataa(\u0|u10|oa~0_combout ),
	.datab(\reg_a~combout [8]),
	.datac(\reg_b~combout [8]),
	.datad(\u0|u0|oa~0_combout ),
	.cin(gnd),
	.combout(\u0|u8|oa~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u8|oa~0 .lut_mask = 16'h7040;
defparam \u0|u8|oa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
cycloneii_lcell_comb \u0|u9|oa~0 (
// Equation(s):
// \u0|u9|oa~0_combout  = (\reg_b~combout [9] & ((\reg_a~combout [9] & (!\u0|u10|oa~0_combout )) # (!\reg_a~combout [9] & ((\u0|u0|oa~0_combout )))))

	.dataa(\u0|u10|oa~0_combout ),
	.datab(\reg_a~combout [9]),
	.datac(\reg_b~combout [9]),
	.datad(\u0|u0|oa~0_combout ),
	.cin(gnd),
	.combout(\u0|u9|oa~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u9|oa~0 .lut_mask = 16'h7040;
defparam \u0|u9|oa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
cycloneii_lcell_comb \u0|u11|oa~0 (
// Equation(s):
// \u0|u11|oa~0_combout  = (\reg_b~combout [11] & ((\reg_a~combout [11] & (!\u0|u10|oa~0_combout )) # (!\reg_a~combout [11] & ((\u0|u0|oa~0_combout )))))

	.dataa(\u0|u10|oa~0_combout ),
	.datab(\reg_a~combout [11]),
	.datac(\reg_b~combout [11]),
	.datad(\u0|u0|oa~0_combout ),
	.cin(gnd),
	.combout(\u0|u11|oa~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u11|oa~0 .lut_mask = 16'h7040;
defparam \u0|u11|oa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
cycloneii_lcell_comb \u0|u12|oa~0 (
// Equation(s):
// \u0|u12|oa~0_combout  = (\reg_b~combout [12] & ((\reg_a~combout [12] & (!\u0|u10|oa~0_combout )) # (!\reg_a~combout [12] & ((\u0|u0|oa~0_combout )))))

	.dataa(\u0|u10|oa~0_combout ),
	.datab(\reg_b~combout [12]),
	.datac(\reg_a~combout [12]),
	.datad(\u0|u0|oa~0_combout ),
	.cin(gnd),
	.combout(\u0|u12|oa~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u12|oa~0 .lut_mask = 16'h4C40;
defparam \u0|u12|oa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N10
cycloneii_lcell_comb \u0|u13|oa~1 (
// Equation(s):
// \u0|u13|oa~1_combout  = (\reg_a~combout [13] & ((\u0|u15|oa~0_combout ) # ((!\reg_b~combout [13] & \u0|u2|oa~0_combout ))))

	.dataa(\reg_b~combout [13]),
	.datab(\reg_a~combout [13]),
	.datac(\u0|u2|oa~0_combout ),
	.datad(\u0|u15|oa~0_combout ),
	.cin(gnd),
	.combout(\u0|u13|oa~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u13|oa~1 .lut_mask = 16'hCC40;
defparam \u0|u13|oa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
cycloneii_lcell_comb \u0|u14|oa~1 (
// Equation(s):
// \u0|u14|oa~1_combout  = (\reg_a~combout [14] & ((\u0|u15|oa~0_combout ) # ((!\reg_b~combout [14] & \u0|u2|oa~0_combout ))))

	.dataa(\reg_b~combout [14]),
	.datab(\u0|u2|oa~0_combout ),
	.datac(\reg_a~combout [14]),
	.datad(\u0|u15|oa~0_combout ),
	.cin(gnd),
	.combout(\u0|u14|oa~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u14|oa~1 .lut_mask = 16'hF040;
defparam \u0|u14|oa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N6
cycloneii_lcell_comb \u0|u3|ob~2 (
// Equation(s):
// \u0|u3|ob~2_combout  = (\reg_b~combout [3] & (!\ops_alu~combout [1] & (\ops_alu~combout [2] $ (\ops_alu~combout [0])))) # (!\reg_b~combout [3] & (!\ops_alu~combout [0] & (\ops_alu~combout [2] $ (\ops_alu~combout [1]))))

	.dataa(\ops_alu~combout [2]),
	.datab(\ops_alu~combout [1]),
	.datac(\ops_alu~combout [0]),
	.datad(\reg_b~combout [3]),
	.cin(gnd),
	.combout(\u0|u3|ob~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u3|ob~2 .lut_mask = 16'h1206;
defparam \u0|u3|ob~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneii_lcell_comb \u0|u6|ob~2 (
// Equation(s):
// \u0|u6|ob~2_combout  = (\reg_b~combout [6] & (!\ops_alu~combout [1] & (\ops_alu~combout [0] $ (\ops_alu~combout [2])))) # (!\reg_b~combout [6] & (!\ops_alu~combout [0] & (\ops_alu~combout [1] $ (\ops_alu~combout [2]))))

	.dataa(\reg_b~combout [6]),
	.datab(\ops_alu~combout [1]),
	.datac(\ops_alu~combout [0]),
	.datad(\ops_alu~combout [2]),
	.cin(gnd),
	.combout(\u0|u6|ob~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u6|ob~2 .lut_mask = 16'h0324;
defparam \u0|u6|ob~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N12
cycloneii_lcell_comb \u0|u13|ob~2 (
// Equation(s):
// \u0|u13|ob~2_combout  = (\reg_b~combout [13] & (!\ops_alu~combout [1] & (\ops_alu~combout [2] $ (\ops_alu~combout [0])))) # (!\reg_b~combout [13] & (!\ops_alu~combout [0] & (\ops_alu~combout [2] $ (\ops_alu~combout [1]))))

	.dataa(\ops_alu~combout [2]),
	.datab(\ops_alu~combout [0]),
	.datac(\reg_b~combout [13]),
	.datad(\ops_alu~combout [1]),
	.cin(gnd),
	.combout(\u0|u13|ob~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u13|ob~2 .lut_mask = 16'h0162;
defparam \u0|u13|ob~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
cycloneii_lcell_comb \u0|u15|ob~2 (
// Equation(s):
// \u0|u15|ob~2_combout  = (\reg_b~combout [15] & (!\ops_alu~combout [1] & (\ops_alu~combout [2] $ (\ops_alu~combout [0])))) # (!\reg_b~combout [15] & (!\ops_alu~combout [0] & (\ops_alu~combout [2] $ (\ops_alu~combout [1]))))

	.dataa(\ops_alu~combout [2]),
	.datab(\ops_alu~combout [1]),
	.datac(\ops_alu~combout [0]),
	.datad(\reg_b~combout [15]),
	.cin(gnd),
	.combout(\u0|u15|ob~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u15|ob~2 .lut_mask = 16'h1206;
defparam \u0|u15|ob~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_a[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_a~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_a[10]));
// synopsys translate_off
defparam \reg_a[10]~I .input_async_reset = "none";
defparam \reg_a[10]~I .input_power_up = "low";
defparam \reg_a[10]~I .input_register_mode = "none";
defparam \reg_a[10]~I .input_sync_reset = "none";
defparam \reg_a[10]~I .oe_async_reset = "none";
defparam \reg_a[10]~I .oe_power_up = "low";
defparam \reg_a[10]~I .oe_register_mode = "none";
defparam \reg_a[10]~I .oe_sync_reset = "none";
defparam \reg_a[10]~I .operation_mode = "input";
defparam \reg_a[10]~I .output_async_reset = "none";
defparam \reg_a[10]~I .output_power_up = "low";
defparam \reg_a[10]~I .output_register_mode = "none";
defparam \reg_a[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_b[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_b~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_b[13]));
// synopsys translate_off
defparam \reg_b[13]~I .input_async_reset = "none";
defparam \reg_b[13]~I .input_power_up = "low";
defparam \reg_b[13]~I .input_register_mode = "none";
defparam \reg_b[13]~I .input_sync_reset = "none";
defparam \reg_b[13]~I .oe_async_reset = "none";
defparam \reg_b[13]~I .oe_power_up = "low";
defparam \reg_b[13]~I .oe_register_mode = "none";
defparam \reg_b[13]~I .oe_sync_reset = "none";
defparam \reg_b[13]~I .operation_mode = "input";
defparam \reg_b[13]~I .output_async_reset = "none";
defparam \reg_b[13]~I .output_power_up = "low";
defparam \reg_b[13]~I .output_register_mode = "none";
defparam \reg_b[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_a[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_a~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_a[15]));
// synopsys translate_off
defparam \reg_a[15]~I .input_async_reset = "none";
defparam \reg_a[15]~I .input_power_up = "low";
defparam \reg_a[15]~I .input_register_mode = "none";
defparam \reg_a[15]~I .input_sync_reset = "none";
defparam \reg_a[15]~I .oe_async_reset = "none";
defparam \reg_a[15]~I .oe_power_up = "low";
defparam \reg_a[15]~I .oe_register_mode = "none";
defparam \reg_a[15]~I .oe_sync_reset = "none";
defparam \reg_a[15]~I .operation_mode = "input";
defparam \reg_a[15]~I .output_async_reset = "none";
defparam \reg_a[15]~I .output_power_up = "low";
defparam \reg_a[15]~I .output_register_mode = "none";
defparam \reg_a[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ops_alu[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ops_alu~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ops_alu[3]));
// synopsys translate_off
defparam \ops_alu[3]~I .input_async_reset = "none";
defparam \ops_alu[3]~I .input_power_up = "low";
defparam \ops_alu[3]~I .input_register_mode = "none";
defparam \ops_alu[3]~I .input_sync_reset = "none";
defparam \ops_alu[3]~I .oe_async_reset = "none";
defparam \ops_alu[3]~I .oe_power_up = "low";
defparam \ops_alu[3]~I .oe_register_mode = "none";
defparam \ops_alu[3]~I .oe_sync_reset = "none";
defparam \ops_alu[3]~I .operation_mode = "input";
defparam \ops_alu[3]~I .output_async_reset = "none";
defparam \ops_alu[3]~I .output_power_up = "low";
defparam \ops_alu[3]~I .output_register_mode = "none";
defparam \ops_alu[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ops_alu[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ops_alu~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ops_alu[0]));
// synopsys translate_off
defparam \ops_alu[0]~I .input_async_reset = "none";
defparam \ops_alu[0]~I .input_power_up = "low";
defparam \ops_alu[0]~I .input_register_mode = "none";
defparam \ops_alu[0]~I .input_sync_reset = "none";
defparam \ops_alu[0]~I .oe_async_reset = "none";
defparam \ops_alu[0]~I .oe_power_up = "low";
defparam \ops_alu[0]~I .oe_register_mode = "none";
defparam \ops_alu[0]~I .oe_sync_reset = "none";
defparam \ops_alu[0]~I .operation_mode = "input";
defparam \ops_alu[0]~I .output_async_reset = "none";
defparam \ops_alu[0]~I .output_power_up = "low";
defparam \ops_alu[0]~I .output_register_mode = "none";
defparam \ops_alu[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ops_alu[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ops_alu~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ops_alu[2]));
// synopsys translate_off
defparam \ops_alu[2]~I .input_async_reset = "none";
defparam \ops_alu[2]~I .input_power_up = "low";
defparam \ops_alu[2]~I .input_register_mode = "none";
defparam \ops_alu[2]~I .input_sync_reset = "none";
defparam \ops_alu[2]~I .oe_async_reset = "none";
defparam \ops_alu[2]~I .oe_power_up = "low";
defparam \ops_alu[2]~I .oe_register_mode = "none";
defparam \ops_alu[2]~I .oe_sync_reset = "none";
defparam \ops_alu[2]~I .operation_mode = "input";
defparam \ops_alu[2]~I .output_async_reset = "none";
defparam \ops_alu[2]~I .output_power_up = "low";
defparam \ops_alu[2]~I .output_register_mode = "none";
defparam \ops_alu[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N0
cycloneii_lcell_comb \u0|u15|oa~0 (
// Equation(s):
// \u0|u15|oa~0_combout  = (!\ops_alu~combout [3] & ((!\ops_alu~combout [2]) # (!\ops_alu~combout [0])))

	.dataa(vcc),
	.datab(\ops_alu~combout [3]),
	.datac(\ops_alu~combout [0]),
	.datad(\ops_alu~combout [2]),
	.cin(gnd),
	.combout(\u0|u15|oa~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u15|oa~0 .lut_mask = 16'h0333;
defparam \u0|u15|oa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ops_alu[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ops_alu~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ops_alu[1]));
// synopsys translate_off
defparam \ops_alu[1]~I .input_async_reset = "none";
defparam \ops_alu[1]~I .input_power_up = "low";
defparam \ops_alu[1]~I .input_register_mode = "none";
defparam \ops_alu[1]~I .input_sync_reset = "none";
defparam \ops_alu[1]~I .oe_async_reset = "none";
defparam \ops_alu[1]~I .oe_power_up = "low";
defparam \ops_alu[1]~I .oe_register_mode = "none";
defparam \ops_alu[1]~I .oe_sync_reset = "none";
defparam \ops_alu[1]~I .operation_mode = "input";
defparam \ops_alu[1]~I .output_async_reset = "none";
defparam \ops_alu[1]~I .output_power_up = "low";
defparam \ops_alu[1]~I .output_register_mode = "none";
defparam \ops_alu[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
cycloneii_lcell_comb \u0|u2|oa~0 (
// Equation(s):
// \u0|u2|oa~0_combout  = (\ops_alu~combout [1] & !\ops_alu~combout [3])

	.dataa(vcc),
	.datab(\ops_alu~combout [1]),
	.datac(\ops_alu~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|u2|oa~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u2|oa~0 .lut_mask = 16'h0C0C;
defparam \u0|u2|oa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_b[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_b~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_b[0]));
// synopsys translate_off
defparam \reg_b[0]~I .input_async_reset = "none";
defparam \reg_b[0]~I .input_power_up = "low";
defparam \reg_b[0]~I .input_register_mode = "none";
defparam \reg_b[0]~I .input_sync_reset = "none";
defparam \reg_b[0]~I .oe_async_reset = "none";
defparam \reg_b[0]~I .oe_power_up = "low";
defparam \reg_b[0]~I .oe_register_mode = "none";
defparam \reg_b[0]~I .oe_sync_reset = "none";
defparam \reg_b[0]~I .operation_mode = "input";
defparam \reg_b[0]~I .output_async_reset = "none";
defparam \reg_b[0]~I .output_power_up = "low";
defparam \reg_b[0]~I .output_register_mode = "none";
defparam \reg_b[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N26
cycloneii_lcell_comb \u0|u0|oa~2 (
// Equation(s):
// \u0|u0|oa~2_combout  = (\reg_a~combout [0] & ((\u0|u15|oa~0_combout ) # ((\u0|u2|oa~0_combout  & !\reg_b~combout [0]))))

	.dataa(\reg_a~combout [0]),
	.datab(\u0|u15|oa~0_combout ),
	.datac(\u0|u2|oa~0_combout ),
	.datad(\reg_b~combout [0]),
	.cin(gnd),
	.combout(\u0|u0|oa~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u0|oa~2 .lut_mask = 16'h88A8;
defparam \u0|u0|oa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
cycloneii_lcell_comb \u0|u15|oa~1 (
// Equation(s):
// \u0|u15|oa~1_combout  = (\ops_alu~combout [3] & (!\ops_alu~combout [0] & (!\ops_alu~combout [1] & !\ops_alu~combout [2])))

	.dataa(\ops_alu~combout [3]),
	.datab(\ops_alu~combout [0]),
	.datac(\ops_alu~combout [1]),
	.datad(\ops_alu~combout [2]),
	.cin(gnd),
	.combout(\u0|u15|oa~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u15|oa~1 .lut_mask = 16'h0002;
defparam \u0|u15|oa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_a[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_a~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_a[0]));
// synopsys translate_off
defparam \reg_a[0]~I .input_async_reset = "none";
defparam \reg_a[0]~I .input_power_up = "low";
defparam \reg_a[0]~I .input_register_mode = "none";
defparam \reg_a[0]~I .input_sync_reset = "none";
defparam \reg_a[0]~I .oe_async_reset = "none";
defparam \reg_a[0]~I .oe_power_up = "low";
defparam \reg_a[0]~I .oe_register_mode = "none";
defparam \reg_a[0]~I .oe_sync_reset = "none";
defparam \reg_a[0]~I .operation_mode = "input";
defparam \reg_a[0]~I .output_async_reset = "none";
defparam \reg_a[0]~I .output_power_up = "low";
defparam \reg_a[0]~I .output_register_mode = "none";
defparam \reg_a[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
cycloneii_lcell_comb \u0|u0|oa~3 (
// Equation(s):
// \u0|u0|oa~3_combout  = (\u0|u0|oa~1_combout ) # ((\u0|u0|oa~2_combout ) # ((\u0|u15|oa~1_combout  & !\reg_a~combout [0])))

	.dataa(\u0|u0|oa~1_combout ),
	.datab(\u0|u0|oa~2_combout ),
	.datac(\u0|u15|oa~1_combout ),
	.datad(\reg_a~combout [0]),
	.cin(gnd),
	.combout(\u0|u0|oa~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u0|oa~3 .lut_mask = 16'hEEFE;
defparam \u0|u0|oa~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cycloneii_lcell_comb \u0|u0|ob~2 (
// Equation(s):
// \u0|u0|ob~2_combout  = (\reg_b~combout [0] & (!\ops_alu~combout [1] & (\ops_alu~combout [2] $ (\ops_alu~combout [0])))) # (!\reg_b~combout [0] & (!\ops_alu~combout [0] & (\ops_alu~combout [2] $ (\ops_alu~combout [1]))))

	.dataa(\ops_alu~combout [2]),
	.datab(\ops_alu~combout [1]),
	.datac(\ops_alu~combout [0]),
	.datad(\reg_b~combout [0]),
	.cin(gnd),
	.combout(\u0|u0|ob~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u0|ob~2 .lut_mask = 16'h1206;
defparam \u0|u0|ob~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N4
cycloneii_lcell_comb \u0|u0|ob~3 (
// Equation(s):
// \u0|u0|ob~3_combout  = (\u0|u0|ob~2_combout  & !\ops_alu~combout [3])

	.dataa(vcc),
	.datab(\u0|u0|ob~2_combout ),
	.datac(vcc),
	.datad(\ops_alu~combout [3]),
	.cin(gnd),
	.combout(\u0|u0|ob~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u0|ob~3 .lut_mask = 16'h00CC;
defparam \u0|u0|ob~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cycloneii_lcell_comb \u1|u0|s~1 (
// Equation(s):
// \u1|u0|s~1_cout  = CARRY((!\u0|u0|oa~4_combout  & \ops_alu~combout [1]))

	.dataa(\u0|u0|oa~4_combout ),
	.datab(\ops_alu~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u1|u0|s~1_cout ));
// synopsys translate_off
defparam \u1|u0|s~1 .lut_mask = 16'h0044;
defparam \u1|u0|s~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N18
cycloneii_lcell_comb \u1|u0|s~2 (
// Equation(s):
// \u1|u0|s~2_combout  = (\u0|u0|oa~3_combout  & ((\u0|u0|ob~3_combout  & (\u1|u0|s~1_cout  & VCC)) # (!\u0|u0|ob~3_combout  & (!\u1|u0|s~1_cout )))) # (!\u0|u0|oa~3_combout  & ((\u0|u0|ob~3_combout  & (!\u1|u0|s~1_cout )) # (!\u0|u0|ob~3_combout  & 
// ((\u1|u0|s~1_cout ) # (GND)))))
// \u1|u0|s~3  = CARRY((\u0|u0|oa~3_combout  & (!\u0|u0|ob~3_combout  & !\u1|u0|s~1_cout )) # (!\u0|u0|oa~3_combout  & ((!\u1|u0|s~1_cout ) # (!\u0|u0|ob~3_combout ))))

	.dataa(\u0|u0|oa~3_combout ),
	.datab(\u0|u0|ob~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|u0|s~1_cout ),
	.combout(\u1|u0|s~2_combout ),
	.cout(\u1|u0|s~3 ));
// synopsys translate_off
defparam \u1|u0|s~2 .lut_mask = 16'h9617;
defparam \u1|u0|s~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_b[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_b~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_b[1]));
// synopsys translate_off
defparam \reg_b[1]~I .input_async_reset = "none";
defparam \reg_b[1]~I .input_power_up = "low";
defparam \reg_b[1]~I .input_register_mode = "none";
defparam \reg_b[1]~I .input_sync_reset = "none";
defparam \reg_b[1]~I .oe_async_reset = "none";
defparam \reg_b[1]~I .oe_power_up = "low";
defparam \reg_b[1]~I .oe_register_mode = "none";
defparam \reg_b[1]~I .oe_sync_reset = "none";
defparam \reg_b[1]~I .operation_mode = "input";
defparam \reg_b[1]~I .output_async_reset = "none";
defparam \reg_b[1]~I .output_power_up = "low";
defparam \reg_b[1]~I .output_register_mode = "none";
defparam \reg_b[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_a[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_a~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_a[1]));
// synopsys translate_off
defparam \reg_a[1]~I .input_async_reset = "none";
defparam \reg_a[1]~I .input_power_up = "low";
defparam \reg_a[1]~I .input_register_mode = "none";
defparam \reg_a[1]~I .input_sync_reset = "none";
defparam \reg_a[1]~I .oe_async_reset = "none";
defparam \reg_a[1]~I .oe_power_up = "low";
defparam \reg_a[1]~I .oe_register_mode = "none";
defparam \reg_a[1]~I .oe_sync_reset = "none";
defparam \reg_a[1]~I .operation_mode = "input";
defparam \reg_a[1]~I .output_async_reset = "none";
defparam \reg_a[1]~I .output_power_up = "low";
defparam \reg_a[1]~I .output_register_mode = "none";
defparam \reg_a[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N26
cycloneii_lcell_comb \u0|u1|oa~1 (
// Equation(s):
// \u0|u1|oa~1_combout  = (\reg_a~combout [1] & ((\u0|u15|oa~0_combout ) # ((!\reg_b~combout [1] & \u0|u2|oa~0_combout ))))

	.dataa(\u0|u15|oa~0_combout ),
	.datab(\reg_b~combout [1]),
	.datac(\u0|u2|oa~0_combout ),
	.datad(\reg_a~combout [1]),
	.cin(gnd),
	.combout(\u0|u1|oa~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u1|oa~1 .lut_mask = 16'hBA00;
defparam \u0|u1|oa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneii_lcell_comb \u0|u0|oa~0 (
// Equation(s):
// \u0|u0|oa~0_combout  = (\ops_alu~combout [2] & (\ops_alu~combout [1] & !\ops_alu~combout [3]))

	.dataa(\ops_alu~combout [2]),
	.datab(\ops_alu~combout [1]),
	.datac(\ops_alu~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|u0|oa~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u0|oa~0 .lut_mask = 16'h0808;
defparam \u0|u0|oa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
cycloneii_lcell_comb \u0|u10|oa~0 (
// Equation(s):
// \u0|u10|oa~0_combout  = (\ops_alu~combout [1]) # (\ops_alu~combout [3])

	.dataa(vcc),
	.datab(\ops_alu~combout [1]),
	.datac(\ops_alu~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|u10|oa~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u10|oa~0 .lut_mask = 16'hFCFC;
defparam \u0|u10|oa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
cycloneii_lcell_comb \u0|u1|oa~0 (
// Equation(s):
// \u0|u1|oa~0_combout  = (\reg_b~combout [1] & ((\reg_a~combout [1] & ((!\u0|u10|oa~0_combout ))) # (!\reg_a~combout [1] & (\u0|u0|oa~0_combout ))))

	.dataa(\reg_a~combout [1]),
	.datab(\u0|u0|oa~0_combout ),
	.datac(\u0|u10|oa~0_combout ),
	.datad(\reg_b~combout [1]),
	.cin(gnd),
	.combout(\u0|u1|oa~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u1|oa~0 .lut_mask = 16'h4E00;
defparam \u0|u1|oa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
cycloneii_lcell_comb \u0|u1|oa~2 (
// Equation(s):
// \u0|u1|oa~2_combout  = (\u0|u1|oa~1_combout ) # ((\u0|u1|oa~0_combout ) # ((!\reg_a~combout [1] & \u0|u15|oa~1_combout )))

	.dataa(\reg_a~combout [1]),
	.datab(\u0|u1|oa~1_combout ),
	.datac(\u0|u1|oa~0_combout ),
	.datad(\u0|u15|oa~1_combout ),
	.cin(gnd),
	.combout(\u0|u1|oa~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u1|oa~2 .lut_mask = 16'hFDFC;
defparam \u0|u1|oa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N26
cycloneii_lcell_comb \u0|u1|ob~2 (
// Equation(s):
// \u0|u1|ob~2_combout  = (\reg_b~combout [1] & (!\ops_alu~combout [1] & (\ops_alu~combout [2] $ (\ops_alu~combout [0])))) # (!\reg_b~combout [1] & (!\ops_alu~combout [0] & (\ops_alu~combout [2] $ (\ops_alu~combout [1]))))

	.dataa(\ops_alu~combout [2]),
	.datab(\ops_alu~combout [0]),
	.datac(\reg_b~combout [1]),
	.datad(\ops_alu~combout [1]),
	.cin(gnd),
	.combout(\u0|u1|ob~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u1|ob~2 .lut_mask = 16'h0162;
defparam \u0|u1|ob~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N20
cycloneii_lcell_comb \u0|u1|ob~3 (
// Equation(s):
// \u0|u1|ob~3_combout  = (\u0|u1|ob~2_combout  & !\ops_alu~combout [3])

	.dataa(vcc),
	.datab(\u0|u1|ob~2_combout ),
	.datac(vcc),
	.datad(\ops_alu~combout [3]),
	.cin(gnd),
	.combout(\u0|u1|ob~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u1|ob~3 .lut_mask = 16'h00CC;
defparam \u0|u1|ob~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneii_lcell_comb \u1|u0|s~4 (
// Equation(s):
// \u1|u0|s~4_combout  = ((\u0|u1|oa~2_combout  $ (\u0|u1|ob~3_combout  $ (!\u1|u0|s~3 )))) # (GND)
// \u1|u0|s~5  = CARRY((\u0|u1|oa~2_combout  & ((\u0|u1|ob~3_combout ) # (!\u1|u0|s~3 ))) # (!\u0|u1|oa~2_combout  & (\u0|u1|ob~3_combout  & !\u1|u0|s~3 )))

	.dataa(\u0|u1|oa~2_combout ),
	.datab(\u0|u1|ob~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|u0|s~3 ),
	.combout(\u1|u0|s~4_combout ),
	.cout(\u1|u0|s~5 ));
// synopsys translate_off
defparam \u1|u0|s~4 .lut_mask = 16'h698E;
defparam \u1|u0|s~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_b[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_b~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_b[2]));
// synopsys translate_off
defparam \reg_b[2]~I .input_async_reset = "none";
defparam \reg_b[2]~I .input_power_up = "low";
defparam \reg_b[2]~I .input_register_mode = "none";
defparam \reg_b[2]~I .input_sync_reset = "none";
defparam \reg_b[2]~I .oe_async_reset = "none";
defparam \reg_b[2]~I .oe_power_up = "low";
defparam \reg_b[2]~I .oe_register_mode = "none";
defparam \reg_b[2]~I .oe_sync_reset = "none";
defparam \reg_b[2]~I .operation_mode = "input";
defparam \reg_b[2]~I .output_async_reset = "none";
defparam \reg_b[2]~I .output_power_up = "low";
defparam \reg_b[2]~I .output_register_mode = "none";
defparam \reg_b[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_a[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_a~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_a[2]));
// synopsys translate_off
defparam \reg_a[2]~I .input_async_reset = "none";
defparam \reg_a[2]~I .input_power_up = "low";
defparam \reg_a[2]~I .input_register_mode = "none";
defparam \reg_a[2]~I .input_sync_reset = "none";
defparam \reg_a[2]~I .oe_async_reset = "none";
defparam \reg_a[2]~I .oe_power_up = "low";
defparam \reg_a[2]~I .oe_register_mode = "none";
defparam \reg_a[2]~I .oe_sync_reset = "none";
defparam \reg_a[2]~I .operation_mode = "input";
defparam \reg_a[2]~I .output_async_reset = "none";
defparam \reg_a[2]~I .output_power_up = "low";
defparam \reg_a[2]~I .output_register_mode = "none";
defparam \reg_a[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
cycloneii_lcell_comb \u0|u2|oa~1 (
// Equation(s):
// \u0|u2|oa~1_combout  = (\reg_b~combout [2] & ((\reg_a~combout [2] & (!\u0|u10|oa~0_combout )) # (!\reg_a~combout [2] & ((\u0|u0|oa~0_combout )))))

	.dataa(\u0|u10|oa~0_combout ),
	.datab(\u0|u0|oa~0_combout ),
	.datac(\reg_b~combout [2]),
	.datad(\reg_a~combout [2]),
	.cin(gnd),
	.combout(\u0|u2|oa~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u2|oa~1 .lut_mask = 16'h50C0;
defparam \u0|u2|oa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
cycloneii_lcell_comb \u0|u2|oa~3 (
// Equation(s):
// \u0|u2|oa~3_combout  = (\u0|u2|oa~2_combout ) # ((\u0|u2|oa~1_combout ) # ((\u0|u15|oa~1_combout  & !\reg_a~combout [2])))

	.dataa(\u0|u2|oa~2_combout ),
	.datab(\u0|u2|oa~1_combout ),
	.datac(\u0|u15|oa~1_combout ),
	.datad(\reg_a~combout [2]),
	.cin(gnd),
	.combout(\u0|u2|oa~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u2|oa~3 .lut_mask = 16'hEEFE;
defparam \u0|u2|oa~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N30
cycloneii_lcell_comb \u0|u2|ob~2 (
// Equation(s):
// \u0|u2|ob~2_combout  = (\reg_b~combout [2] & (!\ops_alu~combout [1] & (\ops_alu~combout [2] $ (\ops_alu~combout [0])))) # (!\reg_b~combout [2] & (!\ops_alu~combout [0] & (\ops_alu~combout [2] $ (\ops_alu~combout [1]))))

	.dataa(\ops_alu~combout [2]),
	.datab(\reg_b~combout [2]),
	.datac(\ops_alu~combout [0]),
	.datad(\ops_alu~combout [1]),
	.cin(gnd),
	.combout(\u0|u2|ob~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u2|ob~2 .lut_mask = 16'h014A;
defparam \u0|u2|ob~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N24
cycloneii_lcell_comb \u0|u2|ob~3 (
// Equation(s):
// \u0|u2|ob~3_combout  = (\u0|u2|ob~2_combout  & !\ops_alu~combout [3])

	.dataa(vcc),
	.datab(\u0|u2|ob~2_combout ),
	.datac(vcc),
	.datad(\ops_alu~combout [3]),
	.cin(gnd),
	.combout(\u0|u2|ob~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u2|ob~3 .lut_mask = 16'h00CC;
defparam \u0|u2|ob~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cycloneii_lcell_comb \u1|u0|s~6 (
// Equation(s):
// \u1|u0|s~6_combout  = (\u0|u2|oa~3_combout  & ((\u0|u2|ob~3_combout  & (\u1|u0|s~5  & VCC)) # (!\u0|u2|ob~3_combout  & (!\u1|u0|s~5 )))) # (!\u0|u2|oa~3_combout  & ((\u0|u2|ob~3_combout  & (!\u1|u0|s~5 )) # (!\u0|u2|ob~3_combout  & ((\u1|u0|s~5 ) # 
// (GND)))))
// \u1|u0|s~7  = CARRY((\u0|u2|oa~3_combout  & (!\u0|u2|ob~3_combout  & !\u1|u0|s~5 )) # (!\u0|u2|oa~3_combout  & ((!\u1|u0|s~5 ) # (!\u0|u2|ob~3_combout ))))

	.dataa(\u0|u2|oa~3_combout ),
	.datab(\u0|u2|ob~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|u0|s~5 ),
	.combout(\u1|u0|s~6_combout ),
	.cout(\u1|u0|s~7 ));
// synopsys translate_off
defparam \u1|u0|s~6 .lut_mask = 16'h9617;
defparam \u1|u0|s~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_a[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_a~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_a[3]));
// synopsys translate_off
defparam \reg_a[3]~I .input_async_reset = "none";
defparam \reg_a[3]~I .input_power_up = "low";
defparam \reg_a[3]~I .input_register_mode = "none";
defparam \reg_a[3]~I .input_sync_reset = "none";
defparam \reg_a[3]~I .oe_async_reset = "none";
defparam \reg_a[3]~I .oe_power_up = "low";
defparam \reg_a[3]~I .oe_register_mode = "none";
defparam \reg_a[3]~I .oe_sync_reset = "none";
defparam \reg_a[3]~I .operation_mode = "input";
defparam \reg_a[3]~I .output_async_reset = "none";
defparam \reg_a[3]~I .output_power_up = "low";
defparam \reg_a[3]~I .output_register_mode = "none";
defparam \reg_a[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_b[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_b~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_b[3]));
// synopsys translate_off
defparam \reg_b[3]~I .input_async_reset = "none";
defparam \reg_b[3]~I .input_power_up = "low";
defparam \reg_b[3]~I .input_register_mode = "none";
defparam \reg_b[3]~I .input_sync_reset = "none";
defparam \reg_b[3]~I .oe_async_reset = "none";
defparam \reg_b[3]~I .oe_power_up = "low";
defparam \reg_b[3]~I .oe_register_mode = "none";
defparam \reg_b[3]~I .oe_sync_reset = "none";
defparam \reg_b[3]~I .operation_mode = "input";
defparam \reg_b[3]~I .output_async_reset = "none";
defparam \reg_b[3]~I .output_power_up = "low";
defparam \reg_b[3]~I .output_register_mode = "none";
defparam \reg_b[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
cycloneii_lcell_comb \u0|u3|oa~0 (
// Equation(s):
// \u0|u3|oa~0_combout  = (\reg_b~combout [3] & ((\reg_a~combout [3] & (!\u0|u10|oa~0_combout )) # (!\reg_a~combout [3] & ((\u0|u0|oa~0_combout )))))

	.dataa(\u0|u10|oa~0_combout ),
	.datab(\reg_a~combout [3]),
	.datac(\u0|u0|oa~0_combout ),
	.datad(\reg_b~combout [3]),
	.cin(gnd),
	.combout(\u0|u3|oa~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u3|oa~0 .lut_mask = 16'h7400;
defparam \u0|u3|oa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N8
cycloneii_lcell_comb \u0|u3|oa~1 (
// Equation(s):
// \u0|u3|oa~1_combout  = (\reg_a~combout [3] & ((\u0|u15|oa~0_combout ) # ((!\reg_b~combout [3] & \u0|u2|oa~0_combout ))))

	.dataa(\reg_b~combout [3]),
	.datab(\u0|u15|oa~0_combout ),
	.datac(\u0|u2|oa~0_combout ),
	.datad(\reg_a~combout [3]),
	.cin(gnd),
	.combout(\u0|u3|oa~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u3|oa~1 .lut_mask = 16'hDC00;
defparam \u0|u3|oa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
cycloneii_lcell_comb \u0|u3|oa~2 (
// Equation(s):
// \u0|u3|oa~2_combout  = (\u0|u3|oa~0_combout ) # ((\u0|u3|oa~1_combout ) # ((\u0|u15|oa~1_combout  & !\reg_a~combout [3])))

	.dataa(\u0|u15|oa~1_combout ),
	.datab(\u0|u3|oa~0_combout ),
	.datac(\u0|u3|oa~1_combout ),
	.datad(\reg_a~combout [3]),
	.cin(gnd),
	.combout(\u0|u3|oa~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u3|oa~2 .lut_mask = 16'hFCFE;
defparam \u0|u3|oa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N0
cycloneii_lcell_comb \u0|u3|ob~3 (
// Equation(s):
// \u0|u3|ob~3_combout  = (\u0|u3|ob~2_combout  & !\ops_alu~combout [3])

	.dataa(\u0|u3|ob~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ops_alu~combout [3]),
	.cin(gnd),
	.combout(\u0|u3|ob~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u3|ob~3 .lut_mask = 16'h00AA;
defparam \u0|u3|ob~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N24
cycloneii_lcell_comb \u1|u0|s~8 (
// Equation(s):
// \u1|u0|s~8_combout  = ((\u0|u3|oa~2_combout  $ (\u0|u3|ob~3_combout  $ (!\u1|u0|s~7 )))) # (GND)
// \u1|u0|s~9  = CARRY((\u0|u3|oa~2_combout  & ((\u0|u3|ob~3_combout ) # (!\u1|u0|s~7 ))) # (!\u0|u3|oa~2_combout  & (\u0|u3|ob~3_combout  & !\u1|u0|s~7 )))

	.dataa(\u0|u3|oa~2_combout ),
	.datab(\u0|u3|ob~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|u0|s~7 ),
	.combout(\u1|u0|s~8_combout ),
	.cout(\u1|u0|s~9 ));
// synopsys translate_off
defparam \u1|u0|s~8 .lut_mask = 16'h698E;
defparam \u1|u0|s~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_b[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_b~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_b[4]));
// synopsys translate_off
defparam \reg_b[4]~I .input_async_reset = "none";
defparam \reg_b[4]~I .input_power_up = "low";
defparam \reg_b[4]~I .input_register_mode = "none";
defparam \reg_b[4]~I .input_sync_reset = "none";
defparam \reg_b[4]~I .oe_async_reset = "none";
defparam \reg_b[4]~I .oe_power_up = "low";
defparam \reg_b[4]~I .oe_register_mode = "none";
defparam \reg_b[4]~I .oe_sync_reset = "none";
defparam \reg_b[4]~I .operation_mode = "input";
defparam \reg_b[4]~I .output_async_reset = "none";
defparam \reg_b[4]~I .output_power_up = "low";
defparam \reg_b[4]~I .output_register_mode = "none";
defparam \reg_b[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
cycloneii_lcell_comb \u0|u4|ob~2 (
// Equation(s):
// \u0|u4|ob~2_combout  = (\reg_b~combout [4] & (!\ops_alu~combout [1] & (\ops_alu~combout [2] $ (\ops_alu~combout [0])))) # (!\reg_b~combout [4] & (!\ops_alu~combout [0] & (\ops_alu~combout [2] $ (\ops_alu~combout [1]))))

	.dataa(\ops_alu~combout [2]),
	.datab(\ops_alu~combout [1]),
	.datac(\ops_alu~combout [0]),
	.datad(\reg_b~combout [4]),
	.cin(gnd),
	.combout(\u0|u4|ob~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u4|ob~2 .lut_mask = 16'h1206;
defparam \u0|u4|ob~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneii_lcell_comb \u0|u4|ob~3 (
// Equation(s):
// \u0|u4|ob~3_combout  = (!\ops_alu~combout [3] & \u0|u4|ob~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ops_alu~combout [3]),
	.datad(\u0|u4|ob~2_combout ),
	.cin(gnd),
	.combout(\u0|u4|ob~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u4|ob~3 .lut_mask = 16'h0F00;
defparam \u0|u4|ob~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_a[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_a~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_a[4]));
// synopsys translate_off
defparam \reg_a[4]~I .input_async_reset = "none";
defparam \reg_a[4]~I .input_power_up = "low";
defparam \reg_a[4]~I .input_register_mode = "none";
defparam \reg_a[4]~I .input_sync_reset = "none";
defparam \reg_a[4]~I .oe_async_reset = "none";
defparam \reg_a[4]~I .oe_power_up = "low";
defparam \reg_a[4]~I .oe_register_mode = "none";
defparam \reg_a[4]~I .oe_sync_reset = "none";
defparam \reg_a[4]~I .operation_mode = "input";
defparam \reg_a[4]~I .output_async_reset = "none";
defparam \reg_a[4]~I .output_power_up = "low";
defparam \reg_a[4]~I .output_register_mode = "none";
defparam \reg_a[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
cycloneii_lcell_comb \u0|u4|oa~0 (
// Equation(s):
// \u0|u4|oa~0_combout  = (\reg_b~combout [4] & ((\reg_a~combout [4] & (!\u0|u10|oa~0_combout )) # (!\reg_a~combout [4] & ((\u0|u0|oa~0_combout )))))

	.dataa(\reg_b~combout [4]),
	.datab(\u0|u10|oa~0_combout ),
	.datac(\u0|u0|oa~0_combout ),
	.datad(\reg_a~combout [4]),
	.cin(gnd),
	.combout(\u0|u4|oa~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u4|oa~0 .lut_mask = 16'h22A0;
defparam \u0|u4|oa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneii_lcell_comb \u0|u4|oa~2 (
// Equation(s):
// \u0|u4|oa~2_combout  = (\u0|u4|oa~1_combout ) # ((\u0|u4|oa~0_combout ) # ((\u0|u15|oa~1_combout  & !\reg_a~combout [4])))

	.dataa(\u0|u4|oa~1_combout ),
	.datab(\u0|u15|oa~1_combout ),
	.datac(\u0|u4|oa~0_combout ),
	.datad(\reg_a~combout [4]),
	.cin(gnd),
	.combout(\u0|u4|oa~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u4|oa~2 .lut_mask = 16'hFAFE;
defparam \u0|u4|oa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneii_lcell_comb \u1|u0|s~10 (
// Equation(s):
// \u1|u0|s~10_combout  = (\u0|u4|ob~3_combout  & ((\u0|u4|oa~2_combout  & (\u1|u0|s~9  & VCC)) # (!\u0|u4|oa~2_combout  & (!\u1|u0|s~9 )))) # (!\u0|u4|ob~3_combout  & ((\u0|u4|oa~2_combout  & (!\u1|u0|s~9 )) # (!\u0|u4|oa~2_combout  & ((\u1|u0|s~9 ) # 
// (GND)))))
// \u1|u0|s~11  = CARRY((\u0|u4|ob~3_combout  & (!\u0|u4|oa~2_combout  & !\u1|u0|s~9 )) # (!\u0|u4|ob~3_combout  & ((!\u1|u0|s~9 ) # (!\u0|u4|oa~2_combout ))))

	.dataa(\u0|u4|ob~3_combout ),
	.datab(\u0|u4|oa~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|u0|s~9 ),
	.combout(\u1|u0|s~10_combout ),
	.cout(\u1|u0|s~11 ));
// synopsys translate_off
defparam \u1|u0|s~10 .lut_mask = 16'h9617;
defparam \u1|u0|s~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_b[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_b~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_b[5]));
// synopsys translate_off
defparam \reg_b[5]~I .input_async_reset = "none";
defparam \reg_b[5]~I .input_power_up = "low";
defparam \reg_b[5]~I .input_register_mode = "none";
defparam \reg_b[5]~I .input_sync_reset = "none";
defparam \reg_b[5]~I .oe_async_reset = "none";
defparam \reg_b[5]~I .oe_power_up = "low";
defparam \reg_b[5]~I .oe_register_mode = "none";
defparam \reg_b[5]~I .oe_sync_reset = "none";
defparam \reg_b[5]~I .operation_mode = "input";
defparam \reg_b[5]~I .output_async_reset = "none";
defparam \reg_b[5]~I .output_power_up = "low";
defparam \reg_b[5]~I .output_register_mode = "none";
defparam \reg_b[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N2
cycloneii_lcell_comb \u0|u5|ob~2 (
// Equation(s):
// \u0|u5|ob~2_combout  = (\reg_b~combout [5] & (!\ops_alu~combout [1] & (\ops_alu~combout [2] $ (\ops_alu~combout [0])))) # (!\reg_b~combout [5] & (!\ops_alu~combout [0] & (\ops_alu~combout [2] $ (\ops_alu~combout [1]))))

	.dataa(\ops_alu~combout [2]),
	.datab(\reg_b~combout [5]),
	.datac(\ops_alu~combout [0]),
	.datad(\ops_alu~combout [1]),
	.cin(gnd),
	.combout(\u0|u5|ob~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u5|ob~2 .lut_mask = 16'h014A;
defparam \u0|u5|ob~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N10
cycloneii_lcell_comb \u0|u5|ob~3 (
// Equation(s):
// \u0|u5|ob~3_combout  = (\u0|u5|ob~2_combout  & !\ops_alu~combout [3])

	.dataa(vcc),
	.datab(\u0|u5|ob~2_combout ),
	.datac(vcc),
	.datad(\ops_alu~combout [3]),
	.cin(gnd),
	.combout(\u0|u5|ob~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u5|ob~3 .lut_mask = 16'h00CC;
defparam \u0|u5|ob~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_a[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_a~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_a[5]));
// synopsys translate_off
defparam \reg_a[5]~I .input_async_reset = "none";
defparam \reg_a[5]~I .input_power_up = "low";
defparam \reg_a[5]~I .input_register_mode = "none";
defparam \reg_a[5]~I .input_sync_reset = "none";
defparam \reg_a[5]~I .oe_async_reset = "none";
defparam \reg_a[5]~I .oe_power_up = "low";
defparam \reg_a[5]~I .oe_register_mode = "none";
defparam \reg_a[5]~I .oe_sync_reset = "none";
defparam \reg_a[5]~I .operation_mode = "input";
defparam \reg_a[5]~I .output_async_reset = "none";
defparam \reg_a[5]~I .output_power_up = "low";
defparam \reg_a[5]~I .output_register_mode = "none";
defparam \reg_a[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N6
cycloneii_lcell_comb \u0|u5|oa~1 (
// Equation(s):
// \u0|u5|oa~1_combout  = (\reg_a~combout [5] & ((\u0|u15|oa~0_combout ) # ((\u0|u2|oa~0_combout  & !\reg_b~combout [5]))))

	.dataa(\u0|u2|oa~0_combout ),
	.datab(\reg_a~combout [5]),
	.datac(\reg_b~combout [5]),
	.datad(\u0|u15|oa~0_combout ),
	.cin(gnd),
	.combout(\u0|u5|oa~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u5|oa~1 .lut_mask = 16'hCC08;
defparam \u0|u5|oa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
cycloneii_lcell_comb \u0|u5|oa~2 (
// Equation(s):
// \u0|u5|oa~2_combout  = (\u0|u5|oa~0_combout ) # ((\u0|u5|oa~1_combout ) # ((!\reg_a~combout [5] & \u0|u15|oa~1_combout )))

	.dataa(\u0|u5|oa~0_combout ),
	.datab(\reg_a~combout [5]),
	.datac(\u0|u15|oa~1_combout ),
	.datad(\u0|u5|oa~1_combout ),
	.cin(gnd),
	.combout(\u0|u5|oa~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u5|oa~2 .lut_mask = 16'hFFBA;
defparam \u0|u5|oa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneii_lcell_comb \u1|u0|s~12 (
// Equation(s):
// \u1|u0|s~12_combout  = ((\u0|u5|ob~3_combout  $ (\u0|u5|oa~2_combout  $ (!\u1|u0|s~11 )))) # (GND)
// \u1|u0|s~13  = CARRY((\u0|u5|ob~3_combout  & ((\u0|u5|oa~2_combout ) # (!\u1|u0|s~11 ))) # (!\u0|u5|ob~3_combout  & (\u0|u5|oa~2_combout  & !\u1|u0|s~11 )))

	.dataa(\u0|u5|ob~3_combout ),
	.datab(\u0|u5|oa~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|u0|s~11 ),
	.combout(\u1|u0|s~12_combout ),
	.cout(\u1|u0|s~13 ));
// synopsys translate_off
defparam \u1|u0|s~12 .lut_mask = 16'h698E;
defparam \u1|u0|s~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_a[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_a~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_a[6]));
// synopsys translate_off
defparam \reg_a[6]~I .input_async_reset = "none";
defparam \reg_a[6]~I .input_power_up = "low";
defparam \reg_a[6]~I .input_register_mode = "none";
defparam \reg_a[6]~I .input_sync_reset = "none";
defparam \reg_a[6]~I .oe_async_reset = "none";
defparam \reg_a[6]~I .oe_power_up = "low";
defparam \reg_a[6]~I .oe_register_mode = "none";
defparam \reg_a[6]~I .oe_sync_reset = "none";
defparam \reg_a[6]~I .operation_mode = "input";
defparam \reg_a[6]~I .output_async_reset = "none";
defparam \reg_a[6]~I .output_power_up = "low";
defparam \reg_a[6]~I .output_register_mode = "none";
defparam \reg_a[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_b[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_b~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_b[6]));
// synopsys translate_off
defparam \reg_b[6]~I .input_async_reset = "none";
defparam \reg_b[6]~I .input_power_up = "low";
defparam \reg_b[6]~I .input_register_mode = "none";
defparam \reg_b[6]~I .input_sync_reset = "none";
defparam \reg_b[6]~I .oe_async_reset = "none";
defparam \reg_b[6]~I .oe_power_up = "low";
defparam \reg_b[6]~I .oe_register_mode = "none";
defparam \reg_b[6]~I .oe_sync_reset = "none";
defparam \reg_b[6]~I .operation_mode = "input";
defparam \reg_b[6]~I .output_async_reset = "none";
defparam \reg_b[6]~I .output_power_up = "low";
defparam \reg_b[6]~I .output_register_mode = "none";
defparam \reg_b[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N2
cycloneii_lcell_comb \u0|u6|oa~0 (
// Equation(s):
// \u0|u6|oa~0_combout  = (\reg_b~combout [6] & ((\reg_a~combout [6] & (!\u0|u10|oa~0_combout )) # (!\reg_a~combout [6] & ((\u0|u0|oa~0_combout )))))

	.dataa(\u0|u10|oa~0_combout ),
	.datab(\reg_b~combout [6]),
	.datac(\u0|u0|oa~0_combout ),
	.datad(\reg_a~combout [6]),
	.cin(gnd),
	.combout(\u0|u6|oa~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u6|oa~0 .lut_mask = 16'h44C0;
defparam \u0|u6|oa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
cycloneii_lcell_comb \u0|u6|oa~2 (
// Equation(s):
// \u0|u6|oa~2_combout  = (\u0|u6|oa~1_combout ) # ((\u0|u6|oa~0_combout ) # ((!\reg_a~combout [6] & \u0|u15|oa~1_combout )))

	.dataa(\u0|u6|oa~1_combout ),
	.datab(\reg_a~combout [6]),
	.datac(\u0|u15|oa~1_combout ),
	.datad(\u0|u6|oa~0_combout ),
	.cin(gnd),
	.combout(\u0|u6|oa~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u6|oa~2 .lut_mask = 16'hFFBA;
defparam \u0|u6|oa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N14
cycloneii_lcell_comb \u0|u6|ob~3 (
// Equation(s):
// \u0|u6|ob~3_combout  = (\u0|u6|ob~2_combout  & !\ops_alu~combout [3])

	.dataa(\u0|u6|ob~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ops_alu~combout [3]),
	.cin(gnd),
	.combout(\u0|u6|ob~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u6|ob~3 .lut_mask = 16'h00AA;
defparam \u0|u6|ob~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N30
cycloneii_lcell_comb \u1|u0|s~14 (
// Equation(s):
// \u1|u0|s~14_combout  = (\u0|u6|oa~2_combout  & ((\u0|u6|ob~3_combout  & (\u1|u0|s~13  & VCC)) # (!\u0|u6|ob~3_combout  & (!\u1|u0|s~13 )))) # (!\u0|u6|oa~2_combout  & ((\u0|u6|ob~3_combout  & (!\u1|u0|s~13 )) # (!\u0|u6|ob~3_combout  & ((\u1|u0|s~13 ) # 
// (GND)))))
// \u1|u0|s~15  = CARRY((\u0|u6|oa~2_combout  & (!\u0|u6|ob~3_combout  & !\u1|u0|s~13 )) # (!\u0|u6|oa~2_combout  & ((!\u1|u0|s~13 ) # (!\u0|u6|ob~3_combout ))))

	.dataa(\u0|u6|oa~2_combout ),
	.datab(\u0|u6|ob~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|u0|s~13 ),
	.combout(\u1|u0|s~14_combout ),
	.cout(\u1|u0|s~15 ));
// synopsys translate_off
defparam \u1|u0|s~14 .lut_mask = 16'h9617;
defparam \u1|u0|s~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_b[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_b~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_b[7]));
// synopsys translate_off
defparam \reg_b[7]~I .input_async_reset = "none";
defparam \reg_b[7]~I .input_power_up = "low";
defparam \reg_b[7]~I .input_register_mode = "none";
defparam \reg_b[7]~I .input_sync_reset = "none";
defparam \reg_b[7]~I .oe_async_reset = "none";
defparam \reg_b[7]~I .oe_power_up = "low";
defparam \reg_b[7]~I .oe_register_mode = "none";
defparam \reg_b[7]~I .oe_sync_reset = "none";
defparam \reg_b[7]~I .operation_mode = "input";
defparam \reg_b[7]~I .output_async_reset = "none";
defparam \reg_b[7]~I .output_power_up = "low";
defparam \reg_b[7]~I .output_register_mode = "none";
defparam \reg_b[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N4
cycloneii_lcell_comb \u0|u7|ob~2 (
// Equation(s):
// \u0|u7|ob~2_combout  = (\reg_b~combout [7] & (!\ops_alu~combout [1] & (\ops_alu~combout [2] $ (\ops_alu~combout [0])))) # (!\reg_b~combout [7] & (!\ops_alu~combout [0] & (\ops_alu~combout [2] $ (\ops_alu~combout [1]))))

	.dataa(\ops_alu~combout [2]),
	.datab(\reg_b~combout [7]),
	.datac(\ops_alu~combout [0]),
	.datad(\ops_alu~combout [1]),
	.cin(gnd),
	.combout(\u0|u7|ob~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u7|ob~2 .lut_mask = 16'h014A;
defparam \u0|u7|ob~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N22
cycloneii_lcell_comb \u0|u7|ob~3 (
// Equation(s):
// \u0|u7|ob~3_combout  = (\u0|u7|ob~2_combout  & !\ops_alu~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|u7|ob~2_combout ),
	.datad(\ops_alu~combout [3]),
	.cin(gnd),
	.combout(\u0|u7|ob~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u7|ob~3 .lut_mask = 16'h00F0;
defparam \u0|u7|ob~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_a[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_a~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_a[7]));
// synopsys translate_off
defparam \reg_a[7]~I .input_async_reset = "none";
defparam \reg_a[7]~I .input_power_up = "low";
defparam \reg_a[7]~I .input_register_mode = "none";
defparam \reg_a[7]~I .input_sync_reset = "none";
defparam \reg_a[7]~I .oe_async_reset = "none";
defparam \reg_a[7]~I .oe_power_up = "low";
defparam \reg_a[7]~I .oe_register_mode = "none";
defparam \reg_a[7]~I .oe_sync_reset = "none";
defparam \reg_a[7]~I .operation_mode = "input";
defparam \reg_a[7]~I .output_async_reset = "none";
defparam \reg_a[7]~I .output_power_up = "low";
defparam \reg_a[7]~I .output_register_mode = "none";
defparam \reg_a[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneii_lcell_comb \u0|u7|oa~0 (
// Equation(s):
// \u0|u7|oa~0_combout  = (\reg_b~combout [7] & ((\reg_a~combout [7] & (!\u0|u10|oa~0_combout )) # (!\reg_a~combout [7] & ((\u0|u0|oa~0_combout )))))

	.dataa(\u0|u10|oa~0_combout ),
	.datab(\u0|u0|oa~0_combout ),
	.datac(\reg_b~combout [7]),
	.datad(\reg_a~combout [7]),
	.cin(gnd),
	.combout(\u0|u7|oa~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u7|oa~0 .lut_mask = 16'h50C0;
defparam \u0|u7|oa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
cycloneii_lcell_comb \u0|u7|oa~1 (
// Equation(s):
// \u0|u7|oa~1_combout  = (\reg_a~combout [7] & ((\u0|u15|oa~0_combout ) # ((\u0|u2|oa~0_combout  & !\reg_b~combout [7]))))

	.dataa(\reg_a~combout [7]),
	.datab(\u0|u2|oa~0_combout ),
	.datac(\reg_b~combout [7]),
	.datad(\u0|u15|oa~0_combout ),
	.cin(gnd),
	.combout(\u0|u7|oa~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u7|oa~1 .lut_mask = 16'hAA08;
defparam \u0|u7|oa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
cycloneii_lcell_comb \u0|u7|oa~2 (
// Equation(s):
// \u0|u7|oa~2_combout  = (\u0|u7|oa~0_combout ) # ((\u0|u7|oa~1_combout ) # ((\u0|u15|oa~1_combout  & !\reg_a~combout [7])))

	.dataa(\u0|u15|oa~1_combout ),
	.datab(\u0|u7|oa~0_combout ),
	.datac(\u0|u7|oa~1_combout ),
	.datad(\reg_a~combout [7]),
	.cin(gnd),
	.combout(\u0|u7|oa~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u7|oa~2 .lut_mask = 16'hFCFE;
defparam \u0|u7|oa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N0
cycloneii_lcell_comb \u1|u0|s~16 (
// Equation(s):
// \u1|u0|s~16_combout  = ((\u0|u7|ob~3_combout  $ (\u0|u7|oa~2_combout  $ (!\u1|u0|s~15 )))) # (GND)
// \u1|u0|s~17  = CARRY((\u0|u7|ob~3_combout  & ((\u0|u7|oa~2_combout ) # (!\u1|u0|s~15 ))) # (!\u0|u7|ob~3_combout  & (\u0|u7|oa~2_combout  & !\u1|u0|s~15 )))

	.dataa(\u0|u7|ob~3_combout ),
	.datab(\u0|u7|oa~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|u0|s~15 ),
	.combout(\u1|u0|s~16_combout ),
	.cout(\u1|u0|s~17 ));
// synopsys translate_off
defparam \u1|u0|s~16 .lut_mask = 16'h698E;
defparam \u1|u0|s~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_a[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_a~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_a[8]));
// synopsys translate_off
defparam \reg_a[8]~I .input_async_reset = "none";
defparam \reg_a[8]~I .input_power_up = "low";
defparam \reg_a[8]~I .input_register_mode = "none";
defparam \reg_a[8]~I .input_sync_reset = "none";
defparam \reg_a[8]~I .oe_async_reset = "none";
defparam \reg_a[8]~I .oe_power_up = "low";
defparam \reg_a[8]~I .oe_register_mode = "none";
defparam \reg_a[8]~I .oe_sync_reset = "none";
defparam \reg_a[8]~I .operation_mode = "input";
defparam \reg_a[8]~I .output_async_reset = "none";
defparam \reg_a[8]~I .output_power_up = "low";
defparam \reg_a[8]~I .output_register_mode = "none";
defparam \reg_a[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_b[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_b~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_b[8]));
// synopsys translate_off
defparam \reg_b[8]~I .input_async_reset = "none";
defparam \reg_b[8]~I .input_power_up = "low";
defparam \reg_b[8]~I .input_register_mode = "none";
defparam \reg_b[8]~I .input_sync_reset = "none";
defparam \reg_b[8]~I .oe_async_reset = "none";
defparam \reg_b[8]~I .oe_power_up = "low";
defparam \reg_b[8]~I .oe_register_mode = "none";
defparam \reg_b[8]~I .oe_sync_reset = "none";
defparam \reg_b[8]~I .operation_mode = "input";
defparam \reg_b[8]~I .output_async_reset = "none";
defparam \reg_b[8]~I .output_power_up = "low";
defparam \reg_b[8]~I .output_register_mode = "none";
defparam \reg_b[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N0
cycloneii_lcell_comb \u0|u8|oa~1 (
// Equation(s):
// \u0|u8|oa~1_combout  = (\reg_a~combout [8] & ((\u0|u15|oa~0_combout ) # ((!\reg_b~combout [8] & \u0|u2|oa~0_combout ))))

	.dataa(\u0|u15|oa~0_combout ),
	.datab(\reg_a~combout [8]),
	.datac(\reg_b~combout [8]),
	.datad(\u0|u2|oa~0_combout ),
	.cin(gnd),
	.combout(\u0|u8|oa~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u8|oa~1 .lut_mask = 16'h8C88;
defparam \u0|u8|oa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N2
cycloneii_lcell_comb \u0|u8|oa~2 (
// Equation(s):
// \u0|u8|oa~2_combout  = (\u0|u8|oa~0_combout ) # ((\u0|u8|oa~1_combout ) # ((!\reg_a~combout [8] & \u0|u15|oa~1_combout )))

	.dataa(\u0|u8|oa~0_combout ),
	.datab(\u0|u8|oa~1_combout ),
	.datac(\reg_a~combout [8]),
	.datad(\u0|u15|oa~1_combout ),
	.cin(gnd),
	.combout(\u0|u8|oa~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u8|oa~2 .lut_mask = 16'hEFEE;
defparam \u0|u8|oa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N26
cycloneii_lcell_comb \u0|u8|ob~2 (
// Equation(s):
// \u0|u8|ob~2_combout  = (\reg_b~combout [8] & (!\ops_alu~combout [1] & (\ops_alu~combout [0] $ (\ops_alu~combout [2])))) # (!\reg_b~combout [8] & (!\ops_alu~combout [0] & (\ops_alu~combout [2] $ (\ops_alu~combout [1]))))

	.dataa(\ops_alu~combout [0]),
	.datab(\ops_alu~combout [2]),
	.datac(\ops_alu~combout [1]),
	.datad(\reg_b~combout [8]),
	.cin(gnd),
	.combout(\u0|u8|ob~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u8|ob~2 .lut_mask = 16'h0614;
defparam \u0|u8|ob~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N28
cycloneii_lcell_comb \u0|u8|ob~3 (
// Equation(s):
// \u0|u8|ob~3_combout  = (\u0|u8|ob~2_combout  & !\ops_alu~combout [3])

	.dataa(vcc),
	.datab(\u0|u8|ob~2_combout ),
	.datac(vcc),
	.datad(\ops_alu~combout [3]),
	.cin(gnd),
	.combout(\u0|u8|ob~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u8|ob~3 .lut_mask = 16'h00CC;
defparam \u0|u8|ob~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N2
cycloneii_lcell_comb \u1|u0|s~18 (
// Equation(s):
// \u1|u0|s~18_combout  = (\u0|u8|oa~2_combout  & ((\u0|u8|ob~3_combout  & (\u1|u0|s~17  & VCC)) # (!\u0|u8|ob~3_combout  & (!\u1|u0|s~17 )))) # (!\u0|u8|oa~2_combout  & ((\u0|u8|ob~3_combout  & (!\u1|u0|s~17 )) # (!\u0|u8|ob~3_combout  & ((\u1|u0|s~17 ) # 
// (GND)))))
// \u1|u0|s~19  = CARRY((\u0|u8|oa~2_combout  & (!\u0|u8|ob~3_combout  & !\u1|u0|s~17 )) # (!\u0|u8|oa~2_combout  & ((!\u1|u0|s~17 ) # (!\u0|u8|ob~3_combout ))))

	.dataa(\u0|u8|oa~2_combout ),
	.datab(\u0|u8|ob~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|u0|s~17 ),
	.combout(\u1|u0|s~18_combout ),
	.cout(\u1|u0|s~19 ));
// synopsys translate_off
defparam \u1|u0|s~18 .lut_mask = 16'h9617;
defparam \u1|u0|s~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_b[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_b~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_b[9]));
// synopsys translate_off
defparam \reg_b[9]~I .input_async_reset = "none";
defparam \reg_b[9]~I .input_power_up = "low";
defparam \reg_b[9]~I .input_register_mode = "none";
defparam \reg_b[9]~I .input_sync_reset = "none";
defparam \reg_b[9]~I .oe_async_reset = "none";
defparam \reg_b[9]~I .oe_power_up = "low";
defparam \reg_b[9]~I .oe_register_mode = "none";
defparam \reg_b[9]~I .oe_sync_reset = "none";
defparam \reg_b[9]~I .operation_mode = "input";
defparam \reg_b[9]~I .output_async_reset = "none";
defparam \reg_b[9]~I .output_power_up = "low";
defparam \reg_b[9]~I .output_register_mode = "none";
defparam \reg_b[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N16
cycloneii_lcell_comb \u0|u9|ob~2 (
// Equation(s):
// \u0|u9|ob~2_combout  = (\reg_b~combout [9] & (!\ops_alu~combout [1] & (\ops_alu~combout [2] $ (\ops_alu~combout [0])))) # (!\reg_b~combout [9] & (!\ops_alu~combout [0] & (\ops_alu~combout [1] $ (\ops_alu~combout [2]))))

	.dataa(\ops_alu~combout [1]),
	.datab(\ops_alu~combout [2]),
	.datac(\ops_alu~combout [0]),
	.datad(\reg_b~combout [9]),
	.cin(gnd),
	.combout(\u0|u9|ob~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u9|ob~2 .lut_mask = 16'h1406;
defparam \u0|u9|ob~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N10
cycloneii_lcell_comb \u0|u9|ob~3 (
// Equation(s):
// \u0|u9|ob~3_combout  = (\u0|u9|ob~2_combout  & !\ops_alu~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|u9|ob~2_combout ),
	.datad(\ops_alu~combout [3]),
	.cin(gnd),
	.combout(\u0|u9|ob~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u9|ob~3 .lut_mask = 16'h00F0;
defparam \u0|u9|ob~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_a[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_a~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_a[9]));
// synopsys translate_off
defparam \reg_a[9]~I .input_async_reset = "none";
defparam \reg_a[9]~I .input_power_up = "low";
defparam \reg_a[9]~I .input_register_mode = "none";
defparam \reg_a[9]~I .input_sync_reset = "none";
defparam \reg_a[9]~I .oe_async_reset = "none";
defparam \reg_a[9]~I .oe_power_up = "low";
defparam \reg_a[9]~I .oe_register_mode = "none";
defparam \reg_a[9]~I .oe_sync_reset = "none";
defparam \reg_a[9]~I .operation_mode = "input";
defparam \reg_a[9]~I .output_async_reset = "none";
defparam \reg_a[9]~I .output_power_up = "low";
defparam \reg_a[9]~I .output_register_mode = "none";
defparam \reg_a[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
cycloneii_lcell_comb \u0|u9|oa~1 (
// Equation(s):
// \u0|u9|oa~1_combout  = (\reg_a~combout [9] & ((\u0|u15|oa~0_combout ) # ((!\reg_b~combout [9] & \u0|u2|oa~0_combout ))))

	.dataa(\u0|u15|oa~0_combout ),
	.datab(\reg_a~combout [9]),
	.datac(\reg_b~combout [9]),
	.datad(\u0|u2|oa~0_combout ),
	.cin(gnd),
	.combout(\u0|u9|oa~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u9|oa~1 .lut_mask = 16'h8C88;
defparam \u0|u9|oa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N16
cycloneii_lcell_comb \u0|u9|oa~2 (
// Equation(s):
// \u0|u9|oa~2_combout  = (\u0|u9|oa~0_combout ) # ((\u0|u9|oa~1_combout ) # ((!\reg_a~combout [9] & \u0|u15|oa~1_combout )))

	.dataa(\u0|u9|oa~0_combout ),
	.datab(\u0|u9|oa~1_combout ),
	.datac(\reg_a~combout [9]),
	.datad(\u0|u15|oa~1_combout ),
	.cin(gnd),
	.combout(\u0|u9|oa~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u9|oa~2 .lut_mask = 16'hEFEE;
defparam \u0|u9|oa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N4
cycloneii_lcell_comb \u1|u0|s~20 (
// Equation(s):
// \u1|u0|s~20_combout  = ((\u0|u9|ob~3_combout  $ (\u0|u9|oa~2_combout  $ (!\u1|u0|s~19 )))) # (GND)
// \u1|u0|s~21  = CARRY((\u0|u9|ob~3_combout  & ((\u0|u9|oa~2_combout ) # (!\u1|u0|s~19 ))) # (!\u0|u9|ob~3_combout  & (\u0|u9|oa~2_combout  & !\u1|u0|s~19 )))

	.dataa(\u0|u9|ob~3_combout ),
	.datab(\u0|u9|oa~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|u0|s~19 ),
	.combout(\u1|u0|s~20_combout ),
	.cout(\u1|u0|s~21 ));
// synopsys translate_off
defparam \u1|u0|s~20 .lut_mask = 16'h698E;
defparam \u1|u0|s~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_b[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_b~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_b[10]));
// synopsys translate_off
defparam \reg_b[10]~I .input_async_reset = "none";
defparam \reg_b[10]~I .input_power_up = "low";
defparam \reg_b[10]~I .input_register_mode = "none";
defparam \reg_b[10]~I .input_sync_reset = "none";
defparam \reg_b[10]~I .oe_async_reset = "none";
defparam \reg_b[10]~I .oe_power_up = "low";
defparam \reg_b[10]~I .oe_register_mode = "none";
defparam \reg_b[10]~I .oe_sync_reset = "none";
defparam \reg_b[10]~I .operation_mode = "input";
defparam \reg_b[10]~I .output_async_reset = "none";
defparam \reg_b[10]~I .output_power_up = "low";
defparam \reg_b[10]~I .output_register_mode = "none";
defparam \reg_b[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N22
cycloneii_lcell_comb \u0|u10|ob~2 (
// Equation(s):
// \u0|u10|ob~2_combout  = (\reg_b~combout [10] & (!\ops_alu~combout [1] & (\ops_alu~combout [0] $ (\ops_alu~combout [2])))) # (!\reg_b~combout [10] & (!\ops_alu~combout [0] & (\ops_alu~combout [2] $ (\ops_alu~combout [1]))))

	.dataa(\ops_alu~combout [0]),
	.datab(\ops_alu~combout [2]),
	.datac(\ops_alu~combout [1]),
	.datad(\reg_b~combout [10]),
	.cin(gnd),
	.combout(\u0|u10|ob~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u10|ob~2 .lut_mask = 16'h0614;
defparam \u0|u10|ob~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N24
cycloneii_lcell_comb \u0|u10|ob~3 (
// Equation(s):
// \u0|u10|ob~3_combout  = (\u0|u10|ob~2_combout  & !\ops_alu~combout [3])

	.dataa(vcc),
	.datab(\u0|u10|ob~2_combout ),
	.datac(vcc),
	.datad(\ops_alu~combout [3]),
	.cin(gnd),
	.combout(\u0|u10|ob~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u10|ob~3 .lut_mask = 16'h00CC;
defparam \u0|u10|ob~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
cycloneii_lcell_comb \u0|u10|oa~1 (
// Equation(s):
// \u0|u10|oa~1_combout  = (\reg_b~combout [10] & ((\reg_a~combout [10] & ((!\u0|u10|oa~0_combout ))) # (!\reg_a~combout [10] & (\u0|u0|oa~0_combout ))))

	.dataa(\reg_a~combout [10]),
	.datab(\u0|u0|oa~0_combout ),
	.datac(\u0|u10|oa~0_combout ),
	.datad(\reg_b~combout [10]),
	.cin(gnd),
	.combout(\u0|u10|oa~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u10|oa~1 .lut_mask = 16'h4E00;
defparam \u0|u10|oa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
cycloneii_lcell_comb \u0|u10|oa~2 (
// Equation(s):
// \u0|u10|oa~2_combout  = (\reg_a~combout [10] & ((\u0|u15|oa~0_combout ) # ((\u0|u2|oa~0_combout  & !\reg_b~combout [10]))))

	.dataa(\reg_a~combout [10]),
	.datab(\u0|u2|oa~0_combout ),
	.datac(\u0|u15|oa~0_combout ),
	.datad(\reg_b~combout [10]),
	.cin(gnd),
	.combout(\u0|u10|oa~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u10|oa~2 .lut_mask = 16'hA0A8;
defparam \u0|u10|oa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
cycloneii_lcell_comb \u0|u10|oa~3 (
// Equation(s):
// \u0|u10|oa~3_combout  = (\u0|u10|oa~1_combout ) # ((\u0|u10|oa~2_combout ) # ((!\reg_a~combout [10] & \u0|u15|oa~1_combout )))

	.dataa(\reg_a~combout [10]),
	.datab(\u0|u10|oa~1_combout ),
	.datac(\u0|u15|oa~1_combout ),
	.datad(\u0|u10|oa~2_combout ),
	.cin(gnd),
	.combout(\u0|u10|oa~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u10|oa~3 .lut_mask = 16'hFFDC;
defparam \u0|u10|oa~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N6
cycloneii_lcell_comb \u1|u0|s~22 (
// Equation(s):
// \u1|u0|s~22_combout  = (\u0|u10|ob~3_combout  & ((\u0|u10|oa~3_combout  & (\u1|u0|s~21  & VCC)) # (!\u0|u10|oa~3_combout  & (!\u1|u0|s~21 )))) # (!\u0|u10|ob~3_combout  & ((\u0|u10|oa~3_combout  & (!\u1|u0|s~21 )) # (!\u0|u10|oa~3_combout  & ((\u1|u0|s~21 
// ) # (GND)))))
// \u1|u0|s~23  = CARRY((\u0|u10|ob~3_combout  & (!\u0|u10|oa~3_combout  & !\u1|u0|s~21 )) # (!\u0|u10|ob~3_combout  & ((!\u1|u0|s~21 ) # (!\u0|u10|oa~3_combout ))))

	.dataa(\u0|u10|ob~3_combout ),
	.datab(\u0|u10|oa~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|u0|s~21 ),
	.combout(\u1|u0|s~22_combout ),
	.cout(\u1|u0|s~23 ));
// synopsys translate_off
defparam \u1|u0|s~22 .lut_mask = 16'h9617;
defparam \u1|u0|s~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_b[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_b~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_b[11]));
// synopsys translate_off
defparam \reg_b[11]~I .input_async_reset = "none";
defparam \reg_b[11]~I .input_power_up = "low";
defparam \reg_b[11]~I .input_register_mode = "none";
defparam \reg_b[11]~I .input_sync_reset = "none";
defparam \reg_b[11]~I .oe_async_reset = "none";
defparam \reg_b[11]~I .oe_power_up = "low";
defparam \reg_b[11]~I .oe_register_mode = "none";
defparam \reg_b[11]~I .oe_sync_reset = "none";
defparam \reg_b[11]~I .operation_mode = "input";
defparam \reg_b[11]~I .output_async_reset = "none";
defparam \reg_b[11]~I .output_power_up = "low";
defparam \reg_b[11]~I .output_register_mode = "none";
defparam \reg_b[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N28
cycloneii_lcell_comb \u0|u11|ob~2 (
// Equation(s):
// \u0|u11|ob~2_combout  = (\reg_b~combout [11] & (!\ops_alu~combout [1] & (\ops_alu~combout [2] $ (\ops_alu~combout [0])))) # (!\reg_b~combout [11] & (!\ops_alu~combout [0] & (\ops_alu~combout [2] $ (\ops_alu~combout [1]))))

	.dataa(\ops_alu~combout [2]),
	.datab(\ops_alu~combout [0]),
	.datac(\reg_b~combout [11]),
	.datad(\ops_alu~combout [1]),
	.cin(gnd),
	.combout(\u0|u11|ob~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u11|ob~2 .lut_mask = 16'h0162;
defparam \u0|u11|ob~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N14
cycloneii_lcell_comb \u0|u11|ob~3 (
// Equation(s):
// \u0|u11|ob~3_combout  = (\u0|u11|ob~2_combout  & !\ops_alu~combout [3])

	.dataa(vcc),
	.datab(\u0|u11|ob~2_combout ),
	.datac(vcc),
	.datad(\ops_alu~combout [3]),
	.cin(gnd),
	.combout(\u0|u11|ob~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u11|ob~3 .lut_mask = 16'h00CC;
defparam \u0|u11|ob~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_a[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_a~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_a[11]));
// synopsys translate_off
defparam \reg_a[11]~I .input_async_reset = "none";
defparam \reg_a[11]~I .input_power_up = "low";
defparam \reg_a[11]~I .input_register_mode = "none";
defparam \reg_a[11]~I .input_sync_reset = "none";
defparam \reg_a[11]~I .oe_async_reset = "none";
defparam \reg_a[11]~I .oe_power_up = "low";
defparam \reg_a[11]~I .oe_register_mode = "none";
defparam \reg_a[11]~I .oe_sync_reset = "none";
defparam \reg_a[11]~I .operation_mode = "input";
defparam \reg_a[11]~I .output_async_reset = "none";
defparam \reg_a[11]~I .output_power_up = "low";
defparam \reg_a[11]~I .output_register_mode = "none";
defparam \reg_a[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
cycloneii_lcell_comb \u0|u11|oa~1 (
// Equation(s):
// \u0|u11|oa~1_combout  = (\reg_a~combout [11] & ((\u0|u15|oa~0_combout ) # ((!\reg_b~combout [11] & \u0|u2|oa~0_combout ))))

	.dataa(\reg_b~combout [11]),
	.datab(\u0|u2|oa~0_combout ),
	.datac(\reg_a~combout [11]),
	.datad(\u0|u15|oa~0_combout ),
	.cin(gnd),
	.combout(\u0|u11|oa~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u11|oa~1 .lut_mask = 16'hF040;
defparam \u0|u11|oa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N14
cycloneii_lcell_comb \u0|u11|oa~2 (
// Equation(s):
// \u0|u11|oa~2_combout  = (\u0|u11|oa~0_combout ) # ((\u0|u11|oa~1_combout ) # ((\u0|u15|oa~1_combout  & !\reg_a~combout [11])))

	.dataa(\u0|u11|oa~0_combout ),
	.datab(\u0|u15|oa~1_combout ),
	.datac(\reg_a~combout [11]),
	.datad(\u0|u11|oa~1_combout ),
	.cin(gnd),
	.combout(\u0|u11|oa~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u11|oa~2 .lut_mask = 16'hFFAE;
defparam \u0|u11|oa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N8
cycloneii_lcell_comb \u1|u0|s~24 (
// Equation(s):
// \u1|u0|s~24_combout  = ((\u0|u11|ob~3_combout  $ (\u0|u11|oa~2_combout  $ (!\u1|u0|s~23 )))) # (GND)
// \u1|u0|s~25  = CARRY((\u0|u11|ob~3_combout  & ((\u0|u11|oa~2_combout ) # (!\u1|u0|s~23 ))) # (!\u0|u11|ob~3_combout  & (\u0|u11|oa~2_combout  & !\u1|u0|s~23 )))

	.dataa(\u0|u11|ob~3_combout ),
	.datab(\u0|u11|oa~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|u0|s~23 ),
	.combout(\u1|u0|s~24_combout ),
	.cout(\u1|u0|s~25 ));
// synopsys translate_off
defparam \u1|u0|s~24 .lut_mask = 16'h698E;
defparam \u1|u0|s~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_b[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_b~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_b[12]));
// synopsys translate_off
defparam \reg_b[12]~I .input_async_reset = "none";
defparam \reg_b[12]~I .input_power_up = "low";
defparam \reg_b[12]~I .input_register_mode = "none";
defparam \reg_b[12]~I .input_sync_reset = "none";
defparam \reg_b[12]~I .oe_async_reset = "none";
defparam \reg_b[12]~I .oe_power_up = "low";
defparam \reg_b[12]~I .oe_register_mode = "none";
defparam \reg_b[12]~I .oe_sync_reset = "none";
defparam \reg_b[12]~I .operation_mode = "input";
defparam \reg_b[12]~I .output_async_reset = "none";
defparam \reg_b[12]~I .output_power_up = "low";
defparam \reg_b[12]~I .output_register_mode = "none";
defparam \reg_b[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N8
cycloneii_lcell_comb \u0|u12|ob~2 (
// Equation(s):
// \u0|u12|ob~2_combout  = (\reg_b~combout [12] & (!\ops_alu~combout [1] & (\ops_alu~combout [2] $ (\ops_alu~combout [0])))) # (!\reg_b~combout [12] & (!\ops_alu~combout [0] & (\ops_alu~combout [2] $ (\ops_alu~combout [1]))))

	.dataa(\ops_alu~combout [2]),
	.datab(\ops_alu~combout [0]),
	.datac(\reg_b~combout [12]),
	.datad(\ops_alu~combout [1]),
	.cin(gnd),
	.combout(\u0|u12|ob~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u12|ob~2 .lut_mask = 16'h0162;
defparam \u0|u12|ob~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N18
cycloneii_lcell_comb \u0|u12|ob~3 (
// Equation(s):
// \u0|u12|ob~3_combout  = (\u0|u12|ob~2_combout  & !\ops_alu~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|u12|ob~2_combout ),
	.datad(\ops_alu~combout [3]),
	.cin(gnd),
	.combout(\u0|u12|ob~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u12|ob~3 .lut_mask = 16'h00F0;
defparam \u0|u12|ob~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_a[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_a~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_a[12]));
// synopsys translate_off
defparam \reg_a[12]~I .input_async_reset = "none";
defparam \reg_a[12]~I .input_power_up = "low";
defparam \reg_a[12]~I .input_register_mode = "none";
defparam \reg_a[12]~I .input_sync_reset = "none";
defparam \reg_a[12]~I .oe_async_reset = "none";
defparam \reg_a[12]~I .oe_power_up = "low";
defparam \reg_a[12]~I .oe_register_mode = "none";
defparam \reg_a[12]~I .oe_sync_reset = "none";
defparam \reg_a[12]~I .operation_mode = "input";
defparam \reg_a[12]~I .output_async_reset = "none";
defparam \reg_a[12]~I .output_power_up = "low";
defparam \reg_a[12]~I .output_register_mode = "none";
defparam \reg_a[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
cycloneii_lcell_comb \u0|u12|oa~1 (
// Equation(s):
// \u0|u12|oa~1_combout  = (\reg_a~combout [12] & ((\u0|u15|oa~0_combout ) # ((!\reg_b~combout [12] & \u0|u2|oa~0_combout ))))

	.dataa(\u0|u15|oa~0_combout ),
	.datab(\reg_b~combout [12]),
	.datac(\reg_a~combout [12]),
	.datad(\u0|u2|oa~0_combout ),
	.cin(gnd),
	.combout(\u0|u12|oa~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u12|oa~1 .lut_mask = 16'hB0A0;
defparam \u0|u12|oa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N4
cycloneii_lcell_comb \u0|u12|oa~2 (
// Equation(s):
// \u0|u12|oa~2_combout  = (\u0|u12|oa~0_combout ) # ((\u0|u12|oa~1_combout ) # ((!\reg_a~combout [12] & \u0|u15|oa~1_combout )))

	.dataa(\u0|u12|oa~0_combout ),
	.datab(\u0|u12|oa~1_combout ),
	.datac(\reg_a~combout [12]),
	.datad(\u0|u15|oa~1_combout ),
	.cin(gnd),
	.combout(\u0|u12|oa~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u12|oa~2 .lut_mask = 16'hEFEE;
defparam \u0|u12|oa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N10
cycloneii_lcell_comb \u1|u0|s~26 (
// Equation(s):
// \u1|u0|s~26_combout  = (\u0|u12|ob~3_combout  & ((\u0|u12|oa~2_combout  & (\u1|u0|s~25  & VCC)) # (!\u0|u12|oa~2_combout  & (!\u1|u0|s~25 )))) # (!\u0|u12|ob~3_combout  & ((\u0|u12|oa~2_combout  & (!\u1|u0|s~25 )) # (!\u0|u12|oa~2_combout  & ((\u1|u0|s~25 
// ) # (GND)))))
// \u1|u0|s~27  = CARRY((\u0|u12|ob~3_combout  & (!\u0|u12|oa~2_combout  & !\u1|u0|s~25 )) # (!\u0|u12|ob~3_combout  & ((!\u1|u0|s~25 ) # (!\u0|u12|oa~2_combout ))))

	.dataa(\u0|u12|ob~3_combout ),
	.datab(\u0|u12|oa~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|u0|s~25 ),
	.combout(\u1|u0|s~26_combout ),
	.cout(\u1|u0|s~27 ));
// synopsys translate_off
defparam \u1|u0|s~26 .lut_mask = 16'h9617;
defparam \u1|u0|s~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_a[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_a~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_a[13]));
// synopsys translate_off
defparam \reg_a[13]~I .input_async_reset = "none";
defparam \reg_a[13]~I .input_power_up = "low";
defparam \reg_a[13]~I .input_register_mode = "none";
defparam \reg_a[13]~I .input_sync_reset = "none";
defparam \reg_a[13]~I .oe_async_reset = "none";
defparam \reg_a[13]~I .oe_power_up = "low";
defparam \reg_a[13]~I .oe_register_mode = "none";
defparam \reg_a[13]~I .oe_sync_reset = "none";
defparam \reg_a[13]~I .operation_mode = "input";
defparam \reg_a[13]~I .output_async_reset = "none";
defparam \reg_a[13]~I .output_power_up = "low";
defparam \reg_a[13]~I .output_register_mode = "none";
defparam \reg_a[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
cycloneii_lcell_comb \u0|u13|oa~0 (
// Equation(s):
// \u0|u13|oa~0_combout  = (\reg_b~combout [13] & ((\reg_a~combout [13] & ((!\u0|u10|oa~0_combout ))) # (!\reg_a~combout [13] & (\u0|u0|oa~0_combout ))))

	.dataa(\reg_b~combout [13]),
	.datab(\u0|u0|oa~0_combout ),
	.datac(\reg_a~combout [13]),
	.datad(\u0|u10|oa~0_combout ),
	.cin(gnd),
	.combout(\u0|u13|oa~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u13|oa~0 .lut_mask = 16'h08A8;
defparam \u0|u13|oa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
cycloneii_lcell_comb \u0|u13|oa~2 (
// Equation(s):
// \u0|u13|oa~2_combout  = (\u0|u13|oa~1_combout ) # ((\u0|u13|oa~0_combout ) # ((!\reg_a~combout [13] & \u0|u15|oa~1_combout )))

	.dataa(\u0|u13|oa~1_combout ),
	.datab(\reg_a~combout [13]),
	.datac(\u0|u15|oa~1_combout ),
	.datad(\u0|u13|oa~0_combout ),
	.cin(gnd),
	.combout(\u0|u13|oa~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u13|oa~2 .lut_mask = 16'hFFBA;
defparam \u0|u13|oa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N6
cycloneii_lcell_comb \u0|u13|ob~3 (
// Equation(s):
// \u0|u13|ob~3_combout  = (\u0|u13|ob~2_combout  & !\ops_alu~combout [3])

	.dataa(\u0|u13|ob~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ops_alu~combout [3]),
	.cin(gnd),
	.combout(\u0|u13|ob~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u13|ob~3 .lut_mask = 16'h00AA;
defparam \u0|u13|ob~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N12
cycloneii_lcell_comb \u1|u0|s~28 (
// Equation(s):
// \u1|u0|s~28_combout  = ((\u0|u13|oa~2_combout  $ (\u0|u13|ob~3_combout  $ (!\u1|u0|s~27 )))) # (GND)
// \u1|u0|s~29  = CARRY((\u0|u13|oa~2_combout  & ((\u0|u13|ob~3_combout ) # (!\u1|u0|s~27 ))) # (!\u0|u13|oa~2_combout  & (\u0|u13|ob~3_combout  & !\u1|u0|s~27 )))

	.dataa(\u0|u13|oa~2_combout ),
	.datab(\u0|u13|ob~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|u0|s~27 ),
	.combout(\u1|u0|s~28_combout ),
	.cout(\u1|u0|s~29 ));
// synopsys translate_off
defparam \u1|u0|s~28 .lut_mask = 16'h698E;
defparam \u1|u0|s~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_b[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_b~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_b[14]));
// synopsys translate_off
defparam \reg_b[14]~I .input_async_reset = "none";
defparam \reg_b[14]~I .input_power_up = "low";
defparam \reg_b[14]~I .input_register_mode = "none";
defparam \reg_b[14]~I .input_sync_reset = "none";
defparam \reg_b[14]~I .oe_async_reset = "none";
defparam \reg_b[14]~I .oe_power_up = "low";
defparam \reg_b[14]~I .oe_register_mode = "none";
defparam \reg_b[14]~I .oe_sync_reset = "none";
defparam \reg_b[14]~I .operation_mode = "input";
defparam \reg_b[14]~I .output_async_reset = "none";
defparam \reg_b[14]~I .output_power_up = "low";
defparam \reg_b[14]~I .output_register_mode = "none";
defparam \reg_b[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N18
cycloneii_lcell_comb \u0|u14|ob~2 (
// Equation(s):
// \u0|u14|ob~2_combout  = (\reg_b~combout [14] & (!\ops_alu~combout [1] & (\ops_alu~combout [0] $ (\ops_alu~combout [2])))) # (!\reg_b~combout [14] & (!\ops_alu~combout [0] & (\ops_alu~combout [2] $ (\ops_alu~combout [1]))))

	.dataa(\ops_alu~combout [0]),
	.datab(\ops_alu~combout [2]),
	.datac(\ops_alu~combout [1]),
	.datad(\reg_b~combout [14]),
	.cin(gnd),
	.combout(\u0|u14|ob~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u14|ob~2 .lut_mask = 16'h0614;
defparam \u0|u14|ob~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N20
cycloneii_lcell_comb \u0|u14|ob~3 (
// Equation(s):
// \u0|u14|ob~3_combout  = (\u0|u14|ob~2_combout  & !\ops_alu~combout [3])

	.dataa(vcc),
	.datab(\u0|u14|ob~2_combout ),
	.datac(vcc),
	.datad(\ops_alu~combout [3]),
	.cin(gnd),
	.combout(\u0|u14|ob~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u14|ob~3 .lut_mask = 16'h00CC;
defparam \u0|u14|ob~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_a[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_a~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_a[14]));
// synopsys translate_off
defparam \reg_a[14]~I .input_async_reset = "none";
defparam \reg_a[14]~I .input_power_up = "low";
defparam \reg_a[14]~I .input_register_mode = "none";
defparam \reg_a[14]~I .input_sync_reset = "none";
defparam \reg_a[14]~I .oe_async_reset = "none";
defparam \reg_a[14]~I .oe_power_up = "low";
defparam \reg_a[14]~I .oe_register_mode = "none";
defparam \reg_a[14]~I .oe_sync_reset = "none";
defparam \reg_a[14]~I .operation_mode = "input";
defparam \reg_a[14]~I .output_async_reset = "none";
defparam \reg_a[14]~I .output_power_up = "low";
defparam \reg_a[14]~I .output_register_mode = "none";
defparam \reg_a[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N2
cycloneii_lcell_comb \u0|u14|oa~0 (
// Equation(s):
// \u0|u14|oa~0_combout  = (\reg_b~combout [14] & ((\reg_a~combout [14] & (!\u0|u10|oa~0_combout )) # (!\reg_a~combout [14] & ((\u0|u0|oa~0_combout )))))

	.dataa(\u0|u10|oa~0_combout ),
	.datab(\u0|u0|oa~0_combout ),
	.datac(\reg_a~combout [14]),
	.datad(\reg_b~combout [14]),
	.cin(gnd),
	.combout(\u0|u14|oa~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u14|oa~0 .lut_mask = 16'h5C00;
defparam \u0|u14|oa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneii_lcell_comb \u0|u14|oa~2 (
// Equation(s):
// \u0|u14|oa~2_combout  = (\u0|u14|oa~1_combout ) # ((\u0|u14|oa~0_combout ) # ((\u0|u15|oa~1_combout  & !\reg_a~combout [14])))

	.dataa(\u0|u14|oa~1_combout ),
	.datab(\u0|u14|oa~0_combout ),
	.datac(\u0|u15|oa~1_combout ),
	.datad(\reg_a~combout [14]),
	.cin(gnd),
	.combout(\u0|u14|oa~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u14|oa~2 .lut_mask = 16'hEEFE;
defparam \u0|u14|oa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N14
cycloneii_lcell_comb \u1|u0|s~30 (
// Equation(s):
// \u1|u0|s~30_combout  = (\u0|u14|ob~3_combout  & ((\u0|u14|oa~2_combout  & (\u1|u0|s~29  & VCC)) # (!\u0|u14|oa~2_combout  & (!\u1|u0|s~29 )))) # (!\u0|u14|ob~3_combout  & ((\u0|u14|oa~2_combout  & (!\u1|u0|s~29 )) # (!\u0|u14|oa~2_combout  & ((\u1|u0|s~29 
// ) # (GND)))))
// \u1|u0|s~31  = CARRY((\u0|u14|ob~3_combout  & (!\u0|u14|oa~2_combout  & !\u1|u0|s~29 )) # (!\u0|u14|ob~3_combout  & ((!\u1|u0|s~29 ) # (!\u0|u14|oa~2_combout ))))

	.dataa(\u0|u14|ob~3_combout ),
	.datab(\u0|u14|oa~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|u0|s~29 ),
	.combout(\u1|u0|s~30_combout ),
	.cout(\u1|u0|s~31 ));
// synopsys translate_off
defparam \u1|u0|s~30 .lut_mask = 16'h9617;
defparam \u1|u0|s~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reg_b[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reg_b~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reg_b[15]));
// synopsys translate_off
defparam \reg_b[15]~I .input_async_reset = "none";
defparam \reg_b[15]~I .input_power_up = "low";
defparam \reg_b[15]~I .input_register_mode = "none";
defparam \reg_b[15]~I .input_sync_reset = "none";
defparam \reg_b[15]~I .oe_async_reset = "none";
defparam \reg_b[15]~I .oe_power_up = "low";
defparam \reg_b[15]~I .oe_register_mode = "none";
defparam \reg_b[15]~I .oe_sync_reset = "none";
defparam \reg_b[15]~I .operation_mode = "input";
defparam \reg_b[15]~I .output_async_reset = "none";
defparam \reg_b[15]~I .output_power_up = "low";
defparam \reg_b[15]~I .output_register_mode = "none";
defparam \reg_b[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
cycloneii_lcell_comb \u0|u15|oa~2 (
// Equation(s):
// \u0|u15|oa~2_combout  = (\reg_b~combout [15] & ((\reg_a~combout [15] & (!\u0|u10|oa~0_combout )) # (!\reg_a~combout [15] & ((\u0|u0|oa~0_combout )))))

	.dataa(\reg_a~combout [15]),
	.datab(\u0|u10|oa~0_combout ),
	.datac(\u0|u0|oa~0_combout ),
	.datad(\reg_b~combout [15]),
	.cin(gnd),
	.combout(\u0|u15|oa~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u15|oa~2 .lut_mask = 16'h7200;
defparam \u0|u15|oa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
cycloneii_lcell_comb \u0|u15|oa~3 (
// Equation(s):
// \u0|u15|oa~3_combout  = (\reg_a~combout [15] & ((\u0|u15|oa~0_combout ) # ((\u0|u2|oa~0_combout  & !\reg_b~combout [15]))))

	.dataa(\reg_a~combout [15]),
	.datab(\u0|u15|oa~0_combout ),
	.datac(\u0|u2|oa~0_combout ),
	.datad(\reg_b~combout [15]),
	.cin(gnd),
	.combout(\u0|u15|oa~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u15|oa~3 .lut_mask = 16'h88A8;
defparam \u0|u15|oa~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
cycloneii_lcell_comb \u0|u15|oa~4 (
// Equation(s):
// \u0|u15|oa~4_combout  = (\u0|u15|oa~2_combout ) # ((\u0|u15|oa~3_combout ) # ((!\reg_a~combout [15] & \u0|u15|oa~1_combout )))

	.dataa(\reg_a~combout [15]),
	.datab(\u0|u15|oa~2_combout ),
	.datac(\u0|u15|oa~3_combout ),
	.datad(\u0|u15|oa~1_combout ),
	.cin(gnd),
	.combout(\u0|u15|oa~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u15|oa~4 .lut_mask = 16'hFDFC;
defparam \u0|u15|oa~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneii_lcell_comb \u0|u15|ob~3 (
// Equation(s):
// \u0|u15|ob~3_combout  = (\u0|u15|ob~2_combout  & !\ops_alu~combout [3])

	.dataa(\u0|u15|ob~2_combout ),
	.datab(vcc),
	.datac(\ops_alu~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|u15|ob~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|u15|ob~3 .lut_mask = 16'h0A0A;
defparam \u0|u15|ob~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N16
cycloneii_lcell_comb \u1|u0|s~32 (
// Equation(s):
// \u1|u0|s~32_combout  = \u0|u15|oa~4_combout  $ (\u1|u0|s~31  $ (!\u0|u15|ob~3_combout ))

	.dataa(vcc),
	.datab(\u0|u15|oa~4_combout ),
	.datac(vcc),
	.datad(\u0|u15|ob~3_combout ),
	.cin(\u1|u0|s~31 ),
	.combout(\u1|u0|s~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|u0|s~32 .lut_mask = 16'h3CC3;
defparam \u1|u0|s~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \res[0]~I (
	.datain(\u1|u0|s~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res[0]));
// synopsys translate_off
defparam \res[0]~I .input_async_reset = "none";
defparam \res[0]~I .input_power_up = "low";
defparam \res[0]~I .input_register_mode = "none";
defparam \res[0]~I .input_sync_reset = "none";
defparam \res[0]~I .oe_async_reset = "none";
defparam \res[0]~I .oe_power_up = "low";
defparam \res[0]~I .oe_register_mode = "none";
defparam \res[0]~I .oe_sync_reset = "none";
defparam \res[0]~I .operation_mode = "output";
defparam \res[0]~I .output_async_reset = "none";
defparam \res[0]~I .output_power_up = "low";
defparam \res[0]~I .output_register_mode = "none";
defparam \res[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \res[1]~I (
	.datain(\u1|u0|s~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res[1]));
// synopsys translate_off
defparam \res[1]~I .input_async_reset = "none";
defparam \res[1]~I .input_power_up = "low";
defparam \res[1]~I .input_register_mode = "none";
defparam \res[1]~I .input_sync_reset = "none";
defparam \res[1]~I .oe_async_reset = "none";
defparam \res[1]~I .oe_power_up = "low";
defparam \res[1]~I .oe_register_mode = "none";
defparam \res[1]~I .oe_sync_reset = "none";
defparam \res[1]~I .operation_mode = "output";
defparam \res[1]~I .output_async_reset = "none";
defparam \res[1]~I .output_power_up = "low";
defparam \res[1]~I .output_register_mode = "none";
defparam \res[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \res[2]~I (
	.datain(\u1|u0|s~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res[2]));
// synopsys translate_off
defparam \res[2]~I .input_async_reset = "none";
defparam \res[2]~I .input_power_up = "low";
defparam \res[2]~I .input_register_mode = "none";
defparam \res[2]~I .input_sync_reset = "none";
defparam \res[2]~I .oe_async_reset = "none";
defparam \res[2]~I .oe_power_up = "low";
defparam \res[2]~I .oe_register_mode = "none";
defparam \res[2]~I .oe_sync_reset = "none";
defparam \res[2]~I .operation_mode = "output";
defparam \res[2]~I .output_async_reset = "none";
defparam \res[2]~I .output_power_up = "low";
defparam \res[2]~I .output_register_mode = "none";
defparam \res[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \res[3]~I (
	.datain(\u1|u0|s~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res[3]));
// synopsys translate_off
defparam \res[3]~I .input_async_reset = "none";
defparam \res[3]~I .input_power_up = "low";
defparam \res[3]~I .input_register_mode = "none";
defparam \res[3]~I .input_sync_reset = "none";
defparam \res[3]~I .oe_async_reset = "none";
defparam \res[3]~I .oe_power_up = "low";
defparam \res[3]~I .oe_register_mode = "none";
defparam \res[3]~I .oe_sync_reset = "none";
defparam \res[3]~I .operation_mode = "output";
defparam \res[3]~I .output_async_reset = "none";
defparam \res[3]~I .output_power_up = "low";
defparam \res[3]~I .output_register_mode = "none";
defparam \res[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \res[4]~I (
	.datain(\u1|u0|s~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res[4]));
// synopsys translate_off
defparam \res[4]~I .input_async_reset = "none";
defparam \res[4]~I .input_power_up = "low";
defparam \res[4]~I .input_register_mode = "none";
defparam \res[4]~I .input_sync_reset = "none";
defparam \res[4]~I .oe_async_reset = "none";
defparam \res[4]~I .oe_power_up = "low";
defparam \res[4]~I .oe_register_mode = "none";
defparam \res[4]~I .oe_sync_reset = "none";
defparam \res[4]~I .operation_mode = "output";
defparam \res[4]~I .output_async_reset = "none";
defparam \res[4]~I .output_power_up = "low";
defparam \res[4]~I .output_register_mode = "none";
defparam \res[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \res[5]~I (
	.datain(\u1|u0|s~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res[5]));
// synopsys translate_off
defparam \res[5]~I .input_async_reset = "none";
defparam \res[5]~I .input_power_up = "low";
defparam \res[5]~I .input_register_mode = "none";
defparam \res[5]~I .input_sync_reset = "none";
defparam \res[5]~I .oe_async_reset = "none";
defparam \res[5]~I .oe_power_up = "low";
defparam \res[5]~I .oe_register_mode = "none";
defparam \res[5]~I .oe_sync_reset = "none";
defparam \res[5]~I .operation_mode = "output";
defparam \res[5]~I .output_async_reset = "none";
defparam \res[5]~I .output_power_up = "low";
defparam \res[5]~I .output_register_mode = "none";
defparam \res[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \res[6]~I (
	.datain(\u1|u0|s~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res[6]));
// synopsys translate_off
defparam \res[6]~I .input_async_reset = "none";
defparam \res[6]~I .input_power_up = "low";
defparam \res[6]~I .input_register_mode = "none";
defparam \res[6]~I .input_sync_reset = "none";
defparam \res[6]~I .oe_async_reset = "none";
defparam \res[6]~I .oe_power_up = "low";
defparam \res[6]~I .oe_register_mode = "none";
defparam \res[6]~I .oe_sync_reset = "none";
defparam \res[6]~I .operation_mode = "output";
defparam \res[6]~I .output_async_reset = "none";
defparam \res[6]~I .output_power_up = "low";
defparam \res[6]~I .output_register_mode = "none";
defparam \res[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \res[7]~I (
	.datain(\u1|u0|s~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res[7]));
// synopsys translate_off
defparam \res[7]~I .input_async_reset = "none";
defparam \res[7]~I .input_power_up = "low";
defparam \res[7]~I .input_register_mode = "none";
defparam \res[7]~I .input_sync_reset = "none";
defparam \res[7]~I .oe_async_reset = "none";
defparam \res[7]~I .oe_power_up = "low";
defparam \res[7]~I .oe_register_mode = "none";
defparam \res[7]~I .oe_sync_reset = "none";
defparam \res[7]~I .operation_mode = "output";
defparam \res[7]~I .output_async_reset = "none";
defparam \res[7]~I .output_power_up = "low";
defparam \res[7]~I .output_register_mode = "none";
defparam \res[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \res[8]~I (
	.datain(\u1|u0|s~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res[8]));
// synopsys translate_off
defparam \res[8]~I .input_async_reset = "none";
defparam \res[8]~I .input_power_up = "low";
defparam \res[8]~I .input_register_mode = "none";
defparam \res[8]~I .input_sync_reset = "none";
defparam \res[8]~I .oe_async_reset = "none";
defparam \res[8]~I .oe_power_up = "low";
defparam \res[8]~I .oe_register_mode = "none";
defparam \res[8]~I .oe_sync_reset = "none";
defparam \res[8]~I .operation_mode = "output";
defparam \res[8]~I .output_async_reset = "none";
defparam \res[8]~I .output_power_up = "low";
defparam \res[8]~I .output_register_mode = "none";
defparam \res[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \res[9]~I (
	.datain(\u1|u0|s~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res[9]));
// synopsys translate_off
defparam \res[9]~I .input_async_reset = "none";
defparam \res[9]~I .input_power_up = "low";
defparam \res[9]~I .input_register_mode = "none";
defparam \res[9]~I .input_sync_reset = "none";
defparam \res[9]~I .oe_async_reset = "none";
defparam \res[9]~I .oe_power_up = "low";
defparam \res[9]~I .oe_register_mode = "none";
defparam \res[9]~I .oe_sync_reset = "none";
defparam \res[9]~I .operation_mode = "output";
defparam \res[9]~I .output_async_reset = "none";
defparam \res[9]~I .output_power_up = "low";
defparam \res[9]~I .output_register_mode = "none";
defparam \res[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \res[10]~I (
	.datain(\u1|u0|s~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res[10]));
// synopsys translate_off
defparam \res[10]~I .input_async_reset = "none";
defparam \res[10]~I .input_power_up = "low";
defparam \res[10]~I .input_register_mode = "none";
defparam \res[10]~I .input_sync_reset = "none";
defparam \res[10]~I .oe_async_reset = "none";
defparam \res[10]~I .oe_power_up = "low";
defparam \res[10]~I .oe_register_mode = "none";
defparam \res[10]~I .oe_sync_reset = "none";
defparam \res[10]~I .operation_mode = "output";
defparam \res[10]~I .output_async_reset = "none";
defparam \res[10]~I .output_power_up = "low";
defparam \res[10]~I .output_register_mode = "none";
defparam \res[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \res[11]~I (
	.datain(\u1|u0|s~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res[11]));
// synopsys translate_off
defparam \res[11]~I .input_async_reset = "none";
defparam \res[11]~I .input_power_up = "low";
defparam \res[11]~I .input_register_mode = "none";
defparam \res[11]~I .input_sync_reset = "none";
defparam \res[11]~I .oe_async_reset = "none";
defparam \res[11]~I .oe_power_up = "low";
defparam \res[11]~I .oe_register_mode = "none";
defparam \res[11]~I .oe_sync_reset = "none";
defparam \res[11]~I .operation_mode = "output";
defparam \res[11]~I .output_async_reset = "none";
defparam \res[11]~I .output_power_up = "low";
defparam \res[11]~I .output_register_mode = "none";
defparam \res[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \res[12]~I (
	.datain(\u1|u0|s~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res[12]));
// synopsys translate_off
defparam \res[12]~I .input_async_reset = "none";
defparam \res[12]~I .input_power_up = "low";
defparam \res[12]~I .input_register_mode = "none";
defparam \res[12]~I .input_sync_reset = "none";
defparam \res[12]~I .oe_async_reset = "none";
defparam \res[12]~I .oe_power_up = "low";
defparam \res[12]~I .oe_register_mode = "none";
defparam \res[12]~I .oe_sync_reset = "none";
defparam \res[12]~I .operation_mode = "output";
defparam \res[12]~I .output_async_reset = "none";
defparam \res[12]~I .output_power_up = "low";
defparam \res[12]~I .output_register_mode = "none";
defparam \res[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \res[13]~I (
	.datain(\u1|u0|s~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res[13]));
// synopsys translate_off
defparam \res[13]~I .input_async_reset = "none";
defparam \res[13]~I .input_power_up = "low";
defparam \res[13]~I .input_register_mode = "none";
defparam \res[13]~I .input_sync_reset = "none";
defparam \res[13]~I .oe_async_reset = "none";
defparam \res[13]~I .oe_power_up = "low";
defparam \res[13]~I .oe_register_mode = "none";
defparam \res[13]~I .oe_sync_reset = "none";
defparam \res[13]~I .operation_mode = "output";
defparam \res[13]~I .output_async_reset = "none";
defparam \res[13]~I .output_power_up = "low";
defparam \res[13]~I .output_register_mode = "none";
defparam \res[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \res[14]~I (
	.datain(\u1|u0|s~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res[14]));
// synopsys translate_off
defparam \res[14]~I .input_async_reset = "none";
defparam \res[14]~I .input_power_up = "low";
defparam \res[14]~I .input_register_mode = "none";
defparam \res[14]~I .input_sync_reset = "none";
defparam \res[14]~I .oe_async_reset = "none";
defparam \res[14]~I .oe_power_up = "low";
defparam \res[14]~I .oe_register_mode = "none";
defparam \res[14]~I .oe_sync_reset = "none";
defparam \res[14]~I .operation_mode = "output";
defparam \res[14]~I .output_async_reset = "none";
defparam \res[14]~I .output_power_up = "low";
defparam \res[14]~I .output_register_mode = "none";
defparam \res[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \res[15]~I (
	.datain(\u1|u0|s~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(res[15]));
// synopsys translate_off
defparam \res[15]~I .input_async_reset = "none";
defparam \res[15]~I .input_power_up = "low";
defparam \res[15]~I .input_register_mode = "none";
defparam \res[15]~I .input_sync_reset = "none";
defparam \res[15]~I .oe_async_reset = "none";
defparam \res[15]~I .oe_power_up = "low";
defparam \res[15]~I .oe_register_mode = "none";
defparam \res[15]~I .oe_sync_reset = "none";
defparam \res[15]~I .operation_mode = "output";
defparam \res[15]~I .output_async_reset = "none";
defparam \res[15]~I .output_power_up = "low";
defparam \res[15]~I .output_register_mode = "none";
defparam \res[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \flag[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(flag[0]));
// synopsys translate_off
defparam \flag[0]~I .input_async_reset = "none";
defparam \flag[0]~I .input_power_up = "low";
defparam \flag[0]~I .input_register_mode = "none";
defparam \flag[0]~I .input_sync_reset = "none";
defparam \flag[0]~I .oe_async_reset = "none";
defparam \flag[0]~I .oe_power_up = "low";
defparam \flag[0]~I .oe_register_mode = "none";
defparam \flag[0]~I .oe_sync_reset = "none";
defparam \flag[0]~I .operation_mode = "output";
defparam \flag[0]~I .output_async_reset = "none";
defparam \flag[0]~I .output_power_up = "low";
defparam \flag[0]~I .output_register_mode = "none";
defparam \flag[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \flag[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(flag[1]));
// synopsys translate_off
defparam \flag[1]~I .input_async_reset = "none";
defparam \flag[1]~I .input_power_up = "low";
defparam \flag[1]~I .input_register_mode = "none";
defparam \flag[1]~I .input_sync_reset = "none";
defparam \flag[1]~I .oe_async_reset = "none";
defparam \flag[1]~I .oe_power_up = "low";
defparam \flag[1]~I .oe_register_mode = "none";
defparam \flag[1]~I .oe_sync_reset = "none";
defparam \flag[1]~I .operation_mode = "output";
defparam \flag[1]~I .output_async_reset = "none";
defparam \flag[1]~I .output_power_up = "low";
defparam \flag[1]~I .output_register_mode = "none";
defparam \flag[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \flag[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(flag[2]));
// synopsys translate_off
defparam \flag[2]~I .input_async_reset = "none";
defparam \flag[2]~I .input_power_up = "low";
defparam \flag[2]~I .input_register_mode = "none";
defparam \flag[2]~I .input_sync_reset = "none";
defparam \flag[2]~I .oe_async_reset = "none";
defparam \flag[2]~I .oe_power_up = "low";
defparam \flag[2]~I .oe_register_mode = "none";
defparam \flag[2]~I .oe_sync_reset = "none";
defparam \flag[2]~I .operation_mode = "output";
defparam \flag[2]~I .output_async_reset = "none";
defparam \flag[2]~I .output_power_up = "low";
defparam \flag[2]~I .output_register_mode = "none";
defparam \flag[2]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
