<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>SMLSLL (multiple and indexed vector) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">SMLSLL (multiple and indexed vector)</h2><p>Multi-vector signed integer multiply-subtract long long by indexed element</p>
      <p class="aml">This instruction
multiplies each signed 8-bit or 16-bit element in the one, two, or four
first source vectors with each signed 8-bit or 16-bit indexed
element of the second source vector, widens each product to 32 bits or 64 bits,
and destructively subtracts these values from the corresponding 32-bit
or 64-bit elements of the ZA quad-vector groups.</p>
      <p class="aml">The elements within the second source vector are specified using an immediate element index
that selects the same element position within each 128-bit vector segment. The index
range is from 0 to one less than the number of elements per
128-bit segment.</p>
      <p class="aml">The quad-vector
group within all of, each half of,
or each quarter of the ZA array is selected by the sum
of the vector select register and offset range, modulo all, half, or quarter the number of ZA array vectors.</p>
      <p class="aml">The vector group symbol, VGx2 or VGx4, indicates that
the ZA operand consists of two or four ZA quad-vector
groups
respectively. The vector group symbol is preferred
for disassembly, but optional in assembler source code.</p>
      <p class="aml">This instruction is unpredicated.</p>
      <p class="aml">ID_AA64SMFR0_EL1.I16I64 indicates whether the 16-bit integer variant is implemented.</p>
    
    <p class="desc">
      It has encodings from 6 classes:
      <a href="#iclass_one_za_quad_vector_of_32_bit_elements">One ZA quad-vector of 32-bit elements</a>
      , 
      <a href="#iclass_one_za_quad_vector_of_64_bit_elements">One ZA quad-vector of 64-bit elements</a>
      , 
      <a href="#iclass_two_za_quad_vectors_of_32_bit_elements">Two ZA quad-vectors of 32-bit elements</a>
      , 
      <a href="#iclass_two_za_quad_vectors_of_64_bit_elements">Two ZA quad-vectors of 64-bit elements</a>
      , 
      <a href="#iclass_four_za_quad_vectors_of_32_bit_elements">Four ZA quad-vectors of 32-bit elements</a>
       and 
      <a href="#iclass_four_za_quad_vectors_of_64_bit_elements">Four ZA quad-vectors of 64-bit elements</a>
    </p>
    <h3 class="classheading"><a id="iclass_one_za_quad_vector_of_32_bit_elements"/>One ZA quad-vector of 32-bit elements<span style="font-size:smaller;"><br/>(FEAT_SME2)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td colspan="4" class="lr">Zm</td><td class="lr">i4h</td><td colspan="2" class="lr">Rv</td><td colspan="3" class="lr">i4l</td><td colspan="5" class="lr">Zn</td><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td colspan="2" class="lr">off2</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td colspan="3"/><td colspan="5"/><td class="droppedname">U</td><td class="droppedname">S</td><td class="droppedname">op</td><td colspan="2"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="smlsll_za_zzi_s"/><p class="asm-code">SMLSLL  ZA.S[<a href="#Wv" title="Is the 32-bit name of the vector select register W8-W11, encoded in the &quot;Rv&quot; field.">&lt;Wv&gt;</a>, <a href="#offs1__3" title="For the &quot;One ZA quad-vector of 32-bit elements&quot; and &quot;One ZA quad-vector of 64-bit elements&quot; variants: is the first vector select offset, encoded as &quot;off2&quot; field times 4.">&lt;offs1&gt;</a>:<a href="#offs4" title="For the &quot;One ZA quad-vector of 32-bit elements&quot; and &quot;One ZA quad-vector of 64-bit elements&quot; variants: is the fourth vector select offset, encoded as &quot;off2&quot; field times 4 plus 3.">&lt;offs4&gt;</a>], <a href="#Zn__2" title="Is the name of the first source scalable vector register, encoded in the &quot;Zn&quot; field.">&lt;Zn&gt;</a>.B, <a href="#Zm__2" title="For the &quot;Double-precision&quot; variant: is the name of the second source scalable vector register Z0-Z15, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.B[<a href="#index__24" title="For the &quot;Four ZA quad-vectors of 32-bit elements&quot;, &quot;One ZA quad-vector of 32-bit elements&quot;, and &quot;Two ZA quad-vectors of 32-bit elements&quot; variants: is the element index, in the range 0 to 15, encoded in the &quot;i4h:i4l&quot; fields.">&lt;index&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 32;
let v : integer = UInt('010'::Rv);
let n : integer = UInt(Zn);
let m : integer = UInt('0'::Zm);
let offset : integer = UInt(off2::'00');
let index : integer = UInt(i4h::i4l);
let nreg : integer{} = 1;</p>
    <h3 class="classheading"><a id="iclass_one_za_quad_vector_of_64_bit_elements"/>One ZA quad-vector of 64-bit elements<span style="font-size:smaller;"><br/>(FEAT_SME2 &amp;&amp; FEAT_SME_I16I64)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td colspan="4" class="lr">Zm</td><td class="lr">i3h</td><td colspan="2" class="lr">Rv</td><td class="lr">0</td><td colspan="2" class="lr">i3l</td><td colspan="5" class="lr">Zn</td><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td colspan="2" class="lr">off2</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td/><td colspan="2"/><td colspan="5"/><td class="droppedname">U</td><td class="droppedname">S</td><td/><td colspan="2"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="smlsll_za_zzi_d"/><p class="asm-code">SMLSLL  ZA.D[<a href="#Wv" title="Is the 32-bit name of the vector select register W8-W11, encoded in the &quot;Rv&quot; field.">&lt;Wv&gt;</a>, <a href="#offs1__3" title="For the &quot;One ZA quad-vector of 32-bit elements&quot; and &quot;One ZA quad-vector of 64-bit elements&quot; variants: is the first vector select offset, encoded as &quot;off2&quot; field times 4.">&lt;offs1&gt;</a>:<a href="#offs4" title="For the &quot;One ZA quad-vector of 32-bit elements&quot; and &quot;One ZA quad-vector of 64-bit elements&quot; variants: is the fourth vector select offset, encoded as &quot;off2&quot; field times 4 plus 3.">&lt;offs4&gt;</a>], <a href="#Zn__2" title="Is the name of the first source scalable vector register, encoded in the &quot;Zn&quot; field.">&lt;Zn&gt;</a>.H, <a href="#Zm__2" title="For the &quot;Double-precision&quot; variant: is the name of the second source scalable vector register Z0-Z15, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.H[<a href="#index__18" title="For the &quot;Four ZA quad-vectors of 64-bit elements&quot;, &quot;One ZA quad-vector of 64-bit elements&quot;, and &quot;Two ZA quad-vectors of 64-bit elements&quot; variants: is the element index, in the range 0 to 7, encoded in the &quot;i3h:i3l&quot; fields.">&lt;index&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !(IsFeatureImplemented(FEAT_SME2) &amp;&amp; IsFeatureImplemented(FEAT_SME_I16I64)) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 64;
let v : integer = UInt('010'::Rv);
let n : integer = UInt(Zn);
let m : integer = UInt('0'::Zm);
let offset : integer = UInt(off2::'00');
let index : integer = UInt(i3h::i3l);
let nreg : integer{} = 1;</p>
    <h3 class="classheading"><a id="iclass_two_za_quad_vectors_of_32_bit_elements"/>Two ZA quad-vectors of 32-bit elements<span style="font-size:smaller;"><br/>(FEAT_SME2)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td colspan="4" class="lr">Zm</td><td class="lr">0</td><td colspan="2" class="lr">Rv</td><td class="lr">0</td><td colspan="2" class="lr">i4h</td><td colspan="4" class="lr">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">1</td><td colspan="2" class="lr">i4l</td><td class="lr">o1</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td/><td colspan="2"/><td colspan="4"/><td class="droppedname">op</td><td class="droppedname">U</td><td class="droppedname">S</td><td colspan="2"/><td/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="smlsll_za_zzi_s2xi"/><p class="asm-code">SMLSLL  ZA.S[<a href="#Wv" title="Is the 32-bit name of the vector select register W8-W11, encoded in the &quot;Rv&quot; field.">&lt;Wv&gt;</a>, <a href="#offs1__4" title="For the &quot;Four ZA quad-vectors of 32-bit elements&quot;, &quot;Four ZA quad-vectors of 64-bit elements&quot;, &quot;Two ZA quad-vectors of 32-bit elements&quot;, and &quot;Two ZA quad-vectors of 64-bit elements&quot; variants: is the first vector select offset, encoded as &quot;o1&quot; field times 4.">&lt;offs1&gt;</a>:<a href="#offs4__2" title="For the &quot;Four ZA quad-vectors of 32-bit elements&quot;, &quot;Four ZA quad-vectors of 64-bit elements&quot;, &quot;Two ZA quad-vectors of 32-bit elements&quot;, and &quot;Two ZA quad-vectors of 64-bit elements&quot; variants: is the fourth vector select offset, encoded as &quot;o1&quot; field times 4 plus 3.">&lt;offs4&gt;</a>{, VGx2}], { <a href="#Zn1__2" title="For the &quot;Two ZA quad-vectors of 32-bit elements&quot; and &quot;Two ZA quad-vectors of 64-bit elements&quot; variants: is the name of the first scalable vector register of the first source multi-vector group, encoded as &quot;Zn&quot; times 2.">&lt;Zn1&gt;</a>.B-<a href="#Zn2__2" title="Is the name of the second scalable vector register of the first source multi-vector group, encoded as &quot;Zn&quot; times 2 plus 1.">&lt;Zn2&gt;</a>.B }, <a href="#Zm__2" title="For the &quot;Double-precision&quot; variant: is the name of the second source scalable vector register Z0-Z15, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.B[<a href="#index__24" title="For the &quot;Four ZA quad-vectors of 32-bit elements&quot;, &quot;One ZA quad-vector of 32-bit elements&quot;, and &quot;Two ZA quad-vectors of 32-bit elements&quot; variants: is the element index, in the range 0 to 15, encoded in the &quot;i4h:i4l&quot; fields.">&lt;index&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 32;
let v : integer = UInt('010'::Rv);
let n : integer = UInt(Zn::'0');
let m : integer = UInt('0'::Zm);
let offset : integer = UInt(o1::'00');
let index : integer = UInt(i4h::i4l);
let nreg : integer{} = 2;</p>
    <h3 class="classheading"><a id="iclass_two_za_quad_vectors_of_64_bit_elements"/>Two ZA quad-vectors of 64-bit elements<span style="font-size:smaller;"><br/>(FEAT_SME2 &amp;&amp; FEAT_SME_I16I64)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td colspan="4" class="lr">Zm</td><td class="lr">0</td><td colspan="2" class="lr">Rv</td><td class="l">0</td><td class="r">0</td><td class="lr">i3h</td><td colspan="4" class="lr">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">1</td><td colspan="2" class="lr">i3l</td><td class="lr">o1</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td colspan="2"/><td/><td colspan="4"/><td/><td class="droppedname">U</td><td class="droppedname">S</td><td colspan="2"/><td/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="smlsll_za_zzi_d2xi"/><p class="asm-code">SMLSLL  ZA.D[<a href="#Wv" title="Is the 32-bit name of the vector select register W8-W11, encoded in the &quot;Rv&quot; field.">&lt;Wv&gt;</a>, <a href="#offs1__4" title="For the &quot;Four ZA quad-vectors of 32-bit elements&quot;, &quot;Four ZA quad-vectors of 64-bit elements&quot;, &quot;Two ZA quad-vectors of 32-bit elements&quot;, and &quot;Two ZA quad-vectors of 64-bit elements&quot; variants: is the first vector select offset, encoded as &quot;o1&quot; field times 4.">&lt;offs1&gt;</a>:<a href="#offs4__2" title="For the &quot;Four ZA quad-vectors of 32-bit elements&quot;, &quot;Four ZA quad-vectors of 64-bit elements&quot;, &quot;Two ZA quad-vectors of 32-bit elements&quot;, and &quot;Two ZA quad-vectors of 64-bit elements&quot; variants: is the fourth vector select offset, encoded as &quot;o1&quot; field times 4 plus 3.">&lt;offs4&gt;</a>{, VGx2}], { <a href="#Zn1__2" title="For the &quot;Two ZA quad-vectors of 32-bit elements&quot; and &quot;Two ZA quad-vectors of 64-bit elements&quot; variants: is the name of the first scalable vector register of the first source multi-vector group, encoded as &quot;Zn&quot; times 2.">&lt;Zn1&gt;</a>.H-<a href="#Zn2__2" title="Is the name of the second scalable vector register of the first source multi-vector group, encoded as &quot;Zn&quot; times 2 plus 1.">&lt;Zn2&gt;</a>.H }, <a href="#Zm__2" title="For the &quot;Double-precision&quot; variant: is the name of the second source scalable vector register Z0-Z15, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.H[<a href="#index__18" title="For the &quot;Four ZA quad-vectors of 64-bit elements&quot;, &quot;One ZA quad-vector of 64-bit elements&quot;, and &quot;Two ZA quad-vectors of 64-bit elements&quot; variants: is the element index, in the range 0 to 7, encoded in the &quot;i3h:i3l&quot; fields.">&lt;index&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !(IsFeatureImplemented(FEAT_SME2) &amp;&amp; IsFeatureImplemented(FEAT_SME_I16I64)) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 64;
let v : integer = UInt('010'::Rv);
let n : integer = UInt(Zn::'0');
let m : integer = UInt('0'::Zm);
let offset : integer = UInt(o1::'00');
let index : integer = UInt(i3h::i3l);
let nreg : integer{} = 2;</p>
    <h3 class="classheading"><a id="iclass_four_za_quad_vectors_of_32_bit_elements"/>Four ZA quad-vectors of 32-bit elements<span style="font-size:smaller;"><br/>(FEAT_SME2)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td colspan="4" class="lr">Zm</td><td class="lr">1</td><td colspan="2" class="lr">Rv</td><td class="lr">0</td><td colspan="2" class="lr">i4h</td><td colspan="3" class="lr">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr">1</td><td colspan="2" class="lr">i4l</td><td class="lr">o1</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td/><td colspan="2"/><td colspan="3"/><td/><td class="droppedname">op</td><td class="droppedname">U</td><td class="droppedname">S</td><td colspan="2"/><td/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="smlsll_za_zzi_s4xi"/><p class="asm-code">SMLSLL  ZA.S[<a href="#Wv" title="Is the 32-bit name of the vector select register W8-W11, encoded in the &quot;Rv&quot; field.">&lt;Wv&gt;</a>, <a href="#offs1__4" title="For the &quot;Four ZA quad-vectors of 32-bit elements&quot;, &quot;Four ZA quad-vectors of 64-bit elements&quot;, &quot;Two ZA quad-vectors of 32-bit elements&quot;, and &quot;Two ZA quad-vectors of 64-bit elements&quot; variants: is the first vector select offset, encoded as &quot;o1&quot; field times 4.">&lt;offs1&gt;</a>:<a href="#offs4__2" title="For the &quot;Four ZA quad-vectors of 32-bit elements&quot;, &quot;Four ZA quad-vectors of 64-bit elements&quot;, &quot;Two ZA quad-vectors of 32-bit elements&quot;, and &quot;Two ZA quad-vectors of 64-bit elements&quot; variants: is the fourth vector select offset, encoded as &quot;o1&quot; field times 4 plus 3.">&lt;offs4&gt;</a>{, VGx4}], { <a href="#Zn1__3" title="For the &quot;Four ZA quad-vectors of 32-bit elements&quot; and &quot;Four ZA quad-vectors of 64-bit elements&quot; variants: is the name of the first scalable vector register of the first source multi-vector group, encoded as &quot;Zn&quot; times 4.">&lt;Zn1&gt;</a>.B-<a href="#Zn4__2" title="Is the name of the fourth scalable vector register of the first source multi-vector group, encoded as &quot;Zn&quot; times 4 plus 3.">&lt;Zn4&gt;</a>.B }, <a href="#Zm__2" title="For the &quot;Double-precision&quot; variant: is the name of the second source scalable vector register Z0-Z15, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.B[<a href="#index__24" title="For the &quot;Four ZA quad-vectors of 32-bit elements&quot;, &quot;One ZA quad-vector of 32-bit elements&quot;, and &quot;Two ZA quad-vectors of 32-bit elements&quot; variants: is the element index, in the range 0 to 15, encoded in the &quot;i4h:i4l&quot; fields.">&lt;index&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 32;
let v : integer = UInt('010'::Rv);
let n : integer = UInt(Zn::'00');
let m : integer = UInt('0'::Zm);
let offset : integer = UInt(o1::'00');
let index : integer = UInt(i4h::i4l);
let nreg : integer{} = 4;</p>
    <h3 class="classheading"><a id="iclass_four_za_quad_vectors_of_64_bit_elements"/>Four ZA quad-vectors of 64-bit elements<span style="font-size:smaller;"><br/>(FEAT_SME2 &amp;&amp; FEAT_SME_I16I64)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td colspan="4" class="lr">Zm</td><td class="lr">1</td><td colspan="2" class="lr">Rv</td><td class="l">0</td><td class="r">0</td><td class="lr">i3h</td><td colspan="3" class="lr">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td colspan="2" class="lr">i3l</td><td class="lr">o1</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td colspan="2"/><td/><td colspan="3"/><td colspan="2"/><td class="droppedname">U</td><td class="droppedname">S</td><td colspan="2"/><td/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="smlsll_za_zzi_d4xi"/><p class="asm-code">SMLSLL  ZA.D[<a href="#Wv" title="Is the 32-bit name of the vector select register W8-W11, encoded in the &quot;Rv&quot; field.">&lt;Wv&gt;</a>, <a href="#offs1__4" title="For the &quot;Four ZA quad-vectors of 32-bit elements&quot;, &quot;Four ZA quad-vectors of 64-bit elements&quot;, &quot;Two ZA quad-vectors of 32-bit elements&quot;, and &quot;Two ZA quad-vectors of 64-bit elements&quot; variants: is the first vector select offset, encoded as &quot;o1&quot; field times 4.">&lt;offs1&gt;</a>:<a href="#offs4__2" title="For the &quot;Four ZA quad-vectors of 32-bit elements&quot;, &quot;Four ZA quad-vectors of 64-bit elements&quot;, &quot;Two ZA quad-vectors of 32-bit elements&quot;, and &quot;Two ZA quad-vectors of 64-bit elements&quot; variants: is the fourth vector select offset, encoded as &quot;o1&quot; field times 4 plus 3.">&lt;offs4&gt;</a>{, VGx4}], { <a href="#Zn1__3" title="For the &quot;Four ZA quad-vectors of 32-bit elements&quot; and &quot;Four ZA quad-vectors of 64-bit elements&quot; variants: is the name of the first scalable vector register of the first source multi-vector group, encoded as &quot;Zn&quot; times 4.">&lt;Zn1&gt;</a>.H-<a href="#Zn4__2" title="Is the name of the fourth scalable vector register of the first source multi-vector group, encoded as &quot;Zn&quot; times 4 plus 3.">&lt;Zn4&gt;</a>.H }, <a href="#Zm__2" title="For the &quot;Double-precision&quot; variant: is the name of the second source scalable vector register Z0-Z15, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.H[<a href="#index__18" title="For the &quot;Four ZA quad-vectors of 64-bit elements&quot;, &quot;One ZA quad-vector of 64-bit elements&quot;, and &quot;Two ZA quad-vectors of 64-bit elements&quot; variants: is the element index, in the range 0 to 7, encoded in the &quot;i3h:i3l&quot; fields.">&lt;index&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !(IsFeatureImplemented(FEAT_SME2) &amp;&amp; IsFeatureImplemented(FEAT_SME_I16I64)) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 64;
let v : integer = UInt('010'::Rv);
let n : integer = UInt(Zn::'00');
let m : integer = UInt('0'::Zm);
let offset : integer = UInt(o1::'00');
let index : integer = UInt(i3h::i3l);
let nreg : integer{} = 4;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wv&gt;</td><td><a id="Wv"/>
        
          <p class="aml">Is the 32-bit name of the vector select register W8-W11, encoded in the "Rv" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;offs1&gt;</td><td><a id="offs1__3"/>
        
          <p class="aml">For the "One ZA quad-vector of 32-bit elements" and "One ZA quad-vector of 64-bit elements" variants: is the first vector select offset, encoded as "off2" field times 4.</p>
        
      </td></tr><tr><td/><td><a id="offs1__4"/>
        
          <p class="aml">For the "Four ZA quad-vectors of 32-bit elements", "Four ZA quad-vectors of 64-bit elements", "Two ZA quad-vectors of 32-bit elements", and "Two ZA quad-vectors of 64-bit elements" variants: is the first vector select offset, encoded as "o1" field times 4.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;offs4&gt;</td><td><a id="offs4"/>
        
          <p class="aml">For the "One ZA quad-vector of 32-bit elements" and "One ZA quad-vector of 64-bit elements" variants: is the fourth vector select offset, encoded as "off2" field times 4 plus 3.</p>
        
      </td></tr><tr><td/><td><a id="offs4__2"/>
        
          <p class="aml">For the "Four ZA quad-vectors of 32-bit elements", "Four ZA quad-vectors of 64-bit elements", "Two ZA quad-vectors of 32-bit elements", and "Two ZA quad-vectors of 64-bit elements" variants: is the fourth vector select offset, encoded as "o1" field times 4 plus 3.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn&gt;</td><td><a id="Zn__2"/>
        
          <p class="aml">Is the name of the first source scalable vector register, encoded in the "Zn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zm&gt;</td><td><a id="Zm__2"/>
        
          <p class="aml">Is the name of the second source scalable vector register Z0-Z15, encoded in the "Zm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;index&gt;</td><td><a id="index__24"/>
        
          <p class="aml">For the "Four ZA quad-vectors of 32-bit elements", "One ZA quad-vector of 32-bit elements", and "Two ZA quad-vectors of 32-bit elements" variants: is the element index, in the range 0 to 15, encoded in the "i4h:i4l" fields.</p>
        
      </td></tr><tr><td/><td><a id="index__18"/>
        
          <p class="aml">For the "Four ZA quad-vectors of 64-bit elements", "One ZA quad-vector of 64-bit elements", and "Two ZA quad-vectors of 64-bit elements" variants: is the element index, in the range 0 to 7, encoded in the "i3h:i3l" fields.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn1&gt;</td><td><a id="Zn1__2"/>
        
          <p class="aml">For the "Two ZA quad-vectors of 32-bit elements" and "Two ZA quad-vectors of 64-bit elements" variants: is the name of the first scalable vector register of the first source multi-vector group, encoded as "Zn" times 2.</p>
        
      </td></tr><tr><td/><td><a id="Zn1__3"/>
        
          <p class="aml">For the "Four ZA quad-vectors of 32-bit elements" and "Four ZA quad-vectors of 64-bit elements" variants: is the name of the first scalable vector register of the first source multi-vector group, encoded as "Zn" times 4.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn2&gt;</td><td><a id="Zn2__2"/>
        
          <p class="aml">Is the name of the second scalable vector register of the first source multi-vector group, encoded as "Zn" times 2 plus 1.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn4&gt;</td><td><a id="Zn4__2"/>
        
          <p class="aml">Is the name of the fourth scalable vector register of the first source multi-vector group, encoded as "Zn" times 4 plus 3.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckStreamingSVEAndZAEnabled();
let VL : integer{} = CurrentVL();
let elements : integer = VL DIV esize;
let vectors : integer = VL DIV 8;
let vstride : integer = vectors DIV nreg;
let eltspersegment : integer = 128 DIV esize;
let vbase : bits(32) = X{}(v);
var vec : integer = (UInt(vbase) + offset) MOD vstride;
var result : bits(VL);
vec = vec - (vec MOD 4);

for r = 0 to nreg-1 do
    let operand1 : bits(VL) = Z{}(n+r);
    let operand2 : bits(VL) = Z{}(m);
    for i = 0 to 3 do
        let operand3 : bits(VL) = ZAvector{}(vec + i);
        for e = 0 to elements-1 do
            let segmentbase : integer = e - (e MOD eltspersegment);
            let s : integer = 4 * segmentbase + index;
            let element1 : integer = SInt(operand1[(4 * e + i)*:(esize DIV 4)]);
            let element2 : integer = SInt(operand2[s*:(esize DIV 4)]);
            let product : bits(esize) = (element1 * element2)[esize-1:0];
            result[e*:esize] = operand3[e*:esize] - product;
        end;
        <a href="shared_pseudocode.html#accessor_ZAvector_2" title="">ZAvector</a>{VL}(vec + i) = result;
    end;
    vec = vec + vstride;
end;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
