
*** Running vivado
    with args -log ASIP_one_one.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ASIP_one_one.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Apr 23 09:33:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source ASIP_one_one.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 536.980 ; gain = 201.805
Command: read_checkpoint -auto_incremental -incremental E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/utils_1/imports/synth_1/multiply_accumulate.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/utils_1/imports/synth_1/multiply_accumulate.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ASIP_one_one -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Device 21-9227] Part: xc7vx485tffg1761-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12000
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.543 ; gain = 447.246
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'reach_bp', assumed default net type 'wire' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/agu.v:178]
INFO: [Synth 8-11241] undeclared symbol 'en_store_FCSP', assumed default net type 'wire' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:271]
CRITICAL WARNING: [Synth 8-9339] data object 'addr_write_OSP_PL' is already declared [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:888]
INFO: [Synth 8-6826] previous declaration of 'addr_write_OSP_PL' is from here [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:315]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'addr_write_OSP_PL' is ignored [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:888]
CRITICAL WARNING: [Synth 8-9339] data object 'instruction_stage_PL' is already declared [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:894]
INFO: [Synth 8-6826] previous declaration of 'instruction_stage_PL' is from here [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:95]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'instruction_stage_PL' is ignored [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:894]
CRITICAL WARNING: [Synth 8-9339] data object 'instruction_stage_MS' is already declared [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1067]
INFO: [Synth 8-6826] previous declaration of 'instruction_stage_MS' is from here [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:94]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'instruction_stage_MS' is ignored [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1067]
CRITICAL WARNING: [Synth 8-9339] data object 'addr_write_OSP_PL_temp1' is already declared [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1069]
INFO: [Synth 8-6826] previous declaration of 'addr_write_OSP_PL_temp1' is from here [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:316]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'addr_write_OSP_PL_temp1' is ignored [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1069]
CRITICAL WARNING: [Synth 8-9339] data object 'addr_write_OSP_PL_temp2' is already declared [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1070]
INFO: [Synth 8-6826] previous declaration of 'addr_write_OSP_PL_temp2' is from here [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:317]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'addr_write_OSP_PL_temp2' is ignored [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1070]
INFO: [Synth 8-11241] undeclared symbol 'slot7_forward', assumed default net type 'wire' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1134]
WARNING: [Synth 8-8895] 'en_store_FCSP' is already implicitly declared on line 271 [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1144]
INFO: [Synth 8-11241] undeclared symbol 'addr_read_OB_CONV_out', assumed default net type 'wire' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1157]
INFO: [Synth 8-6157] synthesizing module 'ASIP_one_one' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:25]
INFO: [Synth 8-6157] synthesizing module 'ASIP' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP.v:25]
	Parameter MODEL bound to: 2 - type: integer 
	Parameter IS_FIRST_ROW bound to: 1 - type: integer 
	Parameter IS_FIRST_COL bound to: 1 - type: integer 
	Parameter INSTRUCTION_WIDTH bound to: 32 - type: integer 
	Parameter MCMEM_SIZE bound to: 4096 - type: integer 
	Parameter DATA_WIDTH_MC bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BASE_DATA_OM bound to: 65536 - type: integer 
	Parameter DATA_WIDTH_DNN_CORE bound to: 16 - type: integer 
	Parameter DECIMAL_BIT bound to: 8 - type: integer 
	Parameter INSTRUCTION_WIDTH_DNN_CORE bound to: 212 - type: integer 
	Parameter BUFFER_SIZE bound to: 512 - type: integer 
	Parameter SCRATCHPAD_SIZE bound to: 512 - type: integer 
	Parameter BLOCKS_PER_ROW bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'master_core' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:25]
	Parameter INSTRUCTION_WIDTH bound to: 32 - type: integer 
	Parameter MCMEM_SIZE bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BASE_DATA_OM bound to: 65536 - type: integer 
	Parameter MODEL bound to: 2 - type: integer 
	Parameter IS_FIRST_ROW bound to: 1 - type: integer 
	Parameter IS_FIRST_COL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mode_controller_3' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:953]
	Parameter IS_FIRST_ROW bound to: 1 - type: integer 
	Parameter IS_FIRST_COL bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1004]
INFO: [Synth 8-6155] done synthesizing module 'mode_controller_3' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:953]
INFO: [Synth 8-6157] synthesizing module 'memory' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/memory.v:3]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 4096 - type: integer 
	Parameter EN_OUT_FF bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'MC_decoder' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:466]
	Parameter INSTRUCTION_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MC_decoder' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:466]
INFO: [Synth 8-6157] synthesizing module 'register_file' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:425]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:425]
INFO: [Synth 8-6157] synthesizing module 'branch_decision' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:593]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:603]
INFO: [Synth 8-6155] done synthesizing module 'branch_decision' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:593]
INFO: [Synth 8-6157] synthesizing module 'mux4_32bit' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:662]
INFO: [Synth 8-6155] done synthesizing module 'mux4_32bit' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:662]
INFO: [Synth 8-6157] synthesizing module 'mux8_32bit' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:677]
INFO: [Synth 8-6155] done synthesizing module 'mux8_32bit' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:677]
INFO: [Synth 8-6157] synthesizing module 'register' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized1' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized2' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized3' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized3' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_forward' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:632]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_forward' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:632]
INFO: [Synth 8-6157] synthesizing module 'MC_ALU' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:569]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MC_ALU' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:569]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized4' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized4' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6157] synthesizing module 'MemAccess_Generator' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:610]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MemAccess_Generator' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:610]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized5' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
	Parameter DATA_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized5' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory_controller_2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1131]
	Parameter BASE_DATA_OM bound to: 65536 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_controller_2' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1131]
WARNING: [Synth 8-689] width (32) of port connection 'data_r_OM' does not match port width (16) of module 'memory_controller_2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:360]
WARNING: [Synth 8-689] width (32) of port connection 'data_w_OM' does not match port width (16) of module 'memory_controller_2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:361]
WARNING: [Synth 8-689] width (32) of port connection 'data_w_DNN' does not match port width (16) of module 'memory_controller_2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:372]
WARNING: [Synth 8-689] width (32) of port connection 'data_r_DNN' does not match port width (16) of module 'memory_controller_2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:373]
INFO: [Synth 8-6155] done synthesizing module 'master_core' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:25]
INFO: [Synth 8-6157] synthesizing module 'slave_core' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:22]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DECIMAL_BIT bound to: 8 - type: integer 
	Parameter INSTRUCTION_WIDTH bound to: 212 - type: integer 
	Parameter BUFFER_SIZE bound to: 512 - type: integer 
	Parameter SCRATCHPAD_SIZE bound to: 512 - type: integer 
	Parameter BLOCKS_PER_ROW bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized0' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/memory.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter SIZE bound to: 512 - type: integer 
	Parameter EN_OUT_FF bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized0' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized6' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized6' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6157] synthesizing module 'multiply_accumulate' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/multiply_accumulate.v:60]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DECIMAL_BIT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiply_accumulate' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/multiply_accumulate.v:60]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/memory.v:3]
	Parameter DATA_WIDTH bound to: 212 - type: integer 
	Parameter SIZE bound to: 512 - type: integer 
	Parameter EN_OUT_FF bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized1' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_stage_IF' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1221]
	Parameter SCRATCHPAD_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder_stage_IF' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1221]
INFO: [Synth 8-6157] synthesizing module 'agu' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/agu.v:25]
	Parameter SCRATCHPAD_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compare_not_equal_0' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/agu.v:258]
INFO: [Synth 8-6155] done synthesizing module 'compare_not_equal_0' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/agu.v:258]
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/agu.v:234]
	Parameter SCRATCHPAD_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/agu.v:234]
INFO: [Synth 8-6155] done synthesizing module 'agu' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/agu.v:25]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized7' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized7' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_stage_ML' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1279]
INFO: [Synth 8-6155] done synthesizing module 'decoder_stage_ML' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1279]
INFO: [Synth 8-6157] synthesizing module 'decoder_stage_Conv' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1331]
INFO: [Synth 8-6155] done synthesizing module 'decoder_stage_Conv' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1331]
INFO: [Synth 8-6157] synthesizing module 'lookuptable_module_0' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/look_up_table.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lookuptable_module_0' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/look_up_table.v:23]
INFO: [Synth 8-6157] synthesizing module 'lookuptable_module_1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/look_up_table_1.v:162]
INFO: [Synth 8-6155] done synthesizing module 'lookuptable_module_1' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/look_up_table_1.v:162]
INFO: [Synth 8-6157] synthesizing module 'decoder_stage_NL' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1345]
INFO: [Synth 8-6155] done synthesizing module 'decoder_stage_NL' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1345]
INFO: [Synth 8-6157] synthesizing module 'LI' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/Linear_Interpolation.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DECIMAL_BIT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LI' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/Linear_Interpolation.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder_stage_PL' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1356]
INFO: [Synth 8-6155] done synthesizing module 'decoder_stage_PL' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1356]
INFO: [Synth 8-6157] synthesizing module 'decoder_stage_MS' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1370]
INFO: [Synth 8-6155] done synthesizing module 'decoder_stage_MS' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:1370]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/memory.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter SIZE bound to: 512 - type: integer 
	Parameter EN_OUT_FF bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized2' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'slave_core' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/slave_core.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'data_write' does not match port width (16) of module 'slave_core' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP.v:219]
WARNING: [Synth 8-689] width (32) of port connection 'data_MC_read_OB' does not match port width (16) of module 'slave_core' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP.v:244]
INFO: [Synth 8-6155] done synthesizing module 'ASIP' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP.v:25]
WARNING: [Synth 8-7071] port 'addr_write_OB' of module 'ASIP' is unconnected for instance 'uut1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
WARNING: [Synth 8-7071] port 'addr_read_OB' of module 'ASIP' is unconnected for instance 'uut1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
WARNING: [Synth 8-7071] port 'select' of module 'ASIP' is unconnected for instance 'uut1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
WARNING: [Synth 8-7071] port 'NEOA_read_out' of module 'ASIP' is unconnected for instance 'uut1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
WARNING: [Synth 8-7071] port 'sel_lut' of module 'ASIP' is unconnected for instance 'uut1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
WARNING: [Synth 8-7071] port 'li_data_out' of module 'ASIP' is unconnected for instance 'uut1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
WARNING: [Synth 8-7071] port 'POA_read_out' of module 'ASIP' is unconnected for instance 'uut1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
WARNING: [Synth 8-7071] port 'addr_write_OSP_ML_out' of module 'ASIP' is unconnected for instance 'uut1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
WARNING: [Synth 8-7071] port 'addr_write_OSP_CONV_out' of module 'ASIP' is unconnected for instance 'uut1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
WARNING: [Synth 8-7071] port 'addr_write_FCSP_ML_out' of module 'ASIP' is unconnected for instance 'uut1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
WARNING: [Synth 8-7071] port 'addr_write_FCSP_CONV_out' of module 'ASIP' is unconnected for instance 'uut1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
WARNING: [Synth 8-7071] port 'addr_write_OB_ML_out' of module 'ASIP' is unconnected for instance 'uut1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
WARNING: [Synth 8-7071] port 'addr_write_OB_CONV_out' of module 'ASIP' is unconnected for instance 'uut1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
WARNING: [Synth 8-7071] port 'addr_read_OB_ML_out' of module 'ASIP' is unconnected for instance 'uut1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
WARNING: [Synth 8-7071] port 'OB_read_out' of module 'ASIP' is unconnected for instance 'uut1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
WARNING: [Synth 8-7071] port 'MEM_read_out' of module 'ASIP' is unconnected for instance 'uut1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
WARNING: [Synth 8-7071] port 'addr_read_IB' of module 'ASIP' is unconnected for instance 'uut1' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
WARNING: [Synth 8-7023] instance 'uut1' of module 'ASIP' has 56 connections declared, but only 39 given [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:132]
INFO: [Synth 8-6157] synthesizing module 'ASIP__parameterized0' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP.v:25]
	Parameter MODEL bound to: 2 - type: integer 
	Parameter IS_FIRST_ROW bound to: 1 - type: integer 
	Parameter IS_FIRST_COL bound to: 0 - type: integer 
	Parameter INSTRUCTION_WIDTH bound to: 32 - type: integer 
	Parameter MCMEM_SIZE bound to: 4096 - type: integer 
	Parameter DATA_WIDTH_MC bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BASE_DATA_OM bound to: 65536 - type: integer 
	Parameter DATA_WIDTH_DNN_CORE bound to: 16 - type: integer 
	Parameter DECIMAL_BIT bound to: 8 - type: integer 
	Parameter INSTRUCTION_WIDTH_DNN_CORE bound to: 212 - type: integer 
	Parameter BUFFER_SIZE bound to: 512 - type: integer 
	Parameter SCRATCHPAD_SIZE bound to: 512 - type: integer 
	Parameter BLOCKS_PER_ROW bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'master_core__parameterized0' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:25]
	Parameter INSTRUCTION_WIDTH bound to: 32 - type: integer 
	Parameter MCMEM_SIZE bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BASE_DATA_OM bound to: 65536 - type: integer 
	Parameter MODEL bound to: 2 - type: integer 
	Parameter IS_FIRST_ROW bound to: 1 - type: integer 
	Parameter IS_FIRST_COL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mode_controller_3__parameterized0' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:953]
	Parameter IS_FIRST_ROW bound to: 1 - type: integer 
	Parameter IS_FIRST_COL bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1004]
INFO: [Synth 8-6155] done synthesizing module 'mode_controller_3__parameterized0' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:953]
WARNING: [Synth 8-689] width (32) of port connection 'data_r_OM' does not match port width (16) of module 'memory_controller_2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:360]
WARNING: [Synth 8-689] width (32) of port connection 'data_w_OM' does not match port width (16) of module 'memory_controller_2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:361]
WARNING: [Synth 8-689] width (32) of port connection 'data_w_DNN' does not match port width (16) of module 'memory_controller_2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:372]
WARNING: [Synth 8-689] width (32) of port connection 'data_r_DNN' does not match port width (16) of module 'memory_controller_2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:373]
INFO: [Synth 8-6155] done synthesizing module 'master_core__parameterized0' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:25]
WARNING: [Synth 8-689] width (32) of port connection 'data_write' does not match port width (16) of module 'slave_core' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP.v:219]
WARNING: [Synth 8-689] width (32) of port connection 'data_MC_read_OB' does not match port width (16) of module 'slave_core' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP.v:244]
INFO: [Synth 8-6155] done synthesizing module 'ASIP__parameterized0' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP.v:25]
WARNING: [Synth 8-7071] port 'addr_write_OB' of module 'ASIP' is unconnected for instance 'uut2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
WARNING: [Synth 8-7071] port 'addr_read_OB' of module 'ASIP' is unconnected for instance 'uut2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
WARNING: [Synth 8-7071] port 'select' of module 'ASIP' is unconnected for instance 'uut2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
WARNING: [Synth 8-7071] port 'NEOA_read_out' of module 'ASIP' is unconnected for instance 'uut2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
WARNING: [Synth 8-7071] port 'sel_lut' of module 'ASIP' is unconnected for instance 'uut2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
WARNING: [Synth 8-7071] port 'li_data_out' of module 'ASIP' is unconnected for instance 'uut2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
WARNING: [Synth 8-7071] port 'POA_read_out' of module 'ASIP' is unconnected for instance 'uut2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
WARNING: [Synth 8-7071] port 'addr_write_OSP_ML_out' of module 'ASIP' is unconnected for instance 'uut2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
WARNING: [Synth 8-7071] port 'addr_write_OSP_CONV_out' of module 'ASIP' is unconnected for instance 'uut2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
WARNING: [Synth 8-7071] port 'addr_write_FCSP_ML_out' of module 'ASIP' is unconnected for instance 'uut2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
WARNING: [Synth 8-7071] port 'addr_write_FCSP_CONV_out' of module 'ASIP' is unconnected for instance 'uut2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
WARNING: [Synth 8-7071] port 'addr_write_OB_ML_out' of module 'ASIP' is unconnected for instance 'uut2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
WARNING: [Synth 8-7071] port 'addr_write_OB_CONV_out' of module 'ASIP' is unconnected for instance 'uut2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
WARNING: [Synth 8-7071] port 'addr_read_OB_ML_out' of module 'ASIP' is unconnected for instance 'uut2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
WARNING: [Synth 8-7071] port 'OB_read_out' of module 'ASIP' is unconnected for instance 'uut2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
WARNING: [Synth 8-7071] port 'MEM_read_out' of module 'ASIP' is unconnected for instance 'uut2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
WARNING: [Synth 8-7071] port 'addr_read_IB' of module 'ASIP' is unconnected for instance 'uut2' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
WARNING: [Synth 8-7023] instance 'uut2' of module 'ASIP' has 56 connections declared, but only 39 given [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:195]
INFO: [Synth 8-6155] done synthesizing module 'ASIP_one_one' (0#1) [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:25]
WARNING: [Synth 8-7137] Register start_DNN_core_reg in module mode_controller_3 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1046]
WARNING: [Synth 8-3848] Net addr_write_OB_1 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:90]
WARNING: [Synth 8-3848] Net addr_write_OB_2 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:90]
WARNING: [Synth 8-3848] Net addr_read_OB_1 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:91]
WARNING: [Synth 8-3848] Net addr_read_OB_2 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:91]
WARNING: [Synth 8-3848] Net NEOA_read_out_1 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:95]
WARNING: [Synth 8-3848] Net NEOA_read_out_2 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:95]
WARNING: [Synth 8-3848] Net sel_lut_1 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:96]
WARNING: [Synth 8-3848] Net sel_lut_2 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:96]
WARNING: [Synth 8-3848] Net li_data_out_1 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:98]
WARNING: [Synth 8-3848] Net li_data_out_2 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:98]
WARNING: [Synth 8-3848] Net POA_read_out_1 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:100]
WARNING: [Synth 8-3848] Net POA_read_out_2 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:100]
WARNING: [Synth 8-3848] Net addr_write_OSP_ML_out_1 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:103]
WARNING: [Synth 8-3848] Net addr_write_OSP_ML_out_2 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:103]
WARNING: [Synth 8-3848] Net addr_write_OSP_CONV_out_1 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:104]
WARNING: [Synth 8-3848] Net addr_write_OSP_CONV_out_2 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:104]
WARNING: [Synth 8-3848] Net addr_write_FCSP_ML_out_1 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:105]
WARNING: [Synth 8-3848] Net addr_write_FCSP_ML_out_2 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:105]
WARNING: [Synth 8-3848] Net addr_write_OB_ML_out_1 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:106]
WARNING: [Synth 8-3848] Net addr_write_OB_ML_out_2 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:106]
WARNING: [Synth 8-3848] Net addr_read_OB_ML_out_1 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:107]
WARNING: [Synth 8-3848] Net addr_read_OB_ML_out_2 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:107]
WARNING: [Synth 8-3848] Net OB_read_out_1 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:108]
WARNING: [Synth 8-3848] Net OB_read_out_2 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:108]
WARNING: [Synth 8-3848] Net MEM_read_out_1 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:109]
WARNING: [Synth 8-3848] Net MEM_read_out_2 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:109]
WARNING: [Synth 8-3848] Net addr_read_IB_1 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:111]
WARNING: [Synth 8-3848] Net addr_read_IB_2 in module/entity ASIP_one_one does not have driver. [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/ASIP_one_one.v:111]
WARNING: [Synth 8-7129] Port ren in module memory__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reach_bp in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port not_add_new in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot2[89] in module decoder_stage_IF is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot2[79] in module decoder_stage_IF is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot2[69] in module decoder_stage_IF is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot2[59] in module decoder_stage_IF is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot2[49] in module decoder_stage_IF is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot2[39] in module decoder_stage_IF is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot2[29] in module decoder_stage_IF is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot2[19] in module decoder_stage_IF is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot2[9] in module decoder_stage_IF is either unconnected or has no load
WARNING: [Synth 8-7129] Port ren in module memory__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[7] in module slave_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[6] in module slave_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[67] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[66] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[65] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[64] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[63] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[62] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[61] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[60] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[59] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[58] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[57] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[56] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[55] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[54] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[53] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[52] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[51] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[50] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[49] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[48] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[47] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[46] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[45] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[44] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[43] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[42] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[41] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[40] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[39] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[38] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[37] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[36] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[35] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[34] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[33] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[32] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[31] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[30] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[29] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[28] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[27] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[26] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[25] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[24] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[23] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[22] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[21] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[20] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[19] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[18] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[17] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[16] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[15] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[14] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[13] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[12] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[11] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[10] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[9] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[8] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[7] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[6] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[5] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[4] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[3] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[2] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[1] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_P1_in[0] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_P1_in[15] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_P1_in[14] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_P1_in[13] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_P1_in[12] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_P1_in[11] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_P1_in[10] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_P1_in[9] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_P1_in[8] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_P1_in[7] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_P1_in[6] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_P1_in[5] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_P1_in[4] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_P1_in[3] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_P1_in[2] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_P1_in[1] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_P1_in[0] in module memory_controller_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ren in module memory is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1715.316 ; gain = 595.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1715.316 ; gain = 595.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1715.316 ; gain = 595.020
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.534 . Memory (MB): peak = 1715.316 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/constrs_1/new/slave_core.xdc]
Finished Parsing XDC File [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/constrs_1/new/slave_core.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1838.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.306 . Memory (MB): peak = 1838.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1838.922 ; gain = 718.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1838.922 ; gain = 718.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1838.922 ; gain = 718.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/utils_1/imports/synth_1/multiply_accumulate.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1838.922 ; gain = 718.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1838.922 ; gain = 718.625
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mode_controller_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
              WAIT_VSYNC |                             0001 |                             0001
           WAIT_VSYNC_IN |                             0010 |                             0010
              START_CORE |                             0011 |                             0011
          WAIT_CORE_DONE |                             0100 |                             0100
              WAIT_HSYNC |                             0101 |                             0101
           WAIT_HSYNC_IN |                             0110 |                             0110
        WAIT_TO_TRANSFER |                             0111 |                             0111
                TRANSFER |                             1000 |                             1000
       WAIT_HSYNC_END_IN |                             1001 |                             1001
               STATE_END |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mode_controller_3'
WARNING: [Synth 8-327] inferring latch for variable 'command_P0_out_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1259]
WARNING: [Synth 8-327] inferring latch for variable 'data_P0_out_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1260]
WARNING: [Synth 8-327] inferring latch for variable 'command_P1_out_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1263]
WARNING: [Synth 8-327] inferring latch for variable 'data_P1_out_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1264]
WARNING: [Synth 8-327] inferring latch for variable 'addr_OM_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1241]
WARNING: [Synth 8-327] inferring latch for variable 'wen_OM_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1242]
WARNING: [Synth 8-327] inferring latch for variable 'ren_OM_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1243]
WARNING: [Synth 8-327] inferring latch for variable 'data_w_OM_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1244]
WARNING: [Synth 8-327] inferring latch for variable 'ren_OM_inst_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1245]
WARNING: [Synth 8-327] inferring latch for variable 'addr_DNN_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1248]
WARNING: [Synth 8-327] inferring latch for variable 'wen_inst_mem_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1249]
WARNING: [Synth 8-327] inferring latch for variable 'wen_IB_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1250]
WARNING: [Synth 8-327] inferring latch for variable 'wen_KSP_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1251]
WARNING: [Synth 8-327] inferring latch for variable 'wen_BSP_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1252]
WARNING: [Synth 8-327] inferring latch for variable 'ren_OB_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1253]
WARNING: [Synth 8-327] inferring latch for variable 'data_w_DNN_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1254]
WARNING: [Synth 8-327] inferring latch for variable 'inst_w_DNN_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1255]
WARNING: [Synth 8-327] inferring latch for variable 'command_temp_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
WARNING: [Synth 8-327] inferring latch for variable 'data_temp_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1237]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/Linear_Interpolation.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1838.922 ; gain = 718.625
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 14    
	   3 Input   16 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 134   
	  64 Input   16 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 24    
	   3 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
+---Registers : 
	              212 Bit    Registers := 12    
	               68 Bit    Registers := 2     
	               32 Bit    Registers := 86    
	               16 Bit    Registers := 1184  
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 68    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---Multipliers : 
	              32x32  Multipliers := 2     
+---RAMs : 
	               8K Bit	(512 X 16 bit)          RAMs := 390   
+---Muxes : 
	   2 Input   68 Bit        Muxes := 12    
	   2 Input   64 Bit        Muxes := 4     
	   3 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 24    
	   4 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 4     
	   3 Input   31 Bit        Muxes := 4     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 144   
	   4 Input   16 Bit        Muxes := 260   
	   7 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 46    
	   2 Input    8 Bit        Muxes := 20    
	  11 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 18    
	  16 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 2     
	  16 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 20    
	   6 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 216   
	   8 Input    1 Bit        Muxes := 18    
	  11 Input    1 Bit        Muxes := 40    
	  16 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 32    
	   5 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP y1, operation Mode is: A*B.
DSP Report: operator y1 is absorbed into DSP y1.
DSP Report: Generating DSP y2, operation Mode is: A*B.
DSP Report: operator y2 is absorbed into DSP y2.
DSP Report: Generating DSP y0, operation Mode is: PCIN+A:B+C.
DSP Report: operator y0 is absorbed into DSP y0.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP acc_temp1, operation Mode is: A*B.
DSP Report: operator acc_temp1 is absorbed into DSP acc_temp1.
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
WARNING: [Synth 8-7257] Removed RAM (OSP_mem_array[0].OSP/mem_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element OSP_mem_array[0].OSP/mem_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (command_P1_out_reg[67]) is unused and will be removed from module memory_controller_2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 1838.922 ; gain = 718.625
---------------------------------------------------------------------------------
 Sort Area is ASIP__GC0 result0_44 : 0 0 : 3101 5879 : Used 2 time 0
 Sort Area is ASIP__GC0 result0_44 : 0 1 : 2778 5879 : Used 2 time 0
 Sort Area is ASIP__GC0 result0_47 : 0 0 : 2759 5418 : Used 2 time 0
 Sort Area is ASIP__GC0 result0_47 : 0 1 : 2659 5418 : Used 2 time 0
 Sort Area is LI y1_2 : 0 0 : 1937 2125 : Used 2 time 0
 Sort Area is LI y1_2 : 0 1 : 188 2125 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_10 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_11 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_12 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_13 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_14 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_15 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_16 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_17 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_18 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_19 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_1a : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_1b : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_1c : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_1d : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_1e : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_1f : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_20 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_21 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_22 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_23 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_24 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_25 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_26 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_27 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_28 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_29 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_2a : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_2b : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_2c : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_2d : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_2e : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_2f : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_30 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_31 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_32 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_33 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_34 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_35 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_36 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_37 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_38 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_39 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_3a : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_3b : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_3c : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_3d : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_3e : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_3f : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_4 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_40 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_41 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_42 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_43 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_5 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_6 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_7 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_8 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_9 : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_a : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_b : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_c : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_d : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_e : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is slave_core__GB0 acc_temp1_f : 0 0 : 1937 1937 : Used 2 time 0
 Sort Area is LI y2_0 : 0 0 : 1937 1937 : Used 2 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ASIP_one_one | IB_mem_array[0].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[1].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[2].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[3].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[4].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[5].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[6].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[7].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[8].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[9].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[10].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[11].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[12].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[13].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[14].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[15].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[16].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[17].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[18].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[19].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[20].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[21].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[22].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[23].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[24].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[25].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[26].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[27].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[28].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[29].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[30].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[31].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[32].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[33].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[34].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[35].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[36].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[37].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[38].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[39].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[40].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[41].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[42].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[43].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[44].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[45].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[46].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[47].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[48].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[49].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[50].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[51].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[52].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[53].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[54].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[55].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[56].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[57].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[58].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[59].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[60].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[61].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[62].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[63].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[0].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[1].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[2].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[3].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[4].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[5].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[6].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[7].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[8].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[9].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[10].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[11].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[12].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[13].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[14].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[15].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[16].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[17].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[18].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[19].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[20].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[21].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[22].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[23].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[24].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[25].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[26].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[27].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[28].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[29].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[30].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[31].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[32].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[33].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[34].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[35].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[36].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[37].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[38].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[39].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[40].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[41].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[42].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[43].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[44].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[45].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[46].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[47].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[48].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[49].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[50].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[51].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[52].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[53].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[54].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[55].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[56].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[57].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[58].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[59].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[60].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[61].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[62].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[63].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[1].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[2].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[3].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[4].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[5].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[6].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[7].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[8].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[9].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[10].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[11].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[12].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[13].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[14].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[15].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[16].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[17].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[18].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[19].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[20].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[21].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[22].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[23].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[24].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[25].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[26].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[27].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[28].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[29].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[30].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[31].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[32].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[33].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[34].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[35].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[36].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[37].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[38].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[39].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[40].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[41].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[42].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[43].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[44].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[45].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[46].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[47].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[48].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[49].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[50].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[51].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[52].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[53].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[54].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[55].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[56].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[57].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[58].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[59].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[60].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[61].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[62].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[63].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | FCSP/mem_reg                  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | BSP/mem_reg                   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OB_MC/mem_reg                 | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------+---------------+-----------+----------------------+---------------+
|Module Name           | RTL Object    | Inference | Size (Depth x Width) | Primitives    | 
+----------------------+---------------+-----------+----------------------+---------------+
|ASIP_one_one          | SC/mem_reg    | Implied   | 512 x 212            | RAM64M x 568  | 
|ASIP_one_one          | OB/mem_reg    | Implied   | 512 x 16             | RAM64M x 48   | 
|ASIP__GC0:/controller | MCMem/mem_reg | Implied   | 4 K x 32             | RAM64M x 704  | 
+----------------------+---------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|LI                  | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LI                  | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LI                  | PCIN+A:B+C     | 6      | 18     | 24     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MC_ALU              | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MC_ALU              | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MC_ALU              | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MC_ALU              | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 1838.922 ; gain = 718.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:26 . Memory (MB): peak = 1923.363 ; gain = 803.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ASIP_one_one | IB_mem_array[0].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[1].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[2].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[3].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[4].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[5].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[6].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[7].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[8].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[9].IB/mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[10].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[11].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[12].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[13].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[14].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[15].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[16].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[17].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[18].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[19].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[20].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[21].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[22].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[23].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[24].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[25].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[26].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[27].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[28].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[29].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[30].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[31].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[32].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[33].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[34].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[35].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[36].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[37].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[38].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[39].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[40].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[41].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[42].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[43].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[44].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[45].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[46].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[47].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[48].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[49].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[50].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[51].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[52].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[53].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[54].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[55].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[56].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[57].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[58].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[59].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[60].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[61].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[62].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | IB_mem_array[63].IB/mem_reg   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[0].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[1].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[2].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[3].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[4].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[5].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[6].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[7].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[8].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[9].KSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[10].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[11].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[12].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[13].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[14].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[15].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[16].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[17].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[18].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[19].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[20].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[21].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[22].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[23].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[24].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[25].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[26].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[27].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[28].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[29].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[30].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[31].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[32].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[33].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[34].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[35].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[36].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[37].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[38].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[39].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[40].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[41].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[42].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[43].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[44].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[45].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[46].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[47].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[48].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[49].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[50].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[51].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[52].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[53].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[54].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[55].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[56].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[57].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[58].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[59].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[60].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[61].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[62].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | KSP_mem_array[63].KSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[1].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[2].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[3].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[4].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[5].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[6].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[7].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[8].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[9].OSP/mem_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[10].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[11].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[12].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[13].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[14].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[15].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[16].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[17].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[18].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[19].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[20].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[21].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[22].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[23].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[24].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[25].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[26].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[27].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[28].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[29].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[30].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[31].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[32].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[33].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[34].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[35].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[36].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[37].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[38].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[39].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[40].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[41].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[42].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[43].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[44].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[45].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[46].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[47].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[48].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[49].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[50].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[51].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[52].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[53].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[54].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[55].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[56].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[57].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[58].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[59].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[60].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[61].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[62].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OSP_mem_array[63].OSP/mem_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | FCSP/mem_reg                  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | BSP/mem_reg                   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ASIP_one_one | OB_MC/mem_reg                 | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+----------------------+---------------+-----------+----------------------+---------------+
|Module Name           | RTL Object    | Inference | Size (Depth x Width) | Primitives    | 
+----------------------+---------------+-----------+----------------------+---------------+
|ASIP_one_one          | SC/mem_reg    | Implied   | 512 x 212            | RAM64M x 568  | 
|ASIP_one_one          | OB/mem_reg    | Implied   | 512 x 16             | RAM64M x 48   | 
|ASIP__GC0:/controller | MCMem/mem_reg | Implied   | 4 K x 32             | RAM64M x 704  | 
+----------------------+---------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[0].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[1].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[2].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[3].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[4].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[5].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[6].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[7].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[8].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[9].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[10].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[11].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[12].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[13].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[14].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[15].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[16].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[17].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[18].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[19].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[20].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[21].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[22].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[23].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[24].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[25].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[26].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[27].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[28].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[29].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[30].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[31].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[32].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[33].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[34].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[35].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[36].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[37].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[38].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[39].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[40].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[41].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[42].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[43].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[44].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[45].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[46].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[47].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[48].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[49].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[50].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[51].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[52].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[53].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[54].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[55].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[56].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[57].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[58].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[59].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[60].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[61].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[62].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/IB_mem_array[63].IB/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[0].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[1].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[2].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[3].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[4].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[5].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[6].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[7].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[8].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[9].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[10].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[11].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[12].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[13].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[14].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[15].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[16].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[17].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[18].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[19].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[20].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[21].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[22].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[23].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[24].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[25].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[26].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[27].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[28].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[29].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[30].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[31].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[32].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[33].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[34].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uut1/dnn_core/KSP_mem_array[35].KSP/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:46 . Memory (MB): peak = 1957.406 ; gain = 837.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:56 . Memory (MB): peak = 2014.746 ; gain = 894.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:56 . Memory (MB): peak = 2014.746 ; gain = 894.449
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[67] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[67]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[67] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[67]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[66] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[66]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[66] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[66]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[65] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[65]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[65] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[65]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[64] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[64]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[64] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[64]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[63] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[63]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[63] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[63]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[62] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[62]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[62] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[62]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[61] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[61]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[61] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[61]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[60] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[60]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[60] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[60]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[59] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[59]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[59] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[59]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[58] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[58]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[58] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[58]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[57] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[57]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[57] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[57]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[56] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[56]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[56] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[56]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[55] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[55]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[55] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[55]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[54] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[54]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[54] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[54]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[53] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[53]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[53] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[53]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[52] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[52]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[52] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[52]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[51] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[51]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[51] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[51]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[50] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[50]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[50] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[50]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[49] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[49]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[49] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[49]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[48] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[48]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[48] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[48]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[47] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[47]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[47] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[47]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[46] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[46]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[46] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[46]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[45] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[45]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[45] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[45]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[44] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[44]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[44] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[44]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[43] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[43]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[43] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[43]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[42] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[42]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[42] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[42]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[41] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[41]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[41] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[41]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[40] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[40]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[40] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[40]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[39] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[39]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[39] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[39]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[38] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[38]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[38] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[38]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[37] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[37]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[37] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[37]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[36] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[36]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[36] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[36]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[35] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[35]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[35] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[35]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[34] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[34]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[34] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[34]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[33] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[33]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[33] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[33]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[32] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[32]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[32] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[32]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[31] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[31]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[31] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[31]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[30] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[30]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[30] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[30]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[29] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[29]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[29] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[29]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[28] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[28]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[28] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[28]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[27] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[27]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[27] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[27]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[26] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[26]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[26] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[26]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[25] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[25]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[25] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[25]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[24] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[24]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[24] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[24]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[23] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[23]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[23] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[23]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[22] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[22]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[22] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[22]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[21] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[21]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[21] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[21]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[20] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[20]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[20] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[20]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[19] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[19]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[19] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[19]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[18] with 1st driver pin 'uut1/controller/mctrl/command_temp_reg[18]__0/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1179]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uut1/controller/mctrl/command_temp[18] with 2nd driver pin 'uut1/controller/mctrl/command_temp_reg[18]/Q' [E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.srcs/sources_1/new/master_core.v:1238]
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|      168|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:02:08 . Memory (MB): peak = 2014.746 ; gain = 894.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:02:08 . Memory (MB): peak = 2014.746 ; gain = 894.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:02:09 . Memory (MB): peak = 2014.746 ; gain = 894.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:02:09 . Memory (MB): peak = 2014.746 ; gain = 894.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ASIP_one_one | uut1/dnn_core/instruction_stage_NL_reg[27] | 4      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|ASIP_one_one | uut1/dnn_core/instruction_stage_PL_reg[18] | 5      | 10    | YES          | NO                 | YES               | 10     | 0       | 
|ASIP_one_one | uut1/dnn_core/PFCSP/data_out_reg[8]        | 5      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|ASIP_one_one | uut1/dnn_core/POSP/data_out_reg[8]         | 5      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|ASIP_one_one | uut1/dnn_core/POBW/data_out_reg[8]         | 5      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|ASIP_one_one | uut1/dnn_core/instruction_stage_MS_reg[6]  | 6      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|ASIP_one_one | uut2/dnn_core/instruction_stage_NL_reg[27] | 4      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|ASIP_one_one | uut2/dnn_core/instruction_stage_PL_reg[18] | 5      | 10    | YES          | NO                 | YES               | 10     | 0       | 
|ASIP_one_one | uut2/dnn_core/PFCSP/data_out_reg[8]        | 5      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|ASIP_one_one | uut2/dnn_core/POSP/data_out_reg[8]         | 5      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|ASIP_one_one | uut2/dnn_core/POBW/data_out_reg[8]         | 5      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|ASIP_one_one | uut2/dnn_core/instruction_stage_MS_reg[6]  | 6      | 7     | YES          | NO                 | YES               | 7      | 0       | 
+-------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MC_ALU              | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MC_ALU              | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MC_ALU              | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LI                  | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LI                  | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LI                  | PCIN+A:B+C   | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MC_ALU              | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MC_ALU              | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MC_ALU              | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_accumulate | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LI                  | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LI                  | A*B          | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LI                  | PCIN+A:B+C   | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |    12|
|2     |CARRY4   |  1626|
|3     |DSP48E1  |   140|
|5     |LUT1     |   151|
|6     |LUT2     |  3045|
|7     |LUT3     |  1548|
|8     |LUT4     |  4443|
|9     |LUT5     |  2319|
|10    |LUT6     |  8912|
|11    |MUXF7    |  2712|
|12    |MUXF8    |   640|
|13    |RAM64M   |  2624|
|14    |RAM64X1D |    16|
|15    |RAMB18E1 |   388|
|16    |SRL16E   |   102|
|17    |FDCE     | 17165|
|18    |FDPE     |     4|
|19    |FDRE     |   104|
|20    |LD       |   264|
|21    |LDC      |  1202|
|22    |IBUF     |   633|
|23    |OBUF     |  1252|
|24    |OBUFT    |   306|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:02:09 . Memory (MB): peak = 2014.746 ; gain = 894.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 337 critical warnings and 435 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:02:01 . Memory (MB): peak = 2014.746 ; gain = 770.844
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:02:09 . Memory (MB): peak = 2014.746 ; gain = 894.449
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.797 . Memory (MB): peak = 2020.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9612 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 872 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2054.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4106 instances were transformed.
  LD => LDCE: 264 instances
  LDC => LDCE: 1202 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2544 instances
  RAM64M => RAM64M (inverted pins: WCLK) (RAMD64E(x4)): 80 instances
  RAM64X1D => RAM64X1D (inverted pins: WCLK) (RAMD64E(x2)): 16 instances

Synth Design complete | Checksum: aad3caf3
INFO: [Common 17-83] Releasing license: Synthesis
220 Infos, 203 Warnings, 111 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:50 ; elapsed = 00:02:39 . Memory (MB): peak = 2054.047 ; gain = 1512.168
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 2054.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/codeDSIP_DoAn1/150425/Hardware_ASIP_14042025/Hardware_ASIP/Hardware_ASIP.runs/synth_1/ASIP_one_one.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ASIP_one_one_utilization_synth.rpt -pb ASIP_one_one_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 23 09:36:15 2025...
