// Seed: 1460297536
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd4
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_2
  );
  input wire id_5;
  input wire id_4;
  inout wire _id_3;
  input wire id_2;
  input wire id_1;
  logic id_8, id_9, id_10;
  assign id_9[id_3 :-1] = id_3 == id_3;
  logic id_11 = id_6;
  assign id_11 = id_4;
  wire id_12;
endmodule
