// Seed: 2164566863
module module_0;
  parameter id_1 = 1;
  assign id_2 = id_2 && {id_2 === -1 && 1};
  assign id_3 = 1'b0;
  assign id_2 = id_2;
  always id_2 <= {1, id_3 && 1};
  integer id_4 (
      id_1,
      1,
      -1,
      1,
      -1,
      1
  );
  assign id_3 = 1 && id_3;
  wire id_5;
  reg id_6 = id_2.id_3, id_7, id_8, id_9;
  id_10(
      .id_0(-1),
      .id_1(-1),
      .id_2(id_7 ^ id_3),
      .id_3(id_6),
      .id_4(id_5),
      .id_5(id_8),
      .id_6(id_5),
      .id_7($display(id_6, -1, -1))
  );
  assign id_2 = -1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  assign id_1 = -1;
  module_0 modCall_1 ();
  parameter id_2 = id_1 > id_1;
endmodule
