# Reading D:/EE/ee_programs2/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:12 on Feb 13,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 11:57:12 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:13 on Feb 13,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 11:57:13 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:13 on Feb 13,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 11:57:13 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:13 on Feb 13,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 11:57:13 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:13 on Feb 13,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 11:57:13 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:13 on Feb 13,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 11:57:13 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:13 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 11:57:13 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:13 on Feb 13,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:57:13 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:13 on Feb 13,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:57:13 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:13 on Feb 13,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 11:57:13 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:13 on Feb 13,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 11:57:14 on Feb 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:14 on Feb 13,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:57:14 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:14 on Feb 13,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:57:14 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:14 on Feb 13,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 11:57:14 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:14 on Feb 13,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:57:14 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:14 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 11:57:14 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:14 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 11:57:14 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:14 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 11:57:14 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:14 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 11:57:15 on Feb 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:15 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 11:57:15 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:15 on Feb 13,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 11:57:15 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:15 on Feb 13,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:57:15 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:15 on Feb 13,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 11:57:15 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:15 on Feb 13,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:57:16 on Feb 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:16 on Feb 13,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 11:57:16 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:16 on Feb 13,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 11:57:16 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:16 on Feb 13,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 11:57:16 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:16 on Feb 13,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 11:57:16 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work dataPath_test 
# Start time: 11:57:16 on Feb 13,2022
# ** Error: (vsim-3170) Could not find 'dataPath_test'.
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 44
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:42 on Feb 13,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 11:57:42 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:43 on Feb 13,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 11:57:43 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:43 on Feb 13,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 11:57:43 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:43 on Feb 13,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 11:57:43 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:43 on Feb 13,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 11:57:43 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:43 on Feb 13,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 11:57:43 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:43 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 11:57:43 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:44 on Feb 13,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:57:44 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:44 on Feb 13,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:57:44 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:44 on Feb 13,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 11:57:44 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:44 on Feb 13,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 11:57:44 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:44 on Feb 13,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:57:44 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:44 on Feb 13,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:57:44 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:44 on Feb 13,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 11:57:44 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:44 on Feb 13,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:57:44 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:45 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 11:57:45 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:45 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 11:57:45 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:45 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 11:57:45 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:45 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 11:57:45 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:45 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 11:57:45 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:45 on Feb 13,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 11:57:45 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:45 on Feb 13,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:57:45 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:45 on Feb 13,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 11:57:46 on Feb 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:46 on Feb 13,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:57:46 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:46 on Feb 13,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 11:57:46 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:46 on Feb 13,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 11:57:46 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:46 on Feb 13,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 11:57:46 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:46 on Feb 13,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 11:57:46 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work dataPath_testbench 
# Start time: 11:57:16 on Feb 13,2022
# Loading sv_std.std
# Loading work.dataPath_testbench
# Loading work.dataPath
# Loading work.mux64_2to1
# Loading work.signExtender
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# Loading work.alu
# Loading work.alu_1bit_slice
# Loading work.fullAdder
# Loading work.multiplexor8to1
# Loading work.multiplexor4to1
# Loading work.multiplexor2to1
# Loading work.nor_in64
# Loading work.datamem
# Loading work.multiplexor32to1
# Loading work.multiplexor16to1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./dataPath.sv(66): [PCDPC] - Port size (64) does not match connection size (1) for port 'write_data'. The port definition is at: ./datamem.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/dm1 File: ./datamem.sv
# ** Warning: Design size of 10980 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jimmy  Hostname: LAPTOP-V7FDJAQJ  ProcessID: 17328
#           Attempting to use alternate WLF file "./wlftjhmhjy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjhmhjy
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./dataPath.sv(95)
#    Time: 50 us  Iteration: 1  Instance: /dataPath_testbench
# Break in Module dataPath_testbench at ./dataPath.sv line 95
add wave -position end sim:/dataPath_testbench/dut/dm1/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/ee469labs/lab3/dataPath_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Feb 13,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 11:58:51 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Feb 13,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 11:58:51 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Feb 13,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 11:58:51 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Feb 13,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 11:58:51 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Feb 13,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 11:58:51 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Feb 13,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 11:58:51 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 11:58:51 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Feb 13,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:58:51 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:52 on Feb 13,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:58:52 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:52 on Feb 13,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 11:58:52 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:52 on Feb 13,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 11:58:52 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:52 on Feb 13,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:58:52 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:52 on Feb 13,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:58:52 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:52 on Feb 13,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 11:58:52 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:52 on Feb 13,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:58:52 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:52 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 11:58:52 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:52 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 11:58:52 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:52 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 11:58:52 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:52 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 11:58:52 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:52 on Feb 13,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 11:58:53 on Feb 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:53 on Feb 13,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 11:58:53 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:53 on Feb 13,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:58:53 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:53 on Feb 13,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 11:58:53 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:53 on Feb 13,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:58:53 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:53 on Feb 13,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 11:58:53 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:53 on Feb 13,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 11:58:53 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:53 on Feb 13,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 11:58:53 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:53 on Feb 13,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 11:58:53 on Feb 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:58:56 on Feb 13,2022, Elapsed time: 0:01:40
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work dataPath_testbench 
# Start time: 11:58:56 on Feb 13,2022
# Loading sv_std.std
# Loading work.dataPath_testbench
# Loading work.dataPath
# Loading work.mux64_2to1
# Loading work.signExtender
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# Loading work.alu
# Loading work.alu_1bit_slice
# Loading work.fullAdder
# Loading work.multiplexor8to1
# Loading work.multiplexor4to1
# Loading work.multiplexor2to1
# Loading work.nor_in64
# Loading work.datamem
# Loading work.multiplexor32to1
# Loading work.multiplexor16to1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./dataPath.sv(66): [PCDPC] - Port size (64) does not match connection size (1) for port 'write_data'. The port definition is at: ./datamem.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/dm1 File: ./datamem.sv
# ** Warning: Design size of 10980 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jimmy  Hostname: LAPTOP-V7FDJAQJ  ProcessID: 17328
#           Attempting to use alternate WLF file "./wlftet5d16".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftet5d16
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./dataPath.sv(95)
#    Time: 50 us  Iteration: 1  Instance: /dataPath_testbench
# Break in Module dataPath_testbench at ./dataPath.sv line 95
