#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jun 30 21:25:57 2021
# Process ID: 9968
# Current directory: C:/Users/Hamit/Desktop/LAB_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11480 C:\Users\Hamit\Desktop\LAB_8\LAB_8.xpr
# Log file: C:/Users/Hamit/Desktop/LAB_8/vivado.log
# Journal file: C:/Users/Hamit/Desktop/LAB_8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Hamit/Desktop/LAB_8/LAB_8.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/simge/OneDrive/Masaüstü/DCD LABS/LAB_8' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100ticsg324-1L
Top: memory
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1195.875 ; gain = 231.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/Hamit/Desktop/LAB_8/LAB_8.srcs/sources_1/new/memory.sv:23]
INFO: [Synth 8-6157] synthesizing module 'instruction' [C:/Users/Hamit/Desktop/LAB_8/LAB_8.srcs/sources_1/new/instruction.sv:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [C:/Users/Hamit/Desktop/LAB_8/LAB_8.srcs/sources_1/new/registerfile.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (1#1) [C:/Users/Hamit/Desktop/LAB_8/LAB_8.srcs/sources_1/new/registerfile.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Hamit/Desktop/LAB_8/LAB_8.srcs/sources_1/new/ALU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/Hamit/Desktop/LAB_8/LAB_8.srcs/sources_1/new/mux2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (2#1) [C:/Users/Hamit/Desktop/LAB_8/LAB_8.srcs/sources_1/new/mux2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Nbitfulladder' [C:/Users/Hamit/Desktop/LAB_8/LAB_8.srcs/sources_1/new/Nbitfulladder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Nbitfulladder' (3#1) [C:/Users/Hamit/Desktop/LAB_8/LAB_8.srcs/sources_1/new/Nbitfulladder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/Hamit/Desktop/LAB_8/LAB_8.srcs/sources_1/new/mux4.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (4#1) [C:/Users/Hamit/Desktop/LAB_8/LAB_8.srcs/sources_1/new/mux4.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/Hamit/Desktop/LAB_8/LAB_8.srcs/sources_1/new/ALU.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction' (6#1) [C:/Users/Hamit/Desktop/LAB_8/LAB_8.srcs/sources_1/new/instruction.sv:3]
WARNING: [Synth 8-689] width (14) of port connection 'result' does not match port width (32) of module 'instruction' [C:/Users/Hamit/Desktop/LAB_8/LAB_8.srcs/sources_1/new/memory.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'memory' (7#1) [C:/Users/Hamit/Desktop/LAB_8/LAB_8.srcs/sources_1/new/memory.sv:23]
WARNING: [Synth 8-3917] design memory has port PC[1] driven by constant 0
WARNING: [Synth 8-3917] design memory has port PC[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1273.238 ; gain = 308.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.238 ; gain = 308.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.238 ; gain = 308.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1273.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1335.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1376.195 ; gain = 411.523
19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1376.195 ; gain = 642.402
close_design
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 30 21:43:11 2021...
