module testshiftregister #(parameter n =8);
	reg clk,in,clr;
	wire [n-1:0] Q;
	shiftregister CUT1(clk,in,clr,Q);
	initial begin : initialize
		clk <= 0;
		in <= 0;
		clr <= 0;
	end
	always begin : clk_generate
		#10 clk = ~clk;
		end
		#10 $stop
initial $monitor ($time,  , "clk = %b, in=%b, clr=%b, Q=%b",clk,in,clr,Q);
endmodule
