INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-oirg-withmatmul.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-oirg-withmatmul.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-master/core/riscv/riscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-master/core/riscv/riscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-master/core/riscv/riscv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-master/core/riscv/riscv_csr_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_csr_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-master/core/riscv/riscv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-master/core/riscv/riscv_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-master/core/riscv/riscv_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-master/core/riscv/riscv_exec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_exec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-master/core/riscv/riscv_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-master/core/riscv/riscv_issue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_issue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-master/core/riscv/riscv_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_lsu
INFO: [VRFC 10-311] analyzing module riscv_lsu_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-master/core/riscv/riscv_mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-master/core/riscv/riscv_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-master/core/riscv/riscv_pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-master/core/riscv/riscv_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-master/core/riscv/riscv_xilinx_2r1w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_xilinx_2r1w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-oirg-withmatmul.srcs/sources_1/new/matmul_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-oirg-withmatmul.srcs/sources_1/new/systolic_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-oirg-withmatmul/riscv-oirg-withmatmul.srcs/sim_1/new/riscv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/arjunmallay/riscv-oirg-withmatmul/riscv-oirg-withmatmul.srcs/sim_1/new/riscv_tb.v:128]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/arjunmallay/riscv-oirg-withmatmul/riscv-oirg-withmatmul.srcs/sim_1/new/riscv_tb.v:143]
