Timing Analyzer report for datatape
Tue Aug 18 01:43:32 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'ENET0_RX_CLK'
 13. Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'ENET0_RX_CLK'
 16. Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'ENET0_RX_CLK'
 20. Slow 1200mV 85C Model Removal: 'ENET0_RX_CLK'
 21. Slow 1200mV 85C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'ENET0_RX_CLK'
 30. Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'ENET0_RX_CLK'
 33. Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Recovery: 'ENET0_RX_CLK'
 37. Slow 1200mV 0C Model Removal: 'ENET0_RX_CLK'
 38. Slow 1200mV 0C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'ENET0_RX_CLK'
 46. Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'ENET0_RX_CLK'
 49. Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Recovery: 'ENET0_RX_CLK'
 53. Fast 1200mV 0C Model Removal: 'ENET0_RX_CLK'
 54. Fast 1200mV 0C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; datatape                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.55        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.6%      ;
;     Processor 3            ;   7.1%      ;
;     Processor 4            ;   3.3%      ;
;     Processors 5-16        ;   2.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; ENET0_RX_CLK                                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { ENET0_RX_CLK }                                     ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 158.878 ; 6.29 MHz   ; 0.000 ; 79.439 ; 50.00      ; 850       ; 107         ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll2|altpll_component|auto_generated|pll1|inclk[0] ; { pll2|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 54.13 MHz  ; 54.13 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 135.39 MHz ; 135.39 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 157.8 MHz  ; 157.8 MHz       ; ENET0_RX_CLK                                     ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; ENET0_RX_CLK                                     ; -5.337  ; -645.976      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -2.408  ; -37.386       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 140.403 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; ENET0_RX_CLK                                     ; 0.289 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.307 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -2.931 ; -8.793        ;
; ENET0_RX_CLK                                     ; -0.833 ; -2.499        ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; ENET0_RX_CLK                                     ; 1.367 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 2.469 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; ENET0_RX_CLK                                     ; -3.000 ; -345.370      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3.698  ; 0.000         ;
; CLOCK_50                                         ; 9.813  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 79.150 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -5.337 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 6.250      ;
; -4.597 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.083     ; 5.512      ;
; -4.560 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.481     ; 5.077      ;
; -4.507 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 5.425      ;
; -4.483 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 5.401      ;
; -4.418 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.481     ; 4.935      ;
; -4.410 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.083     ; 5.325      ;
; -4.403 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.319      ;
; -4.400 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.314      ;
; -4.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.481     ; 4.903      ;
; -4.375 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.288      ;
; -4.375 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.288      ;
; -4.375 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.288      ;
; -4.375 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.288      ;
; -4.375 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.288      ;
; -4.375 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.288      ;
; -4.375 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.289      ;
; -4.366 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.285      ;
; -4.357 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 5.275      ;
; -4.338 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.853      ;
; -4.338 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.853      ;
; -4.338 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.853      ;
; -4.338 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.853      ;
; -4.338 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.853      ;
; -4.338 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.853      ;
; -4.337 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.256      ;
; -4.314 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.083     ; 5.229      ;
; -4.309 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.083     ; 5.224      ;
; -4.281 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.195      ;
; -4.273 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.189      ;
; -4.273 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.189      ;
; -4.273 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.189      ;
; -4.273 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.189      ;
; -4.273 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.189      ;
; -4.273 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.189      ;
; -4.267 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.083     ; 5.182      ;
; -4.266 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.083     ; 5.181      ;
; -4.259 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.172      ;
; -4.246 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.159      ;
; -4.229 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.481     ; 4.746      ;
; -4.228 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.144      ;
; -4.228 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.144      ;
; -4.228 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.144      ;
; -4.228 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.144      ;
; -4.228 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.144      ;
; -4.228 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.144      ;
; -4.223 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.139      ;
; -4.222 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.737      ;
; -4.219 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.133      ;
; -4.218 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.134      ;
; -4.209 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.724      ;
; -4.207 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.477     ; 4.728      ;
; -4.207 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.123      ;
; -4.205 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.121      ;
; -4.196 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.711      ;
; -4.196 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.711      ;
; -4.196 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.711      ;
; -4.196 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.711      ;
; -4.196 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.711      ;
; -4.196 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.711      ;
; -4.192 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.108      ;
; -4.188 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.101      ;
; -4.188 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.101      ;
; -4.188 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.101      ;
; -4.188 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.101      ;
; -4.188 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.101      ;
; -4.188 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.101      ;
; -4.182 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.482     ; 4.698      ;
; -4.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.097      ;
; -4.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.095      ;
; -4.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.095      ;
; -4.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.095      ;
; -4.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.095      ;
; -4.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.095      ;
; -4.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.095      ;
; -4.178 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.090      ;
; -4.178 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.090      ;
; -4.178 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.090      ;
; -4.178 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.090      ;
; -4.178 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.090      ;
; -4.178 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.090      ;
; -4.176 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 5.094      ;
; -4.174 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.088      ;
; -4.174 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.088      ;
; -4.174 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.088      ;
; -4.174 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.088      ;
; -4.174 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.088      ;
; -4.174 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.088      ;
; -4.174 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.084     ; 5.088      ;
; -4.168 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.084      ;
; -4.165 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.081     ; 5.082      ;
; -4.164 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.679      ;
; -4.164 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.679      ;
; -4.164 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.679      ;
; -4.164 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.679      ;
; -4.164 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.679      ;
; -4.164 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.483     ; 4.679      ;
; -4.164 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 5.082      ;
; -4.160 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.083     ; 5.075      ;
; -4.158 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.077      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.408 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_sync1_reg          ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.535     ; 0.811      ;
; -2.388 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[12]        ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.535     ; 0.791      ;
; -2.388 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.535     ; 0.791      ;
; -2.388 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[4]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.535     ; 0.791      ;
; -2.387 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[8]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.535     ; 0.790      ;
; -2.387 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[9]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.535     ; 0.790      ;
; -2.387 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[3]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.535     ; 0.790      ;
; -2.387 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.535     ; 0.790      ;
; -2.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[10]        ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.535     ; 0.789      ;
; -2.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[2]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.535     ; 0.789      ;
; -2.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.535     ; 0.789      ;
; -2.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.535     ; 0.789      ;
; -2.385 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[5]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.535     ; 0.788      ;
; -2.384 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[11]        ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.535     ; 0.787      ;
; -1.983 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale_sync[0]                                 ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 0.802      ;
; -1.970 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                  ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 0.789      ;
; 0.614  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|s_eth_payload_axis_tready_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.359      ; 7.743      ;
; 0.662  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.359      ; 7.695      ;
; 0.826  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.359      ; 7.531      ;
; 0.974  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[13]               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.944      ;
; 0.975  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|m_ip_hdr_valid_reg            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.359      ; 7.382      ;
; 1.048  ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[1]                                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|s_eth_payload_axis_tready_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.310      ;
; 1.106  ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[1]                                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.252      ;
; 1.194  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[7]                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.724      ;
; 1.203  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.713      ;
; 1.203  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.713      ;
; 1.203  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.713      ;
; 1.203  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.713      ;
; 1.221  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[7]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|s_eth_payload_axis_tready_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.359      ; 7.136      ;
; 1.256  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.673      ;
; 1.256  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.673      ;
; 1.256  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.673      ;
; 1.256  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[19]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.673      ;
; 1.256  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[27]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.673      ;
; 1.256  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.673      ;
; 1.256  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.673      ;
; 1.256  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[1]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.673      ;
; 1.256  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.673      ;
; 1.256  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[21]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.673      ;
; 1.256  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[19]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.673      ;
; 1.260  ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[1]                                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.098      ;
; 1.263  ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[4]                                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|s_eth_payload_axis_tready_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.095      ;
; 1.265  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.661      ;
; 1.265  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.661      ;
; 1.265  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.661      ;
; 1.265  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[34]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.661      ;
; 1.265  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[22]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.661      ;
; 1.265  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.664      ;
; 1.265  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.664      ;
; 1.265  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.664      ;
; 1.265  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[19]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.664      ;
; 1.265  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[27]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.664      ;
; 1.265  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.664      ;
; 1.265  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.664      ;
; 1.265  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[1]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.664      ;
; 1.265  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.664      ;
; 1.265  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[21]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.664      ;
; 1.265  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[19]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.664      ;
; 1.269  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[7]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.359      ; 7.088      ;
; 1.274  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.652      ;
; 1.274  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.652      ;
; 1.274  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.652      ;
; 1.274  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[34]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.652      ;
; 1.274  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[22]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.652      ;
; 1.282  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[5] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 6.608      ;
; 1.282  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[5] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 6.608      ;
; 1.282  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[5] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 6.608      ;
; 1.282  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[5] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 6.608      ;
; 1.292  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.644      ;
; 1.292  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.644      ;
; 1.292  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.644      ;
; 1.292  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[19]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.644      ;
; 1.292  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[27]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.644      ;
; 1.292  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.644      ;
; 1.292  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.644      ;
; 1.292  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[1]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.644      ;
; 1.292  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.644      ;
; 1.292  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[21]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.644      ;
; 1.292  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[19]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.644      ;
; 1.301  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 6.632      ;
; 1.301  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 6.632      ;
; 1.301  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 6.632      ;
; 1.301  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[34]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 6.632      ;
; 1.301  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[22]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 6.632      ;
; 1.301  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.635      ;
; 1.301  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.635      ;
; 1.301  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.635      ;
; 1.301  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[19]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.635      ;
; 1.301  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[27]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.635      ;
; 1.301  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.635      ;
; 1.301  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.635      ;
; 1.301  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[1]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.635      ;
; 1.301  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.635      ;
; 1.301  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[21]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.635      ;
; 1.301  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[19]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.635      ;
; 1.302  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[14]               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.616      ;
; 1.302  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[6]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|s_eth_payload_axis_tready_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.367      ; 7.063      ;
; 1.310  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 6.623      ;
; 1.310  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 6.623      ;
; 1.310  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 6.623      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 140.403 ; video_out:out|pixel_count[6]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 18.405     ;
; 140.648 ; video_out:out|pixel_count[7]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 18.160     ;
; 140.693 ; video_out:out|pixel_count[5]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 18.115     ;
; 140.880 ; video_out:out|pixel_count[4]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 17.928     ;
; 140.938 ; video_out:out|pixel_count[2]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 17.870     ;
; 140.955 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.847     ;
; 141.008 ; video_out:out|pixel_count[9]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 17.800     ;
; 141.011 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.791     ;
; 141.128 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.674     ;
; 141.144 ; video_out:out|pixel_count[3]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 17.664     ;
; 141.168 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.634     ;
; 141.198 ; video_out:out|pixel_count[11] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 17.610     ;
; 141.200 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.602     ;
; 141.245 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.557     ;
; 141.256 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.546     ;
; 141.301 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.501     ;
; 141.303 ; video_out:out|pixel_count[12] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 17.505     ;
; 141.310 ; video_out:out|pixel_count[10] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 17.498     ;
; 141.330 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.472     ;
; 141.373 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.429     ;
; 141.413 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.389     ;
; 141.418 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.384     ;
; 141.432 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.370     ;
; 141.454 ; video_out:out|pixel_count[13] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 17.354     ;
; 141.458 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.344     ;
; 141.468 ; video_out:out|pixel_count[1]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 17.340     ;
; 141.477 ; video_out:out|pixel_count[0]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.066     ; 17.333     ;
; 141.488 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.314     ;
; 141.490 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.312     ;
; 141.518 ; video_out:out|pixel_count[8]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 17.290     ;
; 141.546 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.256     ;
; 141.560 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.242     ;
; 141.575 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.227     ;
; 141.605 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.197     ;
; 141.612 ; video_out:out|pixel_count[15] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 17.196     ;
; 141.616 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.186     ;
; 141.620 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.182     ;
; 141.645 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.157     ;
; 141.663 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.139     ;
; 141.696 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.106     ;
; 141.703 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.099     ;
; 141.733 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.069     ;
; 141.750 ; video_out:out|pixel_count[11] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.052     ;
; 141.752 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.050     ;
; 141.773 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 17.029     ;
; 141.806 ; video_out:out|pixel_count[11] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.996     ;
; 141.807 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.995     ;
; 141.815 ; video_out:out|pixel_count[14] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.068     ; 16.993     ;
; 141.855 ; video_out:out|pixel_count[12] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.947     ;
; 141.862 ; video_out:out|pixel_count[10] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.940     ;
; 141.865 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.937     ;
; 141.869 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.933     ;
; 141.909 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.893     ;
; 141.911 ; video_out:out|pixel_count[12] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.891     ;
; 141.918 ; video_out:out|pixel_count[10] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.884     ;
; 141.923 ; video_out:out|pixel_count[11] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.879     ;
; 141.935 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.867     ;
; 141.963 ; video_out:out|pixel_count[11] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.839     ;
; 142.006 ; video_out:out|pixel_count[13] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.796     ;
; 142.020 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.782     ;
; 142.028 ; video_out:out|pixel_count[12] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.774     ;
; 142.029 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 16.775     ;
; 142.035 ; video_out:out|pixel_count[10] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.767     ;
; 142.062 ; video_out:out|pixel_count[13] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.740     ;
; 142.068 ; video_out:out|pixel_count[12] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.734     ;
; 142.070 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.732     ;
; 142.071 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.731     ;
; 142.075 ; video_out:out|pixel_count[10] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.727     ;
; 142.076 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.726     ;
; 142.085 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 16.719     ;
; 142.125 ; video_out:out|pixel_count[11] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.677     ;
; 142.126 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.676     ;
; 142.164 ; video_out:out|pixel_count[15] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.638     ;
; 142.179 ; video_out:out|pixel_count[13] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.623     ;
; 142.193 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.609     ;
; 142.202 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 16.602     ;
; 142.219 ; video_out:out|pixel_count[13] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.583     ;
; 142.220 ; video_out:out|pixel_count[15] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.582     ;
; 142.230 ; video_out:out|pixel_count[12] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.572     ;
; 142.233 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.569     ;
; 142.237 ; video_out:out|pixel_count[10] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.565     ;
; 142.242 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 16.562     ;
; 142.243 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.559     ;
; 142.283 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.519     ;
; 142.337 ; video_out:out|pixel_count[15] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.465     ;
; 142.367 ; video_out:out|pixel_count[14] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.435     ;
; 142.377 ; video_out:out|pixel_count[15] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.425     ;
; 142.381 ; video_out:out|pixel_count[13] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.421     ;
; 142.395 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.407     ;
; 142.404 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.072     ; 16.400     ;
; 142.423 ; video_out:out|pixel_count[14] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.379     ;
; 142.445 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.357     ;
; 142.539 ; video_out:out|pixel_count[15] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.263     ;
; 142.540 ; video_out:out|pixel_count[14] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.262     ;
; 142.580 ; video_out:out|pixel_count[14] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.222     ;
; 142.742 ; video_out:out|pixel_count[14] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 16.060     ;
; 143.099 ; video_out:out|line_count[0]   ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.079     ; 15.698     ;
; 143.338 ; video_out:out|line_count[3]   ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.079     ; 15.459     ;
; 143.582 ; video_out:out|line_count[1]   ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.083     ; 15.211     ;
; 143.651 ; video_out:out|line_count[0]   ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.085     ; 15.140     ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.289 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 0.946      ;
; 0.297 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 0.954      ;
; 0.358 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 1.015      ;
; 0.359 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.436      ; 1.017      ;
; 0.370 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 1.027      ;
; 0.376 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 1.033      ;
; 0.378 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.434      ; 1.034      ;
; 0.383 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 1.040      ;
; 0.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.669      ;
; 0.396 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.436      ; 1.054      ;
; 0.397 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 1.054      ;
; 0.401 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.436      ; 1.059      ;
; 0.401 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.438      ; 1.069      ;
; 0.412 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 1.069      ;
; 0.417 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.434      ; 1.073      ;
; 0.421 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 1.078      ;
; 0.428 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 1.086      ;
; 0.429 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.696      ;
; 0.436 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.082      ; 0.704      ;
; 0.437 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.082      ; 0.705      ;
; 0.442 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.709      ;
; 0.457 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.724      ;
; 0.457 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.724      ;
; 0.458 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.725      ;
; 0.472 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.739      ;
; 0.490 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.757      ;
; 0.555 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.439      ; 1.216      ;
; 0.582 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.098      ; 0.866      ;
; 0.584 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.098      ; 0.868      ;
; 0.599 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[4]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 1.257      ;
; 0.601 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.868      ;
; 0.604 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.082      ; 0.872      ;
; 0.608 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.875      ;
; 0.621 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.888      ;
; 0.626 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.439      ; 1.287      ;
; 0.626 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.433      ; 1.281      ;
; 0.631 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[4]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.436      ; 1.289      ;
; 0.638 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 1.295      ;
; 0.640 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.432      ; 1.294      ;
; 0.641 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.908      ;
; 0.643 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.437      ; 1.303      ;
; 0.644 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.911      ;
; 0.649 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.916      ;
; 0.649 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.916      ;
; 0.652 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.919      ;
; 0.653 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.920      ;
; 0.655 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.436      ; 1.313      ;
; 0.656 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.923      ;
; 0.661 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.434      ; 1.317      ;
; 0.662 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.438      ; 1.322      ;
; 0.662 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.929      ;
; 0.663 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.437      ; 1.322      ;
; 0.664 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.931      ;
; 0.666 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.436      ; 1.324      ;
; 0.668 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.935      ;
; 0.674 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.941      ;
; 0.674 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.941      ;
; 0.678 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.434      ; 1.334      ;
; 0.678 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.432      ; 1.332      ;
; 0.679 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.946      ;
; 0.685 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.437      ; 1.344      ;
; 0.691 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[4]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.436      ; 1.349      ;
; 0.693 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.436      ; 1.351      ;
; 0.697 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.439      ; 1.358      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.307 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[0]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 0.969      ;
; 0.307 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a1~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.974      ;
; 0.335 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[21]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 0.999      ;
; 0.339 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[42]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.003      ;
; 0.340 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[13]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.003      ;
; 0.341 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.004      ;
; 0.342 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[47]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.005      ;
; 0.342 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[25]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.006      ;
; 0.343 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[2]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.007      ;
; 0.345 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[10]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.009      ;
; 0.345 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[36]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.009      ;
; 0.346 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[38]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.010      ;
; 0.348 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[44]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.012      ;
; 0.350 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[1]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.014      ;
; 0.351 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.013      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[43]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.016      ;
; 0.355 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[40]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.017      ;
; 0.356 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[45]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.020      ;
; 0.359 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[23]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.026      ;
; 0.359 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[22]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.022      ;
; 0.360 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[18]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.024      ;
; 0.361 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[4]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.025      ;
; 0.365 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[28]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.029      ;
; 0.366 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[17]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.030      ;
; 0.367 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[1]           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.030      ;
; 0.368 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[14]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.031      ;
; 0.368 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[41]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.032      ;
; 0.371 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[3]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.030      ;
; 0.372 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[6]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.036      ;
; 0.373 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a7~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.037      ;
; 0.374 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[15]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.029      ;
; 0.374 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[30]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.038      ;
; 0.374 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[20]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.036      ;
; 0.376 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[9]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.040      ;
; 0.377 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[33]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.041      ;
; 0.378 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[6]           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.041      ;
; 0.381 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a2~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.045      ;
; 0.381 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[46]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.044      ;
; 0.383 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[35]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.046      ;
; 0.383 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[12]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.045      ;
; 0.385 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[8]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.048      ;
; 0.387 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.388 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[7]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.047      ;
; 0.388 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[19]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.047      ;
; 0.391 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[31]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.050      ;
; 0.392 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[37]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.055      ;
; 0.393 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[11]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.055      ;
; 0.394 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[32]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.056      ;
; 0.395 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[34]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.059      ;
; 0.401 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[39]       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.064      ;
; 0.401 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                                                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[2]     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[2]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[1]     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[1]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[2]     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[2]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[1]     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[1]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                         ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_IDLE                                 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_IDLE                                                                                                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                    ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|m_udp_hdr_valid_reg                                  ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|m_udp_hdr_valid_reg                                                                                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[0]                                       ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[0]                                                                                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|m_udp_payload_axis_tvalid_reg                        ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|m_udp_payload_axis_tvalid_reg                                                                                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|temp_m_udp_payload_axis_tvalid_reg                   ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|temp_m_udp_payload_axis_tvalid_reg                                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg                                                                           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.403 ; video_out:out|even_field.0    ; video_out:out|even_field.0    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.409 ; video_out:out|pixel_count[0]  ; video_out:out|pixel_count[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.631 ; video_out:out|line_count[15]  ; video_out:out|line_count[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.897      ;
; 0.631 ; video_out:out|line_count[13]  ; video_out:out|line_count[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.897      ;
; 0.632 ; video_out:out|line_count[11]  ; video_out:out|line_count[11]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.898      ;
; 0.632 ; video_out:out|line_count[5]   ; video_out:out|line_count[5]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.898      ;
; 0.633 ; video_out:out|line_count[1]   ; video_out:out|line_count[1]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.899      ;
; 0.634 ; video_out:out|line_count[9]   ; video_out:out|line_count[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.900      ;
; 0.634 ; video_out:out|line_count[7]   ; video_out:out|line_count[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.900      ;
; 0.634 ; video_out:out|line_count[6]   ; video_out:out|line_count[6]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.900      ;
; 0.636 ; video_out:out|line_count[14]  ; video_out:out|line_count[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.902      ;
; 0.636 ; video_out:out|line_count[2]   ; video_out:out|line_count[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.902      ;
; 0.637 ; video_out:out|line_count[12]  ; video_out:out|line_count[12]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; video_out:out|line_count[10]  ; video_out:out|line_count[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; video_out:out|line_count[4]   ; video_out:out|line_count[4]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.659 ; video_out:out|pixel_count[13] ; video_out:out|pixel_count[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; video_out:out|pixel_count[4]  ; video_out:out|pixel_count[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; video_out:out|pixel_count[3]  ; video_out:out|pixel_count[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; video_out:out|pixel_count[2]  ; video_out:out|pixel_count[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; video_out:out|pixel_count[11] ; video_out:out|pixel_count[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; video_out:out|pixel_count[10] ; video_out:out|pixel_count[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; video_out:out|pixel_count[15] ; video_out:out|pixel_count[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.926      ;
; 0.663 ; video_out:out|pixel_count[7]  ; video_out:out|pixel_count[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.928      ;
; 0.667 ; video_out:out|pixel_count[12] ; video_out:out|pixel_count[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.932      ;
; 0.799 ; video_out:out|even_field.0    ; video_out:out|line_count[3]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.073      ;
; 0.802 ; video_out:out|even_field.0    ; video_out:out|line_count[8]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.076      ;
; 0.803 ; video_out:out|even_field.0    ; video_out:out|line_count[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.077      ;
; 0.805 ; video_out:out|pixel_count[6]  ; video_out:out|pixel_count[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.070      ;
; 0.808 ; video_out:out|pixel_count[14] ; video_out:out|pixel_count[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.073      ;
; 0.821 ; video_out:out|pixel_count[5]  ; video_out:out|pixel_count[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.086      ;
; 0.829 ; video_out:out|pixel_count[8]  ; video_out:out|pixel_count[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.094      ;
; 0.829 ; video_out:out|pixel_count[9]  ; video_out:out|pixel_count[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.094      ;
; 0.949 ; video_out:out|line_count[13]  ; video_out:out|line_count[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.215      ;
; 0.950 ; video_out:out|line_count[5]   ; video_out:out|line_count[6]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.216      ;
; 0.950 ; video_out:out|line_count[1]   ; video_out:out|line_count[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.216      ;
; 0.950 ; video_out:out|line_count[11]  ; video_out:out|line_count[12]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.216      ;
; 0.951 ; video_out:out|line_count[9]   ; video_out:out|line_count[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.217      ;
; 0.961 ; video_out:out|line_count[6]   ; video_out:out|line_count[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.227      ;
; 0.963 ; video_out:out|line_count[14]  ; video_out:out|line_count[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.229      ;
; 0.964 ; video_out:out|line_count[12]  ; video_out:out|line_count[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 0.964 ; video_out:out|line_count[10]  ; video_out:out|line_count[11]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 0.964 ; video_out:out|line_count[4]   ; video_out:out|line_count[5]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 0.968 ; video_out:out|line_count[2]   ; video_out:out|line_count[4]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.234      ;
; 0.969 ; video_out:out|line_count[12]  ; video_out:out|line_count[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.235      ;
; 0.969 ; video_out:out|line_count[4]   ; video_out:out|line_count[6]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.235      ;
; 0.969 ; video_out:out|line_count[10]  ; video_out:out|line_count[12]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.235      ;
; 0.976 ; video_out:out|pixel_count[2]  ; video_out:out|pixel_count[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; video_out:out|pixel_count[4]  ; video_out:out|pixel_count[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; video_out:out|pixel_count[10] ; video_out:out|pixel_count[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.242      ;
; 0.984 ; video_out:out|pixel_count[12] ; video_out:out|pixel_count[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.249      ;
; 0.986 ; video_out:out|pixel_count[3]  ; video_out:out|pixel_count[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.251      ;
; 0.986 ; video_out:out|pixel_count[13] ; video_out:out|pixel_count[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.251      ;
; 0.987 ; video_out:out|pixel_count[11] ; video_out:out|pixel_count[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.252      ;
; 0.990 ; video_out:out|pixel_count[7]  ; video_out:out|pixel_count[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.255      ;
; 0.991 ; video_out:out|pixel_count[13] ; video_out:out|pixel_count[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.256      ;
; 0.991 ; video_out:out|pixel_count[3]  ; video_out:out|pixel_count[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.256      ;
; 0.992 ; video_out:out|pixel_count[11] ; video_out:out|pixel_count[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.257      ;
; 0.995 ; video_out:out|pixel_count[7]  ; video_out:out|pixel_count[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.260      ;
; 1.070 ; video_out:out|line_count[13]  ; video_out:out|line_count[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.336      ;
; 1.071 ; video_out:out|line_count[5]   ; video_out:out|line_count[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.337      ;
; 1.071 ; video_out:out|line_count[11]  ; video_out:out|line_count[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.337      ;
; 1.072 ; video_out:out|line_count[7]   ; video_out:out|line_count[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.338      ;
; 1.072 ; video_out:out|line_count[9]   ; video_out:out|line_count[11]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.338      ;
; 1.076 ; video_out:out|line_count[1]   ; video_out:out|line_count[4]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.342      ;
; 1.076 ; video_out:out|line_count[11]  ; video_out:out|line_count[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.342      ;
; 1.077 ; video_out:out|line_count[7]   ; video_out:out|line_count[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.343      ;
; 1.077 ; video_out:out|line_count[9]   ; video_out:out|line_count[12]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.343      ;
; 1.087 ; video_out:out|line_count[6]   ; video_out:out|line_count[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.353      ;
; 1.089 ; video_out:out|line_count[2]   ; video_out:out|line_count[5]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.355      ;
; 1.090 ; video_out:out|line_count[12]  ; video_out:out|line_count[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.356      ;
; 1.090 ; video_out:out|line_count[4]   ; video_out:out|line_count[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.356      ;
; 1.090 ; video_out:out|line_count[10]  ; video_out:out|line_count[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.356      ;
; 1.092 ; video_out:out|line_count[6]   ; video_out:out|line_count[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.358      ;
; 1.094 ; video_out:out|line_count[2]   ; video_out:out|line_count[6]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.360      ;
; 1.095 ; video_out:out|line_count[10]  ; video_out:out|line_count[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.361      ;
; 1.097 ; video_out:out|pixel_count[4]  ; video_out:out|pixel_count[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; video_out:out|pixel_count[2]  ; video_out:out|pixel_count[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.362      ;
; 1.098 ; video_out:out|pixel_count[10] ; video_out:out|pixel_count[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.363      ;
; 1.102 ; video_out:out|pixel_count[4]  ; video_out:out|pixel_count[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; video_out:out|pixel_count[2]  ; video_out:out|pixel_count[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.367      ;
; 1.103 ; video_out:out|pixel_count[10] ; video_out:out|pixel_count[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.368      ;
; 1.105 ; video_out:out|pixel_count[12] ; video_out:out|pixel_count[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.370      ;
; 1.110 ; video_out:out|pixel_count[12] ; video_out:out|pixel_count[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.375      ;
; 1.112 ; video_out:out|pixel_count[3]  ; video_out:out|pixel_count[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.377      ;
; 1.113 ; video_out:out|pixel_count[11] ; video_out:out|pixel_count[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.378      ;
; 1.116 ; video_out:out|pixel_count[7]  ; video_out:out|pixel_count[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.381      ;
; 1.117 ; video_out:out|pixel_count[3]  ; video_out:out|pixel_count[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.382      ;
; 1.118 ; video_out:out|pixel_count[11] ; video_out:out|pixel_count[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.383      ;
; 1.121 ; video_out:out|pixel_count[7]  ; video_out:out|pixel_count[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.386      ;
; 1.122 ; video_out:out|pixel_count[6]  ; video_out:out|pixel_count[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.387      ;
; 1.126 ; video_out:out|pixel_count[14] ; video_out:out|pixel_count[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.135 ; video_out:out|pixel_count[0]  ; video_out:out|pixel_count[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.147 ; video_out:out|pixel_count[8]  ; video_out:out|pixel_count[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.412      ;
; 1.148 ; video_out:out|pixel_count[5]  ; video_out:out|pixel_count[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.413      ;
; 1.153 ; video_out:out|pixel_count[5]  ; video_out:out|pixel_count[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.418      ;
; 1.156 ; video_out:out|pixel_count[9]  ; video_out:out|pixel_count[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.421      ;
; 1.161 ; video_out:out|pixel_count[9]  ; video_out:out|pixel_count[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.426      ;
; 1.197 ; video_out:out|line_count[5]   ; video_out:out|line_count[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.463      ;
; 1.197 ; video_out:out|line_count[1]   ; video_out:out|line_count[5]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.463      ;
; 1.197 ; video_out:out|line_count[11]  ; video_out:out|line_count[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.463      ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.931 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 1.750      ;
; -2.931 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 1.750      ;
; -2.931 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 1.750      ;
; 4.843  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 3.061      ;
; 4.843  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 3.061      ;
; 4.843  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 3.061      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -0.833 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.081     ; 1.750      ;
; -0.833 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.081     ; 1.750      ;
; -0.833 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.081     ; 1.750      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.367 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 1.634      ;
; 1.367 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 1.634      ;
; 1.367 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 1.634      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.469 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 2.772      ;
; 2.469 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 2.772      ;
; 2.469 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 2.772      ;
; 2.811 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.634      ;
; 2.811 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.634      ;
; 2.811 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.634      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 59.78 MHz  ; 59.78 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 150.38 MHz ; 150.38 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 170.77 MHz ; 170.77 MHz      ; ENET0_RX_CLK                                     ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; ENET0_RX_CLK                                     ; -4.856  ; -573.798      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -2.028  ; -31.420       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 142.150 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; ENET0_RX_CLK                                     ; 0.302 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.302 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.355 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -2.499 ; -7.497        ;
; ENET0_RX_CLK                                     ; -0.657 ; -1.971        ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; ENET0_RX_CLK                                     ; 1.236 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 2.228 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; ENET0_RX_CLK                                     ; -3.000 ; -344.710      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3.686  ; 0.000         ;
; CLOCK_50                                         ; 9.791  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 79.149 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -4.856 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 5.780      ;
; -4.167 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 5.091      ;
; -4.090 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.439     ; 4.650      ;
; -4.054 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.981      ;
; -4.036 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.963      ;
; -3.985 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.909      ;
; -3.973 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 4.898      ;
; -3.963 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.439     ; 4.523      ;
; -3.941 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.865      ;
; -3.940 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.439     ; 4.500      ;
; -3.939 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.862      ;
; -3.939 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.862      ;
; -3.939 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.862      ;
; -3.939 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.862      ;
; -3.939 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.862      ;
; -3.939 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.862      ;
; -3.932 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.856      ;
; -3.918 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.845      ;
; -3.917 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.841      ;
; -3.906 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.833      ;
; -3.893 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.820      ;
; -3.882 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.806      ;
; -3.862 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.421      ;
; -3.862 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.421      ;
; -3.862 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.421      ;
; -3.862 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.421      ;
; -3.862 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.421      ;
; -3.862 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.421      ;
; -3.849 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.773      ;
; -3.837 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.761      ;
; -3.836 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 4.761      ;
; -3.828 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.751      ;
; -3.821 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.744      ;
; -3.798 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.724      ;
; -3.798 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.724      ;
; -3.798 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.724      ;
; -3.798 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.724      ;
; -3.798 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.724      ;
; -3.798 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.724      ;
; -3.791 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.714      ;
; -3.786 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 4.711      ;
; -3.784 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 4.709      ;
; -3.783 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 4.708      ;
; -3.780 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.434     ; 4.345      ;
; -3.769 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.695      ;
; -3.767 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.326      ;
; -3.762 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.688      ;
; -3.761 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.688      ;
; -3.761 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.687      ;
; -3.761 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.687      ;
; -3.761 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.687      ;
; -3.761 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.687      ;
; -3.761 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.687      ;
; -3.761 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.687      ;
; -3.760 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.319      ;
; -3.759 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.438     ; 4.320      ;
; -3.757 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.680      ;
; -3.757 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.680      ;
; -3.757 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.680      ;
; -3.757 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.680      ;
; -3.757 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.680      ;
; -3.757 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.680      ;
; -3.751 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.677      ;
; -3.745 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.669      ;
; -3.745 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.669      ;
; -3.745 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.669      ;
; -3.745 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.669      ;
; -3.745 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.669      ;
; -3.745 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.669      ;
; -3.744 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.670      ;
; -3.742 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.666      ;
; -3.742 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.666      ;
; -3.742 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.666      ;
; -3.742 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.666      ;
; -3.742 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.666      ;
; -3.742 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.666      ;
; -3.742 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.666      ;
; -3.737 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.664      ;
; -3.735 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.294      ;
; -3.735 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.294      ;
; -3.735 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.294      ;
; -3.735 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.294      ;
; -3.735 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.294      ;
; -3.735 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.294      ;
; -3.732 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.658      ;
; -3.730 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.289      ;
; -3.725 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 4.650      ;
; -3.723 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.647      ;
; -3.714 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.640      ;
; -3.713 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.637      ;
; -3.713 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.636      ;
; -3.713 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.636      ;
; -3.713 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.636      ;
; -3.713 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.636      ;
; -3.713 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.636      ;
; -3.713 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.636      ;
; -3.712 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.271      ;
; -3.712 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.271      ;
; -3.712 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.271      ;
; -3.712 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.440     ; 4.271      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.028 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_sync1_reg          ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.237     ; 0.730      ;
; -2.011 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[12]        ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.238     ; 0.712      ;
; -2.011 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[8]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.238     ; 0.712      ;
; -2.011 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[9]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.238     ; 0.712      ;
; -2.011 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.238     ; 0.712      ;
; -2.011 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[4]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.238     ; 0.712      ;
; -2.010 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[10]        ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.238     ; 0.711      ;
; -2.010 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[3]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.238     ; 0.711      ;
; -2.010 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[2]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.238     ; 0.711      ;
; -2.010 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.238     ; 0.711      ;
; -2.009 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.238     ; 0.710      ;
; -2.009 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.238     ; 0.710      ;
; -2.008 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[11]        ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.238     ; 0.709      ;
; -2.008 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[5]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.238     ; 0.709      ;
; -1.637 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale_sync[0]                                 ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.855     ; 0.721      ;
; -1.626 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                  ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.855     ; 0.710      ;
; 1.350  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|s_eth_payload_axis_tready_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.333      ; 6.982      ;
; 1.355  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.333      ; 6.977      ;
; 1.566  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.333      ; 6.766      ;
; 1.608  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[13]               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.319      ;
; 1.673  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|m_ip_hdr_valid_reg            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.333      ; 6.659      ;
; 1.737  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.201      ;
; 1.737  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.201      ;
; 1.737  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.201      ;
; 1.737  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[19]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.201      ;
; 1.737  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[27]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.201      ;
; 1.737  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.201      ;
; 1.737  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.201      ;
; 1.737  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[1]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.201      ;
; 1.737  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.201      ;
; 1.737  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[21]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.201      ;
; 1.737  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[19]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.201      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.193      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.193      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.193      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[19]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.193      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[27]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.193      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.193      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.193      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[1]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.193      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.193      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[21]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.193      ;
; 1.745  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[19]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 6.193      ;
; 1.746  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.190      ;
; 1.746  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.190      ;
; 1.746  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.190      ;
; 1.746  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[34]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.190      ;
; 1.746  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[22]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.190      ;
; 1.748  ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[1]                                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|s_eth_payload_axis_tready_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.334      ; 6.585      ;
; 1.754  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.182      ;
; 1.754  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.182      ;
; 1.754  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.182      ;
; 1.754  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[34]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.182      ;
; 1.754  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[22]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.182      ;
; 1.757  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.168      ;
; 1.757  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.168      ;
; 1.757  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.168      ;
; 1.757  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[4]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.168      ;
; 1.757  ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[1]                                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.334      ; 6.576      ;
; 1.789  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.156      ;
; 1.789  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.156      ;
; 1.789  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.156      ;
; 1.789  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[19]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.156      ;
; 1.789  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[27]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.156      ;
; 1.789  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.156      ;
; 1.789  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.156      ;
; 1.789  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[1]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.156      ;
; 1.789  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.156      ;
; 1.789  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[21]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.156      ;
; 1.789  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[19]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.156      ;
; 1.792  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[7]                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.135      ;
; 1.796  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.149      ;
; 1.796  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.149      ;
; 1.796  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.149      ;
; 1.796  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[19]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.149      ;
; 1.796  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[27]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.149      ;
; 1.796  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.149      ;
; 1.796  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.149      ;
; 1.796  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[1]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.149      ;
; 1.796  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.149      ;
; 1.796  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[21]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.149      ;
; 1.796  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[19]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 6.149      ;
; 1.798  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 6.145      ;
; 1.798  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 6.145      ;
; 1.798  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 6.145      ;
; 1.798  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[34]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 6.145      ;
; 1.798  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[22]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 6.145      ;
; 1.805  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 6.138      ;
; 1.805  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 6.138      ;
; 1.805  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 6.138      ;
; 1.805  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[34]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 6.138      ;
; 1.805  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[22]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 6.138      ;
; 1.857  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[18]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.084      ;
; 1.857  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[18]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.084      ;
; 1.857  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[18]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.084      ;
; 1.857  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[18]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[19]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.084      ;
; 1.857  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[18]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[27]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.084      ;
; 1.857  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[18]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.084      ;
; 1.857  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[18]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.084      ;
; 1.857  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[18]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[1]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.084      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 142.150 ; video_out:out|pixel_count[6]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 16.668     ;
; 142.323 ; video_out:out|pixel_count[7]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 16.495     ;
; 142.404 ; video_out:out|pixel_count[5]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 16.414     ;
; 142.538 ; video_out:out|pixel_count[4]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 16.280     ;
; 142.625 ; video_out:out|pixel_count[2]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 16.193     ;
; 142.671 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 16.141     ;
; 142.690 ; video_out:out|pixel_count[9]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 16.128     ;
; 142.728 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 16.084     ;
; 142.809 ; video_out:out|pixel_count[3]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 16.009     ;
; 142.826 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.986     ;
; 142.844 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.968     ;
; 142.854 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.958     ;
; 142.860 ; video_out:out|pixel_count[11] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 15.958     ;
; 142.901 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.911     ;
; 142.925 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.887     ;
; 142.949 ; video_out:out|pixel_count[12] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 15.869     ;
; 142.952 ; video_out:out|pixel_count[10] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 15.866     ;
; 142.982 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.830     ;
; 142.984 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.828     ;
; 142.999 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.813     ;
; 143.027 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.785     ;
; 143.059 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.753     ;
; 143.080 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.732     ;
; 143.085 ; video_out:out|pixel_count[13] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 15.733     ;
; 143.098 ; video_out:out|pixel_count[0]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.057     ; 15.722     ;
; 143.100 ; video_out:out|pixel_count[1]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 15.718     ;
; 143.108 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.704     ;
; 143.116 ; video_out:out|pixel_count[8]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 15.702     ;
; 143.116 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.696     ;
; 143.146 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.666     ;
; 143.157 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.655     ;
; 143.203 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.609     ;
; 143.211 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.601     ;
; 143.214 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.598     ;
; 143.224 ; video_out:out|pixel_count[15] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 15.594     ;
; 143.238 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.574     ;
; 143.242 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.570     ;
; 143.268 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.544     ;
; 143.301 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.511     ;
; 143.329 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.483     ;
; 143.330 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.482     ;
; 143.366 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.446     ;
; 143.372 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.440     ;
; 143.381 ; video_out:out|pixel_count[11] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.431     ;
; 143.387 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.425     ;
; 143.394 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.418     ;
; 143.408 ; video_out:out|pixel_count[14] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 15.410     ;
; 143.438 ; video_out:out|pixel_count[11] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.374     ;
; 143.459 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.353     ;
; 143.470 ; video_out:out|pixel_count[12] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.342     ;
; 143.473 ; video_out:out|pixel_count[10] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.339     ;
; 143.485 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.327     ;
; 143.513 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.299     ;
; 143.524 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.288     ;
; 143.527 ; video_out:out|pixel_count[12] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.285     ;
; 143.530 ; video_out:out|pixel_count[10] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.282     ;
; 143.536 ; video_out:out|pixel_count[11] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.276     ;
; 143.564 ; video_out:out|pixel_count[11] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.248     ;
; 143.606 ; video_out:out|pixel_count[13] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.206     ;
; 143.619 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.063     ; 15.195     ;
; 143.621 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.191     ;
; 143.625 ; video_out:out|pixel_count[12] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.187     ;
; 143.628 ; video_out:out|pixel_count[10] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.184     ;
; 143.637 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.175     ;
; 143.643 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.169     ;
; 143.653 ; video_out:out|pixel_count[12] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.159     ;
; 143.656 ; video_out:out|pixel_count[10] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.156     ;
; 143.663 ; video_out:out|pixel_count[13] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.149     ;
; 143.676 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.063     ; 15.138     ;
; 143.678 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.134     ;
; 143.694 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.118     ;
; 143.694 ; video_out:out|pixel_count[11] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.118     ;
; 143.745 ; video_out:out|pixel_count[15] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.067     ;
; 143.761 ; video_out:out|pixel_count[13] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.051     ;
; 143.774 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.063     ; 15.040     ;
; 143.776 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.036     ;
; 143.783 ; video_out:out|pixel_count[12] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.029     ;
; 143.786 ; video_out:out|pixel_count[10] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.026     ;
; 143.789 ; video_out:out|pixel_count[13] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.023     ;
; 143.792 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.020     ;
; 143.802 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.063     ; 15.012     ;
; 143.802 ; video_out:out|pixel_count[15] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.010     ;
; 143.804 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 15.008     ;
; 143.820 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 14.992     ;
; 143.900 ; video_out:out|pixel_count[15] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 14.912     ;
; 143.919 ; video_out:out|pixel_count[13] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 14.893     ;
; 143.928 ; video_out:out|pixel_count[15] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 14.884     ;
; 143.929 ; video_out:out|pixel_count[14] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 14.883     ;
; 143.932 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.063     ; 14.882     ;
; 143.934 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 14.878     ;
; 143.950 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 14.862     ;
; 143.986 ; video_out:out|pixel_count[14] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 14.826     ;
; 144.058 ; video_out:out|pixel_count[15] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 14.754     ;
; 144.084 ; video_out:out|pixel_count[14] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 14.728     ;
; 144.112 ; video_out:out|pixel_count[14] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 14.700     ;
; 144.242 ; video_out:out|pixel_count[14] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.065     ; 14.570     ;
; 144.555 ; video_out:out|line_count[0]   ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.070     ; 14.252     ;
; 144.769 ; video_out:out|line_count[3]   ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.070     ; 14.038     ;
; 144.979 ; video_out:out|line_count[1]   ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.074     ; 13.824     ;
; 145.032 ; video_out:out|line_count[8]   ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.070     ; 13.775     ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.302 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.388      ; 0.891      ;
; 0.309 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.388      ; 0.898      ;
; 0.338 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.363 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 0.953      ;
; 0.363 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.390      ; 0.954      ;
; 0.366 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.608      ;
; 0.372 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 0.962      ;
; 0.375 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 0.965      ;
; 0.378 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 0.968      ;
; 0.384 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 0.974      ;
; 0.389 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.631      ;
; 0.392 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.388      ; 0.981      ;
; 0.394 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.640      ;
; 0.399 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.643      ;
; 0.400 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.390      ; 0.991      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.646      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.648      ;
; 0.405 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.391      ; 0.997      ;
; 0.406 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.390      ; 0.997      ;
; 0.408 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.390      ; 0.999      ;
; 0.408 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 0.998      ;
; 0.414 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.388      ; 1.003      ;
; 0.419 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.390      ; 1.010      ;
; 0.421 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.665      ;
; 0.421 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.665      ;
; 0.421 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.665      ;
; 0.428 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.672      ;
; 0.449 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.693      ;
; 0.531 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.392      ; 1.124      ;
; 0.532 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.088      ; 0.791      ;
; 0.534 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.088      ; 0.793      ;
; 0.546 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.790      ;
; 0.547 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.791      ;
; 0.548 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.792      ;
; 0.552 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.796      ;
; 0.554 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.798      ;
; 0.556 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.800      ;
; 0.558 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[4]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 1.148      ;
; 0.558 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.802      ;
; 0.567 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.811      ;
; 0.583 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.392      ; 1.176      ;
; 0.586 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.830      ;
; 0.588 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.833      ;
; 0.592 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.387      ; 1.180      ;
; 0.592 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.836      ;
; 0.593 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.837      ;
; 0.597 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.841      ;
; 0.597 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.841      ;
; 0.598 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.843      ;
; 0.605 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.849      ;
; 0.606 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.387      ; 1.194      ;
; 0.607 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.851      ;
; 0.608 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.852      ;
; 0.612 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[4]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.388      ; 1.201      ;
; 0.615 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.859      ;
; 0.617 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.388      ; 1.206      ;
; 0.618 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.861      ;
; 0.619 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.391      ; 1.211      ;
; 0.626 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.869      ;
; 0.629 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.390      ; 1.220      ;
; 0.633 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.876      ;
; 0.634 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 1.224      ;
; 0.637 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.390      ; 1.228      ;
; 0.640 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.884      ;
; 0.640 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.884      ;
; 0.640 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.884      ;
; 0.641 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.391      ; 1.233      ;
; 0.641 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.388      ; 1.230      ;
; 0.641 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.885      ;
; 0.646 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.385      ; 1.232      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.302 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[0]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.895      ;
; 0.313 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a1~porta_address_reg0              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.912      ;
; 0.338 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[10]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.935      ;
; 0.340 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[21]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.935      ;
; 0.343 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[38]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.938      ;
; 0.343 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[42]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.938      ;
; 0.344 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[13]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.938      ;
; 0.344 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[25]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.940      ;
; 0.346 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[47]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.940      ;
; 0.346 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[2]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.941      ;
; 0.346 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[5]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.940      ;
; 0.347 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.940      ;
; 0.347 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[36]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.943      ;
; 0.349 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[44]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.945      ;
; 0.350 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[1]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.946      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg                                         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                            ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                                                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[40]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.946      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                          ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                                                           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|send_eth_header_reg                                                                                                             ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|send_eth_header_reg                                                                                                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_hdr_valid_reg                                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_hdr_valid_reg                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|temp_m_eth_payload_axis_tvalid_reg                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|temp_m_eth_payload_axis_tvalid_reg                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_HEADER                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_HEADER                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_payload_axis_tvalid_reg                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_payload_axis_tvalid_reg                                                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                                                                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg                                                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|m_axis_tvalid_reg                                  ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|m_axis_tvalid_reg                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_hdr_valid_reg                                                       ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_hdr_valid_reg                                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[2]                                                 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[2]                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[1]                                                 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[1]                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[3]                                                 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[3]                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[0]                                                 ; ethernet:eth0|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[0]                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[7]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[7]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[0]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[0]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[6]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[6]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[2]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[2]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[3]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[3]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[1]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[1]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[2]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[2]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[1]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[1]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[0]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[0]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[7]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[7]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[3]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[3]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[5]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[5]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[6]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[6]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                              ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.355 ; video_out:out|even_field.0    ; video_out:out|even_field.0    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; video_out:out|pixel_count[0]  ; video_out:out|pixel_count[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.577 ; video_out:out|line_count[15]  ; video_out:out|line_count[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.819      ;
; 0.577 ; video_out:out|line_count[13]  ; video_out:out|line_count[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.819      ;
; 0.578 ; video_out:out|line_count[11]  ; video_out:out|line_count[11]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.820      ;
; 0.578 ; video_out:out|line_count[5]   ; video_out:out|line_count[5]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.820      ;
; 0.579 ; video_out:out|line_count[6]   ; video_out:out|line_count[6]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.821      ;
; 0.580 ; video_out:out|line_count[1]   ; video_out:out|line_count[1]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.822      ;
; 0.581 ; video_out:out|line_count[9]   ; video_out:out|line_count[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.823      ;
; 0.582 ; video_out:out|line_count[14]  ; video_out:out|line_count[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.824      ;
; 0.582 ; video_out:out|line_count[7]   ; video_out:out|line_count[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.824      ;
; 0.582 ; video_out:out|line_count[2]   ; video_out:out|line_count[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.824      ;
; 0.583 ; video_out:out|line_count[12]  ; video_out:out|line_count[12]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; video_out:out|line_count[10]  ; video_out:out|line_count[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; video_out:out|line_count[4]   ; video_out:out|line_count[4]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.825      ;
; 0.601 ; video_out:out|pixel_count[13] ; video_out:out|pixel_count[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; video_out:out|pixel_count[3]  ; video_out:out|pixel_count[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; video_out:out|pixel_count[15] ; video_out:out|pixel_count[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; video_out:out|pixel_count[11] ; video_out:out|pixel_count[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; video_out:out|pixel_count[4]  ; video_out:out|pixel_count[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; video_out:out|pixel_count[2]  ; video_out:out|pixel_count[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; video_out:out|pixel_count[10] ; video_out:out|pixel_count[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.606 ; video_out:out|pixel_count[7]  ; video_out:out|pixel_count[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.848      ;
; 0.610 ; video_out:out|pixel_count[12] ; video_out:out|pixel_count[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.852      ;
; 0.732 ; video_out:out|even_field.0    ; video_out:out|line_count[3]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.982      ;
; 0.736 ; video_out:out|even_field.0    ; video_out:out|line_count[8]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.986      ;
; 0.736 ; video_out:out|even_field.0    ; video_out:out|line_count[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.986      ;
; 0.748 ; video_out:out|pixel_count[6]  ; video_out:out|pixel_count[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.990      ;
; 0.750 ; video_out:out|pixel_count[14] ; video_out:out|pixel_count[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.992      ;
; 0.762 ; video_out:out|pixel_count[5]  ; video_out:out|pixel_count[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.004      ;
; 0.768 ; video_out:out|pixel_count[9]  ; video_out:out|pixel_count[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.010      ;
; 0.769 ; video_out:out|pixel_count[8]  ; video_out:out|pixel_count[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.011      ;
; 0.863 ; video_out:out|line_count[13]  ; video_out:out|line_count[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.105      ;
; 0.864 ; video_out:out|line_count[5]   ; video_out:out|line_count[6]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.106      ;
; 0.864 ; video_out:out|line_count[11]  ; video_out:out|line_count[12]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.106      ;
; 0.867 ; video_out:out|line_count[1]   ; video_out:out|line_count[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.109      ;
; 0.867 ; video_out:out|line_count[6]   ; video_out:out|line_count[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.109      ;
; 0.868 ; video_out:out|line_count[9]   ; video_out:out|line_count[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.110      ;
; 0.870 ; video_out:out|line_count[14]  ; video_out:out|line_count[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.112      ;
; 0.871 ; video_out:out|line_count[12]  ; video_out:out|line_count[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.113      ;
; 0.871 ; video_out:out|line_count[10]  ; video_out:out|line_count[11]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.113      ;
; 0.871 ; video_out:out|line_count[4]   ; video_out:out|line_count[5]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.113      ;
; 0.881 ; video_out:out|line_count[2]   ; video_out:out|line_count[4]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.123      ;
; 0.882 ; video_out:out|line_count[12]  ; video_out:out|line_count[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.124      ;
; 0.882 ; video_out:out|line_count[4]   ; video_out:out|line_count[6]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.124      ;
; 0.882 ; video_out:out|line_count[10]  ; video_out:out|line_count[12]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.124      ;
; 0.889 ; video_out:out|pixel_count[3]  ; video_out:out|pixel_count[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.131      ;
; 0.889 ; video_out:out|pixel_count[13] ; video_out:out|pixel_count[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; video_out:out|pixel_count[2]  ; video_out:out|pixel_count[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; video_out:out|pixel_count[11] ; video_out:out|pixel_count[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; video_out:out|pixel_count[4]  ; video_out:out|pixel_count[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; video_out:out|pixel_count[10] ; video_out:out|pixel_count[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.133      ;
; 0.894 ; video_out:out|pixel_count[7]  ; video_out:out|pixel_count[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.136      ;
; 0.897 ; video_out:out|pixel_count[12] ; video_out:out|pixel_count[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.139      ;
; 0.900 ; video_out:out|pixel_count[13] ; video_out:out|pixel_count[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.142      ;
; 0.900 ; video_out:out|pixel_count[3]  ; video_out:out|pixel_count[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.142      ;
; 0.901 ; video_out:out|pixel_count[11] ; video_out:out|pixel_count[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.143      ;
; 0.905 ; video_out:out|pixel_count[7]  ; video_out:out|pixel_count[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.147      ;
; 0.962 ; video_out:out|line_count[13]  ; video_out:out|line_count[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.204      ;
; 0.963 ; video_out:out|line_count[5]   ; video_out:out|line_count[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.205      ;
; 0.963 ; video_out:out|line_count[11]  ; video_out:out|line_count[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.205      ;
; 0.967 ; video_out:out|line_count[9]   ; video_out:out|line_count[11]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.209      ;
; 0.968 ; video_out:out|line_count[7]   ; video_out:out|line_count[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.210      ;
; 0.974 ; video_out:out|line_count[11]  ; video_out:out|line_count[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.216      ;
; 0.977 ; video_out:out|line_count[1]   ; video_out:out|line_count[4]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.219      ;
; 0.977 ; video_out:out|line_count[6]   ; video_out:out|line_count[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.219      ;
; 0.978 ; video_out:out|line_count[9]   ; video_out:out|line_count[12]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.220      ;
; 0.979 ; video_out:out|line_count[7]   ; video_out:out|line_count[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.221      ;
; 0.980 ; video_out:out|line_count[2]   ; video_out:out|line_count[5]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.222      ;
; 0.981 ; video_out:out|line_count[12]  ; video_out:out|line_count[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.223      ;
; 0.981 ; video_out:out|line_count[4]   ; video_out:out|line_count[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.223      ;
; 0.981 ; video_out:out|line_count[10]  ; video_out:out|line_count[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.223      ;
; 0.988 ; video_out:out|line_count[6]   ; video_out:out|line_count[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.230      ;
; 0.989 ; video_out:out|pixel_count[4]  ; video_out:out|pixel_count[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.231      ;
; 0.989 ; video_out:out|pixel_count[2]  ; video_out:out|pixel_count[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.231      ;
; 0.990 ; video_out:out|pixel_count[10] ; video_out:out|pixel_count[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.232      ;
; 0.991 ; video_out:out|line_count[2]   ; video_out:out|line_count[6]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.233      ;
; 0.992 ; video_out:out|line_count[10]  ; video_out:out|line_count[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.234      ;
; 0.996 ; video_out:out|pixel_count[12] ; video_out:out|pixel_count[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.238      ;
; 0.999 ; video_out:out|pixel_count[3]  ; video_out:out|pixel_count[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.241      ;
; 1.000 ; video_out:out|pixel_count[4]  ; video_out:out|pixel_count[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.242      ;
; 1.000 ; video_out:out|pixel_count[2]  ; video_out:out|pixel_count[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.242      ;
; 1.000 ; video_out:out|pixel_count[11] ; video_out:out|pixel_count[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.242      ;
; 1.001 ; video_out:out|pixel_count[10] ; video_out:out|pixel_count[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.243      ;
; 1.004 ; video_out:out|pixel_count[7]  ; video_out:out|pixel_count[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.246      ;
; 1.007 ; video_out:out|pixel_count[12] ; video_out:out|pixel_count[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.249      ;
; 1.010 ; video_out:out|pixel_count[3]  ; video_out:out|pixel_count[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.252      ;
; 1.011 ; video_out:out|pixel_count[11] ; video_out:out|pixel_count[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.253      ;
; 1.015 ; video_out:out|pixel_count[7]  ; video_out:out|pixel_count[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.257      ;
; 1.016 ; video_out:out|pixel_count[0]  ; video_out:out|pixel_count[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.260      ;
; 1.031 ; video_out:out|pixel_count[5]  ; video_out:out|pixel_count[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.273      ;
; 1.035 ; video_out:out|pixel_count[6]  ; video_out:out|pixel_count[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.277      ;
; 1.036 ; video_out:out|pixel_count[14] ; video_out:out|pixel_count[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.278      ;
; 1.055 ; video_out:out|pixel_count[8]  ; video_out:out|pixel_count[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.056 ; video_out:out|pixel_count[9]  ; video_out:out|pixel_count[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.061 ; video_out:out|pixel_count[5]  ; video_out:out|pixel_count[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.303      ;
; 1.067 ; video_out:out|pixel_count[9]  ; video_out:out|pixel_count[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.073 ; video_out:out|line_count[5]   ; video_out:out|line_count[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.315      ;
; 1.073 ; video_out:out|line_count[11]  ; video_out:out|line_count[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.315      ;
; 1.076 ; video_out:out|line_count[1]   ; video_out:out|line_count[5]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.318      ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.499 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.855     ; 1.583      ;
; -2.499 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.855     ; 1.583      ;
; -2.499 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.855     ; 1.583      ;
; 5.099  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 2.816      ;
; 5.099  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 2.816      ;
; 5.099  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 2.816      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -0.657 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 1.583      ;
; -0.657 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 1.583      ;
; -0.657 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 1.583      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.236 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 1.480      ;
; 1.236 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 1.480      ;
; 1.236 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 1.480      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.228 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 2.503      ;
; 2.228 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 2.503      ;
; 2.228 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 2.503      ;
; 2.481 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 1.480      ;
; 2.481 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 1.480      ;
; 2.481 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 1.480      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; ENET0_RX_CLK                                     ; -2.509  ; -206.860      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -0.879  ; -13.517       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 149.637 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; ENET0_RX_CLK                                     ; 0.108 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.110 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -1.139 ; -3.417        ;
; ENET0_RX_CLK                                     ; 0.104  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; ENET0_RX_CLK                                     ; 0.662 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.215 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; ENET0_RX_CLK                                     ; -3.000 ; -268.464      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3.758  ; 0.000         ;
; CLOCK_50                                         ; 9.400  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 79.219 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -2.509 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 3.452      ;
; -1.748 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.692      ;
; -1.724 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.232     ; 2.479      ;
; -1.704 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.649      ;
; -1.682 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.627      ;
; -1.682 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.627      ;
; -1.668 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.612      ;
; -1.661 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.605      ;
; -1.654 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.232     ; 2.409      ;
; -1.651 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.596      ;
; -1.650 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.596      ;
; -1.650 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.594      ;
; -1.638 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.584      ;
; -1.634 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.232     ; 2.389      ;
; -1.629 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.574      ;
; -1.619 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[7]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.563      ;
; -1.606 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[8]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.550      ;
; -1.606 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.550      ;
; -1.595 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.538      ;
; -1.586 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.531      ;
; -1.584 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.527      ;
; -1.579 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.523      ;
; -1.576 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.520      ;
; -1.576 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.520      ;
; -1.573 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.516      ;
; -1.573 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.516      ;
; -1.573 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.516      ;
; -1.573 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.516      ;
; -1.573 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.516      ;
; -1.573 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.516      ;
; -1.571 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.233     ; 2.325      ;
; -1.561 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.504      ;
; -1.560 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.233     ; 2.314      ;
; -1.559 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.504      ;
; -1.556 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.500      ;
; -1.551 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.495      ;
; -1.551 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.495      ;
; -1.549 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.494      ;
; -1.549 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.233     ; 2.303      ;
; -1.549 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.233     ; 2.303      ;
; -1.549 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.233     ; 2.303      ;
; -1.549 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.233     ; 2.303      ;
; -1.549 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.233     ; 2.303      ;
; -1.549 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.233     ; 2.303      ;
; -1.543 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.489      ;
; -1.540 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.484      ;
; -1.537 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.233     ; 2.291      ;
; -1.534 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.230     ; 2.291      ;
; -1.534 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.232     ; 2.289      ;
; -1.533 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.477      ;
; -1.529 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.473      ;
; -1.529 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.473      ;
; -1.529 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.473      ;
; -1.529 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.473      ;
; -1.529 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.473      ;
; -1.529 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.473      ;
; -1.529 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.473      ;
; -1.528 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.472      ;
; -1.527 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.471      ;
; -1.526 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.471      ;
; -1.526 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.470      ;
; -1.523 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.466      ;
; -1.523 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.466      ;
; -1.523 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.468      ;
; -1.522 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.465      ;
; -1.522 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.465      ;
; -1.518 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.462      ;
; -1.517 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.461      ;
; -1.515 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.458      ;
; -1.514 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.459      ;
; -1.513 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.458      ;
; -1.510 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.454      ;
; -1.508 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.451      ;
; -1.507 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.451      ;
; -1.507 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.451      ;
; -1.507 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.451      ;
; -1.507 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.451      ;
; -1.507 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.451      ;
; -1.507 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.451      ;
; -1.506 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.450      ;
; -1.504 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.447      ;
; -1.502 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.447      ;
; -1.501 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.233     ; 2.255      ;
; -1.499 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.443      ;
; -1.499 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.233     ; 2.253      ;
; -1.499 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.233     ; 2.253      ;
; -1.498 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.443      ;
; -1.498 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.442      ;
; -1.498 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.233     ; 2.252      ;
; -1.498 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.233     ; 2.252      ;
; -1.497 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.443      ;
; -1.497 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.442      ;
; -1.497 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.440      ;
; -1.497 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.440      ;
; -1.496 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.441      ;
; -1.495 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.439      ;
; -1.493 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.438      ;
; -1.493 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.436      ;
; -1.493 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.436      ;
; -1.493 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.436      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.879 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_sync1_reg          ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.422     ; 0.384      ;
; -0.871 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[4]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.422     ; 0.376      ;
; -0.870 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.422     ; 0.375      ;
; -0.869 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[12]        ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.421     ; 0.375      ;
; -0.869 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[3]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.422     ; 0.374      ;
; -0.869 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[2]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.422     ; 0.374      ;
; -0.869 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.421     ; 0.375      ;
; -0.868 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[8]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.421     ; 0.374      ;
; -0.868 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[9]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.421     ; 0.374      ;
; -0.868 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.422     ; 0.373      ;
; -0.868 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[5]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.422     ; 0.373      ;
; -0.867 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[10]        ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.421     ; 0.373      ;
; -0.867 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.422     ; 0.372      ;
; -0.866 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[11]        ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.421     ; 0.372      ;
; -0.677 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale_sync[0]                                 ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.225     ; 0.379      ;
; -0.672 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                  ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.225     ; 0.374      ;
; 4.270  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|s_eth_payload_axis_tready_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.877      ;
; 4.374  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.773      ;
; 4.375  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.772      ;
; 4.438  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|m_ip_hdr_valid_reg            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.709      ;
; 4.529  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[13]               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 3.417      ;
; 4.546  ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[1]                                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|s_eth_payload_axis_tready_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.161      ; 3.602      ;
; 4.622  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[7]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|s_eth_payload_axis_tready_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.525      ;
; 4.624  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[14]               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 3.322      ;
; 4.631  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[5]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[7]                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 3.315      ;
; 4.642  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.313      ;
; 4.642  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.313      ;
; 4.642  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.313      ;
; 4.642  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[19]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.313      ;
; 4.642  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[27]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.313      ;
; 4.642  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.313      ;
; 4.642  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.313      ;
; 4.642  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[1]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.313      ;
; 4.642  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.313      ;
; 4.642  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[21]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.313      ;
; 4.642  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[19]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.313      ;
; 4.643  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.312      ;
; 4.643  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.312      ;
; 4.643  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.312      ;
; 4.643  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[19]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.312      ;
; 4.643  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[27]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.312      ;
; 4.643  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.312      ;
; 4.643  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.312      ;
; 4.643  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[1]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.312      ;
; 4.643  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.312      ;
; 4.643  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[21]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.312      ;
; 4.643  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[19]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.312      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[19]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[27]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[1]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[21]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[19]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[19]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[27]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[1]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[21]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[19]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 3.318      ;
; 4.650  ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[1]                                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.161      ; 3.498      ;
; 4.651  ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[1]                                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.161      ; 3.497      ;
; 4.651  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.301      ;
; 4.651  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.301      ;
; 4.651  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.301      ;
; 4.651  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[34]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.301      ;
; 4.651  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[6]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[22]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.301      ;
; 4.652  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.300      ;
; 4.652  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.300      ;
; 4.652  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.300      ;
; 4.652  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[34]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.300      ;
; 4.652  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[4]                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[22]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.300      ;
; 4.653  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.028     ; 3.306      ;
; 4.653  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.028     ; 3.306      ;
; 4.653  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.028     ; 3.306      ;
; 4.653  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[34]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.028     ; 3.306      ;
; 4.653  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[32]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[22]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.028     ; 3.306      ;
; 4.653  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.028     ; 3.306      ;
; 4.653  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.028     ; 3.306      ;
; 4.653  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.028     ; 3.306      ;
; 4.653  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[34]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.028     ; 3.306      ;
; 4.653  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[31]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[22]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.028     ; 3.306      ;
; 4.674  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[18]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.031     ; 3.282      ;
; 4.674  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[18]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.031     ; 3.282      ;
; 4.674  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[18]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.031     ; 3.282      ;
; 4.674  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[18]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[19]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.031     ; 3.282      ;
; 4.674  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[18]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[27]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.031     ; 3.282      ;
; 4.674  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[18]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.031     ; 3.282      ;
; 4.674  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[18]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.031     ; 3.282      ;
; 4.674  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[18]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[1]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.031     ; 3.282      ;
; 4.674  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[18]                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.031     ; 3.282      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 149.637 ; video_out:out|pixel_count[6]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.035     ; 9.193      ;
; 149.793 ; video_out:out|pixel_count[5]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.035     ; 9.037      ;
; 149.827 ; video_out:out|pixel_count[7]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.035     ; 9.003      ;
; 149.935 ; video_out:out|pixel_count[4]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.035     ; 8.895      ;
; 149.957 ; video_out:out|pixel_count[2]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.035     ; 8.873      ;
; 149.988 ; video_out:out|pixel_count[9]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.035     ; 8.842      ;
; 150.056 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.770      ;
; 150.064 ; video_out:out|pixel_count[3]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.035     ; 8.766      ;
; 150.082 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.744      ;
; 150.091 ; video_out:out|pixel_count[11] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.035     ; 8.739      ;
; 150.127 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.699      ;
; 150.127 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.699      ;
; 150.127 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.699      ;
; 150.132 ; video_out:out|pixel_count[12] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.035     ; 8.698      ;
; 150.149 ; video_out:out|pixel_count[10] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.035     ; 8.681      ;
; 150.212 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.614      ;
; 150.214 ; video_out:out|pixel_count[13] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.035     ; 8.616      ;
; 150.217 ; video_out:out|pixel_count[1]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.035     ; 8.613      ;
; 150.238 ; video_out:out|pixel_count[0]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.033     ; 8.594      ;
; 150.238 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.588      ;
; 150.246 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.580      ;
; 150.271 ; video_out:out|pixel_count[8]  ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.035     ; 8.559      ;
; 150.272 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.554      ;
; 150.283 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.543      ;
; 150.283 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.543      ;
; 150.283 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.543      ;
; 150.290 ; video_out:out|pixel_count[15] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.035     ; 8.540      ;
; 150.317 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.509      ;
; 150.317 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.509      ;
; 150.317 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.509      ;
; 150.354 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.472      ;
; 150.376 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.450      ;
; 150.380 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.446      ;
; 150.385 ; video_out:out|pixel_count[14] ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.035     ; 8.445      ;
; 150.402 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.424      ;
; 150.407 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.419      ;
; 150.425 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.401      ;
; 150.425 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.401      ;
; 150.425 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.401      ;
; 150.433 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.393      ;
; 150.447 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.379      ;
; 150.447 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.379      ;
; 150.447 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.379      ;
; 150.478 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.348      ;
; 150.478 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.348      ;
; 150.478 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.348      ;
; 150.483 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.343      ;
; 150.509 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.317      ;
; 150.510 ; video_out:out|pixel_count[11] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.316      ;
; 150.536 ; video_out:out|pixel_count[11] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.290      ;
; 150.551 ; video_out:out|pixel_count[12] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.275      ;
; 150.554 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.272      ;
; 150.554 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.272      ;
; 150.554 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.272      ;
; 150.568 ; video_out:out|pixel_count[10] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.258      ;
; 150.577 ; video_out:out|pixel_count[12] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.249      ;
; 150.581 ; video_out:out|pixel_count[11] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.245      ;
; 150.581 ; video_out:out|pixel_count[11] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.245      ;
; 150.581 ; video_out:out|pixel_count[11] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.245      ;
; 150.594 ; video_out:out|pixel_count[10] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.232      ;
; 150.622 ; video_out:out|pixel_count[12] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.204      ;
; 150.622 ; video_out:out|pixel_count[12] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.204      ;
; 150.622 ; video_out:out|pixel_count[12] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.204      ;
; 150.633 ; video_out:out|pixel_count[13] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.193      ;
; 150.636 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.190      ;
; 150.639 ; video_out:out|pixel_count[10] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.187      ;
; 150.639 ; video_out:out|pixel_count[10] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.187      ;
; 150.639 ; video_out:out|pixel_count[10] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.187      ;
; 150.657 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.037     ; 8.171      ;
; 150.659 ; video_out:out|pixel_count[13] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.167      ;
; 150.662 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.164      ;
; 150.683 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.037     ; 8.145      ;
; 150.690 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.136      ;
; 150.704 ; video_out:out|pixel_count[13] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.122      ;
; 150.704 ; video_out:out|pixel_count[13] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.122      ;
; 150.704 ; video_out:out|pixel_count[13] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.122      ;
; 150.707 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.119      ;
; 150.707 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.119      ;
; 150.707 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.119      ;
; 150.709 ; video_out:out|pixel_count[15] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.117      ;
; 150.716 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.110      ;
; 150.728 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.037     ; 8.100      ;
; 150.728 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.037     ; 8.100      ;
; 150.728 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.037     ; 8.100      ;
; 150.735 ; video_out:out|pixel_count[15] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.091      ;
; 150.761 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.065      ;
; 150.761 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.065      ;
; 150.761 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.065      ;
; 150.780 ; video_out:out|pixel_count[15] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.046      ;
; 150.780 ; video_out:out|pixel_count[15] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.046      ;
; 150.780 ; video_out:out|pixel_count[15] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.046      ;
; 150.804 ; video_out:out|pixel_count[14] ; video_out:out|video_out[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 8.022      ;
; 150.830 ; video_out:out|pixel_count[14] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 7.996      ;
; 150.875 ; video_out:out|pixel_count[14] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 7.951      ;
; 150.875 ; video_out:out|pixel_count[14] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 7.951      ;
; 150.875 ; video_out:out|pixel_count[14] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 7.951      ;
; 151.060 ; video_out:out|line_count[0]   ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 7.766      ;
; 151.196 ; video_out:out|line_count[3]   ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.039     ; 7.630      ;
; 151.327 ; video_out:out|line_count[1]   ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 7.495      ;
; 151.383 ; video_out:out|line_count[2]   ; video_out:out|sync[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.043     ; 7.439      ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.108 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.223      ; 0.435      ;
; 0.112 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.223      ; 0.439      ;
; 0.152 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.224      ; 0.480      ;
; 0.153 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.482      ;
; 0.155 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.224      ; 0.483      ;
; 0.158 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.224      ; 0.486      ;
; 0.161 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.224      ; 0.489      ;
; 0.164 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.224      ; 0.492      ;
; 0.165 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.494      ;
; 0.165 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.494      ;
; 0.168 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.497      ;
; 0.168 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.497      ;
; 0.172 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.223      ; 0.499      ;
; 0.173 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.050      ; 0.307      ;
; 0.175 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.504      ;
; 0.177 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.224      ; 0.505      ;
; 0.180 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.223      ; 0.510      ;
; 0.187 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.193 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.318      ;
; 0.198 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.325      ;
; 0.203 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.330      ;
; 0.216 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.343      ;
; 0.220 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.347      ;
; 0.239 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.568      ;
; 0.245 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[4]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.224      ; 0.573      ;
; 0.253 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.050      ; 0.387      ;
; 0.255 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.050      ; 0.389      ;
; 0.259 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.385      ;
; 0.260 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.388      ;
; 0.262 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.390      ;
; 0.265 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.594      ;
; 0.265 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.223      ; 0.592      ;
; 0.266 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.393      ;
; 0.272 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.398      ;
; 0.275 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.604      ;
; 0.276 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[4]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.223      ; 0.603      ;
; 0.277 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.224      ; 0.605      ;
; 0.277 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.223      ; 0.604      ;
; 0.281 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.223      ; 0.608      ;
; 0.289 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.416      ;
; 0.291 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.418      ;
; 0.292 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.224      ; 0.620      ;
; 0.292 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.420      ;
; 0.294 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.421      ;
; 0.295 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.222      ; 0.621      ;
; 0.295 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.624      ;
; 0.298 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.627      ;
; 0.298 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.221      ; 0.623      ;
; 0.299 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[4]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.630      ;
; 0.302 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.428      ;
; 0.304 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.223      ; 0.631      ;
; 0.305 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.433      ;
; 0.307 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.223      ; 0.634      ;
; 0.308 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.224      ; 0.636      ;
; 0.308 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.434      ;
; 0.310 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.437      ;
; 0.311 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[4]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.640      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.110 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[0]                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.439      ;
; 0.110 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]                                             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a1~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.444      ;
; 0.134 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[21]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.464      ;
; 0.135 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[13]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.465      ;
; 0.137 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[5]                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.467      ;
; 0.137 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[42]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.467      ;
; 0.138 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[23]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.473      ;
; 0.138 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[10]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.468      ;
; 0.139 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[47]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.469      ;
; 0.139 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[2]                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.469      ;
; 0.139 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[38]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.469      ;
; 0.140 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[25]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.470      ;
; 0.142 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[44]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.472      ;
; 0.143 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[36]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.473      ;
; 0.144 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[43]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.474      ;
; 0.144 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[1]                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.474      ;
; 0.145 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[40]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.474      ;
; 0.147 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[45]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[17]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.477      ;
; 0.148 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[3]                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.474      ;
; 0.148 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[18]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.478      ;
; 0.149 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[22]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.479      ;
; 0.149 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[4]                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.479      ;
; 0.149 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[41]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.479      ;
; 0.150 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[6]                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.480      ;
; 0.151 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[28]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.481      ;
; 0.153 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[19]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.479      ;
; 0.153 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[14]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.483      ;
; 0.153 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[30]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.483      ;
; 0.153 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[33]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.483      ;
; 0.154 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[15]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.477      ;
; 0.154 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[35]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.484      ;
; 0.155 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[46]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[9]                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[20]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.484      ;
; 0.156 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a2~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.487      ;
; 0.156 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[7]                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.156 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[12]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[31]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.483      ;
; 0.157 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[8]                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[1]                                         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.488      ;
; 0.160 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a7~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.492      ;
; 0.160 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[37]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.490      ;
; 0.160 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[6]                                         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.491      ;
; 0.161 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[32]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.490      ;
; 0.162 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[11]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.492      ;
; 0.162 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[39]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.492      ;
; 0.162 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[34]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.492      ;
; 0.165 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[29]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.495      ;
; 0.167 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[5]                                         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.495      ;
; 0.168 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[1]                                         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.496      ;
; 0.169 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[7]                                         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.497      ;
; 0.169 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[2]                                         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.500      ;
; 0.173 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a1~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.522      ;
; 0.174 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[5]                                         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.505      ;
; 0.174 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a3~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.175 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[27]                                     ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.175 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[3]                                         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.503      ;
; 0.180 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                                                 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                                                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[7]                                         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.511      ;
; 0.180 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg                                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg                                                                           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg                                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg                                                                           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                                           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.182 ; video_out:out|even_field.0    ; video_out:out|even_field.0    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.190 ; video_out:out|pixel_count[0]  ; video_out:out|pixel_count[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.287 ; video_out:out|line_count[15]  ; video_out:out|line_count[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.411      ;
; 0.288 ; video_out:out|line_count[13]  ; video_out:out|line_count[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.412      ;
; 0.288 ; video_out:out|line_count[11]  ; video_out:out|line_count[11]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.412      ;
; 0.288 ; video_out:out|line_count[5]   ; video_out:out|line_count[5]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.412      ;
; 0.288 ; video_out:out|line_count[1]   ; video_out:out|line_count[1]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.412      ;
; 0.289 ; video_out:out|line_count[14]  ; video_out:out|line_count[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.413      ;
; 0.289 ; video_out:out|line_count[9]   ; video_out:out|line_count[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.413      ;
; 0.289 ; video_out:out|line_count[7]   ; video_out:out|line_count[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.413      ;
; 0.289 ; video_out:out|line_count[6]   ; video_out:out|line_count[6]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.413      ;
; 0.290 ; video_out:out|line_count[12]  ; video_out:out|line_count[12]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; video_out:out|line_count[10]  ; video_out:out|line_count[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; video_out:out|line_count[4]   ; video_out:out|line_count[4]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; video_out:out|line_count[2]   ; video_out:out|line_count[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.414      ;
; 0.301 ; video_out:out|pixel_count[15] ; video_out:out|pixel_count[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; video_out:out|pixel_count[13] ; video_out:out|pixel_count[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; video_out:out|pixel_count[11] ; video_out:out|pixel_count[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; video_out:out|pixel_count[4]  ; video_out:out|pixel_count[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; video_out:out|pixel_count[3]  ; video_out:out|pixel_count[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; video_out:out|pixel_count[2]  ; video_out:out|pixel_count[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; video_out:out|pixel_count[10] ; video_out:out|pixel_count[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; video_out:out|pixel_count[7]  ; video_out:out|pixel_count[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.306 ; video_out:out|pixel_count[12] ; video_out:out|pixel_count[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.430      ;
; 0.362 ; video_out:out|pixel_count[14] ; video_out:out|pixel_count[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.486      ;
; 0.362 ; video_out:out|pixel_count[6]  ; video_out:out|pixel_count[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.486      ;
; 0.368 ; video_out:out|pixel_count[5]  ; video_out:out|pixel_count[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.492      ;
; 0.369 ; video_out:out|even_field.0    ; video_out:out|line_count[3]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.499      ;
; 0.370 ; video_out:out|even_field.0    ; video_out:out|line_count[8]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.500      ;
; 0.371 ; video_out:out|even_field.0    ; video_out:out|line_count[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.501      ;
; 0.372 ; video_out:out|pixel_count[8]  ; video_out:out|pixel_count[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.496      ;
; 0.373 ; video_out:out|pixel_count[9]  ; video_out:out|pixel_count[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.497      ;
; 0.437 ; video_out:out|line_count[13]  ; video_out:out|line_count[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.561      ;
; 0.437 ; video_out:out|line_count[5]   ; video_out:out|line_count[6]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.561      ;
; 0.437 ; video_out:out|line_count[11]  ; video_out:out|line_count[12]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.561      ;
; 0.437 ; video_out:out|line_count[1]   ; video_out:out|line_count[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.561      ;
; 0.438 ; video_out:out|line_count[9]   ; video_out:out|line_count[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.562      ;
; 0.447 ; video_out:out|line_count[14]  ; video_out:out|line_count[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.571      ;
; 0.447 ; video_out:out|line_count[6]   ; video_out:out|line_count[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.571      ;
; 0.448 ; video_out:out|line_count[12]  ; video_out:out|line_count[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.572      ;
; 0.448 ; video_out:out|line_count[10]  ; video_out:out|line_count[11]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.572      ;
; 0.448 ; video_out:out|line_count[4]   ; video_out:out|line_count[5]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.572      ;
; 0.451 ; video_out:out|line_count[2]   ; video_out:out|line_count[4]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; video_out:out|pixel_count[2]  ; video_out:out|pixel_count[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; video_out:out|pixel_count[4]  ; video_out:out|pixel_count[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; video_out:out|line_count[12]  ; video_out:out|line_count[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; video_out:out|line_count[4]   ; video_out:out|line_count[6]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; video_out:out|line_count[10]  ; video_out:out|line_count[12]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.452 ; video_out:out|pixel_count[10] ; video_out:out|pixel_count[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.576      ;
; 0.455 ; video_out:out|pixel_count[12] ; video_out:out|pixel_count[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.579      ;
; 0.460 ; video_out:out|pixel_count[3]  ; video_out:out|pixel_count[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; video_out:out|pixel_count[11] ; video_out:out|pixel_count[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; video_out:out|pixel_count[13] ; video_out:out|pixel_count[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.584      ;
; 0.461 ; video_out:out|pixel_count[7]  ; video_out:out|pixel_count[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.585      ;
; 0.463 ; video_out:out|pixel_count[13] ; video_out:out|pixel_count[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.587      ;
; 0.463 ; video_out:out|pixel_count[3]  ; video_out:out|pixel_count[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.587      ;
; 0.463 ; video_out:out|pixel_count[11] ; video_out:out|pixel_count[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.587      ;
; 0.464 ; video_out:out|pixel_count[7]  ; video_out:out|pixel_count[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.588      ;
; 0.500 ; video_out:out|line_count[13]  ; video_out:out|line_count[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.624      ;
; 0.500 ; video_out:out|line_count[5]   ; video_out:out|line_count[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.624      ;
; 0.500 ; video_out:out|line_count[11]  ; video_out:out|line_count[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.624      ;
; 0.501 ; video_out:out|line_count[7]   ; video_out:out|line_count[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.625      ;
; 0.501 ; video_out:out|line_count[9]   ; video_out:out|line_count[11]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.625      ;
; 0.503 ; video_out:out|line_count[1]   ; video_out:out|line_count[4]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.627      ;
; 0.503 ; video_out:out|line_count[11]  ; video_out:out|line_count[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.627      ;
; 0.504 ; video_out:out|line_count[7]   ; video_out:out|line_count[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.628      ;
; 0.504 ; video_out:out|line_count[9]   ; video_out:out|line_count[12]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.628      ;
; 0.511 ; video_out:out|pixel_count[6]  ; video_out:out|pixel_count[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.635      ;
; 0.511 ; video_out:out|pixel_count[14] ; video_out:out|pixel_count[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.635      ;
; 0.513 ; video_out:out|line_count[6]   ; video_out:out|line_count[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.637      ;
; 0.514 ; video_out:out|pixel_count[0]  ; video_out:out|pixel_count[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; video_out:out|pixel_count[4]  ; video_out:out|pixel_count[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; video_out:out|line_count[2]   ; video_out:out|line_count[5]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; video_out:out|pixel_count[2]  ; video_out:out|pixel_count[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; video_out:out|line_count[12]  ; video_out:out|line_count[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; video_out:out|line_count[4]   ; video_out:out|line_count[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; video_out:out|line_count[10]  ; video_out:out|line_count[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.638      ;
; 0.515 ; video_out:out|pixel_count[10] ; video_out:out|pixel_count[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.639      ;
; 0.516 ; video_out:out|line_count[6]   ; video_out:out|line_count[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.640      ;
; 0.517 ; video_out:out|line_count[2]   ; video_out:out|line_count[6]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.641      ;
; 0.517 ; video_out:out|pixel_count[2]  ; video_out:out|pixel_count[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.641      ;
; 0.517 ; video_out:out|line_count[10]  ; video_out:out|line_count[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.641      ;
; 0.517 ; video_out:out|pixel_count[4]  ; video_out:out|pixel_count[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.641      ;
; 0.518 ; video_out:out|pixel_count[12] ; video_out:out|pixel_count[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.642      ;
; 0.518 ; video_out:out|pixel_count[10] ; video_out:out|pixel_count[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.642      ;
; 0.521 ; video_out:out|pixel_count[12] ; video_out:out|pixel_count[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.645      ;
; 0.521 ; video_out:out|pixel_count[8]  ; video_out:out|pixel_count[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.645      ;
; 0.526 ; video_out:out|pixel_count[5]  ; video_out:out|pixel_count[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.650      ;
; 0.526 ; video_out:out|pixel_count[3]  ; video_out:out|pixel_count[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.650      ;
; 0.526 ; video_out:out|pixel_count[11] ; video_out:out|pixel_count[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.650      ;
; 0.527 ; video_out:out|pixel_count[7]  ; video_out:out|pixel_count[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.651      ;
; 0.529 ; video_out:out|pixel_count[5]  ; video_out:out|pixel_count[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.653      ;
; 0.529 ; video_out:out|pixel_count[3]  ; video_out:out|pixel_count[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.653      ;
; 0.529 ; video_out:out|pixel_count[11] ; video_out:out|pixel_count[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.653      ;
; 0.530 ; video_out:out|pixel_count[7]  ; video_out:out|pixel_count[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.654      ;
; 0.531 ; video_out:out|pixel_count[9]  ; video_out:out|pixel_count[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.655      ;
; 0.534 ; video_out:out|pixel_count[9]  ; video_out:out|pixel_count[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.658      ;
; 0.566 ; video_out:out|line_count[5]   ; video_out:out|line_count[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.690      ;
; 0.566 ; video_out:out|line_count[1]   ; video_out:out|line_count[5]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.690      ;
; 0.566 ; video_out:out|line_count[11]  ; video_out:out|line_count[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.690      ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.139 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.225     ; 0.841      ;
; -1.139 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.225     ; 0.841      ;
; -1.139 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.225     ; 0.841      ;
; 6.443  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 1.502      ;
; 6.443  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 1.502      ;
; 6.443  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 1.502      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.104 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 0.841      ;
; 0.104 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 0.841      ;
; 0.104 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 0.841      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.662 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.788      ;
; 0.662 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.788      ;
; 0.662 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.788      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.215 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.370      ;
; 1.215 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.370      ;
; 1.215 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.370      ;
; 1.473 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.879     ; 0.788      ;
; 1.473 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.879     ; 0.788      ;
; 1.473 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.879     ; 0.788      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -5.337   ; 0.108 ; -2.931   ; 0.662   ; -3.000              ;
;  CLOCK_50                                         ; N/A      ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  ENET0_RX_CLK                                     ; -5.337   ; 0.108 ; -0.833   ; 0.662   ; -3.000              ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; 140.403  ; 0.182 ; N/A      ; N/A     ; 79.149              ;
;  pll2|altpll_component|auto_generated|pll1|clk[0] ; -2.408   ; 0.110 ; -2.931   ; 1.215   ; 3.686               ;
; Design-wide TNS                                   ; -683.362 ; 0.0   ; -11.292  ; 0.0     ; -345.37             ;
;  CLOCK_50                                         ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ENET0_RX_CLK                                     ; -645.976 ; 0.000 ; -2.499   ; 0.000   ; -345.370            ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll2|altpll_component|auto_generated|pll1|clk[0] ; -37.386  ; 0.000 ; -8.793   ; 0.000   ; 0.000               ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; ENET0_RX_CLK                                     ; ENET0_RX_CLK                                     ; 12265    ; 5        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK                                     ; 16       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 2169228  ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 94197    ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; ENET0_RX_CLK                                     ; ENET0_RX_CLK                                     ; 12265    ; 5        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK                                     ; 16       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 2169228  ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 94197    ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; ENET0_RX_CLK                                     ; ENET0_RX_CLK                                     ; 3        ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; ENET0_RX_CLK                                     ; ENET0_RX_CLK                                     ; 3        ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 243   ; 243  ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; CLOCK_50                                         ; CLOCK_50                                         ; Base      ; Constrained ;
; ENET0_RX_CLK                                     ; ENET0_RX_CLK                                     ; Base      ; Constrained ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ENET0_RX_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DV      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; ENET0_TX_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_SYNC_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ENET0_RX_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DV      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; ENET0_TX_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_SYNC_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Aug 18 01:43:30 2020
Info: Command: quartus_sta datatape -c datatape
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'datatape.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 850 -multiply_by 107 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[0]} {pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[0]} {pll2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ENET0_RX_CLK ENET0_RX_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.337            -645.976 ENET0_RX_CLK 
    Info (332119):    -2.408             -37.386 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   140.403               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.289               0.000 ENET0_RX_CLK 
    Info (332119):     0.307               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.931
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.931              -8.793 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.833              -2.499 ENET0_RX_CLK 
Info (332146): Worst-case removal slack is 1.367
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.367               0.000 ENET0_RX_CLK 
    Info (332119):     2.469               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -345.370 ENET0_RX_CLK 
    Info (332119):     3.698               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.813               0.000 CLOCK_50 
    Info (332119):    79.150               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.856
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.856            -573.798 ENET0_RX_CLK 
    Info (332119):    -2.028             -31.420 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   142.150               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.302               0.000 ENET0_RX_CLK 
    Info (332119):     0.302               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.355               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.499
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.499              -7.497 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.657              -1.971 ENET0_RX_CLK 
Info (332146): Worst-case removal slack is 1.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.236               0.000 ENET0_RX_CLK 
    Info (332119):     2.228               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -344.710 ENET0_RX_CLK 
    Info (332119):     3.686               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.791               0.000 CLOCK_50 
    Info (332119):    79.149               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.509
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.509            -206.860 ENET0_RX_CLK 
    Info (332119):    -0.879             -13.517 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   149.637               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.108               0.000 ENET0_RX_CLK 
    Info (332119):     0.110               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.182               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.139
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.139              -3.417 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.104               0.000 ENET0_RX_CLK 
Info (332146): Worst-case removal slack is 0.662
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.662               0.000 ENET0_RX_CLK 
    Info (332119):     1.215               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -268.464 ENET0_RX_CLK 
    Info (332119):     3.758               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    79.219               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 724 megabytes
    Info: Processing ended: Tue Aug 18 01:43:32 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


