 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYSTEM
Version: K-2015.06
Date   : Fri Sep 22 15:57:44 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][6]/CK (DFFRX2M)              0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][6]/QN (DFFRX2M)              0.34       0.34 r
  U0_RegFile/U4/Y (INVX2M)                                0.07       0.40 f
  U0_RegFile/REG1[6] (REG_FILE)                           0.00       0.40 f
  U0_ALU/B[6] (ALU)                                       0.00       0.40 f
  U0_ALU/U22/Y (BUFX8M)                                   0.11       0.51 f
  U0_ALU/div_60/b[6] (ALU_DW_div_uns_1)                   0.00       0.51 f
  U0_ALU/div_60/U36/Y (NAND2BX12M)                        0.13       0.64 f
  U0_ALU/div_60/U2/Y (CLKINVX12M)                         0.05       0.70 r
  U0_ALU/div_60/U19/Y (NAND2X8M)                          0.06       0.76 f
  U0_ALU/div_60/U12/Y (CLKINVX8M)                         0.05       0.81 r
  U0_ALU/div_60/U11/Y (NAND2X6M)                          0.05       0.86 f
  U0_ALU/div_60/U73/Y (CLKINVX8M)                         0.05       0.90 r
  U0_ALU/div_60/U55/Y (NAND2X6M)                          0.04       0.94 f
  U0_ALU/div_60/U87/Y (MX2X4M)                            0.22       1.16 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.38       1.54 r
  U0_ALU/div_60/U13/Y (NAND2X4M)                          0.08       1.62 f
  U0_ALU/div_60/U95/Y (MXI2X6M)                           0.14       1.76 f
  U0_ALU/div_60/U75/CO (ADDFHX4M)                         0.23       1.98 f
  U0_ALU/div_60/U9/Y (NAND2X3M)                           0.08       2.06 r
  U0_ALU/div_60/U72/Y (NAND3X4M)                          0.09       2.14 f
  U0_ALU/div_60/U71/Y (INVX4M)                            0.07       2.22 r
  U0_ALU/div_60/U90/Y (NOR2X6M)                           0.05       2.27 f
  U0_ALU/div_60/U38/Y (MXI2X8M)                           0.13       2.40 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.35       2.76 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.23       2.99 f
  U0_ALU/div_60/U6/Y (NAND2X3M)                           0.08       3.07 r
  U0_ALU/div_60/U62/Y (NAND3X4M)                          0.09       3.16 f
  U0_ALU/div_60/U59/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_60/U58/Y (NAND2BX1M)                         0.13       3.36 r
  U0_ALU/div_60/U4/Y (CLKINVX4M)                          0.09       3.45 f
  U0_ALU/div_60/U37/Y (MX2X1M)                            0.28       3.73 r
  U0_ALU/div_60/U5/Y (CLKNAND2X2M)                        0.13       3.86 f
  U0_ALU/div_60/U1/Y (NAND3X4M)                           0.12       3.98 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.17       4.15 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.16       4.31 r
  U0_ALU/div_60/U97/Y (INVX4M)                            0.04       4.36 f
  U0_ALU/div_60/U40/Y (OR2X6M)                            0.16       4.52 f
  U0_ALU/div_60/U145/Y (MXI2X6M)                          0.13       4.64 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.36       5.00 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.22       5.22 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.22       5.44 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.24       5.68 f
  U0_ALU/div_60/U18/Y (NAND2X4M)                          0.07       5.76 r
  U0_ALU/div_60/U66/Y (NAND3X4M)                          0.10       5.86 f
  U0_ALU/div_60/U91/Y (CLKINVX6M)                         0.06       5.92 r
  U0_ALU/div_60/U102/Y (NOR2X6M)                          0.04       5.96 f
  U0_ALU/div_60/U94/Y (MXI2X6M)                           0.10       6.06 r
  U0_ALU/div_60/U34/Y (INVX8M)                            0.06       6.12 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.34       6.46 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.22       6.68 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       6.90 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.22       7.12 f
  U0_ALU/div_60/U32/Y (CLKNAND2X2M)                       0.08       7.20 r
  U0_ALU/div_60/U25/Y (NAND3X4M)                          0.10       7.30 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.23       7.53 f
  U0_ALU/div_60/U89/Y (NOR2BX8M)                          0.12       7.66 f
  U0_ALU/div_60/U88/Y (CLKINVX8M)                         0.05       7.71 r
  U0_ALU/div_60/U86/Y (MXI2X6M)                           0.10       7.81 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.40       8.21 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.15       8.35 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX1M)
                                                          0.18       8.54 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX2M)
                                                          0.19       8.73 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX4M)
                                                          0.17       8.90 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX4M)
                                                          0.16       9.07 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX4M)
                                                          0.16       9.23 r
  U0_ALU/div_60/quotient[0] (ALU_DW_div_uns_1)            0.00       9.23 r
  U0_ALU/U8/Y (NOR2X4M)                                   0.04       9.26 f
  U0_ALU/U61/Y (AOI211X2M)                                0.19       9.46 r
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                      0.00       9.46 r
  data arrival time                                                  9.46

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                     0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -9.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_RegFile/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][6]/CK (DFFRX2M)              0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][6]/QN (DFFRX2M)              0.34       0.34 r
  U0_RegFile/U4/Y (INVX2M)                                0.07       0.40 f
  U0_RegFile/REG1[6] (REG_FILE)                           0.00       0.40 f
  U0_ALU/B[6] (ALU)                                       0.00       0.40 f
  U0_ALU/U22/Y (BUFX8M)                                   0.11       0.51 f
  U0_ALU/div_60/b[6] (ALU_DW_div_uns_1)                   0.00       0.51 f
  U0_ALU/div_60/U36/Y (NAND2BX12M)                        0.13       0.64 f
  U0_ALU/div_60/U2/Y (CLKINVX12M)                         0.05       0.70 r
  U0_ALU/div_60/U19/Y (NAND2X8M)                          0.06       0.76 f
  U0_ALU/div_60/U12/Y (CLKINVX8M)                         0.05       0.81 r
  U0_ALU/div_60/U11/Y (NAND2X6M)                          0.05       0.86 f
  U0_ALU/div_60/U73/Y (CLKINVX8M)                         0.05       0.90 r
  U0_ALU/div_60/U55/Y (NAND2X6M)                          0.04       0.94 f
  U0_ALU/div_60/U87/Y (MX2X4M)                            0.22       1.16 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.38       1.54 r
  U0_ALU/div_60/U13/Y (NAND2X4M)                          0.08       1.62 f
  U0_ALU/div_60/U95/Y (MXI2X6M)                           0.14       1.76 f
  U0_ALU/div_60/U75/CO (ADDFHX4M)                         0.23       1.98 f
  U0_ALU/div_60/U9/Y (NAND2X3M)                           0.08       2.06 r
  U0_ALU/div_60/U72/Y (NAND3X4M)                          0.09       2.14 f
  U0_ALU/div_60/U71/Y (INVX4M)                            0.07       2.22 r
  U0_ALU/div_60/U90/Y (NOR2X6M)                           0.05       2.27 f
  U0_ALU/div_60/U38/Y (MXI2X8M)                           0.13       2.40 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.35       2.76 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.23       2.99 f
  U0_ALU/div_60/U6/Y (NAND2X3M)                           0.08       3.07 r
  U0_ALU/div_60/U62/Y (NAND3X4M)                          0.09       3.16 f
  U0_ALU/div_60/U59/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_60/U58/Y (NAND2BX1M)                         0.13       3.36 r
  U0_ALU/div_60/U4/Y (CLKINVX4M)                          0.09       3.45 f
  U0_ALU/div_60/U37/Y (MX2X1M)                            0.28       3.73 r
  U0_ALU/div_60/U5/Y (CLKNAND2X2M)                        0.13       3.86 f
  U0_ALU/div_60/U1/Y (NAND3X4M)                           0.12       3.98 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.17       4.15 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.16       4.31 r
  U0_ALU/div_60/U97/Y (INVX4M)                            0.04       4.36 f
  U0_ALU/div_60/U40/Y (OR2X6M)                            0.16       4.52 f
  U0_ALU/div_60/U145/Y (MXI2X6M)                          0.13       4.64 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.36       5.00 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.22       5.22 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.22       5.44 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.24       5.68 f
  U0_ALU/div_60/U18/Y (NAND2X4M)                          0.07       5.76 r
  U0_ALU/div_60/U66/Y (NAND3X4M)                          0.10       5.86 f
  U0_ALU/div_60/U91/Y (CLKINVX6M)                         0.06       5.92 r
  U0_ALU/div_60/U102/Y (NOR2X6M)                          0.04       5.96 f
  U0_ALU/div_60/U94/Y (MXI2X6M)                           0.10       6.06 r
  U0_ALU/div_60/U34/Y (INVX8M)                            0.06       6.12 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.34       6.46 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.22       6.68 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       6.90 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.22       7.12 f
  U0_ALU/div_60/U32/Y (CLKNAND2X2M)                       0.08       7.20 r
  U0_ALU/div_60/U25/Y (NAND3X4M)                          0.10       7.30 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.23       7.53 f
  U0_ALU/div_60/U141/Y (NAND2BX1M)                        0.09       7.63 r
  U0_ALU/div_60/U103/Y (INVXLM)                           0.23       7.86 f
  U0_ALU/div_60/quotient[1] (ALU_DW_div_uns_1)            0.00       7.86 f
  U0_ALU/U23/Y (AND2X1M)                                  0.25       8.11 f
  U0_ALU/U24/Y (NOR3X2M)                                  0.17       8.28 r
  U0_ALU/U138/Y (AOI21X2M)                                0.09       8.37 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       8.37 f
  data arrival time                                                  8.37

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -8.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U0_RegFile/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][3]/CK (DFFRX2M)              0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][3]/Q (DFFRX2M)               0.58       0.58 r
  U0_RegFile/REG1[3] (REG_FILE)                           0.00       0.58 r
  U0_ALU/B[3] (ALU)                                       0.00       0.58 r
  U0_ALU/U171/Y (INVXLM)                                  0.17       0.74 f
  U0_ALU/U172/Y (INVX2M)                                  0.14       0.88 r
  U0_ALU/mult_56/B[3] (ALU_DW02_mult_0)                   0.00       0.88 r
  U0_ALU/mult_56/U37/Y (INVX2M)                           0.10       0.98 f
  U0_ALU/mult_56/U114/Y (NOR2X1M)                         0.16       1.14 r
  U0_ALU/mult_56/U4/Y (AND2X2M)                           0.16       1.30 r
  U0_ALU/mult_56/S2_2_2/CO (ADDFX2M)                      0.54       1.84 r
  U0_ALU/mult_56/S2_3_2/CO (ADDFX2M)                      0.55       2.39 r
  U0_ALU/mult_56/S2_4_2/CO (ADDFX2M)                      0.55       2.94 r
  U0_ALU/mult_56/S2_5_2/CO (ADDFX2M)                      0.55       3.49 r
  U0_ALU/mult_56/S2_6_2/CO (ADDFX2M)                      0.55       4.04 r
  U0_ALU/mult_56/S4_2/S (ADDFX2M)                         0.58       4.62 f
  U0_ALU/mult_56/U22/Y (CLKXOR2X2M)                       0.31       4.93 r
  U0_ALU/mult_56/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.93 r
  U0_ALU/mult_56/FS_1/U4/Y (NAND2X2M)                     0.07       5.00 f
  U0_ALU/mult_56/FS_1/U31/Y (OA21X1M)                     0.37       5.37 f
  U0_ALU/mult_56/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.63 f
  U0_ALU/mult_56/FS_1/U26/Y (OA21X1M)                     0.40       6.03 f
  U0_ALU/mult_56/FS_1/U21/Y (OAI21BX1M)                   0.25       6.28 r
  U0_ALU/mult_56/FS_1/U19/Y (OAI21X1M)                    0.13       6.41 f
  U0_ALU/mult_56/FS_1/U2/Y (AOI21BX2M)                    0.17       6.58 f
  U0_ALU/mult_56/FS_1/U3/Y (XNOR2X2M)                     0.12       6.70 r
  U0_ALU/mult_56/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       6.70 r
  U0_ALU/mult_56/PRODUCT[15] (ALU_DW02_mult_0)            0.00       6.70 r
  U0_ALU/U37/Y (OAI2BB1X2M)                               0.15       6.85 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       6.85 r
  data arrival time                                                  6.85

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                        2.66


  Startpoint: U0_RegFile/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][3]/CK (DFFRX2M)              0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][3]/Q (DFFRX2M)               0.58       0.58 r
  U0_RegFile/REG1[3] (REG_FILE)                           0.00       0.58 r
  U0_ALU/B[3] (ALU)                                       0.00       0.58 r
  U0_ALU/U171/Y (INVXLM)                                  0.17       0.74 f
  U0_ALU/U172/Y (INVX2M)                                  0.14       0.88 r
  U0_ALU/mult_56/B[3] (ALU_DW02_mult_0)                   0.00       0.88 r
  U0_ALU/mult_56/U37/Y (INVX2M)                           0.10       0.98 f
  U0_ALU/mult_56/U114/Y (NOR2X1M)                         0.16       1.14 r
  U0_ALU/mult_56/U4/Y (AND2X2M)                           0.16       1.30 r
  U0_ALU/mult_56/S2_2_2/CO (ADDFX2M)                      0.54       1.84 r
  U0_ALU/mult_56/S2_3_2/CO (ADDFX2M)                      0.55       2.39 r
  U0_ALU/mult_56/S2_4_2/CO (ADDFX2M)                      0.55       2.94 r
  U0_ALU/mult_56/S2_5_2/CO (ADDFX2M)                      0.55       3.49 r
  U0_ALU/mult_56/S2_6_2/CO (ADDFX2M)                      0.55       4.04 r
  U0_ALU/mult_56/S4_2/S (ADDFX2M)                         0.58       4.62 f
  U0_ALU/mult_56/U22/Y (CLKXOR2X2M)                       0.31       4.93 r
  U0_ALU/mult_56/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.93 r
  U0_ALU/mult_56/FS_1/U4/Y (NAND2X2M)                     0.07       5.00 f
  U0_ALU/mult_56/FS_1/U31/Y (OA21X1M)                     0.37       5.37 f
  U0_ALU/mult_56/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.63 f
  U0_ALU/mult_56/FS_1/U26/Y (OA21X1M)                     0.40       6.03 f
  U0_ALU/mult_56/FS_1/U21/Y (OAI21BX1M)                   0.25       6.28 r
  U0_ALU/mult_56/FS_1/U20/Y (XOR3XLM)                     0.16       6.44 r
  U0_ALU/mult_56/FS_1/SUM[12] (ALU_DW01_add_1)            0.00       6.44 r
  U0_ALU/mult_56/PRODUCT[14] (ALU_DW02_mult_0)            0.00       6.44 r
  U0_ALU/U38/Y (OAI2BB1X2M)                               0.13       6.57 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       6.57 r
  data arrival time                                                  6.57

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -6.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.94


  Startpoint: U0_RegFile/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][6]/CK (DFFRX2M)              0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][6]/QN (DFFRX2M)              0.32       0.32 f
  U0_RegFile/U4/Y (INVX2M)                                0.10       0.42 r
  U0_RegFile/REG1[6] (REG_FILE)                           0.00       0.42 r
  U0_ALU/B[6] (ALU)                                       0.00       0.42 r
  U0_ALU/U22/Y (BUFX8M)                                   0.10       0.52 r
  U0_ALU/div_60/b[6] (ALU_DW_div_uns_1)                   0.00       0.52 r
  U0_ALU/div_60/U36/Y (NAND2BX12M)                        0.11       0.63 r
  U0_ALU/div_60/U2/Y (CLKINVX12M)                         0.06       0.69 f
  U0_ALU/div_60/U19/Y (NAND2X8M)                          0.07       0.76 r
  U0_ALU/div_60/U12/Y (CLKINVX8M)                         0.06       0.82 f
  U0_ALU/div_60/U11/Y (NAND2X6M)                          0.06       0.88 r
  U0_ALU/div_60/U73/Y (CLKINVX8M)                         0.05       0.93 f
  U0_ALU/div_60/U55/Y (NAND2X6M)                          0.05       0.98 r
  U0_ALU/div_60/U87/Y (MX2X4M)                            0.20       1.18 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.36       1.54 f
  U0_ALU/div_60/U13/Y (NAND2X4M)                          0.10       1.63 r
  U0_ALU/div_60/U95/Y (MXI2X6M)                           0.13       1.76 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.19       1.95 r
  U0_ALU/div_60/U10/Y (NAND2X4M)                          0.05       2.00 f
  U0_ALU/div_60/U72/Y (NAND3X4M)                          0.10       2.10 r
  U0_ALU/div_60/U71/Y (INVX4M)                            0.05       2.15 f
  U0_ALU/div_60/U90/Y (NOR2X6M)                           0.13       2.29 r
  U0_ALU/div_60/U38/Y (MXI2X8M)                           0.16       2.45 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.34       2.79 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.17       2.96 r
  U0_ALU/div_60/U6/Y (NAND2X3M)                           0.07       3.03 f
  U0_ALU/div_60/U62/Y (NAND3X4M)                          0.09       3.12 r
  U0_ALU/div_60/U59/Y (INVX4M)                            0.04       3.17 f
  U0_ALU/div_60/U58/Y (NAND2BX1M)                         0.21       3.38 f
  U0_ALU/div_60/U4/Y (CLKINVX4M)                          0.09       3.46 r
  U0_ALU/div_60/U37/Y (MX2X1M)                            0.26       3.72 f
  U0_ALU/div_60/U8/Y (NAND2X2M)                           0.11       3.83 r
  U0_ALU/div_60/U1/Y (NAND3X4M)                           0.10       3.93 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.23       4.16 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.38 f
  U0_ALU/div_60/U97/Y (INVX4M)                            0.07       4.45 r
  U0_ALU/div_60/U40/Y (OR2X6M)                            0.11       4.56 r
  U0_ALU/div_60/U145/Y (MXI2X6M)                          0.11       4.67 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.40       5.07 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.16       5.23 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.16       5.39 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.19       5.58 r
  U0_ALU/div_60/U18/Y (NAND2X4M)                          0.06       5.64 f
  U0_ALU/div_60/U66/Y (NAND3X4M)                          0.09       5.74 r
  U0_ALU/div_60/U91/Y (CLKINVX6M)                         0.07       5.81 f
  U0_ALU/div_60/U93/Y (NAND2BX2M)                         0.17       5.98 f
  U0_ALU/div_60/U105/Y (INVX4M)                           0.11       6.09 r
  U0_ALU/div_60/quotient[2] (ALU_DW_div_uns_1)            0.00       6.09 r
  U0_ALU/U101/Y (AOI22XLM)                                0.16       6.26 f
  U0_ALU/U98/Y (AOI31X2M)                                 0.15       6.41 r
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       6.41 r
  data arrival time                                                  6.41

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -6.41
  --------------------------------------------------------------------------
  slack (MET)                                                        3.09


  Startpoint: U0_RegFile/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][3]/CK (DFFRX2M)              0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][3]/Q (DFFRX2M)               0.58       0.58 r
  U0_RegFile/REG1[3] (REG_FILE)                           0.00       0.58 r
  U0_ALU/B[3] (ALU)                                       0.00       0.58 r
  U0_ALU/U171/Y (INVXLM)                                  0.17       0.74 f
  U0_ALU/U172/Y (INVX2M)                                  0.14       0.88 r
  U0_ALU/mult_56/B[3] (ALU_DW02_mult_0)                   0.00       0.88 r
  U0_ALU/mult_56/U37/Y (INVX2M)                           0.10       0.98 f
  U0_ALU/mult_56/U114/Y (NOR2X1M)                         0.16       1.14 r
  U0_ALU/mult_56/U4/Y (AND2X2M)                           0.16       1.30 r
  U0_ALU/mult_56/S2_2_2/CO (ADDFX2M)                      0.54       1.84 r
  U0_ALU/mult_56/S2_3_2/CO (ADDFX2M)                      0.55       2.39 r
  U0_ALU/mult_56/S2_4_2/CO (ADDFX2M)                      0.55       2.94 r
  U0_ALU/mult_56/S2_5_2/CO (ADDFX2M)                      0.55       3.49 r
  U0_ALU/mult_56/S2_6_2/CO (ADDFX2M)                      0.55       4.04 r
  U0_ALU/mult_56/S4_2/S (ADDFX2M)                         0.58       4.62 f
  U0_ALU/mult_56/U22/Y (CLKXOR2X2M)                       0.31       4.93 r
  U0_ALU/mult_56/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.93 r
  U0_ALU/mult_56/FS_1/U4/Y (NAND2X2M)                     0.07       5.00 f
  U0_ALU/mult_56/FS_1/U31/Y (OA21X1M)                     0.37       5.37 f
  U0_ALU/mult_56/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.63 f
  U0_ALU/mult_56/FS_1/U26/Y (OA21X1M)                     0.40       6.03 f
  U0_ALU/mult_56/FS_1/U22/Y (XNOR2X1M)                    0.10       6.13 r
  U0_ALU/mult_56/FS_1/SUM[11] (ALU_DW01_add_1)            0.00       6.13 r
  U0_ALU/mult_56/PRODUCT[13] (ALU_DW02_mult_0)            0.00       6.13 r
  U0_ALU/U39/Y (OAI2BB1X2M)                               0.15       6.28 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       6.28 r
  data arrival time                                                  6.28

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -6.28
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: U0_RegFile/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][3]/CK (DFFRX2M)              0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][3]/Q (DFFRX2M)               0.58       0.58 r
  U0_RegFile/REG1[3] (REG_FILE)                           0.00       0.58 r
  U0_ALU/B[3] (ALU)                                       0.00       0.58 r
  U0_ALU/U171/Y (INVXLM)                                  0.17       0.74 f
  U0_ALU/U172/Y (INVX2M)                                  0.14       0.88 r
  U0_ALU/mult_56/B[3] (ALU_DW02_mult_0)                   0.00       0.88 r
  U0_ALU/mult_56/U37/Y (INVX2M)                           0.10       0.98 f
  U0_ALU/mult_56/U114/Y (NOR2X1M)                         0.16       1.14 r
  U0_ALU/mult_56/U4/Y (AND2X2M)                           0.16       1.30 r
  U0_ALU/mult_56/S2_2_2/CO (ADDFX2M)                      0.54       1.84 r
  U0_ALU/mult_56/S2_3_2/CO (ADDFX2M)                      0.55       2.39 r
  U0_ALU/mult_56/S2_4_2/CO (ADDFX2M)                      0.55       2.94 r
  U0_ALU/mult_56/S2_5_2/CO (ADDFX2M)                      0.55       3.49 r
  U0_ALU/mult_56/S2_6_2/CO (ADDFX2M)                      0.55       4.04 r
  U0_ALU/mult_56/S4_2/S (ADDFX2M)                         0.58       4.62 f
  U0_ALU/mult_56/U22/Y (CLKXOR2X2M)                       0.31       4.93 r
  U0_ALU/mult_56/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.93 r
  U0_ALU/mult_56/FS_1/U4/Y (NAND2X2M)                     0.07       5.00 f
  U0_ALU/mult_56/FS_1/U31/Y (OA21X1M)                     0.37       5.37 f
  U0_ALU/mult_56/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.63 f
  U0_ALU/mult_56/FS_1/U27/Y (CLKXOR2X2M)                  0.26       5.89 r
  U0_ALU/mult_56/FS_1/SUM[10] (ALU_DW01_add_1)            0.00       5.89 r
  U0_ALU/mult_56/PRODUCT[12] (ALU_DW02_mult_0)            0.00       5.89 r
  U0_ALU/U43/Y (OAI2BB1X2M)                               0.12       6.02 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       6.02 r
  data arrival time                                                  6.02

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -6.02
  --------------------------------------------------------------------------
  slack (MET)                                                        3.49


  Startpoint: U0_RegFile/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][3]/CK (DFFRX2M)              0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][3]/Q (DFFRX2M)               0.58       0.58 r
  U0_RegFile/REG1[3] (REG_FILE)                           0.00       0.58 r
  U0_ALU/B[3] (ALU)                                       0.00       0.58 r
  U0_ALU/U171/Y (INVXLM)                                  0.17       0.74 f
  U0_ALU/U172/Y (INVX2M)                                  0.14       0.88 r
  U0_ALU/mult_56/B[3] (ALU_DW02_mult_0)                   0.00       0.88 r
  U0_ALU/mult_56/U37/Y (INVX2M)                           0.10       0.98 f
  U0_ALU/mult_56/U114/Y (NOR2X1M)                         0.16       1.14 r
  U0_ALU/mult_56/U4/Y (AND2X2M)                           0.16       1.30 r
  U0_ALU/mult_56/S2_2_2/CO (ADDFX2M)                      0.54       1.84 r
  U0_ALU/mult_56/S2_3_2/CO (ADDFX2M)                      0.55       2.39 r
  U0_ALU/mult_56/S2_4_2/CO (ADDFX2M)                      0.55       2.94 r
  U0_ALU/mult_56/S2_5_2/CO (ADDFX2M)                      0.55       3.49 r
  U0_ALU/mult_56/S2_6_2/CO (ADDFX2M)                      0.55       4.04 r
  U0_ALU/mult_56/S4_2/S (ADDFX2M)                         0.58       4.62 f
  U0_ALU/mult_56/U22/Y (CLKXOR2X2M)                       0.31       4.93 r
  U0_ALU/mult_56/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.93 r
  U0_ALU/mult_56/FS_1/U4/Y (NAND2X2M)                     0.07       5.00 f
  U0_ALU/mult_56/FS_1/U31/Y (OA21X1M)                     0.37       5.37 f
  U0_ALU/mult_56/FS_1/U15/Y (XNOR2X1M)                    0.10       5.47 r
  U0_ALU/mult_56/FS_1/SUM[9] (ALU_DW01_add_1)             0.00       5.47 r
  U0_ALU/mult_56/PRODUCT[11] (ALU_DW02_mult_0)            0.00       5.47 r
  U0_ALU/U42/Y (OAI2BB1X2M)                               0.15       5.62 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       5.62 r
  data arrival time                                                  5.62

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -5.62
  --------------------------------------------------------------------------
  slack (MET)                                                        3.88


  Startpoint: U0_RegFile/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][3]/CK (DFFRX2M)              0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][3]/Q (DFFRX2M)               0.58       0.58 r
  U0_RegFile/REG1[3] (REG_FILE)                           0.00       0.58 r
  U0_ALU/B[3] (ALU)                                       0.00       0.58 r
  U0_ALU/U171/Y (INVXLM)                                  0.17       0.74 f
  U0_ALU/U172/Y (INVX2M)                                  0.14       0.88 r
  U0_ALU/mult_56/B[3] (ALU_DW02_mult_0)                   0.00       0.88 r
  U0_ALU/mult_56/U37/Y (INVX2M)                           0.10       0.98 f
  U0_ALU/mult_56/U106/Y (NOR2X1M)                         0.15       1.14 r
  U0_ALU/mult_56/U2/Y (AND2X2M)                           0.16       1.29 r
  U0_ALU/mult_56/S2_2_3/CO (ADDFX2M)                      0.54       1.84 r
  U0_ALU/mult_56/S2_3_3/CO (ADDFX2M)                      0.55       2.39 r
  U0_ALU/mult_56/S2_4_3/CO (ADDFX2M)                      0.55       2.94 r
  U0_ALU/mult_56/S2_5_3/CO (ADDFX2M)                      0.55       3.49 r
  U0_ALU/mult_56/S2_6_3/CO (ADDFX2M)                      0.55       4.04 r
  U0_ALU/mult_56/S4_3/S (ADDFX2M)                         0.58       4.62 f
  U0_ALU/mult_56/U23/Y (CLKXOR2X2M)                       0.30       4.92 r
  U0_ALU/mult_56/FS_1/A[8] (ALU_DW01_add_1)               0.00       4.92 r
  U0_ALU/mult_56/FS_1/U33/Y (NOR2X1M)                     0.06       4.98 f
  U0_ALU/mult_56/FS_1/U18/Y (NAND2BX1M)                   0.20       5.18 f
  U0_ALU/mult_56/FS_1/U17/Y (CLKXOR2X2M)                  0.19       5.37 r
  U0_ALU/mult_56/FS_1/SUM[8] (ALU_DW01_add_1)             0.00       5.37 r
  U0_ALU/mult_56/PRODUCT[10] (ALU_DW02_mult_0)            0.00       5.37 r
  U0_ALU/U41/Y (OAI2BB1X2M)                               0.12       5.50 r
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       5.50 r
  data arrival time                                                  5.50

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -5.50
  --------------------------------------------------------------------------
  slack (MET)                                                        4.01


  Startpoint: U0_RegFile/Reg_File_reg[1][1]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][1]/CK (DFFRHQX1M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][1]/Q (DFFRHQX1M)             0.32       0.32 r
  U0_RegFile/REG1[1] (REG_FILE)                           0.00       0.32 r
  U0_ALU/B[1] (ALU)                                       0.00       0.32 r
  U0_ALU/U12/Y (BUFX2M)                                   0.32       0.64 r
  U0_ALU/mult_56/B[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_56/U10/Y (INVXLM)                           0.29       0.93 f
  U0_ALU/mult_56/U108/Y (NOR2X1M)                         0.21       1.14 r
  U0_ALU/mult_56/U3/Y (AND2X2M)                           0.16       1.30 r
  U0_ALU/mult_56/S2_2_1/CO (ADDFX2M)                      0.54       1.84 r
  U0_ALU/mult_56/S2_3_1/CO (ADDFX2M)                      0.55       2.39 r
  U0_ALU/mult_56/S2_4_1/CO (ADDFX2M)                      0.55       2.94 r
  U0_ALU/mult_56/S2_5_1/CO (ADDFX2M)                      0.55       3.49 r
  U0_ALU/mult_56/S2_6_1/CO (ADDFX2M)                      0.55       4.04 r
  U0_ALU/mult_56/S4_1/S (ADDFX2M)                         0.59       4.63 f
  U0_ALU/mult_56/U18/Y (INVX2M)                           0.08       4.71 r
  U0_ALU/mult_56/U17/Y (XNOR2X2M)                         0.17       4.88 r
  U0_ALU/mult_56/FS_1/A[6] (ALU_DW01_add_1)               0.00       4.88 r
  U0_ALU/mult_56/FS_1/U7/Y (INVX2M)                       0.06       4.94 f
  U0_ALU/mult_56/FS_1/U8/Y (INVX2M)                       0.05       4.99 r
  U0_ALU/mult_56/FS_1/SUM[6] (ALU_DW01_add_1)             0.00       4.99 r
  U0_ALU/mult_56/PRODUCT[8] (ALU_DW02_mult_0)             0.00       4.99 r
  U0_ALU/U71/Y (AOI2BB2XLM)                               0.11       5.10 f
  U0_ALU/U69/Y (AOI21X2M)                                 0.15       5.25 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       5.25 r
  data arrival time                                                  5.25

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.25
  --------------------------------------------------------------------------
  slack (MET)                                                        4.25


  Startpoint: U0_RegFile/Reg_File_reg[1][1]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][1]/CK (DFFRHQX1M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][1]/Q (DFFRHQX1M)             0.32       0.32 r
  U0_RegFile/REG1[1] (REG_FILE)                           0.00       0.32 r
  U0_ALU/B[1] (ALU)                                       0.00       0.32 r
  U0_ALU/U12/Y (BUFX2M)                                   0.32       0.64 r
  U0_ALU/mult_56/B[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_56/U10/Y (INVXLM)                           0.29       0.93 f
  U0_ALU/mult_56/U108/Y (NOR2X1M)                         0.21       1.14 r
  U0_ALU/mult_56/U3/Y (AND2X2M)                           0.16       1.30 r
  U0_ALU/mult_56/S2_2_1/CO (ADDFX2M)                      0.54       1.84 r
  U0_ALU/mult_56/S2_3_1/CO (ADDFX2M)                      0.55       2.39 r
  U0_ALU/mult_56/S2_4_1/CO (ADDFX2M)                      0.55       2.94 r
  U0_ALU/mult_56/S2_5_1/CO (ADDFX2M)                      0.55       3.49 r
  U0_ALU/mult_56/S2_6_1/CO (ADDFX2M)                      0.55       4.04 r
  U0_ALU/mult_56/S4_1/S (ADDFX2M)                         0.59       4.63 f
  U0_ALU/mult_56/U15/Y (AND2X2M)                          0.20       4.83 f
  U0_ALU/mult_56/FS_1/B[7] (ALU_DW01_add_1)               0.00       4.83 f
  U0_ALU/mult_56/FS_1/U6/Y (INVX2M)                       0.06       4.89 r
  U0_ALU/mult_56/FS_1/U5/Y (XNOR2X2M)                     0.15       5.04 r
  U0_ALU/mult_56/FS_1/SUM[7] (ALU_DW01_add_1)             0.00       5.04 r
  U0_ALU/mult_56/PRODUCT[9] (ALU_DW02_mult_0)             0.00       5.04 r
  U0_ALU/U40/Y (OAI2BB1X2M)                               0.15       5.19 r
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       5.19 r
  data arrival time                                                  5.19

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -5.19
  --------------------------------------------------------------------------
  slack (MET)                                                        4.32


  Startpoint: U0_RegFile/Reg_File_reg[1][1]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][1]/CK (DFFRHQX1M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][1]/Q (DFFRHQX1M)             0.32       0.32 r
  U0_RegFile/REG1[1] (REG_FILE)                           0.00       0.32 r
  U0_ALU/B[1] (ALU)                                       0.00       0.32 r
  U0_ALU/U12/Y (BUFX2M)                                   0.32       0.64 r
  U0_ALU/mult_56/B[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_56/U10/Y (INVXLM)                           0.29       0.93 f
  U0_ALU/mult_56/U116/Y (NOR2X1M)                         0.20       1.12 r
  U0_ALU/mult_56/U5/Y (AND2X2M)                           0.16       1.28 r
  U0_ALU/mult_56/S1_2_0/CO (ADDFX2M)                      0.54       1.82 r
  U0_ALU/mult_56/S1_3_0/CO (ADDFX2M)                      0.55       2.37 r
  U0_ALU/mult_56/S1_4_0/CO (ADDFX2M)                      0.55       2.92 r
  U0_ALU/mult_56/S1_5_0/CO (ADDFX2M)                      0.55       3.48 r
  U0_ALU/mult_56/S1_6_0/CO (ADDFX2M)                      0.55       4.03 r
  U0_ALU/mult_56/S4_0/S (ADDFX2M)                         0.56       4.58 f
  U0_ALU/mult_56/FS_1/A[5] (ALU_DW01_add_1)               0.00       4.58 f
  U0_ALU/mult_56/FS_1/U14/Y (BUFX2M)                      0.15       4.73 f
  U0_ALU/mult_56/FS_1/SUM[5] (ALU_DW01_add_1)             0.00       4.73 f
  U0_ALU/mult_56/PRODUCT[7] (ALU_DW02_mult_0)             0.00       4.73 f
  U0_ALU/U68/Y (AOI221XLM)                                0.42       5.14 r
  U0_ALU/U65/Y (AOI31X2M)                                 0.14       5.29 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       5.29 f
  data arrival time                                                  5.29

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -5.29
  --------------------------------------------------------------------------
  slack (MET)                                                        4.36


  Startpoint: U0_RegFile/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][6]/CK (DFFRX2M)              0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][6]/QN (DFFRX2M)              0.34       0.34 r
  U0_RegFile/U4/Y (INVX2M)                                0.07       0.40 f
  U0_RegFile/REG1[6] (REG_FILE)                           0.00       0.40 f
  U0_ALU/B[6] (ALU)                                       0.00       0.40 f
  U0_ALU/U22/Y (BUFX8M)                                   0.11       0.51 f
  U0_ALU/div_60/b[6] (ALU_DW_div_uns_1)                   0.00       0.51 f
  U0_ALU/div_60/U36/Y (NAND2BX12M)                        0.13       0.64 f
  U0_ALU/div_60/U2/Y (CLKINVX12M)                         0.05       0.70 r
  U0_ALU/div_60/U19/Y (NAND2X8M)                          0.06       0.76 f
  U0_ALU/div_60/U12/Y (CLKINVX8M)                         0.05       0.81 r
  U0_ALU/div_60/U11/Y (NAND2X6M)                          0.05       0.86 f
  U0_ALU/div_60/U73/Y (CLKINVX8M)                         0.05       0.90 r
  U0_ALU/div_60/U55/Y (NAND2X6M)                          0.04       0.94 f
  U0_ALU/div_60/U87/Y (MX2X4M)                            0.22       1.16 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.38       1.54 r
  U0_ALU/div_60/U13/Y (NAND2X4M)                          0.08       1.62 f
  U0_ALU/div_60/U95/Y (MXI2X6M)                           0.14       1.76 f
  U0_ALU/div_60/U75/CO (ADDFHX4M)                         0.23       1.98 f
  U0_ALU/div_60/U9/Y (NAND2X3M)                           0.08       2.06 r
  U0_ALU/div_60/U72/Y (NAND3X4M)                          0.09       2.14 f
  U0_ALU/div_60/U71/Y (INVX4M)                            0.07       2.22 r
  U0_ALU/div_60/U90/Y (NOR2X6M)                           0.05       2.27 f
  U0_ALU/div_60/U38/Y (MXI2X8M)                           0.13       2.40 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.35       2.76 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.23       2.99 f
  U0_ALU/div_60/U6/Y (NAND2X3M)                           0.08       3.07 r
  U0_ALU/div_60/U62/Y (NAND3X4M)                          0.09       3.16 f
  U0_ALU/div_60/U59/Y (INVX4M)                            0.06       3.22 r
  U0_ALU/div_60/U58/Y (NAND2BX1M)                         0.13       3.36 r
  U0_ALU/div_60/U4/Y (CLKINVX4M)                          0.09       3.45 f
  U0_ALU/div_60/U37/Y (MX2X1M)                            0.28       3.73 r
  U0_ALU/div_60/U5/Y (CLKNAND2X2M)                        0.13       3.86 f
  U0_ALU/div_60/U1/Y (NAND3X4M)                           0.12       3.98 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.17       4.15 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.16       4.31 r
  U0_ALU/div_60/U97/Y (INVX4M)                            0.04       4.36 f
  U0_ALU/div_60/U96/Y (NOR2X3M)                           0.17       4.53 r
  U0_ALU/div_60/quotient[3] (ALU_DW_div_uns_1)            0.00       4.53 r
  U0_ALU/U173/Y (AOI22XLM)                                0.19       4.72 f
  U0_ALU/U102/Y (AOI31X2M)                                0.15       4.87 r
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       4.87 r
  data arrival time                                                  4.87

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        4.63


  Startpoint: U0_RegFile/Reg_File_reg[1][1]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][1]/CK (DFFRHQX1M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][1]/Q (DFFRHQX1M)             0.32       0.32 r
  U0_RegFile/REG1[1] (REG_FILE)                           0.00       0.32 r
  U0_ALU/B[1] (ALU)                                       0.00       0.32 r
  U0_ALU/U12/Y (BUFX2M)                                   0.32       0.64 r
  U0_ALU/mult_56/B[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_56/U10/Y (INVXLM)                           0.29       0.93 f
  U0_ALU/mult_56/U116/Y (NOR2X1M)                         0.20       1.12 r
  U0_ALU/mult_56/U5/Y (AND2X2M)                           0.16       1.28 r
  U0_ALU/mult_56/S1_2_0/CO (ADDFX2M)                      0.54       1.82 r
  U0_ALU/mult_56/S1_3_0/CO (ADDFX2M)                      0.55       2.37 r
  U0_ALU/mult_56/S1_4_0/CO (ADDFX2M)                      0.55       2.92 r
  U0_ALU/mult_56/S1_5_0/CO (ADDFX2M)                      0.55       3.48 r
  U0_ALU/mult_56/S1_6_0/S (ADDFX2M)                       0.56       4.03 f
  U0_ALU/mult_56/FS_1/A[4] (ALU_DW01_add_1)               0.00       4.03 f
  U0_ALU/mult_56/FS_1/U13/Y (BUFX2M)                      0.15       4.19 f
  U0_ALU/mult_56/FS_1/SUM[4] (ALU_DW01_add_1)             0.00       4.19 f
  U0_ALU/mult_56/PRODUCT[6] (ALU_DW02_mult_0)             0.00       4.19 f
  U0_ALU/U110/Y (AOI211X2M)                               0.23       4.41 r
  U0_ALU/U108/Y (AOI31X2M)                                0.12       4.54 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       4.54 f
  data arrival time                                                  4.54

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -4.54
  --------------------------------------------------------------------------
  slack (MET)                                                        5.11


  Startpoint: U0_RegFile/Reg_File_reg[1][1]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][1]/CK (DFFRHQX1M)            0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][1]/Q (DFFRHQX1M)             0.32       0.32 r
  U0_RegFile/REG1[1] (REG_FILE)                           0.00       0.32 r
  U0_ALU/B[1] (ALU)                                       0.00       0.32 r
  U0_ALU/U12/Y (BUFX2M)                                   0.32       0.64 r
  U0_ALU/mult_56/B[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_56/U10/Y (INVXLM)                           0.29       0.93 f
  U0_ALU/mult_56/U116/Y (NOR2X1M)                         0.20       1.12 r
  U0_ALU/mult_56/U5/Y (AND2X2M)                           0.16       1.28 r
  U0_ALU/mult_56/S1_2_0/CO (ADDFX2M)                      0.54       1.82 r
  U0_ALU/mult_56/S1_3_0/CO (ADDFX2M)                      0.55       2.37 r
  U0_ALU/mult_56/S1_4_0/CO (ADDFX2M)                      0.55       2.92 r
  U0_ALU/mult_56/S1_5_0/S (ADDFX2M)                       0.56       3.48 f
  U0_ALU/mult_56/FS_1/A[3] (ALU_DW01_add_1)               0.00       3.48 f
  U0_ALU/mult_56/FS_1/U12/Y (BUFX2M)                      0.15       3.63 f
  U0_ALU/mult_56/FS_1/SUM[3] (ALU_DW01_add_1)             0.00       3.63 f
  U0_ALU/mult_56/PRODUCT[5] (ALU_DW02_mult_0)             0.00       3.63 f
  U0_ALU/U113/Y (AOI211X2M)                               0.23       3.86 r
  U0_ALU/U111/Y (AOI31X2M)                                0.12       3.98 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       3.98 f
  data arrival time                                                  3.98

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                        5.66


  Startpoint: U0_RegFile/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][6]/CK (DFFRX2M)              0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][6]/QN (DFFRX2M)              0.32       0.32 f
  U0_RegFile/U4/Y (INVX2M)                                0.10       0.42 r
  U0_RegFile/REG1[6] (REG_FILE)                           0.00       0.42 r
  U0_ALU/B[6] (ALU)                                       0.00       0.42 r
  U0_ALU/U22/Y (BUFX8M)                                   0.10       0.52 r
  U0_ALU/div_60/b[6] (ALU_DW_div_uns_1)                   0.00       0.52 r
  U0_ALU/div_60/U36/Y (NAND2BX12M)                        0.11       0.63 r
  U0_ALU/div_60/U2/Y (CLKINVX12M)                         0.06       0.69 f
  U0_ALU/div_60/U19/Y (NAND2X8M)                          0.07       0.76 r
  U0_ALU/div_60/U12/Y (CLKINVX8M)                         0.06       0.82 f
  U0_ALU/div_60/U11/Y (NAND2X6M)                          0.06       0.88 r
  U0_ALU/div_60/U73/Y (CLKINVX8M)                         0.05       0.93 f
  U0_ALU/div_60/U55/Y (NAND2X6M)                          0.05       0.98 r
  U0_ALU/div_60/U87/Y (MX2X4M)                            0.20       1.18 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.36       1.54 f
  U0_ALU/div_60/U13/Y (NAND2X4M)                          0.10       1.63 r
  U0_ALU/div_60/U95/Y (MXI2X6M)                           0.13       1.76 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.19       1.95 r
  U0_ALU/div_60/U10/Y (NAND2X4M)                          0.05       2.00 f
  U0_ALU/div_60/U72/Y (NAND3X4M)                          0.10       2.10 r
  U0_ALU/div_60/U71/Y (INVX4M)                            0.05       2.15 f
  U0_ALU/div_60/U90/Y (NOR2X6M)                           0.13       2.29 r
  U0_ALU/div_60/U38/Y (MXI2X8M)                           0.16       2.45 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.34       2.79 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.17       2.96 r
  U0_ALU/div_60/U6/Y (NAND2X3M)                           0.07       3.03 f
  U0_ALU/div_60/U62/Y (NAND3X4M)                          0.09       3.12 r
  U0_ALU/div_60/U59/Y (INVX4M)                            0.04       3.17 f
  U0_ALU/div_60/U58/Y (NAND2BX1M)                         0.21       3.38 f
  U0_ALU/div_60/U4/Y (CLKINVX4M)                          0.09       3.46 r
  U0_ALU/div_60/quotient[4] (ALU_DW_div_uns_1)            0.00       3.46 r
  U0_ALU/U179/Y (AOI22XLM)                                0.15       3.61 f
  U0_ALU/U105/Y (AOI31X2M)                                0.15       3.76 r
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       3.76 r
  data arrival time                                                  3.76

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                        5.74


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (DFFRQX2M)               0.55       0.55 f
  C0_CTRL/U36/Y (NOR2X2M)                                 0.22       0.77 r
  C0_CTRL/U39/Y (NAND3X2M)                                0.14       0.91 f
  C0_CTRL/U14/Y (NOR2X2M)                                 0.21       1.12 r
  C0_CTRL/ALU_EN (SYS_CTRL)                               0.00       1.12 r
  U0_ALU/EN (ALU)                                         0.00       1.12 r
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       1.12 r
  data arrival time                                                  1.12

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        8.35


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_ref_sync/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             2168.00    2168.00
  clock network delay (ideal)                             0.00    2168.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00    2168.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.43    2168.43 r
  U0_UART/U0_UART_RX/RX0/U8/Y (INVX2M)                    0.08    2168.51 f
  U0_UART/U0_UART_RX/RX0/U7/Y (NOR3X2M)                   0.23    2168.74 r
  U0_UART/U0_UART_RX/RX0/data_valid (RX_controller)       0.00    2168.74 r
  U0_UART/U0_UART_RX/data_Valid (UART_RX)                 0.00    2168.74 r
  U0_UART/RX_OUT_V (UART)                                 0.00    2168.74 r
  U0_ref_sync/bus_enable (DATA_SYNC)                      0.00    2168.74 r
  U0_ref_sync/sync_reg_reg[0]/D (DFFRQX2M)                0.00    2168.74 r
  data arrival time                                               2168.74

  clock REFCLK (rise edge)                             2170.00    2170.00
  clock network delay (ideal)                             0.00    2170.00
  clock uncertainty                                      -0.20    2169.80
  U0_ref_sync/sync_reg_reg[0]/CK (DFFRQX2M)               0.00    2169.80 r
  library setup time                                     -0.32    2169.48
  data required time                                              2169.48
  --------------------------------------------------------------------------
  data required time                                              2169.48
  data arrival time                                              -2168.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_ref_sync/sync_bus_reg[6]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             2168.00    2168.00
  clock network delay (ideal)                             0.00    2168.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]/CK (DFFRQX2M)     0.00    2168.00 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]/Q (DFFRQX2M)      0.49    2168.49 f
  U0_UART/U0_UART_RX/DSR0/P_DATA[6] (deserializer)        0.00    2168.49 f
  U0_UART/U0_UART_RX/P_DATA[6] (UART_RX)                  0.00    2168.49 f
  U0_UART/RX_OUT_P[6] (UART)                              0.00    2168.49 f
  U0_ref_sync/unsync_bus[6] (DATA_SYNC)                   0.00    2168.49 f
  U0_ref_sync/U10/Y (AO22X1M)                             0.32    2168.81 f
  U0_ref_sync/sync_bus_reg[6]/D (DFFRQX2M)                0.00    2168.81 f
  data arrival time                                               2168.81

  clock REFCLK (rise edge)                             2170.00    2170.00
  clock network delay (ideal)                             0.00    2170.00
  clock uncertainty                                      -0.20    2169.80
  U0_ref_sync/sync_bus_reg[6]/CK (DFFRQX2M)               0.00    2169.80 r
  library setup time                                     -0.15    2169.65
  data required time                                              2169.65
  --------------------------------------------------------------------------
  data required time                                              2169.65
  data arrival time                                              -2168.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_ref_sync/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             2168.00    2168.00
  clock network delay (ideal)                             0.00    2168.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]/CK (DFFRQX2M)     0.00    2168.00 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]/Q (DFFRQX2M)      0.49    2168.49 f
  U0_UART/U0_UART_RX/DSR0/P_DATA[2] (deserializer)        0.00    2168.49 f
  U0_UART/U0_UART_RX/P_DATA[2] (UART_RX)                  0.00    2168.49 f
  U0_UART/RX_OUT_P[2] (UART)                              0.00    2168.49 f
  U0_ref_sync/unsync_bus[2] (DATA_SYNC)                   0.00    2168.49 f
  U0_ref_sync/U6/Y (AO22X1M)                              0.32    2168.81 f
  U0_ref_sync/sync_bus_reg[2]/D (DFFRQX2M)                0.00    2168.81 f
  data arrival time                                               2168.81

  clock REFCLK (rise edge)                             2170.00    2170.00
  clock network delay (ideal)                             0.00    2170.00
  clock uncertainty                                      -0.20    2169.80
  U0_ref_sync/sync_bus_reg[2]/CK (DFFRQX2M)               0.00    2169.80 r
  library setup time                                     -0.15    2169.65
  data required time                                              2169.65
  --------------------------------------------------------------------------
  data required time                                              2169.65
  data arrival time                                              -2168.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_ref_sync/sync_bus_reg[7]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             2168.00    2168.00
  clock network delay (ideal)                             0.00    2168.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]/CK (DFFRQX2M)     0.00    2168.00 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]/Q (DFFRQX2M)      0.49    2168.49 f
  U0_UART/U0_UART_RX/DSR0/P_DATA[7] (deserializer)        0.00    2168.49 f
  U0_UART/U0_UART_RX/P_DATA[7] (UART_RX)                  0.00    2168.49 f
  U0_UART/RX_OUT_P[7] (UART)                              0.00    2168.49 f
  U0_ref_sync/unsync_bus[7] (DATA_SYNC)                   0.00    2168.49 f
  U0_ref_sync/U11/Y (AO22X1M)                             0.32    2168.81 f
  U0_ref_sync/sync_bus_reg[7]/D (DFFRQX2M)                0.00    2168.81 f
  data arrival time                                               2168.81

  clock REFCLK (rise edge)                             2170.00    2170.00
  clock network delay (ideal)                             0.00    2170.00
  clock uncertainty                                      -0.20    2169.80
  U0_ref_sync/sync_bus_reg[7]/CK (DFFRQX2M)               0.00    2169.80 r
  library setup time                                     -0.15    2169.65
  data required time                                              2169.65
  --------------------------------------------------------------------------
  data required time                                              2169.65
  data arrival time                                              -2168.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_ref_sync/sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             2168.00    2168.00
  clock network delay (ideal)                             0.00    2168.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]/CK (DFFRQX2M)     0.00    2168.00 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]/Q (DFFRQX2M)      0.49    2168.49 f
  U0_UART/U0_UART_RX/DSR0/P_DATA[3] (deserializer)        0.00    2168.49 f
  U0_UART/U0_UART_RX/P_DATA[3] (UART_RX)                  0.00    2168.49 f
  U0_UART/RX_OUT_P[3] (UART)                              0.00    2168.49 f
  U0_ref_sync/unsync_bus[3] (DATA_SYNC)                   0.00    2168.49 f
  U0_ref_sync/U7/Y (AO22X1M)                              0.32    2168.81 f
  U0_ref_sync/sync_bus_reg[3]/D (DFFRQX2M)                0.00    2168.81 f
  data arrival time                                               2168.81

  clock REFCLK (rise edge)                             2170.00    2170.00
  clock network delay (ideal)                             0.00    2170.00
  clock uncertainty                                      -0.20    2169.80
  U0_ref_sync/sync_bus_reg[3]/CK (DFFRQX2M)               0.00    2169.80 r
  library setup time                                     -0.15    2169.65
  data required time                                              2169.65
  --------------------------------------------------------------------------
  data required time                                              2169.65
  data arrival time                                              -2168.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_ref_sync/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             2168.00    2168.00
  clock network delay (ideal)                             0.00    2168.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]/CK (DFFRQX2M)     0.00    2168.00 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]/Q (DFFRQX2M)      0.49    2168.49 f
  U0_UART/U0_UART_RX/DSR0/P_DATA[4] (deserializer)        0.00    2168.49 f
  U0_UART/U0_UART_RX/P_DATA[4] (UART_RX)                  0.00    2168.49 f
  U0_UART/RX_OUT_P[4] (UART)                              0.00    2168.49 f
  U0_ref_sync/unsync_bus[4] (DATA_SYNC)                   0.00    2168.49 f
  U0_ref_sync/U8/Y (AO22X1M)                              0.32    2168.81 f
  U0_ref_sync/sync_bus_reg[4]/D (DFFRQX2M)                0.00    2168.81 f
  data arrival time                                               2168.81

  clock REFCLK (rise edge)                             2170.00    2170.00
  clock network delay (ideal)                             0.00    2170.00
  clock uncertainty                                      -0.20    2169.80
  U0_ref_sync/sync_bus_reg[4]/CK (DFFRQX2M)               0.00    2169.80 r
  library setup time                                     -0.15    2169.65
  data required time                                              2169.65
  --------------------------------------------------------------------------
  data required time                                              2169.65
  data arrival time                                              -2168.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_ref_sync/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             2168.00    2168.00
  clock network delay (ideal)                             0.00    2168.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/CK (DFFRQX2M)     0.00    2168.00 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/Q (DFFRQX2M)      0.49    2168.49 f
  U0_UART/U0_UART_RX/DSR0/P_DATA[0] (deserializer)        0.00    2168.49 f
  U0_UART/U0_UART_RX/P_DATA[0] (UART_RX)                  0.00    2168.49 f
  U0_UART/RX_OUT_P[0] (UART)                              0.00    2168.49 f
  U0_ref_sync/unsync_bus[0] (DATA_SYNC)                   0.00    2168.49 f
  U0_ref_sync/U4/Y (AO22X1M)                              0.32    2168.81 f
  U0_ref_sync/sync_bus_reg[0]/D (DFFRQX2M)                0.00    2168.81 f
  data arrival time                                               2168.81

  clock REFCLK (rise edge)                             2170.00    2170.00
  clock network delay (ideal)                             0.00    2170.00
  clock uncertainty                                      -0.20    2169.80
  U0_ref_sync/sync_bus_reg[0]/CK (DFFRQX2M)               0.00    2169.80 r
  library setup time                                     -0.15    2169.65
  data required time                                              2169.65
  --------------------------------------------------------------------------
  data required time                                              2169.65
  data arrival time                                              -2168.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_ref_sync/sync_bus_reg[5]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             2168.00    2168.00
  clock network delay (ideal)                             0.00    2168.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/CK (DFFRQX2M)     0.00    2168.00 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/Q (DFFRQX2M)      0.49    2168.49 f
  U0_UART/U0_UART_RX/DSR0/P_DATA[5] (deserializer)        0.00    2168.49 f
  U0_UART/U0_UART_RX/P_DATA[5] (UART_RX)                  0.00    2168.49 f
  U0_UART/RX_OUT_P[5] (UART)                              0.00    2168.49 f
  U0_ref_sync/unsync_bus[5] (DATA_SYNC)                   0.00    2168.49 f
  U0_ref_sync/U9/Y (AO22X1M)                              0.32    2168.81 f
  U0_ref_sync/sync_bus_reg[5]/D (DFFRQX2M)                0.00    2168.81 f
  data arrival time                                               2168.81

  clock REFCLK (rise edge)                             2170.00    2170.00
  clock network delay (ideal)                             0.00    2170.00
  clock uncertainty                                      -0.20    2169.80
  U0_ref_sync/sync_bus_reg[5]/CK (DFFRQX2M)               0.00    2169.80 r
  library setup time                                     -0.15    2169.65
  data required time                                              2169.65
  --------------------------------------------------------------------------
  data required time                                              2169.65
  data arrival time                                              -2168.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_ref_sync/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             2168.00    2168.00
  clock network delay (ideal)                             0.00    2168.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/CK (DFFRQX2M)     0.00    2168.00 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/Q (DFFRQX2M)      0.49    2168.49 f
  U0_UART/U0_UART_RX/DSR0/P_DATA[1] (deserializer)        0.00    2168.49 f
  U0_UART/U0_UART_RX/P_DATA[1] (UART_RX)                  0.00    2168.49 f
  U0_UART/RX_OUT_P[1] (UART)                              0.00    2168.49 f
  U0_ref_sync/unsync_bus[1] (DATA_SYNC)                   0.00    2168.49 f
  U0_ref_sync/U5/Y (AO22X1M)                              0.32    2168.81 f
  U0_ref_sync/sync_bus_reg[1]/D (DFFRQX2M)                0.00    2168.81 f
  data arrival time                                               2168.81

  clock REFCLK (rise edge)                             2170.00    2170.00
  clock network delay (ideal)                             0.00    2170.00
  clock uncertainty                                      -0.20    2169.80
  U0_ref_sync/sync_bus_reg[1]/CK (DFFRQX2M)               0.00    2169.80 r
  library setup time                                     -0.15    2169.65
  data required time                                              2169.65
  --------------------------------------------------------------------------
  data required time                                              2169.65
  data arrival time                                              -2168.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][7]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (DFFRQX2M)               0.55       0.55 f
  C0_CTRL/U36/Y (NOR2X2M)                                 0.22       0.77 r
  C0_CTRL/U33/Y (NOR3BX2M)                                0.36       1.13 r
  C0_CTRL/U17/Y (NOR2BX2M)                                0.11       1.24 f
  C0_CTRL/U11/Y (OA21X2M)                                 0.45       1.69 f
  C0_CTRL/U10/Y (NAND2X2M)                                0.10       1.79 r
  C0_CTRL/WrEn (SYS_CTRL)                                 0.00       1.79 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       1.79 r
  U0_RegFile/U45/Y (NOR2BX2M)                             0.21       2.00 r
  U0_RegFile/U34/Y (NOR2BX2M)                             0.26       2.26 r
  U0_RegFile/U33/Y (INVX2M)                               0.08       2.34 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.42       2.75 r
  U0_RegFile/U294/Y (MX2XLM)                              0.36       3.12 f
  U0_RegFile/Reg_File_reg[1][7]/D (DFFRHQX4M)             0.00       3.12 f
  data arrival time                                                  3.12

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Reg_File_reg[1][7]/CK (DFFRHQX4M)            0.00       9.80 r
  library setup time                                     -0.18       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.50


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][6]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (DFFRQX2M)               0.55       0.55 f
  C0_CTRL/U36/Y (NOR2X2M)                                 0.22       0.77 r
  C0_CTRL/U33/Y (NOR3BX2M)                                0.36       1.13 r
  C0_CTRL/U17/Y (NOR2BX2M)                                0.11       1.24 f
  C0_CTRL/U11/Y (OA21X2M)                                 0.45       1.69 f
  C0_CTRL/U10/Y (NAND2X2M)                                0.10       1.79 r
  C0_CTRL/WrEn (SYS_CTRL)                                 0.00       1.79 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       1.79 r
  U0_RegFile/U45/Y (NOR2BX2M)                             0.21       2.00 r
  U0_RegFile/U34/Y (NOR2BX2M)                             0.26       2.26 r
  U0_RegFile/U33/Y (INVX2M)                               0.08       2.34 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.42       2.75 r
  U0_RegFile/U292/Y (MX2XLM)                              0.34       3.09 f
  U0_RegFile/Reg_File_reg[1][6]/D (DFFRX2M)               0.00       3.09 f
  data arrival time                                                  3.09

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Reg_File_reg[1][6]/CK (DFFRX2M)              0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -3.09
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][0]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (DFFRQX2M)               0.55       0.55 f
  C0_CTRL/U36/Y (NOR2X2M)                                 0.22       0.77 r
  C0_CTRL/U33/Y (NOR3BX2M)                                0.36       1.13 r
  C0_CTRL/U17/Y (NOR2BX2M)                                0.11       1.24 f
  C0_CTRL/U11/Y (OA21X2M)                                 0.45       1.69 f
  C0_CTRL/U10/Y (NAND2X2M)                                0.10       1.79 r
  C0_CTRL/WrEn (SYS_CTRL)                                 0.00       1.79 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       1.79 r
  U0_RegFile/U45/Y (NOR2BX2M)                             0.21       2.00 r
  U0_RegFile/U34/Y (NOR2BX2M)                             0.26       2.26 r
  U0_RegFile/U33/Y (INVX2M)                               0.08       2.34 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.42       2.75 r
  U0_RegFile/U290/Y (MX2XLM)                              0.35       3.10 f
  U0_RegFile/Reg_File_reg[1][0]/D (DFFRHQX1M)             0.00       3.10 f
  data arrival time                                                  3.10

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Reg_File_reg[1][0]/CK (DFFRHQX1M)            0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                        6.56


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][2]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (DFFRQX2M)               0.55       0.55 f
  C0_CTRL/U36/Y (NOR2X2M)                                 0.22       0.77 r
  C0_CTRL/U33/Y (NOR3BX2M)                                0.36       1.13 r
  C0_CTRL/U17/Y (NOR2BX2M)                                0.11       1.24 f
  C0_CTRL/U11/Y (OA21X2M)                                 0.45       1.69 f
  C0_CTRL/U10/Y (NAND2X2M)                                0.10       1.79 r
  C0_CTRL/WrEn (SYS_CTRL)                                 0.00       1.79 r
  U0_RegFile/WrEn (REG_FILE)                              0.00       1.79 r
  U0_RegFile/U45/Y (NOR2BX2M)                             0.21       2.00 r
  U0_RegFile/U34/Y (NOR2BX2M)                             0.26       2.26 r
  U0_RegFile/U33/Y (INVX2M)                               0.08       2.34 f
  U0_RegFile/U3/Y (NOR2X2M)                               0.42       2.75 r
  U0_RegFile/U74/Y (MX2X2M)                               0.19       2.95 r
  U0_RegFile/Reg_File_reg[1][2]/D (DFFRQX2M)              0.00       2.95 r
  data arrival time                                                  2.95

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Reg_File_reg[1][2]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                        6.56


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (DFFRQX2M)               0.55       0.55 f
  C0_CTRL/U36/Y (NOR2X2M)                                 0.22       0.77 r
  C0_CTRL/U35/Y (NAND3X2M)                                0.24       1.01 f
  C0_CTRL/U15/Y (NOR2X2M)                                 0.23       1.24 r
  C0_CTRL/Addr[0] (SYS_CTRL)                              0.00       1.24 r
  U0_RegFile/Address[0] (REG_FILE)                        0.00       1.24 r
  U0_RegFile/U48/Y (INVX2M)                               0.09       1.32 f
  U0_RegFile/U43/Y (NAND2X2M)                             0.27       1.59 r
  U0_RegFile/U35/Y (INVX2M)                               0.23       1.81 f
  U0_RegFile/U269/Y (AO22X1M)                             0.38       2.19 f
  U0_RegFile/U291/Y (AOI221XLM)                           0.29       2.49 r
  U0_RegFile/U86/Y (OAI22X1M)                             0.16       2.65 f
  U0_RegFile/U169/Y (AOI221XLM)                           0.30       2.94 r
  U0_RegFile/U168/Y (OAI2BB2X1M)                          0.12       3.06 f
  U0_RegFile/RdData_reg[0]/D (DFFRQX2M)                   0.00       3.06 f
  data arrival time                                                  3.06

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[0]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        6.58


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (DFFRQX2M)               0.55       0.55 f
  C0_CTRL/U36/Y (NOR2X2M)                                 0.22       0.77 r
  C0_CTRL/U35/Y (NAND3X2M)                                0.24       1.01 f
  C0_CTRL/U15/Y (NOR2X2M)                                 0.23       1.24 r
  C0_CTRL/Addr[0] (SYS_CTRL)                              0.00       1.24 r
  U0_RegFile/Address[0] (REG_FILE)                        0.00       1.24 r
  U0_RegFile/U48/Y (INVX2M)                               0.09       1.32 f
  U0_RegFile/U43/Y (NAND2X2M)                             0.27       1.59 r
  U0_RegFile/U35/Y (INVX2M)                               0.23       1.81 f
  U0_RegFile/U264/Y (AO22X1M)                             0.38       2.19 f
  U0_RegFile/U97/Y (AOI221XLM)                            0.29       2.49 r
  U0_RegFile/U95/Y (OAI22X1M)                             0.16       2.65 f
  U0_RegFile/U173/Y (AOI221XLM)                           0.30       2.94 r
  U0_RegFile/U172/Y (OAI2BB2X1M)                          0.12       3.06 f
  U0_RegFile/RdData_reg[1]/D (DFFRQX2M)                   0.00       3.06 f
  data arrival time                                                  3.06

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[1]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        6.58


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (DFFRQX2M)               0.55       0.55 f
  C0_CTRL/U36/Y (NOR2X2M)                                 0.22       0.77 r
  C0_CTRL/U35/Y (NAND3X2M)                                0.24       1.01 f
  C0_CTRL/U15/Y (NOR2X2M)                                 0.23       1.24 r
  C0_CTRL/Addr[0] (SYS_CTRL)                              0.00       1.24 r
  U0_RegFile/Address[0] (REG_FILE)                        0.00       1.24 r
  U0_RegFile/U48/Y (INVX2M)                               0.09       1.32 f
  U0_RegFile/U43/Y (NAND2X2M)                             0.27       1.59 r
  U0_RegFile/U35/Y (INVX2M)                               0.23       1.81 f
  U0_RegFile/U271/Y (AO22X1M)                             0.38       2.19 f
  U0_RegFile/U295/Y (AOI221XLM)                           0.29       2.49 r
  U0_RegFile/U92/Y (OAI22X1M)                             0.16       2.65 f
  U0_RegFile/U197/Y (AOI221XLM)                           0.30       2.94 r
  U0_RegFile/U196/Y (OAI2BB2X1M)                          0.12       3.06 f
  U0_RegFile/RdData_reg[7]/D (DFFRQX2M)                   0.00       3.06 f
  data arrival time                                                  3.06

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[7]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        6.58


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (DFFRQX2M)               0.55       0.55 f
  C0_CTRL/U36/Y (NOR2X2M)                                 0.22       0.77 r
  C0_CTRL/U35/Y (NAND3X2M)                                0.24       1.01 f
  C0_CTRL/U15/Y (NOR2X2M)                                 0.23       1.24 r
  C0_CTRL/Addr[0] (SYS_CTRL)                              0.00       1.24 r
  U0_RegFile/Address[0] (REG_FILE)                        0.00       1.24 r
  U0_RegFile/U48/Y (INVX2M)                               0.09       1.32 f
  U0_RegFile/U43/Y (NAND2X2M)                             0.27       1.59 r
  U0_RegFile/U35/Y (INVX2M)                               0.23       1.81 f
  U0_RegFile/U270/Y (AO22X1M)                             0.38       2.19 f
  U0_RegFile/U293/Y (AOI221XLM)                           0.29       2.49 r
  U0_RegFile/U89/Y (OAI22X1M)                             0.16       2.65 f
  U0_RegFile/U193/Y (AOI221XLM)                           0.30       2.94 r
  U0_RegFile/U192/Y (OAI2BB2X1M)                          0.12       3.06 f
  U0_RegFile/RdData_reg[6]/D (DFFRQX2M)                   0.00       3.06 f
  data arrival time                                                  3.06

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[6]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        6.58


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (DFFRQX2M)               0.55       0.55 f
  C0_CTRL/U36/Y (NOR2X2M)                                 0.22       0.77 r
  C0_CTRL/U35/Y (NAND3X2M)                                0.24       1.01 f
  C0_CTRL/U15/Y (NOR2X2M)                                 0.23       1.24 r
  C0_CTRL/Addr[0] (SYS_CTRL)                              0.00       1.24 r
  U0_RegFile/Address[0] (REG_FILE)                        0.00       1.24 r
  U0_RegFile/U48/Y (INVX2M)                               0.09       1.32 f
  U0_RegFile/U43/Y (NAND2X2M)                             0.27       1.59 r
  U0_RegFile/U35/Y (INVX2M)                               0.23       1.81 f
  U0_RegFile/U268/Y (AO22X1M)                             0.38       2.19 f
  U0_RegFile/U113/Y (AOI221XLM)                           0.29       2.49 r
  U0_RegFile/U111/Y (OAI22X1M)                            0.16       2.65 f
  U0_RegFile/U189/Y (AOI221XLM)                           0.30       2.94 r
  U0_RegFile/U188/Y (OAI2BB2X1M)                          0.12       3.06 f
  U0_RegFile/RdData_reg[5]/D (DFFRQX2M)                   0.00       3.06 f
  data arrival time                                                  3.06

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[5]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        6.58


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (DFFRQX2M)               0.55       0.55 f
  C0_CTRL/U36/Y (NOR2X2M)                                 0.22       0.77 r
  C0_CTRL/U35/Y (NAND3X2M)                                0.24       1.01 f
  C0_CTRL/U15/Y (NOR2X2M)                                 0.23       1.24 r
  C0_CTRL/Addr[0] (SYS_CTRL)                              0.00       1.24 r
  U0_RegFile/Address[0] (REG_FILE)                        0.00       1.24 r
  U0_RegFile/U48/Y (INVX2M)                               0.09       1.32 f
  U0_RegFile/U43/Y (NAND2X2M)                             0.27       1.59 r
  U0_RegFile/U35/Y (INVX2M)                               0.23       1.81 f
  U0_RegFile/U266/Y (AO22X1M)                             0.38       2.19 f
  U0_RegFile/U105/Y (AOI221XLM)                           0.29       2.49 r
  U0_RegFile/U103/Y (OAI22X1M)                            0.16       2.65 f
  U0_RegFile/U181/Y (AOI221XLM)                           0.30       2.94 r
  U0_RegFile/U180/Y (OAI2BB2X1M)                          0.12       3.06 f
  U0_RegFile/RdData_reg[3]/D (DFFRQX2M)                   0.00       3.06 f
  data arrival time                                                  3.06

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[3]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        6.58


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (DFFRQX2M)               0.55       0.55 f
  C0_CTRL/U36/Y (NOR2X2M)                                 0.22       0.77 r
  C0_CTRL/U35/Y (NAND3X2M)                                0.24       1.01 f
  C0_CTRL/U15/Y (NOR2X2M)                                 0.23       1.24 r
  C0_CTRL/Addr[0] (SYS_CTRL)                              0.00       1.24 r
  U0_RegFile/Address[0] (REG_FILE)                        0.00       1.24 r
  U0_RegFile/U48/Y (INVX2M)                               0.09       1.32 f
  U0_RegFile/U43/Y (NAND2X2M)                             0.27       1.59 r
  U0_RegFile/U35/Y (INVX2M)                               0.23       1.81 f
  U0_RegFile/U265/Y (AO22X1M)                             0.38       2.19 f
  U0_RegFile/U101/Y (AOI221XLM)                           0.29       2.49 r
  U0_RegFile/U99/Y (OAI22X1M)                             0.16       2.65 f
  U0_RegFile/U177/Y (AOI221XLM)                           0.30       2.94 r
  U0_RegFile/U176/Y (OAI2BB2X1M)                          0.12       3.06 f
  U0_RegFile/RdData_reg[2]/D (DFFRQX2M)                   0.00       3.06 f
  data arrival time                                                  3.06

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[2]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        6.58


  Startpoint: U0_RegFile/Reg_File_reg[2][5]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_UART/U0_UART_RX/D0/sample_test_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                             3250.00    3250.00
  clock network delay (ideal)                             0.00    3250.00
  U0_RegFile/Reg_File_reg[2][5]/CK (DFFSQX2M)             0.00    3250.00 r
  U0_RegFile/Reg_File_reg[2][5]/Q (DFFSQX2M)              0.49    3250.49 f
  U0_RegFile/REG2[5] (REG_FILE)                           0.00    3250.49 f
  U0_UART/Prescale[3] (UART)                              0.00    3250.49 f
  U0_UART/U0_UART_RX/Prescale[3] (UART_RX)                0.00    3250.49 f
  U0_UART/U0_UART_RX/D0/Prescale[3] (data_sampling)       0.00    3250.49 f
  U0_UART/U0_UART_RX/D0/U11/Y (XOR3XLM)                   0.48    3250.97 f
  U0_UART/U0_UART_RX/D0/U9/Y (OAI31X1M)                   0.30    3251.27 r
  U0_UART/U0_UART_RX/D0/U20/Y (OAI2B2X1M)                 0.21    3251.49 r
  U0_UART/U0_UART_RX/D0/sample_test_reg[1]/D (DFFRX1M)
                                                          0.00    3251.49 r
  data arrival time                                               3251.49

  clock RX_CLK (rise edge)                             3252.00    3252.00
  clock network delay (ideal)                             0.00    3252.00
  clock uncertainty                                      -0.20    3251.80
  U0_UART/U0_UART_RX/D0/sample_test_reg[1]/CK (DFFRX1M)
                                                          0.00    3251.80 r
  library setup time                                     -0.26    3251.54
  data required time                                              3251.54
  --------------------------------------------------------------------------
  data required time                                              3251.54
  data arrival time                                              -3251.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: U0_RegFile/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_UART/U0_UART_RX/D0/sample_test_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                             3250.00    3250.00
  clock network delay (ideal)                             0.00    3250.00
  U0_RegFile/Reg_File_reg[2][3]/CK (DFFRQX2M)             0.00    3250.00 r
  U0_RegFile/Reg_File_reg[2][3]/Q (DFFRQX2M)              0.51    3250.51 f
  U0_RegFile/REG2[3] (REG_FILE)                           0.00    3250.51 f
  U0_UART/Prescale[1] (UART)                              0.00    3250.51 f
  U0_UART/U0_UART_RX/Prescale[1] (UART_RX)                0.00    3250.51 f
  U0_UART/U0_UART_RX/D0/Prescale[1] (data_sampling)       0.00    3250.51 f
  U0_UART/U0_UART_RX/D0/U3/Y (XOR3XLM)                    0.51    3251.02 f
  U0_UART/U0_UART_RX/D0/U8/Y (NAND3X2M)                   0.13    3251.15 r
  U0_UART/U0_UART_RX/D0/U7/Y (INVX2M)                     0.05    3251.19 f
  U0_UART/U0_UART_RX/D0/U5/Y (OAI32X1M)                   0.26    3251.45 r
  U0_UART/U0_UART_RX/D0/sample_test_reg[0]/D (DFFRX1M)
                                                          0.00    3251.45 r
  data arrival time                                               3251.45

  clock RX_CLK (rise edge)                             3252.00    3252.00
  clock network delay (ideal)                             0.00    3252.00
  clock uncertainty                                      -0.20    3251.80
  U0_UART/U0_UART_RX/D0/sample_test_reg[0]/CK (DFFRX1M)
                                                          0.00    3251.80 r
  library setup time                                     -0.28    3251.52
  data required time                                              3251.52
  --------------------------------------------------------------------------
  data required time                                              3251.52
  data arrival time                                              -3251.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U0_RegFile/Reg_File_reg[2][4]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_UART/U0_UART_RX/D0/sample_test_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                             3250.00    3250.00
  clock network delay (ideal)                             0.00    3250.00
  U0_RegFile/Reg_File_reg[2][4]/CK (DFFRQX2M)             0.00    3250.00 r
  U0_RegFile/Reg_File_reg[2][4]/Q (DFFRQX2M)              0.51    3250.51 f
  U0_RegFile/REG2[4] (REG_FILE)                           0.00    3250.51 f
  U0_UART/Prescale[2] (UART)                              0.00    3250.51 f
  U0_UART/U0_UART_RX/Prescale[2] (UART_RX)                0.00    3250.51 f
  U0_UART/U0_UART_RX/D0/Prescale[2] (data_sampling)       0.00    3250.51 f
  U0_UART/U0_UART_RX/D0/U16/Y (CLKXOR2X2M)                0.26    3250.77 f
  U0_UART/U0_UART_RX/D0/U13/Y (OAI31X1M)                  0.30    3251.07 r
  U0_UART/U0_UART_RX/D0/U12/Y (OAI2B2X1M)                 0.22    3251.29 r
  U0_UART/U0_UART_RX/D0/sample_test_reg[2]/D (DFFRX1M)
                                                          0.00    3251.29 r
  data arrival time                                               3251.29

  clock RX_CLK (rise edge)                             3252.00    3252.00
  clock network delay (ideal)                             0.00    3252.00
  clock uncertainty                                      -0.20    3251.80
  U0_UART/U0_UART_RX/D0/sample_test_reg[2]/CK (DFFRX1M)
                                                          0.00    3251.80 r
  library setup time                                     -0.26    3251.54
  data required time                                              3251.54
  --------------------------------------------------------------------------
  data required time                                              3251.54
  data arrival time                                              -3251.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: U0_RegFile/Reg_File_reg[2][1]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_UART/U0_UART_RX/Par0/par_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                             3250.00    3250.00
  clock network delay (ideal)                             0.00    3250.00
  U0_RegFile/Reg_File_reg[2][1]/CK (DFFRQX2M)             0.00    3250.00 r
  U0_RegFile/Reg_File_reg[2][1]/Q (DFFRQX2M)              0.49    3250.49 f
  U0_RegFile/REG2[1] (REG_FILE)                           0.00    3250.49 f
  U0_UART/parity_type (UART)                              0.00    3250.49 f
  U0_UART/U0_UART_RX/PAR_TYP (UART_RX)                    0.00    3250.49 f
  U0_UART/U0_UART_RX/Par0/PAR_TYP (parity_check)          0.00    3250.49 f
  U0_UART/U0_UART_RX/Par0/U3/Y (XOR3XLM)                  0.41    3250.91 r
  U0_UART/U0_UART_RX/Par0/par_bit_reg/D (DFFRQX2M)        0.00    3250.91 r
  data arrival time                                               3250.91

  clock RX_CLK (rise edge)                             3252.00    3252.00
  clock network delay (ideal)                             0.00    3252.00
  clock uncertainty                                      -0.20    3251.80
  U0_UART/U0_UART_RX/Par0/par_bit_reg/CK (DFFRQX2M)       0.00    3251.80 r
  library setup time                                     -0.30    3251.50
  data required time                                              3251.50
  --------------------------------------------------------------------------
  data required time                                              3251.50
  data arrival time                                              -3250.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_RegFile/Reg_File_reg[2][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                             3250.00    3250.00
  clock network delay (ideal)                             0.00    3250.00
  U0_RegFile/Reg_File_reg[2][0]/CK (DFFSQX2M)             0.00    3250.00 r
  U0_RegFile/Reg_File_reg[2][0]/Q (DFFSQX2M)              0.48    3250.48 r
  U0_RegFile/REG2[0] (REG_FILE)                           0.00    3250.48 r
  U0_UART/parity_enable (UART)                            0.00    3250.48 r
  U0_UART/U0_UART_RX/PAR_EN (UART_RX)                     0.00    3250.48 r
  U0_UART/U0_UART_RX/RX0/PAR_EN (RX_controller)           0.00    3250.48 r
  U0_UART/U0_UART_RX/RX0/U12/Y (NAND4X2M)                 0.12    3250.60 f
  U0_UART/U0_UART_RX/RX0/U10/Y (NAND3X2M)                 0.08    3250.68 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00    3250.68 r
  data arrival time                                               3250.68

  clock RX_CLK (rise edge)                             3252.00    3252.00
  clock network delay (ideal)                             0.00    3252.00
  clock uncertainty                                      -0.20    3251.80
  U0_UART/U0_UART_RX/RX0/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00    3251.80 r
  library setup time                                     -0.29    3251.51
  data required time                                              3251.51
  --------------------------------------------------------------------------
  data required time                                              3251.51
  data arrival time                                              -3250.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/RX0/U15/Y (NOR2X2M)                  0.20       0.71 r
  U0_UART/U0_UART_RX/RX0/U3/Y (NAND2X2M)                  0.11       0.82 f
  U0_UART/U0_UART_RX/RX0/U14/Y (INVX2M)                   0.10       0.92 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller)         0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer)           0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.23 f
  U0_UART/U0_UART_RX/DSR0/U5/Y (INVX2M)                   0.18       1.41 r
  U0_UART/U0_UART_RX/DSR0/U22/Y (NAND2X2M)                0.13       1.54 f
  U0_UART/U0_UART_RX/DSR0/U4/Y (NAND2BX2M)                0.23       1.77 f
  U0_UART/U0_UART_RX/DSR0/U27/Y (OAI21X2M)                0.15       1.93 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/D (DFFRQX2M)      0.00       1.93 r
  data arrival time                                                  1.93

  clock RX_CLK (rise edge)                             1084.00    1084.00
  clock network delay (ideal)                             0.00    1084.00
  clock uncertainty                                      -0.20    1083.80
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/CK (DFFRQX2M)     0.00    1083.80 r
  library setup time                                     -0.30    1083.50
  data required time                                              1083.50
  --------------------------------------------------------------------------
  data required time                                              1083.50
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.57


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/RX0/U15/Y (NOR2X2M)                  0.20       0.71 r
  U0_UART/U0_UART_RX/RX0/U3/Y (NAND2X2M)                  0.11       0.82 f
  U0_UART/U0_UART_RX/RX0/U14/Y (INVX2M)                   0.10       0.92 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller)         0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer)           0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.23 f
  U0_UART/U0_UART_RX/DSR0/U5/Y (INVX2M)                   0.18       1.41 r
  U0_UART/U0_UART_RX/DSR0/U22/Y (NAND2X2M)                0.13       1.54 f
  U0_UART/U0_UART_RX/DSR0/U4/Y (NAND2BX2M)                0.23       1.77 f
  U0_UART/U0_UART_RX/DSR0/U29/Y (OAI21X2M)                0.15       1.93 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]/D (DFFRQX2M)      0.00       1.93 r
  data arrival time                                                  1.93

  clock RX_CLK (rise edge)                             1084.00    1084.00
  clock network delay (ideal)                             0.00    1084.00
  clock uncertainty                                      -0.20    1083.80
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]/CK (DFFRQX2M)     0.00    1083.80 r
  library setup time                                     -0.30    1083.50
  data required time                                              1083.50
  --------------------------------------------------------------------------
  data required time                                              1083.50
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.57


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/RX0/U15/Y (NOR2X2M)                  0.20       0.71 r
  U0_UART/U0_UART_RX/RX0/U3/Y (NAND2X2M)                  0.11       0.82 f
  U0_UART/U0_UART_RX/RX0/U14/Y (INVX2M)                   0.10       0.92 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller)         0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer)           0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.23 f
  U0_UART/U0_UART_RX/DSR0/U5/Y (INVX2M)                   0.18       1.41 r
  U0_UART/U0_UART_RX/DSR0/U22/Y (NAND2X2M)                0.13       1.54 f
  U0_UART/U0_UART_RX/DSR0/U4/Y (NAND2BX2M)                0.23       1.77 f
  U0_UART/U0_UART_RX/DSR0/U23/Y (OAI21X2M)                0.14       1.92 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]/D (DFFRQX2M)      0.00       1.92 r
  data arrival time                                                  1.92

  clock RX_CLK (rise edge)                             1084.00    1084.00
  clock network delay (ideal)                             0.00    1084.00
  clock uncertainty                                      -0.20    1083.80
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]/CK (DFFRQX2M)     0.00    1083.80 r
  library setup time                                     -0.30    1083.50
  data required time                                              1083.50
  --------------------------------------------------------------------------
  data required time                                              1083.50
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.58


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/RX0/U15/Y (NOR2X2M)                  0.20       0.71 r
  U0_UART/U0_UART_RX/RX0/U3/Y (NAND2X2M)                  0.11       0.82 f
  U0_UART/U0_UART_RX/RX0/U14/Y (INVX2M)                   0.10       0.92 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller)         0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer)           0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.23 f
  U0_UART/U0_UART_RX/DSR0/U5/Y (INVX2M)                   0.18       1.41 r
  U0_UART/U0_UART_RX/DSR0/U22/Y (NAND2X2M)                0.13       1.54 f
  U0_UART/U0_UART_RX/DSR0/U4/Y (NAND2BX2M)                0.23       1.77 f
  U0_UART/U0_UART_RX/DSR0/U25/Y (OAI21X2M)                0.14       1.92 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]/D (DFFRQX2M)      0.00       1.92 r
  data arrival time                                                  1.92

  clock RX_CLK (rise edge)                             1084.00    1084.00
  clock network delay (ideal)                             0.00    1084.00
  clock uncertainty                                      -0.20    1083.80
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]/CK (DFFRQX2M)     0.00    1083.80 r
  library setup time                                     -0.30    1083.50
  data required time                                              1083.50
  --------------------------------------------------------------------------
  data required time                                              1083.50
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.58


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/RX0/U15/Y (NOR2X2M)                  0.20       0.71 r
  U0_UART/U0_UART_RX/RX0/U3/Y (NAND2X2M)                  0.11       0.82 f
  U0_UART/U0_UART_RX/RX0/U14/Y (INVX2M)                   0.10       0.92 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller)         0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer)           0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.23 f
  U0_UART/U0_UART_RX/DSR0/U11/Y (NOR2X2M)                 0.23       1.46 r
  U0_UART/U0_UART_RX/DSR0/U6/Y (INVX2M)                   0.11       1.57 f
  U0_UART/U0_UART_RX/DSR0/U12/Y (OAI2B2X1M)               0.19       1.77 r
  U0_UART/U0_UART_RX/DSR0/cnt_reg[2]/D (DFFRQX2M)         0.00       1.77 r
  data arrival time                                                  1.77

  clock RX_CLK (rise edge)                             1084.00    1084.00
  clock network delay (ideal)                             0.00    1084.00
  clock uncertainty                                      -0.20    1083.80
  U0_UART/U0_UART_RX/DSR0/cnt_reg[2]/CK (DFFRQX2M)        0.00    1083.80 r
  library setup time                                     -0.32    1083.48
  data required time                                              1083.48
  --------------------------------------------------------------------------
  data required time                                              1083.48
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.71


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/RX0/U15/Y (NOR2X2M)                  0.20       0.71 r
  U0_UART/U0_UART_RX/RX0/U3/Y (NAND2X2M)                  0.11       0.82 f
  U0_UART/U0_UART_RX/RX0/U14/Y (INVX2M)                   0.10       0.92 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller)         0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer)           0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.23 f
  U0_UART/U0_UART_RX/DSR0/U11/Y (NOR2X2M)                 0.23       1.46 r
  U0_UART/U0_UART_RX/DSR0/U3/Y (NAND2X2M)                 0.14       1.60 f
  U0_UART/U0_UART_RX/DSR0/U20/Y (OAI21X2M)                0.15       1.75 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/D (DFFRQX2M)      0.00       1.75 r
  data arrival time                                                  1.75

  clock RX_CLK (rise edge)                             1084.00    1084.00
  clock network delay (ideal)                             0.00    1084.00
  clock uncertainty                                      -0.20    1083.80
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/CK (DFFRQX2M)     0.00    1083.80 r
  library setup time                                     -0.30    1083.50
  data required time                                              1083.50
  --------------------------------------------------------------------------
  data required time                                              1083.50
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.75


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/RX0/U15/Y (NOR2X2M)                  0.20       0.71 r
  U0_UART/U0_UART_RX/RX0/U3/Y (NAND2X2M)                  0.11       0.82 f
  U0_UART/U0_UART_RX/RX0/U14/Y (INVX2M)                   0.10       0.92 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller)         0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer)           0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.23 f
  U0_UART/U0_UART_RX/DSR0/U11/Y (NOR2X2M)                 0.23       1.46 r
  U0_UART/U0_UART_RX/DSR0/U3/Y (NAND2X2M)                 0.14       1.60 f
  U0_UART/U0_UART_RX/DSR0/U18/Y (OAI21X2M)                0.15       1.75 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/D (DFFRQX2M)      0.00       1.75 r
  data arrival time                                                  1.75

  clock RX_CLK (rise edge)                             1084.00    1084.00
  clock network delay (ideal)                             0.00    1084.00
  clock uncertainty                                      -0.20    1083.80
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/CK (DFFRQX2M)     0.00    1083.80 r
  library setup time                                     -0.30    1083.50
  data required time                                              1083.50
  --------------------------------------------------------------------------
  data required time                                              1083.50
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.75


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/RX0/U15/Y (NOR2X2M)                  0.20       0.71 r
  U0_UART/U0_UART_RX/RX0/U3/Y (NAND2X2M)                  0.11       0.82 f
  U0_UART/U0_UART_RX/RX0/U14/Y (INVX2M)                   0.10       0.92 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller)         0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer)           0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.23 f
  U0_UART/U0_UART_RX/DSR0/U11/Y (NOR2X2M)                 0.23       1.46 r
  U0_UART/U0_UART_RX/DSR0/U3/Y (NAND2X2M)                 0.14       1.60 f
  U0_UART/U0_UART_RX/DSR0/U14/Y (OAI21X2M)                0.15       1.75 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]/D (DFFRQX2M)      0.00       1.75 r
  data arrival time                                                  1.75

  clock RX_CLK (rise edge)                             1084.00    1084.00
  clock network delay (ideal)                             0.00    1084.00
  clock uncertainty                                      -0.20    1083.80
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]/CK (DFFRQX2M)     0.00    1083.80 r
  library setup time                                     -0.30    1083.50
  data required time                                              1083.50
  --------------------------------------------------------------------------
  data required time                                              1083.50
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.75


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/RX0/U15/Y (NOR2X2M)                  0.20       0.71 r
  U0_UART/U0_UART_RX/RX0/U3/Y (NAND2X2M)                  0.11       0.82 f
  U0_UART/U0_UART_RX/RX0/U14/Y (INVX2M)                   0.10       0.92 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller)         0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer)           0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.23 f
  U0_UART/U0_UART_RX/DSR0/U11/Y (NOR2X2M)                 0.23       1.46 r
  U0_UART/U0_UART_RX/DSR0/U3/Y (NAND2X2M)                 0.14       1.60 f
  U0_UART/U0_UART_RX/DSR0/U16/Y (OAI21X2M)                0.15       1.75 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]/D (DFFRQX2M)      0.00       1.75 r
  data arrival time                                                  1.75

  clock RX_CLK (rise edge)                             1084.00    1084.00
  clock network delay (ideal)                             0.00    1084.00
  clock uncertainty                                      -0.20    1083.80
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]/CK (DFFRQX2M)     0.00    1083.80 r
  library setup time                                     -0.30    1083.50
  data required time                                              1083.50
  --------------------------------------------------------------------------
  data required time                                              1083.50
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.75


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/RX0/U15/Y (NOR2X2M)                  0.20       0.71 r
  U0_UART/U0_UART_RX/RX0/U3/Y (NAND2X2M)                  0.11       0.82 f
  U0_UART/U0_UART_RX/RX0/U14/Y (INVX2M)                   0.10       0.92 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller)         0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer)           0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.23 f
  U0_UART/U0_UART_RX/DSR0/U5/Y (INVX2M)                   0.18       1.41 r
  U0_UART/U0_UART_RX/DSR0/U8/Y (XNOR2X2M)                 0.18       1.58 r
  U0_UART/U0_UART_RX/DSR0/cnt_reg[0]/D (DFFRQX2M)         0.00       1.58 r
  data arrival time                                                  1.58

  clock RX_CLK (rise edge)                             1084.00    1084.00
  clock network delay (ideal)                             0.00    1084.00
  clock uncertainty                                      -0.20    1083.80
  U0_UART/U0_UART_RX/DSR0/cnt_reg[0]/CK (DFFRQX2M)        0.00    1083.80 r
  library setup time                                     -0.31    1083.49
  data required time                                              1083.49
  --------------------------------------------------------------------------
  data required time                                              1083.49
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.91


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/RX0/U15/Y (NOR2X2M)                  0.20       0.71 r
  U0_UART/U0_UART_RX/RX0/U3/Y (NAND2X2M)                  0.11       0.82 f
  U0_UART/U0_UART_RX/RX0/U6/Y (NAND2X2M)                  0.09       0.91 r
  U0_UART/U0_UART_RX/RX0/cnt_en (RX_controller)           0.00       0.91 r
  U0_UART/U0_UART_RX/E_B_c/enable (edge_bit_counter)      0.00       0.91 r
  U0_UART/U0_UART_RX/E_B_c/U4/Y (NOR2BX2M)                0.20       1.11 r
  U0_UART/U0_UART_RX/E_B_c/U17/Y (NAND3X2M)               0.14       1.25 f
  U0_UART/U0_UART_RX/E_B_c/U6/Y (OAI32X1M)                0.28       1.53 r
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       1.53 r
  data arrival time                                                  1.53

  clock RX_CLK (rise edge)                             1084.00    1084.00
  clock network delay (ideal)                             0.00    1084.00
  clock uncertainty                                      -0.20    1083.80
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00    1083.80 r
  library setup time                                     -0.34    1083.46
  data required time                                              1083.46
  --------------------------------------------------------------------------
  data required time                                              1083.46
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.93


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/RX0/U15/Y (NOR2X2M)                  0.20       0.71 r
  U0_UART/U0_UART_RX/RX0/U3/Y (NAND2X2M)                  0.11       0.82 f
  U0_UART/U0_UART_RX/RX0/U6/Y (NAND2X2M)                  0.09       0.91 r
  U0_UART/U0_UART_RX/RX0/cnt_en (RX_controller)           0.00       0.91 r
  U0_UART/U0_UART_RX/E_B_c/enable (edge_bit_counter)      0.00       0.91 r
  U0_UART/U0_UART_RX/E_B_c/U4/Y (NOR2BX2M)                0.20       1.11 r
  U0_UART/U0_UART_RX/E_B_c/U17/Y (NAND3X2M)               0.14       1.25 f
  U0_UART/U0_UART_RX/E_B_c/U9/Y (OAI32X1M)                0.24       1.49 r
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       1.49 r
  data arrival time                                                  1.49

  clock RX_CLK (rise edge)                             1084.00    1084.00
  clock network delay (ideal)                             0.00    1084.00
  clock uncertainty                                      -0.20    1083.80
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00    1083.80 r
  library setup time                                     -0.34    1083.46
  data required time                                              1083.46
  --------------------------------------------------------------------------
  data required time                                              1083.46
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.97


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/RX0/U15/Y (NOR2X2M)                  0.20       0.71 r
  U0_UART/U0_UART_RX/RX0/U3/Y (NAND2X2M)                  0.11       0.82 f
  U0_UART/U0_UART_RX/RX0/U14/Y (INVX2M)                   0.10       0.92 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller)         0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer)           0.00       0.92 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.23 f
  U0_UART/U0_UART_RX/DSR0/U7/Y (OAI221X1M)                0.26       1.49 r
  U0_UART/U0_UART_RX/DSR0/cnt_reg[1]/D (DFFRQX2M)         0.00       1.49 r
  data arrival time                                                  1.49

  clock RX_CLK (rise edge)                             1084.00    1084.00
  clock network delay (ideal)                             0.00    1084.00
  clock uncertainty                                      -0.20    1083.80
  U0_UART/U0_UART_RX/DSR0/cnt_reg[1]/CK (DFFRQX2M)        0.00    1083.80 r
  library setup time                                     -0.33    1083.47
  data required time                                              1083.47
  --------------------------------------------------------------------------
  data required time                                              1083.47
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                     1081.99


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/RX0/U15/Y (NOR2X2M)                  0.20       0.71 r
  U0_UART/U0_UART_RX/RX0/U3/Y (NAND2X2M)                  0.11       0.82 f
  U0_UART/U0_UART_RX/RX0/U6/Y (NAND2X2M)                  0.09       0.91 r
  U0_UART/U0_UART_RX/RX0/cnt_en (RX_controller)           0.00       0.91 r
  U0_UART/U0_UART_RX/E_B_c/enable (edge_bit_counter)      0.00       0.91 r
  U0_UART/U0_UART_RX/E_B_c/U4/Y (NOR2BX2M)                0.20       1.11 r
  U0_UART/U0_UART_RX/E_B_c/U17/Y (NAND3X2M)               0.14       1.25 f
  U0_UART/U0_UART_RX/E_B_c/U11/Y (OAI22X1M)               0.20       1.45 r
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       1.45 r
  data arrival time                                                  1.45

  clock RX_CLK (rise edge)                             1084.00    1084.00
  clock network delay (ideal)                             0.00    1084.00
  clock uncertainty                                      -0.20    1083.80
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00    1083.80 r
  library setup time                                     -0.32    1083.48
  data required time                                              1083.48
  --------------------------------------------------------------------------
  data required time                                              1083.48
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.04


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_RX/RX0/U15/Y (NOR2X2M)                  0.20       0.71 r
  U0_UART/U0_UART_RX/RX0/U3/Y (NAND2X2M)                  0.11       0.82 f
  U0_UART/U0_UART_RX/RX0/U6/Y (NAND2X2M)                  0.09       0.91 r
  U0_UART/U0_UART_RX/RX0/cnt_en (RX_controller)           0.00       0.91 r
  U0_UART/U0_UART_RX/E_B_c/enable (edge_bit_counter)      0.00       0.91 r
  U0_UART/U0_UART_RX/E_B_c/U3/Y (OAI21X2M)                0.10       1.01 f
  U0_UART/U0_UART_RX/E_B_c/U12/Y (NAND3BX2M)              0.21       1.22 f
  U0_UART/U0_UART_RX/E_B_c/U10/Y (OAI22X1M)               0.19       1.41 r
  U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       1.41 r
  data arrival time                                                  1.41

  clock RX_CLK (rise edge)                             1084.00    1084.00
  clock network delay (ideal)                             0.00    1084.00
  clock uncertainty                                      -0.20    1083.80
  U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00    1083.80 r
  library setup time                                     -0.32    1083.48
  data required time                                              1083.48
  --------------------------------------------------------------------------
  data required time                                              1083.48
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.07


  Startpoint: U0_UART/U0_UART_TX/U1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_OUT
            (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U1/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U1/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  U0_UART/U0_UART_TX/U1/U7/Y (INVX2M)                     0.12       0.66 r
  U0_UART/U0_UART_TX/U1/U4/Y (NAND2X2M)                   0.10       0.76 f
  U0_UART/U0_UART_TX/U1/U5/Y (OAI21X2M)                   0.10       0.86 r
  U0_UART/U0_UART_TX/U1/mux_sel[0] (tx_controller)        0.00       0.86 r
  U0_UART/U0_UART_TX/M1/sel[0] (mux_4_1)                  0.00       0.86 r
  U0_UART/U0_UART_TX/M1/U8/Y (INVX2M)                     0.08       0.93 f
  U0_UART/U0_UART_TX/M1/U7/Y (AOI22X1M)                   0.15       1.08 r
  U0_UART/U0_UART_TX/M1/U4/Y (NOR2X1M)                    0.06       1.15 f
  U0_UART/U0_UART_TX/M1/U5/Y (NOR2XLM)                    0.43       1.57 r
  U0_UART/U0_UART_TX/M1/U1/Y (INVX8M)                     0.53       2.10 f
  U0_UART/U0_UART_TX/M1/out (mux_4_1)                     0.00       2.10 f
  U0_UART/U0_UART_TX/TX_OUT (UART_TX)                     0.00       2.10 f
  U0_UART/TX_OUT_S (UART)                                 0.00       2.10 f
  UART_TX_OUT (out)                                       0.00       2.10 f
  data arrival time                                                  2.10

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  output external delay                               -1734.40    6937.40
  data required time                                              6937.40
  --------------------------------------------------------------------------
  data required time                                              6937.40
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                     6935.30


  Startpoint: F1_fifo/rptr_empty/bn_rptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/P1/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/rptr_empty/bn_rptr_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  F1_fifo/rptr_empty/bn_rptr_reg[0]/Q (DFFRQX2M)          0.44       0.44 r
  F1_fifo/rptr_empty/raddr[0] (r_empty_P_SIZE4)           0.00       0.44 r
  F1_fifo/fifomem/raddr[0] (FIFO_mem_Data_Width8_DEPTH8_POI_SIZE4)
                                                          0.00       0.44 r
  F1_fifo/fifomem/U124/Y (BUFX2M)                         0.55       0.99 r
  F1_fifo/fifomem/U118/Y (MX4X1M)                         0.45       1.44 f
  F1_fifo/fifomem/U117/Y (MX2X2M)                         0.25       1.68 f
  F1_fifo/fifomem/rdata[5] (FIFO_mem_Data_Width8_DEPTH8_POI_SIZE4)
                                                          0.00       1.68 f
  F1_fifo/rdata[5] (Asynch_FIFO)                          0.00       1.68 f
  U0_UART/TX_IN_P[5] (UART)                               0.00       1.68 f
  U0_UART/U0_UART_TX/P_DATA[5] (UART_TX)                  0.00       1.68 f
  U0_UART/U0_UART_TX/P1/P_DATA[5] (Parity_Calc)           0.00       1.68 f
  U0_UART/U0_UART_TX/P1/U3/Y (XOR3XLM)                    0.49       2.18 f
  U0_UART/U0_UART_TX/P1/U7/Y (XOR3XLM)                    0.51       2.69 f
  U0_UART/U0_UART_TX/P1/U5/Y (OAI2BB2X1M)                 0.14       2.83 r
  U0_UART/U0_UART_TX/P1/par_bit_reg/D (DFFRQX2M)          0.00       2.83 r
  data arrival time                                                  2.83

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U0_UART/U0_UART_TX/P1/par_bit_reg/CK (DFFRQX2M)         0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                     8668.66


  Startpoint: U0_UART/U0_UART_TX/U1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/ser_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_UART/U0_UART_TX/U1/U8/Y (INVX2M)                     0.09       0.61 r
  U0_UART/U0_UART_TX/U1/U6/Y (NAND2X2M)                   0.11       0.72 f
  U0_UART/U0_UART_TX/U1/U10/Y (OAI33X2M)                  0.40       1.12 r
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller)            0.00       1.12 r
  U0_UART/U0_UART_TX/S1/ser_en (Serializer)               0.00       1.12 r
  U0_UART/U0_UART_TX/S1/U8/Y (NOR2BX2M)                   0.29       1.41 r
  U0_UART/U0_UART_TX/S1/U6/Y (INVX2M)                     0.11       1.52 f
  U0_UART/U0_UART_TX/S1/U4/Y (NOR2X2M)                    0.30       1.83 r
  U0_UART/U0_UART_TX/S1/U5/Y (NOR2X2M)                    0.16       1.98 f
  U0_UART/U0_UART_TX/S1/U34/Y (AO22X1M)                   0.42       2.40 f
  U0_UART/U0_UART_TX/S1/ser_data_reg/D (DFFRQX2M)         0.00       2.40 f
  data arrival time                                                  2.40

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U0_UART/U0_UART_TX/S1/ser_data_reg/CK (DFFRQX2M)        0.00    8671.80 r
  library setup time                                     -0.15    8671.65
  data required time                                              8671.65
  --------------------------------------------------------------------------
  data required time                                              8671.65
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.24


  Startpoint: U0_UART/U0_UART_TX/U1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_UART/U0_UART_TX/U1/U8/Y (INVX2M)                     0.09       0.61 r
  U0_UART/U0_UART_TX/U1/U6/Y (NAND2X2M)                   0.11       0.72 f
  U0_UART/U0_UART_TX/U1/U10/Y (OAI33X2M)                  0.40       1.12 r
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller)            0.00       1.12 r
  U0_UART/U0_UART_TX/S1/ser_en (Serializer)               0.00       1.12 r
  U0_UART/U0_UART_TX/S1/U8/Y (NOR2BX2M)                   0.29       1.41 r
  U0_UART/U0_UART_TX/S1/U6/Y (INVX2M)                     0.11       1.52 f
  U0_UART/U0_UART_TX/S1/U4/Y (NOR2X2M)                    0.30       1.83 r
  U0_UART/U0_UART_TX/S1/U5/Y (NOR2X2M)                    0.16       1.98 f
  U0_UART/U0_UART_TX/S1/U35/Y (AO22X1M)                   0.33       2.32 f
  U0_UART/U0_UART_TX/S1/temp_data_reg[7]/D (DFFRQX2M)     0.00       2.32 f
  data arrival time                                                  2.32

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U0_UART/U0_UART_TX/S1/temp_data_reg[7]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.15    8671.65
  data required time                                              8671.65
  --------------------------------------------------------------------------
  data required time                                              8671.65
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.33


  Startpoint: U0_UART/U0_UART_TX/U1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_UART/U0_UART_TX/U1/U8/Y (INVX2M)                     0.09       0.61 r
  U0_UART/U0_UART_TX/U1/U6/Y (NAND2X2M)                   0.11       0.72 f
  U0_UART/U0_UART_TX/U1/U10/Y (OAI33X2M)                  0.40       1.12 r
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller)            0.00       1.12 r
  U0_UART/U0_UART_TX/S1/ser_en (Serializer)               0.00       1.12 r
  U0_UART/U0_UART_TX/S1/U8/Y (NOR2BX2M)                   0.29       1.41 r
  U0_UART/U0_UART_TX/S1/U6/Y (INVX2M)                     0.11       1.52 f
  U0_UART/U0_UART_TX/S1/U10/Y (AOI2BB2XLM)                0.29       1.81 f
  U0_UART/U0_UART_TX/S1/U12/Y (OAI21X2M)                  0.13       1.94 r
  U0_UART/U0_UART_TX/S1/U19/Y (AOI32X1M)                  0.11       2.06 f
  U0_UART/U0_UART_TX/S1/U18/Y (INVX2M)                    0.08       2.13 r
  U0_UART/U0_UART_TX/S1/count_reg[2]/D (DFFRQX2M)         0.00       2.13 r
  data arrival time                                                  2.13

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U0_UART/U0_UART_TX/S1/count_reg[2]/CK (DFFRQX2M)        0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.38


  Startpoint: U0_UART/U0_UART_TX/S1/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/count_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/count_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U0_UART/U0_UART_TX/S1/count_reg[1]/Q (DFFRQX2M)         0.52       0.52 f
  U0_UART/U0_UART_TX/S1/U3/Y (NOR4X1M)                    0.48       1.00 r
  U0_UART/U0_UART_TX/S1/ser_done (Serializer)             0.00       1.00 r
  U0_UART/U0_UART_TX/U1/ser_done (tx_controller)          0.00       1.00 r
  U0_UART/U0_UART_TX/U1/U10/Y (OAI33X2M)                  0.23       1.23 f
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller)            0.00       1.23 f
  U0_UART/U0_UART_TX/S1/ser_en (Serializer)               0.00       1.23 f
  U0_UART/U0_UART_TX/S1/U8/Y (NOR2BX2M)                   0.20       1.43 f
  U0_UART/U0_UART_TX/S1/U6/Y (INVX2M)                     0.14       1.57 r
  U0_UART/U0_UART_TX/S1/U10/Y (AOI2BB2XLM)                0.32       1.89 r
  U0_UART/U0_UART_TX/S1/U12/Y (OAI21X2M)                  0.14       2.03 f
  U0_UART/U0_UART_TX/S1/U15/Y (AOI21X2M)                  0.14       2.17 r
  U0_UART/U0_UART_TX/S1/U13/Y (OAI21X2M)                  0.08       2.25 f
  U0_UART/U0_UART_TX/S1/count_reg[3]/D (DFFRX1M)          0.00       2.25 f
  data arrival time                                                  2.25

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U0_UART/U0_UART_TX/S1/count_reg[3]/CK (DFFRX1M)         0.00    8671.80 r
  library setup time                                     -0.15    8671.65
  data required time                                              8671.65
  --------------------------------------------------------------------------
  data required time                                              8671.65
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.40


  Startpoint: U0_UART/U0_UART_TX/S1/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/count_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U0_UART/U0_UART_TX/S1/count_reg[1]/Q (DFFRQX2M)         0.52       0.52 f
  U0_UART/U0_UART_TX/S1/U3/Y (NOR4X1M)                    0.48       1.00 r
  U0_UART/U0_UART_TX/S1/ser_done (Serializer)             0.00       1.00 r
  U0_UART/U0_UART_TX/U1/ser_done (tx_controller)          0.00       1.00 r
  U0_UART/U0_UART_TX/U1/U10/Y (OAI33X2M)                  0.23       1.23 f
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller)            0.00       1.23 f
  U0_UART/U0_UART_TX/S1/ser_en (Serializer)               0.00       1.23 f
  U0_UART/U0_UART_TX/S1/U8/Y (NOR2BX2M)                   0.20       1.43 f
  U0_UART/U0_UART_TX/S1/U6/Y (INVX2M)                     0.14       1.57 r
  U0_UART/U0_UART_TX/S1/U4/Y (NOR2X2M)                    0.11       1.68 f
  U0_UART/U0_UART_TX/S1/U5/Y (NOR2X2M)                    0.25       1.93 r
  U0_UART/U0_UART_TX/S1/U20/Y (OAI2BB1X2M)                0.17       2.10 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[0]/D (DFFRQX2M)     0.00       2.10 r
  data arrival time                                                  2.10

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U0_UART/U0_UART_TX/S1/temp_data_reg[0]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.41


  Startpoint: U0_UART/U0_UART_TX/S1/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/count_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U0_UART/U0_UART_TX/S1/count_reg[1]/Q (DFFRQX2M)         0.52       0.52 f
  U0_UART/U0_UART_TX/S1/U3/Y (NOR4X1M)                    0.48       1.00 r
  U0_UART/U0_UART_TX/S1/ser_done (Serializer)             0.00       1.00 r
  U0_UART/U0_UART_TX/U1/ser_done (tx_controller)          0.00       1.00 r
  U0_UART/U0_UART_TX/U1/U10/Y (OAI33X2M)                  0.23       1.23 f
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller)            0.00       1.23 f
  U0_UART/U0_UART_TX/S1/ser_en (Serializer)               0.00       1.23 f
  U0_UART/U0_UART_TX/S1/U8/Y (NOR2BX2M)                   0.20       1.43 f
  U0_UART/U0_UART_TX/S1/U6/Y (INVX2M)                     0.14       1.57 r
  U0_UART/U0_UART_TX/S1/U4/Y (NOR2X2M)                    0.11       1.68 f
  U0_UART/U0_UART_TX/S1/U5/Y (NOR2X2M)                    0.25       1.93 r
  U0_UART/U0_UART_TX/S1/U32/Y (OAI2BB1X2M)                0.16       2.09 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[6]/D (DFFRQX2M)     0.00       2.09 r
  data arrival time                                                  2.09

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U0_UART/U0_UART_TX/S1/temp_data_reg[6]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.41


  Startpoint: U0_UART/U0_UART_TX/S1/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/count_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U0_UART/U0_UART_TX/S1/count_reg[1]/Q (DFFRQX2M)         0.52       0.52 f
  U0_UART/U0_UART_TX/S1/U3/Y (NOR4X1M)                    0.48       1.00 r
  U0_UART/U0_UART_TX/S1/ser_done (Serializer)             0.00       1.00 r
  U0_UART/U0_UART_TX/U1/ser_done (tx_controller)          0.00       1.00 r
  U0_UART/U0_UART_TX/U1/U10/Y (OAI33X2M)                  0.23       1.23 f
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller)            0.00       1.23 f
  U0_UART/U0_UART_TX/S1/ser_en (Serializer)               0.00       1.23 f
  U0_UART/U0_UART_TX/S1/U8/Y (NOR2BX2M)                   0.20       1.43 f
  U0_UART/U0_UART_TX/S1/U6/Y (INVX2M)                     0.14       1.57 r
  U0_UART/U0_UART_TX/S1/U4/Y (NOR2X2M)                    0.11       1.68 f
  U0_UART/U0_UART_TX/S1/U5/Y (NOR2X2M)                    0.25       1.93 r
  U0_UART/U0_UART_TX/S1/U30/Y (OAI2BB1X2M)                0.16       2.09 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[5]/D (DFFRQX2M)     0.00       2.09 r
  data arrival time                                                  2.09

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U0_UART/U0_UART_TX/S1/temp_data_reg[5]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.41


  Startpoint: U0_UART/U0_UART_TX/S1/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/count_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U0_UART/U0_UART_TX/S1/count_reg[1]/Q (DFFRQX2M)         0.52       0.52 f
  U0_UART/U0_UART_TX/S1/U3/Y (NOR4X1M)                    0.48       1.00 r
  U0_UART/U0_UART_TX/S1/ser_done (Serializer)             0.00       1.00 r
  U0_UART/U0_UART_TX/U1/ser_done (tx_controller)          0.00       1.00 r
  U0_UART/U0_UART_TX/U1/U10/Y (OAI33X2M)                  0.23       1.23 f
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller)            0.00       1.23 f
  U0_UART/U0_UART_TX/S1/ser_en (Serializer)               0.00       1.23 f
  U0_UART/U0_UART_TX/S1/U8/Y (NOR2BX2M)                   0.20       1.43 f
  U0_UART/U0_UART_TX/S1/U6/Y (INVX2M)                     0.14       1.57 r
  U0_UART/U0_UART_TX/S1/U4/Y (NOR2X2M)                    0.11       1.68 f
  U0_UART/U0_UART_TX/S1/U5/Y (NOR2X2M)                    0.25       1.93 r
  U0_UART/U0_UART_TX/S1/U28/Y (OAI2BB1X2M)                0.16       2.09 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[4]/D (DFFRQX2M)     0.00       2.09 r
  data arrival time                                                  2.09

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U0_UART/U0_UART_TX/S1/temp_data_reg[4]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.41


  Startpoint: U0_UART/U0_UART_TX/S1/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/count_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U0_UART/U0_UART_TX/S1/count_reg[1]/Q (DFFRQX2M)         0.52       0.52 f
  U0_UART/U0_UART_TX/S1/U3/Y (NOR4X1M)                    0.48       1.00 r
  U0_UART/U0_UART_TX/S1/ser_done (Serializer)             0.00       1.00 r
  U0_UART/U0_UART_TX/U1/ser_done (tx_controller)          0.00       1.00 r
  U0_UART/U0_UART_TX/U1/U10/Y (OAI33X2M)                  0.23       1.23 f
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller)            0.00       1.23 f
  U0_UART/U0_UART_TX/S1/ser_en (Serializer)               0.00       1.23 f
  U0_UART/U0_UART_TX/S1/U8/Y (NOR2BX2M)                   0.20       1.43 f
  U0_UART/U0_UART_TX/S1/U6/Y (INVX2M)                     0.14       1.57 r
  U0_UART/U0_UART_TX/S1/U4/Y (NOR2X2M)                    0.11       1.68 f
  U0_UART/U0_UART_TX/S1/U5/Y (NOR2X2M)                    0.25       1.93 r
  U0_UART/U0_UART_TX/S1/U26/Y (OAI2BB1X2M)                0.16       2.09 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[3]/D (DFFRQX2M)     0.00       2.09 r
  data arrival time                                                  2.09

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U0_UART/U0_UART_TX/S1/temp_data_reg[3]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.41


  Startpoint: U0_UART/U0_UART_TX/S1/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/count_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U0_UART/U0_UART_TX/S1/count_reg[1]/Q (DFFRQX2M)         0.52       0.52 f
  U0_UART/U0_UART_TX/S1/U3/Y (NOR4X1M)                    0.48       1.00 r
  U0_UART/U0_UART_TX/S1/ser_done (Serializer)             0.00       1.00 r
  U0_UART/U0_UART_TX/U1/ser_done (tx_controller)          0.00       1.00 r
  U0_UART/U0_UART_TX/U1/U10/Y (OAI33X2M)                  0.23       1.23 f
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller)            0.00       1.23 f
  U0_UART/U0_UART_TX/S1/ser_en (Serializer)               0.00       1.23 f
  U0_UART/U0_UART_TX/S1/U8/Y (NOR2BX2M)                   0.20       1.43 f
  U0_UART/U0_UART_TX/S1/U6/Y (INVX2M)                     0.14       1.57 r
  U0_UART/U0_UART_TX/S1/U4/Y (NOR2X2M)                    0.11       1.68 f
  U0_UART/U0_UART_TX/S1/U5/Y (NOR2X2M)                    0.25       1.93 r
  U0_UART/U0_UART_TX/S1/U24/Y (OAI2BB1X2M)                0.16       2.09 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[2]/D (DFFRQX2M)     0.00       2.09 r
  data arrival time                                                  2.09

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U0_UART/U0_UART_TX/S1/temp_data_reg[2]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.41


  Startpoint: U0_UART/U0_UART_TX/S1/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/count_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U0_UART/U0_UART_TX/S1/count_reg[1]/Q (DFFRQX2M)         0.52       0.52 f
  U0_UART/U0_UART_TX/S1/U3/Y (NOR4X1M)                    0.48       1.00 r
  U0_UART/U0_UART_TX/S1/ser_done (Serializer)             0.00       1.00 r
  U0_UART/U0_UART_TX/U1/ser_done (tx_controller)          0.00       1.00 r
  U0_UART/U0_UART_TX/U1/U10/Y (OAI33X2M)                  0.23       1.23 f
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller)            0.00       1.23 f
  U0_UART/U0_UART_TX/S1/ser_en (Serializer)               0.00       1.23 f
  U0_UART/U0_UART_TX/S1/U8/Y (NOR2BX2M)                   0.20       1.43 f
  U0_UART/U0_UART_TX/S1/U6/Y (INVX2M)                     0.14       1.57 r
  U0_UART/U0_UART_TX/S1/U4/Y (NOR2X2M)                    0.11       1.68 f
  U0_UART/U0_UART_TX/S1/U5/Y (NOR2X2M)                    0.25       1.93 r
  U0_UART/U0_UART_TX/S1/U22/Y (OAI2BB1X2M)                0.16       2.09 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[1]/D (DFFRQX2M)     0.00       2.09 r
  data arrival time                                                  2.09

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U0_UART/U0_UART_TX/S1/temp_data_reg[1]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.41


  Startpoint: U0_UART/U0_UART_TX/U1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_UART/U0_UART_TX/U1/U8/Y (INVX2M)                     0.09       0.61 r
  U0_UART/U0_UART_TX/U1/U6/Y (NAND2X2M)                   0.11       0.72 f
  U0_UART/U0_UART_TX/U1/U10/Y (OAI33X2M)                  0.40       1.12 r
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller)            0.00       1.12 r
  U0_UART/U0_UART_TX/S1/ser_en (Serializer)               0.00       1.12 r
  U0_UART/U0_UART_TX/S1/U8/Y (NOR2BX2M)                   0.29       1.41 r
  U0_UART/U0_UART_TX/S1/U6/Y (INVX2M)                     0.11       1.52 f
  U0_UART/U0_UART_TX/S1/U10/Y (AOI2BB2XLM)                0.29       1.81 f
  U0_UART/U0_UART_TX/S1/U11/Y (OAI2B2X1M)                 0.16       1.97 r
  U0_UART/U0_UART_TX/S1/count_reg[1]/D (DFFRQX2M)         0.00       1.97 r
  data arrival time                                                  1.97

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U0_UART/U0_UART_TX/S1/count_reg[1]/CK (DFFRQX2M)        0.00    8671.80 r
  library setup time                                     -0.32    8671.48
  data required time                                              8671.48
  --------------------------------------------------------------------------
  data required time                                              8671.48
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.51


  Startpoint: F1_fifo/rptr_empty/bn_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/rptr_empty/g_rptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/rptr_empty/bn_rptr_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  F1_fifo/rptr_empty/bn_rptr_reg[1]/Q (DFFRQX2M)          0.85       0.85 r
  F1_fifo/rptr_empty/U16/Y (NOR2X2M)                      0.13       0.98 f
  F1_fifo/rptr_empty/U28/Y (NAND2X2M)                     0.11       1.10 r
  F1_fifo/rptr_empty/U8/Y (OAI211X2M)                     0.11       1.21 f
  F1_fifo/rptr_empty/U3/Y (NOR3BX2M)                      0.33       1.53 r
  F1_fifo/rptr_empty/U18/Y (AOI21X2M)                     0.13       1.66 f
  F1_fifo/rptr_empty/U17/Y (OAI211X2M)                    0.09       1.76 r
  F1_fifo/rptr_empty/g_rptr_reg[1]/D (DFFRQX2M)           0.00       1.76 r
  data arrival time                                                  1.76

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  F1_fifo/rptr_empty/g_rptr_reg[1]/CK (DFFRQX2M)          0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.73


  Startpoint: F1_fifo/rptr_empty/bn_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/rptr_empty/g_rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/rptr_empty/bn_rptr_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  F1_fifo/rptr_empty/bn_rptr_reg[1]/Q (DFFRQX2M)          0.85       0.85 r
  F1_fifo/rptr_empty/U16/Y (NOR2X2M)                      0.13       0.98 f
  F1_fifo/rptr_empty/U28/Y (NAND2X2M)                     0.11       1.10 r
  F1_fifo/rptr_empty/U8/Y (OAI211X2M)                     0.11       1.21 f
  F1_fifo/rptr_empty/U3/Y (NOR3BX2M)                      0.33       1.53 r
  F1_fifo/rptr_empty/U20/Y (AOI21X2M)                     0.13       1.66 f
  F1_fifo/rptr_empty/U19/Y (OAI211X2M)                    0.09       1.76 r
  F1_fifo/rptr_empty/g_rptr_reg[2]/D (DFFRQX2M)           0.00       1.76 r
  data arrival time                                                  1.76

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  F1_fifo/rptr_empty/g_rptr_reg[2]/CK (DFFRQX2M)          0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.73


  Startpoint: F1_fifo/rptr_empty/bn_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/rptr_empty/g_rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/rptr_empty/bn_rptr_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  F1_fifo/rptr_empty/bn_rptr_reg[1]/Q (DFFRQX2M)          0.85       0.85 r
  F1_fifo/rptr_empty/U16/Y (NOR2X2M)                      0.13       0.98 f
  F1_fifo/rptr_empty/U28/Y (NAND2X2M)                     0.11       1.10 r
  F1_fifo/rptr_empty/U8/Y (OAI211X2M)                     0.11       1.21 f
  F1_fifo/rptr_empty/U3/Y (NOR3BX2M)                      0.33       1.53 r
  F1_fifo/rptr_empty/U34/Y (AO21XLM)                      0.21       1.74 r
  F1_fifo/rptr_empty/g_rptr_reg[3]/D (DFFRQX2M)           0.00       1.74 r
  data arrival time                                                  1.74

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  F1_fifo/rptr_empty/g_rptr_reg[3]/CK (DFFRQX2M)          0.00    8671.80 r
  library setup time                                     -0.29    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.76


  Startpoint: F1_fifo/rptr_empty/bn_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/rptr_empty/g_rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/rptr_empty/bn_rptr_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  F1_fifo/rptr_empty/bn_rptr_reg[1]/Q (DFFRQX2M)          0.85       0.85 r
  F1_fifo/rptr_empty/U16/Y (NOR2X2M)                      0.13       0.98 f
  F1_fifo/rptr_empty/U28/Y (NAND2X2M)                     0.11       1.10 r
  F1_fifo/rptr_empty/U8/Y (OAI211X2M)                     0.11       1.21 f
  F1_fifo/rptr_empty/U3/Y (NOR3BX2M)                      0.33       1.53 r
  F1_fifo/rptr_empty/U29/Y (OAI2BB1X2M)                   0.18       1.72 r
  F1_fifo/rptr_empty/g_rptr_reg[0]/D (DFFRQX2M)           0.00       1.72 r
  data arrival time                                                  1.72

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  F1_fifo/rptr_empty/g_rptr_reg[0]/CK (DFFRQX2M)          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.79


  Startpoint: U0_UART/U0_UART_TX/U1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_UART/U0_UART_TX/U1/U8/Y (INVX2M)                     0.09       0.61 r
  U0_UART/U0_UART_TX/U1/U6/Y (NAND2X2M)                   0.11       0.72 f
  U0_UART/U0_UART_TX/U1/U10/Y (OAI33X2M)                  0.40       1.12 r
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller)            0.00       1.12 r
  U0_UART/U0_UART_TX/S1/ser_en (Serializer)               0.00       1.12 r
  U0_UART/U0_UART_TX/S1/U8/Y (NOR2BX2M)                   0.29       1.41 r
  U0_UART/U0_UART_TX/S1/U6/Y (INVX2M)                     0.11       1.52 f
  U0_UART/U0_UART_TX/S1/U17/Y (NOR2X2M)                   0.10       1.62 r
  U0_UART/U0_UART_TX/S1/count_reg[0]/D (DFFRQX2M)         0.00       1.62 r
  data arrival time                                                  1.62

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U0_UART/U0_UART_TX/S1/count_reg[0]/CK (DFFRQX2M)        0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.88


  Startpoint: U0_UART/U0_UART_TX/S1/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U1/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/count_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U0_UART/U0_UART_TX/S1/count_reg[1]/Q (DFFRQX2M)         0.52       0.52 f
  U0_UART/U0_UART_TX/S1/U3/Y (NOR4X1M)                    0.48       1.00 r
  U0_UART/U0_UART_TX/S1/ser_done (Serializer)             0.00       1.00 r
  U0_UART/U0_UART_TX/U1/ser_done (tx_controller)          0.00       1.00 r
  U0_UART/U0_UART_TX/U1/U15/Y (AOI32X1M)                  0.27       1.27 f
  U0_UART/U0_UART_TX/U1/U14/Y (NOR3X2M)                   0.18       1.45 r
  U0_UART/U0_UART_TX/U1/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       1.45 r
  data arrival time                                                  1.45

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U0_UART/U0_UART_TX/U1/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.04


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.73 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.99 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.19 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.37 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.50 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.80 f
  U0_ClkDiv/U24/Y (AO22X1M)                               0.41       2.21 f
  U0_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       2.21 f
  data arrival time                                                  2.21

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U0_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00     270.80 r
  library setup time                                     -0.15     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.43


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.73 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.99 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.19 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.37 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.50 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.80 f
  U0_ClkDiv/U18/Y (AO22X1M)                               0.41       2.21 f
  U0_ClkDiv/count_reg[0]/D (DFFRQX2M)                     0.00       2.21 f
  data arrival time                                                  2.21

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U0_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00     270.80 r
  library setup time                                     -0.15     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.43


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.73 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.99 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.19 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.37 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.50 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.80 f
  U0_ClkDiv/U23/Y (AO22X1M)                               0.41       2.21 f
  U0_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       2.21 f
  data arrival time                                                  2.21

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U0_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00     270.80 r
  library setup time                                     -0.15     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.43


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.73 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.99 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.19 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.37 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.50 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.80 f
  U0_ClkDiv/U22/Y (AO22X1M)                               0.41       2.21 f
  U0_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       2.21 f
  data arrival time                                                  2.21

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U0_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00     270.80 r
  library setup time                                     -0.15     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.43


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.73 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.99 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.19 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.37 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.50 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.80 f
  U0_ClkDiv/U21/Y (AO22X1M)                               0.41       2.21 f
  U0_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       2.21 f
  data arrival time                                                  2.21

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U0_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00     270.80 r
  library setup time                                     -0.15     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.43


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.73 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.99 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.19 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.37 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.50 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.80 f
  U0_ClkDiv/U20/Y (AO22X1M)                               0.41       2.21 f
  U0_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       2.21 f
  data arrival time                                                  2.21

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00     270.80 r
  library setup time                                     -0.15     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.43


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.73 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.99 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.19 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.37 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.50 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.80 f
  U0_ClkDiv/U19/Y (AO22X1M)                               0.41       2.21 f
  U0_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       2.21 f
  data arrival time                                                  2.21

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00     270.80 r
  library setup time                                     -0.15     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.43


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.73 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.99 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.19 f
  U1_ClkDiv/U28/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.26       1.72 f
  U1_ClkDiv/U23/Y (AO22X1M)                               0.38       2.10 f
  U1_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       2.10 f
  data arrival time                                                  2.10

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U1_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00     270.80 r
  library setup time                                     -0.15     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      268.55


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.73 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.99 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.19 f
  U1_ClkDiv/U28/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.26       1.72 f
  U1_ClkDiv/U22/Y (AO22X1M)                               0.38       2.10 f
  U1_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       2.10 f
  data arrival time                                                  2.10

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U1_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00     270.80 r
  library setup time                                     -0.15     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      268.55


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.73 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.99 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.19 f
  U1_ClkDiv/U28/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.26       1.72 f
  U1_ClkDiv/U21/Y (AO22X1M)                               0.38       2.10 f
  U1_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       2.10 f
  data arrival time                                                  2.10

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U1_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00     270.80 r
  library setup time                                     -0.15     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      268.55


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.73 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.99 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.19 f
  U1_ClkDiv/U28/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.26       1.72 f
  U1_ClkDiv/U24/Y (AO22X1M)                               0.38       2.10 f
  U1_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       2.10 f
  data arrival time                                                  2.10

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U1_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00     270.80 r
  library setup time                                     -0.15     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      268.55


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.73 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.99 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.19 f
  U1_ClkDiv/U28/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.26       1.72 f
  U1_ClkDiv/U18/Y (AO22X1M)                               0.38       2.10 f
  U1_ClkDiv/count_reg[0]/D (DFFRQX2M)                     0.00       2.10 f
  data arrival time                                                  2.10

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U1_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00     270.80 r
  library setup time                                     -0.15     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      268.55


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.73 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.99 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.19 f
  U1_ClkDiv/U28/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.26       1.72 f
  U1_ClkDiv/U20/Y (AO22X1M)                               0.38       2.10 f
  U1_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       2.10 f
  data arrival time                                                  2.10

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00     270.80 r
  library setup time                                     -0.15     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      268.55


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.73 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.99 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.19 f
  U1_ClkDiv/U28/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.26       1.72 f
  U1_ClkDiv/U19/Y (AO22X1M)                               0.38       2.10 f
  U1_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       2.10 f
  data arrival time                                                  2.10

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U1_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00     270.80 r
  library setup time                                     -0.15     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      268.55


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.73 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.99 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.19 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.37 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.50 f
  U0_ClkDiv/U27/Y (AOI21X1M)                              0.15       1.65 r
  U0_ClkDiv/U26/Y (CLKXOR2X2M)                            0.22       1.88 r
  U0_ClkDiv/div_clk_reg/D (DFFRQX2M)                      0.00       1.88 r
  data arrival time                                                  1.88

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.73 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.99 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.19 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.37 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.50 f
  U0_ClkDiv/U30/Y (OR2X1M)                                0.23       1.74 f
  U0_ClkDiv/U29/Y (XNOR2X1M)                              0.17       1.91 f
  U0_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       1.91 f
  data arrival time                                                  1.91

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00     270.80 r
  library setup time                                     -0.25     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                      268.64


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.50       0.50 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.73 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.99 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.19 f
  U1_ClkDiv/U28/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U27/Y (AOI21X1M)                              0.16       1.61 r
  U1_ClkDiv/U26/Y (CLKXOR2X2M)                            0.22       1.84 r
  U1_ClkDiv/div_clk_reg/D (DFFRQX2M)                      0.00       1.84 r
  data arrival time                                                  1.84

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U1_ClkDiv/div_clk_reg/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                      268.67


  Startpoint: U1_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.00 r
  U1_ClkDiv/odd_edge_tog_reg/Q (DFFSQX2M)                 0.47       0.47 f
  U1_ClkDiv/U29/Y (XNOR2X1M)                              0.13       0.60 f
  U1_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       0.60 f
  data arrival time                                                  0.60

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U1_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00     270.80 r
  library setup time                                     -0.25     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                      269.96


  Startpoint: RST_SYNC_2/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UARTCLK)
  Endpoint: RST_SYNC_2/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_2/sync_reg_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  RST_SYNC_2/sync_reg_reg[0]/Q (DFFRQX2M)                 0.36       0.36 r
  RST_SYNC_2/sync_reg_reg[1]/D (DFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock UARTCLK (rise edge)                             271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  RST_SYNC_2/sync_reg_reg[1]/CK (DFFRQX2M)                0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.15


1
