Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 15 09:35:10 2023
| Host         : ASUSComputer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file zyncepwm_wrapper_timing_summary_routed.rpt -pb zyncepwm_wrapper_timing_summary_routed.pb -rpx zyncepwm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zyncepwm_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.748        0.000                      0                 1426        0.038        0.000                      0                 1426        9.020        0.000                       0                   652  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.748        0.000                      0                 1426        0.038        0.000                      0                 1426        9.020        0.000                       0                   652  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.748ns  (required time - arrival time)
  Source:                 zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.582ns (28.650%)  route 3.940ns (71.350%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.734 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.765     3.073    zyncepwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.417     5.823    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.124     5.947 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.909     7.857    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.124     7.981 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=8, routed)           0.614     8.595    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X2Y50          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.542    22.734    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y50          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[24]/C
                         clock pessimism              0.116    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X2Y50          FDRE (Setup_fdre_C_CE)      -0.205    22.343    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[24]
  -------------------------------------------------------------------
                         required time                         22.343    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                 13.748    

Slack (MET) :             13.748ns  (required time - arrival time)
  Source:                 zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.582ns (28.650%)  route 3.940ns (71.350%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.734 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.765     3.073    zyncepwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.417     5.823    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.124     5.947 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.909     7.857    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.124     7.981 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=8, routed)           0.614     8.595    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X2Y50          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.542    22.734    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y50          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
                         clock pessimism              0.116    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X2Y50          FDRE (Setup_fdre_C_CE)      -0.205    22.343    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[25]
  -------------------------------------------------------------------
                         required time                         22.343    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                 13.748    

Slack (MET) :             13.748ns  (required time - arrival time)
  Source:                 zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.582ns (28.650%)  route 3.940ns (71.350%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.734 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.765     3.073    zyncepwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.417     5.823    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.124     5.947 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.909     7.857    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.124     7.981 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=8, routed)           0.614     8.595    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X2Y50          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.542    22.734    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y50          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
                         clock pessimism              0.116    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X2Y50          FDRE (Setup_fdre_C_CE)      -0.205    22.343    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[26]
  -------------------------------------------------------------------
                         required time                         22.343    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                 13.748    

Slack (MET) :             13.748ns  (required time - arrival time)
  Source:                 zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.582ns (28.650%)  route 3.940ns (71.350%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.734 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.765     3.073    zyncepwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.417     5.823    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.124     5.947 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.909     7.857    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.124     7.981 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=8, routed)           0.614     8.595    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X2Y50          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.542    22.734    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y50          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[27]/C
                         clock pessimism              0.116    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X2Y50          FDRE (Setup_fdre_C_CE)      -0.205    22.343    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[27]
  -------------------------------------------------------------------
                         required time                         22.343    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                 13.748    

Slack (MET) :             13.748ns  (required time - arrival time)
  Source:                 zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.582ns (28.650%)  route 3.940ns (71.350%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.734 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.765     3.073    zyncepwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.417     5.823    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.124     5.947 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.909     7.857    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.124     7.981 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=8, routed)           0.614     8.595    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X2Y50          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.542    22.734    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y50          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[28]/C
                         clock pessimism              0.116    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X2Y50          FDRE (Setup_fdre_C_CE)      -0.205    22.343    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[28]
  -------------------------------------------------------------------
                         required time                         22.343    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                 13.748    

Slack (MET) :             13.748ns  (required time - arrival time)
  Source:                 zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.582ns (28.650%)  route 3.940ns (71.350%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.734 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.765     3.073    zyncepwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.417     5.823    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.124     5.947 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.909     7.857    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.124     7.981 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=8, routed)           0.614     8.595    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X2Y50          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.542    22.734    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y50          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[29]/C
                         clock pessimism              0.116    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X2Y50          FDRE (Setup_fdre_C_CE)      -0.205    22.343    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[29]
  -------------------------------------------------------------------
                         required time                         22.343    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                 13.748    

Slack (MET) :             13.748ns  (required time - arrival time)
  Source:                 zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.582ns (28.650%)  route 3.940ns (71.350%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.734 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.765     3.073    zyncepwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.417     5.823    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.124     5.947 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.909     7.857    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.124     7.981 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=8, routed)           0.614     8.595    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X2Y50          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.542    22.734    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y50          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
                         clock pessimism              0.116    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X2Y50          FDRE (Setup_fdre_C_CE)      -0.205    22.343    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[30]
  -------------------------------------------------------------------
                         required time                         22.343    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                 13.748    

Slack (MET) :             13.748ns  (required time - arrival time)
  Source:                 zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.582ns (28.650%)  route 3.940ns (71.350%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.734 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.765     3.073    zyncepwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.417     5.823    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.124     5.947 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.909     7.857    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.124     7.981 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=8, routed)           0.614     8.595    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X2Y50          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.542    22.734    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y50          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
                         clock pessimism              0.116    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X2Y50          FDRE (Setup_fdre_C_CE)      -0.205    22.343    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[31]
  -------------------------------------------------------------------
                         required time                         22.343    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                 13.748    

Slack (MET) :             13.782ns  (required time - arrival time)
  Source:                 zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 1.610ns (29.751%)  route 3.802ns (70.249%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.765     3.073    zyncepwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.417     5.823    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.124     5.947 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.910     7.858    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.152     8.010 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.475     8.484    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X3Y47          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.552    22.745    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y47          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2_reg[16]/C
                         clock pessimism              0.230    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X3Y47          FDRE (Setup_fdre_C_CE)      -0.407    22.266    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2_reg[16]
  -------------------------------------------------------------------
                         required time                         22.266    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                 13.782    

Slack (MET) :             13.782ns  (required time - arrival time)
  Source:                 zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 1.610ns (29.751%)  route 3.802ns (70.249%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.765     3.073    zyncepwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.417     5.823    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y45          LUT4 (Prop_lut4_I3_O)        0.124     5.947 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.910     7.858    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X3Y48          LUT4 (Prop_lut4_I0_O)        0.152     8.010 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.475     8.484    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X3Y47          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.552    22.745    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y47          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2_reg[17]/C
                         clock pessimism              0.230    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X3Y47          FDRE (Setup_fdre_C_CE)      -0.407    22.266    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg2_reg[17]
  -------------------------------------------------------------------
                         required time                         22.266    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                 13.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.565     0.906    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X7Y40          FDRE                                         r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.115     1.162    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X8Y41          SRLC32E                                      r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.833     1.203    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.585     0.926    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y44          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.119     1.186    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X0Y44          SRLC32E                                      r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.851     1.221    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y44          SRLC32E                                      r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.226ns (55.272%)  route 0.183ns (44.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.584     0.925    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y50          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3_reg[30]/Q
                         net (fo=1, routed)           0.183     1.235    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/slv_reg3[30]
    SLICE_X2Y49          LUT5 (Prop_lut5_I0_O)        0.098     1.333 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.333    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X2Y49          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.854     1.224    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y49          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.484%)  route 0.177ns (54.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.584     0.925    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y48          FDRE                                         r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.177     1.250    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[22]
    SLICE_X0Y51          FDRE                                         r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.851     1.221    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y51          FDRE                                         r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.009     1.201    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.852%)  route 0.175ns (54.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.584     0.925    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y48          FDRE                                         r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.175     1.247    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[20]
    SLICE_X0Y51          FDRE                                         r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.851     1.221    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y51          FDRE                                         r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)        -0.001     1.191    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.494%)  route 0.188ns (59.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.582     0.923    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.188     1.239    zyncepwm_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.893     1.263    zyncepwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    zyncepwm_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.670%)  route 0.233ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.582     0.923    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.233     1.297    zyncepwm_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.893     1.263    zyncepwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    zyncepwm_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.800%)  route 0.194ns (60.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.584     0.925    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.246    zyncepwm_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.893     1.263    zyncepwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zyncepwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    zyncepwm_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.584     0.925    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X4Y42          FDRE                                         r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.112     1.201    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X4Y43          SRLC32E                                      r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.853     1.223    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y43          SRLC32E                                      r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.333%)  route 0.243ns (59.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.584     0.925    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y48          FDRE                                         r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.243     1.331    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[21]
    SLICE_X0Y51          FDRE                                         r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.851     1.221    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y51          FDRE                                         r  zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.063     1.255    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X6Y46    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X5Y41    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X5Y41    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y42    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y46    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y46    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y45    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y46    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X3Y41    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44    zyncepwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zyncepwm_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.061ns  (logic 0.124ns (11.683%)  route 0.937ns (88.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.937     0.937    zyncepwm_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.061 r  zyncepwm_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.061    zyncepwm_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y39         FDRE                                         r  zyncepwm_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.505     2.697    zyncepwm_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y39         FDRE                                         r  zyncepwm_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zyncepwm_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.045ns (10.219%)  route 0.395ns (89.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.395     0.395    zyncepwm_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.440 r  zyncepwm_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.440    zyncepwm_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y39         FDRE                                         r  zyncepwm_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.832     1.202    zyncepwm_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y39         FDRE                                         r  zyncepwm_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/pwmSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwmSingal_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.184ns  (logic 3.967ns (48.478%)  route 4.216ns (51.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.681     2.989    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/s00_axi_aclk
    SLICE_X7Y43          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/pwmSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     3.445 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/pwmSignal_reg/Q
                         net (fo=1, routed)           4.216     7.661    pwmSingal_ext_0_OBUF
    F17                  OBUF (Prop_obuf_I_O)         3.511    11.173 r  pwmSingal_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.173    pwmSingal_ext_0
    F17                                                               r  pwmSingal_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/pwmSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwmSingal_ext_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.894ns  (logic 1.353ns (46.769%)  route 1.540ns (53.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.566     0.907    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/s00_axi_aclk
    SLICE_X7Y43          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/pwmSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/pwmSignal_reg/Q
                         net (fo=1, routed)           1.540     2.588    pwmSingal_ext_0_OBUF
    F17                  OBUF (Prop_obuf_I_O)         1.212     3.800 r  pwmSingal_ext_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.800    pwmSingal_ext_0
    F17                                                               r  pwmSingal_ext_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enb_ext_0
                            (input port)
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.423ns  (logic 1.571ns (28.965%)  route 3.852ns (71.035%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  enb_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_0
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  enb_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.249     4.695    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/enb_ext
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.124     4.819 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1/O
                         net (fo=8, routed)           0.604     5.423    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.505     2.697    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[0]/C

Slack:                    inf
  Source:                 enb_ext_0
                            (input port)
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.423ns  (logic 1.571ns (28.965%)  route 3.852ns (71.035%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  enb_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_0
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  enb_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.249     4.695    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/enb_ext
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.124     4.819 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1/O
                         net (fo=8, routed)           0.604     5.423    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.505     2.697    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[1]/C

Slack:                    inf
  Source:                 enb_ext_0
                            (input port)
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.423ns  (logic 1.571ns (28.965%)  route 3.852ns (71.035%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  enb_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_0
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  enb_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.249     4.695    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/enb_ext
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.124     4.819 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1/O
                         net (fo=8, routed)           0.604     5.423    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.505     2.697    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[2]/C

Slack:                    inf
  Source:                 enb_ext_0
                            (input port)
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.423ns  (logic 1.571ns (28.965%)  route 3.852ns (71.035%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  enb_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_0
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  enb_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.249     4.695    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/enb_ext
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.124     4.819 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1/O
                         net (fo=8, routed)           0.604     5.423    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.505     2.697    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[3]/C

Slack:                    inf
  Source:                 enb_ext_0
                            (input port)
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.423ns  (logic 1.571ns (28.965%)  route 3.852ns (71.035%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  enb_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_0
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  enb_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.249     4.695    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/enb_ext
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.124     4.819 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1/O
                         net (fo=8, routed)           0.604     5.423    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.505     2.697    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[5]/C

Slack:                    inf
  Source:                 enb_ext_0
                            (input port)
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.198ns  (logic 1.571ns (30.218%)  route 3.628ns (69.782%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  enb_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_0
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  enb_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.249     4.695    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/enb_ext
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.124     4.819 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1/O
                         net (fo=8, routed)           0.379     5.198    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.505     2.697    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X7Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[4]/C

Slack:                    inf
  Source:                 enb_ext_0
                            (input port)
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.198ns  (logic 1.571ns (30.218%)  route 3.628ns (69.782%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  enb_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_0
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  enb_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.249     4.695    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/enb_ext
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.124     4.819 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1/O
                         net (fo=8, routed)           0.379     5.198    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.505     2.697    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X7Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[6]/C

Slack:                    inf
  Source:                 enb_ext_0
                            (input port)
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.198ns  (logic 1.571ns (30.218%)  route 3.628ns (69.782%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  enb_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_0
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  enb_ext_0_IBUF_inst/O
                         net (fo=1, routed)           3.249     4.695    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/enb_ext
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.124     4.819 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1/O
                         net (fo=8, routed)           0.379     5.198    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         1.505     2.697    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X7Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enb_ext_0
                            (input port)
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.895ns  (logic 0.260ns (13.726%)  route 1.635ns (86.274%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  enb_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_0
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  enb_ext_0_IBUF_inst/O
                         net (fo=1, routed)           1.519     1.734    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/enb_ext
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1/O
                         net (fo=8, routed)           0.116     1.895    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.833     1.203    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X7Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[4]/C

Slack:                    inf
  Source:                 enb_ext_0
                            (input port)
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.895ns  (logic 0.260ns (13.726%)  route 1.635ns (86.274%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  enb_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_0
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  enb_ext_0_IBUF_inst/O
                         net (fo=1, routed)           1.519     1.734    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/enb_ext
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1/O
                         net (fo=8, routed)           0.116     1.895    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.833     1.203    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X7Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[6]/C

Slack:                    inf
  Source:                 enb_ext_0
                            (input port)
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.895ns  (logic 0.260ns (13.726%)  route 1.635ns (86.274%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  enb_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_0
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  enb_ext_0_IBUF_inst/O
                         net (fo=1, routed)           1.519     1.734    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/enb_ext
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1/O
                         net (fo=8, routed)           0.116     1.895    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.833     1.203    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X7Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[7]/C

Slack:                    inf
  Source:                 enb_ext_0
                            (input port)
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.984ns  (logic 0.260ns (13.110%)  route 1.723ns (86.890%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  enb_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_0
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  enb_ext_0_IBUF_inst/O
                         net (fo=1, routed)           1.519     1.734    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/enb_ext
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1/O
                         net (fo=8, routed)           0.205     1.984    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.833     1.203    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[0]/C

Slack:                    inf
  Source:                 enb_ext_0
                            (input port)
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.984ns  (logic 0.260ns (13.110%)  route 1.723ns (86.890%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  enb_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_0
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  enb_ext_0_IBUF_inst/O
                         net (fo=1, routed)           1.519     1.734    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/enb_ext
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1/O
                         net (fo=8, routed)           0.205     1.984    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.833     1.203    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[1]/C

Slack:                    inf
  Source:                 enb_ext_0
                            (input port)
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.984ns  (logic 0.260ns (13.110%)  route 1.723ns (86.890%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  enb_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_0
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  enb_ext_0_IBUF_inst/O
                         net (fo=1, routed)           1.519     1.734    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/enb_ext
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1/O
                         net (fo=8, routed)           0.205     1.984    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.833     1.203    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[2]/C

Slack:                    inf
  Source:                 enb_ext_0
                            (input port)
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.984ns  (logic 0.260ns (13.110%)  route 1.723ns (86.890%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  enb_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_0
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  enb_ext_0_IBUF_inst/O
                         net (fo=1, routed)           1.519     1.734    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/enb_ext
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1/O
                         net (fo=8, routed)           0.205     1.984    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.833     1.203    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[3]/C

Slack:                    inf
  Source:                 enb_ext_0
                            (input port)
  Destination:            zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.984ns  (logic 0.260ns (13.110%)  route 1.723ns (86.890%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  enb_ext_0 (IN)
                         net (fo=0)                   0.000     0.000    enb_ext_0
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  enb_ext_0_IBUF_inst/O
                         net (fo=1, routed)           1.519     1.734    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/enb_ext
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1/O
                         net (fo=8, routed)           0.205     1.984    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyncepwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zyncepwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zyncepwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=652, routed)         0.833     1.203    zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  zyncepwm_i/enhancedPwm_0/U0/enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp_reg[5]/C





