// Seed: 4068897774
module module_0 ();
  logic [7:0] id_1 = id_1[1];
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wire id_4,
    output tri0 id_5,
    input tri id_6,
    input wand id_7,
    inout uwire id_8
);
  wire id_10;
  module_0();
endmodule
module module_2 (
    input tri1 id_0,
    output supply0 id_1,
    input wire id_2,
    input uwire id_3,
    input tri0 id_4
);
  wire id_6;
  xnor (id_1, id_2, id_3, id_4, id_6);
  module_0();
endmodule
