
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.90000000000000000000;
2.90000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26  149594.9      1.45     404.0   26890.4                          
    0:00:26  149594.9      1.45     404.0   26890.4                          
    0:00:26  149639.6      1.45     404.0   26890.4                          
    0:00:26  149684.3      1.45     404.0   26890.4                          
    0:00:26  149729.0      1.45     404.0   26890.4                          
    0:00:26  149773.7      1.45     404.0   26890.4                          
    0:00:26  149810.7      1.45     404.0   26888.1                          
    0:00:27  150337.9      1.45     403.9   16931.3                          
    0:00:27  150847.0      1.45     403.9    6898.7                          
    0:00:44  154482.7      0.96     274.8     248.2                          
    0:00:45  154482.7      0.96     274.8     248.2                          
    0:00:45  154482.7      0.96     274.8     248.2                          
    0:00:45  154483.2      0.96     274.8     248.2                          
    0:00:45  154483.2      0.96     274.8     248.2                          
    0:00:56  138529.3      1.03     268.9     248.2                          
    0:00:57  138524.0      1.01     257.1     248.2                          
    0:00:59  138524.3      0.96     256.2     245.7                          
    0:01:00  138531.7      0.94     255.1     240.9                          
    0:01:01  138536.3      0.93     254.1     231.2                          
    0:01:01  138539.4      0.92     252.7     221.4                          
    0:01:02  138546.6      0.92     251.9     221.4                          
    0:01:03  138552.7      0.92     251.2     219.0                          
    0:01:03  138562.6      0.92     250.6     216.6                          
    0:01:04  138568.2      0.92     249.3     214.1                          
    0:01:05  138577.5      0.92     247.9     214.1                          
    0:01:05  138587.3      0.92     246.5     214.1                          
    0:01:05  138595.8      0.92     245.4     214.1                          
    0:01:06  138425.3      0.92     245.4     214.1                          
    0:01:06  138425.3      0.92     245.4     214.1                          
    0:01:06  138446.1      0.92     244.8     175.2                          
    0:01:07  138457.8      0.92     244.8     136.3                          
    0:01:07  138470.8      0.92     244.8      97.3                          
    0:01:08  138481.5      0.92     244.8      58.4                          
    0:01:08  138494.8      0.92     244.8      19.5                          
    0:01:09  138500.3      0.92     244.8       0.0                          
    0:01:09  138500.3      0.92     244.8       0.0                          
    0:01:09  138500.3      0.92     244.8       0.0                          
    0:01:09  138500.3      0.92     244.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:09  138500.3      0.92     244.8       0.0                          
    0:01:09  138534.7      0.90     243.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:09  138555.9      0.90     242.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:09  138571.4      0.89     241.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:10  138613.7      0.89     238.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:10  138623.8      0.88     238.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:10  138655.4      0.88     236.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:10  138671.4      0.88     236.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:10  138677.8      0.87     235.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:10  138706.5      0.86     234.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:10  138719.8      0.86     233.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:10  138743.5      0.85     232.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:10  138777.3      0.84     231.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:10  138794.5      0.83     230.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:11  138806.5      0.83     230.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:11  138870.4      0.83     227.6      96.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11  138932.6      0.83     225.3     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:11  138959.2      0.83     224.4     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:11  138968.5      0.82     224.0     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:11  138979.4      0.82     223.4     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:11  138994.0      0.82     222.9     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:11  139030.7      0.82     220.4     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11  139088.2      0.82     216.2     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11  139117.7      0.81     214.1     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:11  139136.1      0.81     213.4     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:11  139136.1      0.81     213.4     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:12  139153.9      0.81     213.0     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:12  139172.8      0.81     212.5     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:12  139192.5      0.81     211.9     193.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:12  139205.0      0.81     211.6     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:12  139238.2      0.80     210.6     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:12  139247.3      0.80     210.2     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:12  139293.0      0.80     208.0     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12  139324.7      0.79     206.8     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:12  139334.5      0.78     206.4     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:12  139389.6      0.78     202.4     290.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12  139406.1      0.78     201.2     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12  139436.7      0.78     198.9     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13  139473.4      0.78     196.9     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:13  139492.3      0.78     196.4     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:13  139509.0      0.77     195.9     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:13  139521.0      0.76     195.4     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:13  139528.2      0.76     195.1     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:13  139539.1      0.76     194.6     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:13  139551.3      0.76     194.0     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:13  139569.9      0.75     193.3     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:13  139594.4      0.75     191.9     290.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13  139606.9      0.75     191.1     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:13  139618.3      0.75     190.4     290.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13  139643.3      0.75     188.8     290.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13  139657.7      0.74     187.9     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:14  139689.6      0.74     187.5     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:14  139701.1      0.74     187.1     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:14  139709.6      0.73     186.8     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:14  139735.6      0.73     186.2     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:14  139741.0      0.73     186.0     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:14  139765.2      0.73     185.2     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:14  139790.7      0.73     183.4     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14  139817.0      0.73     182.9     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:14  139830.3      0.73     182.4     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:14  139855.9      0.73     180.5     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14  139878.0      0.73     179.2     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:15  139883.5      0.73     179.1     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139893.1      0.72     178.5     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15  139907.5      0.72     177.9     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139915.7      0.72     177.9     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139940.2      0.72     176.2     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15  139953.5      0.72     175.8     411.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15  139969.5      0.72     175.4     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139974.8      0.71     175.0     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139990.5      0.71     174.5     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139992.9      0.71     174.4     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:15  140013.9      0.71     173.1     411.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16  140034.9      0.71     172.4     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:16  140049.8      0.70     171.6     411.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16  140059.4      0.70     171.4     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:16  140089.7      0.70     169.4     411.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16  140092.6      0.70     169.2     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:16  140107.3      0.70     168.7     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:16  140113.9      0.69     168.5     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:16  140141.3      0.69     166.3     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16  140156.2      0.69     165.5     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16  140171.1      0.69     164.5     411.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16  140173.5      0.69     164.4     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16  140182.5      0.69     164.2     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:16  140200.9      0.69     163.4     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  140217.9      0.69     161.9     411.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  140233.6      0.68     161.4     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:17  140245.8      0.68     161.1     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:17  140257.3      0.68     160.8     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:17  140278.6      0.68     160.3     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:17  140291.3      0.68     159.5     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  140307.5      0.68     158.6     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:17  140309.4      0.68     158.5     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:17  140318.5      0.68     157.8     411.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  140344.5      0.67     156.4     411.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  140345.6      0.67     156.4     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:17  140345.6      0.67     156.4     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:18  140345.6      0.67     156.3     411.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18  140364.2      0.67     155.9     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:18  140369.8      0.67     155.4     411.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18  140371.7      0.67     155.3     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:18  140387.9      0.66     154.8     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:18  140392.9      0.66     154.5     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:18  140404.4      0.66     154.1     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:18  140404.4      0.66     154.0     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:18  140422.2      0.66     153.7     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:19  140440.5      0.66     152.8     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19  140449.1      0.66     152.3     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:19  140464.2      0.66     151.4     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:19  140464.2      0.66     151.4     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:19  140465.0      0.66     151.3     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:19  140474.6      0.65     150.9     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:19  140492.4      0.65     149.9     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19  140494.5      0.65     149.8     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:19  140502.0      0.65     149.7     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:19  140514.0      0.65     149.0     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20  140532.1      0.65     148.1     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20  140552.3      0.65     147.6     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:20  140562.9      0.64     147.3     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140574.9      0.64     146.3     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140577.3      0.64     146.3     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:20  140594.6      0.64     145.9     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140594.6      0.64     145.9     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:20  140599.4      0.64     145.7     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:20  140615.6      0.64     145.0     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:20  140617.2      0.64     144.9     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140631.3      0.64     144.1     411.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140635.5      0.64     143.6     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140645.9      0.64     142.8     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140652.3      0.64     142.7     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:21  140665.1      0.63     141.8     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:21  140674.9      0.63     140.9     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:21  140696.7      0.63     140.1     411.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140695.9      0.63     140.0     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:21  140707.9      0.63     139.8     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140708.7      0.63     139.8     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:21  140709.2      0.62     139.6     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140719.6      0.62     138.9     411.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140722.8      0.62     138.9     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140748.6      0.62     137.3     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140768.0      0.62     136.5     411.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140770.7      0.62     136.4     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140770.7      0.62     136.4     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140777.3      0.62     136.4     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140780.5      0.61     136.2     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:22  140782.1      0.61     136.1     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140797.3      0.61     135.4     411.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140802.6      0.61     135.2     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140802.6      0.61     135.1     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140813.2      0.61     134.5     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140830.5      0.61     134.2     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140843.3      0.61     133.9     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140843.3      0.61     133.9     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140853.6      0.61     133.7     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140868.5      0.61     133.2     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140869.3      0.61     133.1     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140870.9      0.61     133.0     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140888.5      0.61     132.3     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140902.1      0.60     131.7     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140906.6      0.60     131.4     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:23  140908.2      0.60     131.3     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140920.4      0.60     130.5     411.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140920.4      0.60     130.5     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140929.7      0.60     130.3     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140937.7      0.60     130.1     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140951.8      0.60     129.7     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:24  140951.8      0.60     129.7     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140967.2      0.60     128.9     411.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140967.2      0.60     128.8     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140969.6      0.60     128.8     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140972.0      0.60     128.7     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140986.9      0.60     128.5     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140994.1      0.60     127.9     411.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  141017.0      0.59     127.0     411.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  141021.0      0.59     126.9     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:24  141059.5      0.59     125.2     411.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  141064.1      0.59     125.1     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:25  141072.6      0.59     124.8     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:25  141072.8      0.59     124.8     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141081.6      0.59     124.1     411.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141090.1      0.59     124.0     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:25  141090.1      0.58     123.9     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:25  141097.3      0.58     123.4     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141097.3      0.58     123.3     411.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141105.5      0.58     122.7     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:25  141106.3      0.58     122.6     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141110.3      0.58     122.5     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:25  141110.3      0.58     122.5     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:26  141119.9      0.58     122.3     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:26  141120.7      0.58     122.2     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:26  141138.3      0.58     121.4     411.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141151.6      0.58     121.0     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141151.6      0.58     121.0     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:26  141157.2      0.57     120.9     413.9 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:26  141157.2      0.57     120.9     413.9 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:26  141160.3      0.57     120.8     413.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:27  141163.3      0.57     120.8     413.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:27  141177.9      0.57     120.3     413.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:27  141190.1      0.56     119.8     413.9 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:27  141201.3      0.56     119.3     413.9 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:27  141208.5      0.56     119.1     413.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:27  141220.5      0.56     118.6     413.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  141230.0      0.56     118.1     413.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:27  141243.1      0.56     117.7     413.9 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:27  141257.4      0.55     117.1     413.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  141269.9      0.55     116.7     413.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  141275.8      0.55     116.4     413.9 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:27  141281.1      0.55     116.1     413.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141292.0      0.55     115.6     413.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141303.2      0.55     115.2     413.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141314.1      0.55     114.7     413.9 path/path/path/genblk1.add_in_reg[39]/D
    0:01:28  141323.1      0.54     114.3     413.9 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141336.7      0.54     113.7     413.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141349.7      0.54     113.3     413.9 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141359.8      0.54     112.8     413.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141373.4      0.54     112.2     413.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141383.8      0.54     111.8     413.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141393.4      0.53     111.4     413.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141406.7      0.53     110.9     413.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141412.5      0.53     110.7     413.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:28  141426.1      0.53     110.1     413.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141429.3      0.53     110.1     413.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141437.8      0.53     109.7     413.9 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141449.8      0.53     109.3     413.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141461.7      0.53     108.8     413.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141472.1      0.52     108.4     413.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141483.8      0.52     108.0     413.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141485.7      0.52     107.9     413.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141499.2      0.52     107.5     413.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141513.9      0.52     106.9     413.9 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141521.3      0.52     106.6     413.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141536.7      0.52     106.3     413.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141550.0      0.52     105.7     413.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141563.1      0.51     105.4     413.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141578.2      0.51     105.0     413.9 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141583.6      0.51     104.8     413.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141593.9      0.51     104.4     413.9 path/path/path/genblk1.add_in_reg[39]/D
    0:01:30  141603.0      0.51     104.1     413.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141614.1      0.51     103.6     413.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141621.1      0.51     103.3     413.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141628.8      0.51     103.0     413.9 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141651.9      0.50     102.6     413.9 path/path/path/genblk1.add_in_reg[39]/D
    0:01:30  141665.7      0.50     102.0     413.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141674.3      0.50     101.9     413.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141686.8      0.50     101.5     413.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141695.0      0.50     101.0     413.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141700.6      0.50     100.6     413.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141706.2      0.50     100.4     413.9 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141714.4      0.50     100.0     413.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141718.9      0.50      99.9     413.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141729.6      0.50      99.4     413.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141745.8      0.49      99.1     413.9 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141756.2      0.49      98.7     413.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141776.1      0.49      98.2     413.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141788.9      0.49      97.7     413.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141803.0      0.49      97.6     413.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141821.9      0.49      97.2     413.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141831.7      0.49      96.8     413.9 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141841.0      0.49      96.6     413.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141845.3      0.48      96.4     413.9 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141850.1      0.48      96.4     413.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141860.5      0.48      96.1     413.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141866.6      0.48      95.8     413.9 path/path/path/genblk1.add_in_reg[39]/D
    0:01:32  141874.6      0.48      95.5     413.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141882.5      0.48      95.1     413.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141890.8      0.48      94.9     413.9 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141903.0      0.48      94.6     413.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141912.3      0.48      94.2     413.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141921.6      0.48      94.0     413.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141924.6      0.48      94.0     413.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141934.9      0.47      93.6     413.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141943.4      0.47      93.4     413.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141952.0      0.47      93.2     413.9 path/path/path/genblk1.add_in_reg[39]/D
    0:01:32  141961.8      0.47      92.7     413.9 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141970.0      0.47      92.6     413.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141977.0      0.47      92.4     413.9 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141980.7      0.47      92.3     413.9 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141990.8      0.47      91.9     413.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  141995.9      0.47      91.7     413.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:33  142003.3      0.47      91.5     413.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:33  142010.5      0.47      91.3     413.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:33  142015.3      0.46      91.1     413.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  142023.5      0.46      90.8     413.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  142028.6      0.46      90.5     413.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  142033.4      0.46      90.4     413.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  142041.1      0.46      90.2     413.9 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:33  142047.7      0.46      90.0     413.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  142054.4      0.46      89.8     413.9 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:33  142060.5      0.46      89.5     413.9 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:33  142065.3      0.46      89.4     413.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:33  142070.3      0.46      89.3     413.9 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:33  142075.4      0.46      89.2     413.9 path/path/path/genblk1.add_in_reg[39]/D
    0:01:33  142082.8      0.46      88.9     413.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:33  142089.0      0.45      88.6     413.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  142093.7      0.45      88.5     413.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142101.2      0.45      88.1     413.9 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142108.1      0.45      87.9     413.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142113.4      0.45      87.5     413.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  142123.8      0.45      87.3     413.9 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142126.7      0.45      87.1     413.9 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142132.3      0.45      86.9     413.9 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142135.8      0.45      86.8     413.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142141.4      0.45      86.6     413.9 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142146.4      0.45      86.4     413.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142147.2      0.45      86.4     413.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  142153.6      0.45      86.1     413.9 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142161.8      0.45      85.9     413.9 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142169.3      0.44      85.9     413.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142174.1      0.44      85.8     413.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142179.7      0.44      85.7     413.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  142185.8      0.44      85.4     413.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142193.8      0.44      84.9     413.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  142200.1      0.44      84.9     413.9 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142206.8      0.44      84.7     413.9 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142212.9      0.44      84.5     413.9 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142221.2      0.44      84.3     413.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142224.1      0.44      84.1     413.9 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142231.8      0.44      84.1     413.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  142237.6      0.44      84.0     413.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  142240.0      0.44      83.9     413.9 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142244.3      0.44      83.9     413.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  142253.9      0.44      83.6     413.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142258.9      0.43      83.6     413.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  142264.8      0.43      83.4     413.9 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142269.8      0.43      83.4     413.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  142275.7      0.43      83.2     413.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142277.0      0.43      83.1     413.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  142285.3      0.43      82.9     413.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142287.9      0.43      82.9     413.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  142293.0      0.43      82.8     413.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142299.9      0.43      82.6     413.9 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142306.8      0.43      82.5     413.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  142316.1      0.43      82.2     413.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142318.8      0.43      82.1     413.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142322.2      0.43      82.0     413.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  142327.0      0.43      82.0     413.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142331.5      0.43      81.8     413.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142336.9      0.43      81.6     413.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142341.7      0.43      81.7     413.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142349.1      0.42      81.5     413.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142355.0      0.42      81.5     413.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142361.1      0.42      81.4     413.9 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142365.6      0.42      81.2     413.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  142367.5      0.42      81.2     413.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  142369.8      0.42      81.1     413.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142372.2      0.42      81.1     413.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  142377.8      0.42      81.0     413.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  142383.9      0.42      80.8     413.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  142383.9      0.42      80.8     413.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  142384.7      0.42      80.8     413.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142386.9      0.42      80.8     413.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  142390.9      0.42      80.6     413.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  142395.1      0.42      80.6     413.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142398.3      0.42      80.5     413.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142399.1      0.42      80.5     413.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142401.5      0.42      80.5     413.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:38  142404.4      0.42      80.6     413.9 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:38  142408.4      0.42      80.6     413.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:38  142410.0      0.42      80.5     413.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:38  142415.3      0.42      80.5     413.9 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:38  142418.0      0.42      80.4     413.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:38  142419.1      0.42      80.4     413.9                          
    0:01:39  142414.8      0.42      80.4     413.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:39  142414.8      0.42      80.4     413.9                          
    0:01:40  142312.1      0.42      80.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  142312.1      0.42      80.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142321.2      0.42      80.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142334.5      0.42      79.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  142335.5      0.42      79.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142335.5      0.42      79.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  142336.6      0.42      79.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142360.5      0.42      78.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  142360.5      0.42      78.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142360.5      0.42      78.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  142360.0      0.42      78.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142359.7      0.42      78.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142360.5      0.42      78.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142365.3      0.42      78.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142373.3      0.42      77.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  142373.3      0.42      77.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:41  142373.3      0.42      77.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  142373.3      0.42      77.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142373.3      0.42      77.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142377.8      0.42      77.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  142394.6      0.42      76.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  142400.4      0.42      76.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142402.8      0.42      76.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142402.6      0.42      76.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142402.6      0.42      76.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142402.8      0.42      76.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  142410.3      0.42      76.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  142415.3      0.42      75.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  142417.7      0.41      75.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  142422.0      0.41      75.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142422.0      0.41      75.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142422.8      0.41      75.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:43  142425.2      0.41      75.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142441.9      0.41      74.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  142442.2      0.41      74.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142451.5      0.41      74.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142451.0      0.41      74.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  142451.8      0.41      74.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142452.6      0.41      74.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142452.6      0.41      74.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:44  142452.6      0.41      74.0       0.0                          
    0:01:44  142452.6      0.41      74.0       0.0                          
    0:01:47  142303.1      0.42      73.9       0.0                          
    0:01:48  142243.8      0.42      74.1       0.0                          
    0:01:49  142209.7      0.42      74.4       0.0                          
    0:01:49  142186.3      0.42      74.4       0.0                          
    0:01:50  142163.4      0.42      74.4       0.0                          
    0:01:50  142140.6      0.42      74.4       0.0                          
    0:01:51  142118.7      0.42      74.4       0.0                          
    0:01:51  142096.9      0.42      74.4       0.0                          
    0:01:52  142085.8      0.42      74.4       0.0                          
    0:01:52  142067.1      0.42      74.4       0.0                          
    0:01:53  142056.5      0.42      74.4       0.0                          
    0:01:53  142045.9      0.42      74.4       0.0                          
    0:01:53  142035.2      0.42      74.4       0.0                          
    0:01:54  142024.6      0.42      74.4       0.0                          
    0:01:54  142013.9      0.42      74.4       0.0                          
    0:01:54  142003.3      0.42      74.4       0.0                          
    0:01:54  142003.3      0.42      74.4       0.0                          
    0:01:55  142003.3      0.42      74.4       0.0                          
    0:01:56  141936.8      0.45      75.1       0.0                          
    0:01:56  141935.7      0.45      75.1       0.0                          
    0:01:56  141935.7      0.45      75.1       0.0                          
    0:01:56  141935.7      0.45      75.1       0.0                          
    0:01:56  141935.7      0.45      75.1       0.0                          
    0:01:56  141935.7      0.45      75.1       0.0                          
    0:01:56  141935.7      0.45      75.1       0.0                          
    0:01:56  141938.4      0.42      74.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:57  141938.4      0.42      74.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  141943.2      0.42      74.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  141945.6      0.42      74.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  141946.4      0.42      74.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:57  141948.8      0.41      73.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  141951.2      0.41      73.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  141951.4      0.41      73.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:57  141952.0      0.41      73.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:57  141954.4      0.41      73.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  141954.4      0.41      73.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  141956.7      0.41      73.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  141957.3      0.41      73.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:57  141959.7      0.41      73.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:57  141959.7      0.41      73.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:58  141962.3      0.41      73.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:58  141961.3      0.41      73.4       0.0                          
    0:01:58  141863.9      0.41      73.4       0.0                          
    0:02:00  141759.4      0.41      73.4       0.0                          
    0:02:01  141726.1      0.41      73.3       0.0                          
    0:02:01  141680.6      0.41      73.3       0.0                          
    0:02:01  141622.4      0.41      73.1       0.0                          
    0:02:01  141572.1      0.41      73.0       0.0                          
    0:02:01  141515.5      0.41      72.9       0.0                          
    0:02:02  141461.7      0.41      72.9       0.0                          
    0:02:02  141407.5      0.41      72.8       0.0                          
    0:02:02  141359.8      0.41      72.7       0.0                          
    0:02:02  141241.7      0.41      72.7       0.0                          
    0:02:03  141117.3      0.41      72.7       0.0                          
    0:02:03  140992.0      0.41      72.7       0.0                          
    0:02:04  140875.5      0.41      72.7       0.0                          
    0:02:04  140786.1      0.41      72.7       0.0                          
    0:02:05  140713.5      0.41      72.7       0.0                          
    0:02:05  140700.4      0.41      72.7       0.0                          
    0:02:05  140672.8      0.41      72.7       0.0                          
    0:02:06  140626.7      0.41      72.7       0.0                          
    0:02:06  140571.7      0.41      72.7       0.0                          
    0:02:07  140536.8      0.41      72.7       0.0                          
    0:02:07  140535.2      0.41      72.6       0.0                          
    0:02:07  140532.1      0.41      72.5       0.0                          
    0:02:08  140528.9      0.41      72.5       0.0                          
    0:02:08  140524.9      0.41      72.4       0.0                          
    0:02:09  140515.8      0.41      72.4       0.0                          
    0:02:10  140513.2      0.41      72.4       0.0                          
    0:02:11  140504.4      0.45      72.9       0.0                          
    0:02:11  140504.4      0.45      72.9       0.0                          
    0:02:11  140504.4      0.45      72.9       0.0                          
    0:02:11  140504.4      0.45      72.9       0.0                          
    0:02:11  140504.4      0.45      72.9       0.0                          
    0:02:11  140504.4      0.45      72.9       0.0                          
    0:02:11  140509.7      0.41      72.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:11  140513.4      0.41      72.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:12  140513.4      0.41      72.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:12  140516.4      0.41      72.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:12  140516.4      0.41      72.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:12  140516.4      0.41      72.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  140533.1      0.41      71.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  140533.6      0.41      71.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:13  140534.4      0.41      71.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:13  140531.8      0.41      71.6       0.0                          
    0:02:13  140531.3      0.41      71.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:13  140531.3      0.41      71.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:13  140531.8      0.41      71.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:13  140532.3      0.41      71.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:13  140540.8      0.41      71.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:14  140553.3      0.41      71.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  140554.7      0.41      70.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:14  140560.2      0.41      70.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:14  140570.4      0.41      70.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:14  140570.6      0.41      70.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:15  140570.6      0.41      70.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:15  140570.6      0.41      70.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:15  140570.6      0.41      70.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:15  140583.7      0.41      70.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:15  140589.5      0.41      70.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:15  140590.0      0.41      70.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:15  140590.3      0.41      70.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:15  140591.1      0.41      70.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  140593.5      0.41      70.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  140597.2      0.41      70.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:16  140599.4      0.41      69.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:16  140599.4      0.41      69.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:16  140601.7      0.40      69.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  140603.1      0.40      69.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:16  140604.4      0.40      69.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:16  140605.5      0.40      69.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:16  140605.5      0.40      69.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:16  140605.7      0.40      69.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:17  140609.2      0.40      69.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:17  140610.8      0.40      69.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:17  140610.8      0.40      69.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  140611.6      0.40      69.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:17  140612.1      0.40      69.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:17  140613.4      0.40      69.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:17  140613.4      0.40      69.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  140613.4      0.40      69.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  140614.5      0.40      69.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:18  140615.6      0.40      69.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:18  140623.0      0.40      69.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:18  140628.3      0.40      69.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:18  140637.1      0.40      68.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  140641.6      0.40      68.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:18  140646.4      0.40      68.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:18  140651.2      0.40      68.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  140657.1      0.39      68.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:19  140658.1      0.39      68.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:19  140659.7      0.39      68.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  140665.3      0.39      68.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  140671.4      0.39      68.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  140672.2      0.39      68.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:19  140679.7      0.39      68.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  140685.8      0.39      67.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:19  140688.5      0.39      67.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  140691.4      0.39      67.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  140692.2      0.39      67.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  140702.0      0.39      67.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:19  140711.9      0.39      67.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:19  140719.3      0.39      67.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:19  140724.1      0.39      67.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:19  140729.7      0.39      67.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:20  140734.2      0.39      67.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:20  140739.0      0.39      67.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  140741.9      0.38      67.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:20  140742.2      0.38      67.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  140746.7      0.38      66.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  140749.9      0.38      66.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:20  140753.1      0.38      66.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  140755.5      0.38      66.7       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:31:08 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              69884.584302
Buf/Inv area:                     3143.853981
Noncombinational area:           70870.909562
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                140755.493865
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:31:14 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  26.4224 mW   (88%)
  Net Switching Power  =   3.6762 mW   (12%)
                         ---------
Total Dynamic Power    =  30.0986 mW  (100%)

Cell Leakage Power     =   2.8639 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.4484e+04          491.2108        1.1881e+06        2.6163e+04  (  79.37%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.9388e+03        3.1850e+03        1.6757e+06        6.7995e+03  (  20.63%)
--------------------------------------------------------------------------------------------------
Total          2.6422e+04 uW     3.6762e+03 uW     2.8639e+06 nW     3.2962e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:31:14 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[2].path/path/add_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[2].path/path/add_out_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[2].path/path/add_out_reg[0]/Q (DFF_X1)     0.08       0.08 f
  path/genblk1[2].path/path/add_42/B[0] (mac_b20_g1_14_DW01_add_0)
                                                          0.00       0.08 f
  path/genblk1[2].path/path/add_42/U3/ZN (AND2_X1)        0.04       0.13 f
  path/genblk1[2].path/path/add_42/U39/CO (FA_X1)         0.09       0.22 f
  path/genblk1[2].path/path/add_42/U23/ZN (NAND2_X1)      0.03       0.25 r
  path/genblk1[2].path/path/add_42/U53/ZN (NAND3_X1)      0.04       0.29 f
  path/genblk1[2].path/path/add_42/U183/ZN (NAND2_X1)     0.03       0.32 r
  path/genblk1[2].path/path/add_42/U186/ZN (NAND3_X1)     0.04       0.35 f
  path/genblk1[2].path/path/add_42/U190/ZN (NAND2_X1)     0.04       0.39 r
  path/genblk1[2].path/path/add_42/U115/ZN (NAND3_X1)     0.04       0.43 f
  path/genblk1[2].path/path/add_42/U130/ZN (NAND2_X1)     0.03       0.46 r
  path/genblk1[2].path/path/add_42/U133/ZN (NAND3_X1)     0.03       0.49 f
  path/genblk1[2].path/path/add_42/U1_6/CO (FA_X1)        0.09       0.58 f
  path/genblk1[2].path/path/add_42/U1_7/CO (FA_X1)        0.10       0.68 f
  path/genblk1[2].path/path/add_42/U94/ZN (NAND2_X1)      0.03       0.71 r
  path/genblk1[2].path/path/add_42/U96/ZN (NAND3_X1)      0.04       0.75 f
  path/genblk1[2].path/path/add_42/U1_9/CO (FA_X1)        0.09       0.84 f
  path/genblk1[2].path/path/add_42/U1_10/CO (FA_X1)       0.09       0.93 f
  path/genblk1[2].path/path/add_42/U1_11/CO (FA_X1)       0.09       1.02 f
  path/genblk1[2].path/path/add_42/U1_12/CO (FA_X1)       0.10       1.11 f
  path/genblk1[2].path/path/add_42/U137/ZN (NAND2_X1)     0.04       1.16 r
  path/genblk1[2].path/path/add_42/U113/ZN (NAND3_X1)     0.04       1.19 f
  path/genblk1[2].path/path/add_42/U171/ZN (NAND2_X1)     0.04       1.23 r
  path/genblk1[2].path/path/add_42/U174/ZN (NAND3_X1)     0.04       1.27 f
  path/genblk1[2].path/path/add_42/U106/ZN (NAND2_X1)     0.03       1.30 r
  path/genblk1[2].path/path/add_42/U28/ZN (NAND3_X1)      0.04       1.34 f
  path/genblk1[2].path/path/add_42/U202/ZN (NAND2_X1)     0.04       1.37 r
  path/genblk1[2].path/path/add_42/U141/ZN (NAND3_X1)     0.04       1.41 f
  path/genblk1[2].path/path/add_42/U177/ZN (NAND2_X1)     0.04       1.44 r
  path/genblk1[2].path/path/add_42/U31/ZN (NAND3_X1)      0.04       1.48 f
  path/genblk1[2].path/path/add_42/U65/ZN (NAND2_X1)      0.03       1.51 r
  path/genblk1[2].path/path/add_42/U68/ZN (NAND3_X1)      0.03       1.55 f
  path/genblk1[2].path/path/add_42/U1_19/CO (FA_X1)       0.10       1.64 f
  path/genblk1[2].path/path/add_42/U74/ZN (NAND2_X1)      0.04       1.68 r
  path/genblk1[2].path/path/add_42/U34/ZN (NAND3_X1)      0.04       1.72 f
  path/genblk1[2].path/path/add_42/U99/ZN (NAND2_X1)      0.04       1.75 r
  path/genblk1[2].path/path/add_42/U35/ZN (NAND3_X1)      0.04       1.79 f
  path/genblk1[2].path/path/add_42/U124/ZN (NAND2_X1)     0.04       1.83 r
  path/genblk1[2].path/path/add_42/U36/ZN (NAND3_X1)      0.04       1.86 f
  path/genblk1[2].path/path/add_42/U87/ZN (NAND2_X1)      0.03       1.89 r
  path/genblk1[2].path/path/add_42/U90/ZN (NAND3_X1)      0.03       1.93 f
  path/genblk1[2].path/path/add_42/U1_24/CO (FA_X1)       0.09       2.02 f
  path/genblk1[2].path/path/add_42/U1_25/CO (FA_X1)       0.10       2.11 f
  path/genblk1[2].path/path/add_42/U197/ZN (NAND2_X1)     0.04       2.15 r
  path/genblk1[2].path/path/add_42/U37/ZN (NAND3_X1)      0.04       2.19 f
  path/genblk1[2].path/path/add_42/U159/ZN (NAND2_X1)     0.04       2.23 r
  path/genblk1[2].path/path/add_42/U38/ZN (NAND3_X1)      0.04       2.26 f
  path/genblk1[2].path/path/add_42/U165/ZN (NAND2_X1)     0.04       2.30 r
  path/genblk1[2].path/path/add_42/U111/ZN (NAND3_X1)     0.04       2.34 f
  path/genblk1[2].path/path/add_42/U118/ZN (NAND2_X1)     0.04       2.37 r
  path/genblk1[2].path/path/add_42/U121/ZN (NAND3_X1)     0.04       2.41 f
  path/genblk1[2].path/path/add_42/U60/ZN (NAND2_X1)      0.03       2.44 r
  path/genblk1[2].path/path/add_42/U62/ZN (NAND3_X1)      0.04       2.47 f
  path/genblk1[2].path/path/add_42/U1_31/CO (FA_X1)       0.10       2.57 f
  path/genblk1[2].path/path/add_42/U13/ZN (NAND2_X1)      0.03       2.60 r
  path/genblk1[2].path/path/add_42/U15/ZN (NAND3_X1)      0.04       2.64 f
  path/genblk1[2].path/path/add_42/U1_33/CO (FA_X1)       0.09       2.73 f
  path/genblk1[2].path/path/add_42/U1_34/CO (FA_X1)       0.10       2.82 f
  path/genblk1[2].path/path/add_42/U209/ZN (NAND2_X1)     0.04       2.87 r
  path/genblk1[2].path/path/add_42/U211/ZN (NAND3_X1)     0.04       2.90 f
  path/genblk1[2].path/path/add_42/U215/ZN (NAND2_X1)     0.04       2.94 r
  path/genblk1[2].path/path/add_42/U143/ZN (NAND3_X1)     0.04       2.98 f
  path/genblk1[2].path/path/add_42/U148/ZN (NAND2_X1)     0.04       3.01 r
  path/genblk1[2].path/path/add_42/U150/ZN (NAND3_X1)     0.04       3.05 f
  path/genblk1[2].path/path/add_42/U155/ZN (NAND2_X1)     0.03       3.08 r
  path/genblk1[2].path/path/add_42/U156/ZN (NAND3_X1)     0.03       3.11 f
  path/genblk1[2].path/path/add_42/U193/ZN (XNOR2_X1)     0.06       3.17 f
  path/genblk1[2].path/path/add_42/SUM[39] (mac_b20_g1_14_DW01_add_0)
                                                          0.00       3.17 f
  path/genblk1[2].path/path/out[39] (mac_b20_g1_14)       0.00       3.17 f
  path/genblk1[2].path/genblk1.Vec_y_Mem/data_in[39] (seqMemory_b40_SIZE1_14)
                                                          0.00       3.17 f
  path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/data_in[39] (memory_b40_SIZE1_LOGSIZE1_14)
                                                          0.00       3.17 f
  path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/U133/ZN (INV_X1)
                                                          0.03       3.20 r
  path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/U132/ZN (OAI22_X1)
                                                          0.03       3.23 f
  path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D (DFF_X1)
                                                          0.01       3.24 f
  data arrival time                                                  3.24

  clock clk (rise edge)                                   2.90       2.90
  clock network delay (ideal)                             0.00       2.90
  path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/CK (DFF_X1)
                                                          0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
