// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state8 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [15:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln626_reg_4016;
reg   [0:0] and_ln632_reg_4038;
reg    p_dst_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] or_ln676_reg_4118;
reg   [0:0] or_ln676_reg_4118_pp0_iter3_reg;
reg   [8:0] t_V_7_reg_570;
reg   [15:0] src_kernel_win_0_va_452_reg_592;
wire   [0:0] icmp_ln625_fu_709_p2;
wire    ap_CS_fsm_state2;
wire   [8:0] i_V_fu_715_p2;
reg   [8:0] i_V_reg_3996;
wire   [0:0] icmp_ln887_fu_721_p2;
reg   [0:0] icmp_ln887_reg_4001;
wire   [0:0] icmp_ln879_fu_727_p2;
reg   [0:0] icmp_ln879_reg_4007;
wire   [0:0] icmp_ln891_fu_743_p2;
reg   [0:0] icmp_ln891_reg_4011;
wire   [0:0] icmp_ln626_fu_749_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op144_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
reg    ap_block_state7_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln626_reg_4016_pp0_iter1_reg;
wire   [8:0] j_V_fu_755_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln887_1_fu_761_p2;
reg   [0:0] icmp_ln887_1_reg_4025;
wire   [0:0] and_ln632_fu_767_p2;
wire   [0:0] icmp_ln879_1_fu_772_p2;
reg   [0:0] icmp_ln879_1_reg_4042;
reg   [0:0] icmp_ln879_1_reg_4042_pp0_iter1_reg;
wire   [0:0] or_ln676_fu_794_p2;
reg   [0:0] or_ln676_reg_4118_pp0_iter1_reg;
reg   [0:0] or_ln676_reg_4118_pp0_iter2_reg;
reg   [8:0] k_buf_0_val_7_addr_reg_4122;
reg   [8:0] k_buf_0_val_6_addr_reg_4128;
reg   [8:0] k_buf_0_val_5_addr_reg_4134;
reg   [8:0] k_buf_0_val_4_addr_reg_4140;
reg   [8:0] k_buf_0_val_3_addr_reg_4146;
reg   [8:0] k_buf_0_val_2_addr_reg_4152;
reg   [8:0] k_buf_0_val_1_addr_reg_4158;
reg   [8:0] k_buf_0_val_0_addr_reg_4164;
wire   [15:0] select_ln887_1_fu_827_p3;
wire   [15:0] select_ln887_2_fu_834_p3;
wire   [15:0] select_ln887_3_fu_841_p3;
wire   [15:0] select_ln887_4_fu_848_p3;
wire   [15:0] select_ln887_5_fu_855_p3;
wire   [15:0] select_ln887_6_fu_862_p3;
wire   [15:0] select_ln887_7_fu_869_p3;
wire   [15:0] select_ln664_5_fu_966_p3;
reg   [15:0] select_ln664_5_reg_4212;
wire   [15:0] select_ln664_6_fu_973_p3;
reg   [15:0] select_ln664_6_reg_4217;
wire   [15:0] select_ln664_7_fu_980_p3;
reg   [15:0] select_ln664_7_reg_4222;
wire   [18:0] add_ln703_6_fu_1075_p2;
reg   [18:0] add_ln703_6_reg_4227;
wire   [15:0] add_ln703_83_fu_1099_p2;
reg   [15:0] add_ln703_83_reg_4232;
wire   [15:0] select_ln664_29_fu_1492_p3;
reg   [15:0] select_ln664_29_reg_4237;
wire   [15:0] select_ln664_57_fu_1688_p3;
reg   [15:0] select_ln664_57_reg_4242;
wire   [20:0] add_ln703_17_fu_1980_p2;
reg   [20:0] add_ln703_17_reg_4247;
wire   [17:0] add_ln703_20_fu_2006_p2;
reg   [17:0] add_ln703_20_reg_4252;
wire   [19:0] add_ln703_29_fu_2082_p2;
reg   [19:0] add_ln703_29_reg_4257;
wire   [16:0] add_ln703_32_fu_2212_p2;
reg   [16:0] add_ln703_32_reg_4262;
wire   [17:0] add_ln703_36_fu_2238_p2;
reg   [17:0] add_ln703_36_reg_4267;
wire   [18:0] add_ln703_44_fu_2304_p2;
reg   [18:0] add_ln703_44_reg_4272;
wire   [18:0] add_ln703_52_fu_2370_p2;
reg   [18:0] add_ln703_52_reg_4277;
wire   [19:0] add_ln703_60_fu_2446_p2;
reg   [19:0] add_ln703_60_reg_4282;
wire   [16:0] add_ln703_64_fu_2516_p2;
reg   [16:0] add_ln703_64_reg_4287;
wire   [18:0] add_ln703_69_fu_2552_p2;
reg   [18:0] add_ln703_69_reg_4292;
reg   [18:0] add_ln703_69_reg_4292_pp0_iter3_reg;
wire   [19:0] add_ln703_78_fu_2628_p2;
reg   [19:0] add_ln703_78_reg_4297;
reg   [19:0] add_ln703_78_reg_4297_pp0_iter3_reg;
wire   [15:0] add_ln703_98_fu_2714_p2;
reg   [15:0] add_ln703_98_reg_4302;
wire   [15:0] add_ln703_117_fu_2828_p2;
reg   [15:0] add_ln703_117_reg_4307;
wire   [15:0] add_ln703_158_fu_3068_p2;
reg   [15:0] add_ln703_158_reg_4312;
wire   [22:0] add_ln703_65_fu_3489_p2;
reg   [22:0] add_ln703_65_reg_4317;
wire   [15:0] p_Val2_79_fu_3499_p2;
reg   [15:0] p_Val2_79_reg_4322;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter1_state4;
reg    ap_enable_reg_pp0_iter3;
wire   [8:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [15:0] k_buf_0_val_0_q0;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
reg   [15:0] k_buf_0_val_0_d1;
wire   [8:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [15:0] k_buf_0_val_1_q0;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
reg   [15:0] k_buf_0_val_1_d1;
wire   [8:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [15:0] k_buf_0_val_2_q0;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
reg   [15:0] k_buf_0_val_2_d1;
wire   [8:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [15:0] k_buf_0_val_3_q0;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
reg   [15:0] k_buf_0_val_3_d1;
wire   [8:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [15:0] k_buf_0_val_4_q0;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [15:0] k_buf_0_val_4_d1;
wire   [8:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [15:0] k_buf_0_val_5_q0;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [15:0] k_buf_0_val_5_d1;
wire   [8:0] k_buf_0_val_6_address0;
reg    k_buf_0_val_6_ce0;
wire   [15:0] k_buf_0_val_6_q0;
reg    k_buf_0_val_6_ce1;
reg    k_buf_0_val_6_we1;
reg   [15:0] k_buf_0_val_6_d1;
wire   [8:0] k_buf_0_val_7_address0;
reg    k_buf_0_val_7_ce0;
wire   [15:0] k_buf_0_val_7_q0;
reg    k_buf_0_val_7_ce1;
reg    k_buf_0_val_7_we1;
reg   [15:0] k_buf_0_val_7_d1;
reg   [8:0] t_V_reg_559;
wire    ap_CS_fsm_state8;
reg   [15:0] ap_phi_mux_col_buf_0_val_0_0_phi_fu_584_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_col_buf_0_val_0_0_reg_581;
reg   [15:0] ap_phi_mux_src_kernel_win_0_va_452_phi_fu_595_p6;
wire   [15:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_452_reg_592;
wire   [15:0] select_ln887_fu_818_p3;
reg   [15:0] ap_phi_mux_p_049_6_i_0_phi_fu_608_p6;
wire   [15:0] ap_phi_reg_pp0_iter1_p_049_6_i_0_reg_605;
wire   [15:0] col_buf_0_val_0_0_3_fu_888_p3;
wire   [15:0] ap_phi_reg_pp0_iter0_src_kernel_win_0_va_453_reg_618;
reg   [15:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_453_reg_618;
reg   [15:0] ap_phi_reg_pp0_iter2_src_kernel_win_0_va_453_reg_618;
wire   [15:0] ap_phi_reg_pp0_iter0_src_kernel_win_0_va_454_reg_631;
reg   [15:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_454_reg_631;
reg   [15:0] ap_phi_reg_pp0_iter2_src_kernel_win_0_va_454_reg_631;
wire   [15:0] ap_phi_reg_pp0_iter0_src_kernel_win_0_va_455_reg_644;
reg   [15:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_455_reg_644;
reg   [15:0] ap_phi_reg_pp0_iter2_src_kernel_win_0_va_455_reg_644;
wire   [15:0] ap_phi_reg_pp0_iter0_src_kernel_win_0_va_456_reg_657;
reg   [15:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_456_reg_657;
reg   [15:0] ap_phi_reg_pp0_iter2_src_kernel_win_0_va_456_reg_657;
wire   [15:0] ap_phi_reg_pp0_iter0_src_kernel_win_0_va_457_reg_670;
reg   [15:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_457_reg_670;
reg   [15:0] ap_phi_reg_pp0_iter2_src_kernel_win_0_va_457_reg_670;
wire   [15:0] ap_phi_reg_pp0_iter0_src_kernel_win_0_va_458_reg_683;
reg   [15:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_458_reg_683;
reg   [15:0] ap_phi_reg_pp0_iter2_src_kernel_win_0_va_458_reg_683;
wire   [15:0] ap_phi_reg_pp0_iter0_src_kernel_win_0_va_459_reg_696;
reg   [15:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_459_reg_696;
reg   [15:0] ap_phi_reg_pp0_iter2_src_kernel_win_0_va_459_reg_696;
wire   [63:0] zext_ln835_fu_799_p1;
reg   [15:0] col_buf_0_val_0_0_2_fu_76;
reg   [15:0] src_kernel_win_0_va_fu_80;
reg   [15:0] src_kernel_win_0_va_380_fu_84;
wire   [15:0] select_ln664_71_fu_1786_p3;
reg   [15:0] src_kernel_win_0_va_381_fu_88;
wire   [15:0] select_ln664_70_fu_1779_p3;
reg   [15:0] src_kernel_win_0_va_382_fu_92;
wire   [15:0] select_ln664_69_fu_1772_p3;
reg   [15:0] src_kernel_win_0_va_383_fu_96;
wire   [15:0] select_ln664_68_fu_1765_p3;
reg   [15:0] src_kernel_win_0_va_384_fu_100;
wire   [15:0] select_ln664_67_fu_1758_p3;
reg   [15:0] src_kernel_win_0_va_385_fu_104;
wire   [15:0] select_ln664_66_fu_1751_p3;
reg   [15:0] src_kernel_win_0_va_386_fu_108;
wire   [15:0] select_ln664_65_fu_1744_p3;
reg   [15:0] src_kernel_win_0_va_387_fu_112;
reg   [15:0] src_kernel_win_0_va_388_fu_116;
wire   [15:0] select_ln664_63_fu_1730_p3;
reg   [15:0] src_kernel_win_0_va_389_fu_120;
wire   [15:0] select_ln664_62_fu_1723_p3;
reg   [15:0] src_kernel_win_0_va_390_fu_124;
wire   [15:0] select_ln664_61_fu_1716_p3;
reg   [15:0] src_kernel_win_0_va_391_fu_128;
wire   [15:0] select_ln664_60_fu_1709_p3;
reg   [15:0] src_kernel_win_0_va_392_fu_132;
wire   [15:0] select_ln664_59_fu_1702_p3;
reg   [15:0] src_kernel_win_0_va_393_fu_136;
wire   [15:0] select_ln664_58_fu_1695_p3;
reg   [15:0] src_kernel_win_0_va_394_fu_140;
reg   [15:0] src_kernel_win_0_va_395_fu_144;
reg   [15:0] src_kernel_win_0_va_396_fu_148;
wire   [15:0] select_ln664_55_fu_1674_p3;
reg   [15:0] src_kernel_win_0_va_397_fu_152;
wire   [15:0] select_ln664_54_fu_1667_p3;
reg   [15:0] src_kernel_win_0_va_398_fu_156;
wire   [15:0] select_ln664_53_fu_1660_p3;
reg   [15:0] src_kernel_win_0_va_399_fu_160;
wire   [15:0] select_ln664_52_fu_1653_p3;
reg   [15:0] src_kernel_win_0_va_400_fu_164;
wire   [15:0] select_ln664_51_fu_1646_p3;
reg   [15:0] src_kernel_win_0_va_401_fu_168;
wire   [15:0] select_ln664_50_fu_1639_p3;
reg   [15:0] src_kernel_win_0_va_402_fu_172;
wire   [15:0] select_ln664_49_fu_1632_p3;
reg   [15:0] src_kernel_win_0_va_403_fu_176;
reg   [15:0] src_kernel_win_0_va_404_fu_180;
wire   [15:0] select_ln664_47_fu_1618_p3;
reg   [15:0] src_kernel_win_0_va_405_fu_184;
wire   [15:0] select_ln664_46_fu_1611_p3;
reg   [15:0] src_kernel_win_0_va_406_fu_188;
wire   [15:0] select_ln664_45_fu_1604_p3;
reg   [15:0] src_kernel_win_0_va_407_fu_192;
wire   [15:0] select_ln664_44_fu_1597_p3;
reg   [15:0] src_kernel_win_0_va_408_fu_196;
wire   [15:0] select_ln664_43_fu_1590_p3;
reg   [15:0] src_kernel_win_0_va_409_fu_200;
wire   [15:0] select_ln664_42_fu_1583_p3;
reg   [15:0] src_kernel_win_0_va_410_fu_204;
wire   [15:0] select_ln664_41_fu_1576_p3;
reg   [15:0] src_kernel_win_0_va_411_fu_208;
reg   [15:0] src_kernel_win_0_va_412_fu_212;
wire   [15:0] select_ln664_39_fu_1562_p3;
reg   [15:0] src_kernel_win_0_va_413_fu_216;
wire   [15:0] select_ln664_38_fu_1555_p3;
reg   [15:0] src_kernel_win_0_va_414_fu_220;
wire   [15:0] select_ln664_37_fu_1548_p3;
reg   [15:0] src_kernel_win_0_va_415_fu_224;
wire   [15:0] select_ln664_36_fu_1541_p3;
reg   [15:0] src_kernel_win_0_va_416_fu_228;
wire   [15:0] select_ln664_35_fu_1534_p3;
reg   [15:0] src_kernel_win_0_va_417_fu_232;
wire   [15:0] select_ln664_34_fu_1527_p3;
reg   [15:0] src_kernel_win_0_va_418_fu_236;
wire   [15:0] select_ln664_33_fu_1520_p3;
reg   [15:0] src_kernel_win_0_va_419_fu_240;
reg   [15:0] src_kernel_win_0_va_420_fu_244;
wire   [15:0] select_ln664_31_fu_1506_p3;
reg   [15:0] src_kernel_win_0_va_421_fu_248;
wire   [15:0] select_ln664_30_fu_1499_p3;
reg   [15:0] src_kernel_win_0_va_422_fu_252;
reg   [15:0] src_kernel_win_0_va_423_fu_256;
wire   [15:0] select_ln664_28_fu_1485_p3;
reg   [15:0] src_kernel_win_0_va_424_fu_260;
wire   [15:0] select_ln664_27_fu_1478_p3;
reg   [15:0] src_kernel_win_0_va_425_fu_264;
wire   [15:0] select_ln664_26_fu_1471_p3;
reg   [15:0] src_kernel_win_0_va_426_fu_268;
wire   [15:0] select_ln664_25_fu_1464_p3;
reg   [15:0] src_kernel_win_0_va_427_fu_272;
reg   [15:0] src_kernel_win_0_va_428_fu_276;
wire   [15:0] select_ln664_23_fu_1450_p3;
reg   [15:0] src_kernel_win_0_va_429_fu_280;
wire   [15:0] select_ln664_22_fu_1443_p3;
reg   [15:0] src_kernel_win_0_va_430_fu_284;
wire   [15:0] select_ln664_21_fu_1436_p3;
reg   [15:0] src_kernel_win_0_va_431_fu_288;
wire   [15:0] select_ln664_20_fu_1429_p3;
reg   [15:0] src_kernel_win_0_va_432_fu_292;
wire   [15:0] select_ln664_19_fu_1422_p3;
reg   [15:0] src_kernel_win_0_va_433_fu_296;
wire   [15:0] select_ln664_18_fu_1415_p3;
reg   [15:0] src_kernel_win_0_va_434_fu_300;
wire   [15:0] select_ln664_17_fu_1408_p3;
reg   [15:0] src_kernel_win_0_va_435_fu_304;
reg   [15:0] src_kernel_win_0_va_436_fu_308;
wire   [15:0] select_ln664_15_fu_1394_p3;
reg   [15:0] src_kernel_win_0_va_437_fu_312;
wire   [15:0] select_ln664_14_fu_1387_p3;
reg   [15:0] src_kernel_win_0_va_438_fu_316;
wire   [15:0] select_ln664_13_fu_1380_p3;
reg   [15:0] src_kernel_win_0_va_439_fu_320;
wire   [15:0] select_ln664_12_fu_1373_p3;
reg   [15:0] src_kernel_win_0_va_440_fu_324;
wire   [15:0] select_ln664_11_fu_1366_p3;
reg   [15:0] src_kernel_win_0_va_441_fu_328;
wire   [15:0] select_ln664_10_fu_1359_p3;
reg   [15:0] src_kernel_win_0_va_442_fu_332;
wire   [15:0] select_ln664_9_fu_1352_p3;
reg   [15:0] src_kernel_win_0_va_443_fu_336;
reg   [15:0] src_kernel_win_0_va_444_fu_340;
reg   [15:0] src_kernel_win_0_va_445_fu_344;
reg   [15:0] src_kernel_win_0_va_446_fu_348;
reg   [15:0] src_kernel_win_0_va_447_fu_352;
wire   [15:0] select_ln664_4_fu_959_p3;
reg   [15:0] src_kernel_win_0_va_448_fu_356;
wire   [15:0] select_ln664_3_fu_952_p3;
reg   [15:0] src_kernel_win_0_va_449_fu_360;
wire   [15:0] select_ln664_2_fu_945_p3;
reg   [15:0] src_kernel_win_0_va_450_fu_364;
wire   [15:0] select_ln664_1_fu_938_p3;
reg   [15:0] src_kernel_win_0_va_451_fu_368;
wire   [15:0] select_ln887_8_fu_876_p3;
reg    ap_block_pp0_stage0_01001;
wire   [6:0] tmp_fu_733_p4;
wire   [6:0] tmp_79_fu_778_p4;
wire   [0:0] icmp_ln891_13_fu_788_p2;
wire   [15:0] select_ln664_fu_931_p3;
wire   [16:0] zext_ln703_fu_987_p1;
wire   [16:0] zext_ln703_1_fu_991_p1;
wire   [16:0] add_ln703_fu_995_p2;
wire   [16:0] zext_ln703_3_fu_1005_p1;
wire   [16:0] zext_ln703_4_fu_1009_p1;
wire   [16:0] add_ln703_1_fu_1013_p2;
wire   [17:0] zext_ln703_7_fu_1019_p1;
wire   [17:0] zext_ln703_2_fu_1001_p1;
wire   [17:0] add_ln703_2_fu_1023_p2;
wire   [18:0] zext_ln703_5_fu_1029_p1;
wire   [18:0] zext_ln703_6_fu_1033_p1;
wire   [16:0] zext_ln703_9_fu_1041_p1;
wire   [16:0] zext_ln703_12_fu_1045_p1;
wire   [16:0] add_ln703_4_fu_1055_p2;
wire   [17:0] zext_ln703_13_fu_1061_p1;
wire   [17:0] zext_ln703_8_fu_1037_p1;
wire   [17:0] add_ln703_5_fu_1065_p2;
wire   [18:0] zext_ln703_14_fu_1071_p1;
wire   [18:0] add_ln703_3_fu_1049_p2;
wire   [15:0] add_ln703_81_fu_1087_p2;
wire   [15:0] add_ln703_82_fu_1093_p2;
wire   [15:0] add_ln703_80_fu_1081_p2;
wire   [15:0] select_ln664_8_fu_1345_p3;
wire   [19:0] zext_ln703_10_fu_1793_p1;
wire   [19:0] zext_ln703_11_fu_1796_p1;
wire   [16:0] zext_ln703_15_fu_1800_p1;
wire   [16:0] zext_ln703_16_fu_1804_p1;
wire   [16:0] add_ln703_8_fu_1834_p2;
wire   [19:0] zext_ln703_24_fu_1840_p1;
wire   [19:0] add_ln703_7_fu_1828_p2;
wire   [16:0] zext_ln703_17_fu_1808_p1;
wire   [16:0] zext_ln703_18_fu_1812_p1;
wire   [16:0] add_ln703_10_fu_1850_p2;
wire   [16:0] zext_ln703_22_fu_1820_p1;
wire   [16:0] zext_ln703_23_fu_1824_p1;
wire   [16:0] add_ln703_11_fu_1860_p2;
wire   [17:0] zext_ln703_26_fu_1866_p1;
wire   [17:0] zext_ln703_21_fu_1816_p1;
wire   [17:0] add_ln703_12_fu_1870_p2;
wire   [18:0] zext_ln703_27_fu_1876_p1;
wire   [18:0] zext_ln703_25_fu_1856_p1;
wire   [18:0] add_ln703_13_fu_1880_p2;
wire   [19:0] zext_ln703_28_fu_1886_p1;
wire   [19:0] add_ln703_9_fu_1844_p2;
wire   [19:0] add_ln703_14_fu_1890_p2;
wire   [15:0] select_ln664_16_fu_1401_p3;
wire   [15:0] select_ln664_24_fu_1457_p3;
wire   [20:0] zext_ln703_19_fu_1896_p1;
wire   [20:0] zext_ln703_20_fu_1900_p1;
wire   [16:0] zext_ln703_29_fu_1904_p1;
wire   [16:0] zext_ln703_30_fu_1908_p1;
wire   [16:0] add_ln703_16_fu_1970_p2;
wire   [20:0] zext_ln703_46_fu_1976_p1;
wire   [20:0] add_ln703_15_fu_1964_p2;
wire   [16:0] zext_ln703_31_fu_1912_p1;
wire   [16:0] zext_ln703_32_fu_1916_p1;
wire   [16:0] add_ln703_18_fu_1986_p2;
wire   [16:0] zext_ln703_33_fu_1920_p1;
wire   [16:0] zext_ln703_34_fu_1924_p1;
wire   [16:0] add_ln703_19_fu_1996_p2;
wire   [17:0] zext_ln703_48_fu_2002_p1;
wire   [17:0] zext_ln703_47_fu_1992_p1;
wire   [16:0] zext_ln703_35_fu_1928_p1;
wire   [16:0] zext_ln703_38_fu_1932_p1;
wire   [16:0] add_ln703_22_fu_2012_p2;
wire   [16:0] zext_ln703_39_fu_1936_p1;
wire   [16:0] zext_ln703_40_fu_1940_p1;
wire   [16:0] add_ln703_23_fu_2022_p2;
wire   [17:0] zext_ln703_51_fu_2028_p1;
wire   [17:0] zext_ln703_50_fu_2018_p1;
wire   [17:0] add_ln703_24_fu_2032_p2;
wire   [16:0] zext_ln703_41_fu_1944_p1;
wire   [16:0] zext_ln703_42_fu_1948_p1;
wire   [16:0] add_ln703_25_fu_2042_p2;
wire   [16:0] zext_ln703_44_fu_1956_p1;
wire   [16:0] zext_ln703_45_fu_1960_p1;
wire   [16:0] add_ln703_26_fu_2052_p2;
wire   [17:0] zext_ln703_54_fu_2058_p1;
wire   [17:0] zext_ln703_43_fu_1952_p1;
wire   [17:0] add_ln703_27_fu_2062_p2;
wire   [18:0] zext_ln703_55_fu_2068_p1;
wire   [18:0] zext_ln703_53_fu_2048_p1;
wire   [18:0] add_ln703_28_fu_2072_p2;
wire   [19:0] zext_ln703_56_fu_2078_p1;
wire   [19:0] zext_ln703_52_fu_2038_p1;
wire   [15:0] select_ln664_32_fu_1513_p3;
wire   [15:0] select_ln664_40_fu_1569_p3;
wire   [15:0] select_ln664_48_fu_1625_p3;
wire   [15:0] select_ln664_56_fu_1681_p3;
wire   [16:0] zext_ln703_58_fu_2088_p1;
wire   [16:0] zext_ln703_59_fu_2092_p1;
wire   [16:0] zext_ln703_60_fu_2096_p1;
wire   [16:0] zext_ln703_61_fu_2100_p1;
wire   [16:0] add_ln703_34_fu_2218_p2;
wire   [16:0] zext_ln703_62_fu_2104_p1;
wire   [16:0] zext_ln703_63_fu_2108_p1;
wire   [16:0] add_ln703_35_fu_2228_p2;
wire   [17:0] zext_ln703_93_fu_2234_p1;
wire   [17:0] zext_ln703_92_fu_2224_p1;
wire   [16:0] zext_ln703_64_fu_2112_p1;
wire   [16:0] zext_ln703_65_fu_2116_p1;
wire   [16:0] add_ln703_38_fu_2244_p2;
wire   [16:0] zext_ln703_66_fu_2120_p1;
wire   [16:0] zext_ln703_67_fu_2124_p1;
wire   [16:0] add_ln703_39_fu_2254_p2;
wire   [17:0] zext_ln703_96_fu_2260_p1;
wire   [17:0] zext_ln703_95_fu_2250_p1;
wire   [17:0] add_ln703_40_fu_2264_p2;
wire   [16:0] zext_ln703_68_fu_2128_p1;
wire   [16:0] zext_ln703_71_fu_2132_p1;
wire   [16:0] add_ln703_41_fu_2274_p2;
wire   [16:0] zext_ln703_72_fu_2136_p1;
wire   [16:0] zext_ln703_73_fu_2140_p1;
wire   [16:0] add_ln703_42_fu_2284_p2;
wire   [17:0] zext_ln703_99_fu_2290_p1;
wire   [17:0] zext_ln703_98_fu_2280_p1;
wire   [17:0] add_ln703_43_fu_2294_p2;
wire   [18:0] zext_ln703_100_fu_2300_p1;
wire   [18:0] zext_ln703_97_fu_2270_p1;
wire   [16:0] zext_ln703_74_fu_2144_p1;
wire   [16:0] zext_ln703_75_fu_2148_p1;
wire   [16:0] add_ln703_46_fu_2310_p2;
wire   [16:0] zext_ln703_76_fu_2152_p1;
wire   [16:0] zext_ln703_77_fu_2156_p1;
wire   [16:0] add_ln703_47_fu_2320_p2;
wire   [17:0] zext_ln703_103_fu_2326_p1;
wire   [17:0] zext_ln703_102_fu_2316_p1;
wire   [17:0] add_ln703_48_fu_2330_p2;
wire   [16:0] zext_ln703_78_fu_2160_p1;
wire   [16:0] zext_ln703_79_fu_2164_p1;
wire   [16:0] add_ln703_49_fu_2340_p2;
wire   [16:0] zext_ln703_80_fu_2168_p1;
wire   [16:0] zext_ln703_81_fu_2172_p1;
wire   [16:0] add_ln703_50_fu_2350_p2;
wire   [17:0] zext_ln703_106_fu_2356_p1;
wire   [17:0] zext_ln703_105_fu_2346_p1;
wire   [17:0] add_ln703_51_fu_2360_p2;
wire   [18:0] zext_ln703_107_fu_2366_p1;
wire   [18:0] zext_ln703_104_fu_2336_p1;
wire   [16:0] zext_ln703_82_fu_2176_p1;
wire   [16:0] zext_ln703_83_fu_2180_p1;
wire   [16:0] add_ln703_53_fu_2376_p2;
wire   [16:0] zext_ln703_84_fu_2184_p1;
wire   [16:0] zext_ln703_85_fu_2188_p1;
wire   [16:0] add_ln703_54_fu_2386_p2;
wire   [17:0] zext_ln703_110_fu_2392_p1;
wire   [17:0] zext_ln703_109_fu_2382_p1;
wire   [17:0] add_ln703_55_fu_2396_p2;
wire   [16:0] zext_ln703_86_fu_2192_p1;
wire   [16:0] zext_ln703_87_fu_2196_p1;
wire   [16:0] add_ln703_56_fu_2406_p2;
wire   [16:0] zext_ln703_89_fu_2204_p1;
wire   [16:0] zext_ln703_90_fu_2208_p1;
wire   [16:0] add_ln703_57_fu_2416_p2;
wire   [17:0] zext_ln703_113_fu_2422_p1;
wire   [17:0] zext_ln703_88_fu_2200_p1;
wire   [17:0] add_ln703_58_fu_2426_p2;
wire   [18:0] zext_ln703_114_fu_2432_p1;
wire   [18:0] zext_ln703_112_fu_2412_p1;
wire   [18:0] add_ln703_59_fu_2436_p2;
wire   [19:0] zext_ln703_115_fu_2442_p1;
wire   [19:0] zext_ln703_111_fu_2402_p1;
wire   [15:0] select_ln664_64_fu_1737_p3;
wire   [16:0] zext_ln703_118_fu_2452_p1;
wire   [16:0] zext_ln703_119_fu_2456_p1;
wire   [16:0] zext_ln703_120_fu_2460_p1;
wire   [16:0] zext_ln703_121_fu_2464_p1;
wire   [16:0] add_ln703_66_fu_2522_p2;
wire   [16:0] zext_ln703_123_fu_2472_p1;
wire   [16:0] zext_ln703_124_fu_2476_p1;
wire   [16:0] add_ln703_67_fu_2532_p2;
wire   [17:0] zext_ln703_136_fu_2538_p1;
wire   [17:0] zext_ln703_122_fu_2468_p1;
wire   [17:0] add_ln703_68_fu_2542_p2;
wire   [18:0] zext_ln703_137_fu_2548_p1;
wire   [18:0] zext_ln703_135_fu_2528_p1;
wire   [16:0] zext_ln703_125_fu_2480_p1;
wire   [16:0] zext_ln703_126_fu_2484_p1;
wire   [16:0] add_ln703_71_fu_2558_p2;
wire   [16:0] zext_ln703_127_fu_2488_p1;
wire   [16:0] zext_ln703_128_fu_2492_p1;
wire   [16:0] add_ln703_72_fu_2568_p2;
wire   [17:0] zext_ln703_140_fu_2574_p1;
wire   [17:0] zext_ln703_139_fu_2564_p1;
wire   [17:0] add_ln703_73_fu_2578_p2;
wire   [16:0] zext_ln703_129_fu_2496_p1;
wire   [16:0] zext_ln703_130_fu_2500_p1;
wire   [16:0] add_ln703_74_fu_2588_p2;
wire   [16:0] zext_ln703_132_fu_2508_p1;
wire   [16:0] zext_ln703_133_fu_2512_p1;
wire   [16:0] add_ln703_75_fu_2598_p2;
wire   [17:0] zext_ln703_143_fu_2604_p1;
wire   [17:0] zext_ln703_131_fu_2504_p1;
wire   [17:0] add_ln703_76_fu_2608_p2;
wire   [18:0] zext_ln703_144_fu_2614_p1;
wire   [18:0] zext_ln703_142_fu_2594_p1;
wire   [18:0] add_ln703_77_fu_2618_p2;
wire   [19:0] zext_ln703_145_fu_2624_p1;
wire   [19:0] zext_ln703_141_fu_2584_p1;
wire   [15:0] add_ln703_85_fu_2638_p2;
wire   [15:0] add_ln703_86_fu_2644_p2;
wire   [15:0] add_ln703_84_fu_2634_p2;
wire   [15:0] add_ln703_87_fu_2649_p2;
wire   [15:0] add_ln703_90_fu_2666_p2;
wire   [15:0] add_ln703_91_fu_2672_p2;
wire   [15:0] add_ln703_89_fu_2660_p2;
wire   [15:0] add_ln703_94_fu_2690_p2;
wire   [15:0] add_ln703_95_fu_2696_p2;
wire   [15:0] add_ln703_93_fu_2684_p2;
wire   [15:0] add_ln703_96_fu_2702_p2;
wire   [15:0] add_ln703_92_fu_2678_p2;
wire   [15:0] add_ln703_97_fu_2708_p2;
wire   [15:0] add_ln703_88_fu_2655_p2;
wire   [15:0] add_ln703_100_fu_2726_p2;
wire   [15:0] add_ln703_101_fu_2732_p2;
wire   [15:0] add_ln703_99_fu_2720_p2;
wire   [15:0] add_ln703_104_fu_2750_p2;
wire   [15:0] add_ln703_105_fu_2756_p2;
wire   [15:0] add_ln703_103_fu_2744_p2;
wire   [15:0] add_ln703_106_fu_2762_p2;
wire   [15:0] add_ln703_102_fu_2738_p2;
wire   [15:0] add_ln703_109_fu_2780_p2;
wire   [15:0] add_ln703_110_fu_2786_p2;
wire   [15:0] add_ln703_108_fu_2774_p2;
wire   [15:0] add_ln703_113_fu_2804_p2;
wire   [15:0] add_ln703_114_fu_2810_p2;
wire   [15:0] add_ln703_112_fu_2798_p2;
wire   [15:0] add_ln703_115_fu_2816_p2;
wire   [15:0] add_ln703_111_fu_2792_p2;
wire   [15:0] add_ln703_116_fu_2822_p2;
wire   [15:0] add_ln703_107_fu_2768_p2;
wire   [15:0] add_ln703_120_fu_2840_p2;
wire   [15:0] add_ln703_121_fu_2846_p2;
wire   [15:0] add_ln703_119_fu_2834_p2;
wire   [15:0] add_ln703_124_fu_2864_p2;
wire   [15:0] add_ln703_125_fu_2870_p2;
wire   [15:0] add_ln703_123_fu_2858_p2;
wire   [15:0] add_ln703_126_fu_2876_p2;
wire   [15:0] add_ln703_122_fu_2852_p2;
wire   [15:0] add_ln703_129_fu_2894_p2;
wire   [15:0] add_ln703_130_fu_2900_p2;
wire   [15:0] add_ln703_128_fu_2888_p2;
wire   [15:0] add_ln703_133_fu_2918_p2;
wire   [15:0] add_ln703_134_fu_2924_p2;
wire   [15:0] add_ln703_132_fu_2912_p2;
wire   [15:0] add_ln703_135_fu_2930_p2;
wire   [15:0] add_ln703_131_fu_2906_p2;
wire   [15:0] add_ln703_136_fu_2936_p2;
wire   [15:0] add_ln703_127_fu_2882_p2;
wire   [15:0] add_ln703_139_fu_2954_p2;
wire   [15:0] add_ln703_140_fu_2960_p2;
wire   [15:0] add_ln703_138_fu_2948_p2;
wire   [15:0] add_ln703_143_fu_2978_p2;
wire   [15:0] add_ln703_144_fu_2984_p2;
wire   [15:0] add_ln703_142_fu_2972_p2;
wire   [15:0] add_ln703_145_fu_2990_p2;
wire   [15:0] add_ln703_141_fu_2966_p2;
wire   [15:0] add_ln703_148_fu_3008_p2;
wire   [15:0] add_ln703_149_fu_3014_p2;
wire   [15:0] add_ln703_147_fu_3002_p2;
wire   [15:0] add_ln703_151_fu_3026_p2;
wire   [15:0] add_ln703_153_fu_3038_p2;
wire   [15:0] add_ln703_154_fu_3044_p2;
wire   [15:0] add_ln703_152_fu_3032_p2;
wire   [15:0] add_ln703_155_fu_3050_p2;
wire   [15:0] add_ln703_150_fu_3020_p2;
wire   [15:0] add_ln703_156_fu_3056_p2;
wire   [15:0] add_ln703_146_fu_2996_p2;
wire   [15:0] add_ln703_157_fu_3062_p2;
wire   [15:0] add_ln703_137_fu_2942_p2;
wire   [20:0] zext_ln703_49_fu_3394_p1;
wire   [20:0] zext_ln703_57_fu_3402_p1;
wire   [20:0] add_ln703_21_fu_3397_p2;
wire   [20:0] add_ln703_30_fu_3405_p2;
wire   [21:0] zext_ln703_36_fu_3411_p1;
wire   [21:0] zext_ln703_37_fu_3415_p1;
wire   [21:0] zext_ln703_91_fu_3424_p1;
wire   [21:0] add_ln703_31_fu_3418_p2;
wire   [21:0] zext_ln703_94_fu_3433_p1;
wire   [21:0] add_ln703_33_fu_3427_p2;
wire   [21:0] zext_ln703_101_fu_3442_p1;
wire   [21:0] add_ln703_37_fu_3436_p2;
wire   [20:0] zext_ln703_116_fu_3454_p1;
wire   [20:0] zext_ln703_108_fu_3451_p1;
wire   [20:0] add_ln703_61_fu_3457_p2;
wire   [21:0] zext_ln703_117_fu_3463_p1;
wire   [21:0] add_ln703_45_fu_3445_p2;
wire   [21:0] add_ln703_62_fu_3467_p2;
wire   [22:0] zext_ln703_69_fu_3473_p1;
wire   [22:0] zext_ln703_70_fu_3477_p1;
wire   [22:0] zext_ln703_134_fu_3486_p1;
wire   [22:0] add_ln703_63_fu_3480_p2;
wire   [15:0] add_ln703_118_fu_3495_p2;
wire   [22:0] zext_ln703_138_fu_3504_p1;
wire   [22:0] zext_ln703_146_fu_3512_p1;
wire   [22:0] add_ln703_70_fu_3507_p2;
wire   [22:0] p_Val2_s_fu_3515_p2;
wire   [6:0] tmp_15_fu_3521_p4;
wire   [0:0] overflow_fu_3531_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_2311;
reg    ap_condition_712;
reg    ap_condition_423;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_0_address0),
    .ce0(k_buf_0_val_0_ce0),
    .q0(k_buf_0_val_0_q0),
    .address1(k_buf_0_val_0_addr_reg_4164),
    .ce1(k_buf_0_val_0_ce1),
    .we1(k_buf_0_val_0_we1),
    .d1(k_buf_0_val_0_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_1_address0),
    .ce0(k_buf_0_val_1_ce0),
    .q0(k_buf_0_val_1_q0),
    .address1(k_buf_0_val_1_addr_reg_4158),
    .ce1(k_buf_0_val_1_ce1),
    .we1(k_buf_0_val_1_we1),
    .d1(k_buf_0_val_1_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_2_address0),
    .ce0(k_buf_0_val_2_ce0),
    .q0(k_buf_0_val_2_q0),
    .address1(k_buf_0_val_2_addr_reg_4152),
    .ce1(k_buf_0_val_2_ce1),
    .we1(k_buf_0_val_2_we1),
    .d1(k_buf_0_val_2_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_address0),
    .ce0(k_buf_0_val_3_ce0),
    .q0(k_buf_0_val_3_q0),
    .address1(k_buf_0_val_3_addr_reg_4146),
    .ce1(k_buf_0_val_3_ce1),
    .we1(k_buf_0_val_3_we1),
    .d1(k_buf_0_val_3_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_4_address0),
    .ce0(k_buf_0_val_4_ce0),
    .q0(k_buf_0_val_4_q0),
    .address1(k_buf_0_val_4_addr_reg_4140),
    .ce1(k_buf_0_val_4_ce1),
    .we1(k_buf_0_val_4_we1),
    .d1(k_buf_0_val_4_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_addr_reg_4134),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(k_buf_0_val_5_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_6_address0),
    .ce0(k_buf_0_val_6_ce0),
    .q0(k_buf_0_val_6_q0),
    .address1(k_buf_0_val_6_addr_reg_4128),
    .ce1(k_buf_0_val_6_ce1),
    .we1(k_buf_0_val_6_we1),
    .d1(k_buf_0_val_6_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_7_address0),
    .ce0(k_buf_0_val_7_ce0),
    .q0(k_buf_0_val_7_q0),
    .address1(k_buf_0_val_7_addr_reg_4122),
    .ce1(k_buf_0_val_7_ce1),
    .we1(k_buf_0_val_7_we1),
    .d1(k_buf_0_val_7_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((icmp_ln626_fu_749_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln625_fu_709_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state4)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((icmp_ln625_fu_709_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_453_reg_618 <= select_ln887_1_fu_827_p3;
    end else if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_453_reg_618 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_453_reg_618 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_453_reg_618;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_454_reg_631 <= select_ln887_2_fu_834_p3;
    end else if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_454_reg_631 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_454_reg_631 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_454_reg_631;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_455_reg_644 <= select_ln887_3_fu_841_p3;
    end else if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_455_reg_644 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_455_reg_644 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_455_reg_644;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_456_reg_657 <= select_ln887_4_fu_848_p3;
    end else if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_456_reg_657 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_456_reg_657 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_456_reg_657;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_457_reg_670 <= select_ln887_5_fu_855_p3;
    end else if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_457_reg_670 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_457_reg_670 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_457_reg_670;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_458_reg_683 <= select_ln887_6_fu_862_p3;
    end else if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_458_reg_683 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_458_reg_683 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_458_reg_683;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_459_reg_696 <= select_ln887_7_fu_869_p3;
    end else if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_459_reg_696 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_459_reg_696 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_459_reg_696;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_423)) begin
        if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1))) begin
            src_kernel_win_0_va_451_fu_368 <= ap_phi_mux_col_buf_0_val_0_0_phi_fu_584_p4;
        end else if (((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0))) begin
            src_kernel_win_0_va_451_fu_368 <= col_buf_0_val_0_0_3_fu_888_p3;
        end else if ((icmp_ln887_1_reg_4025 == 1'd0)) begin
            src_kernel_win_0_va_451_fu_368 <= select_ln887_8_fu_876_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        src_kernel_win_0_va_452_reg_592 <= select_ln887_fu_818_p3;
    end else if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_452_reg_592 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_452_reg_592 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_452_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln626_fu_749_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_7_reg_570 <= j_V_fu_755_p2;
    end else if (((icmp_ln625_fu_709_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_7_reg_570 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        t_V_reg_559 <= i_V_reg_3996;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_559 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln676_reg_4118_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_117_reg_4307 <= add_ln703_117_fu_2828_p2;
        add_ln703_158_reg_4312 <= add_ln703_158_fu_3068_p2;
        add_ln703_17_reg_4247 <= add_ln703_17_fu_1980_p2;
        add_ln703_20_reg_4252 <= add_ln703_20_fu_2006_p2;
        add_ln703_29_reg_4257 <= add_ln703_29_fu_2082_p2;
        add_ln703_32_reg_4262 <= add_ln703_32_fu_2212_p2;
        add_ln703_36_reg_4267 <= add_ln703_36_fu_2238_p2;
        add_ln703_44_reg_4272 <= add_ln703_44_fu_2304_p2;
        add_ln703_52_reg_4277 <= add_ln703_52_fu_2370_p2;
        add_ln703_60_reg_4282 <= add_ln703_60_fu_2446_p2;
        add_ln703_64_reg_4287 <= add_ln703_64_fu_2516_p2;
        add_ln703_69_reg_4292 <= add_ln703_69_fu_2552_p2;
        add_ln703_78_reg_4297 <= add_ln703_78_fu_2628_p2;
        add_ln703_98_reg_4302 <= add_ln703_98_fu_2714_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln676_reg_4118_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_65_reg_4317 <= add_ln703_65_fu_3489_p2;
        p_Val2_79_reg_4322 <= p_Val2_79_fu_3499_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln703_69_reg_4292_pp0_iter3_reg <= add_ln703_69_reg_4292;
        add_ln703_78_reg_4297_pp0_iter3_reg <= add_ln703_78_reg_4297;
        or_ln676_reg_4118_pp0_iter2_reg <= or_ln676_reg_4118_pp0_iter1_reg;
        or_ln676_reg_4118_pp0_iter3_reg <= or_ln676_reg_4118_pp0_iter2_reg;
        select_ln664_29_reg_4237 <= select_ln664_29_fu_1492_p3;
        select_ln664_57_reg_4242 <= select_ln664_57_fu_1688_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln676_reg_4118 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_6_reg_4227 <= add_ln703_6_fu_1075_p2;
        add_ln703_83_reg_4232 <= add_ln703_83_fu_1099_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln626_fu_749_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln632_reg_4038 <= and_ln632_fu_767_p2;
        icmp_ln879_1_reg_4042 <= icmp_ln879_1_fu_772_p2;
        icmp_ln887_1_reg_4025 <= icmp_ln887_1_fu_761_p2;
        k_buf_0_val_0_addr_reg_4164 <= zext_ln835_fu_799_p1;
        k_buf_0_val_1_addr_reg_4158 <= zext_ln835_fu_799_p1;
        k_buf_0_val_2_addr_reg_4152 <= zext_ln835_fu_799_p1;
        k_buf_0_val_3_addr_reg_4146 <= zext_ln835_fu_799_p1;
        k_buf_0_val_4_addr_reg_4140 <= zext_ln835_fu_799_p1;
        k_buf_0_val_5_addr_reg_4134 <= zext_ln835_fu_799_p1;
        k_buf_0_val_6_addr_reg_4128 <= zext_ln835_fu_799_p1;
        k_buf_0_val_7_addr_reg_4122 <= zext_ln835_fu_799_p1;
        or_ln676_reg_4118 <= or_ln676_fu_794_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_453_reg_618 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_453_reg_618;
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_454_reg_631 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_454_reg_631;
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_455_reg_644 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_455_reg_644;
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_456_reg_657 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_456_reg_657;
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_457_reg_670 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_457_reg_670;
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_458_reg_683 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_458_reg_683;
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_459_reg_696 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_459_reg_696;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_buf_0_val_0_0_2_fu_76 <= ap_phi_mux_p_049_6_i_0_phi_fu_608_p6;
        src_kernel_win_0_va_443_fu_336 <= ap_phi_mux_src_kernel_win_0_va_452_phi_fu_595_p6;
        src_kernel_win_0_va_444_fu_340 <= select_ln664_7_fu_980_p3;
        src_kernel_win_0_va_445_fu_344 <= select_ln664_6_fu_973_p3;
        src_kernel_win_0_va_446_fu_348 <= select_ln664_5_fu_966_p3;
        src_kernel_win_0_va_447_fu_352 <= select_ln664_4_fu_959_p3;
        src_kernel_win_0_va_448_fu_356 <= select_ln664_3_fu_952_p3;
        src_kernel_win_0_va_449_fu_360 <= select_ln664_2_fu_945_p3;
        src_kernel_win_0_va_450_fu_364 <= select_ln664_1_fu_938_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_3996 <= i_V_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln626_reg_4016 <= icmp_ln626_fu_749_p2;
        icmp_ln626_reg_4016_pp0_iter1_reg <= icmp_ln626_reg_4016;
        icmp_ln879_1_reg_4042_pp0_iter1_reg <= icmp_ln879_1_reg_4042;
        or_ln676_reg_4118_pp0_iter1_reg <= or_ln676_reg_4118;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln625_fu_709_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln879_reg_4007 <= icmp_ln879_fu_727_p2;
        icmp_ln887_reg_4001 <= icmp_ln887_fu_721_p2;
        icmp_ln891_reg_4011 <= icmp_ln891_fu_743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln626_reg_4016 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln664_5_reg_4212 <= select_ln664_5_fu_966_p3;
        select_ln664_6_reg_4217 <= select_ln664_6_fu_973_p3;
        select_ln664_7_reg_4222 <= select_ln664_7_fu_980_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln626_reg_4016_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_380_fu_84 <= select_ln664_71_fu_1786_p3;
        src_kernel_win_0_va_381_fu_88 <= select_ln664_70_fu_1779_p3;
        src_kernel_win_0_va_382_fu_92 <= select_ln664_69_fu_1772_p3;
        src_kernel_win_0_va_383_fu_96 <= select_ln664_68_fu_1765_p3;
        src_kernel_win_0_va_384_fu_100 <= select_ln664_67_fu_1758_p3;
        src_kernel_win_0_va_385_fu_104 <= select_ln664_66_fu_1751_p3;
        src_kernel_win_0_va_386_fu_108 <= select_ln664_65_fu_1744_p3;
        src_kernel_win_0_va_387_fu_112 <= ap_phi_reg_pp0_iter2_src_kernel_win_0_va_459_reg_696;
        src_kernel_win_0_va_388_fu_116 <= select_ln664_63_fu_1730_p3;
        src_kernel_win_0_va_389_fu_120 <= select_ln664_62_fu_1723_p3;
        src_kernel_win_0_va_390_fu_124 <= select_ln664_61_fu_1716_p3;
        src_kernel_win_0_va_391_fu_128 <= select_ln664_60_fu_1709_p3;
        src_kernel_win_0_va_392_fu_132 <= select_ln664_59_fu_1702_p3;
        src_kernel_win_0_va_393_fu_136 <= select_ln664_58_fu_1695_p3;
        src_kernel_win_0_va_394_fu_140 <= select_ln664_57_fu_1688_p3;
        src_kernel_win_0_va_395_fu_144 <= ap_phi_reg_pp0_iter2_src_kernel_win_0_va_458_reg_683;
        src_kernel_win_0_va_396_fu_148 <= select_ln664_55_fu_1674_p3;
        src_kernel_win_0_va_397_fu_152 <= select_ln664_54_fu_1667_p3;
        src_kernel_win_0_va_398_fu_156 <= select_ln664_53_fu_1660_p3;
        src_kernel_win_0_va_399_fu_160 <= select_ln664_52_fu_1653_p3;
        src_kernel_win_0_va_400_fu_164 <= select_ln664_51_fu_1646_p3;
        src_kernel_win_0_va_401_fu_168 <= select_ln664_50_fu_1639_p3;
        src_kernel_win_0_va_402_fu_172 <= select_ln664_49_fu_1632_p3;
        src_kernel_win_0_va_403_fu_176 <= ap_phi_reg_pp0_iter2_src_kernel_win_0_va_457_reg_670;
        src_kernel_win_0_va_404_fu_180 <= select_ln664_47_fu_1618_p3;
        src_kernel_win_0_va_405_fu_184 <= select_ln664_46_fu_1611_p3;
        src_kernel_win_0_va_406_fu_188 <= select_ln664_45_fu_1604_p3;
        src_kernel_win_0_va_407_fu_192 <= select_ln664_44_fu_1597_p3;
        src_kernel_win_0_va_408_fu_196 <= select_ln664_43_fu_1590_p3;
        src_kernel_win_0_va_409_fu_200 <= select_ln664_42_fu_1583_p3;
        src_kernel_win_0_va_410_fu_204 <= select_ln664_41_fu_1576_p3;
        src_kernel_win_0_va_411_fu_208 <= ap_phi_reg_pp0_iter2_src_kernel_win_0_va_456_reg_657;
        src_kernel_win_0_va_412_fu_212 <= select_ln664_39_fu_1562_p3;
        src_kernel_win_0_va_413_fu_216 <= select_ln664_38_fu_1555_p3;
        src_kernel_win_0_va_414_fu_220 <= select_ln664_37_fu_1548_p3;
        src_kernel_win_0_va_415_fu_224 <= select_ln664_36_fu_1541_p3;
        src_kernel_win_0_va_416_fu_228 <= select_ln664_35_fu_1534_p3;
        src_kernel_win_0_va_417_fu_232 <= select_ln664_34_fu_1527_p3;
        src_kernel_win_0_va_418_fu_236 <= select_ln664_33_fu_1520_p3;
        src_kernel_win_0_va_419_fu_240 <= ap_phi_reg_pp0_iter2_src_kernel_win_0_va_455_reg_644;
        src_kernel_win_0_va_420_fu_244 <= select_ln664_31_fu_1506_p3;
        src_kernel_win_0_va_421_fu_248 <= select_ln664_30_fu_1499_p3;
        src_kernel_win_0_va_422_fu_252 <= select_ln664_29_fu_1492_p3;
        src_kernel_win_0_va_423_fu_256 <= select_ln664_28_fu_1485_p3;
        src_kernel_win_0_va_424_fu_260 <= select_ln664_27_fu_1478_p3;
        src_kernel_win_0_va_425_fu_264 <= select_ln664_26_fu_1471_p3;
        src_kernel_win_0_va_426_fu_268 <= select_ln664_25_fu_1464_p3;
        src_kernel_win_0_va_427_fu_272 <= ap_phi_reg_pp0_iter2_src_kernel_win_0_va_454_reg_631;
        src_kernel_win_0_va_428_fu_276 <= select_ln664_23_fu_1450_p3;
        src_kernel_win_0_va_429_fu_280 <= select_ln664_22_fu_1443_p3;
        src_kernel_win_0_va_430_fu_284 <= select_ln664_21_fu_1436_p3;
        src_kernel_win_0_va_431_fu_288 <= select_ln664_20_fu_1429_p3;
        src_kernel_win_0_va_432_fu_292 <= select_ln664_19_fu_1422_p3;
        src_kernel_win_0_va_433_fu_296 <= select_ln664_18_fu_1415_p3;
        src_kernel_win_0_va_434_fu_300 <= select_ln664_17_fu_1408_p3;
        src_kernel_win_0_va_435_fu_304 <= ap_phi_reg_pp0_iter2_src_kernel_win_0_va_453_reg_618;
        src_kernel_win_0_va_436_fu_308 <= select_ln664_15_fu_1394_p3;
        src_kernel_win_0_va_437_fu_312 <= select_ln664_14_fu_1387_p3;
        src_kernel_win_0_va_438_fu_316 <= select_ln664_13_fu_1380_p3;
        src_kernel_win_0_va_439_fu_320 <= select_ln664_12_fu_1373_p3;
        src_kernel_win_0_va_440_fu_324 <= select_ln664_11_fu_1366_p3;
        src_kernel_win_0_va_441_fu_328 <= select_ln664_10_fu_1359_p3;
        src_kernel_win_0_va_442_fu_332 <= select_ln664_9_fu_1352_p3;
        src_kernel_win_0_va_fu_80 <= src_kernel_win_0_va_451_fu_368;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln625_fu_709_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2311)) begin
        if ((1'd0 == and_ln632_reg_4038)) begin
            ap_phi_mux_col_buf_0_val_0_0_phi_fu_584_p4 = col_buf_0_val_0_0_2_fu_76;
        end else if ((1'd1 == and_ln632_reg_4038)) begin
            ap_phi_mux_col_buf_0_val_0_0_phi_fu_584_p4 = p_src_data_stream_V_dout;
        end else begin
            ap_phi_mux_col_buf_0_val_0_0_phi_fu_584_p4 = ap_phi_reg_pp0_iter1_col_buf_0_val_0_0_reg_581;
        end
    end else begin
        ap_phi_mux_col_buf_0_val_0_0_phi_fu_584_p4 = ap_phi_reg_pp0_iter1_col_buf_0_val_0_0_reg_581;
    end
end

always @ (*) begin
    if (((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_049_6_i_0_phi_fu_608_p6 = col_buf_0_val_0_0_3_fu_888_p3;
    end else if ((((icmp_ln887_1_reg_4025 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_p_049_6_i_0_phi_fu_608_p6 = ap_phi_mux_col_buf_0_val_0_0_phi_fu_584_p4;
    end else begin
        ap_phi_mux_p_049_6_i_0_phi_fu_608_p6 = ap_phi_reg_pp0_iter1_p_049_6_i_0_reg_605;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_src_kernel_win_0_va_452_phi_fu_595_p6 = select_ln887_fu_818_p3;
    end else if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_src_kernel_win_0_va_452_phi_fu_595_p6 = 16'd0;
    end else begin
        ap_phi_mux_src_kernel_win_0_va_452_phi_fu_595_p6 = ap_phi_reg_pp0_iter1_src_kernel_win_0_va_452_reg_592;
    end
end

always @ (*) begin
    if (((icmp_ln625_fu_709_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_0_ce0 = 1'b1;
    end else begin
        k_buf_0_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_0_ce1 = 1'b1;
    end else begin
        k_buf_0_val_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_712)) begin
        if ((icmp_ln879_reg_4007 == 1'd1)) begin
            k_buf_0_val_0_d1 = ap_phi_mux_col_buf_0_val_0_0_phi_fu_584_p4;
        end else if ((icmp_ln879_reg_4007 == 1'd0)) begin
            k_buf_0_val_0_d1 = col_buf_0_val_0_0_3_fu_888_p3;
        end else begin
            k_buf_0_val_0_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_0_we1 = 1'b1;
    end else begin
        k_buf_0_val_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_1_ce0 = 1'b1;
    end else begin
        k_buf_0_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_1_ce1 = 1'b1;
    end else begin
        k_buf_0_val_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_712)) begin
        if ((icmp_ln879_reg_4007 == 1'd1)) begin
            k_buf_0_val_1_d1 = 16'd0;
        end else if ((icmp_ln879_reg_4007 == 1'd0)) begin
            k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
        end else begin
            k_buf_0_val_1_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_1_we1 = 1'b1;
    end else begin
        k_buf_0_val_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_2_ce0 = 1'b1;
    end else begin
        k_buf_0_val_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_2_ce1 = 1'b1;
    end else begin
        k_buf_0_val_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_712)) begin
        if ((icmp_ln879_reg_4007 == 1'd1)) begin
            k_buf_0_val_2_d1 = 16'd0;
        end else if ((icmp_ln879_reg_4007 == 1'd0)) begin
            k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
        end else begin
            k_buf_0_val_2_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_2_we1 = 1'b1;
    end else begin
        k_buf_0_val_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_3_ce1 = 1'b1;
    end else begin
        k_buf_0_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_712)) begin
        if ((icmp_ln879_reg_4007 == 1'd1)) begin
            k_buf_0_val_3_d1 = 16'd0;
        end else if ((icmp_ln879_reg_4007 == 1'd0)) begin
            k_buf_0_val_3_d1 = k_buf_0_val_2_q0;
        end else begin
            k_buf_0_val_3_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_3_we1 = 1'b1;
    end else begin
        k_buf_0_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_4_ce0 = 1'b1;
    end else begin
        k_buf_0_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_4_ce1 = 1'b1;
    end else begin
        k_buf_0_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_712)) begin
        if ((icmp_ln879_reg_4007 == 1'd1)) begin
            k_buf_0_val_4_d1 = 16'd0;
        end else if ((icmp_ln879_reg_4007 == 1'd0)) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_4_we1 = 1'b1;
    end else begin
        k_buf_0_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_712)) begin
        if ((icmp_ln879_reg_4007 == 1'd1)) begin
            k_buf_0_val_5_d1 = 16'd0;
        end else if ((icmp_ln879_reg_4007 == 1'd0)) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_q0;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_6_ce0 = 1'b1;
    end else begin
        k_buf_0_val_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_6_ce1 = 1'b1;
    end else begin
        k_buf_0_val_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_712)) begin
        if ((icmp_ln879_reg_4007 == 1'd1)) begin
            k_buf_0_val_6_d1 = 16'd0;
        end else if ((icmp_ln879_reg_4007 == 1'd0)) begin
            k_buf_0_val_6_d1 = k_buf_0_val_5_q0;
        end else begin
            k_buf_0_val_6_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_6_we1 = 1'b1;
    end else begin
        k_buf_0_val_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_7_ce0 = 1'b1;
    end else begin
        k_buf_0_val_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_7_ce1 = 1'b1;
    end else begin
        k_buf_0_val_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_712)) begin
        if ((icmp_ln879_reg_4007 == 1'd1)) begin
            k_buf_0_val_7_d1 = 16'd0;
        end else if ((icmp_ln879_reg_4007 == 1'd0)) begin
            k_buf_0_val_7_d1 = k_buf_0_val_6_q0;
        end else begin
            k_buf_0_val_7_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_7_we1 = 1'b1;
    end else begin
        k_buf_0_val_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln676_reg_4118_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_ln676_reg_4118_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln632_reg_4038) & (icmp_ln626_reg_4016 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op144_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln625_fu_709_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)) & ~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln703_100_fu_2726_p2 = (select_ln664_21_fu_1436_p3 + select_ln664_22_fu_1443_p3);

assign add_ln703_101_fu_2732_p2 = (add_ln703_100_fu_2726_p2 + select_ln664_20_fu_1429_p3);

assign add_ln703_102_fu_2738_p2 = (add_ln703_101_fu_2732_p2 + add_ln703_99_fu_2720_p2);

assign add_ln703_103_fu_2744_p2 = (select_ln664_23_fu_1450_p3 + ap_phi_reg_pp0_iter2_src_kernel_win_0_va_454_reg_631);

assign add_ln703_104_fu_2750_p2 = (select_ln664_25_fu_1464_p3 + select_ln664_26_fu_1471_p3);

assign add_ln703_105_fu_2756_p2 = (add_ln703_104_fu_2750_p2 + select_ln664_24_fu_1457_p3);

assign add_ln703_106_fu_2762_p2 = (add_ln703_105_fu_2756_p2 + add_ln703_103_fu_2744_p2);

assign add_ln703_107_fu_2768_p2 = (add_ln703_106_fu_2762_p2 + add_ln703_102_fu_2738_p2);

assign add_ln703_108_fu_2774_p2 = (select_ln664_27_fu_1478_p3 + select_ln664_28_fu_1485_p3);

assign add_ln703_109_fu_2780_p2 = (select_ln664_30_fu_1499_p3 + select_ln664_31_fu_1506_p3);

assign add_ln703_10_fu_1850_p2 = (zext_ln703_17_fu_1808_p1 + zext_ln703_18_fu_1812_p1);

assign add_ln703_110_fu_2786_p2 = (add_ln703_109_fu_2780_p2 + select_ln664_29_fu_1492_p3);

assign add_ln703_111_fu_2792_p2 = (add_ln703_110_fu_2786_p2 + add_ln703_108_fu_2774_p2);

assign add_ln703_112_fu_2798_p2 = (ap_phi_reg_pp0_iter2_src_kernel_win_0_va_455_reg_644 + select_ln664_32_fu_1513_p3);

assign add_ln703_113_fu_2804_p2 = (select_ln664_34_fu_1527_p3 + select_ln664_35_fu_1534_p3);

assign add_ln703_114_fu_2810_p2 = (add_ln703_113_fu_2804_p2 + select_ln664_33_fu_1520_p3);

assign add_ln703_115_fu_2816_p2 = (add_ln703_114_fu_2810_p2 + add_ln703_112_fu_2798_p2);

assign add_ln703_116_fu_2822_p2 = (add_ln703_115_fu_2816_p2 + add_ln703_111_fu_2792_p2);

assign add_ln703_117_fu_2828_p2 = (add_ln703_116_fu_2822_p2 + add_ln703_107_fu_2768_p2);

assign add_ln703_118_fu_3495_p2 = (add_ln703_117_reg_4307 + add_ln703_98_reg_4302);

assign add_ln703_119_fu_2834_p2 = (select_ln664_36_fu_1541_p3 + select_ln664_37_fu_1548_p3);

assign add_ln703_11_fu_1860_p2 = (zext_ln703_22_fu_1820_p1 + zext_ln703_23_fu_1824_p1);

assign add_ln703_120_fu_2840_p2 = (select_ln664_39_fu_1562_p3 + ap_phi_reg_pp0_iter2_src_kernel_win_0_va_456_reg_657);

assign add_ln703_121_fu_2846_p2 = (add_ln703_120_fu_2840_p2 + select_ln664_38_fu_1555_p3);

assign add_ln703_122_fu_2852_p2 = (add_ln703_121_fu_2846_p2 + add_ln703_119_fu_2834_p2);

assign add_ln703_123_fu_2858_p2 = (select_ln664_40_fu_1569_p3 + select_ln664_41_fu_1576_p3);

assign add_ln703_124_fu_2864_p2 = (select_ln664_43_fu_1590_p3 + select_ln664_44_fu_1597_p3);

assign add_ln703_125_fu_2870_p2 = (add_ln703_124_fu_2864_p2 + select_ln664_42_fu_1583_p3);

assign add_ln703_126_fu_2876_p2 = (add_ln703_125_fu_2870_p2 + add_ln703_123_fu_2858_p2);

assign add_ln703_127_fu_2882_p2 = (add_ln703_126_fu_2876_p2 + add_ln703_122_fu_2852_p2);

assign add_ln703_128_fu_2888_p2 = (select_ln664_45_fu_1604_p3 + select_ln664_46_fu_1611_p3);

assign add_ln703_129_fu_2894_p2 = (ap_phi_reg_pp0_iter2_src_kernel_win_0_va_457_reg_670 + select_ln664_48_fu_1625_p3);

assign add_ln703_12_fu_1870_p2 = (zext_ln703_26_fu_1866_p1 + zext_ln703_21_fu_1816_p1);

assign add_ln703_130_fu_2900_p2 = (add_ln703_129_fu_2894_p2 + select_ln664_47_fu_1618_p3);

assign add_ln703_131_fu_2906_p2 = (add_ln703_130_fu_2900_p2 + add_ln703_128_fu_2888_p2);

assign add_ln703_132_fu_2912_p2 = (select_ln664_49_fu_1632_p3 + select_ln664_50_fu_1639_p3);

assign add_ln703_133_fu_2918_p2 = (select_ln664_52_fu_1653_p3 + select_ln664_53_fu_1660_p3);

assign add_ln703_134_fu_2924_p2 = (add_ln703_133_fu_2918_p2 + select_ln664_51_fu_1646_p3);

assign add_ln703_135_fu_2930_p2 = (add_ln703_134_fu_2924_p2 + add_ln703_132_fu_2912_p2);

assign add_ln703_136_fu_2936_p2 = (add_ln703_135_fu_2930_p2 + add_ln703_131_fu_2906_p2);

assign add_ln703_137_fu_2942_p2 = (add_ln703_136_fu_2936_p2 + add_ln703_127_fu_2882_p2);

assign add_ln703_138_fu_2948_p2 = (select_ln664_54_fu_1667_p3 + select_ln664_55_fu_1674_p3);

assign add_ln703_139_fu_2954_p2 = (select_ln664_56_fu_1681_p3 + select_ln664_57_fu_1688_p3);

assign add_ln703_13_fu_1880_p2 = (zext_ln703_27_fu_1876_p1 + zext_ln703_25_fu_1856_p1);

assign add_ln703_140_fu_2960_p2 = (add_ln703_139_fu_2954_p2 + ap_phi_reg_pp0_iter2_src_kernel_win_0_va_458_reg_683);

assign add_ln703_141_fu_2966_p2 = (add_ln703_140_fu_2960_p2 + add_ln703_138_fu_2948_p2);

assign add_ln703_142_fu_2972_p2 = (select_ln664_58_fu_1695_p3 + select_ln664_59_fu_1702_p3);

assign add_ln703_143_fu_2978_p2 = (select_ln664_61_fu_1716_p3 + select_ln664_62_fu_1723_p3);

assign add_ln703_144_fu_2984_p2 = (add_ln703_143_fu_2978_p2 + select_ln664_60_fu_1709_p3);

assign add_ln703_145_fu_2990_p2 = (add_ln703_144_fu_2984_p2 + add_ln703_142_fu_2972_p2);

assign add_ln703_146_fu_2996_p2 = (add_ln703_145_fu_2990_p2 + add_ln703_141_fu_2966_p2);

assign add_ln703_147_fu_3002_p2 = (select_ln664_63_fu_1730_p3 + ap_phi_reg_pp0_iter2_src_kernel_win_0_va_459_reg_696);

assign add_ln703_148_fu_3008_p2 = (select_ln664_65_fu_1744_p3 + select_ln664_66_fu_1751_p3);

assign add_ln703_149_fu_3014_p2 = (add_ln703_148_fu_3008_p2 + select_ln664_64_fu_1737_p3);

assign add_ln703_14_fu_1890_p2 = (zext_ln703_28_fu_1886_p1 + add_ln703_9_fu_1844_p2);

assign add_ln703_150_fu_3020_p2 = (add_ln703_149_fu_3014_p2 + add_ln703_147_fu_3002_p2);

assign add_ln703_151_fu_3026_p2 = (select_ln664_68_fu_1765_p3 + select_ln664_69_fu_1772_p3);

assign add_ln703_152_fu_3032_p2 = (add_ln703_151_fu_3026_p2 + select_ln664_67_fu_1758_p3);

assign add_ln703_153_fu_3038_p2 = (select_ln664_71_fu_1786_p3 + src_kernel_win_0_va_451_fu_368);

assign add_ln703_154_fu_3044_p2 = (add_ln703_153_fu_3038_p2 + select_ln664_70_fu_1779_p3);

assign add_ln703_155_fu_3050_p2 = (add_ln703_154_fu_3044_p2 + add_ln703_152_fu_3032_p2);

assign add_ln703_156_fu_3056_p2 = (add_ln703_155_fu_3050_p2 + add_ln703_150_fu_3020_p2);

assign add_ln703_157_fu_3062_p2 = (add_ln703_156_fu_3056_p2 + add_ln703_146_fu_2996_p2);

assign add_ln703_158_fu_3068_p2 = (add_ln703_157_fu_3062_p2 + add_ln703_137_fu_2942_p2);

assign add_ln703_15_fu_1964_p2 = (zext_ln703_19_fu_1896_p1 + zext_ln703_20_fu_1900_p1);

assign add_ln703_16_fu_1970_p2 = (zext_ln703_29_fu_1904_p1 + zext_ln703_30_fu_1908_p1);

assign add_ln703_17_fu_1980_p2 = (zext_ln703_46_fu_1976_p1 + add_ln703_15_fu_1964_p2);

assign add_ln703_18_fu_1986_p2 = (zext_ln703_31_fu_1912_p1 + zext_ln703_32_fu_1916_p1);

assign add_ln703_19_fu_1996_p2 = (zext_ln703_33_fu_1920_p1 + zext_ln703_34_fu_1924_p1);

assign add_ln703_1_fu_1013_p2 = (zext_ln703_3_fu_1005_p1 + zext_ln703_4_fu_1009_p1);

assign add_ln703_20_fu_2006_p2 = (zext_ln703_48_fu_2002_p1 + zext_ln703_47_fu_1992_p1);

assign add_ln703_21_fu_3397_p2 = (zext_ln703_49_fu_3394_p1 + add_ln703_17_reg_4247);

assign add_ln703_22_fu_2012_p2 = (zext_ln703_35_fu_1928_p1 + zext_ln703_38_fu_1932_p1);

assign add_ln703_23_fu_2022_p2 = (zext_ln703_39_fu_1936_p1 + zext_ln703_40_fu_1940_p1);

assign add_ln703_24_fu_2032_p2 = (zext_ln703_51_fu_2028_p1 + zext_ln703_50_fu_2018_p1);

assign add_ln703_25_fu_2042_p2 = (zext_ln703_41_fu_1944_p1 + zext_ln703_42_fu_1948_p1);

assign add_ln703_26_fu_2052_p2 = (zext_ln703_44_fu_1956_p1 + zext_ln703_45_fu_1960_p1);

assign add_ln703_27_fu_2062_p2 = (zext_ln703_54_fu_2058_p1 + zext_ln703_43_fu_1952_p1);

assign add_ln703_28_fu_2072_p2 = (zext_ln703_55_fu_2068_p1 + zext_ln703_53_fu_2048_p1);

assign add_ln703_29_fu_2082_p2 = (zext_ln703_56_fu_2078_p1 + zext_ln703_52_fu_2038_p1);

assign add_ln703_2_fu_1023_p2 = (zext_ln703_7_fu_1019_p1 + zext_ln703_2_fu_1001_p1);

assign add_ln703_30_fu_3405_p2 = (zext_ln703_57_fu_3402_p1 + add_ln703_21_fu_3397_p2);

assign add_ln703_31_fu_3418_p2 = (zext_ln703_36_fu_3411_p1 + zext_ln703_37_fu_3415_p1);

assign add_ln703_32_fu_2212_p2 = (zext_ln703_58_fu_2088_p1 + zext_ln703_59_fu_2092_p1);

assign add_ln703_33_fu_3427_p2 = (zext_ln703_91_fu_3424_p1 + add_ln703_31_fu_3418_p2);

assign add_ln703_34_fu_2218_p2 = (zext_ln703_60_fu_2096_p1 + zext_ln703_61_fu_2100_p1);

assign add_ln703_35_fu_2228_p2 = (zext_ln703_62_fu_2104_p1 + zext_ln703_63_fu_2108_p1);

assign add_ln703_36_fu_2238_p2 = (zext_ln703_93_fu_2234_p1 + zext_ln703_92_fu_2224_p1);

assign add_ln703_37_fu_3436_p2 = (zext_ln703_94_fu_3433_p1 + add_ln703_33_fu_3427_p2);

assign add_ln703_38_fu_2244_p2 = (zext_ln703_64_fu_2112_p1 + zext_ln703_65_fu_2116_p1);

assign add_ln703_39_fu_2254_p2 = (zext_ln703_66_fu_2120_p1 + zext_ln703_67_fu_2124_p1);

assign add_ln703_3_fu_1049_p2 = (zext_ln703_5_fu_1029_p1 + zext_ln703_6_fu_1033_p1);

assign add_ln703_40_fu_2264_p2 = (zext_ln703_96_fu_2260_p1 + zext_ln703_95_fu_2250_p1);

assign add_ln703_41_fu_2274_p2 = (zext_ln703_68_fu_2128_p1 + zext_ln703_71_fu_2132_p1);

assign add_ln703_42_fu_2284_p2 = (zext_ln703_72_fu_2136_p1 + zext_ln703_73_fu_2140_p1);

assign add_ln703_43_fu_2294_p2 = (zext_ln703_99_fu_2290_p1 + zext_ln703_98_fu_2280_p1);

assign add_ln703_44_fu_2304_p2 = (zext_ln703_100_fu_2300_p1 + zext_ln703_97_fu_2270_p1);

assign add_ln703_45_fu_3445_p2 = (zext_ln703_101_fu_3442_p1 + add_ln703_37_fu_3436_p2);

assign add_ln703_46_fu_2310_p2 = (zext_ln703_74_fu_2144_p1 + zext_ln703_75_fu_2148_p1);

assign add_ln703_47_fu_2320_p2 = (zext_ln703_76_fu_2152_p1 + zext_ln703_77_fu_2156_p1);

assign add_ln703_48_fu_2330_p2 = (zext_ln703_103_fu_2326_p1 + zext_ln703_102_fu_2316_p1);

assign add_ln703_49_fu_2340_p2 = (zext_ln703_78_fu_2160_p1 + zext_ln703_79_fu_2164_p1);

assign add_ln703_4_fu_1055_p2 = (zext_ln703_9_fu_1041_p1 + zext_ln703_12_fu_1045_p1);

assign add_ln703_50_fu_2350_p2 = (zext_ln703_80_fu_2168_p1 + zext_ln703_81_fu_2172_p1);

assign add_ln703_51_fu_2360_p2 = (zext_ln703_106_fu_2356_p1 + zext_ln703_105_fu_2346_p1);

assign add_ln703_52_fu_2370_p2 = (zext_ln703_107_fu_2366_p1 + zext_ln703_104_fu_2336_p1);

assign add_ln703_53_fu_2376_p2 = (zext_ln703_82_fu_2176_p1 + zext_ln703_83_fu_2180_p1);

assign add_ln703_54_fu_2386_p2 = (zext_ln703_84_fu_2184_p1 + zext_ln703_85_fu_2188_p1);

assign add_ln703_55_fu_2396_p2 = (zext_ln703_110_fu_2392_p1 + zext_ln703_109_fu_2382_p1);

assign add_ln703_56_fu_2406_p2 = (zext_ln703_86_fu_2192_p1 + zext_ln703_87_fu_2196_p1);

assign add_ln703_57_fu_2416_p2 = (zext_ln703_89_fu_2204_p1 + zext_ln703_90_fu_2208_p1);

assign add_ln703_58_fu_2426_p2 = (zext_ln703_113_fu_2422_p1 + zext_ln703_88_fu_2200_p1);

assign add_ln703_59_fu_2436_p2 = (zext_ln703_114_fu_2432_p1 + zext_ln703_112_fu_2412_p1);

assign add_ln703_5_fu_1065_p2 = (zext_ln703_13_fu_1061_p1 + zext_ln703_8_fu_1037_p1);

assign add_ln703_60_fu_2446_p2 = (zext_ln703_115_fu_2442_p1 + zext_ln703_111_fu_2402_p1);

assign add_ln703_61_fu_3457_p2 = (zext_ln703_116_fu_3454_p1 + zext_ln703_108_fu_3451_p1);

assign add_ln703_62_fu_3467_p2 = (zext_ln703_117_fu_3463_p1 + add_ln703_45_fu_3445_p2);

assign add_ln703_63_fu_3480_p2 = (zext_ln703_69_fu_3473_p1 + zext_ln703_70_fu_3477_p1);

assign add_ln703_64_fu_2516_p2 = (zext_ln703_118_fu_2452_p1 + zext_ln703_119_fu_2456_p1);

assign add_ln703_65_fu_3489_p2 = (zext_ln703_134_fu_3486_p1 + add_ln703_63_fu_3480_p2);

assign add_ln703_66_fu_2522_p2 = (zext_ln703_120_fu_2460_p1 + zext_ln703_121_fu_2464_p1);

assign add_ln703_67_fu_2532_p2 = (zext_ln703_123_fu_2472_p1 + zext_ln703_124_fu_2476_p1);

assign add_ln703_68_fu_2542_p2 = (zext_ln703_136_fu_2538_p1 + zext_ln703_122_fu_2468_p1);

assign add_ln703_69_fu_2552_p2 = (zext_ln703_137_fu_2548_p1 + zext_ln703_135_fu_2528_p1);

assign add_ln703_6_fu_1075_p2 = (zext_ln703_14_fu_1071_p1 + add_ln703_3_fu_1049_p2);

assign add_ln703_70_fu_3507_p2 = (zext_ln703_138_fu_3504_p1 + add_ln703_65_reg_4317);

assign add_ln703_71_fu_2558_p2 = (zext_ln703_125_fu_2480_p1 + zext_ln703_126_fu_2484_p1);

assign add_ln703_72_fu_2568_p2 = (zext_ln703_127_fu_2488_p1 + zext_ln703_128_fu_2492_p1);

assign add_ln703_73_fu_2578_p2 = (zext_ln703_140_fu_2574_p1 + zext_ln703_139_fu_2564_p1);

assign add_ln703_74_fu_2588_p2 = (zext_ln703_129_fu_2496_p1 + zext_ln703_130_fu_2500_p1);

assign add_ln703_75_fu_2598_p2 = (zext_ln703_132_fu_2508_p1 + zext_ln703_133_fu_2512_p1);

assign add_ln703_76_fu_2608_p2 = (zext_ln703_143_fu_2604_p1 + zext_ln703_131_fu_2504_p1);

assign add_ln703_77_fu_2618_p2 = (zext_ln703_144_fu_2614_p1 + zext_ln703_142_fu_2594_p1);

assign add_ln703_78_fu_2628_p2 = (zext_ln703_145_fu_2624_p1 + zext_ln703_141_fu_2584_p1);

assign add_ln703_7_fu_1828_p2 = (zext_ln703_10_fu_1793_p1 + zext_ln703_11_fu_1796_p1);

assign add_ln703_80_fu_1081_p2 = (select_ln664_1_fu_938_p3 + select_ln664_fu_931_p3);

assign add_ln703_81_fu_1087_p2 = (select_ln664_3_fu_952_p3 + select_ln664_4_fu_959_p3);

assign add_ln703_82_fu_1093_p2 = (add_ln703_81_fu_1087_p2 + select_ln664_2_fu_945_p3);

assign add_ln703_83_fu_1099_p2 = (add_ln703_82_fu_1093_p2 + add_ln703_80_fu_1081_p2);

assign add_ln703_84_fu_2634_p2 = (select_ln664_5_reg_4212 + select_ln664_6_reg_4217);

assign add_ln703_85_fu_2638_p2 = (src_kernel_win_0_va_452_reg_592 + select_ln664_8_fu_1345_p3);

assign add_ln703_86_fu_2644_p2 = (add_ln703_85_fu_2638_p2 + select_ln664_7_reg_4222);

assign add_ln703_87_fu_2649_p2 = (add_ln703_86_fu_2644_p2 + add_ln703_84_fu_2634_p2);

assign add_ln703_88_fu_2655_p2 = (add_ln703_87_fu_2649_p2 + add_ln703_83_reg_4232);

assign add_ln703_89_fu_2660_p2 = (select_ln664_9_fu_1352_p3 + select_ln664_10_fu_1359_p3);

assign add_ln703_8_fu_1834_p2 = (zext_ln703_15_fu_1800_p1 + zext_ln703_16_fu_1804_p1);

assign add_ln703_90_fu_2666_p2 = (select_ln664_12_fu_1373_p3 + select_ln664_13_fu_1380_p3);

assign add_ln703_91_fu_2672_p2 = (add_ln703_90_fu_2666_p2 + select_ln664_11_fu_1366_p3);

assign add_ln703_92_fu_2678_p2 = (add_ln703_91_fu_2672_p2 + add_ln703_89_fu_2660_p2);

assign add_ln703_93_fu_2684_p2 = (select_ln664_14_fu_1387_p3 + select_ln664_15_fu_1394_p3);

assign add_ln703_94_fu_2690_p2 = (select_ln664_16_fu_1401_p3 + select_ln664_17_fu_1408_p3);

assign add_ln703_95_fu_2696_p2 = (add_ln703_94_fu_2690_p2 + ap_phi_reg_pp0_iter2_src_kernel_win_0_va_453_reg_618);

assign add_ln703_96_fu_2702_p2 = (add_ln703_95_fu_2696_p2 + add_ln703_93_fu_2684_p2);

assign add_ln703_97_fu_2708_p2 = (add_ln703_96_fu_2702_p2 + add_ln703_92_fu_2678_p2);

assign add_ln703_98_fu_2714_p2 = (add_ln703_97_fu_2708_p2 + add_ln703_88_fu_2655_p2);

assign add_ln703_99_fu_2720_p2 = (select_ln664_18_fu_1415_p3 + select_ln664_19_fu_1422_p3);

assign add_ln703_9_fu_1844_p2 = (zext_ln703_24_fu_1840_p1 + add_ln703_7_fu_1828_p2);

assign add_ln703_fu_995_p2 = (zext_ln703_fu_987_p1 + zext_ln703_1_fu_991_p1);

assign and_ln632_fu_767_p2 = (icmp_ln887_reg_4001 & icmp_ln887_1_fu_761_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((or_ln676_reg_4118_pp0_iter3_reg == 1'd0) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op144_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((or_ln676_reg_4118_pp0_iter3_reg == 1'd0) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op144_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((or_ln676_reg_4118_pp0_iter3_reg == 1'd0) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op144_read_state4 == 1'b1)));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op144_read_state4 == 1'b1));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter4 = ((or_ln676_reg_4118_pp0_iter3_reg == 1'd0) & (p_dst_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_2311 = ((icmp_ln626_reg_4016 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_423 = ((icmp_ln626_reg_4016 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_712 = ((icmp_ln887_1_reg_4025 == 1'd1) & (icmp_ln626_reg_4016 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_src_kernel_win_0_va_453_reg_618 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_0_va_454_reg_631 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_0_va_455_reg_644 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_0_va_456_reg_657 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_0_va_457_reg_670 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_0_va_458_reg_683 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_0_va_459_reg_696 = 'bx;

assign ap_phi_reg_pp0_iter1_col_buf_0_val_0_0_reg_581 = 'bx;

assign ap_phi_reg_pp0_iter1_p_049_6_i_0_reg_605 = 'bx;

assign ap_phi_reg_pp0_iter1_src_kernel_win_0_va_452_reg_592 = 'bx;

always @ (*) begin
    ap_predicate_op144_read_state4 = ((1'd1 == and_ln632_reg_4038) & (icmp_ln626_reg_4016 == 1'd0));
end

assign col_buf_0_val_0_0_3_fu_888_p3 = ((icmp_ln887_reg_4001[0:0] === 1'b1) ? ap_phi_mux_col_buf_0_val_0_0_phi_fu_584_p4 : 16'd0);

assign i_V_fu_715_p2 = (t_V_reg_559 + 9'd1);

assign icmp_ln625_fu_709_p2 = ((t_V_reg_559 == 9'd274) ? 1'b1 : 1'b0);

assign icmp_ln626_fu_749_p2 = ((t_V_7_reg_570 == 9'd484) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_772_p2 = ((t_V_7_reg_570 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_727_p2 = ((t_V_reg_559 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_761_p2 = ((t_V_7_reg_570 < 9'd480) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_721_p2 = ((t_V_reg_559 < 9'd270) ? 1'b1 : 1'b0);

assign icmp_ln891_13_fu_788_p2 = ((tmp_79_fu_778_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_743_p2 = ((tmp_fu_733_p4 == 7'd0) ? 1'b1 : 1'b0);

assign j_V_fu_755_p2 = (t_V_7_reg_570 + 9'd1);

assign k_buf_0_val_0_address0 = zext_ln835_fu_799_p1;

assign k_buf_0_val_1_address0 = zext_ln835_fu_799_p1;

assign k_buf_0_val_2_address0 = zext_ln835_fu_799_p1;

assign k_buf_0_val_3_address0 = zext_ln835_fu_799_p1;

assign k_buf_0_val_4_address0 = zext_ln835_fu_799_p1;

assign k_buf_0_val_5_address0 = zext_ln835_fu_799_p1;

assign k_buf_0_val_6_address0 = zext_ln835_fu_799_p1;

assign k_buf_0_val_7_address0 = zext_ln835_fu_799_p1;

assign or_ln676_fu_794_p2 = (icmp_ln891_reg_4011 | icmp_ln891_13_fu_788_p2);

assign overflow_fu_3531_p2 = ((tmp_15_fu_3521_p4 != 7'd0) ? 1'b1 : 1'b0);

assign p_Val2_79_fu_3499_p2 = (add_ln703_158_reg_4312 + add_ln703_118_fu_3495_p2);

assign p_Val2_s_fu_3515_p2 = (zext_ln703_146_fu_3512_p1 + add_ln703_70_fu_3507_p2);

assign p_dst_data_stream_V_din = ((overflow_fu_3531_p2[0:0] === 1'b1) ? 16'd65535 : p_Val2_79_reg_4322);

assign select_ln664_10_fu_1359_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_440_fu_324);

assign select_ln664_11_fu_1366_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_439_fu_320);

assign select_ln664_12_fu_1373_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_438_fu_316);

assign select_ln664_13_fu_1380_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_437_fu_312);

assign select_ln664_14_fu_1387_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_436_fu_308);

assign select_ln664_15_fu_1394_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_435_fu_304);

assign select_ln664_16_fu_1401_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_434_fu_300);

assign select_ln664_17_fu_1408_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_433_fu_296);

assign select_ln664_18_fu_1415_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_432_fu_292);

assign select_ln664_19_fu_1422_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_431_fu_288);

assign select_ln664_1_fu_938_p3 = ((icmp_ln879_1_reg_4042[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_449_fu_360);

assign select_ln664_20_fu_1429_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_430_fu_284);

assign select_ln664_21_fu_1436_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_429_fu_280);

assign select_ln664_22_fu_1443_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_428_fu_276);

assign select_ln664_23_fu_1450_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_427_fu_272);

assign select_ln664_24_fu_1457_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_426_fu_268);

assign select_ln664_25_fu_1464_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_425_fu_264);

assign select_ln664_26_fu_1471_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_424_fu_260);

assign select_ln664_27_fu_1478_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_423_fu_256);

assign select_ln664_28_fu_1485_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_422_fu_252);

assign select_ln664_29_fu_1492_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_421_fu_248);

assign select_ln664_2_fu_945_p3 = ((icmp_ln879_1_reg_4042[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_448_fu_356);

assign select_ln664_30_fu_1499_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_420_fu_244);

assign select_ln664_31_fu_1506_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_419_fu_240);

assign select_ln664_32_fu_1513_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_418_fu_236);

assign select_ln664_33_fu_1520_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_417_fu_232);

assign select_ln664_34_fu_1527_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_416_fu_228);

assign select_ln664_35_fu_1534_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_415_fu_224);

assign select_ln664_36_fu_1541_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_414_fu_220);

assign select_ln664_37_fu_1548_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_413_fu_216);

assign select_ln664_38_fu_1555_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_412_fu_212);

assign select_ln664_39_fu_1562_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_411_fu_208);

assign select_ln664_3_fu_952_p3 = ((icmp_ln879_1_reg_4042[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_447_fu_352);

assign select_ln664_40_fu_1569_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_410_fu_204);

assign select_ln664_41_fu_1576_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_409_fu_200);

assign select_ln664_42_fu_1583_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_408_fu_196);

assign select_ln664_43_fu_1590_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_407_fu_192);

assign select_ln664_44_fu_1597_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_406_fu_188);

assign select_ln664_45_fu_1604_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_405_fu_184);

assign select_ln664_46_fu_1611_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_404_fu_180);

assign select_ln664_47_fu_1618_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_403_fu_176);

assign select_ln664_48_fu_1625_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_402_fu_172);

assign select_ln664_49_fu_1632_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_401_fu_168);

assign select_ln664_4_fu_959_p3 = ((icmp_ln879_1_reg_4042[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_446_fu_348);

assign select_ln664_50_fu_1639_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_400_fu_164);

assign select_ln664_51_fu_1646_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_399_fu_160);

assign select_ln664_52_fu_1653_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_398_fu_156);

assign select_ln664_53_fu_1660_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_397_fu_152);

assign select_ln664_54_fu_1667_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_396_fu_148);

assign select_ln664_55_fu_1674_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_395_fu_144);

assign select_ln664_56_fu_1681_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_394_fu_140);

assign select_ln664_57_fu_1688_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_393_fu_136);

assign select_ln664_58_fu_1695_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_392_fu_132);

assign select_ln664_59_fu_1702_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_391_fu_128);

assign select_ln664_5_fu_966_p3 = ((icmp_ln879_1_reg_4042[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_445_fu_344);

assign select_ln664_60_fu_1709_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_390_fu_124);

assign select_ln664_61_fu_1716_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_389_fu_120);

assign select_ln664_62_fu_1723_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_388_fu_116);

assign select_ln664_63_fu_1730_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_387_fu_112);

assign select_ln664_64_fu_1737_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_386_fu_108);

assign select_ln664_65_fu_1744_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_385_fu_104);

assign select_ln664_66_fu_1751_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_384_fu_100);

assign select_ln664_67_fu_1758_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_383_fu_96);

assign select_ln664_68_fu_1765_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_382_fu_92);

assign select_ln664_69_fu_1772_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_381_fu_88);

assign select_ln664_6_fu_973_p3 = ((icmp_ln879_1_reg_4042[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_444_fu_340);

assign select_ln664_70_fu_1779_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_380_fu_84);

assign select_ln664_71_fu_1786_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_fu_80);

assign select_ln664_7_fu_980_p3 = ((icmp_ln879_1_reg_4042[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_443_fu_336);

assign select_ln664_8_fu_1345_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_442_fu_332);

assign select_ln664_9_fu_1352_p3 = ((icmp_ln879_1_reg_4042_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_441_fu_328);

assign select_ln664_fu_931_p3 = ((icmp_ln879_1_reg_4042[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_450_fu_364);

assign select_ln887_1_fu_827_p3 = ((icmp_ln887_1_reg_4025[0:0] === 1'b1) ? k_buf_0_val_6_q0 : 16'd0);

assign select_ln887_2_fu_834_p3 = ((icmp_ln887_1_reg_4025[0:0] === 1'b1) ? k_buf_0_val_5_q0 : 16'd0);

assign select_ln887_3_fu_841_p3 = ((icmp_ln887_1_reg_4025[0:0] === 1'b1) ? k_buf_0_val_4_q0 : 16'd0);

assign select_ln887_4_fu_848_p3 = ((icmp_ln887_1_reg_4025[0:0] === 1'b1) ? k_buf_0_val_3_q0 : 16'd0);

assign select_ln887_5_fu_855_p3 = ((icmp_ln887_1_reg_4025[0:0] === 1'b1) ? k_buf_0_val_2_q0 : 16'd0);

assign select_ln887_6_fu_862_p3 = ((icmp_ln887_1_reg_4025[0:0] === 1'b1) ? k_buf_0_val_1_q0 : 16'd0);

assign select_ln887_7_fu_869_p3 = ((icmp_ln887_1_reg_4025[0:0] === 1'b1) ? k_buf_0_val_0_q0 : 16'd0);

assign select_ln887_8_fu_876_p3 = ((icmp_ln887_1_reg_4025[0:0] === 1'b1) ? src_kernel_win_0_va_451_fu_368 : 16'd0);

assign select_ln887_fu_818_p3 = ((icmp_ln887_1_reg_4025[0:0] === 1'b1) ? k_buf_0_val_7_q0 : 16'd0);

assign tmp_15_fu_3521_p4 = {{p_Val2_s_fu_3515_p2[22:16]}};

assign tmp_79_fu_778_p4 = {{t_V_7_reg_570[8:2]}};

assign tmp_fu_733_p4 = {{t_V_reg_559[8:2]}};

assign zext_ln703_100_fu_2300_p1 = add_ln703_43_fu_2294_p2;

assign zext_ln703_101_fu_3442_p1 = add_ln703_44_reg_4272;

assign zext_ln703_102_fu_2316_p1 = add_ln703_46_fu_2310_p2;

assign zext_ln703_103_fu_2326_p1 = add_ln703_47_fu_2320_p2;

assign zext_ln703_104_fu_2336_p1 = add_ln703_48_fu_2330_p2;

assign zext_ln703_105_fu_2346_p1 = add_ln703_49_fu_2340_p2;

assign zext_ln703_106_fu_2356_p1 = add_ln703_50_fu_2350_p2;

assign zext_ln703_107_fu_2366_p1 = add_ln703_51_fu_2360_p2;

assign zext_ln703_108_fu_3451_p1 = add_ln703_52_reg_4277;

assign zext_ln703_109_fu_2382_p1 = add_ln703_53_fu_2376_p2;

assign zext_ln703_10_fu_1793_p1 = add_ln703_6_reg_4227;

assign zext_ln703_110_fu_2392_p1 = add_ln703_54_fu_2386_p2;

assign zext_ln703_111_fu_2402_p1 = add_ln703_55_fu_2396_p2;

assign zext_ln703_112_fu_2412_p1 = add_ln703_56_fu_2406_p2;

assign zext_ln703_113_fu_2422_p1 = add_ln703_57_fu_2416_p2;

assign zext_ln703_114_fu_2432_p1 = add_ln703_58_fu_2426_p2;

assign zext_ln703_115_fu_2442_p1 = add_ln703_59_fu_2436_p2;

assign zext_ln703_116_fu_3454_p1 = add_ln703_60_reg_4282;

assign zext_ln703_117_fu_3463_p1 = add_ln703_61_fu_3457_p2;

assign zext_ln703_118_fu_2452_p1 = select_ln664_58_fu_1695_p3;

assign zext_ln703_119_fu_2456_p1 = select_ln664_59_fu_1702_p3;

assign zext_ln703_11_fu_1796_p1 = src_kernel_win_0_va_452_reg_592;

assign zext_ln703_120_fu_2460_p1 = select_ln664_60_fu_1709_p3;

assign zext_ln703_121_fu_2464_p1 = select_ln664_61_fu_1716_p3;

assign zext_ln703_122_fu_2468_p1 = select_ln664_62_fu_1723_p3;

assign zext_ln703_123_fu_2472_p1 = select_ln664_63_fu_1730_p3;

assign zext_ln703_124_fu_2476_p1 = ap_phi_reg_pp0_iter2_src_kernel_win_0_va_459_reg_696;

assign zext_ln703_125_fu_2480_p1 = select_ln664_64_fu_1737_p3;

assign zext_ln703_126_fu_2484_p1 = select_ln664_65_fu_1744_p3;

assign zext_ln703_127_fu_2488_p1 = select_ln664_66_fu_1751_p3;

assign zext_ln703_128_fu_2492_p1 = select_ln664_67_fu_1758_p3;

assign zext_ln703_129_fu_2496_p1 = select_ln664_68_fu_1765_p3;

assign zext_ln703_12_fu_1045_p1 = select_ln664_7_fu_980_p3;

assign zext_ln703_130_fu_2500_p1 = select_ln664_69_fu_1772_p3;

assign zext_ln703_131_fu_2504_p1 = select_ln664_70_fu_1779_p3;

assign zext_ln703_132_fu_2508_p1 = select_ln664_71_fu_1786_p3;

assign zext_ln703_133_fu_2512_p1 = src_kernel_win_0_va_451_fu_368;

assign zext_ln703_134_fu_3486_p1 = add_ln703_64_reg_4287;

assign zext_ln703_135_fu_2528_p1 = add_ln703_66_fu_2522_p2;

assign zext_ln703_136_fu_2538_p1 = add_ln703_67_fu_2532_p2;

assign zext_ln703_137_fu_2548_p1 = add_ln703_68_fu_2542_p2;

assign zext_ln703_138_fu_3504_p1 = add_ln703_69_reg_4292_pp0_iter3_reg;

assign zext_ln703_139_fu_2564_p1 = add_ln703_71_fu_2558_p2;

assign zext_ln703_13_fu_1061_p1 = add_ln703_4_fu_1055_p2;

assign zext_ln703_140_fu_2574_p1 = add_ln703_72_fu_2568_p2;

assign zext_ln703_141_fu_2584_p1 = add_ln703_73_fu_2578_p2;

assign zext_ln703_142_fu_2594_p1 = add_ln703_74_fu_2588_p2;

assign zext_ln703_143_fu_2604_p1 = add_ln703_75_fu_2598_p2;

assign zext_ln703_144_fu_2614_p1 = add_ln703_76_fu_2608_p2;

assign zext_ln703_145_fu_2624_p1 = add_ln703_77_fu_2618_p2;

assign zext_ln703_146_fu_3512_p1 = add_ln703_78_reg_4297_pp0_iter3_reg;

assign zext_ln703_14_fu_1071_p1 = add_ln703_5_fu_1065_p2;

assign zext_ln703_15_fu_1800_p1 = select_ln664_8_fu_1345_p3;

assign zext_ln703_16_fu_1804_p1 = select_ln664_9_fu_1352_p3;

assign zext_ln703_17_fu_1808_p1 = select_ln664_10_fu_1359_p3;

assign zext_ln703_18_fu_1812_p1 = select_ln664_11_fu_1366_p3;

assign zext_ln703_19_fu_1896_p1 = add_ln703_14_fu_1890_p2;

assign zext_ln703_1_fu_991_p1 = select_ln664_1_fu_938_p3;

assign zext_ln703_20_fu_1900_p1 = select_ln664_15_fu_1394_p3;

assign zext_ln703_21_fu_1816_p1 = select_ln664_12_fu_1373_p3;

assign zext_ln703_22_fu_1820_p1 = select_ln664_13_fu_1380_p3;

assign zext_ln703_23_fu_1824_p1 = select_ln664_14_fu_1387_p3;

assign zext_ln703_24_fu_1840_p1 = add_ln703_8_fu_1834_p2;

assign zext_ln703_25_fu_1856_p1 = add_ln703_10_fu_1850_p2;

assign zext_ln703_26_fu_1866_p1 = add_ln703_11_fu_1860_p2;

assign zext_ln703_27_fu_1876_p1 = add_ln703_12_fu_1870_p2;

assign zext_ln703_28_fu_1886_p1 = add_ln703_13_fu_1880_p2;

assign zext_ln703_29_fu_1904_p1 = ap_phi_reg_pp0_iter2_src_kernel_win_0_va_453_reg_618;

assign zext_ln703_2_fu_1001_p1 = add_ln703_fu_995_p2;

assign zext_ln703_30_fu_1908_p1 = select_ln664_16_fu_1401_p3;

assign zext_ln703_31_fu_1912_p1 = select_ln664_17_fu_1408_p3;

assign zext_ln703_32_fu_1916_p1 = select_ln664_18_fu_1415_p3;

assign zext_ln703_33_fu_1920_p1 = select_ln664_19_fu_1422_p3;

assign zext_ln703_34_fu_1924_p1 = select_ln664_20_fu_1429_p3;

assign zext_ln703_35_fu_1928_p1 = select_ln664_21_fu_1436_p3;

assign zext_ln703_36_fu_3411_p1 = add_ln703_30_fu_3405_p2;

assign zext_ln703_37_fu_3415_p1 = select_ln664_29_reg_4237;

assign zext_ln703_38_fu_1932_p1 = select_ln664_22_fu_1443_p3;

assign zext_ln703_39_fu_1936_p1 = select_ln664_23_fu_1450_p3;

assign zext_ln703_3_fu_1005_p1 = select_ln664_2_fu_945_p3;

assign zext_ln703_40_fu_1940_p1 = ap_phi_reg_pp0_iter2_src_kernel_win_0_va_454_reg_631;

assign zext_ln703_41_fu_1944_p1 = select_ln664_24_fu_1457_p3;

assign zext_ln703_42_fu_1948_p1 = select_ln664_25_fu_1464_p3;

assign zext_ln703_43_fu_1952_p1 = select_ln664_26_fu_1471_p3;

assign zext_ln703_44_fu_1956_p1 = select_ln664_27_fu_1478_p3;

assign zext_ln703_45_fu_1960_p1 = select_ln664_28_fu_1485_p3;

assign zext_ln703_46_fu_1976_p1 = add_ln703_16_fu_1970_p2;

assign zext_ln703_47_fu_1992_p1 = add_ln703_18_fu_1986_p2;

assign zext_ln703_48_fu_2002_p1 = add_ln703_19_fu_1996_p2;

assign zext_ln703_49_fu_3394_p1 = add_ln703_20_reg_4252;

assign zext_ln703_4_fu_1009_p1 = select_ln664_3_fu_952_p3;

assign zext_ln703_50_fu_2018_p1 = add_ln703_22_fu_2012_p2;

assign zext_ln703_51_fu_2028_p1 = add_ln703_23_fu_2022_p2;

assign zext_ln703_52_fu_2038_p1 = add_ln703_24_fu_2032_p2;

assign zext_ln703_53_fu_2048_p1 = add_ln703_25_fu_2042_p2;

assign zext_ln703_54_fu_2058_p1 = add_ln703_26_fu_2052_p2;

assign zext_ln703_55_fu_2068_p1 = add_ln703_27_fu_2062_p2;

assign zext_ln703_56_fu_2078_p1 = add_ln703_28_fu_2072_p2;

assign zext_ln703_57_fu_3402_p1 = add_ln703_29_reg_4257;

assign zext_ln703_58_fu_2088_p1 = select_ln664_30_fu_1499_p3;

assign zext_ln703_59_fu_2092_p1 = select_ln664_31_fu_1506_p3;

assign zext_ln703_5_fu_1029_p1 = add_ln703_2_fu_1023_p2;

assign zext_ln703_60_fu_2096_p1 = ap_phi_reg_pp0_iter2_src_kernel_win_0_va_455_reg_644;

assign zext_ln703_61_fu_2100_p1 = select_ln664_32_fu_1513_p3;

assign zext_ln703_62_fu_2104_p1 = select_ln664_33_fu_1520_p3;

assign zext_ln703_63_fu_2108_p1 = select_ln664_34_fu_1527_p3;

assign zext_ln703_64_fu_2112_p1 = select_ln664_35_fu_1534_p3;

assign zext_ln703_65_fu_2116_p1 = select_ln664_36_fu_1541_p3;

assign zext_ln703_66_fu_2120_p1 = select_ln664_37_fu_1548_p3;

assign zext_ln703_67_fu_2124_p1 = select_ln664_38_fu_1555_p3;

assign zext_ln703_68_fu_2128_p1 = select_ln664_39_fu_1562_p3;

assign zext_ln703_69_fu_3473_p1 = add_ln703_62_fu_3467_p2;

assign zext_ln703_6_fu_1033_p1 = select_ln664_4_fu_959_p3;

assign zext_ln703_70_fu_3477_p1 = select_ln664_57_reg_4242;

assign zext_ln703_71_fu_2132_p1 = ap_phi_reg_pp0_iter2_src_kernel_win_0_va_456_reg_657;

assign zext_ln703_72_fu_2136_p1 = select_ln664_40_fu_1569_p3;

assign zext_ln703_73_fu_2140_p1 = select_ln664_41_fu_1576_p3;

assign zext_ln703_74_fu_2144_p1 = select_ln664_42_fu_1583_p3;

assign zext_ln703_75_fu_2148_p1 = select_ln664_43_fu_1590_p3;

assign zext_ln703_76_fu_2152_p1 = select_ln664_44_fu_1597_p3;

assign zext_ln703_77_fu_2156_p1 = select_ln664_45_fu_1604_p3;

assign zext_ln703_78_fu_2160_p1 = select_ln664_46_fu_1611_p3;

assign zext_ln703_79_fu_2164_p1 = select_ln664_47_fu_1618_p3;

assign zext_ln703_7_fu_1019_p1 = add_ln703_1_fu_1013_p2;

assign zext_ln703_80_fu_2168_p1 = ap_phi_reg_pp0_iter2_src_kernel_win_0_va_457_reg_670;

assign zext_ln703_81_fu_2172_p1 = select_ln664_48_fu_1625_p3;

assign zext_ln703_82_fu_2176_p1 = select_ln664_49_fu_1632_p3;

assign zext_ln703_83_fu_2180_p1 = select_ln664_50_fu_1639_p3;

assign zext_ln703_84_fu_2184_p1 = select_ln664_51_fu_1646_p3;

assign zext_ln703_85_fu_2188_p1 = select_ln664_52_fu_1653_p3;

assign zext_ln703_86_fu_2192_p1 = select_ln664_53_fu_1660_p3;

assign zext_ln703_87_fu_2196_p1 = select_ln664_54_fu_1667_p3;

assign zext_ln703_88_fu_2200_p1 = select_ln664_55_fu_1674_p3;

assign zext_ln703_89_fu_2204_p1 = ap_phi_reg_pp0_iter2_src_kernel_win_0_va_458_reg_683;

assign zext_ln703_8_fu_1037_p1 = select_ln664_5_fu_966_p3;

assign zext_ln703_90_fu_2208_p1 = select_ln664_56_fu_1681_p3;

assign zext_ln703_91_fu_3424_p1 = add_ln703_32_reg_4262;

assign zext_ln703_92_fu_2224_p1 = add_ln703_34_fu_2218_p2;

assign zext_ln703_93_fu_2234_p1 = add_ln703_35_fu_2228_p2;

assign zext_ln703_94_fu_3433_p1 = add_ln703_36_reg_4267;

assign zext_ln703_95_fu_2250_p1 = add_ln703_38_fu_2244_p2;

assign zext_ln703_96_fu_2260_p1 = add_ln703_39_fu_2254_p2;

assign zext_ln703_97_fu_2270_p1 = add_ln703_40_fu_2264_p2;

assign zext_ln703_98_fu_2280_p1 = add_ln703_41_fu_2274_p2;

assign zext_ln703_99_fu_2290_p1 = add_ln703_42_fu_2284_p2;

assign zext_ln703_9_fu_1041_p1 = select_ln664_6_fu_973_p3;

assign zext_ln703_fu_987_p1 = select_ln664_fu_931_p3;

assign zext_ln835_fu_799_p1 = t_V_7_reg_570;

endmodule //Filter2D
