From 9eb8b08eb18b4b3b5c1e702bc994c15c8d7e4693 Mon Sep 17 00:00:00 2001
From: Jiuyang Liu <liu@jiuyang.me>
Date: Sun, 25 Sep 2022 14:22:31 +0800
Subject: [PATCH] remove chiselName, fix for chipsalliance/chisel3#2694

---
 src/main/scala/exu/execution-units/functional-unit.scala | 2 --
 src/main/scala/exu/rob.scala                             | 2 --
 src/main/scala/ifu/icache.scala                          | 2 --
 3 files changed, 6 deletions(-)

diff --git a/src/main/scala/exu/execution-units/functional-unit.scala b/src/main/scala/exu/execution-units/functional-unit.scala
index 366b2771d..25cd50fc4 100644
--- a/src/main/scala/exu/execution-units/functional-unit.scala
+++ b/src/main/scala/exu/execution-units/functional-unit.scala
@@ -18,7 +18,6 @@ package boom.exu
 
 import chisel3._
 import chisel3.util._
-import chisel3.experimental.chiselName
 
 import freechips.rocketchip.config.Parameters
 import freechips.rocketchip.rocket.ALU._
@@ -279,7 +278,6 @@ abstract class PipelinedFunctionalUnit(
  * @param numStages how many pipeline stages does the functional unit have
  * @param dataWidth width of the data being operated on in the functional unit
  */
-@chiselName
 class ALUUnit(isJmpUnit: Boolean = false, numStages: Int = 1, dataWidth: Int)(implicit p: Parameters)
   extends PipelinedFunctionalUnit(
     numStages = numStages,
diff --git a/src/main/scala/exu/rob.scala b/src/main/scala/exu/rob.scala
index 3ad32065b..d3b16a948 100644
--- a/src/main/scala/exu/rob.scala
+++ b/src/main/scala/exu/rob.scala
@@ -27,7 +27,6 @@ import scala.math.ceil
 
 import chisel3._
 import chisel3.util._
-import chisel3.experimental.chiselName
 
 import freechips.rocketchip.config.Parameters
 import freechips.rocketchip.util.Str
@@ -208,7 +207,6 @@ class DebugRobSignals(implicit p: Parameters) extends BoomBundle
  * @param numWakeupPorts number of wakeup ports to the ROB
  * @param numFpuPorts number of FPU units that will write back fflags
  */
-@chiselName
 class Rob(
   val numWakeupPorts: Int,
   val numFpuPorts: Int
diff --git a/src/main/scala/ifu/icache.scala b/src/main/scala/ifu/icache.scala
index 4abc72224..e96936182 100644
--- a/src/main/scala/ifu/icache.scala
+++ b/src/main/scala/ifu/icache.scala
@@ -15,7 +15,6 @@ import chisel3._
 import chisel3.util._
 import chisel3.util.random._
 import chisel3.internal.sourceinfo.{SourceInfo}
-import chisel3.experimental.{chiselName}
 
 import freechips.rocketchip.config.{Parameters}
 import freechips.rocketchip.subsystem.{RocketTilesKey}
@@ -104,7 +103,6 @@ object GetPropertyByHartId
  *
  * @param outer top level ICache class
  */
-@chiselName
 class ICacheModule(outer: ICache) extends LazyModuleImp(outer)
   with HasBoomFrontendParameters
 {
