<?xml version="1.0"?>
<Interface Version="1" Minor="2">
	<Ifc Id="ROOT" Top="1">
		<Bus Id="DDR_addr">
			<Port Id="14" Dir="INOUT"/>
			<Port Id="13" Dir="INOUT"/>
			<Port Id="12" Dir="INOUT"/>
			<Port Id="11" Dir="INOUT"/>
			<Port Id="10" Dir="INOUT"/>
			<Port Id="9" Dir="INOUT"/>
			<Port Id="8" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="DDR_ba">
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="DDR_dm">
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="DDR_dq">
			<Port Id="31" Dir="INOUT"/>
			<Port Id="30" Dir="INOUT"/>
			<Port Id="29" Dir="INOUT"/>
			<Port Id="28" Dir="INOUT"/>
			<Port Id="27" Dir="INOUT"/>
			<Port Id="26" Dir="INOUT"/>
			<Port Id="25" Dir="INOUT"/>
			<Port Id="24" Dir="INOUT"/>
			<Port Id="23" Dir="INOUT"/>
			<Port Id="22" Dir="INOUT"/>
			<Port Id="21" Dir="INOUT"/>
			<Port Id="20" Dir="INOUT"/>
			<Port Id="19" Dir="INOUT"/>
			<Port Id="18" Dir="INOUT"/>
			<Port Id="17" Dir="INOUT"/>
			<Port Id="16" Dir="INOUT"/>
			<Port Id="15" Dir="INOUT"/>
			<Port Id="14" Dir="INOUT"/>
			<Port Id="13" Dir="INOUT"/>
			<Port Id="12" Dir="INOUT"/>
			<Port Id="11" Dir="INOUT"/>
			<Port Id="10" Dir="INOUT"/>
			<Port Id="9" Dir="INOUT"/>
			<Port Id="8" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="DDR_dqs_n">
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="DDR_dqs_p">
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="FIXED_IO_mio">
			<Port Id="53" Dir="INOUT"/>
			<Port Id="52" Dir="INOUT"/>
			<Port Id="51" Dir="INOUT"/>
			<Port Id="50" Dir="INOUT"/>
			<Port Id="49" Dir="INOUT"/>
			<Port Id="48" Dir="INOUT"/>
			<Port Id="47" Dir="INOUT"/>
			<Port Id="46" Dir="INOUT"/>
			<Port Id="45" Dir="INOUT"/>
			<Port Id="44" Dir="INOUT"/>
			<Port Id="43" Dir="INOUT"/>
			<Port Id="42" Dir="INOUT"/>
			<Port Id="41" Dir="INOUT"/>
			<Port Id="40" Dir="INOUT"/>
			<Port Id="39" Dir="INOUT"/>
			<Port Id="38" Dir="INOUT"/>
			<Port Id="37" Dir="INOUT"/>
			<Port Id="36" Dir="INOUT"/>
			<Port Id="35" Dir="INOUT"/>
			<Port Id="34" Dir="INOUT"/>
			<Port Id="33" Dir="INOUT"/>
			<Port Id="32" Dir="INOUT"/>
			<Port Id="31" Dir="INOUT"/>
			<Port Id="30" Dir="INOUT"/>
			<Port Id="29" Dir="INOUT"/>
			<Port Id="28" Dir="INOUT"/>
			<Port Id="27" Dir="INOUT"/>
			<Port Id="26" Dir="INOUT"/>
			<Port Id="25" Dir="INOUT"/>
			<Port Id="24" Dir="INOUT"/>
			<Port Id="23" Dir="INOUT"/>
			<Port Id="22" Dir="INOUT"/>
			<Port Id="21" Dir="INOUT"/>
			<Port Id="20" Dir="INOUT"/>
			<Port Id="19" Dir="INOUT"/>
			<Port Id="18" Dir="INOUT"/>
			<Port Id="17" Dir="INOUT"/>
			<Port Id="16" Dir="INOUT"/>
			<Port Id="15" Dir="INOUT"/>
			<Port Id="14" Dir="INOUT"/>
			<Port Id="13" Dir="INOUT"/>
			<Port Id="12" Dir="INOUT"/>
			<Port Id="11" Dir="INOUT"/>
			<Port Id="10" Dir="INOUT"/>
			<Port Id="9" Dir="INOUT"/>
			<Port Id="8" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="GPIO_tri_io">
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="LED">
			<Port Id="7" Dir="OUT"/>
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="VGA_B">
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="VGA_G">
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="VGA_R">
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="btns_5bit_tri_io">
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="sw_8bits_tri_io">
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Port Id="BCLK" Dir="OUT"/>
		<Port Id="DDR_cas_n" Dir="INOUT"/>
		<Port Id="DDR_ck_n" Dir="INOUT"/>
		<Port Id="DDR_ck_p" Dir="INOUT"/>
		<Port Id="DDR_cke" Dir="INOUT"/>
		<Port Id="DDR_cs_n" Dir="INOUT"/>
		<Port Id="DDR_odt" Dir="INOUT"/>
		<Port Id="DDR_ras_n" Dir="INOUT"/>
		<Port Id="DDR_reset_n" Dir="INOUT"/>
		<Port Id="DDR_we_n" Dir="INOUT"/>
		<Port Id="FCLK_CLK1" Dir="OUT"/>
		<Port Id="FIXED_IO_ddr_vrn" Dir="INOUT"/>
		<Port Id="FIXED_IO_ddr_vrp" Dir="INOUT"/>
		<Port Id="FIXED_IO_ps_clk" Dir="INOUT"/>
		<Port Id="FIXED_IO_ps_porb" Dir="INOUT"/>
		<Port Id="FIXED_IO_ps_srstb" Dir="INOUT"/>
		<Port Id="IIC_1_scl_io" Dir="INOUT"/>
		<Port Id="IIC_1_sda_io" Dir="INOUT"/>
		<Port Id="LRCLK" Dir="OUT"/>
		<Port Id="MISO" Dir="IN"/>
		<Port Id="MOSI" Dir="OUT"/>
		<Port Id="SCLK" Dir="OUT"/>
		<Port Id="SDATA_I" Dir="IN"/>
		<Port Id="SDATA_O" Dir="OUT"/>
		<Port Id="SS" Dir="OUT"/>
		<Port Id="VGA_HSYNC" Dir="OUT"/>
		<Port Id="VGA_VSYNC" Dir="OUT"/>
	</Ifc>
</Interface>

