0.6
2017.4
Dec 15 2017
21:07:18
D:/ProProject/CS202/Project/OK/CS202_2023S/CPU_1.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/ProProject/CS202/Project/OK/CS202_2023S/CPU_1.srcs/sim_1/new/dmemory32_tb.v,1684164991,verilog,,,,dememory32_tb,,,,,,,,
D:/ProProject/CS202/Project/OK/CS202_2023S/CPU_1.srcs/sources_1/ip/RAM/sim/RAM.v,1684158034,verilog,,D:/ProProject/CS202/Project/OK/CS202_2023S/CPU_1.srcs/sources_1/new/dmemory32.v,,RAM,,,,,,,,
D:/ProProject/CS202/Project/OK/CS202_2023S/CPU_1.srcs/sources_1/new/dmemory32.v,1684144925,verilog,,D:/ProProject/CS202/Project/OK/CS202_2023S/CPU_1.srcs/sim_1/new/dmemory32_tb.v,,dmemory32,,,,,,,,
