{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.7998,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79993,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000198611,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000114768,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.30908e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000114768,
	"finish__design__instance__count__class:buffer": 5,
	"finish__design__instance__area__class:buffer": 35.0336,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 41.2896,
	"finish__design__instance__count__class:timing_repair_buffer": 28,
	"finish__design__instance__area__class:timing_repair_buffer": 142.637,
	"finish__design__instance__count__class:inverter": 9,
	"finish__design__instance__area__class:inverter": 37.536,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 7.5072,
	"finish__design__instance__count__class:sequential_cell": 25,
	"finish__design__instance__area__class:sequential_cell": 628.102,
	"finish__design__instance__count__class:multi_input_combinational_cell": 65,
	"finish__design__instance__area__class:multi_input_combinational_cell": 439.171,
	"finish__design__instance__count": 136,
	"finish__design__instance__area": 1331.28,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.52317,
	"finish__clock__skew__setup": 0.00754213,
	"finish__clock__skew__hold": 0.00754213,
	"finish__timing__drv__max_slew_limit": 0.758276,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.821088,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000351126,
	"finish__power__switching__total": 0.000145566,
	"finish__power__leakage__total": 6.15332e-10,
	"finish__power__total": 0.000496693,
	"finish__design__io": 29,
	"finish__design__die__area": 6049.73,
	"finish__design__core__area": 5506.53,
	"finish__design__instance__count": 208,
	"finish__design__instance__area": 1421.36,
	"finish__design__instance__count__stdcell": 208,
	"finish__design__instance__area__stdcell": 1421.36,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.258123,
	"finish__design__instance__utilization__stdcell": 0.258123,
	"finish__design__rows": 27,
	"finish__design__rows:unithd": 27,
	"finish__design__sites": 4401,
	"finish__design__sites:unithd": 4401,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}