#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan  9 13:08:36 2024
# Process ID: 18292
# Current directory: D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24864 D:\three_verilog\MIPI_DDR3_HDMI\prj\MIPI_DDR3_HDMI\MIPI_DDR3_HDMI.xpr
# Log file: D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/vivado.log
# Journal file: D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
open_project D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2254.387 ; gain = 456.719
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {10} \
  CONFIG.C_PROBE0_WIDTH {1} \
  CONFIG.C_PROBE1_WIDTH {32} \
  CONFIG.C_PROBE2_WIDTH {3} \
  CONFIG.C_PROBE5_WIDTH {1} \
  CONFIG.C_PROBE6_WIDTH {32} \
  CONFIG.C_PROBE7_WIDTH {3} \
  CONFIG.C_PROBE9_WIDTH {32} \
] [get_ips ila_0]
generate_target all [get_files  D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.srcs/sources_1/ip/ila_0_1/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.gen/sources_1/ip/ila_0_1/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
export_ip_user_files -of_objects [get_files D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.srcs/sources_1/ip/ila_0_1/ila_0.xci] -no_script -sync -force -quiet
reset_run ila_0_synth_1
launch_runs ila_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
[Tue Jan  9 13:12:55 2024] Launched ila_0_synth_1...
Run output will be captured here: D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.srcs/sources_1/ip/ila_0_1/ila_0.xci] -directory D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.ip_user_files -ipstatic_source_dir D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.cache/compile_simlib/modelsim} {questa=D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.cache/compile_simlib/questa} {riviera=D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.srcs/utils_1/imports/synth_1/MIPI_DDR3_HDMI.dcp with file D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/synth_1/MIPI_DDR3_HDMI_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/fifo/rdata_fifo/rdata_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/fifo/wdata_fifo/wdata_fifo.xci' is already up-to-date
[Tue Jan  9 13:17:49 2024] Launched synth_1...
Run output will be captured here: D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/synth_1/runme.log
[Tue Jan  9 13:17:49 2024] Launched impl_1...
Run output will be captured here: D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-07:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299635414
set_property PROGRAM.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"DMA_Custom/ila_0"}]]
WARNING: Simulation object DMA_Custom/<const0> was not found in the design.
WARNING: Simulation object DMA_Custom/<const0>_1 was not found in the design.
WARNING: Simulation object DMA_Custom/Aw_Wr_trigger was not found in the design.
WARNING: Simulation object DMA_Custom/High_Wr_Rst_Sync was not found in the design.
WARNING: Simulation object DMA_Custom/R_Start was not found in the design.
WARNING: Simulation object DMA_Custom/w_Frame_cnt was not found in the design.
WARNING: Simulation object DMA_Custom/r_Frame_cnt was not found in the design.
set_property PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"DMA_Custom/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jan-09 13:25:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"DMA_Custom/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"DMA_Custom/ila_0"}]]
INFO: [Labtools 27-2214] The ILA core 'hw_ila_1' triggered in the last of '16' windows, at 2024-Jan-09 13:25:13.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.srcs/utils_1/imports/synth_1/MIPI_DDR3_HDMI.dcp with file D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/synth_1/MIPI_DDR3_HDMI_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/fifo/rdata_fifo/rdata_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/fifo/wdata_fifo/wdata_fifo.xci' is already up-to-date
[Tue Jan  9 13:28:48 2024] Launched synth_1...
Run output will be captured here: D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/synth_1/runme.log
[Tue Jan  9 13:28:48 2024] Launched impl_1...
Run output will be captured here: D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/runme.log
set_property PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.srcs/utils_1/imports/synth_1/MIPI_DDR3_HDMI.dcp with file D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/synth_1/MIPI_DDR3_HDMI_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/fifo/rdata_fifo/rdata_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/fifo/wdata_fifo/wdata_fifo.xci' is already up-to-date
[Tue Jan  9 13:34:01 2024] Launched synth_1...
Run output will be captured here: D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/synth_1/runme.log
[Tue Jan  9 13:34:01 2024] Launched impl_1...
Run output will be captured here: D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/runme.log
set_property PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"DMA_Custom/ila_0"}]]
WARNING: Simulation object DMA_Custom/<const0> was not found in the design.
WARNING: Simulation object DMA_Custom/<const0>_1 was not found in the design.
WARNING: Simulation object DMA_Custom/Aw_Wr_trigger was not found in the design.
WARNING: Simulation object DMA_Custom/High_Wr_Rst_Sync was not found in the design.
WARNING: Simulation object DMA_Custom/R_Start was not found in the design.
WARNING: Simulation object DMA_Custom/w_Frame_cnt was not found in the design.
WARNING: Simulation object DMA_Custom/r_Frame_cnt was not found in the design.
save_wave_config {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_1
set_property -dict [list \
  CONFIG.C_DATA_DEPTH {4096} \
  CONFIG.C_NUM_OF_PROBES {18} \
  CONFIG.C_PROBE0_WIDTH {16} \
  CONFIG.C_PROBE10_WIDTH {128} \
  CONFIG.C_PROBE12_WIDTH {16} \
  CONFIG.C_PROBE16_WIDTH {32} \
  CONFIG.C_PROBE17_WIDTH {32} \
  CONFIG.C_PROBE1_WIDTH {16} \
  CONFIG.C_PROBE2_WIDTH {128} \
  CONFIG.C_PROBE5_WIDTH {128} \
  CONFIG.C_PROBE6_WIDTH {128} \
  CONFIG.C_PROBE8_WIDTH {128} \
] [get_ips ila_1]
generate_target {instantiation_template} [get_files d:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.srcs/sources_1/ip/ila_1_1/ila_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_1'...
generate_target all [get_files  d:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.srcs/sources_1/ip/ila_1_1/ila_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_1'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.gen/sources_1/ip/ila_1_1/ila_1_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_1'...
catch { config_ip_cache -export [get_ips -all ila_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_1
export_ip_user_files -of_objects [get_files d:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.srcs/sources_1/ip/ila_1_1/ila_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.srcs/sources_1/ip/ila_1_1/ila_1.xci]
launch_runs ila_1_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_1
[Tue Jan  9 13:59:32 2024] Launched ila_1_synth_1...
Run output will be captured here: D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/ila_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.srcs/sources_1/ip/ila_1_1/ila_1.xci] -directory D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.ip_user_files -ipstatic_source_dir D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.cache/compile_simlib/modelsim} {questa=D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.cache/compile_simlib/questa} {riviera=D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.srcs/sources_1/ip/ila_1_1/ila_1.xci] -no_script -reset -force -quiet
remove_files  -fileset ila_1 d:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.srcs/sources_1/ip/ila_1_1/ila_1.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/ila_1_synth_1

INFO: [Project 1-386] Moving file 'd:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.srcs/sources_1/ip/ila_1_1/ila_1.xci' from fileset 'ila_1' to fileset 'sources_1'.
file delete -force d:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.srcs/sources_1/ip/ila_1_1
file delete -force d:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.gen/sources_1/ip/ila_1_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.srcs/utils_1/imports/synth_1/MIPI_DDR3_HDMI.dcp with file D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/synth_1/MIPI_DDR3_HDMI_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/fifo/rdata_fifo/rdata_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/fifo/wdata_fifo/wdata_fifo.xci' is already up-to-date
[Tue Jan  9 14:02:16 2024] Launched synth_1...
Run output will be captured here: D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/synth_1/runme.log
[Tue Jan  9 14:02:16 2024] Launched impl_1...
Run output will be captured here: D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-07:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299635414
set_property PROGRAM.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"DMA_Custom/ila_0"}]]
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {D:/three_verilog/MIPI_DDR3_HDMI/bit/bayer_0.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210299635414
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299635414
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"DMA_Custom/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"DMA_Custom/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Jan-09 14:09:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"DMA_Custom/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"DMA_Custom/ila_0"}]]
INFO: [Labtools 27-2214] The ILA core 'hw_ila_1' triggered in the last of '16' windows, at 2024-Jan-09 14:09:27.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.srcs/utils_1/imports/synth_1/MIPI_DDR3_HDMI.dcp with file D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/synth_1/MIPI_DDR3_HDMI_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/fifo/rdata_fifo/rdata_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/fifo/wdata_fifo/wdata_fifo.xci' is already up-to-date
[Tue Jan  9 14:18:08 2024] Launched synth_1...
Run output will be captured here: D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/synth_1/runme.log
[Tue Jan  9 14:18:08 2024] Launched impl_1...
Run output will be captured here: D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/runme.log
save_wave_config {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/fifo/rdata_fifo/rdata_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/fifo/wdata_fifo/wdata_fifo.xci' is already up-to-date
[Tue Jan  9 14:20:35 2024] Launched synth_1...
Run output will be captured here: D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/synth_1/runme.log
[Tue Jan  9 14:20:35 2024] Launched impl_1...
Run output will be captured here: D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-07:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299635414
set_property PROGRAM.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"DMA_Custom/ila_0"}]]
set_property PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.runs/impl_1/MIPI_DDR3_HDMI_top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210299635414
