verilog xil_defaultlib -i "../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef" --include "E:/FPGA/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_data_extract_0_0/sim/design_1_data_extract_0_0.v" \
"../../../bd/design_1/ip/design_1_dds_signal_generator_0_0/sim/design_1_dds_signal_generator_0_0.v" \
"../../../bd/design_1/ip/design_1_digital_trigger_dete_0_0/sim/design_1_digital_trigger_dete_0_0.v" \
"../../../bd/design_1/ip/design_1_key_debounce_0_0/sim/design_1_key_debounce_0_0.v" \
"../../../bd/design_1/ip/design_1_adc_data_acquisition_0_0/sim/design_1_adc_data_acquisition_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_2_0/sim/design_1_blk_mem_gen_2_0.v" \
"../../../bd/design_1/ip/design_1_sin_0/sim/design_1_sin_0.v" \
"../../../bd/design_1/ip/design_1_square_0/sim/design_1_square_0.v" \

verilog xlconstant_v1_1_10 -i "../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef" --include "E:/FPGA/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog" \
"../../../../Zynq7010Oscilloscope.srcs/sources_1/bd/design_1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib -i "../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef" --include "E:/FPGA/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog" \
"../../../bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_1/sim/design_1_xlconstant_1_1.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \
"../../../bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0_selectio_wiz.v" \
"../../../bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_ad9434_top_sdr_0_0/sim/design_1_ad9434_top_sdr_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" \

verilog util_vector_logic_v2_0_5 -i "../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef" --include "E:/FPGA/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog" \
"../../../../Zynq7010Oscilloscope.srcs/sources_1/bd/design_1/ipshared/e056/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib -i "../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef" --include "E:/FPGA/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../bd/design_1/ip/design_1_fifo_generator_1_1/sim/design_1_fifo_generator_1_1.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/sim/bd_6e42.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_0/sim/bd_6e42_one_0.v" \

sv xil_defaultlib -i "../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef" --include "E:/FPGA/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_2/sim/bd_6e42_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_3/sim/bd_6e42_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_4/sim/bd_6e42_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_5/sim/bd_6e42_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_6/sim/bd_6e42_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_7/sim/bd_6e42_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_8/sim/bd_6e42_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_9/sim/bd_6e42_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_10/sim/bd_6e42_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_11/sim/bd_6e42_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_12/sim/bd_6e42_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/sim/design_1_axi_smc_2.sv" \

verilog xil_defaultlib -i "../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef" --include "E:/FPGA/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog" --include "../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog" \
"../../../bd/design_1/ip/design_1_trigger_controller_a_0_0/sim/design_1_trigger_controller_a_0_0.v" \
"../../../bd/design_1/ip/design_1_ila_0_1/sim/design_1_ila_0_1.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/sim/design_1_axi_mem_intercon_imp_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/sim/design_1_axi_mem_intercon_imp_auto_us_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
