

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_j_back5'
================================================================
* Date:           Sat Sep  2 22:24:28 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j_back5  |      768|      768|         2|          1|          1|   768|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_back5 = alloca i32 1"   --->   Operation 5 'alloca' 'j_back5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sub_ln416_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln416"   --->   Operation 6 'read' 'sub_ln416_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j_back5"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc59.i94"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_back5_1 = load i10 %j_back5" [kernel.cpp:413]   --->   Operation 9 'load' 'j_back5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.77ns)   --->   "%icmp_ln413 = icmp_eq  i10 %j_back5_1, i10 768" [kernel.cpp:413]   --->   Operation 10 'icmp' 'icmp_ln413' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln413 = add i10 %j_back5_1, i10 1" [kernel.cpp:413]   --->   Operation 12 'add' 'add_ln413' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln413 = br i1 %icmp_ln413, void %for.inc59.i94.split, void %for.inc77.i101.preheader.exitStub" [kernel.cpp:413]   --->   Operation 13 'br' 'br_ln413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln413 = zext i10 %j_back5_1" [kernel.cpp:413]   --->   Operation 14 'zext' 'zext_ln413' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i10 %j_back5_1" [kernel.cpp:416]   --->   Operation 15 'zext' 'zext_ln416' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.81ns)   --->   "%add_ln416 = add i14 %sub_ln416_read, i14 %zext_ln416" [kernel.cpp:416]   --->   Operation 16 'add' 'add_ln416' <Predicate = (!icmp_ln413)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v205_addr = getelementptr i32 %v205, i64 0, i64 %zext_ln413" [kernel.cpp:415]   --->   Operation 17 'getelementptr' 'v205_addr' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%v215 = load i10 %v205_addr" [kernel.cpp:415]   --->   Operation 18 'load' 'v215' <Predicate = (!icmp_ln413)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln413 = store i10 %add_ln413, i10 %j_back5" [kernel.cpp:413]   --->   Operation 19 'store' 'store_ln413' <Predicate = (!icmp_ln413)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln413)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln416_1 = zext i14 %add_ln416" [kernel.cpp:416]   --->   Operation 20 'zext' 'zext_ln416_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%v247_addr = getelementptr i32 %v247, i64 0, i64 %zext_ln416_1" [kernel.cpp:416]   --->   Operation 21 'getelementptr' 'v247_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln414 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35" [kernel.cpp:414]   --->   Operation 22 'specpipeline' 'specpipeline_ln414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln413 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [kernel.cpp:413]   --->   Operation 23 'specloopname' 'specloopname_ln413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (3.25ns)   --->   "%v215 = load i10 %v205_addr" [kernel.cpp:415]   --->   Operation 24 'load' 'v215' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 25 [1/1] (3.25ns)   --->   "%store_ln416 = store i32 %v215, i14 %v247_addr" [kernel.cpp:416]   --->   Operation 25 'store' 'store_ln416' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln413 = br void %for.inc59.i94" [kernel.cpp:413]   --->   Operation 26 'br' 'br_ln413' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.36ns
The critical path consists of the following:
	'alloca' operation ('j_back5') [4]  (0 ns)
	'load' operation ('j_back5', kernel.cpp:413) on local variable 'j_back5' [9]  (0 ns)
	'add' operation ('add_ln413', kernel.cpp:413) [12]  (1.73 ns)
	'store' operation ('store_ln413', kernel.cpp:413) of variable 'add_ln413', kernel.cpp:413 on local variable 'j_back5' [25]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

 <State 2>: 6.51ns
The critical path consists of the following:
	'load' operation ('v215', kernel.cpp:415) on array 'v205' [23]  (3.25 ns)
	'store' operation ('store_ln416', kernel.cpp:416) of variable 'v215', kernel.cpp:415 on array 'v247' [24]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
