{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0,
	"cts__clock__skew__setup__pre_repair": 4.64023,
	"cts__clock__skew__hold__pre_repair": 1.48986,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.158625,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.197977,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 1,
	"cts__power__internal__total__pre_repair": 0.847804,
	"cts__power__switching__total__pre_repair": 0.343918,
	"cts__power__leakage__total__pre_repair": 4.05729e-06,
	"cts__power__total__pre_repair": 1.19173,
	"cts__design__io__pre_repair": 264,
	"cts__design__die__area__pre_repair": 1.41435e+06,
	"cts__design__core__area__pre_repair": 1.39948e+06,
	"cts__design__instance__count__pre_repair": 14474,
	"cts__design__instance__area__pre_repair": 671395,
	"cts__design__instance__count__stdcell__pre_repair": 14474,
	"cts__design__instance__area__stdcell__pre_repair": 671395,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.479748,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.479748,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0,
	"cts__clock__skew__setup__post_repair": 4.64023,
	"cts__clock__skew__hold__post_repair": 1.48986,
	"cts__timing__drv__max_slew_limit__post_repair": 0.158625,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.197977,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 1,
	"cts__power__internal__total__post_repair": 0.847804,
	"cts__power__switching__total__post_repair": 0.343918,
	"cts__power__leakage__total__post_repair": 4.05729e-06,
	"cts__power__total__post_repair": 1.19173,
	"cts__design__io__post_repair": 264,
	"cts__design__die__area__post_repair": 1.41435e+06,
	"cts__design__core__area__post_repair": 1.39948e+06,
	"cts__design__instance__count__post_repair": 14474,
	"cts__design__instance__area__post_repair": 671395,
	"cts__design__instance__count__stdcell__post_repair": 14474,
	"cts__design__instance__area__stdcell__post_repair": 671395,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.479748,
	"cts__design__instance__utilization__stdcell__post_repair": 0.479748,
	"cts__design__instance__displacement__total": 5949.72,
	"cts__design__instance__displacement__mean": 0.411,
	"cts__design__instance__displacement__max": 33.9105,
	"cts__route__wirelength__estimated": 921666,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 8,
	"cts__design__instance__displacement__total": 730.923,
	"cts__design__instance__displacement__mean": 0.05,
	"cts__design__instance__displacement__max": 35.28,
	"cts__route__wirelength__estimated": 922646,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0,
	"cts__clock__skew__setup": 11.7439,
	"cts__clock__skew__hold": 8.58052,
	"cts__timing__drv__max_slew_limit": 0.158669,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.198099,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.847835,
	"cts__power__switching__total": 0.344257,
	"cts__power__leakage__total": 4.05954e-06,
	"cts__power__total": 1.1921,
	"cts__design__io": 264,
	"cts__design__die__area": 1.41435e+06,
	"cts__design__core__area": 1.39948e+06,
	"cts__design__instance__count": 14482,
	"cts__design__instance__area": 671892,
	"cts__design__instance__count__stdcell": 14482,
	"cts__design__instance__area__stdcell": 671892,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.480103,
	"cts__design__instance__utilization__stdcell": 0.480103
}