@N: CD231 :"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/top_sd/top_sd.vhd":17:7:17:12|Synthesizing work.top_sd.rtl.
@N: CD630 :"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd":790:10:790:17|Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0.vhd":39:7:39:12|Synthesizing work.osc_c0.rtl.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":8:7:8:25|Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
Post processing for work.osc_c0_osc_c0_0_osc.def_arch
Running optimization stage 1 on OSC_C0_OSC_C0_0_OSC .......
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":15:10:15:19|Signal XTLOSC_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":12:10:12:27|Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.
Finished optimization stage 1 on OSC_C0_OSC_C0_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 156MB)
Post processing for work.osc_c0.rtl
Running optimization stage 1 on OSC_C0 .......
Finished optimization stage 1 on OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 156MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":17:7:17:38|Synthesizing work.neorv32_processortop_minimalboot.neorv32_processortop_minimalboot_rtl.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port mtime_time_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port neoled_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port cfs_out_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port pwm_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port onewire_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port twi_scl_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port twi_sda_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port sdi_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port spi_csn_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port spi_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port spi_clk_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port uart1_rts_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port uart1_txd_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port uart0_rts_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xip_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xip_clk_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xip_csn_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_tx_lst_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_tx_val_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_tx_dst_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_tx_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port slink_rx_rdy_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xbus_cyc_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xbus_stb_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xbus_sel_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xbus_we_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xbus_tag_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xbus_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port xbus_adr_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":87:23:87:41|Port jtag_tdo_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":23:7:23:17|Synthesizing neorv32.neorv32_top.neorv32_top_rtl.
@N: CD231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":271:20:271:21|Using onehot encoding for type cg_en_enum_t. For example, enumeration cg_cfs is mapped to "10000000000".
@N: CD231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":315:19:315:20|Using onehot encoding for type firq_enum_t. For example, enumeration firq_trng is mapped to "1000000000000000".
@N: CD231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":304:25:304:26|Using onehot encoding for type io_devices_enum_t. For example, enumeration iodev_ocd is mapped to "100000000000000000000".
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":281:9:281:15|Signal dmi_req.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":281:9:281:15|Signal dmi_req.op is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":281:9:281:15|Signal dmi_req.addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":282:9:282:15|Signal dmi_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":282:9:282:15|Signal dmi_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.fence is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.rvso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.priv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.src is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.rw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.stb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.ben is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.err is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.fence is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.rvso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.priv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.src is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.rw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.stb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.ben is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.fence is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.rvso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.priv is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.src is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.rw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.stb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.ben is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.err is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Signal xcache_rsp.err is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Signal xcache_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Signal xcache_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":18:7:18:21|Synthesizing neorv32.neorv32_sysinfo.neorv32_sysinfo_rtl.
Post processing for neorv32.neorv32_sysinfo.neorv32_sysinfo_rtl
Running optimization stage 1 on neorv32_sysinfo .......
Finished optimization stage 1 on neorv32_sysinfo (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":24:7:24:18|Synthesizing neorv32.neorv32_uart.neorv32_uart_rtl.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":18:7:18:18|Synthesizing neorv32.neorv32_fifo.neorv32_fifo_rtl.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Signal fifo_mem_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":57:37:57:44|Signal r_pnt_ff is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":60:9:60:12|Signal diff is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for neorv32.neorv32_fifo.neorv32_fifo_rtl
Running optimization stage 1 on neorv32_fifo .......
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 0 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 1 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 2 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 3 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 4 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 5 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 6 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Bit 7 of signal fifo_mem_0 is floating -- simulation mismatch possible.
@W: CL177 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":242:6:242:7|Sharing sequential element avail_o and merging half_o. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on neorv32_fifo (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 160MB)
Post processing for neorv32.neorv32_uart.neorv32_uart_rtl
Running optimization stage 1 on neorv32_uart .......
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":321:4:321:5|Pruning unused register tx_engine.done_3. Make sure that there are no unused intermediate registers.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|All reachable assignments to bus_rsp_o.data(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|All reachable assignments to bus_rsp_o.data(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|All reachable assignments to bus_rsp_o.data(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":155:4:155:5|All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
Finished optimization stage 1 on neorv32_uart (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 163MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":18:7:18:19|Synthesizing neorv32.neorv32_mtime.neorv32_mtime_rtl.
Post processing for neorv32.neorv32_mtime.neorv32_mtime_rtl
Running optimization stage 1 on neorv32_mtime .......
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":53:4:53:5|All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
Finished optimization stage 1 on neorv32_mtime (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 163MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":18:7:18:18|Synthesizing neorv32.neorv32_gpio.neorv32_gpio_rtl.
Post processing for neorv32.neorv32_gpio.neorv32_gpio_rtl
Running optimization stage 1 on neorv32_gpio .......
@W: CL271 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":90:4:90:5|Pruning unused bits 63 to 8 of din_3(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Optimizing register bit bus_rsp_o.data(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Pruning register bits 31 to 8 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":42:4:42:5|Pruning register bits 63 to 8 of dout(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on neorv32_gpio (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 163MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":382:7:382:27|Synthesizing neorv32.neorv32_bus_io_switch.neorv32_bus_io_switch_rtl.
Post processing for neorv32.neorv32_bus_io_switch.neorv32_bus_io_switch_rtl
Running optimization stage 1 on neorv32_bus_io_switch .......
Finished optimization stage 1 on neorv32_bus_io_switch (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 164MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd":18:7:18:18|Synthesizing neorv32.neorv32_dmem.neorv32_dmem_rtl.
Post processing for neorv32.neorv32_dmem.neorv32_dmem_rtl
Running optimization stage 1 on neorv32_dmem .......
@N: CL134 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd":31:45:31:54|Found RAM mem_ram_b3, depth=2048, width=8
@N: CL134 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd":31:33:31:42|Found RAM mem_ram_b2, depth=2048, width=8
@N: CL134 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd":31:21:31:30|Found RAM mem_ram_b1, depth=2048, width=8
@N: CL134 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd":31:9:31:18|Found RAM mem_ram_b0, depth=2048, width=8
Finished optimization stage 1 on neorv32_dmem (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 165MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.entity.vhd":18:7:18:18|Synthesizing neorv32.neorv32_imem.neorv32_imem_rtl.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.default.vhd":39:9:39:18|Signal mem_ram_b0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.default.vhd":39:21:39:30|Signal mem_ram_b1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.default.vhd":39:33:39:42|Signal mem_ram_b2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.default.vhd":39:45:39:54|Signal mem_ram_b3 is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for neorv32.neorv32_imem.neorv32_imem_rtl
Running optimization stage 1 on neorv32_imem .......
@W: CL177 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.default.vhd":104:4:104:5|Sharing sequential element bus_rsp_o.ack and merging rden. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on neorv32_imem (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":173:7:173:25|Synthesizing neorv32.neorv32_bus_gateway.neorv32_bus_gateway_rtl.
Post processing for neorv32.neorv32_bus_gateway.neorv32_bus_gateway_rtl
Running optimization stage 1 on neorv32_bus_gateway .......
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":332:4:332:5|All reachable assignments to keeper.halt are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
Finished optimization stage 1 on neorv32_bus_gateway (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":20:7:20:24|Synthesizing neorv32.neorv32_bus_switch.neorv32_bus_switch_rtl.
Post processing for neorv32.neorv32_bus_switch.neorv32_bus_switch_rtl
Running optimization stage 1 on neorv32_bus_switch .......
Finished optimization stage 1 on neorv32_bus_switch (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu.vhd":23:7:23:17|Synthesizing neorv32.neorv32_cpu.neorv32_cpu_rtl.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":18:7:18:21|Synthesizing neorv32.neorv32_cpu_lsu.neorv32_cpu_lsu_rtl.
Post processing for neorv32.neorv32_cpu_lsu.neorv32_cpu_lsu_rtl
Running optimization stage 1 on neorv32_cpu_lsu .......
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":80:4:80:5|Optimizing register bit bus_req_o.rvso to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":80:4:80:5|Pruning unused register bus_req_o.rvso. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on neorv32_cpu_lsu (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":18:7:18:21|Synthesizing neorv32.neorv32_cpu_alu.neorv32_cpu_cpu_rtl.
@N: CD604 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":136:6:136:26|OTHERS clause is not synthesized.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":80:9:80:18|Signal fpu_csr_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":80:21:80:30|Signal cfu_csr_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":81:9:81:18|Signal fpu_csr_we is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":81:21:81:30|Signal cfu_csr_we is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":82:9:82:18|Signal fpu_csr_rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":82:21:82:30|Signal cfu_csr_rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":85:9:85:15|Signal cfu_run is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":86:9:86:16|Signal cfu_done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":87:9:87:16|Signal cfu_wait is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":88:9:88:15|Signal cfu_res is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":21:7:21:28|Synthesizing neorv32.neorv32_cpu_cp_shifter.neorv32_cpu_cp_shifter_rtl.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":55:9:55:16|Signal bs_level is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":56:9:56:15|Signal bs_sign is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":57:9:57:16|Signal bs_start is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":58:9:58:17|Signal bs_result is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for neorv32.neorv32_cpu_cp_shifter.neorv32_cpu_cp_shifter_rtl
Running optimization stage 1 on neorv32_cpu_cp_shifter .......
Finished optimization stage 1 on neorv32_cpu_cp_shifter (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
Post processing for neorv32.neorv32_cpu_alu.neorv32_cpu_cpu_rtl
Running optimization stage 1 on neorv32_cpu_alu .......
Finished optimization stage 1 on neorv32_cpu_alu (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":28:7:28:25|Synthesizing neorv32.neorv32_cpu_regfile.neorv32_cpu_regfile_rtl.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":62:9:62:16|Signal rs3_addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":63:9:63:16|Signal rs4_addr is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for neorv32.neorv32_cpu_regfile.neorv32_cpu_regfile_rtl
Running optimization stage 1 on neorv32_cpu_regfile .......
@N: CL134 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":56:9:56:16|Found RAM reg_file, depth=32, width=32
@N: CL134 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":56:9:56:16|Found RAM reg_file, depth=32, width=32
Finished optimization stage 1 on neorv32_cpu_regfile (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":29:7:29:25|Synthesizing neorv32.neorv32_cpu_control.neorv32_cpu_control_rtl.
@N: CD233 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":110:28:110:29|Using sequential encoding for type fetch_engine_state_t.
@N: CD231 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":157:30:157:31|Using onehot encoding for type execute_engine_state_t. For example, enumeration dispatch is mapped to "1000000000000".
@W: CD434 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":737:74:737:89|Signal hw_trigger_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.ci_i32 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.ci_i16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align_clr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align_set is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":266:9:266:19|Signal hpmevent_we is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":18:7:18:18|Synthesizing neorv32.neorv32_fifo.neorv32_fifo_rtl.
@W: CD638 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":51:9:51:16|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for neorv32.neorv32_fifo.neorv32_fifo_rtl
Running optimization stage 1 on neorv32_fifo .......
@W: CL265 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":202:8:202:9|Removing unused bit 1 of r_pnt_ff_1(1 downto 0). Either assign all bits or reduce the width of the signal.
@N: CL134 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":50:9:50:16|Found RAM fifo_mem, depth=2, width=17
Finished optimization stage 1 on neorv32_fifo (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 176MB)
Post processing for neorv32.neorv32_cpu_control.neorv32_cpu_control_rtl
Running optimization stage 1 on neorv32_cpu_control .......
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 0 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 1 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 2 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 3 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 4 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 5 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 6 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 7 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 8 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 9 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 10 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 11 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 12 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 13 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 14 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 15 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 16 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 17 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 18 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 19 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 20 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 21 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 22 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 23 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 24 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 25 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 26 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 27 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 28 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 29 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 30 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 31 of signal issue_engine.ci_i32 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 0 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 1 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 2 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 3 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 4 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 5 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 6 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 7 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 8 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 9 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 10 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 11 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 12 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 13 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 14 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Bit 15 of signal issue_engine.ci_i16 is floating -- simulation mismatch possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align_clr is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align_set is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":141:9:141:20|Signal issue_engine.align is floating; a simulation mismatch is possible.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_15_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_14_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_13_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_12_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_11_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_10_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_9_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_8_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_7_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_6_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_5_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_4_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_3_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2200:4:2200:5|Pruning unused register cnt.inc_1_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2093:6:2093:7|Pruning unused register cnt.hi_1_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2093:6:2093:7|Pruning unused register cnt.ovf_1_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":2093:6:2093:7|Pruning unused register cnt.lo_1_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.tdata2_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.tdata1_dmode_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.tdata1_execute_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dscratch0_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dpc_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dcsr_cause_4(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dcsr_prv_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dcsr_ebreaku_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.dcsr_ebreakm_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning unused register csr.mcounteren_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.cpu_debug_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.cpu_trap_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.cpu_sleep_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.cpu_priv_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.ir_opcode_3(6 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.ir_funct12_3(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.ir_funct3_2(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.lsu_priv_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.lsu_mo_we_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.rf_rd_2(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.rf_rs2_2(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning unused register ctrl.rf_rs1_3(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL265 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1387:4:1387:5|Removing unused bit 5 of trap_ctrl.cause_34(6 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL271 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Pruning unused bits 20 to 19 of trap_ctrl.irq_pnd_9(20 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Removing unused bit 0 of execute_engine.link_pc_2(31 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL265 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Removing unused bit 0 of execute_engine.next_pc_10(31 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mcountinhibit(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.privilege are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mstatus_tw are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mstatus_mprv are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.mstatus_mpp are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|All reachable assignments to csr.dcsr_step are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Optimizing register bit fetch_engine.priv to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Optimizing register bit execute_engine.pc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1292:4:1292:5|Optimizing register bit trap_ctrl.exc_buf(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1292:4:1292:5|Optimizing register bit trap_ctrl.exc_buf(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Optimizing register bit csr.mepc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Optimizing register bit csr.mtvec(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1292:4:1292:5|Pruning register bits 10 to 9 of trap_ctrl.exc_buf(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning register bit 0 of execute_engine.pc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning register bit 1 of csr.mtvec(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1552:4:1552:5|Pruning register bit 0 of csr.mepc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Pruning unused register fetch_engine.priv. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on neorv32_cpu_control (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
Post processing for neorv32.neorv32_cpu.neorv32_cpu_rtl
Running optimization stage 1 on neorv32_cpu .......
Finished optimization stage 1 on neorv32_cpu (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
Post processing for neorv32.neorv32_top.neorv32_top_rtl
Running optimization stage 1 on neorv32_top .......
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Signal xcache_rsp.err is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Signal xcache_rsp.ack is floating; a simulation mismatch is possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 0 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 1 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 2 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 3 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 4 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 5 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 6 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 7 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 8 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 9 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 10 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 11 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 12 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 13 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 14 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 15 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 16 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 17 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 18 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 19 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 20 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 21 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 22 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 23 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 24 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 25 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 26 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 27 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 28 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 29 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 30 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:70:301:79|Bit 31 of signal xcache_rsp.data is floating -- simulation mismatch possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.err is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Signal xipcache_rsp.ack is floating; a simulation mismatch is possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 0 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 1 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 2 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 3 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 4 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 5 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 6 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 7 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 8 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 9 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 10 of signal xipcache_rsp.data is floating -- simulation mismatch possible.
@W: CL252 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":301:29:301:40|Bit 11 of signal xipcache_rsp.data is floating -- simulation mismatch possible.

Only the first 100 messages of id 'CL252' are reported. To see all messages use 'report_messages -log /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/synlog/top_sd_compiler.srr -id CL252' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL252} -count unlimited' in the Tcl shell.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.fence is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.rvso is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.priv is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.src is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.rw is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:70:300:79|Signal xcache_req.stb is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.fence is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.rvso is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.priv is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.src is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.rw is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":300:29:300:40|Signal xipcache_req.stb is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.err is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":297:30:297:36|Signal dma_rsp.ack is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.fence is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.rvso is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.priv is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.src is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.rw is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":296:30:296:36|Signal dma_req.stb is floating; a simulation mismatch is possible.
@W: CL240 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":282:9:282:15|Signal dmi_rsp.ack is floating; a simulation mismatch is possible.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":422:6:422:7|Pruning unused register rst_cause_5(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":398:6:398:7|Pruning unused register rstn_ext_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":398:6:398:7|Pruning unused register rstn_ext_sreg_3(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL271 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":438:6:438:7|Pruning unused bits 8 to 7 of clk_div_ff_2(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":438:6:438:7|Pruning unused bits 4 to 3 of clk_div_ff_2(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on neorv32_top (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
Post processing for work.neorv32_processortop_minimalboot.neorv32_processortop_minimalboot_rtl
Running optimization stage 1 on neorv32_ProcessorTop_MinimalBoot .......
Finished optimization stage 1 on neorv32_ProcessorTop_MinimalBoot (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/FCCC_C0/FCCC_C0.vhd":145:7:145:13|Synthesizing work.fccc_c0.rtl.
@N: CD630 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd":8:7:8:28|Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.
@N: CD630 :"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd":798:10:798:12|Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
@N: CD630 :"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
@N: CD630 :"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
@N: CD630 :"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.fccc_c0_fccc_c0_0_fccc.def_arch
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
Post processing for work.fccc_c0.rtl
Running optimization stage 1 on FCCC_C0 .......
Finished optimization stage 1 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
@N: CD630 :"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd":191:10:191:13|Synthesizing smartfusion2.and2.syn_black_box.
Post processing for smartfusion2.and2.syn_black_box
Post processing for work.top_sd.rtl
Running optimization stage 1 on top_sd .......
Finished optimization stage 1 on top_sd (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
Running optimization stage 2 on FCCC_C0 .......
Finished optimization stage 2 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
Running optimization stage 2 on neorv32_fifo_2_17_false_false_false .......
Finished optimization stage 2 on neorv32_fifo_2_17_false_false_false (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
Running optimization stage 2 on neorv32_cpu_control .......
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Optimizing register bit fetch_engine.pc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Pruning register bit 0 of fetch_engine.pc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning register bit 5 of ctrl.alu_cp_trig(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning register bit 2 of ctrl.alu_cp_trig(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Register bit ctrl.alu_cp_trig(1) is always 0.
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Pruning register bit 1 of ctrl.alu_cp_trig(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Trying to extract state machine for register trap_ctrl.irq_buf.
@N: CL201 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":553:4:553:5|Trying to extract state machine for register execute_engine.state.
Extracted state machine for register execute_engine.state
State machine has 13 reachable states with original encodings of:
   0000000000001
   0000000000010
   0000000000100
   0000000001000
   0000000010000
   0000000100000
   0000001000000
   0000010000000
   0000100000000
   0001000000000
   0010000000000
   0100000000000
   1000000000000
@N: CL201 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":320:4:320:5|Trying to extract state machine for register fetch_engine.state.
Extracted state machine for register fetch_engine.state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Optimizing register bit trap_ctrl.irq_buf(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Optimizing register bit trap_ctrl.irq_buf(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1338:4:1338:5|Pruning register bits 20 to 19 of trap_ctrl.irq_buf(20 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1438:4:1438:5|Pruning unused register trap_ctrl.env_entered. Make sure that there are no unused intermediate registers.
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":74:4:74:12|Input port bit 0 of alu_add_i(31 downto 0) is unused 
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":87:4:87:16|Input db_halt_req_i is unused.
Finished optimization stage 2 on neorv32_cpu_control (CPU Time 0h:00m:01s, Memory Used current: 211MB peak: 211MB)
Running optimization stage 2 on neorv32_cpu_regfile .......
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":39:4:39:9|Input port bits 60 to 17 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":38:4:38:9|Input rstn_i is unused.
Finished optimization stage 2 on neorv32_cpu_regfile (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 211MB)
Running optimization stage 2 on neorv32_cpu_cp_shifter .......
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":29:4:29:9|Input port bit 60 of ctrl_i(60 downto 0) is unused 
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":29:4:29:9|Input port bits 58 to 49 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":29:4:29:9|Input port bits 47 to 38 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":29:4:29:9|Input port bits 36 to 0 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_cpu_cp_shifter (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 211MB)
Running optimization stage 2 on neorv32_cpu_alu .......
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":37:4:37:11|Input csr_we_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":38:4:38:13|Input csr_addr_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":39:4:39:14|Input csr_wdata_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":44:4:44:8|Input rs3_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":45:4:45:8|Input rs4_i is unused.
Finished optimization stage 2 on neorv32_cpu_alu (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 211MB)
Running optimization stage 2 on neorv32_cpu_lsu .......
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":26:4:26:9|Input port bit 60 of ctrl_i(60 downto 0) is unused 
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":26:4:26:9|Input port bits 58 to 38 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":26:4:26:9|Input port bits 29 to 0 of ctrl_i(60 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_cpu_lsu (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 211MB)
Running optimization stage 2 on neorv32_cpu .......
@N: Z100 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu.vhd":125:2:125:7|"[NEORV32] CPU ISA: rv32ix_zicsr_zicntr_zifencei"
@N: Z100 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu.vhd":147:2:147:7|"[NEORV32] CPU tuning options: "
Finished optimization stage 2 on neorv32_cpu (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 211MB)
Running optimization stage 2 on neorv32_bus_switch .......
@N: CL201 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":59:4:59:5|Trying to extract state machine for register arbiter.state.
Extracted state machine for register arbiter.state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":31:4:31:10|Input port bits 67 to 32 of b_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_bus_switch (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 211MB)
Running optimization stage 2 on neorv32_bus_gateway .......
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":224:4:224:10|Input c_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":226:4:226:10|Input d_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":230:4:230:10|Input x_rsp_i is unused.
Finished optimization stage 2 on neorv32_bus_gateway (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 211MB)
Running optimization stage 2 on neorv32_imem .......
@N: Z100 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.default.vhd":45:2:45:7|"[NEORV32] Implementing DEFAULT processor-internal IMEM as pre-initialized ROM."
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.entity.vhd":26:4:26:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.entity.vhd":26:4:26:12|Input port bits 67 to 13 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.entity.vhd":26:4:26:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_imem (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 211MB)
Running optimization stage 2 on neorv32_dmem .......
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd":25:4:25:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd":25:4:25:12|Input port bits 31 to 13 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd":25:4:25:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_dmem (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 211MB)
Running optimization stage 2 on neorv32_bus_io_switch .......
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":424:34:424:45|Input dev_00_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":426:34:426:45|Input dev_02_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":428:34:428:45|Input dev_04_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":429:34:429:45|Input dev_05_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":430:34:430:45|Input dev_06_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":431:34:431:45|Input dev_07_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":432:34:432:45|Input dev_08_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":433:34:433:45|Input dev_09_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":436:34:436:45|Input dev_12_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":437:34:437:45|Input dev_13_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":438:34:438:45|Input dev_14_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":439:34:439:45|Input dev_15_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":440:34:440:45|Input dev_16_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":441:34:441:45|Input dev_17_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":442:34:442:45|Input dev_18_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":443:34:443:45|Input dev_19_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":444:34:444:45|Input dev_20_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":445:34:445:45|Input dev_21_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":446:34:446:45|Input dev_22_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":447:34:447:45|Input dev_23_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":448:34:448:45|Input dev_24_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":449:34:449:45|Input dev_25_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":450:34:450:45|Input dev_26_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":451:34:451:45|Input dev_27_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":452:34:452:45|Input dev_28_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":453:34:453:45|Input dev_29_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":454:34:454:45|Input dev_30_rsp_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":455:34:455:45|Input dev_31_rsp_i is unused.
Finished optimization stage 2 on neorv32_bus_io_switch (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 211MB)
Running optimization stage 2 on neorv32_gpio .......
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":25:4:25:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":25:4:25:12|Input port bits 67 to 40 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":25:4:25:12|Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":25:4:25:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":28:4:28:9|Input port bits 63 to 8 of gpio_i(63 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_gpio (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 211MB)
Running optimization stage 2 on neorv32_mtime .......
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":22:4:22:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":22:4:22:12|Input port bits 67 to 64 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":22:4:22:12|Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":22:4:22:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_mtime (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
Running optimization stage 2 on neorv32_fifo_1_8_true_true_false .......
Finished optimization stage 2 on neorv32_fifo_1_8_true_true_false (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
Running optimization stage 2 on neorv32_uart .......
@N: CL201 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":393:4:393:5|Trying to extract state machine for register rx_engine.state.
Extracted state machine for register rx_engine.state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":321:4:321:5|Trying to extract state machine for register tx_engine.state.
Extracted state machine for register tx_engine.state
State machine has 6 reachable states with original encodings of:
   000
   001
   011
   100
   101
   111
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 67 to 62 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bit 59 of bus_req_i(73 downto 0) is unused 
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 53 to 48 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 31 to 3 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":33:4:33:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_uart (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
Running optimization stage 2 on neorv32_sysinfo .......
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":64:4:64:12|Input port bits 73 to 70 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":64:4:64:12|Input port bits 67 to 64 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":64:4:64:12|Input port bits 31 to 4 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":64:4:64:12|Input port bits 1 to 0 of bus_req_i(73 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on neorv32_sysinfo (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
Running optimization stage 2 on neorv32_top .......
@W: CL260 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":438:6:438:7|Pruning register bit 0 of clk_div_ff(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: Z100 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":333:4:333:9|"[NEORV32] The NEORV32 RISC-V Processor (v1.10.2.0), github.com/stnolting/neorv32"
@N: Z100 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":339:4:339:9|"[NEORV32] Processor Configuration: IMEM DMEM GPIO MTIME UART0 SYSINFO "
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":140:4:140:13|Input jtag_tck_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":143:4:143:13|Input jtag_tms_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":153:4:153:13|Input xbus_dat_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":154:4:154:13|Input xbus_ack_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":155:4:155:13|Input xbus_err_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":158:4:158:17|Input slink_rx_dat_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":159:4:159:17|Input slink_rx_src_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":160:4:160:17|Input slink_rx_val_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":161:4:161:17|Input slink_rx_lst_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":167:4:167:17|Input slink_tx_rdy_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":172:4:172:12|Input xip_dat_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":187:4:187:14|Input uart1_rxd_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":189:4:189:14|Input uart1_cts_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":194:4:194:12|Input spi_dat_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":198:4:198:12|Input sdi_clk_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":200:4:200:12|Input sdi_dat_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":201:4:201:12|Input sdi_csn_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":204:4:204:12|Input twi_sda_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":206:4:206:12|Input twi_scl_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":210:4:210:12|Input onewire_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":217:4:217:11|Input cfs_in_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":227:4:227:9|Input xirq_i is unused.
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":230:4:230:14|Input mtime_irq_i is unused.
Finished optimization stage 2 on neorv32_top (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
Running optimization stage 2 on neorv32_ProcessorTop_MinimalBoot .......
Finished optimization stage 2 on neorv32_ProcessorTop_MinimalBoot (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
Running optimization stage 2 on OSC_C0_OSC_C0_0_OSC .......
@N: CL159 :"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":10:10:10:12|Input XTL is unused.
Finished optimization stage 2 on OSC_C0_OSC_C0_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
Running optimization stage 2 on OSC_C0 .......
Finished optimization stage 2 on OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
Running optimization stage 2 on top_sd .......
Finished optimization stage 2 on top_sd (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/synwork/layer0.duruntime


