# Basic info on how to design FSM in Verilog
