Reading pref.tcl

# 2022.2

# vsim -postsimdataflow -debugdb -c -voptargs=""+acc"" tb -do "modelsim_framework.do" -gOUTPUT_TRACE=ms.trace 
# Start time: 10:49:36 on May 04,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb(mixed)#1
# Loading work.mips_processor(structure)#1
# Loading work.dffg_n(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.full_adder_n(structure)#1
# Loading work.full_adder(structure)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.hazard_detector(mixed)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.if_id_reg(structural)#1
# Loading work.controlunit(dataflow)#1
# Loading work.forwarding_unit(mixed)#1
# Loading work.reg_file(structure)#1
# Loading work.decoder5t32(dataflow)#1
# Loading work.dffg_n(mixed)#2
# Loading work.mux32t1(dataflow)#1
# Loading work.signext(dataflow)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.id_ex_reg(structural)#1
# Loading work.dffg_n(mixed)#3
# Loading work.dffg_n(mixed)#4
# Loading work.alu(hybrid)#1
# Loading work.alu_addersubtractor(structural)#1
# Loading work.ones_comp(structure)#1
# Loading work.shifter(dataflow)#1
# Loading work.ex_mem_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mem_wb_reg(structural)#1
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# do modelsim_framework.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/ALU0/SHIFTER1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/IMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb/MyMips/ALU0/SHIFTER1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1080 ns  Iteration: 5  Instance: /tb/MyMips/ALU0/SHIFTER1
# ** Note: Data structure takes 53899616 bytes of memory
#          Process time 0.04 seconds
#          stop
#    Time: 1120 ns  Iteration: 1  Instance: /tb
# Break in Process P_DUMP_STATE at /home/rg2/cpre381/CPU2/CPU2_hw/cpre381-toolflow_hw/internal/testpy/tb.vhd line 150
# Stopped at /home/rg2/cpre381/CPU2/CPU2_hw/cpre381-toolflow_hw/internal/testpy/tb.vhd line 150
# End time: 10:49:37 on May 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 5
