
0_try3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000668  080001c8  080001c8  000101c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000830  08000838  00010838  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000830  08000830  00010838  2**0
                  CONTENTS
  4 .ARM          00000000  08000830  08000830  00010838  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000830  08000838  00010838  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000830  08000830  00010830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000834  08000834  00010834  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010838  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000838  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000838  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010838  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001a10  00000000  00000000  00010868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000676  00000000  00000000  00012278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000170  00000000  00000000  000128f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000118  00000000  00000000  00012a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ba39  00000000  00000000  00012b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001840  00000000  00000000  0002e5b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b089  00000000  00000000  0002fdf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cae7a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000003e4  00000000  00000000  000caed0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000000 	.word	0x20000000
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08000818 	.word	0x08000818

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000004 	.word	0x20000004
 8000204:	08000818 	.word	0x08000818

08000208 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000208:	b480      	push	{r7}
 800020a:	b083      	sub	sp, #12
 800020c:	af00      	add	r7, sp, #0
 800020e:	4603      	mov	r3, r0
 8000210:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000216:	2b00      	cmp	r3, #0
 8000218:	db0b      	blt.n	8000232 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800021a:	79fb      	ldrb	r3, [r7, #7]
 800021c:	f003 021f 	and.w	r2, r3, #31
 8000220:	4907      	ldr	r1, [pc, #28]	; (8000240 <__NVIC_EnableIRQ+0x38>)
 8000222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000226:	095b      	lsrs	r3, r3, #5
 8000228:	2001      	movs	r0, #1
 800022a:	fa00 f202 	lsl.w	r2, r0, r2
 800022e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000232:	bf00      	nop
 8000234:	370c      	adds	r7, #12
 8000236:	46bd      	mov	sp, r7
 8000238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop
 8000240:	e000e100 	.word	0xe000e100

08000244 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000244:	b480      	push	{r7}
 8000246:	b083      	sub	sp, #12
 8000248:	af00      	add	r7, sp, #0
 800024a:	4603      	mov	r3, r0
 800024c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800024e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000252:	2b00      	cmp	r3, #0
 8000254:	db0c      	blt.n	8000270 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000256:	79fb      	ldrb	r3, [r7, #7]
 8000258:	f003 021f 	and.w	r2, r3, #31
 800025c:	4907      	ldr	r1, [pc, #28]	; (800027c <__NVIC_ClearPendingIRQ+0x38>)
 800025e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000262:	095b      	lsrs	r3, r3, #5
 8000264:	2001      	movs	r0, #1
 8000266:	fa00 f202 	lsl.w	r2, r0, r2
 800026a:	3360      	adds	r3, #96	; 0x60
 800026c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000270:	bf00      	nop
 8000272:	370c      	adds	r7, #12
 8000274:	46bd      	mov	sp, r7
 8000276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027a:	4770      	bx	lr
 800027c:	e000e100 	.word	0xe000e100

08000280 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	4603      	mov	r3, r0
 8000288:	6039      	str	r1, [r7, #0]
 800028a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800028c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000290:	2b00      	cmp	r3, #0
 8000292:	db0a      	blt.n	80002aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000294:	683b      	ldr	r3, [r7, #0]
 8000296:	b2da      	uxtb	r2, r3
 8000298:	490c      	ldr	r1, [pc, #48]	; (80002cc <__NVIC_SetPriority+0x4c>)
 800029a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800029e:	0112      	lsls	r2, r2, #4
 80002a0:	b2d2      	uxtb	r2, r2
 80002a2:	440b      	add	r3, r1
 80002a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002a8:	e00a      	b.n	80002c0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002aa:	683b      	ldr	r3, [r7, #0]
 80002ac:	b2da      	uxtb	r2, r3
 80002ae:	4908      	ldr	r1, [pc, #32]	; (80002d0 <__NVIC_SetPriority+0x50>)
 80002b0:	79fb      	ldrb	r3, [r7, #7]
 80002b2:	f003 030f 	and.w	r3, r3, #15
 80002b6:	3b04      	subs	r3, #4
 80002b8:	0112      	lsls	r2, r2, #4
 80002ba:	b2d2      	uxtb	r2, r2
 80002bc:	440b      	add	r3, r1
 80002be:	761a      	strb	r2, [r3, #24]
}
 80002c0:	bf00      	nop
 80002c2:	370c      	adds	r7, #12
 80002c4:	46bd      	mov	sp, r7
 80002c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ca:	4770      	bx	lr
 80002cc:	e000e100 	.word	0xe000e100
 80002d0:	e000ed00 	.word	0xe000ed00

080002d4 <basic_timer_setup>:
#include "bsctmr.h"

void basic_timer_setup(TIM_TypeDef *TMR) {
 80002d4:	b480      	push	{r7}
 80002d6:	b083      	sub	sp, #12
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
	TMR->CR1 |= TIM_CR1_ARPE | TIM_CR1_URS; //ARR is buffered | only overflow/underflow generates update event.
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	f043 0284 	orr.w	r2, r3, #132	; 0x84
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	601a      	str	r2, [r3, #0]

	TMR->PSC = (108000U / 2U) - 1U; //APB1 is 54MHz, timer is 2x APB1 Freq, so now the timer is at 2kHz; 16-bit value!!! 65535 max!
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	f24d 22ef 	movw	r2, #53999	; 0xd2ef
 80002ee:	629a      	str	r2, [r3, #40]	; 0x28
	TMR->ARR = 2000U-1U; //2000 ticks at 2kHz is 1s
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80002f6:	62da      	str	r2, [r3, #44]	; 0x2c
	TMR->CNT = 0x00; //start value ARR
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	2200      	movs	r2, #0
 80002fc:	625a      	str	r2, [r3, #36]	; 0x24
	TMR->SR &= ~TIM_SR_UIF; //make sure the update flag is cleared
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	691b      	ldr	r3, [r3, #16]
 8000302:	f023 0201 	bic.w	r2, r3, #1
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	611a      	str	r2, [r3, #16]
	TMR->DIER |= TIM_DIER_UIE; //update event interrupt enable
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	68db      	ldr	r3, [r3, #12]
 800030e:	f043 0201 	orr.w	r2, r3, #1
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	60da      	str	r2, [r3, #12]

}
 8000316:	bf00      	nop
 8000318:	370c      	adds	r7, #12
 800031a:	46bd      	mov	sp, r7
 800031c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000320:	4770      	bx	lr
	...

08000324 <basic_timer_start>:

void basic_timer_start(TIM_TypeDef *TMR) {
 8000324:	b580      	push	{r7, lr}
 8000326:	b082      	sub	sp, #8
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
	TMR->EGR = TIM_EGR_UG; //force register update via force update event
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	2201      	movs	r2, #1
 8000330:	615a      	str	r2, [r3, #20]
	//TMR->SR &= ~TIM_SR_UIF; //clear update event; don't need because TIM_CR1_URS
	if (TMR == TIM6) {
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	4a12      	ldr	r2, [pc, #72]	; (8000380 <basic_timer_start+0x5c>)
 8000336:	4293      	cmp	r3, r2
 8000338:	d109      	bne.n	800034e <basic_timer_start+0x2a>
		NVIC_SetPriority(TIM6_DAC_IRQn, 1U);
 800033a:	2101      	movs	r1, #1
 800033c:	2036      	movs	r0, #54	; 0x36
 800033e:	f7ff ff9f 	bl	8000280 <__NVIC_SetPriority>
		NVIC_ClearPendingIRQ(TIM6_DAC_IRQn);
 8000342:	2036      	movs	r0, #54	; 0x36
 8000344:	f7ff ff7e 	bl	8000244 <__NVIC_ClearPendingIRQ>
		NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000348:	2036      	movs	r0, #54	; 0x36
 800034a:	f7ff ff5d 	bl	8000208 <__NVIC_EnableIRQ>
	}
	if (TMR == TIM7) {
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	4a0c      	ldr	r2, [pc, #48]	; (8000384 <basic_timer_start+0x60>)
 8000352:	4293      	cmp	r3, r2
 8000354:	d109      	bne.n	800036a <basic_timer_start+0x46>
		NVIC_SetPriority(TIM7_IRQn, 1U);
 8000356:	2101      	movs	r1, #1
 8000358:	2037      	movs	r0, #55	; 0x37
 800035a:	f7ff ff91 	bl	8000280 <__NVIC_SetPriority>
		NVIC_ClearPendingIRQ(TIM7_IRQn);
 800035e:	2037      	movs	r0, #55	; 0x37
 8000360:	f7ff ff70 	bl	8000244 <__NVIC_ClearPendingIRQ>
		NVIC_EnableIRQ(TIM7_IRQn);
 8000364:	2037      	movs	r0, #55	; 0x37
 8000366:	f7ff ff4f 	bl	8000208 <__NVIC_EnableIRQ>
	}

	TMR->CR1 |= TIM_CR1_CEN; //enable timer
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	f043 0201 	orr.w	r2, r3, #1
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	601a      	str	r2, [r3, #0]

}
 8000376:	bf00      	nop
 8000378:	3708      	adds	r7, #8
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	40001000 	.word	0x40001000
 8000384:	40001400 	.word	0x40001400

08000388 <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(void) {
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
	TIM6->SR &= ~TIM_SR_UIF; //clear update event interrupt flag in timer peripheral
 800038c:	4b06      	ldr	r3, [pc, #24]	; (80003a8 <TIM6_DAC_IRQHandler+0x20>)
 800038e:	691b      	ldr	r3, [r3, #16]
 8000390:	4a05      	ldr	r2, [pc, #20]	; (80003a8 <TIM6_DAC_IRQHandler+0x20>)
 8000392:	f023 0301 	bic.w	r3, r3, #1
 8000396:	6113      	str	r3, [r2, #16]
	NVIC_ClearPendingIRQ(TIM6_DAC_IRQn); //clear interrupt pending flag in NVIC
 8000398:	2036      	movs	r0, #54	; 0x36
 800039a:	f7ff ff53 	bl	8000244 <__NVIC_ClearPendingIRQ>
	toggle_led1();
 800039e:	f000 f841 	bl	8000424 <toggle_led1>
}
 80003a2:	bf00      	nop
 80003a4:	bd80      	pop	{r7, pc}
 80003a6:	bf00      	nop
 80003a8:	40001000 	.word	0x40001000

080003ac <gpio_setup>:

void gpio_setup_porta(void);
void gpio_setup_portb(void);
void gpio_setup_porti(void);

void gpio_setup(void) {
 80003ac:	b580      	push	{r7, lr}
 80003ae:	af00      	add	r7, sp, #0
	gpio_setup_porta();
 80003b0:	f000 f806 	bl	80003c0 <gpio_setup_porta>
	gpio_setup_portb();
 80003b4:	f000 f80b 	bl	80003ce <gpio_setup_portb>
	gpio_setup_porti();
 80003b8:	f000 f810 	bl	80003dc <gpio_setup_porti>
}
 80003bc:	bf00      	nop
 80003be:	bd80      	pop	{r7, pc}

080003c0 <gpio_setup_porta>:

void gpio_setup_porta(void) {
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0

}
 80003c4:	bf00      	nop
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr

080003ce <gpio_setup_portb>:
void gpio_setup_portb(void) {
 80003ce:	b480      	push	{r7}
 80003d0:	af00      	add	r7, sp, #0

}
 80003d2:	bf00      	nop
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr

080003dc <gpio_setup_porti>:
void gpio_setup_porti(void) {
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
	/*
	 *  PI1 GREEN LED LED1 ACTIVE HIGH
	 * */
	GPIOI->MODER = (GPIOI->MODER & ~(1U << 3U)) | (1U << 2U); //PI1 set to general purpose output mode
 80003e0:	4b0f      	ldr	r3, [pc, #60]	; (8000420 <gpio_setup_porti+0x44>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	f023 030c 	bic.w	r3, r3, #12
 80003e8:	4a0d      	ldr	r2, [pc, #52]	; (8000420 <gpio_setup_porti+0x44>)
 80003ea:	f043 0304 	orr.w	r3, r3, #4
 80003ee:	6013      	str	r3, [r2, #0]
	GPIOI->OTYPER &= ~(GPIO_OTYPER_OT_1); //PI1 output push-pull
 80003f0:	4b0b      	ldr	r3, [pc, #44]	; (8000420 <gpio_setup_porti+0x44>)
 80003f2:	685b      	ldr	r3, [r3, #4]
 80003f4:	4a0a      	ldr	r2, [pc, #40]	; (8000420 <gpio_setup_porti+0x44>)
 80003f6:	f023 0302 	bic.w	r3, r3, #2
 80003fa:	6053      	str	r3, [r2, #4]
	GPIOI->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEEDR1); //PI1 output speed very low
 80003fc:	4b08      	ldr	r3, [pc, #32]	; (8000420 <gpio_setup_porti+0x44>)
 80003fe:	689b      	ldr	r3, [r3, #8]
 8000400:	4a07      	ldr	r2, [pc, #28]	; (8000420 <gpio_setup_porti+0x44>)
 8000402:	f023 030c 	bic.w	r3, r3, #12
 8000406:	6093      	str	r3, [r2, #8]
	GPIOI->PUPDR &= ~(GPIO_PUPDR_PUPDR1); //PI1 no pull-up no pull-down
 8000408:	4b05      	ldr	r3, [pc, #20]	; (8000420 <gpio_setup_porti+0x44>)
 800040a:	68db      	ldr	r3, [r3, #12]
 800040c:	4a04      	ldr	r2, [pc, #16]	; (8000420 <gpio_setup_porti+0x44>)
 800040e:	f023 030c 	bic.w	r3, r3, #12
 8000412:	60d3      	str	r3, [r2, #12]
}
 8000414:	bf00      	nop
 8000416:	46bd      	mov	sp, r7
 8000418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041c:	4770      	bx	lr
 800041e:	bf00      	nop
 8000420:	40022000 	.word	0x40022000

08000424 <toggle_led1>:
void blink_led1(void) {
	GPIOI->ODR |= GPIO_ODR_OD1; //set PI1 to high
	system_msdelay(100U);
	GPIOI->ODR &= ~GPIO_ODR_OD1; //set PI1 to low
}
void toggle_led1(void){
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0
	GPIOI->ODR ^= GPIO_ODR_OD1;
 8000428:	4b05      	ldr	r3, [pc, #20]	; (8000440 <toggle_led1+0x1c>)
 800042a:	695b      	ldr	r3, [r3, #20]
 800042c:	4a04      	ldr	r2, [pc, #16]	; (8000440 <toggle_led1+0x1c>)
 800042e:	f083 0302 	eor.w	r3, r3, #2
 8000432:	6153      	str	r3, [r2, #20]
}
 8000434:	bf00      	nop
 8000436:	46bd      	mov	sp, r7
 8000438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043c:	4770      	bx	lr
 800043e:	bf00      	nop
 8000440:	40022000 	.word	0x40022000

08000444 <main>:
#include "main.h"

int main(void) {
 8000444:	b580      	push	{r7, lr}
 8000446:	b082      	sub	sp, #8
 8000448:	af00      	add	r7, sp, #0
	rcc_setup(); //clock for peripheral, clock will be set to 216MHz
 800044a:	f000 f81f 	bl	800048c <rcc_setup>
	gpio_setup(); //set pin modes and functions
 800044e:	f7ff ffad 	bl	80003ac <gpio_setup>
	systick_setup(SYSTEM_FREQUENCY);
 8000452:	480c      	ldr	r0, [pc, #48]	; (8000484 <main+0x40>)
 8000454:	f000 f93c 	bl	80006d0 <systick_setup>
	basic_timer_setup(TIM6);
 8000458:	480b      	ldr	r0, [pc, #44]	; (8000488 <main+0x44>)
 800045a:	f7ff ff3b 	bl	80002d4 <basic_timer_setup>

	//systick test
	for (uint8_t x = 0; x < 10U; x++) {
 800045e:	2300      	movs	r3, #0
 8000460:	71fb      	strb	r3, [r7, #7]
 8000462:	e007      	b.n	8000474 <main+0x30>
		toggle_led1();
 8000464:	f7ff ffde 	bl	8000424 <toggle_led1>
		system_msdelay(100);
 8000468:	2064      	movs	r0, #100	; 0x64
 800046a:	f000 f971 	bl	8000750 <system_msdelay>
	for (uint8_t x = 0; x < 10U; x++) {
 800046e:	79fb      	ldrb	r3, [r7, #7]
 8000470:	3301      	adds	r3, #1
 8000472:	71fb      	strb	r3, [r7, #7]
 8000474:	79fb      	ldrb	r3, [r7, #7]
 8000476:	2b09      	cmp	r3, #9
 8000478:	d9f4      	bls.n	8000464 <main+0x20>
	}

	//timer trigger test
	basic_timer_start(TIM6);
 800047a:	4803      	ldr	r0, [pc, #12]	; (8000488 <main+0x44>)
 800047c:	f7ff ff52 	bl	8000324 <basic_timer_start>
	while (1) {
 8000480:	e7fe      	b.n	8000480 <main+0x3c>
 8000482:	bf00      	nop
 8000484:	0cdfe600 	.word	0x0cdfe600
 8000488:	40001000 	.word	0x40001000

0800048c <rcc_setup>:
void rcc_gpio_porta(void);
void rcc_gpio_portb(void);
void rcc_gpio_porti(void);
void rcc_init(void);

void rcc_setup(void) {
 800048c:	b580      	push	{r7, lr}
 800048e:	af00      	add	r7, sp, #0
	rcc_init();
 8000490:	f000 f87e 	bl	8000590 <rcc_init>
	rcc_usart1();
 8000494:	f000 f81c 	bl	80004d0 <rcc_usart1>
	rcc_gpio_porta();
 8000498:	f000 f83a 	bl	8000510 <rcc_gpio_porta>
	rcc_gpio_portb();
 800049c:	f000 f848 	bl	8000530 <rcc_gpio_portb>
	rcc_gpio_porti();
 80004a0:	f000 f856 	bl	8000550 <rcc_gpio_porti>
	rcc_dma2();
 80004a4:	f000 f864 	bl	8000570 <rcc_dma2>
	rcc_bsctmr6();
 80004a8:	f000 f802 	bl	80004b0 <rcc_bsctmr6>
}
 80004ac:	bf00      	nop
 80004ae:	bd80      	pop	{r7, pc}

080004b0 <rcc_bsctmr6>:

void rcc_bsctmr6(void){
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM6EN; //enable clock for basic timer 6
 80004b4:	4b05      	ldr	r3, [pc, #20]	; (80004cc <rcc_bsctmr6+0x1c>)
 80004b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80004b8:	4a04      	ldr	r2, [pc, #16]	; (80004cc <rcc_bsctmr6+0x1c>)
 80004ba:	f043 0310 	orr.w	r3, r3, #16
 80004be:	6413      	str	r3, [r2, #64]	; 0x40
}
 80004c0:	bf00      	nop
 80004c2:	46bd      	mov	sp, r7
 80004c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop
 80004cc:	40023800 	.word	0x40023800

080004d0 <rcc_usart1>:

void rcc_usart1(void) {
 80004d0:	b480      	push	{r7}
 80004d2:	af00      	add	r7, sp, #0
	RCC->DCKCFGR2 &= ~RCC_DCKCFGR2_USART1SEL; //reset USART1 clock source bits
 80004d4:	4b0d      	ldr	r3, [pc, #52]	; (800050c <rcc_usart1+0x3c>)
 80004d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80004da:	4a0c      	ldr	r2, [pc, #48]	; (800050c <rcc_usart1+0x3c>)
 80004dc:	f023 0303 	bic.w	r3, r3, #3
 80004e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	RCC->DCKCFGR2 |= RCC_DCKCFGR2_USART1SEL_0; //USART1 clock is system clock
 80004e4:	4b09      	ldr	r3, [pc, #36]	; (800050c <rcc_usart1+0x3c>)
 80004e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80004ea:	4a08      	ldr	r2, [pc, #32]	; (800050c <rcc_usart1+0x3c>)
 80004ec:	f043 0301 	orr.w	r3, r3, #1
 80004f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	RCC->APB2ENR |= RCC_APB2ENR_USART1EN; //enable clock for USART1 peripheral
 80004f4:	4b05      	ldr	r3, [pc, #20]	; (800050c <rcc_usart1+0x3c>)
 80004f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80004f8:	4a04      	ldr	r2, [pc, #16]	; (800050c <rcc_usart1+0x3c>)
 80004fa:	f043 0310 	orr.w	r3, r3, #16
 80004fe:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000500:	bf00      	nop
 8000502:	46bd      	mov	sp, r7
 8000504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	40023800 	.word	0x40023800

08000510 <rcc_gpio_porta>:

void rcc_gpio_porta(void) {
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; //enable clock for GPIO port A
 8000514:	4b05      	ldr	r3, [pc, #20]	; (800052c <rcc_gpio_porta+0x1c>)
 8000516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000518:	4a04      	ldr	r2, [pc, #16]	; (800052c <rcc_gpio_porta+0x1c>)
 800051a:	f043 0301 	orr.w	r3, r3, #1
 800051e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000520:	bf00      	nop
 8000522:	46bd      	mov	sp, r7
 8000524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000528:	4770      	bx	lr
 800052a:	bf00      	nop
 800052c:	40023800 	.word	0x40023800

08000530 <rcc_gpio_portb>:

void rcc_gpio_portb(void) {
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN; //enable clock for GPIO port B
 8000534:	4b05      	ldr	r3, [pc, #20]	; (800054c <rcc_gpio_portb+0x1c>)
 8000536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000538:	4a04      	ldr	r2, [pc, #16]	; (800054c <rcc_gpio_portb+0x1c>)
 800053a:	f043 0302 	orr.w	r3, r3, #2
 800053e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop
 800054c:	40023800 	.word	0x40023800

08000550 <rcc_gpio_porti>:

void rcc_gpio_porti(void) {
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOIEN; //enable clock for GPIO port I
 8000554:	4b05      	ldr	r3, [pc, #20]	; (800056c <rcc_gpio_porti+0x1c>)
 8000556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000558:	4a04      	ldr	r2, [pc, #16]	; (800056c <rcc_gpio_porti+0x1c>)
 800055a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800055e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000560:	bf00      	nop
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop
 800056c:	40023800 	.word	0x40023800

08000570 <rcc_dma2>:
void rcc_dma1(void) {
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA1EN; //enable clock for DMA1
}
void rcc_dma2(void) {
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN; //enable clock for DMA2
 8000574:	4b05      	ldr	r3, [pc, #20]	; (800058c <rcc_dma2+0x1c>)
 8000576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000578:	4a04      	ldr	r2, [pc, #16]	; (800058c <rcc_dma2+0x1c>)
 800057a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800057e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000580:	bf00      	nop
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	40023800 	.word	0x40023800

08000590 <rcc_init>:
void rcc_init(void) {
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0

	//enable HSE
	RCC->CR |= RCC_CR_HSEON;
 8000596:	4b4a      	ldr	r3, [pc, #296]	; (80006c0 <rcc_init+0x130>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	4a49      	ldr	r2, [pc, #292]	; (80006c0 <rcc_init+0x130>)
 800059c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80005a0:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSERDY)); //wait while hardware signals HSE is stable
 80005a2:	bf00      	nop
 80005a4:	4b46      	ldr	r3, [pc, #280]	; (80006c0 <rcc_init+0x130>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d0f9      	beq.n	80005a4 <rcc_init+0x14>

	//enable PWR peripheral
	volatile uint32_t temp;
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80005b0:	4b43      	ldr	r3, [pc, #268]	; (80006c0 <rcc_init+0x130>)
 80005b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005b4:	4a42      	ldr	r2, [pc, #264]	; (80006c0 <rcc_init+0x130>)
 80005b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005ba:	6413      	str	r3, [r2, #64]	; 0x40
	temp = RCC->APB1ENR & RCC_APB1ENR_PWREN;
 80005bc:	4b40      	ldr	r3, [pc, #256]	; (80006c0 <rcc_init+0x130>)
 80005be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005c4:	607b      	str	r3, [r7, #4]
	(void) temp; //waste cycles until activated
 80005c6:	687b      	ldr	r3, [r7, #4]

	PWR->CR1 |= PWR_CR1_VOS; //explicit default value for internal voltage regulator
 80005c8:	4b3e      	ldr	r3, [pc, #248]	; (80006c4 <rcc_init+0x134>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a3d      	ldr	r2, [pc, #244]	; (80006c4 <rcc_init+0x134>)
 80005ce:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80005d2:	6013      	str	r3, [r2, #0]
	(void) temp; //waste cycles until activated
 80005d4:	687b      	ldr	r3, [r7, #4]
	PWR->CR1 |= PWR_CR1_ODEN;
 80005d6:	4b3b      	ldr	r3, [pc, #236]	; (80006c4 <rcc_init+0x134>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a3a      	ldr	r2, [pc, #232]	; (80006c4 <rcc_init+0x134>)
 80005dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80005e0:	6013      	str	r3, [r2, #0]
	while (!(PWR->CSR1 & PWR_CSR1_ODRDY)); //wait while overdrive gets ready
 80005e2:	bf00      	nop
 80005e4:	4b37      	ldr	r3, [pc, #220]	; (80006c4 <rcc_init+0x134>)
 80005e6:	685b      	ldr	r3, [r3, #4]
 80005e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d0f9      	beq.n	80005e4 <rcc_init+0x54>
	PWR->CR1 |= PWR_CR1_ODSWEN; //enable overdrive switching
 80005f0:	4b34      	ldr	r3, [pc, #208]	; (80006c4 <rcc_init+0x134>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a33      	ldr	r2, [pc, #204]	; (80006c4 <rcc_init+0x134>)
 80005f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005fa:	6013      	str	r3, [r2, #0]
	while (!(PWR->CSR1 & PWR_CSR1_ODSWRDY)); //wait while overdrive gets ready
 80005fc:	bf00      	nop
 80005fe:	4b31      	ldr	r3, [pc, #196]	; (80006c4 <rcc_init+0x134>)
 8000600:	685b      	ldr	r3, [r3, #4]
 8000602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000606:	2b00      	cmp	r3, #0
 8000608:	d0f9      	beq.n	80005fe <rcc_init+0x6e>

	//configure PLL

	RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE; //PLL/PLL2S source = HSE
 800060a:	4b2d      	ldr	r3, [pc, #180]	; (80006c0 <rcc_init+0x130>)
 800060c:	685b      	ldr	r3, [r3, #4]
 800060e:	4a2c      	ldr	r2, [pc, #176]	; (80006c0 <rcc_init+0x130>)
 8000610:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000614:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR &= ~(0x1F << RCC_PLLCFGR_PLLM_Pos); //reset all PLLM bits
 8000616:	4b2a      	ldr	r3, [pc, #168]	; (80006c0 <rcc_init+0x130>)
 8000618:	685b      	ldr	r3, [r3, #4]
 800061a:	4a29      	ldr	r2, [pc, #164]	; (80006c0 <rcc_init+0x130>)
 800061c:	f023 031f 	bic.w	r3, r3, #31
 8000620:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= (0x19 << RCC_PLLCFGR_PLLM_Pos); //PLLM 25
 8000622:	4b27      	ldr	r3, [pc, #156]	; (80006c0 <rcc_init+0x130>)
 8000624:	685b      	ldr	r3, [r3, #4]
 8000626:	4a26      	ldr	r2, [pc, #152]	; (80006c0 <rcc_init+0x130>)
 8000628:	f043 0319 	orr.w	r3, r3, #25
 800062c:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos); //reset all PLLN bits
 800062e:	4b24      	ldr	r3, [pc, #144]	; (80006c0 <rcc_init+0x130>)
 8000630:	685a      	ldr	r2, [r3, #4]
 8000632:	4923      	ldr	r1, [pc, #140]	; (80006c0 <rcc_init+0x130>)
 8000634:	4b24      	ldr	r3, [pc, #144]	; (80006c8 <rcc_init+0x138>)
 8000636:	4013      	ands	r3, r2
 8000638:	604b      	str	r3, [r1, #4]
	RCC->PLLCFGR |= (0x1B0 << RCC_PLLCFGR_PLLN_Pos); //PLLN 432
 800063a:	4b21      	ldr	r3, [pc, #132]	; (80006c0 <rcc_init+0x130>)
 800063c:	685b      	ldr	r3, [r3, #4]
 800063e:	4a20      	ldr	r2, [pc, #128]	; (80006c0 <rcc_init+0x130>)
 8000640:	f443 43d8 	orr.w	r3, r3, #27648	; 0x6c00
 8000644:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP; //PLLP 2
 8000646:	4b1e      	ldr	r3, [pc, #120]	; (80006c0 <rcc_init+0x130>)
 8000648:	685b      	ldr	r3, [r3, #4]
 800064a:	4a1d      	ldr	r2, [pc, #116]	; (80006c0 <rcc_init+0x130>)
 800064c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000650:	6053      	str	r3, [r2, #4]

	//RCC->PLLCFGR = 0x29406C19;

	RCC->CR |= RCC_CR_PLLON; //Enable PLL
 8000652:	4b1b      	ldr	r3, [pc, #108]	; (80006c0 <rcc_init+0x130>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	4a1a      	ldr	r2, [pc, #104]	; (80006c0 <rcc_init+0x130>)
 8000658:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800065c:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_PLLRDY)); //wait while hardware signals PLL is OK
 800065e:	bf00      	nop
 8000660:	4b17      	ldr	r3, [pc, #92]	; (80006c0 <rcc_init+0x130>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000668:	2b00      	cmp	r3, #0
 800066a:	d0f9      	beq.n	8000660 <rcc_init+0xd0>

	FLASH->ACR |= 7U; //Set Flash wait states higher before pumping the clock up (8 clock cycles)
 800066c:	4b17      	ldr	r3, [pc, #92]	; (80006cc <rcc_init+0x13c>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a16      	ldr	r2, [pc, #88]	; (80006cc <rcc_init+0x13c>)
 8000672:	f043 0307 	orr.w	r3, r3, #7
 8000676:	6013      	str	r3, [r2, #0]

	//configure AHB/APB clocks
	RCC->CFGR &= ~RCC_CFGR_HPRE_DIV1; //AHB Prescaler 1
 8000678:	4b11      	ldr	r3, [pc, #68]	; (80006c0 <rcc_init+0x130>)
 800067a:	4a11      	ldr	r2, [pc, #68]	; (80006c0 <rcc_init+0x130>)
 800067c:	689b      	ldr	r3, [r3, #8]
 800067e:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV4; //APB1 Prescaler 4
 8000680:	4b0f      	ldr	r3, [pc, #60]	; (80006c0 <rcc_init+0x130>)
 8000682:	689b      	ldr	r3, [r3, #8]
 8000684:	4a0e      	ldr	r2, [pc, #56]	; (80006c0 <rcc_init+0x130>)
 8000686:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800068a:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_PPRE2_DIV2; //APB2 Prescaler 2
 800068c:	4b0c      	ldr	r3, [pc, #48]	; (80006c0 <rcc_init+0x130>)
 800068e:	689b      	ldr	r3, [r3, #8]
 8000690:	4a0b      	ldr	r2, [pc, #44]	; (80006c0 <rcc_init+0x130>)
 8000692:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000696:	6093      	str	r3, [r2, #8]

	//Set System Clock to PLL
	RCC->CFGR |= RCC_CFGR_SW_PLL; // System Clock Mux: Select PLL as system clock
 8000698:	4b09      	ldr	r3, [pc, #36]	; (80006c0 <rcc_init+0x130>)
 800069a:	689b      	ldr	r3, [r3, #8]
 800069c:	4a08      	ldr	r2, [pc, #32]	; (80006c0 <rcc_init+0x130>)
 800069e:	f043 0302 	orr.w	r3, r3, #2
 80006a2:	6093      	str	r3, [r2, #8]
	while ((RCC->CFGR & RCC_CFGR_SWS) != (RCC_CFGR_SWS_PLL)); //wait until PLL is established as system clock
 80006a4:	bf00      	nop
 80006a6:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <rcc_init+0x130>)
 80006a8:	689b      	ldr	r3, [r3, #8]
 80006aa:	f003 030c 	and.w	r3, r3, #12
 80006ae:	2b08      	cmp	r3, #8
 80006b0:	d1f9      	bne.n	80006a6 <rcc_init+0x116>
}
 80006b2:	bf00      	nop
 80006b4:	bf00      	nop
 80006b6:	370c      	adds	r7, #12
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr
 80006c0:	40023800 	.word	0x40023800
 80006c4:	40007000 	.word	0x40007000
 80006c8:	ffff803f 	.word	0xffff803f
 80006cc:	40023c00 	.word	0x40023c00

080006d0 <systick_setup>:
#include "systick.h"

volatile uint32_t SYSTEM_MS; //46 days

void systick_setup(uint32_t sys_freq) {
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
	SysTick->LOAD = (SYSTEM_FREQUENCY / 1000U) - 1U; //1ms tick
 80006d8:	4b0d      	ldr	r3, [pc, #52]	; (8000710 <systick_setup+0x40>)
 80006da:	4a0e      	ldr	r2, [pc, #56]	; (8000714 <systick_setup+0x44>)
 80006dc:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0x00; //explicitly set start value (undefined on reset)
 80006de:	4b0c      	ldr	r3, [pc, #48]	; (8000710 <systick_setup+0x40>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
	SysTick->CTRL |= (1U << SysTick_CTRL_TICKINT_Pos) | (1U << SysTick_CTRL_CLKSOURCE_Pos); //enable systick interrupt, source processor clock
 80006e4:	4b0a      	ldr	r3, [pc, #40]	; (8000710 <systick_setup+0x40>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a09      	ldr	r2, [pc, #36]	; (8000710 <systick_setup+0x40>)
 80006ea:	f043 0306 	orr.w	r3, r3, #6
 80006ee:	6013      	str	r3, [r2, #0]
	SCB->SHPR[8] = 0U; //set SysTick interrupt priority (default: 0, the highest)
 80006f0:	4b09      	ldr	r3, [pc, #36]	; (8000718 <systick_setup+0x48>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	f883 2020 	strb.w	r2, [r3, #32]
	SysTick->CTRL |= (1U << SysTick_CTRL_ENABLE_Pos); //enable SysTick
 80006f8:	4b05      	ldr	r3, [pc, #20]	; (8000710 <systick_setup+0x40>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a04      	ldr	r2, [pc, #16]	; (8000710 <systick_setup+0x40>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]
}
 8000704:	bf00      	nop
 8000706:	370c      	adds	r7, #12
 8000708:	46bd      	mov	sp, r7
 800070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070e:	4770      	bx	lr
 8000710:	e000e010 	.word	0xe000e010
 8000714:	00034bbf 	.word	0x00034bbf
 8000718:	e000ed00 	.word	0xe000ed00

0800071c <SysTick_Handler>:

void SysTick_Handler(void) {
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
	SYSTEM_MS++;
 8000720:	4b04      	ldr	r3, [pc, #16]	; (8000734 <SysTick_Handler+0x18>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	3301      	adds	r3, #1
 8000726:	4a03      	ldr	r2, [pc, #12]	; (8000734 <SysTick_Handler+0x18>)
 8000728:	6013      	str	r3, [r2, #0]
}
 800072a:	bf00      	nop
 800072c:	46bd      	mov	sp, r7
 800072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000732:	4770      	bx	lr
 8000734:	2000001c 	.word	0x2000001c

08000738 <millis>:

uint32_t millis(void){
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
	return SYSTEM_MS;
 800073c:	4b03      	ldr	r3, [pc, #12]	; (800074c <millis+0x14>)
 800073e:	681b      	ldr	r3, [r3, #0]
}
 8000740:	4618      	mov	r0, r3
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	2000001c 	.word	0x2000001c

08000750 <system_msdelay>:

void system_msdelay(uint32_t delay_ms){
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
	uint32_t end = millis() + delay_ms;
 8000758:	f7ff ffee 	bl	8000738 <millis>
 800075c:	4602      	mov	r2, r0
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	4413      	add	r3, r2
 8000762:	60fb      	str	r3, [r7, #12]
	while(millis()!=end); //not <, because overflow
 8000764:	bf00      	nop
 8000766:	f7ff ffe7 	bl	8000738 <millis>
 800076a:	4602      	mov	r2, r0
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	4293      	cmp	r3, r2
 8000770:	d1f9      	bne.n	8000766 <system_msdelay+0x16>
}
 8000772:	bf00      	nop
 8000774:	bf00      	nop
 8000776:	3710      	adds	r7, #16
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}

0800077c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800077c:	480d      	ldr	r0, [pc, #52]	; (80007b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800077e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000780:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000784:	480c      	ldr	r0, [pc, #48]	; (80007b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000786:	490d      	ldr	r1, [pc, #52]	; (80007bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000788:	4a0d      	ldr	r2, [pc, #52]	; (80007c0 <LoopForever+0xe>)
  movs r3, #0
 800078a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800078c:	e002      	b.n	8000794 <LoopCopyDataInit>

0800078e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800078e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000790:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000792:	3304      	adds	r3, #4

08000794 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000794:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000796:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000798:	d3f9      	bcc.n	800078e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800079a:	4a0a      	ldr	r2, [pc, #40]	; (80007c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800079c:	4c0a      	ldr	r4, [pc, #40]	; (80007c8 <LoopForever+0x16>)
  movs r3, #0
 800079e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007a0:	e001      	b.n	80007a6 <LoopFillZerobss>

080007a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007a4:	3204      	adds	r2, #4

080007a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007a8:	d3fb      	bcc.n	80007a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80007aa:	f000 f811 	bl	80007d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007ae:	f7ff fe49 	bl	8000444 <main>

080007b2 <LoopForever>:

LoopForever:
    b LoopForever
 80007b2:	e7fe      	b.n	80007b2 <LoopForever>
  ldr   r0, =_estack
 80007b4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80007b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007bc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80007c0:	08000838 	.word	0x08000838
  ldr r2, =_sbss
 80007c4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80007c8:	20000020 	.word	0x20000020

080007cc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007cc:	e7fe      	b.n	80007cc <ADC_IRQHandler>
	...

080007d0 <__libc_init_array>:
 80007d0:	b570      	push	{r4, r5, r6, lr}
 80007d2:	4d0d      	ldr	r5, [pc, #52]	; (8000808 <__libc_init_array+0x38>)
 80007d4:	4c0d      	ldr	r4, [pc, #52]	; (800080c <__libc_init_array+0x3c>)
 80007d6:	1b64      	subs	r4, r4, r5
 80007d8:	10a4      	asrs	r4, r4, #2
 80007da:	2600      	movs	r6, #0
 80007dc:	42a6      	cmp	r6, r4
 80007de:	d109      	bne.n	80007f4 <__libc_init_array+0x24>
 80007e0:	4d0b      	ldr	r5, [pc, #44]	; (8000810 <__libc_init_array+0x40>)
 80007e2:	4c0c      	ldr	r4, [pc, #48]	; (8000814 <__libc_init_array+0x44>)
 80007e4:	f000 f818 	bl	8000818 <_init>
 80007e8:	1b64      	subs	r4, r4, r5
 80007ea:	10a4      	asrs	r4, r4, #2
 80007ec:	2600      	movs	r6, #0
 80007ee:	42a6      	cmp	r6, r4
 80007f0:	d105      	bne.n	80007fe <__libc_init_array+0x2e>
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80007f8:	4798      	blx	r3
 80007fa:	3601      	adds	r6, #1
 80007fc:	e7ee      	b.n	80007dc <__libc_init_array+0xc>
 80007fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8000802:	4798      	blx	r3
 8000804:	3601      	adds	r6, #1
 8000806:	e7f2      	b.n	80007ee <__libc_init_array+0x1e>
 8000808:	08000830 	.word	0x08000830
 800080c:	08000830 	.word	0x08000830
 8000810:	08000830 	.word	0x08000830
 8000814:	08000834 	.word	0x08000834

08000818 <_init>:
 8000818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800081a:	bf00      	nop
 800081c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800081e:	bc08      	pop	{r3}
 8000820:	469e      	mov	lr, r3
 8000822:	4770      	bx	lr

08000824 <_fini>:
 8000824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000826:	bf00      	nop
 8000828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800082a:	bc08      	pop	{r3}
 800082c:	469e      	mov	lr, r3
 800082e:	4770      	bx	lr
