Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Dec  3 13:49:40 2025
| Host              : dis-lab-SYS-7049GP-TRT running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file BConvEngine_timing_summary_routed.rpt -pb BConvEngine_timing_summary_routed.pb -rpx BConvEngine_timing_summary_routed.rpx -warn_on_violation
| Design            : BConvEngine
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-2     Warning   Asynchronous driver check      1938        
TIMING-18  Warning   Missing input or output delay  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1466)
6. checking no_output_delay (49)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1466)
---------------------------------
 There are 1466 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.003        0.000                      0                53904        0.009        0.000                      0                53904        1.218        0.000                       0                 22697  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.750}        3.500           285.714         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.003        0.000                      0                53904        0.009        0.000                      0                53904        1.218        0.000                       0                 22697  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 MM4/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            MM4/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 1.285ns (40.405%)  route 1.895ns (59.595%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.060     0.060    MM4/ModMul_0/mul_z4/out_reg/CLK
    DSP48E2_X18Y236      DSP_OUTPUT                                   r  MM4/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y236      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[26])
                                                      0.264     0.324 f  MM4/ModMul_0/mul_z4/out_reg/DSP_OUTPUT_INST/P[26]
                         net (fo=6, routed)           0.444     0.768    MM4/ModMul_0/mul_z4/P[26]
    SLICE_X142Y607       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.111     0.879 r  MM4/ModMul_0/mul_z4/i___22_i_10__3/O
                         net (fo=2, routed)           0.264     1.143    MM4/ModMul_0/mul_z4/i___22_i_10__3_n_0
    SLICE_X142Y607       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     1.288 r  MM4/ModMul_0/mul_z4/i___22_i_18__3/O
                         net (fo=1, routed)           0.025     1.313    MM4/ModMul_0/mul_z4/i___22_i_18__3_n_0
    SLICE_X142Y607       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     1.476 r  MM4/ModMul_0/mul_z4/i___22_i_2__3/CO[7]
                         net (fo=1, routed)           0.026     1.502    MM4/ModMul_0/pipe_z3/out_reg_i_6__32[0]
    SLICE_X142Y608       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.558 r  MM4/ModMul_0/pipe_z3/i___22_i_1__3/O[0]
                         net (fo=1, routed)           0.264     1.822    MM4/ModMul_0/mul_z4/out_reg_i_3__59_0[0]
    SLICE_X143Y610       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     1.873 r  MM4/ModMul_0/mul_z4/out_reg_i_6__32/O
                         net (fo=1, routed)           0.009     1.882    MM4/ModMul_0/mul_z4/out_reg_i_6__32_n_0
    SLICE_X143Y610       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.068 r  MM4/ModMul_0/mul_z4/out_reg_i_3__59/CO[7]
                         net (fo=1, routed)           0.026     2.094    MM4/ModMul_0/mul_z4/out_reg_i_3__59_n_0
    SLICE_X143Y611       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.150 r  MM4/ModMul_0/mul_z4/out_reg_i_4__37/O[0]
                         net (fo=1, routed)           0.465     2.615    MM4/ModMul_0/mul_z4/out_reg_i_4__37_n_15
    SLICE_X144Y613       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.805 r  MM4/ModMul_0/mul_z4/out_reg_i_2__61/CO[7]
                         net (fo=1, routed)           0.026     2.831    MM4/ModMul_0/mul_z4/out_reg_i_2__61_n_0
    SLICE_X144Y614       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.063     2.894 r  MM4/ModMul_0/mul_z4/out_reg_i_1__61/O[0]
                         net (fo=2, routed)           0.346     3.240    MM4/ModMul_0/mul_w_mu_4/out_reg/A[14]
    DSP48E2_X19Y239      DSP_A_B_DATA                                 r  MM4/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=24014, unset)        0.043     3.543    MM4/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X19Y239      DSP_A_B_DATA                                 r  MM4/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X19Y239      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[14])
                                                     -0.264     3.244    MM4/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -3.240    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 MM4/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            MM4/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 1.168ns (36.885%)  route 1.999ns (63.114%))
  Logic Levels:           7  (CARRY8=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.060     0.060    MM4/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X18Y234      DSP_OUTPUT                                   r  MM4/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y234      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[17])
                                                      0.218     0.278 f  MM4/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=7, routed)           0.370     0.648    MM4/ModMul_0/mul_z4/i___22_i_2__3_0[17]
    SLICE_X142Y606       LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     0.791 r  MM4/ModMul_0/mul_z4/i___22_i_27__3/O
                         net (fo=2, routed)           0.440     1.231    MM4/ModMul_0/mul_z4/i___22_i_27__3_n_0
    SLICE_X142Y606       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[7])
                                                      0.188     1.419 r  MM4/ModMul_0/mul_z4/i___22_i_5__3/O[7]
                         net (fo=1, routed)           0.330     1.749    MM4/ModMul_0/mul_z4/z3_sub[23]
    SLICE_X143Y609       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     1.784 r  MM4/ModMul_0/mul_z4/out_reg_i_15__32/O
                         net (fo=1, routed)           0.009     1.793    MM4/ModMul_0/mul_z4/out_reg_i_15__32_n_0
    SLICE_X143Y609       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.983 r  MM4/ModMul_0/mul_z4/out_reg_i_4__36/CO[7]
                         net (fo=1, routed)           0.026     2.009    MM4/ModMul_0/mul_z4/out_reg_i_4__36_n_0
    SLICE_X143Y610       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.125 r  MM4/ModMul_0/mul_z4/out_reg_i_3__59/O[5]
                         net (fo=1, routed)           0.457     2.582    MM4/ModMul_0/mul_z4/out_reg_i_3__59_n_10
    SLICE_X144Y612       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.737 r  MM4/ModMul_0/mul_z4/out_reg_i_1__60/CO[7]
                         net (fo=1, routed)           0.026     2.763    MM4/ModMul_0/mul_z4/out_reg_i_1__60_n_0
    SLICE_X144Y613       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     2.886 r  MM4/ModMul_0/mul_z4/out_reg_i_2__61/O[5]
                         net (fo=2, routed)           0.341     3.227    MM4/ModMul_0/mul_w_mu_4/out_reg/A[11]
    DSP48E2_X19Y239      DSP_A_B_DATA                                 r  MM4/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=24014, unset)        0.043     3.543    MM4/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X19Y239      DSP_A_B_DATA                                 r  MM4/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X19Y239      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.261     3.247    MM4/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.247    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 MM4/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            MM4/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 1.155ns (36.707%)  route 1.992ns (63.293%))
  Logic Levels:           7  (CARRY8=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.060     0.060    MM4/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X18Y234      DSP_OUTPUT                                   r  MM4/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y234      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[17])
                                                      0.218     0.278 f  MM4/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=7, routed)           0.370     0.648    MM4/ModMul_0/mul_z4/i___22_i_2__3_0[17]
    SLICE_X142Y606       LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     0.791 r  MM4/ModMul_0/mul_z4/i___22_i_27__3/O
                         net (fo=2, routed)           0.440     1.231    MM4/ModMul_0/mul_z4/i___22_i_27__3_n_0
    SLICE_X142Y606       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[7])
                                                      0.188     1.419 r  MM4/ModMul_0/mul_z4/i___22_i_5__3/O[7]
                         net (fo=1, routed)           0.330     1.749    MM4/ModMul_0/mul_z4/z3_sub[23]
    SLICE_X143Y609       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     1.784 r  MM4/ModMul_0/mul_z4/out_reg_i_15__32/O
                         net (fo=1, routed)           0.009     1.793    MM4/ModMul_0/mul_z4/out_reg_i_15__32_n_0
    SLICE_X143Y609       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.983 r  MM4/ModMul_0/mul_z4/out_reg_i_4__36/CO[7]
                         net (fo=1, routed)           0.026     2.009    MM4/ModMul_0/mul_z4/out_reg_i_4__36_n_0
    SLICE_X143Y610       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.125 r  MM4/ModMul_0/mul_z4/out_reg_i_3__59/O[5]
                         net (fo=1, routed)           0.457     2.582    MM4/ModMul_0/mul_z4/out_reg_i_3__59_n_10
    SLICE_X144Y612       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.737 r  MM4/ModMul_0/mul_z4/out_reg_i_1__60/CO[7]
                         net (fo=1, routed)           0.026     2.763    MM4/ModMul_0/mul_z4/out_reg_i_1__60_n_0
    SLICE_X144Y613       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.110     2.873 r  MM4/ModMul_0/mul_z4/out_reg_i_2__61/O[6]
                         net (fo=2, routed)           0.334     3.207    MM4/ModMul_0/mul_w_mu_4/out_reg/A[12]
    DSP48E2_X19Y239      DSP_A_B_DATA                                 r  MM4/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=24014, unset)        0.043     3.543    MM4/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X19Y239      DSP_A_B_DATA                                 r  MM4/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X19Y239      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[12])
                                                     -0.258     3.250    MM4/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.250    
                         arrival time                          -3.207    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 MM4/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            MM4/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.138ns (36.433%)  route 1.986ns (63.567%))
  Logic Levels:           7  (CARRY8=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.060     0.060    MM4/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X18Y234      DSP_OUTPUT                                   r  MM4/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X18Y234      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[17])
                                                      0.218     0.278 f  MM4/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=7, routed)           0.370     0.648    MM4/ModMul_0/mul_z4/i___22_i_2__3_0[17]
    SLICE_X142Y606       LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     0.791 r  MM4/ModMul_0/mul_z4/i___22_i_27__3/O
                         net (fo=2, routed)           0.440     1.231    MM4/ModMul_0/mul_z4/i___22_i_27__3_n_0
    SLICE_X142Y606       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[7])
                                                      0.188     1.419 r  MM4/ModMul_0/mul_z4/i___22_i_5__3/O[7]
                         net (fo=1, routed)           0.330     1.749    MM4/ModMul_0/mul_z4/z3_sub[23]
    SLICE_X143Y609       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     1.784 r  MM4/ModMul_0/mul_z4/out_reg_i_15__32/O
                         net (fo=1, routed)           0.009     1.793    MM4/ModMul_0/mul_z4/out_reg_i_15__32_n_0
    SLICE_X143Y609       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.983 r  MM4/ModMul_0/mul_z4/out_reg_i_4__36/CO[7]
                         net (fo=1, routed)           0.026     2.009    MM4/ModMul_0/mul_z4/out_reg_i_4__36_n_0
    SLICE_X143Y610       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.125 r  MM4/ModMul_0/mul_z4/out_reg_i_3__59/O[5]
                         net (fo=1, routed)           0.457     2.582    MM4/ModMul_0/mul_z4/out_reg_i_3__59_n_10
    SLICE_X144Y612       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.737 r  MM4/ModMul_0/mul_z4/out_reg_i_1__60/CO[7]
                         net (fo=1, routed)           0.026     2.763    MM4/ModMul_0/mul_z4/out_reg_i_1__60_n_0
    SLICE_X144Y613       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.093     2.856 r  MM4/ModMul_0/mul_z4/out_reg_i_2__61/O[4]
                         net (fo=2, routed)           0.328     3.184    MM4/ModMul_0/mul_w_mu_4/out_reg/A[10]
    DSP48E2_X19Y239      DSP_A_B_DATA                                 r  MM4/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=24014, unset)        0.043     3.543    MM4/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X19Y239      DSP_A_B_DATA                                 r  MM4/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X19Y239      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[10])
                                                     -0.280     3.228    MM4/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.228    
                         arrival time                          -3.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 MM5/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            MM5/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 1.410ns (45.100%)  route 1.716ns (54.900%))
  Logic Levels:           8  (CARRY8=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.060     0.060    MM5/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X27Y216      DSP_OUTPUT                                   r  MM5/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X27Y216      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 f  MM5/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[24]
                         net (fo=7, routed)           0.452     0.789    MM5/ModMul_0/mul_z4/i___22_i_2__4_0[24]
    SLICE_X192Y563       LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     0.928 r  MM5/ModMul_0/mul_z4/i___22_i_12__4/O
                         net (fo=2, routed)           0.184     1.112    MM5/ModMul_0/mul_z4/i___22_i_12__4_n_0
    SLICE_X192Y563       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     1.261 r  MM5/ModMul_0/mul_z4/i___22_i_20__4/O
                         net (fo=1, routed)           0.016     1.277    MM5/ModMul_0/mul_z4/i___22_i_20__4_n_0
    SLICE_X192Y563       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     1.481 r  MM5/ModMul_0/mul_z4/i___22_i_2__4/O[4]
                         net (fo=1, routed)           0.258     1.739    MM5/ModMul_0/mul_z4/z3_sub[28]
    SLICE_X191Y562       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     1.827 r  MM5/ModMul_0/mul_z4/out_reg_i_10__39/O
                         net (fo=1, routed)           0.022     1.849    MM5/ModMul_0/mul_z4/out_reg_i_10__39_n_0
    SLICE_X191Y562       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.008 r  MM5/ModMul_0/mul_z4/out_reg_i_4__45/CO[7]
                         net (fo=1, routed)           0.026     2.034    MM5/ModMul_0/mul_z4/out_reg_i_4__45_n_0
    SLICE_X191Y563       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.150 r  MM5/ModMul_0/mul_z4/out_reg_i_3__74/O[5]
                         net (fo=1, routed)           0.358     2.508    MM5/ModMul_0/mul_z4/out_reg_i_3__74_n_10
    SLICE_X190Y563       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.663 r  MM5/ModMul_0/mul_z4/out_reg_i_1__75/CO[7]
                         net (fo=1, routed)           0.026     2.689    MM5/ModMul_0/mul_z4/out_reg_i_1__75_n_0
    SLICE_X190Y564       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     2.812 r  MM5/ModMul_0/mul_z4/out_reg_i_2__76/O[7]
                         net (fo=2, routed)           0.374     3.186    MM5/ModMul_0/mul_w_mu_4/out_reg/A[13]
    DSP48E2_X27Y222      DSP_A_B_DATA                                 r  MM5/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=24014, unset)        0.043     3.543    MM5/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X27Y222      DSP_A_B_DATA                                 r  MM5/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X27Y222      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[13])
                                                     -0.272     3.236    MM5/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 systolic_0/pe07/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            systolic_0/pe07/ModMul_0/i___16_psdsp_7/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.371ns (40.462%)  route 2.017ns (59.538%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.520 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.060     0.060    systolic_0/pe07/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X22Y217      DSP_OUTPUT                                   r  systolic_0/pe07/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X22Y217      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[16])
                                                      0.209     0.269 f  systolic_0/pe07/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[16]
                         net (fo=7, routed)           0.527     0.796    systolic_0/pe07/ModMul_0/mul_z4/i___22_i_2__14_0[16]
    SLICE_X165Y561       LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     0.957 r  systolic_0/pe07/ModMul_0/mul_z4/i___22_i_28__14/O
                         net (fo=2, routed)           0.170     1.126    systolic_0/pe07/ModMul_0/mul_z4/i___22_i_28__14_n_0
    SLICE_X165Y561       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     1.250 r  systolic_0/pe07/ModMul_0/mul_z4/i___22_i_36__14/O
                         net (fo=1, routed)           0.009     1.259    systolic_0/pe07/ModMul_0/mul_z4/i___22_i_36__14_n_0
    SLICE_X165Y561       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     1.445 r  systolic_0/pe07/ModMul_0/mul_z4/i___22_i_5__14/CO[7]
                         net (fo=1, routed)           0.026     1.471    systolic_0/pe07/ModMul_0/mul_z4/i___22_i_5__14_n_0
    SLICE_X165Y562       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     1.553 r  systolic_0/pe07/ModMul_0/mul_z4/i___22_i_2__14/O[3]
                         net (fo=1, routed)           0.302     1.855    systolic_0/pe07/ModMul_0/mul_z4/z3_sub[27]
    SLICE_X164Y563       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     1.979 r  systolic_0/pe07/ModMul_0/mul_z4/out_reg_i_11__119/O
                         net (fo=1, routed)           0.014     1.993    systolic_0/pe07/ModMul_0/mul_z4/out_reg_i_11__119_n_0
    SLICE_X164Y563       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.149 r  systolic_0/pe07/ModMul_0/mul_z4/out_reg_i_4__135/CO[7]
                         net (fo=1, routed)           0.026     2.175    systolic_0/pe07/ModMul_0/mul_z4/out_reg_i_4__135_n_0
    SLICE_X164Y564       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.231 r  systolic_0/pe07/ModMul_0/mul_z4/out_reg_i_3__209/O[0]
                         net (fo=1, routed)           0.507     2.738    systolic_0/pe07/ModMul_0/mul_z4/out_reg_i_3__209_n_15
    SLICE_X163Y566       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.928 r  systolic_0/pe07/ModMul_0/mul_z4/out_reg_i_1__210/CO[7]
                         net (fo=1, routed)           0.026     2.954    systolic_0/pe07/ModMul_0/mul_z4/out_reg_i_1__210_n_0
    SLICE_X163Y567       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     3.037 r  systolic_0/pe07/ModMul_0/mul_z4/out_reg_i_2__211/O[1]
                         net (fo=2, routed)           0.411     3.448    systolic_0/pe07/ModMul_0/z[88]
    SLICE_X163Y567       FDRE                                         r  systolic_0/pe07/ModMul_0/i___16_psdsp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=24014, unset)        0.020     3.520    systolic_0/pe07/ModMul_0/clk
    SLICE_X163Y567       FDRE                                         r  systolic_0/pe07/ModMul_0/i___16_psdsp_7/C
                         clock pessimism              0.000     3.520    
                         clock uncertainty           -0.035     3.485    
    SLICE_X163Y567       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     3.510    systolic_0/pe07/ModMul_0/i___16_psdsp_7
  -------------------------------------------------------------------
                         required time                          3.510    
                         arrival time                          -3.448    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 systolic_0/pe01/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            systolic_0/pe01/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.349ns (43.177%)  route 1.775ns (56.823%))
  Logic Levels:           13  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.060     0.060    systolic_0/pe01/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X24Y253      DSP_OUTPUT                                   r  systolic_0/pe01/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X24Y253      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     0.270 r  systolic_0/pe01/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[4]
                         net (fo=7, routed)           0.447     0.717    systolic_0/pe01/ModMul_0/mul_z2/P[4]
    SLICE_X176Y643       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     0.866 r  systolic_0/pe01/ModMul_0/mul_z2/i___1_i_36__8/O
                         net (fo=2, routed)           0.150     1.016    systolic_0/pe01/ModMul_0/mul_z2/i___1_i_36__8_n_0
    SLICE_X177Y643       LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     1.152 r  systolic_0/pe01/ModMul_0/mul_z2/i___1_i_5__8/O
                         net (fo=2, routed)           0.176     1.328    systolic_0/pe01/ModMul_0/mul_z2/i___1_i_5__8_n_0
    SLICE_X175Y643       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     1.379 r  systolic_0/pe01/ModMul_0/mul_z2/i___1_i_11__8/O
                         net (fo=1, routed)           0.022     1.401    systolic_0/pe01/ModMul_0/mul_z2/i___1_i_11__8_n_0
    SLICE_X175Y643       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     1.560 r  systolic_0/pe01/ModMul_0/mul_z2/i___1_i_1__8/CO[7]
                         net (fo=1, routed)           0.026     1.586    systolic_0/pe01/ModMul_0/mul_z2/i___1_i_1__8_n_0
    SLICE_X175Y644       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     1.702 r  systolic_0/pe01/ModMul_0/mul_z2/i___7_i_2__8/O[7]
                         net (fo=2, routed)           0.228     1.930    systolic_0/pe01/ModMul_0/z5_sub[15]
    SLICE_X174Y643       LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     1.999 r  systolic_0/pe01/ModMul_0/i___14_0/O
                         net (fo=2, routed)           0.210     2.209    systolic_0/pe01/ModMul_0/mul_z4/buffer_reg[0][7]_0[1]
    SLICE_X174Y643       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     2.299 r  systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_43__26/O
                         net (fo=1, routed)           0.009     2.308    systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_43__26_n_0
    SLICE_X174Y643       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.494 r  systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_3__136/CO[7]
                         net (fo=1, routed)           0.026     2.520    systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_3__136_n_0
    SLICE_X174Y644       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.535 r  systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_2__134/CO[7]
                         net (fo=1, routed)           0.026     2.561    systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_2__134_n_0
    SLICE_X174Y645       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.576 r  systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_1__134/CO[7]
                         net (fo=1, routed)           0.026     2.602    systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_1__134_n_0
    SLICE_X174Y646       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.617 r  systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_2__135/CO[7]
                         net (fo=1, routed)           0.026     2.643    systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_2__135_n_0
    SLICE_X174Y647       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.658 r  systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_1__135/CO[7]
                         net (fo=1, routed)           0.026     2.684    systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_1__135_n_0
    SLICE_X174Y648       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     2.807 r  systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_2__136/O[5]
                         net (fo=2, routed)           0.377     3.184    systolic_0/pe01/ModMul_0/mul_w_mu_4/out_reg/A[11]
    DSP48E2_X24Y255      DSP_A_B_DATA                                 r  systolic_0/pe01/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=24014, unset)        0.043     3.543    systolic_0/pe01/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X24Y255      DSP_A_B_DATA                                 r  systolic_0/pe01/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X24Y255      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.261     3.247    systolic_0/pe01/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.247    
                         arrival time                          -3.184    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 MM5/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            MM5/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 1.410ns (45.201%)  route 1.709ns (54.799%))
  Logic Levels:           8  (CARRY8=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.060     0.060    MM5/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X27Y216      DSP_OUTPUT                                   r  MM5/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X27Y216      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 f  MM5/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[24]
                         net (fo=7, routed)           0.452     0.789    MM5/ModMul_0/mul_z4/i___22_i_2__4_0[24]
    SLICE_X192Y563       LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     0.928 r  MM5/ModMul_0/mul_z4/i___22_i_12__4/O
                         net (fo=2, routed)           0.184     1.112    MM5/ModMul_0/mul_z4/i___22_i_12__4_n_0
    SLICE_X192Y563       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     1.261 r  MM5/ModMul_0/mul_z4/i___22_i_20__4/O
                         net (fo=1, routed)           0.016     1.277    MM5/ModMul_0/mul_z4/i___22_i_20__4_n_0
    SLICE_X192Y563       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     1.481 r  MM5/ModMul_0/mul_z4/i___22_i_2__4/O[4]
                         net (fo=1, routed)           0.258     1.739    MM5/ModMul_0/mul_z4/z3_sub[28]
    SLICE_X191Y562       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     1.827 r  MM5/ModMul_0/mul_z4/out_reg_i_10__39/O
                         net (fo=1, routed)           0.022     1.849    MM5/ModMul_0/mul_z4/out_reg_i_10__39_n_0
    SLICE_X191Y562       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.008 r  MM5/ModMul_0/mul_z4/out_reg_i_4__45/CO[7]
                         net (fo=1, routed)           0.026     2.034    MM5/ModMul_0/mul_z4/out_reg_i_4__45_n_0
    SLICE_X191Y563       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.150 r  MM5/ModMul_0/mul_z4/out_reg_i_3__74/O[5]
                         net (fo=1, routed)           0.358     2.508    MM5/ModMul_0/mul_z4/out_reg_i_3__74_n_10
    SLICE_X190Y563       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.663 r  MM5/ModMul_0/mul_z4/out_reg_i_1__75/CO[7]
                         net (fo=1, routed)           0.026     2.689    MM5/ModMul_0/mul_z4/out_reg_i_1__75_n_0
    SLICE_X190Y564       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     2.812 r  MM5/ModMul_0/mul_z4/out_reg_i_2__76/O[5]
                         net (fo=2, routed)           0.367     3.179    MM5/ModMul_0/mul_w_mu_4/out_reg/A[11]
    DSP48E2_X27Y222      DSP_A_B_DATA                                 r  MM5/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=24014, unset)        0.043     3.543    MM5/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X27Y222      DSP_A_B_DATA                                 r  MM5/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X27Y222      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.261     3.247    MM5/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.247    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 MM5/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            MM5/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[2]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 1.052ns (33.864%)  route 2.055ns (66.136%))
  Logic Levels:           7  (CARRY8=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.060     0.060    MM5/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X27Y216      DSP_OUTPUT                                   r  MM5/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X27Y216      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[16])
                                                      0.209     0.269 f  MM5/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[16]
                         net (fo=7, routed)           0.427     0.696    MM5/ModMul_0/mul_z4/i___22_i_2__4_0[16]
    SLICE_X192Y562       LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.070     0.766 r  MM5/ModMul_0/mul_z4/i___22_i_28__4/O
                         net (fo=2, routed)           0.427     1.193    MM5/ModMul_0/mul_z4/i___22_i_28__4_n_0
    SLICE_X192Y562       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     1.355 r  MM5/ModMul_0/mul_z4/i___22_i_5__4/O[4]
                         net (fo=1, routed)           0.341     1.696    MM5/ModMul_0/mul_z4/z3_sub[20]
    SLICE_X191Y561       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     1.784 r  MM5/ModMul_0/mul_z4/out_reg_i_46__14/O
                         net (fo=1, routed)           0.022     1.806    MM5/ModMul_0/mul_z4/out_reg_i_46__14_n_0
    SLICE_X191Y561       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     1.965 r  MM5/ModMul_0/mul_z4/out_reg_i_4__44/CO[7]
                         net (fo=1, routed)           0.026     1.991    MM5/ModMul_0/mul_z4/out_reg_i_4__44_n_0
    SLICE_X191Y562       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.107 r  MM5/ModMul_0/mul_z4/out_reg_i_4__45/O[5]
                         net (fo=1, routed)           0.358     2.465    MM5/ModMul_0/mul_z4/out_reg_i_4__45_n_10
    SLICE_X190Y562       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.620 r  MM5/ModMul_0/mul_z4/out_reg_i_2__75/CO[7]
                         net (fo=1, routed)           0.026     2.646    MM5/ModMul_0/mul_z4/out_reg_i_2__75_n_0
    SLICE_X190Y563       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.093     2.739 r  MM5/ModMul_0/mul_z4/out_reg_i_1__75/O[4]
                         net (fo=2, routed)           0.428     3.167    MM5/ModMul_0/mul_w_mu_4/out_reg/A[2]
    DSP48E2_X27Y222      DSP_A_B_DATA                                 r  MM5/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=24014, unset)        0.043     3.543    MM5/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X27Y222      DSP_A_B_DATA                                 r  MM5/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X27Y222      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[2])
                                                     -0.270     3.238    MM5/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.238    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 systolic_0/pe01/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            systolic_0/pe01/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 1.336ns (42.885%)  route 1.779ns (57.115%))
  Logic Levels:           13  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.543 - 3.500 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.060     0.060    systolic_0/pe01/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X24Y253      DSP_OUTPUT                                   r  systolic_0/pe01/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X24Y253      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     0.270 r  systolic_0/pe01/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[4]
                         net (fo=7, routed)           0.447     0.717    systolic_0/pe01/ModMul_0/mul_z2/P[4]
    SLICE_X176Y643       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     0.866 r  systolic_0/pe01/ModMul_0/mul_z2/i___1_i_36__8/O
                         net (fo=2, routed)           0.150     1.016    systolic_0/pe01/ModMul_0/mul_z2/i___1_i_36__8_n_0
    SLICE_X177Y643       LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     1.152 r  systolic_0/pe01/ModMul_0/mul_z2/i___1_i_5__8/O
                         net (fo=2, routed)           0.176     1.328    systolic_0/pe01/ModMul_0/mul_z2/i___1_i_5__8_n_0
    SLICE_X175Y643       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     1.379 r  systolic_0/pe01/ModMul_0/mul_z2/i___1_i_11__8/O
                         net (fo=1, routed)           0.022     1.401    systolic_0/pe01/ModMul_0/mul_z2/i___1_i_11__8_n_0
    SLICE_X175Y643       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     1.560 r  systolic_0/pe01/ModMul_0/mul_z2/i___1_i_1__8/CO[7]
                         net (fo=1, routed)           0.026     1.586    systolic_0/pe01/ModMul_0/mul_z2/i___1_i_1__8_n_0
    SLICE_X175Y644       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     1.702 r  systolic_0/pe01/ModMul_0/mul_z2/i___7_i_2__8/O[7]
                         net (fo=2, routed)           0.228     1.930    systolic_0/pe01/ModMul_0/z5_sub[15]
    SLICE_X174Y643       LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     1.999 r  systolic_0/pe01/ModMul_0/i___14_0/O
                         net (fo=2, routed)           0.210     2.209    systolic_0/pe01/ModMul_0/mul_z4/buffer_reg[0][7]_0[1]
    SLICE_X174Y643       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     2.299 r  systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_43__26/O
                         net (fo=1, routed)           0.009     2.308    systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_43__26_n_0
    SLICE_X174Y643       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.494 r  systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_3__136/CO[7]
                         net (fo=1, routed)           0.026     2.520    systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_3__136_n_0
    SLICE_X174Y644       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.535 r  systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_2__134/CO[7]
                         net (fo=1, routed)           0.026     2.561    systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_2__134_n_0
    SLICE_X174Y645       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.576 r  systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_1__134/CO[7]
                         net (fo=1, routed)           0.026     2.602    systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_1__134_n_0
    SLICE_X174Y646       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.617 r  systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_2__135/CO[7]
                         net (fo=1, routed)           0.026     2.643    systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_2__135_n_0
    SLICE_X174Y647       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.658 r  systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_1__135/CO[7]
                         net (fo=1, routed)           0.026     2.684    systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_1__135_n_0
    SLICE_X174Y648       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.110     2.794 r  systolic_0/pe01/ModMul_0/mul_z4/out_reg_i_2__136/O[6]
                         net (fo=2, routed)           0.381     3.175    systolic_0/pe01/ModMul_0/mul_w_mu_4/out_reg/A[12]
    DSP48E2_X24Y255      DSP_A_B_DATA                                 r  systolic_0/pe01/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
                                                      0.000     3.500 r  clk (IN)
                         net (fo=24014, unset)        0.043     3.543    systolic_0/pe01/ModMul_0/mul_w_mu_4/out_reg/CLK
    DSP48E2_X24Y255      DSP_A_B_DATA                                 r  systolic_0/pe01/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.543    
                         clock uncertainty           -0.035     3.508    
    DSP48E2_X24Y255      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[12])
                                                     -0.258     3.250    systolic_0/pe01/ModMul_0/mul_w_mu_4/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.250    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 MM7/ModMul_0/delay_q/buffer_reg[3][47]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            MM7/ModMul_0/delay_q_final/buffer_reg[2][47]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.041ns (42.076%)  route 0.056ns (57.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.013     0.013    MM7/ModMul_0/delay_q/clk
    SLICE_X175Y559       FDRE                                         r  MM7/ModMul_0/delay_q/buffer_reg[3][47]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y559       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.054 r  MM7/ModMul_0/delay_q/buffer_reg[3][47]__0/Q
                         net (fo=3, routed)           0.056     0.110    MM7/ModMul_0/delay_q_final/buffer_reg[3]_1[47]
    SLICE_X175Y558       SRL16E                                       r  MM7/ModMul_0/delay_q_final/buffer_reg[2][47]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.039     0.039    MM7/ModMul_0/delay_q_final/clk
    SLICE_X175Y558       SRL16E                                       r  MM7/ModMul_0/delay_q_final/buffer_reg[2][47]_srl4/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X175Y558       SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.062     0.101    MM7/ModMul_0/delay_q_final/buffer_reg[2][47]_srl4
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 MM1/ModMul_0/delay_mu/buffer_reg[1][49]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            MM1/ModMul_0/delay_mu/buffer_reg[2][49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.012     0.012    MM1/ModMul_0/delay_mu/clk
    SLICE_X160Y664       FDRE                                         r  MM1/ModMul_0/delay_mu/buffer_reg[1][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y664       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  MM1/ModMul_0/delay_mu/buffer_reg[1][49]/Q
                         net (fo=1, routed)           0.033     0.084    MM1/ModMul_0/delay_mu/buffer_reg[1]_3[49]
    SLICE_X160Y664       FDRE                                         r  MM1/ModMul_0/delay_mu/buffer_reg[2][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.018     0.018    MM1/ModMul_0/delay_mu/clk
    SLICE_X160Y664       FDRE                                         r  MM1/ModMul_0/delay_mu/buffer_reg[2][49]/C
                         clock pessimism              0.000     0.018    
    SLICE_X160Y664       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    MM1/ModMul_0/delay_mu/buffer_reg[2][49]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 MM2/ModMul_0/delay_mu/buffer_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            MM2/ModMul_0/delay_mu/buffer_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.012     0.012    MM2/ModMul_0/delay_mu/clk
    SLICE_X155Y645       FDRE                                         r  MM2/ModMul_0/delay_mu/buffer_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y645       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  MM2/ModMul_0/delay_mu/buffer_reg[1][8]/Q
                         net (fo=1, routed)           0.033     0.084    MM2/ModMul_0/delay_mu/buffer_reg[1]_3[8]
    SLICE_X155Y645       FDRE                                         r  MM2/ModMul_0/delay_mu/buffer_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.018     0.018    MM2/ModMul_0/delay_mu/clk
    SLICE_X155Y645       FDRE                                         r  MM2/ModMul_0/delay_mu/buffer_reg[2][8]/C
                         clock pessimism              0.000     0.018    
    SLICE_X155Y645       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    MM2/ModMul_0/delay_mu/buffer_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 MM3/ModMul_0/delay_mu/buffer_reg[1][39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            MM3/ModMul_0/delay_mu/buffer_reg[2][39]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.012     0.012    MM3/ModMul_0/delay_mu/clk
    SLICE_X195Y630       FDRE                                         r  MM3/ModMul_0/delay_mu/buffer_reg[1][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y630       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  MM3/ModMul_0/delay_mu/buffer_reg[1][39]/Q
                         net (fo=1, routed)           0.033     0.084    MM3/ModMul_0/delay_mu/buffer_reg[1]_3[39]
    SLICE_X195Y630       FDRE                                         r  MM3/ModMul_0/delay_mu/buffer_reg[2][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.018     0.018    MM3/ModMul_0/delay_mu/clk
    SLICE_X195Y630       FDRE                                         r  MM3/ModMul_0/delay_mu/buffer_reg[2][39]/C
                         clock pessimism              0.000     0.018    
    SLICE_X195Y630       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    MM3/ModMul_0/delay_mu/buffer_reg[2][39]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 MM4/ModMul_0/delay_mu/buffer_reg[1][43]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            MM4/ModMul_0/delay_mu/buffer_reg[2][43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.012     0.012    MM4/ModMul_0/delay_mu/clk
    SLICE_X148Y621       FDRE                                         r  MM4/ModMul_0/delay_mu/buffer_reg[1][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y621       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  MM4/ModMul_0/delay_mu/buffer_reg[1][43]/Q
                         net (fo=1, routed)           0.033     0.084    MM4/ModMul_0/delay_mu/buffer_reg[1]_3[43]
    SLICE_X148Y621       FDRE                                         r  MM4/ModMul_0/delay_mu/buffer_reg[2][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.018     0.018    MM4/ModMul_0/delay_mu/clk
    SLICE_X148Y621       FDRE                                         r  MM4/ModMul_0/delay_mu/buffer_reg[2][43]/C
                         clock pessimism              0.000     0.018    
    SLICE_X148Y621       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    MM4/ModMul_0/delay_mu/buffer_reg[2][43]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 MM5/ModMul_0/delay_mu/buffer_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            MM5/ModMul_0/delay_mu/buffer_reg[2][20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.012     0.012    MM5/ModMul_0/delay_mu/clk
    SLICE_X193Y572       FDRE                                         r  MM5/ModMul_0/delay_mu/buffer_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y572       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  MM5/ModMul_0/delay_mu/buffer_reg[1][20]/Q
                         net (fo=1, routed)           0.033     0.084    MM5/ModMul_0/delay_mu/buffer_reg[1]_3[20]
    SLICE_X193Y572       FDRE                                         r  MM5/ModMul_0/delay_mu/buffer_reg[2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.018     0.018    MM5/ModMul_0/delay_mu/clk
    SLICE_X193Y572       FDRE                                         r  MM5/ModMul_0/delay_mu/buffer_reg[2][20]/C
                         clock pessimism              0.000     0.018    
    SLICE_X193Y572       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    MM5/ModMul_0/delay_mu/buffer_reg[2][20]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 MM6/ModMul_0/delay_mu/buffer_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            MM6/ModMul_0/delay_mu/buffer_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.012     0.012    MM6/ModMul_0/delay_mu/clk
    SLICE_X151Y570       FDRE                                         r  MM6/ModMul_0/delay_mu/buffer_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y570       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  MM6/ModMul_0/delay_mu/buffer_reg[1][0]/Q
                         net (fo=1, routed)           0.033     0.084    MM6/ModMul_0/delay_mu/buffer_reg[1]_3[0]
    SLICE_X151Y570       FDRE                                         r  MM6/ModMul_0/delay_mu/buffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.018     0.018    MM6/ModMul_0/delay_mu/clk
    SLICE_X151Y570       FDRE                                         r  MM6/ModMul_0/delay_mu/buffer_reg[2][0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X151Y570       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    MM6/ModMul_0/delay_mu/buffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 systolic_0/mu_delay5/buffer_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            systolic_0/mu_delay5/buffer_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.012     0.012    systolic_0/mu_delay5/clk
    SLICE_X178Y598       FDRE                                         r  systolic_0/mu_delay5/buffer_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y598       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  systolic_0/mu_delay5/buffer_reg[0][8]/Q
                         net (fo=1, routed)           0.033     0.084    systolic_0/mu_delay5/buffer_reg_n_0_[0][8]
    SLICE_X178Y598       FDRE                                         r  systolic_0/mu_delay5/buffer_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.018     0.018    systolic_0/mu_delay5/clk
    SLICE_X178Y598       FDRE                                         r  systolic_0/mu_delay5/buffer_reg[1][8]/C
                         clock pessimism              0.000     0.018    
    SLICE_X178Y598       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    systolic_0/mu_delay5/buffer_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 systolic_0/pe00/ModMul_0/delay_mu/buffer_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            systolic_0/pe00/ModMul_0/delay_mu/buffer_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.012     0.012    systolic_0/pe00/ModMul_0/delay_mu/clk
    SLICE_X188Y641       FDRE                                         r  systolic_0/pe00/ModMul_0/delay_mu/buffer_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y641       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  systolic_0/pe00/ModMul_0/delay_mu/buffer_reg[1][18]/Q
                         net (fo=1, routed)           0.033     0.084    systolic_0/pe00/ModMul_0/delay_mu/buffer_reg[1]_25[18]
    SLICE_X188Y641       FDRE                                         r  systolic_0/pe00/ModMul_0/delay_mu/buffer_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.018     0.018    systolic_0/pe00/ModMul_0/delay_mu/clk
    SLICE_X188Y641       FDRE                                         r  systolic_0/pe00/ModMul_0/delay_mu/buffer_reg[2][18]/C
                         clock pessimism              0.000     0.018    
    SLICE_X188Y641       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    systolic_0/pe00/ModMul_0/delay_mu/buffer_reg[2][18]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 systolic_0/pe03/ModMul_0/delay_mu/buffer_reg[1][40]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            systolic_0/pe03/ModMul_0/delay_mu/buffer_reg[2][40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.012     0.012    systolic_0/pe03/ModMul_0/delay_mu/clk
    SLICE_X185Y621       FDRE                                         r  systolic_0/pe03/ModMul_0/delay_mu/buffer_reg[1][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y621       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  systolic_0/pe03/ModMul_0/delay_mu/buffer_reg[1][40]/Q
                         net (fo=1, routed)           0.033     0.084    systolic_0/pe03/ModMul_0/delay_mu/buffer_reg[1]_28[40]
    SLICE_X185Y621       FDRE                                         r  systolic_0/pe03/ModMul_0/delay_mu/buffer_reg[2][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.018     0.018    systolic_0/pe03/ModMul_0/delay_mu/clk
    SLICE_X185Y621       FDRE                                         r  systolic_0/pe03/ModMul_0/delay_mu/buffer_reg[2][40]/C
                         clock pessimism              0.000     0.018    
    SLICE_X185Y621       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    systolic_0/pe03/ModMul_0/delay_mu/buffer_reg[2][40]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.750 }
Period(ns):         3.500
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][0]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][10]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][11]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][12]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][13]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][14]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][15]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X186Y662  MM0/ModMul_0/delay_q/buffer_reg[1][16]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X186Y662  MM0/ModMul_0/delay_q/buffer_reg[1][17]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.500       2.436      SLICE_X186Y662  MM0/ModMul_0/delay_q/buffer_reg[1][18]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.750       1.218      SLICE_X186Y659  MM0/ModMul_0/delay_q/buffer_reg[1][13]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.030     0.030    systolic_0/pe07/ModAdd_0/clk
    SLICE_X176Y577       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y577       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[14]/Q
                         net (fo=0)                   0.000     0.110    a[14]
                                                                      r  a[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.029     0.029    systolic_0/pe07/ModAdd_0/clk
    SLICE_X177Y579       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y579       FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[16]/Q
                         net (fo=0)                   0.000     0.110    a[16]
                                                                      r  a[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.029     0.029    systolic_0/pe07/ModAdd_0/clk
    SLICE_X177Y579       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y579       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[18]/Q
                         net (fo=0)                   0.000     0.110    a[18]
                                                                      r  a[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.029     0.029    systolic_0/pe07/ModAdd_0/clk
    SLICE_X177Y579       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y579       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[24]/Q
                         net (fo=0)                   0.000     0.110    a[24]
                                                                      r  a[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.029     0.029    systolic_0/pe07/ModAdd_0/clk
    SLICE_X177Y584       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y584       FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[28]/Q
                         net (fo=0)                   0.000     0.110    a[28]
                                                                      r  a[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.029     0.029    systolic_0/pe07/ModAdd_0/clk
    SLICE_X177Y584       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y584       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[30]/Q
                         net (fo=0)                   0.000     0.110    a[30]
                                                                      r  a[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.030     0.030    systolic_0/pe07/ModAdd_0/clk
    SLICE_X176Y585       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y585       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[38]/Q
                         net (fo=0)                   0.000     0.110    a[38]
                                                                      r  a[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.029     0.029    systolic_0/pe07/ModAdd_0/clk
    SLICE_X177Y578       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y578       FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[8]/Q
                         net (fo=0)                   0.000     0.110    a[8]
                                                                      r  a[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.029     0.029    systolic_0/pe07/ModAdd_0/clk
    SLICE_X177Y578       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y578       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[12]/Q
                         net (fo=0)                   0.000     0.109    a[12]
                                                                      r  a[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.029     0.029    systolic_0/pe07/ModAdd_0/clk
    SLICE_X177Y584       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y584       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[26]/Q
                         net (fo=0)                   0.000     0.109    a[26]
                                                                      r  a[26] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.013     0.013    systolic_0/pe07/ModAdd_0/clk
    SLICE_X176Y585       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y585       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[43]/Q
                         net (fo=0)                   0.000     0.050    a[43]
                                                                      r  a[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.013     0.013    systolic_0/pe07/ModAdd_0/clk
    SLICE_X176Y585       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y585       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[41]/Q
                         net (fo=0)                   0.000     0.051    a[41]
                                                                      r  a[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.013     0.013    systolic_0/pe07/ModAdd_0/clk
    SLICE_X176Y585       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y585       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[45]/Q
                         net (fo=0)                   0.000     0.051    a[45]
                                                                      r  a[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.012     0.012    systolic_0/pe07/ModAdd_0/clk
    SLICE_X177Y578       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y578       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[10]/Q
                         net (fo=0)                   0.000     0.051    a[10]
                                                                      r  a[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.012     0.012    systolic_0/pe07/ModAdd_0/clk
    SLICE_X177Y579       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y579       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[19]/Q
                         net (fo=0)                   0.000     0.051    a[19]
                                                                      r  a[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.012     0.012    systolic_0/pe07/ModAdd_0/clk
    SLICE_X177Y578       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y578       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[1]/Q
                         net (fo=0)                   0.000     0.051    a[1]
                                                                      r  a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.012     0.012    systolic_0/pe07/ModAdd_0/clk
    SLICE_X177Y579       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y579       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[21]/Q
                         net (fo=0)                   0.000     0.051    a[21]
                                                                      r  a[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.012     0.012    systolic_0/pe07/ModAdd_0/clk
    SLICE_X177Y584       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y584       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[31]/Q
                         net (fo=0)                   0.000     0.051    a[31]
                                                                      r  a[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.012     0.012    systolic_0/pe07/ModAdd_0/clk
    SLICE_X177Y584       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y584       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[35]/Q
                         net (fo=0)                   0.000     0.051    a[35]
                                                                      r  a[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 systolic_0/pe07/ModAdd_0/Add_Mod_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.012     0.012    systolic_0/pe07/ModAdd_0/clk
    SLICE_X177Y578       FDCE                                         r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y578       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  systolic_0/pe07/ModAdd_0/Add_Mod_reg[3]/Q
                         net (fo=0)                   0.000     0.051    a[3]
                                                                      r  a[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         13154 Endpoints
Min Delay         13154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_q5/out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 0.053ns (1.006%)  route 5.216ns (98.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=42, unset)           0.000     0.000    systolic_0/r_q/clr
    SLICE_X161Y647       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.053 r  systolic_0/r_q/out[47]_i_1/O
                         net (fo=2039, routed)        5.216     5.269    r_q5/SR[0]
    SLICE_X183Y564       FDRE                                         r  r_q5/out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.020     0.020    r_q5/clk
    SLICE_X183Y564       FDRE                                         r  r_q5/out_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_q5/out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 0.053ns (1.006%)  route 5.216ns (98.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=42, unset)           0.000     0.000    systolic_0/r_q/clr
    SLICE_X161Y647       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.053 r  systolic_0/r_q/out[47]_i_1/O
                         net (fo=2039, routed)        5.216     5.269    r_q5/SR[0]
    SLICE_X183Y564       FDRE                                         r  r_q5/out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.020     0.020    r_q5/clk
    SLICE_X183Y564       FDRE                                         r  r_q5/out_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_q5/out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 0.053ns (1.006%)  route 5.216ns (98.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=42, unset)           0.000     0.000    systolic_0/r_q/clr
    SLICE_X161Y647       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.053 r  systolic_0/r_q/out[47]_i_1/O
                         net (fo=2039, routed)        5.216     5.269    r_q5/SR[0]
    SLICE_X183Y564       FDRE                                         r  r_q5/out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.020     0.020    r_q5/clk
    SLICE_X183Y564       FDRE                                         r  r_q5/out_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_q5/out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 0.053ns (1.006%)  route 5.216ns (98.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=42, unset)           0.000     0.000    systolic_0/r_q/clr
    SLICE_X161Y647       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.053 r  systolic_0/r_q/out[47]_i_1/O
                         net (fo=2039, routed)        5.216     5.269    r_q5/SR[0]
    SLICE_X183Y564       FDRE                                         r  r_q5/out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.020     0.020    r_q5/clk
    SLICE_X183Y564       FDRE                                         r  r_q5/out_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_q5/out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 0.053ns (1.006%)  route 5.216ns (98.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=42, unset)           0.000     0.000    systolic_0/r_q/clr
    SLICE_X161Y647       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.053 r  systolic_0/r_q/out[47]_i_1/O
                         net (fo=2039, routed)        5.216     5.269    r_q5/SR[0]
    SLICE_X183Y564       FDRE                                         r  r_q5/out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.020     0.020    r_q5/clk
    SLICE_X183Y564       FDRE                                         r  r_q5/out_reg[8]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_q5/out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 0.053ns (1.006%)  route 5.216ns (98.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=42, unset)           0.000     0.000    systolic_0/r_q/clr
    SLICE_X161Y647       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.053 r  systolic_0/r_q/out[47]_i_1/O
                         net (fo=2039, routed)        5.216     5.269    r_q5/SR[0]
    SLICE_X183Y564       FDRE                                         r  r_q5/out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.020     0.020    r_q5/clk
    SLICE_X183Y564       FDRE                                         r  r_q5/out_reg[9]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_QHatInvModq5/out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.244ns  (logic 0.053ns (1.011%)  route 5.191ns (98.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=42, unset)           0.000     0.000    systolic_0/r_q/clr
    SLICE_X161Y647       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.053 r  systolic_0/r_q/out[47]_i_1/O
                         net (fo=2039, routed)        5.191     5.244    r_QHatInvModq5/SR[0]
    SLICE_X193Y559       FDRE                                         r  r_QHatInvModq5/out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.020     0.020    r_QHatInvModq5/clk
    SLICE_X193Y559       FDRE                                         r  r_QHatInvModq5/out_reg[17]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_QHatInvModq5/out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.244ns  (logic 0.053ns (1.011%)  route 5.191ns (98.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=42, unset)           0.000     0.000    systolic_0/r_q/clr
    SLICE_X161Y647       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.053 r  systolic_0/r_q/out[47]_i_1/O
                         net (fo=2039, routed)        5.191     5.244    r_QHatInvModq5/SR[0]
    SLICE_X193Y559       FDRE                                         r  r_QHatInvModq5/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.020     0.020    r_QHatInvModq5/clk
    SLICE_X193Y559       FDRE                                         r  r_QHatInvModq5/out_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_QHatInvModq5/out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.244ns  (logic 0.053ns (1.011%)  route 5.191ns (98.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=42, unset)           0.000     0.000    systolic_0/r_q/clr
    SLICE_X161Y647       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.053 r  systolic_0/r_q/out[47]_i_1/O
                         net (fo=2039, routed)        5.191     5.244    r_QHatInvModq5/SR[0]
    SLICE_X193Y559       FDRE                                         r  r_QHatInvModq5/out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.020     0.020    r_QHatInvModq5/clk
    SLICE_X193Y559       FDRE                                         r  r_QHatInvModq5/out_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_q5/out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.183ns  (logic 0.053ns (1.023%)  route 5.130ns (98.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=42, unset)           0.000     0.000    systolic_0/r_q/clr
    SLICE_X161Y647       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.053 r  systolic_0/r_q/out[47]_i_1/O
                         net (fo=2039, routed)        5.130     5.183    r_q5/SR[0]
    SLICE_X182Y567       FDRE                                         r  r_q5/out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.021     0.021    r_q5/clk
    SLICE_X182Y567       FDRE                                         r  r_q5/out_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_QHatInvModq0/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=2039, unset)         0.000     0.000    r_QHatInvModq0/en
    SLICE_X195Y643       FDRE                                         r  r_QHatInvModq0/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.028     0.028    r_QHatInvModq0/clk
    SLICE_X195Y643       FDRE                                         r  r_QHatInvModq0/out_reg[0]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_QHatInvModq0/out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=2039, unset)         0.000     0.000    r_QHatInvModq0/en
    SLICE_X197Y640       FDRE                                         r  r_QHatInvModq0/out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.030     0.030    r_QHatInvModq0/clk
    SLICE_X197Y640       FDRE                                         r  r_QHatInvModq0/out_reg[10]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_QHatInvModq0/out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=2039, unset)         0.000     0.000    r_QHatInvModq0/en
    SLICE_X198Y642       FDRE                                         r  r_QHatInvModq0/out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.029     0.029    r_QHatInvModq0/clk
    SLICE_X198Y642       FDRE                                         r  r_QHatInvModq0/out_reg[11]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_QHatInvModq0/out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=2039, unset)         0.000     0.000    r_QHatInvModq0/en
    SLICE_X198Y643       FDRE                                         r  r_QHatInvModq0/out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.028     0.028    r_QHatInvModq0/clk
    SLICE_X198Y643       FDRE                                         r  r_QHatInvModq0/out_reg[12]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_QHatInvModq0/out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=2039, unset)         0.000     0.000    r_QHatInvModq0/en
    SLICE_X197Y640       FDRE                                         r  r_QHatInvModq0/out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.030     0.030    r_QHatInvModq0/clk
    SLICE_X197Y640       FDRE                                         r  r_QHatInvModq0/out_reg[13]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_QHatInvModq0/out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=2039, unset)         0.000     0.000    r_QHatInvModq0/en
    SLICE_X196Y650       FDRE                                         r  r_QHatInvModq0/out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.030     0.030    r_QHatInvModq0/clk
    SLICE_X196Y650       FDRE                                         r  r_QHatInvModq0/out_reg[14]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_QHatInvModq0/out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=2039, unset)         0.000     0.000    r_QHatInvModq0/en
    SLICE_X197Y643       FDRE                                         r  r_QHatInvModq0/out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.030     0.030    r_QHatInvModq0/clk
    SLICE_X197Y643       FDRE                                         r  r_QHatInvModq0/out_reg[15]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_QHatInvModq0/out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=2039, unset)         0.000     0.000    r_QHatInvModq0/en
    SLICE_X198Y641       FDRE                                         r  r_QHatInvModq0/out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.028     0.028    r_QHatInvModq0/clk
    SLICE_X198Y641       FDRE                                         r  r_QHatInvModq0/out_reg[16]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_QHatInvModq0/out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=2039, unset)         0.000     0.000    r_QHatInvModq0/en
    SLICE_X198Y641       FDRE                                         r  r_QHatInvModq0/out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.028     0.028    r_QHatInvModq0/clk
    SLICE_X198Y641       FDRE                                         r  r_QHatInvModq0/out_reg[17]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_QHatInvModq0/out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=2039, unset)         0.000     0.000    r_QHatInvModq0/en
    SLICE_X198Y641       FDRE                                         r  r_QHatInvModq0/out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24014, unset)        0.028     0.028    r_QHatInvModq0/clk
    SLICE_X198Y641       FDRE                                         r  r_QHatInvModq0/out_reg[18]/C





