;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; IB1
IB1__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
IB1__0__MASK EQU 0x20
IB1__0__PC EQU CYREG_PRT3_PC5
IB1__0__PORT EQU 3
IB1__0__SHIFT EQU 5
IB1__AG EQU CYREG_PRT3_AG
IB1__AMUX EQU CYREG_PRT3_AMUX
IB1__BIE EQU CYREG_PRT3_BIE
IB1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
IB1__BYP EQU CYREG_PRT3_BYP
IB1__CTL EQU CYREG_PRT3_CTL
IB1__DM0 EQU CYREG_PRT3_DM0
IB1__DM1 EQU CYREG_PRT3_DM1
IB1__DM2 EQU CYREG_PRT3_DM2
IB1__DR EQU CYREG_PRT3_DR
IB1__INP_DIS EQU CYREG_PRT3_INP_DIS
IB1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
IB1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
IB1__LCD_EN EQU CYREG_PRT3_LCD_EN
IB1__MASK EQU 0x20
IB1__PORT EQU 3
IB1__PRT EQU CYREG_PRT3_PRT
IB1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
IB1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
IB1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
IB1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
IB1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
IB1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
IB1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
IB1__PS EQU CYREG_PRT3_PS
IB1__SHIFT EQU 5
IB1__SLW EQU CYREG_PRT3_SLW

; IB2
IB2__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
IB2__0__MASK EQU 0x40
IB2__0__PC EQU CYREG_PRT3_PC6
IB2__0__PORT EQU 3
IB2__0__SHIFT EQU 6
IB2__AG EQU CYREG_PRT3_AG
IB2__AMUX EQU CYREG_PRT3_AMUX
IB2__BIE EQU CYREG_PRT3_BIE
IB2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
IB2__BYP EQU CYREG_PRT3_BYP
IB2__CTL EQU CYREG_PRT3_CTL
IB2__DM0 EQU CYREG_PRT3_DM0
IB2__DM1 EQU CYREG_PRT3_DM1
IB2__DM2 EQU CYREG_PRT3_DM2
IB2__DR EQU CYREG_PRT3_DR
IB2__INP_DIS EQU CYREG_PRT3_INP_DIS
IB2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
IB2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
IB2__LCD_EN EQU CYREG_PRT3_LCD_EN
IB2__MASK EQU 0x40
IB2__PORT EQU 3
IB2__PRT EQU CYREG_PRT3_PRT
IB2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
IB2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
IB2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
IB2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
IB2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
IB2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
IB2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
IB2__PS EQU CYREG_PRT3_PS
IB2__SHIFT EQU 6
IB2__SLW EQU CYREG_PRT3_SLW

; Led
Led__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Led__0__MASK EQU 0x02
Led__0__PC EQU CYREG_PRT2_PC1
Led__0__PORT EQU 2
Led__0__SHIFT EQU 1
Led__AG EQU CYREG_PRT2_AG
Led__AMUX EQU CYREG_PRT2_AMUX
Led__BIE EQU CYREG_PRT2_BIE
Led__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Led__BYP EQU CYREG_PRT2_BYP
Led__CTL EQU CYREG_PRT2_CTL
Led__DM0 EQU CYREG_PRT2_DM0
Led__DM1 EQU CYREG_PRT2_DM1
Led__DM2 EQU CYREG_PRT2_DM2
Led__DR EQU CYREG_PRT2_DR
Led__INP_DIS EQU CYREG_PRT2_INP_DIS
Led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Led__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Led__LCD_EN EQU CYREG_PRT2_LCD_EN
Led__MASK EQU 0x02
Led__PORT EQU 2
Led__PRT EQU CYREG_PRT2_PRT
Led__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Led__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Led__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Led__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Led__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Led__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Led__PS EQU CYREG_PRT2_PS
Led__SHIFT EQU 1
Led__SLW EQU CYREG_PRT2_SLW

; PSOC
PSOC_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PSOC_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PSOC_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PSOC_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PSOC_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PSOC_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PSOC_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PSOC_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PSOC_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PSOC_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PSOC_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PSOC_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PSOC_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
PSOC_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PSOC_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PSOC_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PSOC_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PSOC_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PSOC_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
PSOC_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
PSOC_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PSOC_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PSOC_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PSOC_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
PSOC_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
PSOC_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
PSOC_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
PSOC_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
PSOC_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
PSOC_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
PSOC_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PSOC_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
PSOC_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
PSOC_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
PSOC_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
PSOC_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
PSOC_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
PSOC_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
PSOC_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
PSOC_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PSOC_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
PSOC_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
PSOC_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
PSOC_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PSOC_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
PSOC_BUART_sRX_RxSts__3__MASK EQU 0x08
PSOC_BUART_sRX_RxSts__3__POS EQU 3
PSOC_BUART_sRX_RxSts__4__MASK EQU 0x10
PSOC_BUART_sRX_RxSts__4__POS EQU 4
PSOC_BUART_sRX_RxSts__5__MASK EQU 0x20
PSOC_BUART_sRX_RxSts__5__POS EQU 5
PSOC_BUART_sRX_RxSts__MASK EQU 0x38
PSOC_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
PSOC_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PSOC_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB05_A0
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB05_A1
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB05_D0
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB05_D1
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB05_F0
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB05_F1
PSOC_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
PSOC_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
PSOC_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
PSOC_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
PSOC_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PSOC_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
PSOC_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
PSOC_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
PSOC_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
PSOC_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
PSOC_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
PSOC_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
PSOC_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
PSOC_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PSOC_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
PSOC_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
PSOC_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
PSOC_BUART_sTX_TxSts__0__MASK EQU 0x01
PSOC_BUART_sTX_TxSts__0__POS EQU 0
PSOC_BUART_sTX_TxSts__1__MASK EQU 0x02
PSOC_BUART_sTX_TxSts__1__POS EQU 1
PSOC_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PSOC_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
PSOC_BUART_sTX_TxSts__2__MASK EQU 0x04
PSOC_BUART_sTX_TxSts__2__POS EQU 2
PSOC_BUART_sTX_TxSts__3__MASK EQU 0x08
PSOC_BUART_sTX_TxSts__3__POS EQU 3
PSOC_BUART_sTX_TxSts__MASK EQU 0x0F
PSOC_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
PSOC_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PSOC_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
PSOC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
PSOC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
PSOC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
PSOC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
PSOC_IntClock__INDEX EQU 0x00
PSOC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PSOC_IntClock__PM_ACT_MSK EQU 0x01
PSOC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PSOC_IntClock__PM_STBY_MSK EQU 0x01

; RFID
RFID_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
RFID_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
RFID_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
RFID_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
RFID_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
RFID_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
RFID_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
RFID_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
RFID_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
RFID_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
RFID_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
RFID_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
RFID_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
RFID_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
RFID_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
RFID_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
RFID_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
RFID_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
RFID_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
RFID_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
RFID_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
RFID_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
RFID_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
RFID_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
RFID_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
RFID_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
RFID_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
RFID_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
RFID_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
RFID_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
RFID_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
RFID_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
RFID_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
RFID_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
RFID_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
RFID_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
RFID_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
RFID_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
RFID_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
RFID_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
RFID_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
RFID_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
RFID_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
RFID_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
RFID_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
RFID_BUART_sRX_RxSts__3__MASK EQU 0x08
RFID_BUART_sRX_RxSts__3__POS EQU 3
RFID_BUART_sRX_RxSts__4__MASK EQU 0x10
RFID_BUART_sRX_RxSts__4__POS EQU 4
RFID_BUART_sRX_RxSts__5__MASK EQU 0x20
RFID_BUART_sRX_RxSts__5__POS EQU 5
RFID_BUART_sRX_RxSts__MASK EQU 0x38
RFID_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
RFID_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
RFID_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB03_ST
RFID_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
RFID_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
RFID_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
RFID_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
RFID_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
RFID_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
RFID_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
RFID_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
RFID_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB01_A0
RFID_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB01_A1
RFID_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
RFID_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB01_D0
RFID_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB01_D1
RFID_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
RFID_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
RFID_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB01_F0
RFID_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB01_F1
RFID_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
RFID_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
RFID_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
RFID_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
RFID_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
RFID_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
RFID_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
RFID_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
RFID_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
RFID_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
RFID_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
RFID_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
RFID_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
RFID_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
RFID_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
RFID_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
RFID_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
RFID_BUART_sTX_TxSts__0__MASK EQU 0x01
RFID_BUART_sTX_TxSts__0__POS EQU 0
RFID_BUART_sTX_TxSts__1__MASK EQU 0x02
RFID_BUART_sTX_TxSts__1__POS EQU 1
RFID_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
RFID_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
RFID_BUART_sTX_TxSts__2__MASK EQU 0x04
RFID_BUART_sTX_TxSts__2__POS EQU 2
RFID_BUART_sTX_TxSts__3__MASK EQU 0x08
RFID_BUART_sTX_TxSts__3__POS EQU 3
RFID_BUART_sTX_TxSts__MASK EQU 0x0F
RFID_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
RFID_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
RFID_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB02_ST
RFID_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
RFID_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
RFID_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
RFID_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
RFID_IntClock__INDEX EQU 0x03
RFID_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
RFID_IntClock__PM_ACT_MSK EQU 0x08
RFID_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
RFID_IntClock__PM_STBY_MSK EQU 0x08

; I2C_1
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; RS232
RS232_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
RS232_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
RS232_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
RS232_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
RS232_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
RS232_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
RS232_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
RS232_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
RS232_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
RS232_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
RS232_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
RS232_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
RS232_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
RS232_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
RS232_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
RS232_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
RS232_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
RS232_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
RS232_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
RS232_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
RS232_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
RS232_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
RS232_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
RS232_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
RS232_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
RS232_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
RS232_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
RS232_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
RS232_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
RS232_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
RS232_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
RS232_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
RS232_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
RS232_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
RS232_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
RS232_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
RS232_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
RS232_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
RS232_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
RS232_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
RS232_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
RS232_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
RS232_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
RS232_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
RS232_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
RS232_BUART_sRX_RxSts__3__MASK EQU 0x08
RS232_BUART_sRX_RxSts__3__POS EQU 3
RS232_BUART_sRX_RxSts__4__MASK EQU 0x10
RS232_BUART_sRX_RxSts__4__POS EQU 4
RS232_BUART_sRX_RxSts__5__MASK EQU 0x20
RS232_BUART_sRX_RxSts__5__POS EQU 5
RS232_BUART_sRX_RxSts__MASK EQU 0x38
RS232_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
RS232_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
RS232_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
RS232_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
RS232_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
RS232_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
RS232_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
RS232_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
RS232_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
RS232_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
RS232_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
RS232_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB06_A0
RS232_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB06_A1
RS232_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
RS232_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB06_D0
RS232_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB06_D1
RS232_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
RS232_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
RS232_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB06_F0
RS232_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB06_F1
RS232_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
RS232_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
RS232_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
RS232_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
RS232_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
RS232_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
RS232_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
RS232_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
RS232_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
RS232_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
RS232_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
RS232_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
RS232_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
RS232_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
RS232_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
RS232_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
RS232_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
RS232_BUART_sTX_TxSts__0__MASK EQU 0x01
RS232_BUART_sTX_TxSts__0__POS EQU 0
RS232_BUART_sTX_TxSts__1__MASK EQU 0x02
RS232_BUART_sTX_TxSts__1__POS EQU 1
RS232_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
RS232_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
RS232_BUART_sTX_TxSts__2__MASK EQU 0x04
RS232_BUART_sTX_TxSts__2__POS EQU 2
RS232_BUART_sTX_TxSts__3__MASK EQU 0x08
RS232_BUART_sTX_TxSts__3__POS EQU 3
RS232_BUART_sTX_TxSts__MASK EQU 0x0F
RS232_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
RS232_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
RS232_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
RS232_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
RS232_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
RS232_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
RS232_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
RS232_IntClock__INDEX EQU 0x01
RS232_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
RS232_IntClock__PM_ACT_MSK EQU 0x02
RS232_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
RS232_IntClock__PM_STBY_MSK EQU 0x02
RS232_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RS232_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RS232_RXInternalInterrupt__INTC_MASK EQU 0x02
RS232_RXInternalInterrupt__INTC_NUMBER EQU 1
RS232_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
RS232_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
RS232_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RS232_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

; Botones
Botones__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Botones__0__MASK EQU 0x10
Botones__0__PC EQU CYREG_PRT2_PC4
Botones__0__PORT EQU 2
Botones__0__SHIFT EQU 4
Botones__1__INTTYPE EQU CYREG_PICU2_INTTYPE5
Botones__1__MASK EQU 0x20
Botones__1__PC EQU CYREG_PRT2_PC5
Botones__1__PORT EQU 2
Botones__1__SHIFT EQU 5
Botones__AG EQU CYREG_PRT2_AG
Botones__AMUX EQU CYREG_PRT2_AMUX
Botones__BIE EQU CYREG_PRT2_BIE
Botones__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Botones__BYP EQU CYREG_PRT2_BYP
Botones__CTL EQU CYREG_PRT2_CTL
Botones__DM0 EQU CYREG_PRT2_DM0
Botones__DM1 EQU CYREG_PRT2_DM1
Botones__DM2 EQU CYREG_PRT2_DM2
Botones__DR EQU CYREG_PRT2_DR
Botones__INP_DIS EQU CYREG_PRT2_INP_DIS
Botones__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Botones__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Botones__LCD_EN EQU CYREG_PRT2_LCD_EN
Botones__MASK EQU 0x30
Botones__PORT EQU 2
Botones__PRT EQU CYREG_PRT2_PRT
Botones__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Botones__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Botones__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Botones__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Botones__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Botones__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Botones__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Botones__PS EQU CYREG_PRT2_PS
Botones__SHIFT EQU 4
Botones__SLW EQU CYREG_PRT2_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x04
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x10
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x10

; Rx_Blue
Rx_Blue__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Rx_Blue__0__MASK EQU 0x08
Rx_Blue__0__PC EQU CYREG_PRT3_PC3
Rx_Blue__0__PORT EQU 3
Rx_Blue__0__SHIFT EQU 3
Rx_Blue__AG EQU CYREG_PRT3_AG
Rx_Blue__AMUX EQU CYREG_PRT3_AMUX
Rx_Blue__BIE EQU CYREG_PRT3_BIE
Rx_Blue__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_Blue__BYP EQU CYREG_PRT3_BYP
Rx_Blue__CTL EQU CYREG_PRT3_CTL
Rx_Blue__DM0 EQU CYREG_PRT3_DM0
Rx_Blue__DM1 EQU CYREG_PRT3_DM1
Rx_Blue__DM2 EQU CYREG_PRT3_DM2
Rx_Blue__DR EQU CYREG_PRT3_DR
Rx_Blue__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_Blue__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx_Blue__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_Blue__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_Blue__MASK EQU 0x08
Rx_Blue__PORT EQU 3
Rx_Blue__PRT EQU CYREG_PRT3_PRT
Rx_Blue__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_Blue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_Blue__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_Blue__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_Blue__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_Blue__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_Blue__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_Blue__PS EQU CYREG_PRT3_PS
Rx_Blue__SHIFT EQU 3
Rx_Blue__SLW EQU CYREG_PRT3_SLW

; Rx_PSOC
Rx_PSOC__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Rx_PSOC__0__MASK EQU 0x80
Rx_PSOC__0__PC EQU CYREG_PRT3_PC7
Rx_PSOC__0__PORT EQU 3
Rx_PSOC__0__SHIFT EQU 7
Rx_PSOC__AG EQU CYREG_PRT3_AG
Rx_PSOC__AMUX EQU CYREG_PRT3_AMUX
Rx_PSOC__BIE EQU CYREG_PRT3_BIE
Rx_PSOC__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_PSOC__BYP EQU CYREG_PRT3_BYP
Rx_PSOC__CTL EQU CYREG_PRT3_CTL
Rx_PSOC__DM0 EQU CYREG_PRT3_DM0
Rx_PSOC__DM1 EQU CYREG_PRT3_DM1
Rx_PSOC__DM2 EQU CYREG_PRT3_DM2
Rx_PSOC__DR EQU CYREG_PRT3_DR
Rx_PSOC__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_PSOC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx_PSOC__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_PSOC__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_PSOC__MASK EQU 0x80
Rx_PSOC__PORT EQU 3
Rx_PSOC__PRT EQU CYREG_PRT3_PRT
Rx_PSOC__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_PSOC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_PSOC__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_PSOC__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_PSOC__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_PSOC__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_PSOC__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_PSOC__PS EQU CYREG_PRT3_PS
Rx_PSOC__SHIFT EQU 7
Rx_PSOC__SLW EQU CYREG_PRT3_SLW

; Rx_RFID
Rx_RFID__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Rx_RFID__0__MASK EQU 0x04
Rx_RFID__0__PC EQU CYREG_PRT12_PC2
Rx_RFID__0__PORT EQU 12
Rx_RFID__0__SHIFT EQU 2
Rx_RFID__AG EQU CYREG_PRT12_AG
Rx_RFID__BIE EQU CYREG_PRT12_BIE
Rx_RFID__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_RFID__BYP EQU CYREG_PRT12_BYP
Rx_RFID__DM0 EQU CYREG_PRT12_DM0
Rx_RFID__DM1 EQU CYREG_PRT12_DM1
Rx_RFID__DM2 EQU CYREG_PRT12_DM2
Rx_RFID__DR EQU CYREG_PRT12_DR
Rx_RFID__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_RFID__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_RFID__MASK EQU 0x04
Rx_RFID__PORT EQU 12
Rx_RFID__PRT EQU CYREG_PRT12_PRT
Rx_RFID__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_RFID__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_RFID__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_RFID__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_RFID__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_RFID__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_RFID__PS EQU CYREG_PRT12_PS
Rx_RFID__SHIFT EQU 2
Rx_RFID__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_RFID__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_RFID__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_RFID__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_RFID__SLW EQU CYREG_PRT12_SLW

; Rx_Surt
Rx_Surt__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Rx_Surt__0__MASK EQU 0x01
Rx_Surt__0__PC EQU CYREG_PRT3_PC0
Rx_Surt__0__PORT EQU 3
Rx_Surt__0__SHIFT EQU 0
Rx_Surt__AG EQU CYREG_PRT3_AG
Rx_Surt__AMUX EQU CYREG_PRT3_AMUX
Rx_Surt__BIE EQU CYREG_PRT3_BIE
Rx_Surt__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_Surt__BYP EQU CYREG_PRT3_BYP
Rx_Surt__CTL EQU CYREG_PRT3_CTL
Rx_Surt__DM0 EQU CYREG_PRT3_DM0
Rx_Surt__DM1 EQU CYREG_PRT3_DM1
Rx_Surt__DM2 EQU CYREG_PRT3_DM2
Rx_Surt__DR EQU CYREG_PRT3_DR
Rx_Surt__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_Surt__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx_Surt__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_Surt__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_Surt__MASK EQU 0x01
Rx_Surt__PORT EQU 3
Rx_Surt__PRT EQU CYREG_PRT3_PRT
Rx_Surt__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_Surt__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_Surt__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_Surt__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_Surt__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_Surt__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_Surt__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_Surt__PS EQU CYREG_PRT3_PS
Rx_Surt__SHIFT EQU 0
Rx_Surt__SLW EQU CYREG_PRT3_SLW

; Tx_Blue
Tx_Blue__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Tx_Blue__0__MASK EQU 0x10
Tx_Blue__0__PC EQU CYREG_PRT3_PC4
Tx_Blue__0__PORT EQU 3
Tx_Blue__0__SHIFT EQU 4
Tx_Blue__AG EQU CYREG_PRT3_AG
Tx_Blue__AMUX EQU CYREG_PRT3_AMUX
Tx_Blue__BIE EQU CYREG_PRT3_BIE
Tx_Blue__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx_Blue__BYP EQU CYREG_PRT3_BYP
Tx_Blue__CTL EQU CYREG_PRT3_CTL
Tx_Blue__DM0 EQU CYREG_PRT3_DM0
Tx_Blue__DM1 EQU CYREG_PRT3_DM1
Tx_Blue__DM2 EQU CYREG_PRT3_DM2
Tx_Blue__DR EQU CYREG_PRT3_DR
Tx_Blue__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx_Blue__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Tx_Blue__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx_Blue__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx_Blue__MASK EQU 0x10
Tx_Blue__PORT EQU 3
Tx_Blue__PRT EQU CYREG_PRT3_PRT
Tx_Blue__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx_Blue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx_Blue__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx_Blue__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx_Blue__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx_Blue__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx_Blue__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx_Blue__PS EQU CYREG_PRT3_PS
Tx_Blue__SHIFT EQU 4
Tx_Blue__SLW EQU CYREG_PRT3_SLW

; Tx_PSOC
Tx_PSOC__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Tx_PSOC__0__MASK EQU 0x01
Tx_PSOC__0__PC EQU CYREG_IO_PC_PRT15_PC0
Tx_PSOC__0__PORT EQU 15
Tx_PSOC__0__SHIFT EQU 0
Tx_PSOC__AG EQU CYREG_PRT15_AG
Tx_PSOC__AMUX EQU CYREG_PRT15_AMUX
Tx_PSOC__BIE EQU CYREG_PRT15_BIE
Tx_PSOC__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Tx_PSOC__BYP EQU CYREG_PRT15_BYP
Tx_PSOC__CTL EQU CYREG_PRT15_CTL
Tx_PSOC__DM0 EQU CYREG_PRT15_DM0
Tx_PSOC__DM1 EQU CYREG_PRT15_DM1
Tx_PSOC__DM2 EQU CYREG_PRT15_DM2
Tx_PSOC__DR EQU CYREG_PRT15_DR
Tx_PSOC__INP_DIS EQU CYREG_PRT15_INP_DIS
Tx_PSOC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Tx_PSOC__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Tx_PSOC__LCD_EN EQU CYREG_PRT15_LCD_EN
Tx_PSOC__MASK EQU 0x01
Tx_PSOC__PORT EQU 15
Tx_PSOC__PRT EQU CYREG_PRT15_PRT
Tx_PSOC__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Tx_PSOC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Tx_PSOC__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Tx_PSOC__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Tx_PSOC__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Tx_PSOC__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Tx_PSOC__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Tx_PSOC__PS EQU CYREG_PRT15_PS
Tx_PSOC__SHIFT EQU 0
Tx_PSOC__SLW EQU CYREG_PRT15_SLW

; Tx_RFID
Tx_RFID__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Tx_RFID__0__MASK EQU 0x08
Tx_RFID__0__PC EQU CYREG_PRT12_PC3
Tx_RFID__0__PORT EQU 12
Tx_RFID__0__SHIFT EQU 3
Tx_RFID__AG EQU CYREG_PRT12_AG
Tx_RFID__BIE EQU CYREG_PRT12_BIE
Tx_RFID__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_RFID__BYP EQU CYREG_PRT12_BYP
Tx_RFID__DM0 EQU CYREG_PRT12_DM0
Tx_RFID__DM1 EQU CYREG_PRT12_DM1
Tx_RFID__DM2 EQU CYREG_PRT12_DM2
Tx_RFID__DR EQU CYREG_PRT12_DR
Tx_RFID__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_RFID__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_RFID__MASK EQU 0x08
Tx_RFID__PORT EQU 12
Tx_RFID__PRT EQU CYREG_PRT12_PRT
Tx_RFID__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_RFID__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_RFID__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_RFID__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_RFID__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_RFID__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_RFID__PS EQU CYREG_PRT12_PS
Tx_RFID__SHIFT EQU 3
Tx_RFID__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_RFID__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_RFID__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_RFID__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_RFID__SLW EQU CYREG_PRT12_SLW

; Tx_Surt
Tx_Surt__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Tx_Surt__0__MASK EQU 0x02
Tx_Surt__0__PC EQU CYREG_PRT3_PC1
Tx_Surt__0__PORT EQU 3
Tx_Surt__0__SHIFT EQU 1
Tx_Surt__AG EQU CYREG_PRT3_AG
Tx_Surt__AMUX EQU CYREG_PRT3_AMUX
Tx_Surt__BIE EQU CYREG_PRT3_BIE
Tx_Surt__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx_Surt__BYP EQU CYREG_PRT3_BYP
Tx_Surt__CTL EQU CYREG_PRT3_CTL
Tx_Surt__DM0 EQU CYREG_PRT3_DM0
Tx_Surt__DM1 EQU CYREG_PRT3_DM1
Tx_Surt__DM2 EQU CYREG_PRT3_DM2
Tx_Surt__DR EQU CYREG_PRT3_DR
Tx_Surt__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx_Surt__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Tx_Surt__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx_Surt__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx_Surt__MASK EQU 0x02
Tx_Surt__PORT EQU 3
Tx_Surt__PRT EQU CYREG_PRT3_PRT
Tx_Surt__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx_Surt__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx_Surt__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx_Surt__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx_Surt__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx_Surt__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx_Surt__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx_Surt__PS EQU CYREG_PRT3_PS
Tx_Surt__SHIFT EQU 1
Tx_Surt__SLW EQU CYREG_PRT3_SLW

; USBUART
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x08
USBUART_ep_1__INTC_NUMBER EQU 3
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x10
USBUART_ep_2__INTC_NUMBER EQU 4
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x20
USBUART_ep_3__INTC_NUMBER EQU 5
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; Rx_RS232
Rx_RS232__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Rx_RS232__0__MASK EQU 0x80
Rx_RS232__0__PC EQU CYREG_PRT1_PC7
Rx_RS232__0__PORT EQU 1
Rx_RS232__0__SHIFT EQU 7
Rx_RS232__AG EQU CYREG_PRT1_AG
Rx_RS232__AMUX EQU CYREG_PRT1_AMUX
Rx_RS232__BIE EQU CYREG_PRT1_BIE
Rx_RS232__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_RS232__BYP EQU CYREG_PRT1_BYP
Rx_RS232__CTL EQU CYREG_PRT1_CTL
Rx_RS232__DM0 EQU CYREG_PRT1_DM0
Rx_RS232__DM1 EQU CYREG_PRT1_DM1
Rx_RS232__DM2 EQU CYREG_PRT1_DM2
Rx_RS232__DR EQU CYREG_PRT1_DR
Rx_RS232__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_RS232__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rx_RS232__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_RS232__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_RS232__MASK EQU 0x80
Rx_RS232__PORT EQU 1
Rx_RS232__PRT EQU CYREG_PRT1_PRT
Rx_RS232__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_RS232__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_RS232__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_RS232__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_RS232__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_RS232__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_RS232__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_RS232__PS EQU CYREG_PRT1_PS
Rx_RS232__SHIFT EQU 7
Rx_RS232__SLW EQU CYREG_PRT1_SLW

; Surtidor
Surtidor_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Surtidor_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Surtidor_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Surtidor_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Surtidor_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Surtidor_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Surtidor_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Surtidor_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Surtidor_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Surtidor_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Surtidor_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Surtidor_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Surtidor_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
Surtidor_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Surtidor_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Surtidor_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Surtidor_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
Surtidor_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Surtidor_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Surtidor_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
Surtidor_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Surtidor_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
Surtidor_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Surtidor_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Surtidor_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Surtidor_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Surtidor_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Surtidor_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Surtidor_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Surtidor_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Surtidor_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
Surtidor_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
Surtidor_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Surtidor_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
Surtidor_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
Surtidor_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Surtidor_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Surtidor_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
Surtidor_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
Surtidor_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Surtidor_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Surtidor_BUART_sRX_RxSts__3__MASK EQU 0x08
Surtidor_BUART_sRX_RxSts__3__POS EQU 3
Surtidor_BUART_sRX_RxSts__4__MASK EQU 0x10
Surtidor_BUART_sRX_RxSts__4__POS EQU 4
Surtidor_BUART_sRX_RxSts__5__MASK EQU 0x20
Surtidor_BUART_sRX_RxSts__5__POS EQU 5
Surtidor_BUART_sRX_RxSts__MASK EQU 0x38
Surtidor_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
Surtidor_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Surtidor_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB08_A0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB08_A1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB08_D0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB08_D1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB08_F0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB08_F1
Surtidor_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Surtidor_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Surtidor_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Surtidor_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Surtidor_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Surtidor_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Surtidor_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Surtidor_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Surtidor_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
Surtidor_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
Surtidor_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Surtidor_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
Surtidor_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
Surtidor_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Surtidor_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Surtidor_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
Surtidor_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
Surtidor_BUART_sTX_TxSts__0__MASK EQU 0x01
Surtidor_BUART_sTX_TxSts__0__POS EQU 0
Surtidor_BUART_sTX_TxSts__1__MASK EQU 0x02
Surtidor_BUART_sTX_TxSts__1__POS EQU 1
Surtidor_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Surtidor_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
Surtidor_BUART_sTX_TxSts__2__MASK EQU 0x04
Surtidor_BUART_sTX_TxSts__2__POS EQU 2
Surtidor_BUART_sTX_TxSts__3__MASK EQU 0x08
Surtidor_BUART_sTX_TxSts__3__POS EQU 3
Surtidor_BUART_sTX_TxSts__MASK EQU 0x0F
Surtidor_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
Surtidor_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Surtidor_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
Surtidor_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Surtidor_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Surtidor_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Surtidor_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Surtidor_IntClock__INDEX EQU 0x05
Surtidor_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Surtidor_IntClock__PM_ACT_MSK EQU 0x20
Surtidor_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Surtidor_IntClock__PM_STBY_MSK EQU 0x20
Surtidor_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Surtidor_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Surtidor_RXInternalInterrupt__INTC_MASK EQU 0x04
Surtidor_RXInternalInterrupt__INTC_NUMBER EQU 2
Surtidor_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
Surtidor_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Surtidor_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Surtidor_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Tx_RS232
Tx_RS232__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Tx_RS232__0__MASK EQU 0x40
Tx_RS232__0__PC EQU CYREG_PRT1_PC6
Tx_RS232__0__PORT EQU 1
Tx_RS232__0__SHIFT EQU 6
Tx_RS232__AG EQU CYREG_PRT1_AG
Tx_RS232__AMUX EQU CYREG_PRT1_AMUX
Tx_RS232__BIE EQU CYREG_PRT1_BIE
Tx_RS232__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_RS232__BYP EQU CYREG_PRT1_BYP
Tx_RS232__CTL EQU CYREG_PRT1_CTL
Tx_RS232__DM0 EQU CYREG_PRT1_DM0
Tx_RS232__DM1 EQU CYREG_PRT1_DM1
Tx_RS232__DM2 EQU CYREG_PRT1_DM2
Tx_RS232__DR EQU CYREG_PRT1_DR
Tx_RS232__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_RS232__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Tx_RS232__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_RS232__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_RS232__MASK EQU 0x40
Tx_RS232__PORT EQU 1
Tx_RS232__PRT EQU CYREG_PRT1_PRT
Tx_RS232__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_RS232__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_RS232__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_RS232__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_RS232__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_RS232__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_RS232__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_RS232__PS EQU CYREG_PRT1_PS
Tx_RS232__SHIFT EQU 6
Tx_RS232__SLW EQU CYREG_PRT1_SLW

; Bluetooth
Bluetooth_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Bluetooth_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Bluetooth_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Bluetooth_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Bluetooth_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Bluetooth_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Bluetooth_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Bluetooth_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Bluetooth_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Bluetooth_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Bluetooth_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Bluetooth_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Bluetooth_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
Bluetooth_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Bluetooth_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Bluetooth_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Bluetooth_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
Bluetooth_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Bluetooth_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
Bluetooth_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
Bluetooth_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Bluetooth_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Bluetooth_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Bluetooth_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
Bluetooth_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
Bluetooth_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
Bluetooth_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Bluetooth_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
Bluetooth_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
Bluetooth_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Bluetooth_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
Bluetooth_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
Bluetooth_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Bluetooth_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Bluetooth_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
Bluetooth_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
Bluetooth_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Bluetooth_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Bluetooth_BUART_sRX_RxSts__3__MASK EQU 0x08
Bluetooth_BUART_sRX_RxSts__3__POS EQU 3
Bluetooth_BUART_sRX_RxSts__4__MASK EQU 0x10
Bluetooth_BUART_sRX_RxSts__4__POS EQU 4
Bluetooth_BUART_sRX_RxSts__5__MASK EQU 0x20
Bluetooth_BUART_sRX_RxSts__5__POS EQU 5
Bluetooth_BUART_sRX_RxSts__MASK EQU 0x38
Bluetooth_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
Bluetooth_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Bluetooth_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB11_A0
Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB11_A1
Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB11_D0
Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB11_D1
Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB11_F0
Bluetooth_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB11_F1
Bluetooth_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Bluetooth_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Bluetooth_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Bluetooth_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Bluetooth_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Bluetooth_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Bluetooth_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Bluetooth_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Bluetooth_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
Bluetooth_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
Bluetooth_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Bluetooth_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
Bluetooth_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
Bluetooth_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Bluetooth_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Bluetooth_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
Bluetooth_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
Bluetooth_BUART_sTX_TxSts__0__MASK EQU 0x01
Bluetooth_BUART_sTX_TxSts__0__POS EQU 0
Bluetooth_BUART_sTX_TxSts__1__MASK EQU 0x02
Bluetooth_BUART_sTX_TxSts__1__POS EQU 1
Bluetooth_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Bluetooth_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
Bluetooth_BUART_sTX_TxSts__2__MASK EQU 0x04
Bluetooth_BUART_sTX_TxSts__2__POS EQU 2
Bluetooth_BUART_sTX_TxSts__3__MASK EQU 0x08
Bluetooth_BUART_sTX_TxSts__3__POS EQU 3
Bluetooth_BUART_sTX_TxSts__MASK EQU 0x0F
Bluetooth_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB01_MSK
Bluetooth_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Bluetooth_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB01_ST
Bluetooth_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Bluetooth_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Bluetooth_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Bluetooth_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Bluetooth_IntClock__INDEX EQU 0x02
Bluetooth_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Bluetooth_IntClock__PM_ACT_MSK EQU 0x04
Bluetooth_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Bluetooth_IntClock__PM_STBY_MSK EQU 0x04
Bluetooth_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Bluetooth_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Bluetooth_RXInternalInterrupt__INTC_MASK EQU 0x01
Bluetooth_RXInternalInterrupt__INTC_NUMBER EQU 0
Bluetooth_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
Bluetooth_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Bluetooth_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Bluetooth_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Enable_RFid
Enable_RFid__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Enable_RFid__0__MASK EQU 0x04
Enable_RFid__0__PC EQU CYREG_PRT1_PC2
Enable_RFid__0__PORT EQU 1
Enable_RFid__0__SHIFT EQU 2
Enable_RFid__AG EQU CYREG_PRT1_AG
Enable_RFid__AMUX EQU CYREG_PRT1_AMUX
Enable_RFid__BIE EQU CYREG_PRT1_BIE
Enable_RFid__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Enable_RFid__BYP EQU CYREG_PRT1_BYP
Enable_RFid__CTL EQU CYREG_PRT1_CTL
Enable_RFid__DM0 EQU CYREG_PRT1_DM0
Enable_RFid__DM1 EQU CYREG_PRT1_DM1
Enable_RFid__DM2 EQU CYREG_PRT1_DM2
Enable_RFid__DR EQU CYREG_PRT1_DR
Enable_RFid__INP_DIS EQU CYREG_PRT1_INP_DIS
Enable_RFid__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Enable_RFid__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Enable_RFid__LCD_EN EQU CYREG_PRT1_LCD_EN
Enable_RFid__MASK EQU 0x04
Enable_RFid__PORT EQU 1
Enable_RFid__PRT EQU CYREG_PRT1_PRT
Enable_RFid__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Enable_RFid__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Enable_RFid__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Enable_RFid__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Enable_RFid__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Enable_RFid__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Enable_RFid__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Enable_RFid__PS EQU CYREG_PRT1_PS
Enable_RFid__SHIFT EQU 2
Enable_RFid__SLW EQU CYREG_PRT1_SLW

; Psoc_status
Psoc_status__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Psoc_status__0__MASK EQU 0x02
Psoc_status__0__PC EQU CYREG_PRT0_PC1
Psoc_status__0__PORT EQU 0
Psoc_status__0__SHIFT EQU 1
Psoc_status__1__INTTYPE EQU CYREG_PICU0_INTTYPE2
Psoc_status__1__MASK EQU 0x04
Psoc_status__1__PC EQU CYREG_PRT0_PC2
Psoc_status__1__PORT EQU 0
Psoc_status__1__SHIFT EQU 2
Psoc_status__AG EQU CYREG_PRT0_AG
Psoc_status__AMUX EQU CYREG_PRT0_AMUX
Psoc_status__BIE EQU CYREG_PRT0_BIE
Psoc_status__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Psoc_status__BYP EQU CYREG_PRT0_BYP
Psoc_status__CTL EQU CYREG_PRT0_CTL
Psoc_status__DM0 EQU CYREG_PRT0_DM0
Psoc_status__DM1 EQU CYREG_PRT0_DM1
Psoc_status__DM2 EQU CYREG_PRT0_DM2
Psoc_status__DR EQU CYREG_PRT0_DR
Psoc_status__INP_DIS EQU CYREG_PRT0_INP_DIS
Psoc_status__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Psoc_status__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Psoc_status__LCD_EN EQU CYREG_PRT0_LCD_EN
Psoc_status__MASK EQU 0x06
Psoc_status__PORT EQU 0
Psoc_status__PRT EQU CYREG_PRT0_PRT
Psoc_status__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Psoc_status__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Psoc_status__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Psoc_status__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Psoc_status__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Psoc_status__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Psoc_status__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Psoc_status__PS EQU CYREG_PRT0_PS
Psoc_status__SHIFT EQU 1
Psoc_status__SLW EQU CYREG_PRT0_SLW

; Select0_RFID
Select0_RFID__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Select0_RFID__0__MASK EQU 0x10
Select0_RFID__0__PC EQU CYREG_PRT12_PC4
Select0_RFID__0__PORT EQU 12
Select0_RFID__0__SHIFT EQU 4
Select0_RFID__AG EQU CYREG_PRT12_AG
Select0_RFID__BIE EQU CYREG_PRT12_BIE
Select0_RFID__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Select0_RFID__BYP EQU CYREG_PRT12_BYP
Select0_RFID__DM0 EQU CYREG_PRT12_DM0
Select0_RFID__DM1 EQU CYREG_PRT12_DM1
Select0_RFID__DM2 EQU CYREG_PRT12_DM2
Select0_RFID__DR EQU CYREG_PRT12_DR
Select0_RFID__INP_DIS EQU CYREG_PRT12_INP_DIS
Select0_RFID__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Select0_RFID__MASK EQU 0x10
Select0_RFID__PORT EQU 12
Select0_RFID__PRT EQU CYREG_PRT12_PRT
Select0_RFID__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Select0_RFID__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Select0_RFID__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Select0_RFID__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Select0_RFID__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Select0_RFID__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Select0_RFID__PS EQU CYREG_PRT12_PS
Select0_RFID__SHIFT EQU 4
Select0_RFID__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Select0_RFID__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Select0_RFID__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Select0_RFID__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Select0_RFID__SLW EQU CYREG_PRT12_SLW

; Select1_RFID
Select1_RFID__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Select1_RFID__0__MASK EQU 0x20
Select1_RFID__0__PC EQU CYREG_PRT12_PC5
Select1_RFID__0__PORT EQU 12
Select1_RFID__0__SHIFT EQU 5
Select1_RFID__AG EQU CYREG_PRT12_AG
Select1_RFID__BIE EQU CYREG_PRT12_BIE
Select1_RFID__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Select1_RFID__BYP EQU CYREG_PRT12_BYP
Select1_RFID__DM0 EQU CYREG_PRT12_DM0
Select1_RFID__DM1 EQU CYREG_PRT12_DM1
Select1_RFID__DM2 EQU CYREG_PRT12_DM2
Select1_RFID__DR EQU CYREG_PRT12_DR
Select1_RFID__INP_DIS EQU CYREG_PRT12_INP_DIS
Select1_RFID__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Select1_RFID__MASK EQU 0x20
Select1_RFID__PORT EQU 12
Select1_RFID__PRT EQU CYREG_PRT12_PRT
Select1_RFID__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Select1_RFID__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Select1_RFID__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Select1_RFID__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Select1_RFID__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Select1_RFID__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Select1_RFID__PS EQU CYREG_PRT12_PS
Select1_RFID__SHIFT EQU 5
Select1_RFID__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Select1_RFID__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Select1_RFID__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Select1_RFID__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Select1_RFID__SLW EQU CYREG_PRT12_SLW

; Select0_RS232
Select0_RS232__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Select0_RS232__0__MASK EQU 0x80
Select0_RS232__0__PC EQU CYREG_PRT2_PC7
Select0_RS232__0__PORT EQU 2
Select0_RS232__0__SHIFT EQU 7
Select0_RS232__AG EQU CYREG_PRT2_AG
Select0_RS232__AMUX EQU CYREG_PRT2_AMUX
Select0_RS232__BIE EQU CYREG_PRT2_BIE
Select0_RS232__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Select0_RS232__BYP EQU CYREG_PRT2_BYP
Select0_RS232__CTL EQU CYREG_PRT2_CTL
Select0_RS232__DM0 EQU CYREG_PRT2_DM0
Select0_RS232__DM1 EQU CYREG_PRT2_DM1
Select0_RS232__DM2 EQU CYREG_PRT2_DM2
Select0_RS232__DR EQU CYREG_PRT2_DR
Select0_RS232__INP_DIS EQU CYREG_PRT2_INP_DIS
Select0_RS232__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Select0_RS232__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Select0_RS232__LCD_EN EQU CYREG_PRT2_LCD_EN
Select0_RS232__MASK EQU 0x80
Select0_RS232__PORT EQU 2
Select0_RS232__PRT EQU CYREG_PRT2_PRT
Select0_RS232__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Select0_RS232__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Select0_RS232__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Select0_RS232__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Select0_RS232__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Select0_RS232__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Select0_RS232__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Select0_RS232__PS EQU CYREG_PRT2_PS
Select0_RS232__SHIFT EQU 7
Select0_RS232__SLW EQU CYREG_PRT2_SLW

; Select1_RS232
Select1_RS232__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Select1_RS232__0__MASK EQU 0x40
Select1_RS232__0__PC EQU CYREG_PRT2_PC6
Select1_RS232__0__PORT EQU 2
Select1_RS232__0__SHIFT EQU 6
Select1_RS232__AG EQU CYREG_PRT2_AG
Select1_RS232__AMUX EQU CYREG_PRT2_AMUX
Select1_RS232__BIE EQU CYREG_PRT2_BIE
Select1_RS232__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Select1_RS232__BYP EQU CYREG_PRT2_BYP
Select1_RS232__CTL EQU CYREG_PRT2_CTL
Select1_RS232__DM0 EQU CYREG_PRT2_DM0
Select1_RS232__DM1 EQU CYREG_PRT2_DM1
Select1_RS232__DM2 EQU CYREG_PRT2_DM2
Select1_RS232__DR EQU CYREG_PRT2_DR
Select1_RS232__INP_DIS EQU CYREG_PRT2_INP_DIS
Select1_RS232__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Select1_RS232__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Select1_RS232__LCD_EN EQU CYREG_PRT2_LCD_EN
Select1_RS232__MASK EQU 0x40
Select1_RS232__PORT EQU 2
Select1_RS232__PRT EQU CYREG_PRT2_PRT
Select1_RS232__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Select1_RS232__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Select1_RS232__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Select1_RS232__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Select1_RS232__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Select1_RS232__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Select1_RS232__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Select1_RS232__PS EQU CYREG_PRT2_PS
Select1_RS232__SHIFT EQU 6
Select1_RS232__SLW EQU CYREG_PRT2_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 66000000
BCLK__BUS_CLK__KHZ EQU 66000
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
