// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "10/05/2018 00:14:53"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module multiplier_toplevel (
	S_USH,
	Clk,
	Reset_USH,
	Run_USH,
	ClearA_LoadB_USH,
	AhexU,
	AhexL,
	BhexU,
	BhexL,
	Aval,
	Bval,
	X);
input 	[7:0] S_USH;
input 	Clk;
input 	Reset_USH;
input 	Run_USH;
input 	ClearA_LoadB_USH;
output 	[6:0] AhexU;
output 	[6:0] AhexL;
output 	[6:0] BhexU;
output 	[6:0] BhexL;
output 	[7:0] Aval;
output 	[7:0] Bval;
output 	X;

// Design Ports Information
// AhexU[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[0]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[1]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[2]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[3]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[4]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[5]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[6]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[7]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[0]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[1]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[2]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[3]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[4]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[5]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[6]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[7]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_USH[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_USH[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_USH[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_USH[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_USH[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_USH[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_USH[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_USH[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset_USH	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ClearA_LoadB_USH	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run_USH	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("multiplier_toplevel_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \AhexU[0]~output_o ;
wire \AhexU[1]~output_o ;
wire \AhexU[2]~output_o ;
wire \AhexU[3]~output_o ;
wire \AhexU[4]~output_o ;
wire \AhexU[5]~output_o ;
wire \AhexU[6]~output_o ;
wire \AhexL[0]~output_o ;
wire \AhexL[1]~output_o ;
wire \AhexL[2]~output_o ;
wire \AhexL[3]~output_o ;
wire \AhexL[4]~output_o ;
wire \AhexL[5]~output_o ;
wire \AhexL[6]~output_o ;
wire \BhexU[0]~output_o ;
wire \BhexU[1]~output_o ;
wire \BhexU[2]~output_o ;
wire \BhexU[3]~output_o ;
wire \BhexU[4]~output_o ;
wire \BhexU[5]~output_o ;
wire \BhexU[6]~output_o ;
wire \BhexL[0]~output_o ;
wire \BhexL[1]~output_o ;
wire \BhexL[2]~output_o ;
wire \BhexL[3]~output_o ;
wire \BhexL[4]~output_o ;
wire \BhexL[5]~output_o ;
wire \BhexL[6]~output_o ;
wire \Aval[0]~output_o ;
wire \Aval[1]~output_o ;
wire \Aval[2]~output_o ;
wire \Aval[3]~output_o ;
wire \Aval[4]~output_o ;
wire \Aval[5]~output_o ;
wire \Aval[6]~output_o ;
wire \Aval[7]~output_o ;
wire \Bval[0]~output_o ;
wire \Bval[1]~output_o ;
wire \Bval[2]~output_o ;
wire \Bval[3]~output_o ;
wire \Bval[4]~output_o ;
wire \Bval[5]~output_o ;
wire \Bval[6]~output_o ;
wire \Bval[7]~output_o ;
wire \X~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \S_USH[6]~input_o ;
wire \switch_sync[6]|q~q ;
wire \ClearA_LoadB_USH~input_o ;
wire \button_sync[1]|q~q ;
wire \Reset_USH~input_o ;
wire \button_sync[2]|q~q ;
wire \Run_USH~input_o ;
wire \button_sync[0]|q~q ;
wire \controller|currentState~20_combout ;
wire \controller|currentState.AddSubState~q ;
wire \controller|currentState~13_combout ;
wire \controller|currentState.ShiftState~q ;
wire \controller|Selector0~0_combout ;
wire \controller|Selector4~0_combout ;
wire \controller|Add0~1 ;
wire \controller|Add0~2_combout ;
wire \controller|Selector3~0_combout ;
wire \controller|Add0~3 ;
wire \controller|Add0~4_combout ;
wire \controller|Selector2~0_combout ;
wire \controller|Add0~5 ;
wire \controller|Add0~6_combout ;
wire \controller|Selector1~0_combout ;
wire \controller|Equal0~0_combout ;
wire \controller|Equal0~0_OTERM1feeder_combout ;
wire \controller|Equal0~0_OTERM1 ;
wire \controller|Add0~7 ;
wire \controller|Add0~8_combout ;
wire \controller|Selector0~1_combout ;
wire \controller|shiftCounter[4]~feeder_combout ;
wire \controller|Equal0~1_combout ;
wire \controller|currentState~21_combout ;
wire \controller|currentState.HaltState~q ;
wire \controller|currentState~18_combout ;
wire \controller|currentState~15_combout ;
wire \controller|currentState~16_combout ;
wire \controller|currentState.ClearLoadState~q ;
wire \controller|currentState~19_combout ;
wire \controller|currentState.StartState~q ;
wire \controller|currentState~17_combout ;
wire \controller|currentState.BeginCycleState~q ;
wire \controller|currentState~14_combout ;
wire \regB|Data_Out~1_combout ;
wire \regB|Data_Out[0]~_Duplicate_1feeder_combout ;
wire \regB|Data_Out[0]~_Duplicate_1_q ;
wire \S_USH[0]~input_o ;
wire \switch_sync[0]|q~q ;
wire \S_USH[2]~input_o ;
wire \switch_sync[2]|q~q ;
wire \S_USH[3]~input_o ;
wire \switch_sync[3]|q~q ;
wire \S_USH[5]~input_o ;
wire \switch_sync[5]|q~q ;
wire \controller|ClearAX~combout ;
wire \controller|Sub~1_combout ;
wire \controller|Sub~1_OTERM59feeder_combout ;
wire \controller|Sub~1_OTERM59 ;
wire \S_USH[1]~input_o ;
wire \adderUnit|comb~0_combout ;
wire \adderUnit|comb~0_OTERM63 ;
wire \adderUnit|adderGenLoop[0].adder_i|Cout~2_combout ;
wire \adderUnit|adderGenLoop[0].adder_i|Cout~2_OTERM61 ;
wire \adderUnit|adderGenLoop[0].adder_i|Cout~0_combout ;
wire \adderUnit|adderGenLoop[0].adder_i|Cout~0_OTERM57 ;
wire \adderUnit|adderGenLoop[0].adder_i|Cout~1_combout ;
wire \adderUnit|adderGenLoop[1].adder_i|S~combout ;
wire \regA|Data_Out[5]~1_combout ;
wire \S_USH[4]~input_o ;
wire \switch_sync[4]|q~q ;
wire \adderUnit|adderGenLoop[1].adder_i|Cout~0_combout ;
wire \adderUnit|adderGenLoop[2].adder_i|Cout~0_combout ;
wire \adderUnit|adderGenLoop[3].adder_i|Cout~0_combout ;
wire \adderUnit|adderGenLoop[4].adder_i|Cout~0_combout ;
wire \adderUnit|adderGenLoop[5].adder_i|S~combout ;
wire \regA|Data_Out[5]_OTERM49 ;
wire \regA|Data_Out[5]~_Duplicate_1_q ;
wire \regA|Data_Out[4]~0_combout ;
wire \adderUnit|adderGenLoop[4].adder_i|S~combout ;
wire \regA|Data_Out[4]_OTERM51 ;
wire \regA|Data_Out[4]~_Duplicate_1_q ;
wire \regA|Data_Out[3]~7_combout ;
wire \adderUnit|adderGenLoop[3].adder_i|S~combout ;
wire \regA|Data_Out[3]_OTERM37 ;
wire \regA|Data_Out[3]~_Duplicate_1_q ;
wire \regA|Data_Out[2]~6_combout ;
wire \adderUnit|adderGenLoop[2].adder_i|S~combout ;
wire \regA|Data_Out[2]_OTERM39 ;
wire \regA|Data_Out[2]~_Duplicate_1_q ;
wire \regA|Data_Out[1]~5_combout ;
wire \regA|Data_Out[1]_OTERM41 ;
wire \regA|Data_Out[1]~_Duplicate_1_q ;
wire \regA|Data_Out[0]~4_combout ;
wire \regA|Data_Out[0]_OTERM43 ;
wire \regA|Data_Out[0]_OTERM83 ;
wire \regA|Data_Out[0]~_Duplicate_1_q ;
wire \S_USH[7]~input_o ;
wire \switch_sync[7]|q~q ;
wire \regB|Data_Out~4_combout ;
wire \regB|Data_Out[7]~_Duplicate_1_q ;
wire \regB|Data_Out~3_combout ;
wire \regB|Data_Out[6]~_Duplicate_1_q ;
wire \regB|Data_Out~2_combout ;
wire \regB|Data_Out[5]~_Duplicate_1_q ;
wire \regB|Data_Out~0_combout ;
wire \regB|Data_Out[4]~_Duplicate_1_q ;
wire \regB|Data_Out~8_combout ;
wire \regB|Data_Out[3]~_Duplicate_1_q ;
wire \regB|Data_Out~7_combout ;
wire \regB|Data_Out[2]~_Duplicate_1_q ;
wire \switch_sync[1]|q~q ;
wire \regB|Data_Out~6_combout ;
wire \regB|Data_Out[1]~_Duplicate_1_q ;
wire \regB|Data_Out~5_combout ;
wire \regB|Data_Out[0]_OTERM53 ;
wire \controller|Sub~0_combout ;
wire \controller|Sub~0_OTERM81 ;
wire \adderUnit|adderGenLoop[5].adder_i|Cout~0_combout ;
wire \adderUnit|adderGenLoop[6].adder_i|S~combout ;
wire \X~0_combout ;
wire \adderUnit|adderGenLoop[6].adder_i|Cout~0_combout ;
wire \X~1_combout ;
wire \X~2_combout ;
wire \X~3_combout ;
wire \X~3_OTERM55_Duplicate_1_q ;
wire \regA|Data_Out[7]~3_combout ;
wire \adderUnit|adderGenLoop[7].adder_i|S~combout ;
wire \regA|Data_Out[7]_OTERM45 ;
wire \regA|Data_Out[7]~_Duplicate_1_q ;
wire \regA|Data_Out[6]~2_combout ;
wire \regA|Data_Out[6]_OTERM47 ;
wire \regA|Data_Out[6]~_Duplicate_1_q ;
wire \hdAU|WideOr6~0_combout ;
wire \hdAU|WideOr5~0_combout ;
wire \hdAU|WideOr4~0_combout ;
wire \hdAU|WideOr3~0_combout ;
wire \hdAU|WideOr2~0_combout ;
wire \hdAU|WideOr1~0_combout ;
wire \hdAU|WideOr0~0_wirecell_combout ;
wire \hdAL|WideOr6~0_combout ;
wire \hdAL|WideOr6~0_OTERM65 ;
wire \hdAL|WideOr5~0_combout ;
wire \hdAL|WideOr5~0_OTERM67 ;
wire \hdAL|WideOr4~0_combout ;
wire \hdAL|WideOr4~0_OTERM69 ;
wire \hdAL|WideOr3~0_combout ;
wire \hdAL|WideOr3~0_OTERM71 ;
wire \hdAL|WideOr2~0_combout ;
wire \hdAL|WideOr2~0_OTERM73 ;
wire \hdAL|WideOr1~0_combout ;
wire \hdAL|WideOr1~0_OTERM75 ;
wire \hdAL|WideOr0~0_wirecell_RTM079_combout ;
wire \hdAL|WideOr0~0_wirecell_OTERM77 ;
wire \hdBU|WideOr6~0_combout ;
wire \hdBU|WideOr6~0_OTERM17 ;
wire \hdBU|WideOr5~0_combout ;
wire \hdBU|WideOr5~0_OTERM19 ;
wire \hdBU|WideOr4~0_combout ;
wire \hdBU|WideOr4~0_OTERM21 ;
wire \hdBU|WideOr3~0_combout ;
wire \hdBU|WideOr3~0_OTERM23 ;
wire \hdBU|WideOr2~0_combout ;
wire \hdBU|WideOr2~0_OTERM25 ;
wire \hdBU|WideOr1~0_combout ;
wire \hdBU|WideOr1~0_OTERM27 ;
wire \hdBU|WideOr0~0_combout ;
wire \hdBU|WideOr0~0_OTERM29 ;
wire \hdBL|WideOr6~0_combout ;
wire \hdBL|WideOr6~0_OTERM3 ;
wire \hdBL|WideOr5~0_combout ;
wire \hdBL|WideOr5~0_OTERM5 ;
wire \hdBL|WideOr4~0_combout ;
wire \hdBL|WideOr4~0_OTERM7 ;
wire \hdBL|WideOr3~0_combout ;
wire \hdBL|WideOr3~0_OTERM9 ;
wire \hdBL|WideOr2~0_combout ;
wire \hdBL|WideOr2~0_OTERM11 ;
wire \hdBL|WideOr1~0_combout ;
wire \hdBL|WideOr1~0_OTERM13 ;
wire \hdBL|WideOr0~0_combout ;
wire \hdBL|WideOr0~0_OTERM15 ;
wire \X~3_OTERM55 ;
wire [4:0] \controller|shiftCounter ;
wire [7:0] \regA|Data_Out ;
wire [7:0] \regB|Data_Out ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \AhexU[0]~output (
	.i(\hdAU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[0]~output .bus_hold = "false";
defparam \AhexU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \AhexU[1]~output (
	.i(\hdAU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[1]~output .bus_hold = "false";
defparam \AhexU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \AhexU[2]~output (
	.i(\hdAU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[2]~output .bus_hold = "false";
defparam \AhexU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \AhexU[3]~output (
	.i(\hdAU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[3]~output .bus_hold = "false";
defparam \AhexU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \AhexU[4]~output (
	.i(\hdAU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[4]~output .bus_hold = "false";
defparam \AhexU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \AhexU[5]~output (
	.i(\hdAU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[5]~output .bus_hold = "false";
defparam \AhexU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \AhexU[6]~output (
	.i(\hdAU|WideOr0~0_wirecell_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[6]~output .bus_hold = "false";
defparam \AhexU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \AhexL[0]~output (
	.i(\hdAL|WideOr6~0_OTERM65 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[0]~output .bus_hold = "false";
defparam \AhexL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \AhexL[1]~output (
	.i(\hdAL|WideOr5~0_OTERM67 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[1]~output .bus_hold = "false";
defparam \AhexL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \AhexL[2]~output (
	.i(\hdAL|WideOr4~0_OTERM69 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[2]~output .bus_hold = "false";
defparam \AhexL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \AhexL[3]~output (
	.i(\hdAL|WideOr3~0_OTERM71 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[3]~output .bus_hold = "false";
defparam \AhexL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \AhexL[4]~output (
	.i(\hdAL|WideOr2~0_OTERM73 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[4]~output .bus_hold = "false";
defparam \AhexL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \AhexL[5]~output (
	.i(\hdAL|WideOr1~0_OTERM75 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[5]~output .bus_hold = "false";
defparam \AhexL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \AhexL[6]~output (
	.i(\hdAL|WideOr0~0_wirecell_OTERM77 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[6]~output .bus_hold = "false";
defparam \AhexL[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \BhexU[0]~output (
	.i(\hdBU|WideOr6~0_OTERM17 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[0]~output .bus_hold = "false";
defparam \BhexU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \BhexU[1]~output (
	.i(\hdBU|WideOr5~0_OTERM19 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[1]~output .bus_hold = "false";
defparam \BhexU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \BhexU[2]~output (
	.i(\hdBU|WideOr4~0_OTERM21 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[2]~output .bus_hold = "false";
defparam \BhexU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \BhexU[3]~output (
	.i(\hdBU|WideOr3~0_OTERM23 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[3]~output .bus_hold = "false";
defparam \BhexU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \BhexU[4]~output (
	.i(\hdBU|WideOr2~0_OTERM25 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[4]~output .bus_hold = "false";
defparam \BhexU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \BhexU[5]~output (
	.i(\hdBU|WideOr1~0_OTERM27 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[5]~output .bus_hold = "false";
defparam \BhexU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \BhexU[6]~output (
	.i(\hdBU|WideOr0~0_OTERM29 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[6]~output .bus_hold = "false";
defparam \BhexU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \BhexL[0]~output (
	.i(\hdBL|WideOr6~0_OTERM3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[0]~output .bus_hold = "false";
defparam \BhexL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \BhexL[1]~output (
	.i(\hdBL|WideOr5~0_OTERM5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[1]~output .bus_hold = "false";
defparam \BhexL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \BhexL[2]~output (
	.i(\hdBL|WideOr4~0_OTERM7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[2]~output .bus_hold = "false";
defparam \BhexL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \BhexL[3]~output (
	.i(\hdBL|WideOr3~0_OTERM9 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[3]~output .bus_hold = "false";
defparam \BhexL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \BhexL[4]~output (
	.i(\hdBL|WideOr2~0_OTERM11 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[4]~output .bus_hold = "false";
defparam \BhexL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \BhexL[5]~output (
	.i(\hdBL|WideOr1~0_OTERM13 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[5]~output .bus_hold = "false";
defparam \BhexL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \BhexL[6]~output (
	.i(\hdBL|WideOr0~0_OTERM15 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[6]~output .bus_hold = "false";
defparam \BhexL[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \Aval[0]~output (
	.i(\regA|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[0]~output .bus_hold = "false";
defparam \Aval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \Aval[1]~output (
	.i(\regA|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[1]~output .bus_hold = "false";
defparam \Aval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \Aval[2]~output (
	.i(\regA|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[2]~output .bus_hold = "false";
defparam \Aval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N2
cycloneive_io_obuf \Aval[3]~output (
	.i(\regA|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[3]~output .bus_hold = "false";
defparam \Aval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \Aval[4]~output (
	.i(\regA|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[4]~output .bus_hold = "false";
defparam \Aval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \Aval[5]~output (
	.i(\regA|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[5]~output .bus_hold = "false";
defparam \Aval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \Aval[6]~output (
	.i(\regA|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[6]~output .bus_hold = "false";
defparam \Aval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \Aval[7]~output (
	.i(\regA|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[7]~output .bus_hold = "false";
defparam \Aval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \Bval[0]~output (
	.i(\regB|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[0]~output .bus_hold = "false";
defparam \Bval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \Bval[1]~output (
	.i(\regB|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[1]~output .bus_hold = "false";
defparam \Bval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \Bval[2]~output (
	.i(\regB|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[2]~output .bus_hold = "false";
defparam \Bval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \Bval[3]~output (
	.i(\regB|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[3]~output .bus_hold = "false";
defparam \Bval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \Bval[4]~output (
	.i(\regB|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[4]~output .bus_hold = "false";
defparam \Bval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \Bval[5]~output (
	.i(\regB|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[5]~output .bus_hold = "false";
defparam \Bval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \Bval[6]~output (
	.i(\regB|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[6]~output .bus_hold = "false";
defparam \Bval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \Bval[7]~output (
	.i(\regB|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[7]~output .bus_hold = "false";
defparam \Bval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \X~output (
	.i(\X~3_OTERM55 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X~output_o ),
	.obar());
// synopsys translate_off
defparam \X~output .bus_hold = "false";
defparam \X~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \S_USH[6]~input (
	.i(S_USH[6]),
	.ibar(gnd),
	.o(\S_USH[6]~input_o ));
// synopsys translate_off
defparam \S_USH[6]~input .bus_hold = "false";
defparam \S_USH[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y10_N3
dffeas \switch_sync[6]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\S_USH[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switch_sync[6]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switch_sync[6]|q .is_wysiwyg = "true";
defparam \switch_sync[6]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \ClearA_LoadB_USH~input (
	.i(ClearA_LoadB_USH),
	.ibar(gnd),
	.o(\ClearA_LoadB_USH~input_o ));
// synopsys translate_off
defparam \ClearA_LoadB_USH~input .bus_hold = "false";
defparam \ClearA_LoadB_USH~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y42_N17
dffeas \button_sync[1]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ClearA_LoadB_USH~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[1]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[1]|q .is_wysiwyg = "true";
defparam \button_sync[1]|q .power_up = "high";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset_USH~input (
	.i(Reset_USH),
	.ibar(gnd),
	.o(\Reset_USH~input_o ));
// synopsys translate_off
defparam \Reset_USH~input .bus_hold = "false";
defparam \Reset_USH~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y40_N10
dffeas \button_sync[2]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Reset_USH~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[2]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[2]|q .is_wysiwyg = "true";
defparam \button_sync[2]|q .power_up = "high";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run_USH~input (
	.i(Run_USH),
	.ibar(gnd),
	.o(\Run_USH~input_o ));
// synopsys translate_off
defparam \Run_USH~input .bus_hold = "false";
defparam \Run_USH~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y35_N24
dffeas \button_sync[0]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Run_USH~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[0]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[0]|q .is_wysiwyg = "true";
defparam \button_sync[0]|q .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N10
cycloneive_lcell_comb \controller|currentState~20 (
// Equation(s):
// \controller|currentState~20_combout  = (!\button_sync[0]|q~q  & \controller|currentState.HaltState~q )

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\controller|currentState.HaltState~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|currentState~20_combout ),
	.cout());
// synopsys translate_off
defparam \controller|currentState~20 .lut_mask = 16'h3030;
defparam \controller|currentState~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N15
dffeas \controller|currentState.AddSubState (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|currentState~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|currentState.AddSubState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|currentState.AddSubState .is_wysiwyg = "true";
defparam \controller|currentState.AddSubState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N16
cycloneive_lcell_comb \controller|currentState~13 (
// Equation(s):
// \controller|currentState~13_combout  = (\controller|currentState.AddSubState~q  & \button_sync[2]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|currentState.AddSubState~q ),
	.datad(\button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\controller|currentState~13_combout ),
	.cout());
// synopsys translate_off
defparam \controller|currentState~13 .lut_mask = 16'hF000;
defparam \controller|currentState~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N17
dffeas \controller|currentState.ShiftState (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controller|currentState~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|currentState.ShiftState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|currentState.ShiftState .is_wysiwyg = "true";
defparam \controller|currentState.ShiftState .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y14_N23
dffeas \controller|shiftCounter[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controller|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|shiftCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|shiftCounter[1] .is_wysiwyg = "true";
defparam \controller|shiftCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N20
cycloneive_lcell_comb \controller|Selector0~0 (
// Equation(s):
// \controller|Selector0~0_combout  = (!\controller|currentState.HaltState~q  & (!\controller|currentState.ShiftState~q  & (\controller|currentState.StartState~q  & \button_sync[2]|q~q )))

	.dataa(\controller|currentState.HaltState~q ),
	.datab(\controller|currentState.ShiftState~q ),
	.datac(\controller|currentState.StartState~q ),
	.datad(\button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector0~0 .lut_mask = 16'h1000;
defparam \controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N24
cycloneive_lcell_comb \controller|Selector4~0 (
// Equation(s):
// \controller|Selector4~0_combout  = (\controller|shiftCounter [0] & ((\controller|Selector0~0_combout ))) # (!\controller|shiftCounter [0] & (\controller|currentState.ShiftState~q ))

	.dataa(gnd),
	.datab(\controller|currentState.ShiftState~q ),
	.datac(\controller|shiftCounter [0]),
	.datad(\controller|Selector0~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector4~0 .lut_mask = 16'hFC0C;
defparam \controller|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N25
dffeas \controller|shiftCounter[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controller|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|shiftCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|shiftCounter[0] .is_wysiwyg = "true";
defparam \controller|shiftCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N0
cycloneive_lcell_comb \controller|Add0~0 (
// Equation(s):
// \controller|Add0~1  = CARRY(\controller|shiftCounter [0])

	.dataa(\controller|shiftCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\controller|Add0~1 ));
// synopsys translate_off
defparam \controller|Add0~0 .lut_mask = 16'h55AA;
defparam \controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N2
cycloneive_lcell_comb \controller|Add0~2 (
// Equation(s):
// \controller|Add0~2_combout  = (\controller|shiftCounter [1] & (!\controller|Add0~1 )) # (!\controller|shiftCounter [1] & ((\controller|Add0~1 ) # (GND)))
// \controller|Add0~3  = CARRY((!\controller|Add0~1 ) # (!\controller|shiftCounter [1]))

	.dataa(gnd),
	.datab(\controller|shiftCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~1 ),
	.combout(\controller|Add0~2_combout ),
	.cout(\controller|Add0~3 ));
// synopsys translate_off
defparam \controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N22
cycloneive_lcell_comb \controller|Selector3~0 (
// Equation(s):
// \controller|Selector3~0_combout  = (\controller|Add0~2_combout  & ((\controller|currentState.ShiftState~q ) # ((\controller|shiftCounter [1] & \controller|Selector0~0_combout )))) # (!\controller|Add0~2_combout  & (((\controller|shiftCounter [1] & 
// \controller|Selector0~0_combout ))))

	.dataa(\controller|Add0~2_combout ),
	.datab(\controller|currentState.ShiftState~q ),
	.datac(\controller|shiftCounter [1]),
	.datad(\controller|Selector0~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector3~0 .lut_mask = 16'hF888;
defparam \controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N15
dffeas \controller|shiftCounter[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|shiftCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|shiftCounter[3] .is_wysiwyg = "true";
defparam \controller|shiftCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N4
cycloneive_lcell_comb \controller|Add0~4 (
// Equation(s):
// \controller|Add0~4_combout  = (\controller|shiftCounter [2] & (\controller|Add0~3  $ (GND))) # (!\controller|shiftCounter [2] & (!\controller|Add0~3  & VCC))
// \controller|Add0~5  = CARRY((\controller|shiftCounter [2] & !\controller|Add0~3 ))

	.dataa(\controller|shiftCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~3 ),
	.combout(\controller|Add0~4_combout ),
	.cout(\controller|Add0~5 ));
// synopsys translate_off
defparam \controller|Add0~4 .lut_mask = 16'hA50A;
defparam \controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N28
cycloneive_lcell_comb \controller|Selector2~0 (
// Equation(s):
// \controller|Selector2~0_combout  = (\controller|currentState.ShiftState~q  & ((\controller|Add0~4_combout ) # ((\controller|shiftCounter [2] & \controller|Selector0~0_combout )))) # (!\controller|currentState.ShiftState~q  & (((\controller|shiftCounter 
// [2] & \controller|Selector0~0_combout ))))

	.dataa(\controller|currentState.ShiftState~q ),
	.datab(\controller|Add0~4_combout ),
	.datac(\controller|shiftCounter [2]),
	.datad(\controller|Selector0~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector2~0 .lut_mask = 16'hF888;
defparam \controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N29
dffeas \controller|shiftCounter[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|shiftCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|shiftCounter[2] .is_wysiwyg = "true";
defparam \controller|shiftCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N6
cycloneive_lcell_comb \controller|Add0~6 (
// Equation(s):
// \controller|Add0~6_combout  = (\controller|shiftCounter [3] & (!\controller|Add0~5 )) # (!\controller|shiftCounter [3] & ((\controller|Add0~5 ) # (GND)))
// \controller|Add0~7  = CARRY((!\controller|Add0~5 ) # (!\controller|shiftCounter [3]))

	.dataa(\controller|shiftCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~5 ),
	.combout(\controller|Add0~6_combout ),
	.cout(\controller|Add0~7 ));
// synopsys translate_off
defparam \controller|Add0~6 .lut_mask = 16'h5A5F;
defparam \controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N14
cycloneive_lcell_comb \controller|Selector1~0 (
// Equation(s):
// \controller|Selector1~0_combout  = (\controller|Add0~6_combout  & ((\controller|currentState.ShiftState~q ) # ((\controller|shiftCounter [3] & \controller|Selector0~0_combout )))) # (!\controller|Add0~6_combout  & (((\controller|shiftCounter [3] & 
// \controller|Selector0~0_combout ))))

	.dataa(\controller|Add0~6_combout ),
	.datab(\controller|currentState.ShiftState~q ),
	.datac(\controller|shiftCounter [3]),
	.datad(\controller|Selector0~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector1~0 .lut_mask = 16'hF888;
defparam \controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N30
cycloneive_lcell_comb \controller|Equal0~0 (
// Equation(s):
// \controller|Equal0~0_combout  = (\controller|Selector3~0_combout  & (\controller|Selector4~0_combout  & (!\controller|Selector1~0_combout  & \controller|Selector2~0_combout )))

	.dataa(\controller|Selector3~0_combout ),
	.datab(\controller|Selector4~0_combout ),
	.datac(\controller|Selector1~0_combout ),
	.datad(\controller|Selector2~0_combout ),
	.cin(gnd),
	.combout(\controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~0 .lut_mask = 16'h0800;
defparam \controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N22
cycloneive_lcell_comb \controller|Equal0~0_OTERM1feeder (
// Equation(s):
// \controller|Equal0~0_OTERM1feeder_combout  = \controller|Equal0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\controller|Equal0~0_OTERM1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~0_OTERM1feeder .lut_mask = 16'hFF00;
defparam \controller|Equal0~0_OTERM1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y18_N23
dffeas \controller|Equal0~0_NEW_REG0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controller|Equal0~0_OTERM1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|Equal0~0_OTERM1 ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|Equal0~0_NEW_REG0 .is_wysiwyg = "true";
defparam \controller|Equal0~0_NEW_REG0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N8
cycloneive_lcell_comb \controller|Add0~8 (
// Equation(s):
// \controller|Add0~8_combout  = \controller|Add0~7  $ (!\controller|shiftCounter [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|shiftCounter [4]),
	.cin(\controller|Add0~7 ),
	.combout(\controller|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~8 .lut_mask = 16'hF00F;
defparam \controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N20
cycloneive_lcell_comb \controller|Selector0~1 (
// Equation(s):
// \controller|Selector0~1_combout  = (\controller|currentState.ShiftState~q  & ((\controller|Add0~8_combout ) # ((\controller|shiftCounter [4] & \controller|Selector0~0_combout )))) # (!\controller|currentState.ShiftState~q  & (\controller|shiftCounter [4] 
// & ((\controller|Selector0~0_combout ))))

	.dataa(\controller|currentState.ShiftState~q ),
	.datab(\controller|shiftCounter [4]),
	.datac(\controller|Add0~8_combout ),
	.datad(\controller|Selector0~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector0~1 .lut_mask = 16'hECA0;
defparam \controller|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N16
cycloneive_lcell_comb \controller|shiftCounter[4]~feeder (
// Equation(s):
// \controller|shiftCounter[4]~feeder_combout  = \controller|Selector0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|Selector0~1_combout ),
	.cin(gnd),
	.combout(\controller|shiftCounter[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|shiftCounter[4]~feeder .lut_mask = 16'hFF00;
defparam \controller|shiftCounter[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N17
dffeas \controller|shiftCounter[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controller|shiftCounter[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|shiftCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|shiftCounter[4] .is_wysiwyg = "true";
defparam \controller|shiftCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N8
cycloneive_lcell_comb \controller|Equal0~1 (
// Equation(s):
// \controller|Equal0~1_combout  = (\controller|Equal0~0_OTERM1  & !\controller|shiftCounter [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|Equal0~0_OTERM1 ),
	.datad(\controller|shiftCounter [4]),
	.cin(gnd),
	.combout(\controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~1 .lut_mask = 16'h00F0;
defparam \controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N22
cycloneive_lcell_comb \controller|currentState~21 (
// Equation(s):
// \controller|currentState~21_combout  = (\button_sync[2]|q~q  & ((\controller|currentState~20_combout ) # ((\controller|currentState.ShiftState~q  & \controller|Equal0~1_combout ))))

	.dataa(\controller|currentState~20_combout ),
	.datab(\controller|currentState.ShiftState~q ),
	.datac(\controller|Equal0~1_combout ),
	.datad(\button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\controller|currentState~21_combout ),
	.cout());
// synopsys translate_off
defparam \controller|currentState~21 .lut_mask = 16'hEA00;
defparam \controller|currentState~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N23
dffeas \controller|currentState.HaltState (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controller|currentState~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|currentState.HaltState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|currentState.HaltState .is_wysiwyg = "true";
defparam \controller|currentState.HaltState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N30
cycloneive_lcell_comb \controller|currentState~18 (
// Equation(s):
// \controller|currentState~18_combout  = (\button_sync[0]|q~q  & ((\controller|currentState.HaltState~q ) # ((!\controller|currentState.StartState~q  & \button_sync[1]|q~q ))))

	.dataa(\controller|currentState.HaltState~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\controller|currentState.StartState~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\controller|currentState~18_combout ),
	.cout());
// synopsys translate_off
defparam \controller|currentState~18 .lut_mask = 16'h8C88;
defparam \controller|currentState~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N12
cycloneive_lcell_comb \controller|currentState~15 (
// Equation(s):
// \controller|currentState~15_combout  = (\button_sync[0]|q~q  & !\controller|currentState.StartState~q )

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\controller|currentState.StartState~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|currentState~15_combout ),
	.cout());
// synopsys translate_off
defparam \controller|currentState~15 .lut_mask = 16'h0C0C;
defparam \controller|currentState~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N28
cycloneive_lcell_comb \controller|currentState~16 (
// Equation(s):
// \controller|currentState~16_combout  = (\button_sync[2]|q~q  & (!\button_sync[1]|q~q  & ((\controller|currentState~15_combout ) # (\controller|currentState.ClearLoadState~q ))))

	.dataa(\controller|currentState~15_combout ),
	.datab(\button_sync[2]|q~q ),
	.datac(\controller|currentState.ClearLoadState~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\controller|currentState~16_combout ),
	.cout());
// synopsys translate_off
defparam \controller|currentState~16 .lut_mask = 16'h00C8;
defparam \controller|currentState~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N29
dffeas \controller|currentState.ClearLoadState (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controller|currentState~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|currentState.ClearLoadState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|currentState.ClearLoadState .is_wysiwyg = "true";
defparam \controller|currentState.ClearLoadState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N4
cycloneive_lcell_comb \controller|currentState~19 (
// Equation(s):
// \controller|currentState~19_combout  = (\button_sync[2]|q~q  & (!\controller|currentState~18_combout  & ((!\controller|currentState.ClearLoadState~q ) # (!\button_sync[1]|q~q ))))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[2]|q~q ),
	.datac(\controller|currentState~18_combout ),
	.datad(\controller|currentState.ClearLoadState~q ),
	.cin(gnd),
	.combout(\controller|currentState~19_combout ),
	.cout());
// synopsys translate_off
defparam \controller|currentState~19 .lut_mask = 16'h040C;
defparam \controller|currentState~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N5
dffeas \controller|currentState.StartState (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controller|currentState~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|currentState.StartState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|currentState.StartState .is_wysiwyg = "true";
defparam \controller|currentState.StartState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N26
cycloneive_lcell_comb \controller|currentState~17 (
// Equation(s):
// \controller|currentState~17_combout  = (!\controller|currentState.StartState~q  & (!\button_sync[0]|q~q  & \button_sync[2]|q~q ))

	.dataa(gnd),
	.datab(\controller|currentState.StartState~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\controller|currentState~17_combout ),
	.cout());
// synopsys translate_off
defparam \controller|currentState~17 .lut_mask = 16'h0300;
defparam \controller|currentState~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N27
dffeas \controller|currentState.BeginCycleState (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controller|currentState~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|currentState.BeginCycleState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|currentState.BeginCycleState .is_wysiwyg = "true";
defparam \controller|currentState.BeginCycleState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N6
cycloneive_lcell_comb \controller|currentState~14 (
// Equation(s):
// \controller|currentState~14_combout  = (\button_sync[2]|q~q  & ((\controller|currentState.BeginCycleState~q ) # ((\controller|currentState.ShiftState~q  & !\controller|Equal0~1_combout ))))

	.dataa(\controller|currentState.BeginCycleState~q ),
	.datab(\controller|currentState.ShiftState~q ),
	.datac(\controller|Equal0~1_combout ),
	.datad(\button_sync[2]|q~q ),
	.cin(gnd),
	.combout(\controller|currentState~14_combout ),
	.cout());
// synopsys translate_off
defparam \controller|currentState~14 .lut_mask = 16'hAE00;
defparam \controller|currentState~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N14
cycloneive_lcell_comb \regB|Data_Out~1 (
// Equation(s):
// \regB|Data_Out~1_combout  = (\controller|currentState.ClearLoadState~q ) # (\controller|currentState.ShiftState~q )

	.dataa(gnd),
	.datab(\controller|currentState.ClearLoadState~q ),
	.datac(gnd),
	.datad(\controller|currentState.ShiftState~q ),
	.cin(gnd),
	.combout(\regB|Data_Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out~1 .lut_mask = 16'hFFCC;
defparam \regB|Data_Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N18
cycloneive_lcell_comb \regB|Data_Out[0]~_Duplicate_1feeder (
// Equation(s):
// \regB|Data_Out[0]~_Duplicate_1feeder_combout  = \regB|Data_Out[0]_OTERM53 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regB|Data_Out[0]_OTERM53 ),
	.cin(gnd),
	.combout(\regB|Data_Out[0]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out[0]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \regB|Data_Out[0]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N19
dffeas \regB|Data_Out[0]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regB|Data_Out[0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regB|Data_Out[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \S_USH[0]~input (
	.i(S_USH[0]),
	.ibar(gnd),
	.o(\S_USH[0]~input_o ));
// synopsys translate_off
defparam \S_USH[0]~input .bus_hold = "false";
defparam \S_USH[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y17_N3
dffeas \switch_sync[0]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\S_USH[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switch_sync[0]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switch_sync[0]|q .is_wysiwyg = "true";
defparam \switch_sync[0]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S_USH[2]~input (
	.i(S_USH[2]),
	.ibar(gnd),
	.o(\S_USH[2]~input_o ));
// synopsys translate_off
defparam \S_USH[2]~input .bus_hold = "false";
defparam \S_USH[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y15_N10
dffeas \switch_sync[2]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\S_USH[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switch_sync[2]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switch_sync[2]|q .is_wysiwyg = "true";
defparam \switch_sync[2]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \S_USH[3]~input (
	.i(S_USH[3]),
	.ibar(gnd),
	.o(\S_USH[3]~input_o ));
// synopsys translate_off
defparam \S_USH[3]~input .bus_hold = "false";
defparam \S_USH[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y13_N10
dffeas \switch_sync[3]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\S_USH[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switch_sync[3]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switch_sync[3]|q .is_wysiwyg = "true";
defparam \switch_sync[3]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \S_USH[5]~input (
	.i(S_USH[5]),
	.ibar(gnd),
	.o(\S_USH[5]~input_o ));
// synopsys translate_off
defparam \S_USH[5]~input .bus_hold = "false";
defparam \S_USH[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y11_N10
dffeas \switch_sync[5]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\S_USH[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switch_sync[5]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switch_sync[5]|q .is_wysiwyg = "true";
defparam \switch_sync[5]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N24
cycloneive_lcell_comb \controller|ClearAX (
// Equation(s):
// \controller|ClearAX~combout  = (\controller|currentState.BeginCycleState~q ) # (\controller|currentState.ClearLoadState~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|currentState.BeginCycleState~q ),
	.datad(\controller|currentState.ClearLoadState~q ),
	.cin(gnd),
	.combout(\controller|ClearAX~combout ),
	.cout());
// synopsys translate_off
defparam \controller|ClearAX .lut_mask = 16'hFFF0;
defparam \controller|ClearAX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N20
cycloneive_lcell_comb \controller|Sub~1 (
// Equation(s):
// \controller|Sub~1_combout  = (\controller|currentState~14_combout  & \regB|Data_Out[0]_OTERM53 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|currentState~14_combout ),
	.datad(\regB|Data_Out[0]_OTERM53 ),
	.cin(gnd),
	.combout(\controller|Sub~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Sub~1 .lut_mask = 16'hF000;
defparam \controller|Sub~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N10
cycloneive_lcell_comb \controller|Sub~1_OTERM59feeder (
// Equation(s):
// \controller|Sub~1_OTERM59feeder_combout  = \controller|Sub~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|Sub~1_combout ),
	.cin(gnd),
	.combout(\controller|Sub~1_OTERM59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Sub~1_OTERM59feeder .lut_mask = 16'hFF00;
defparam \controller|Sub~1_OTERM59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y18_N11
dffeas \controller|Sub~1_NEW_REG58 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controller|Sub~1_OTERM59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|Sub~1_OTERM59 ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|Sub~1_NEW_REG58 .is_wysiwyg = "true";
defparam \controller|Sub~1_NEW_REG58 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \S_USH[1]~input (
	.i(S_USH[1]),
	.ibar(gnd),
	.o(\S_USH[1]~input_o ));
// synopsys translate_off
defparam \S_USH[1]~input .bus_hold = "false";
defparam \S_USH[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N18
cycloneive_lcell_comb \adderUnit|comb~0 (
// Equation(s):
// \adderUnit|comb~0_combout  = \S_USH[1]~input_o  $ (((\controller|Equal0~0_combout  & (!\controller|Selector0~1_combout  & \controller|Sub~1_combout ))))

	.dataa(\S_USH[1]~input_o ),
	.datab(\controller|Equal0~0_combout ),
	.datac(\controller|Selector0~1_combout ),
	.datad(\controller|Sub~1_combout ),
	.cin(gnd),
	.combout(\adderUnit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderUnit|comb~0 .lut_mask = 16'hA6AA;
defparam \adderUnit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y14_N19
dffeas \adderUnit|comb~0_NEW_REG62 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\adderUnit|comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adderUnit|comb~0_OTERM63 ),
	.prn(vcc));
// synopsys translate_off
defparam \adderUnit|comb~0_NEW_REG62 .is_wysiwyg = "true";
defparam \adderUnit|comb~0_NEW_REG62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N2
cycloneive_lcell_comb \adderUnit|adderGenLoop[0].adder_i|Cout~2 (
// Equation(s):
// \adderUnit|adderGenLoop[0].adder_i|Cout~2_combout  = (\controller|Equal0~0_combout  & (\controller|Sub~1_combout  & (!\controller|Selector0~1_combout  & !\S_USH[0]~input_o )))

	.dataa(\controller|Equal0~0_combout ),
	.datab(\controller|Sub~1_combout ),
	.datac(\controller|Selector0~1_combout ),
	.datad(\S_USH[0]~input_o ),
	.cin(gnd),
	.combout(\adderUnit|adderGenLoop[0].adder_i|Cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \adderUnit|adderGenLoop[0].adder_i|Cout~2 .lut_mask = 16'h0008;
defparam \adderUnit|adderGenLoop[0].adder_i|Cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y17_N3
dffeas \adderUnit|adderGenLoop[0].adder_i|Cout~2_NEW_REG60 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\adderUnit|adderGenLoop[0].adder_i|Cout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adderUnit|adderGenLoop[0].adder_i|Cout~2_OTERM61 ),
	.prn(vcc));
// synopsys translate_off
defparam \adderUnit|adderGenLoop[0].adder_i|Cout~2_NEW_REG60 .is_wysiwyg = "true";
defparam \adderUnit|adderGenLoop[0].adder_i|Cout~2_NEW_REG60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N4
cycloneive_lcell_comb \adderUnit|adderGenLoop[0].adder_i|Cout~0 (
// Equation(s):
// \adderUnit|adderGenLoop[0].adder_i|Cout~0_combout  = (!\controller|Selector0~1_combout  & (\controller|currentState~14_combout  & \regB|Data_Out[0]_OTERM53 ))

	.dataa(gnd),
	.datab(\controller|Selector0~1_combout ),
	.datac(\controller|currentState~14_combout ),
	.datad(\regB|Data_Out[0]_OTERM53 ),
	.cin(gnd),
	.combout(\adderUnit|adderGenLoop[0].adder_i|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderUnit|adderGenLoop[0].adder_i|Cout~0 .lut_mask = 16'h3000;
defparam \adderUnit|adderGenLoop[0].adder_i|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y18_N5
dffeas \adderUnit|adderGenLoop[0].adder_i|Cout~0_NEW_REG56 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\adderUnit|adderGenLoop[0].adder_i|Cout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adderUnit|adderGenLoop[0].adder_i|Cout~0_OTERM57 ),
	.prn(vcc));
// synopsys translate_off
defparam \adderUnit|adderGenLoop[0].adder_i|Cout~0_NEW_REG56 .is_wysiwyg = "true";
defparam \adderUnit|adderGenLoop[0].adder_i|Cout~0_NEW_REG56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N0
cycloneive_lcell_comb \adderUnit|adderGenLoop[0].adder_i|Cout~1 (
// Equation(s):
// \adderUnit|adderGenLoop[0].adder_i|Cout~1_combout  = (\regA|Data_Out[0]~_Duplicate_1_q  & ((\switch_sync[0]|q~q ) # ((\controller|Equal0~0_OTERM1  & \adderUnit|adderGenLoop[0].adder_i|Cout~0_OTERM57 ))))

	.dataa(\controller|Equal0~0_OTERM1 ),
	.datab(\regA|Data_Out[0]~_Duplicate_1_q ),
	.datac(\adderUnit|adderGenLoop[0].adder_i|Cout~0_OTERM57 ),
	.datad(\switch_sync[0]|q~q ),
	.cin(gnd),
	.combout(\adderUnit|adderGenLoop[0].adder_i|Cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \adderUnit|adderGenLoop[0].adder_i|Cout~1 .lut_mask = 16'hCC80;
defparam \adderUnit|adderGenLoop[0].adder_i|Cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N28
cycloneive_lcell_comb \adderUnit|adderGenLoop[1].adder_i|S (
// Equation(s):
// \adderUnit|adderGenLoop[1].adder_i|S~combout  = \adderUnit|comb~0_OTERM63  $ (\regA|Data_Out[1]~_Duplicate_1_q  $ (((\adderUnit|adderGenLoop[0].adder_i|Cout~2_OTERM61 ) # (\adderUnit|adderGenLoop[0].adder_i|Cout~1_combout ))))

	.dataa(\adderUnit|comb~0_OTERM63 ),
	.datab(\adderUnit|adderGenLoop[0].adder_i|Cout~2_OTERM61 ),
	.datac(\regA|Data_Out[1]~_Duplicate_1_q ),
	.datad(\adderUnit|adderGenLoop[0].adder_i|Cout~1_combout ),
	.cin(gnd),
	.combout(\adderUnit|adderGenLoop[1].adder_i|S~combout ),
	.cout());
// synopsys translate_off
defparam \adderUnit|adderGenLoop[1].adder_i|S .lut_mask = 16'hA596;
defparam \adderUnit|adderGenLoop[1].adder_i|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N30
cycloneive_lcell_comb \regA|Data_Out[5]~1 (
// Equation(s):
// \regA|Data_Out[5]~1_combout  = (\controller|currentState.ShiftState~q  & (\regA|Data_Out[6]~_Duplicate_1_q )) # (!\controller|currentState.ShiftState~q  & ((\regA|Data_Out[5]~_Duplicate_1_q )))

	.dataa(gnd),
	.datab(\regA|Data_Out[6]~_Duplicate_1_q ),
	.datac(\regA|Data_Out[5]~_Duplicate_1_q ),
	.datad(\controller|currentState.ShiftState~q ),
	.cin(gnd),
	.combout(\regA|Data_Out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[5]~1 .lut_mask = 16'hCCF0;
defparam \regA|Data_Out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \S_USH[4]~input (
	.i(S_USH[4]),
	.ibar(gnd),
	.o(\S_USH[4]~input_o ));
// synopsys translate_off
defparam \S_USH[4]~input .bus_hold = "false";
defparam \S_USH[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y18_N10
dffeas \switch_sync[4]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\S_USH[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switch_sync[4]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switch_sync[4]|q .is_wysiwyg = "true";
defparam \switch_sync[4]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N18
cycloneive_lcell_comb \adderUnit|adderGenLoop[1].adder_i|Cout~0 (
// Equation(s):
// \adderUnit|adderGenLoop[1].adder_i|Cout~0_combout  = (\adderUnit|comb~0_OTERM63  & ((\regA|Data_Out[1]~_Duplicate_1_q ) # ((\adderUnit|adderGenLoop[0].adder_i|Cout~2_OTERM61 ) # (\adderUnit|adderGenLoop[0].adder_i|Cout~1_combout )))) # 
// (!\adderUnit|comb~0_OTERM63  & (\regA|Data_Out[1]~_Duplicate_1_q  & ((\adderUnit|adderGenLoop[0].adder_i|Cout~2_OTERM61 ) # (\adderUnit|adderGenLoop[0].adder_i|Cout~1_combout ))))

	.dataa(\adderUnit|comb~0_OTERM63 ),
	.datab(\regA|Data_Out[1]~_Duplicate_1_q ),
	.datac(\adderUnit|adderGenLoop[0].adder_i|Cout~2_OTERM61 ),
	.datad(\adderUnit|adderGenLoop[0].adder_i|Cout~1_combout ),
	.cin(gnd),
	.combout(\adderUnit|adderGenLoop[1].adder_i|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderUnit|adderGenLoop[1].adder_i|Cout~0 .lut_mask = 16'hEEE8;
defparam \adderUnit|adderGenLoop[1].adder_i|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N18
cycloneive_lcell_comb \adderUnit|adderGenLoop[2].adder_i|Cout~0 (
// Equation(s):
// \adderUnit|adderGenLoop[2].adder_i|Cout~0_combout  = (\regA|Data_Out[2]~_Duplicate_1_q  & ((\adderUnit|adderGenLoop[1].adder_i|Cout~0_combout ) # (\switch_sync[2]|q~q  $ (\controller|Sub~0_OTERM81 )))) # (!\regA|Data_Out[2]~_Duplicate_1_q  & 
// (\adderUnit|adderGenLoop[1].adder_i|Cout~0_combout  & (\switch_sync[2]|q~q  $ (\controller|Sub~0_OTERM81 ))))

	.dataa(\switch_sync[2]|q~q ),
	.datab(\regA|Data_Out[2]~_Duplicate_1_q ),
	.datac(\controller|Sub~0_OTERM81 ),
	.datad(\adderUnit|adderGenLoop[1].adder_i|Cout~0_combout ),
	.cin(gnd),
	.combout(\adderUnit|adderGenLoop[2].adder_i|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderUnit|adderGenLoop[2].adder_i|Cout~0 .lut_mask = 16'hDE48;
defparam \adderUnit|adderGenLoop[2].adder_i|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N6
cycloneive_lcell_comb \adderUnit|adderGenLoop[3].adder_i|Cout~0 (
// Equation(s):
// \adderUnit|adderGenLoop[3].adder_i|Cout~0_combout  = (\regA|Data_Out[3]~_Duplicate_1_q  & ((\adderUnit|adderGenLoop[2].adder_i|Cout~0_combout ) # (\switch_sync[3]|q~q  $ (\controller|Sub~0_OTERM81 )))) # (!\regA|Data_Out[3]~_Duplicate_1_q  & 
// (\adderUnit|adderGenLoop[2].adder_i|Cout~0_combout  & (\switch_sync[3]|q~q  $ (\controller|Sub~0_OTERM81 ))))

	.dataa(\regA|Data_Out[3]~_Duplicate_1_q ),
	.datab(\switch_sync[3]|q~q ),
	.datac(\controller|Sub~0_OTERM81 ),
	.datad(\adderUnit|adderGenLoop[2].adder_i|Cout~0_combout ),
	.cin(gnd),
	.combout(\adderUnit|adderGenLoop[3].adder_i|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderUnit|adderGenLoop[3].adder_i|Cout~0 .lut_mask = 16'hBE28;
defparam \adderUnit|adderGenLoop[3].adder_i|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N12
cycloneive_lcell_comb \adderUnit|adderGenLoop[4].adder_i|Cout~0 (
// Equation(s):
// \adderUnit|adderGenLoop[4].adder_i|Cout~0_combout  = (\regA|Data_Out[4]~_Duplicate_1_q  & ((\adderUnit|adderGenLoop[3].adder_i|Cout~0_combout ) # (\switch_sync[4]|q~q  $ (\controller|Sub~0_OTERM81 )))) # (!\regA|Data_Out[4]~_Duplicate_1_q  & 
// (\adderUnit|adderGenLoop[3].adder_i|Cout~0_combout  & (\switch_sync[4]|q~q  $ (\controller|Sub~0_OTERM81 ))))

	.dataa(\switch_sync[4]|q~q ),
	.datab(\regA|Data_Out[4]~_Duplicate_1_q ),
	.datac(\controller|Sub~0_OTERM81 ),
	.datad(\adderUnit|adderGenLoop[3].adder_i|Cout~0_combout ),
	.cin(gnd),
	.combout(\adderUnit|adderGenLoop[4].adder_i|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderUnit|adderGenLoop[4].adder_i|Cout~0 .lut_mask = 16'hDE48;
defparam \adderUnit|adderGenLoop[4].adder_i|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N20
cycloneive_lcell_comb \adderUnit|adderGenLoop[5].adder_i|S (
// Equation(s):
// \adderUnit|adderGenLoop[5].adder_i|S~combout  = \regA|Data_Out[5]~_Duplicate_1_q  $ (\switch_sync[5]|q~q  $ (\controller|Sub~0_OTERM81  $ (\adderUnit|adderGenLoop[4].adder_i|Cout~0_combout )))

	.dataa(\regA|Data_Out[5]~_Duplicate_1_q ),
	.datab(\switch_sync[5]|q~q ),
	.datac(\controller|Sub~0_OTERM81 ),
	.datad(\adderUnit|adderGenLoop[4].adder_i|Cout~0_combout ),
	.cin(gnd),
	.combout(\adderUnit|adderGenLoop[5].adder_i|S~combout ),
	.cout());
// synopsys translate_off
defparam \adderUnit|adderGenLoop[5].adder_i|S .lut_mask = 16'h6996;
defparam \adderUnit|adderGenLoop[5].adder_i|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N12
cycloneive_lcell_comb \regA|Data_Out[5]_NEW48 (
// Equation(s):
// \regA|Data_Out[5]_OTERM49  = (\controller|Sub~1_OTERM59  & ((\adderUnit|adderGenLoop[5].adder_i|S~combout ))) # (!\controller|Sub~1_OTERM59  & (\regA|Data_Out[5]~1_combout ))

	.dataa(gnd),
	.datab(\regA|Data_Out[5]~1_combout ),
	.datac(\controller|Sub~1_OTERM59 ),
	.datad(\adderUnit|adderGenLoop[5].adder_i|S~combout ),
	.cin(gnd),
	.combout(\regA|Data_Out[5]_OTERM49 ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[5]_NEW48 .lut_mask = 16'hFC0C;
defparam \regA|Data_Out[5]_NEW48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y14_N23
dffeas \regA|Data_Out[5]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Data_Out[5]_OTERM49 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regA|Data_Out[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N6
cycloneive_lcell_comb \regA|Data_Out[4]~0 (
// Equation(s):
// \regA|Data_Out[4]~0_combout  = (\controller|currentState.ShiftState~q  & (\regA|Data_Out[5]~_Duplicate_1_q )) # (!\controller|currentState.ShiftState~q  & ((\regA|Data_Out[4]~_Duplicate_1_q )))

	.dataa(gnd),
	.datab(\regA|Data_Out[5]~_Duplicate_1_q ),
	.datac(\regA|Data_Out[4]~_Duplicate_1_q ),
	.datad(\controller|currentState.ShiftState~q ),
	.cin(gnd),
	.combout(\regA|Data_Out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[4]~0 .lut_mask = 16'hCCF0;
defparam \regA|Data_Out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N2
cycloneive_lcell_comb \adderUnit|adderGenLoop[4].adder_i|S (
// Equation(s):
// \adderUnit|adderGenLoop[4].adder_i|S~combout  = \switch_sync[4]|q~q  $ (\regA|Data_Out[4]~_Duplicate_1_q  $ (\controller|Sub~0_OTERM81  $ (\adderUnit|adderGenLoop[3].adder_i|Cout~0_combout )))

	.dataa(\switch_sync[4]|q~q ),
	.datab(\regA|Data_Out[4]~_Duplicate_1_q ),
	.datac(\controller|Sub~0_OTERM81 ),
	.datad(\adderUnit|adderGenLoop[3].adder_i|Cout~0_combout ),
	.cin(gnd),
	.combout(\adderUnit|adderGenLoop[4].adder_i|S~combout ),
	.cout());
// synopsys translate_off
defparam \adderUnit|adderGenLoop[4].adder_i|S .lut_mask = 16'h6996;
defparam \adderUnit|adderGenLoop[4].adder_i|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N26
cycloneive_lcell_comb \regA|Data_Out[4]_NEW50 (
// Equation(s):
// \regA|Data_Out[4]_OTERM51  = (\controller|Sub~1_OTERM59  & ((\adderUnit|adderGenLoop[4].adder_i|S~combout ))) # (!\controller|Sub~1_OTERM59  & (\regA|Data_Out[4]~0_combout ))

	.dataa(gnd),
	.datab(\regA|Data_Out[4]~0_combout ),
	.datac(\controller|Sub~1_OTERM59 ),
	.datad(\adderUnit|adderGenLoop[4].adder_i|S~combout ),
	.cin(gnd),
	.combout(\regA|Data_Out[4]_OTERM51 ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[4]_NEW50 .lut_mask = 16'hFC0C;
defparam \regA|Data_Out[4]_NEW50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y14_N3
dffeas \regA|Data_Out[4]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Data_Out[4]_OTERM51 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regA|Data_Out[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N14
cycloneive_lcell_comb \regA|Data_Out[3]~7 (
// Equation(s):
// \regA|Data_Out[3]~7_combout  = (\controller|currentState.ShiftState~q  & ((\regA|Data_Out[4]~_Duplicate_1_q ))) # (!\controller|currentState.ShiftState~q  & (\regA|Data_Out[3]~_Duplicate_1_q ))

	.dataa(\regA|Data_Out[3]~_Duplicate_1_q ),
	.datab(\controller|currentState.ShiftState~q ),
	.datac(\regA|Data_Out[4]~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regA|Data_Out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[3]~7 .lut_mask = 16'hE2E2;
defparam \regA|Data_Out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N26
cycloneive_lcell_comb \adderUnit|adderGenLoop[3].adder_i|S (
// Equation(s):
// \adderUnit|adderGenLoop[3].adder_i|S~combout  = \controller|Sub~0_OTERM81  $ (\switch_sync[3]|q~q  $ (\regA|Data_Out[3]~_Duplicate_1_q  $ (\adderUnit|adderGenLoop[2].adder_i|Cout~0_combout )))

	.dataa(\controller|Sub~0_OTERM81 ),
	.datab(\switch_sync[3]|q~q ),
	.datac(\regA|Data_Out[3]~_Duplicate_1_q ),
	.datad(\adderUnit|adderGenLoop[2].adder_i|Cout~0_combout ),
	.cin(gnd),
	.combout(\adderUnit|adderGenLoop[3].adder_i|S~combout ),
	.cout());
// synopsys translate_off
defparam \adderUnit|adderGenLoop[3].adder_i|S .lut_mask = 16'h6996;
defparam \adderUnit|adderGenLoop[3].adder_i|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N10
cycloneive_lcell_comb \regA|Data_Out[3]_NEW36 (
// Equation(s):
// \regA|Data_Out[3]_OTERM37  = (\controller|Sub~1_OTERM59  & ((\adderUnit|adderGenLoop[3].adder_i|S~combout ))) # (!\controller|Sub~1_OTERM59  & (\regA|Data_Out[3]~7_combout ))

	.dataa(\controller|Sub~1_OTERM59 ),
	.datab(gnd),
	.datac(\regA|Data_Out[3]~7_combout ),
	.datad(\adderUnit|adderGenLoop[3].adder_i|S~combout ),
	.cin(gnd),
	.combout(\regA|Data_Out[3]_OTERM37 ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[3]_NEW36 .lut_mask = 16'hFA50;
defparam \regA|Data_Out[3]_NEW36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y18_N27
dffeas \regA|Data_Out[3]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Data_Out[3]_OTERM37 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regA|Data_Out[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N26
cycloneive_lcell_comb \regA|Data_Out[2]~6 (
// Equation(s):
// \regA|Data_Out[2]~6_combout  = (\controller|currentState.ShiftState~q  & (\regA|Data_Out[3]~_Duplicate_1_q )) # (!\controller|currentState.ShiftState~q  & ((\regA|Data_Out[2]~_Duplicate_1_q )))

	.dataa(\regA|Data_Out[3]~_Duplicate_1_q ),
	.datab(\regA|Data_Out[2]~_Duplicate_1_q ),
	.datac(\controller|currentState.ShiftState~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regA|Data_Out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[2]~6 .lut_mask = 16'hACAC;
defparam \regA|Data_Out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N14
cycloneive_lcell_comb \adderUnit|adderGenLoop[2].adder_i|S (
// Equation(s):
// \adderUnit|adderGenLoop[2].adder_i|S~combout  = \switch_sync[2]|q~q  $ (\regA|Data_Out[2]~_Duplicate_1_q  $ (\controller|Sub~0_OTERM81  $ (\adderUnit|adderGenLoop[1].adder_i|Cout~0_combout )))

	.dataa(\switch_sync[2]|q~q ),
	.datab(\regA|Data_Out[2]~_Duplicate_1_q ),
	.datac(\controller|Sub~0_OTERM81 ),
	.datad(\adderUnit|adderGenLoop[1].adder_i|Cout~0_combout ),
	.cin(gnd),
	.combout(\adderUnit|adderGenLoop[2].adder_i|S~combout ),
	.cout());
// synopsys translate_off
defparam \adderUnit|adderGenLoop[2].adder_i|S .lut_mask = 16'h6996;
defparam \adderUnit|adderGenLoop[2].adder_i|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N12
cycloneive_lcell_comb \regA|Data_Out[2]_NEW38 (
// Equation(s):
// \regA|Data_Out[2]_OTERM39  = (\controller|Sub~1_OTERM59  & ((\adderUnit|adderGenLoop[2].adder_i|S~combout ))) # (!\controller|Sub~1_OTERM59  & (\regA|Data_Out[2]~6_combout ))

	.dataa(\controller|Sub~1_OTERM59 ),
	.datab(gnd),
	.datac(\regA|Data_Out[2]~6_combout ),
	.datad(\adderUnit|adderGenLoop[2].adder_i|S~combout ),
	.cin(gnd),
	.combout(\regA|Data_Out[2]_OTERM39 ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[2]_NEW38 .lut_mask = 16'hFA50;
defparam \regA|Data_Out[2]_NEW38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y18_N5
dffeas \regA|Data_Out[2]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Data_Out[2]_OTERM39 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regA|Data_Out[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N2
cycloneive_lcell_comb \regA|Data_Out[1]~5 (
// Equation(s):
// \regA|Data_Out[1]~5_combout  = (\controller|currentState.ShiftState~q  & (\regA|Data_Out[2]~_Duplicate_1_q )) # (!\controller|currentState.ShiftState~q  & ((\regA|Data_Out[1]~_Duplicate_1_q )))

	.dataa(gnd),
	.datab(\controller|currentState.ShiftState~q ),
	.datac(\regA|Data_Out[2]~_Duplicate_1_q ),
	.datad(\regA|Data_Out[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\regA|Data_Out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[1]~5 .lut_mask = 16'hF3C0;
defparam \regA|Data_Out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N30
cycloneive_lcell_comb \regA|Data_Out[1]_NEW40 (
// Equation(s):
// \regA|Data_Out[1]_OTERM41  = (\controller|Sub~1_OTERM59  & (\adderUnit|adderGenLoop[1].adder_i|S~combout )) # (!\controller|Sub~1_OTERM59  & ((\regA|Data_Out[1]~5_combout )))

	.dataa(\controller|Sub~1_OTERM59 ),
	.datab(gnd),
	.datac(\adderUnit|adderGenLoop[1].adder_i|S~combout ),
	.datad(\regA|Data_Out[1]~5_combout ),
	.cin(gnd),
	.combout(\regA|Data_Out[1]_OTERM41 ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[1]_NEW40 .lut_mask = 16'hF5A0;
defparam \regA|Data_Out[1]_NEW40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y18_N29
dffeas \regA|Data_Out[1]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Data_Out[1]_OTERM41 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regA|Data_Out[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N8
cycloneive_lcell_comb \regA|Data_Out[0]~4 (
// Equation(s):
// \regA|Data_Out[0]~4_combout  = (\controller|currentState.ShiftState~q  & (\regA|Data_Out[1]~_Duplicate_1_q )) # (!\controller|currentState.ShiftState~q  & ((\regA|Data_Out[0]~_Duplicate_1_q )))

	.dataa(gnd),
	.datab(\regA|Data_Out[1]~_Duplicate_1_q ),
	.datac(\controller|currentState.ShiftState~q ),
	.datad(\regA|Data_Out[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\regA|Data_Out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[0]~4 .lut_mask = 16'hCFC0;
defparam \regA|Data_Out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N6
cycloneive_lcell_comb \regA|Data_Out[0]_NEW42 (
// Equation(s):
// \regA|Data_Out[0]_OTERM43  = (\controller|Sub~1_OTERM59  & (\regA|Data_Out[0]~_Duplicate_1_q  $ (((\switch_sync[0]|q~q ))))) # (!\controller|Sub~1_OTERM59  & (((\regA|Data_Out[0]~4_combout ))))

	.dataa(\controller|Sub~1_OTERM59 ),
	.datab(\regA|Data_Out[0]~_Duplicate_1_q ),
	.datac(\regA|Data_Out[0]~4_combout ),
	.datad(\switch_sync[0]|q~q ),
	.cin(gnd),
	.combout(\regA|Data_Out[0]_OTERM43 ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[0]_NEW42 .lut_mask = 16'h72D8;
defparam \regA|Data_Out[0]_NEW42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N16
cycloneive_lcell_comb \regA|Data_Out[0]_NEW82 (
// Equation(s):
// \regA|Data_Out[0]_OTERM83  = (!\controller|ClearAX~combout  & \regA|Data_Out[0]_OTERM43 )

	.dataa(gnd),
	.datab(\controller|ClearAX~combout ),
	.datac(gnd),
	.datad(\regA|Data_Out[0]_OTERM43 ),
	.cin(gnd),
	.combout(\regA|Data_Out[0]_OTERM83 ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[0]_NEW82 .lut_mask = 16'h3300;
defparam \regA|Data_Out[0]_NEW82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y18_N17
dffeas \regA|Data_Out[0]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Data_Out[0]_OTERM83 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regA|Data_Out[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \S_USH[7]~input (
	.i(S_USH[7]),
	.ibar(gnd),
	.o(\S_USH[7]~input_o ));
// synopsys translate_off
defparam \S_USH[7]~input .bus_hold = "false";
defparam \S_USH[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y15_N3
dffeas \switch_sync[7]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\S_USH[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switch_sync[7]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switch_sync[7]|q .is_wysiwyg = "true";
defparam \switch_sync[7]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N2
cycloneive_lcell_comb \regB|Data_Out~4 (
// Equation(s):
// \regB|Data_Out~4_combout  = (\controller|currentState.ClearLoadState~q  & ((\switch_sync[7]|q~q ))) # (!\controller|currentState.ClearLoadState~q  & (\regA|Data_Out[0]~_Duplicate_1_q ))

	.dataa(\regA|Data_Out[0]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(\controller|currentState.ClearLoadState~q ),
	.datad(\switch_sync[7]|q~q ),
	.cin(gnd),
	.combout(\regB|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out~4 .lut_mask = 16'hFA0A;
defparam \regB|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N19
dffeas \regB|Data_Out[7]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regB|Data_Out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regB|Data_Out[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N18
cycloneive_lcell_comb \regB|Data_Out~3 (
// Equation(s):
// \regB|Data_Out~3_combout  = (\controller|currentState.ClearLoadState~q  & ((\switch_sync[6]|q~q ))) # (!\controller|currentState.ClearLoadState~q  & (\regB|Data_Out[7]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\controller|currentState.ClearLoadState~q ),
	.datac(\regB|Data_Out[7]~_Duplicate_1_q ),
	.datad(\switch_sync[6]|q~q ),
	.cin(gnd),
	.combout(\regB|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out~3 .lut_mask = 16'hFC30;
defparam \regB|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N9
dffeas \regB|Data_Out[6]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regB|Data_Out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regB|Data_Out[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N8
cycloneive_lcell_comb \regB|Data_Out~2 (
// Equation(s):
// \regB|Data_Out~2_combout  = (\controller|currentState.ClearLoadState~q  & (\switch_sync[5]|q~q )) # (!\controller|currentState.ClearLoadState~q  & ((\regB|Data_Out[6]~_Duplicate_1_q )))

	.dataa(\switch_sync[5]|q~q ),
	.datab(gnd),
	.datac(\regB|Data_Out[6]~_Duplicate_1_q ),
	.datad(\controller|currentState.ClearLoadState~q ),
	.cin(gnd),
	.combout(\regB|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out~2 .lut_mask = 16'hAAF0;
defparam \regB|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N11
dffeas \regB|Data_Out[5]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regB|Data_Out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regB|Data_Out[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N10
cycloneive_lcell_comb \regB|Data_Out~0 (
// Equation(s):
// \regB|Data_Out~0_combout  = (\controller|currentState.ClearLoadState~q  & ((\switch_sync[4]|q~q ))) # (!\controller|currentState.ClearLoadState~q  & (\regB|Data_Out[5]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\controller|currentState.ClearLoadState~q ),
	.datac(\regB|Data_Out[5]~_Duplicate_1_q ),
	.datad(\switch_sync[4]|q~q ),
	.cin(gnd),
	.combout(\regB|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out~0 .lut_mask = 16'hFC30;
defparam \regB|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y26_N23
dffeas \regB|Data_Out[4]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regB|Data_Out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regB|Data_Out[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N22
cycloneive_lcell_comb \regB|Data_Out~8 (
// Equation(s):
// \regB|Data_Out~8_combout  = (\controller|currentState.ClearLoadState~q  & (\switch_sync[3]|q~q )) # (!\controller|currentState.ClearLoadState~q  & ((\regB|Data_Out[4]~_Duplicate_1_q )))

	.dataa(\switch_sync[3]|q~q ),
	.datab(gnd),
	.datac(\regB|Data_Out[4]~_Duplicate_1_q ),
	.datad(\controller|currentState.ClearLoadState~q ),
	.cin(gnd),
	.combout(\regB|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out~8 .lut_mask = 16'hAAF0;
defparam \regB|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y26_N11
dffeas \regB|Data_Out[3]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regB|Data_Out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regB|Data_Out[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N10
cycloneive_lcell_comb \regB|Data_Out~7 (
// Equation(s):
// \regB|Data_Out~7_combout  = (\controller|currentState.ClearLoadState~q  & (\switch_sync[2]|q~q )) # (!\controller|currentState.ClearLoadState~q  & ((\regB|Data_Out[3]~_Duplicate_1_q )))

	.dataa(\switch_sync[2]|q~q ),
	.datab(gnd),
	.datac(\regB|Data_Out[3]~_Duplicate_1_q ),
	.datad(\controller|currentState.ClearLoadState~q ),
	.cin(gnd),
	.combout(\regB|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out~7 .lut_mask = 16'hAAF0;
defparam \regB|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y26_N25
dffeas \regB|Data_Out[2]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regB|Data_Out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regB|Data_Out[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y14_N3
dffeas \switch_sync[1]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\S_USH[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switch_sync[1]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switch_sync[1]|q .is_wysiwyg = "true";
defparam \switch_sync[1]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N24
cycloneive_lcell_comb \regB|Data_Out~6 (
// Equation(s):
// \regB|Data_Out~6_combout  = (\controller|currentState.ClearLoadState~q  & ((\switch_sync[1]|q~q ))) # (!\controller|currentState.ClearLoadState~q  & (\regB|Data_Out[2]~_Duplicate_1_q ))

	.dataa(\controller|currentState.ClearLoadState~q ),
	.datab(gnd),
	.datac(\regB|Data_Out[2]~_Duplicate_1_q ),
	.datad(\switch_sync[1]|q~q ),
	.cin(gnd),
	.combout(\regB|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out~6 .lut_mask = 16'hFA50;
defparam \regB|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y26_N13
dffeas \regB|Data_Out[1]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regB|Data_Out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regB|Data_Out[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N12
cycloneive_lcell_comb \regB|Data_Out~5 (
// Equation(s):
// \regB|Data_Out~5_combout  = (\controller|currentState.ClearLoadState~q  & (\switch_sync[0]|q~q )) # (!\controller|currentState.ClearLoadState~q  & ((\regB|Data_Out[1]~_Duplicate_1_q )))

	.dataa(gnd),
	.datab(\switch_sync[0]|q~q ),
	.datac(\regB|Data_Out[1]~_Duplicate_1_q ),
	.datad(\controller|currentState.ClearLoadState~q ),
	.cin(gnd),
	.combout(\regB|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out~5 .lut_mask = 16'hCCF0;
defparam \regB|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N24
cycloneive_lcell_comb \regB|Data_Out[0]_NEW52 (
// Equation(s):
// \regB|Data_Out[0]_OTERM53  = (\regB|Data_Out~1_combout  & ((\regB|Data_Out~5_combout ))) # (!\regB|Data_Out~1_combout  & (\regB|Data_Out[0]~_Duplicate_1_q ))

	.dataa(\regB|Data_Out~1_combout ),
	.datab(gnd),
	.datac(\regB|Data_Out[0]~_Duplicate_1_q ),
	.datad(\regB|Data_Out~5_combout ),
	.cin(gnd),
	.combout(\regB|Data_Out[0]_OTERM53 ),
	.cout());
// synopsys translate_off
defparam \regB|Data_Out[0]_NEW52 .lut_mask = 16'hFA50;
defparam \regB|Data_Out[0]_NEW52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N22
cycloneive_lcell_comb \controller|Sub~0 (
// Equation(s):
// \controller|Sub~0_combout  = (\controller|currentState~14_combout  & (\controller|Equal0~0_combout  & (!\controller|Selector0~1_combout  & \regB|Data_Out[0]_OTERM53 )))

	.dataa(\controller|currentState~14_combout ),
	.datab(\controller|Equal0~0_combout ),
	.datac(\controller|Selector0~1_combout ),
	.datad(\regB|Data_Out[0]_OTERM53 ),
	.cin(gnd),
	.combout(\controller|Sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Sub~0 .lut_mask = 16'h0800;
defparam \controller|Sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y18_N23
dffeas \controller|Sub~0_NEW_REG80 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controller|Sub~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|Sub~0_OTERM81 ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|Sub~0_NEW_REG80 .is_wysiwyg = "true";
defparam \controller|Sub~0_NEW_REG80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N0
cycloneive_lcell_comb \adderUnit|adderGenLoop[5].adder_i|Cout~0 (
// Equation(s):
// \adderUnit|adderGenLoop[5].adder_i|Cout~0_combout  = (\regA|Data_Out[5]~_Duplicate_1_q  & ((\adderUnit|adderGenLoop[4].adder_i|Cout~0_combout ) # (\switch_sync[5]|q~q  $ (\controller|Sub~0_OTERM81 )))) # (!\regA|Data_Out[5]~_Duplicate_1_q  & 
// (\adderUnit|adderGenLoop[4].adder_i|Cout~0_combout  & (\switch_sync[5]|q~q  $ (\controller|Sub~0_OTERM81 ))))

	.dataa(\regA|Data_Out[5]~_Duplicate_1_q ),
	.datab(\switch_sync[5]|q~q ),
	.datac(\controller|Sub~0_OTERM81 ),
	.datad(\adderUnit|adderGenLoop[4].adder_i|Cout~0_combout ),
	.cin(gnd),
	.combout(\adderUnit|adderGenLoop[5].adder_i|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderUnit|adderGenLoop[5].adder_i|Cout~0 .lut_mask = 16'hBE28;
defparam \adderUnit|adderGenLoop[5].adder_i|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N30
cycloneive_lcell_comb \adderUnit|adderGenLoop[6].adder_i|S (
// Equation(s):
// \adderUnit|adderGenLoop[6].adder_i|S~combout  = \switch_sync[6]|q~q  $ (\regA|Data_Out[6]~_Duplicate_1_q  $ (\controller|Sub~0_OTERM81  $ (\adderUnit|adderGenLoop[5].adder_i|Cout~0_combout )))

	.dataa(\switch_sync[6]|q~q ),
	.datab(\regA|Data_Out[6]~_Duplicate_1_q ),
	.datac(\controller|Sub~0_OTERM81 ),
	.datad(\adderUnit|adderGenLoop[5].adder_i|Cout~0_combout ),
	.cin(gnd),
	.combout(\adderUnit|adderGenLoop[6].adder_i|S~combout ),
	.cout());
// synopsys translate_off
defparam \adderUnit|adderGenLoop[6].adder_i|S .lut_mask = 16'h6996;
defparam \adderUnit|adderGenLoop[6].adder_i|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N2
cycloneive_lcell_comb \X~0 (
// Equation(s):
// \X~0_combout  = (\controller|currentState.AddSubState~q  & \regB|Data_Out[0]~_Duplicate_1_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|currentState.AddSubState~q ),
	.datad(\regB|Data_Out[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\X~0_combout ),
	.cout());
// synopsys translate_off
defparam \X~0 .lut_mask = 16'hF000;
defparam \X~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N16
cycloneive_lcell_comb \adderUnit|adderGenLoop[6].adder_i|Cout~0 (
// Equation(s):
// \adderUnit|adderGenLoop[6].adder_i|Cout~0_combout  = (\regA|Data_Out[6]~_Duplicate_1_q  & ((\adderUnit|adderGenLoop[5].adder_i|Cout~0_combout ) # (\controller|Sub~0_OTERM81  $ (\switch_sync[6]|q~q )))) # (!\regA|Data_Out[6]~_Duplicate_1_q  & 
// (\adderUnit|adderGenLoop[5].adder_i|Cout~0_combout  & (\controller|Sub~0_OTERM81  $ (\switch_sync[6]|q~q ))))

	.dataa(\controller|Sub~0_OTERM81 ),
	.datab(\regA|Data_Out[6]~_Duplicate_1_q ),
	.datac(\switch_sync[6]|q~q ),
	.datad(\adderUnit|adderGenLoop[5].adder_i|Cout~0_combout ),
	.cin(gnd),
	.combout(\adderUnit|adderGenLoop[6].adder_i|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \adderUnit|adderGenLoop[6].adder_i|Cout~0 .lut_mask = 16'hDE48;
defparam \adderUnit|adderGenLoop[6].adder_i|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N28
cycloneive_lcell_comb \X~1 (
// Equation(s):
// \X~1_combout  = (\regA|Data_Out[7]~_Duplicate_1_q  & ((\controller|Sub~0_OTERM81  $ (\switch_sync[7]|q~q )) # (!\adderUnit|adderGenLoop[6].adder_i|Cout~0_combout ))) # (!\regA|Data_Out[7]~_Duplicate_1_q  & 
// (!\adderUnit|adderGenLoop[6].adder_i|Cout~0_combout  & (\controller|Sub~0_OTERM81  $ (\switch_sync[7]|q~q ))))

	.dataa(\controller|Sub~0_OTERM81 ),
	.datab(\regA|Data_Out[7]~_Duplicate_1_q ),
	.datac(\switch_sync[7]|q~q ),
	.datad(\adderUnit|adderGenLoop[6].adder_i|Cout~0_combout ),
	.cin(gnd),
	.combout(\X~1_combout ),
	.cout());
// synopsys translate_off
defparam \X~1 .lut_mask = 16'h48DE;
defparam \X~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N10
cycloneive_lcell_comb \X~2 (
// Equation(s):
// \X~2_combout  = (\X~0_combout  & ((\X~1_combout ) # ((!\controller|Sub~1_OTERM59  & \X~3_OTERM55_Duplicate_1_q )))) # (!\X~0_combout  & (!\controller|Sub~1_OTERM59  & (\X~3_OTERM55_Duplicate_1_q )))

	.dataa(\X~0_combout ),
	.datab(\controller|Sub~1_OTERM59 ),
	.datac(\X~3_OTERM55_Duplicate_1_q ),
	.datad(\X~1_combout ),
	.cin(gnd),
	.combout(\X~2_combout ),
	.cout());
// synopsys translate_off
defparam \X~2 .lut_mask = 16'hBA30;
defparam \X~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N24
cycloneive_lcell_comb \X~3 (
// Equation(s):
// \X~3_combout  = (!\controller|currentState.ClearLoadState~q  & (!\controller|currentState.BeginCycleState~q  & \X~2_combout ))

	.dataa(gnd),
	.datab(\controller|currentState.ClearLoadState~q ),
	.datac(\controller|currentState.BeginCycleState~q ),
	.datad(\X~2_combout ),
	.cin(gnd),
	.combout(\X~3_combout ),
	.cout());
// synopsys translate_off
defparam \X~3 .lut_mask = 16'h0300;
defparam \X~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N1
dffeas \X~3_OTERM55_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\X~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X~3_OTERM55_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \X~3_OTERM55_Duplicate_1 .is_wysiwyg = "true";
defparam \X~3_OTERM55_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N0
cycloneive_lcell_comb \regA|Data_Out[7]~3 (
// Equation(s):
// \regA|Data_Out[7]~3_combout  = (\controller|currentState.ShiftState~q  & (\X~3_OTERM55_Duplicate_1_q )) # (!\controller|currentState.ShiftState~q  & ((\regA|Data_Out[7]~_Duplicate_1_q )))

	.dataa(gnd),
	.datab(\controller|currentState.ShiftState~q ),
	.datac(\X~3_OTERM55_Duplicate_1_q ),
	.datad(\regA|Data_Out[7]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\regA|Data_Out[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[7]~3 .lut_mask = 16'hF3C0;
defparam \regA|Data_Out[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N16
cycloneive_lcell_comb \adderUnit|adderGenLoop[7].adder_i|S (
// Equation(s):
// \adderUnit|adderGenLoop[7].adder_i|S~combout  = \switch_sync[7]|q~q  $ (\controller|Sub~0_OTERM81  $ (\regA|Data_Out[7]~_Duplicate_1_q  $ (\adderUnit|adderGenLoop[6].adder_i|Cout~0_combout )))

	.dataa(\switch_sync[7]|q~q ),
	.datab(\controller|Sub~0_OTERM81 ),
	.datac(\regA|Data_Out[7]~_Duplicate_1_q ),
	.datad(\adderUnit|adderGenLoop[6].adder_i|Cout~0_combout ),
	.cin(gnd),
	.combout(\adderUnit|adderGenLoop[7].adder_i|S~combout ),
	.cout());
// synopsys translate_off
defparam \adderUnit|adderGenLoop[7].adder_i|S .lut_mask = 16'h6996;
defparam \adderUnit|adderGenLoop[7].adder_i|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N22
cycloneive_lcell_comb \regA|Data_Out[7]_NEW44 (
// Equation(s):
// \regA|Data_Out[7]_OTERM45  = (\controller|Sub~1_OTERM59  & ((\adderUnit|adderGenLoop[7].adder_i|S~combout ))) # (!\controller|Sub~1_OTERM59  & (\regA|Data_Out[7]~3_combout ))

	.dataa(gnd),
	.datab(\controller|Sub~1_OTERM59 ),
	.datac(\regA|Data_Out[7]~3_combout ),
	.datad(\adderUnit|adderGenLoop[7].adder_i|S~combout ),
	.cin(gnd),
	.combout(\regA|Data_Out[7]_OTERM45 ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[7]_NEW44 .lut_mask = 16'hFC30;
defparam \regA|Data_Out[7]_NEW44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y14_N17
dffeas \regA|Data_Out[7]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Data_Out[7]_OTERM45 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regA|Data_Out[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N4
cycloneive_lcell_comb \regA|Data_Out[6]~2 (
// Equation(s):
// \regA|Data_Out[6]~2_combout  = (\controller|currentState.ShiftState~q  & ((\regA|Data_Out[7]~_Duplicate_1_q ))) # (!\controller|currentState.ShiftState~q  & (\regA|Data_Out[6]~_Duplicate_1_q ))

	.dataa(\controller|currentState.ShiftState~q ),
	.datab(\regA|Data_Out[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\regA|Data_Out[7]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\regA|Data_Out[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[6]~2 .lut_mask = 16'hEE44;
defparam \regA|Data_Out[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N8
cycloneive_lcell_comb \regA|Data_Out[6]_NEW46 (
// Equation(s):
// \regA|Data_Out[6]_OTERM47  = (\controller|Sub~1_OTERM59  & (\adderUnit|adderGenLoop[6].adder_i|S~combout )) # (!\controller|Sub~1_OTERM59  & ((\regA|Data_Out[6]~2_combout )))

	.dataa(\adderUnit|adderGenLoop[6].adder_i|S~combout ),
	.datab(\regA|Data_Out[6]~2_combout ),
	.datac(\controller|Sub~1_OTERM59 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regA|Data_Out[6]_OTERM47 ),
	.cout());
// synopsys translate_off
defparam \regA|Data_Out[6]_NEW46 .lut_mask = 16'hACAC;
defparam \regA|Data_Out[6]_NEW46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y14_N13
dffeas \regA|Data_Out[6]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Data_Out[6]_OTERM47 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \regA|Data_Out[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N10
cycloneive_lcell_comb \hdAU|WideOr6~0 (
// Equation(s):
// \hdAU|WideOr6~0_combout  = (\regA|Data_Out[6]~_Duplicate_1_q  & (!\regA|Data_Out[5]~_Duplicate_1_q  & (\regA|Data_Out[7]~_Duplicate_1_q  $ (!\regA|Data_Out[4]~_Duplicate_1_q )))) # (!\regA|Data_Out[6]~_Duplicate_1_q  & (\regA|Data_Out[4]~_Duplicate_1_q  & 
// (\regA|Data_Out[7]~_Duplicate_1_q  $ (!\regA|Data_Out[5]~_Duplicate_1_q ))))

	.dataa(\regA|Data_Out[6]~_Duplicate_1_q ),
	.datab(\regA|Data_Out[7]~_Duplicate_1_q ),
	.datac(\regA|Data_Out[4]~_Duplicate_1_q ),
	.datad(\regA|Data_Out[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\hdAU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdAU|WideOr6~0 .lut_mask = 16'h4092;
defparam \hdAU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N14
cycloneive_lcell_comb \hdAU|WideOr5~0 (
// Equation(s):
// \hdAU|WideOr5~0_combout  = (\regA|Data_Out[7]~_Duplicate_1_q  & ((\regA|Data_Out[4]~_Duplicate_1_q  & ((\regA|Data_Out[5]~_Duplicate_1_q ))) # (!\regA|Data_Out[4]~_Duplicate_1_q  & (\regA|Data_Out[6]~_Duplicate_1_q )))) # 
// (!\regA|Data_Out[7]~_Duplicate_1_q  & (\regA|Data_Out[6]~_Duplicate_1_q  & (\regA|Data_Out[4]~_Duplicate_1_q  $ (\regA|Data_Out[5]~_Duplicate_1_q ))))

	.dataa(\regA|Data_Out[6]~_Duplicate_1_q ),
	.datab(\regA|Data_Out[7]~_Duplicate_1_q ),
	.datac(\regA|Data_Out[4]~_Duplicate_1_q ),
	.datad(\regA|Data_Out[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\hdAU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdAU|WideOr5~0 .lut_mask = 16'hCA28;
defparam \hdAU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N8
cycloneive_lcell_comb \hdAU|WideOr4~0 (
// Equation(s):
// \hdAU|WideOr4~0_combout  = (\regA|Data_Out[6]~_Duplicate_1_q  & (\regA|Data_Out[7]~_Duplicate_1_q  & ((\regA|Data_Out[5]~_Duplicate_1_q ) # (!\regA|Data_Out[4]~_Duplicate_1_q )))) # (!\regA|Data_Out[6]~_Duplicate_1_q  & (!\regA|Data_Out[4]~_Duplicate_1_q  
// & (\regA|Data_Out[5]~_Duplicate_1_q  & !\regA|Data_Out[7]~_Duplicate_1_q )))

	.dataa(\regA|Data_Out[6]~_Duplicate_1_q ),
	.datab(\regA|Data_Out[4]~_Duplicate_1_q ),
	.datac(\regA|Data_Out[5]~_Duplicate_1_q ),
	.datad(\regA|Data_Out[7]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\hdAU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdAU|WideOr4~0 .lut_mask = 16'hA210;
defparam \hdAU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N24
cycloneive_lcell_comb \hdAU|WideOr3~0 (
// Equation(s):
// \hdAU|WideOr3~0_combout  = (\regA|Data_Out[5]~_Duplicate_1_q  & ((\regA|Data_Out[4]~_Duplicate_1_q  & ((\regA|Data_Out[6]~_Duplicate_1_q ))) # (!\regA|Data_Out[4]~_Duplicate_1_q  & (\regA|Data_Out[7]~_Duplicate_1_q  & !\regA|Data_Out[6]~_Duplicate_1_q 
// )))) # (!\regA|Data_Out[5]~_Duplicate_1_q  & (!\regA|Data_Out[7]~_Duplicate_1_q  & (\regA|Data_Out[4]~_Duplicate_1_q  $ (\regA|Data_Out[6]~_Duplicate_1_q ))))

	.dataa(\regA|Data_Out[4]~_Duplicate_1_q ),
	.datab(\regA|Data_Out[7]~_Duplicate_1_q ),
	.datac(\regA|Data_Out[6]~_Duplicate_1_q ),
	.datad(\regA|Data_Out[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\hdAU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdAU|WideOr3~0 .lut_mask = 16'hA412;
defparam \hdAU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N28
cycloneive_lcell_comb \hdAU|WideOr2~0 (
// Equation(s):
// \hdAU|WideOr2~0_combout  = (\regA|Data_Out[5]~_Duplicate_1_q  & (\regA|Data_Out[4]~_Duplicate_1_q  & (!\regA|Data_Out[7]~_Duplicate_1_q ))) # (!\regA|Data_Out[5]~_Duplicate_1_q  & ((\regA|Data_Out[6]~_Duplicate_1_q  & ((!\regA|Data_Out[7]~_Duplicate_1_q 
// ))) # (!\regA|Data_Out[6]~_Duplicate_1_q  & (\regA|Data_Out[4]~_Duplicate_1_q ))))

	.dataa(\regA|Data_Out[4]~_Duplicate_1_q ),
	.datab(\regA|Data_Out[7]~_Duplicate_1_q ),
	.datac(\regA|Data_Out[6]~_Duplicate_1_q ),
	.datad(\regA|Data_Out[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\hdAU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdAU|WideOr2~0 .lut_mask = 16'h223A;
defparam \hdAU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N20
cycloneive_lcell_comb \hdAU|WideOr1~0 (
// Equation(s):
// \hdAU|WideOr1~0_combout  = (\regA|Data_Out[4]~_Duplicate_1_q  & (\regA|Data_Out[7]~_Duplicate_1_q  $ (((\regA|Data_Out[5]~_Duplicate_1_q ) # (!\regA|Data_Out[6]~_Duplicate_1_q ))))) # (!\regA|Data_Out[4]~_Duplicate_1_q  & 
// (!\regA|Data_Out[7]~_Duplicate_1_q  & (!\regA|Data_Out[6]~_Duplicate_1_q  & \regA|Data_Out[5]~_Duplicate_1_q )))

	.dataa(\regA|Data_Out[4]~_Duplicate_1_q ),
	.datab(\regA|Data_Out[7]~_Duplicate_1_q ),
	.datac(\regA|Data_Out[6]~_Duplicate_1_q ),
	.datad(\regA|Data_Out[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\hdAU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdAU|WideOr1~0 .lut_mask = 16'h2382;
defparam \hdAU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y14_N18
cycloneive_lcell_comb \hdAU|WideOr0~0_wirecell (
// Equation(s):
// \hdAU|WideOr0~0_wirecell_combout  = (\regA|Data_Out[4]~_Duplicate_1_q  & (!\regA|Data_Out[7]~_Duplicate_1_q  & (\regA|Data_Out[6]~_Duplicate_1_q  $ (!\regA|Data_Out[5]~_Duplicate_1_q )))) # (!\regA|Data_Out[4]~_Duplicate_1_q  & 
// (!\regA|Data_Out[5]~_Duplicate_1_q  & (\regA|Data_Out[7]~_Duplicate_1_q  $ (!\regA|Data_Out[6]~_Duplicate_1_q ))))

	.dataa(\regA|Data_Out[4]~_Duplicate_1_q ),
	.datab(\regA|Data_Out[7]~_Duplicate_1_q ),
	.datac(\regA|Data_Out[6]~_Duplicate_1_q ),
	.datad(\regA|Data_Out[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\hdAU|WideOr0~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \hdAU|WideOr0~0_wirecell .lut_mask = 16'h2043;
defparam \hdAU|WideOr0~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N18
cycloneive_lcell_comb \hdAL|WideOr6~0 (
// Equation(s):
// \hdAL|WideOr6~0_combout  = (\regA|Data_Out[2]_OTERM39  & (!\regA|Data_Out[1]_OTERM41  & (\regA|Data_Out[0]_OTERM43  $ (!\regA|Data_Out[3]_OTERM37 )))) # (!\regA|Data_Out[2]_OTERM39  & (\regA|Data_Out[0]_OTERM43  & (\regA|Data_Out[1]_OTERM41  $ 
// (!\regA|Data_Out[3]_OTERM37 ))))

	.dataa(\regA|Data_Out[1]_OTERM41 ),
	.datab(\regA|Data_Out[0]_OTERM43 ),
	.datac(\regA|Data_Out[2]_OTERM39 ),
	.datad(\regA|Data_Out[3]_OTERM37 ),
	.cin(gnd),
	.combout(\hdAL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdAL|WideOr6~0 .lut_mask = 16'h4814;
defparam \hdAL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y17_N11
dffeas \hdAL|WideOr6~0_NEW_REG64 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdAL|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdAL|WideOr6~0_OTERM65 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdAL|WideOr6~0_NEW_REG64 .is_wysiwyg = "true";
defparam \hdAL|WideOr6~0_NEW_REG64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N30
cycloneive_lcell_comb \hdAL|WideOr5~0 (
// Equation(s):
// \hdAL|WideOr5~0_combout  = (\regA|Data_Out[1]_OTERM41  & ((\regA|Data_Out[0]_OTERM43  & ((\regA|Data_Out[3]_OTERM37 ))) # (!\regA|Data_Out[0]_OTERM43  & (\regA|Data_Out[2]_OTERM39 )))) # (!\regA|Data_Out[1]_OTERM41  & (\regA|Data_Out[2]_OTERM39  & 
// (\regA|Data_Out[0]_OTERM43  $ (\regA|Data_Out[3]_OTERM37 ))))

	.dataa(\regA|Data_Out[1]_OTERM41 ),
	.datab(\regA|Data_Out[0]_OTERM43 ),
	.datac(\regA|Data_Out[2]_OTERM39 ),
	.datad(\regA|Data_Out[3]_OTERM37 ),
	.cin(gnd),
	.combout(\hdAL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdAL|WideOr5~0 .lut_mask = 16'hB860;
defparam \hdAL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y16_N4
dffeas \hdAL|WideOr5~0_NEW_REG66 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdAL|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdAL|WideOr5~0_OTERM67 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdAL|WideOr5~0_NEW_REG66 .is_wysiwyg = "true";
defparam \hdAL|WideOr5~0_NEW_REG66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N22
cycloneive_lcell_comb \hdAL|WideOr4~0 (
// Equation(s):
// \hdAL|WideOr4~0_combout  = (\regA|Data_Out[2]_OTERM39  & (\regA|Data_Out[3]_OTERM37  & ((\regA|Data_Out[1]_OTERM41 ) # (!\regA|Data_Out[0]_OTERM43 )))) # (!\regA|Data_Out[2]_OTERM39  & (\regA|Data_Out[1]_OTERM41  & (!\regA|Data_Out[0]_OTERM43  & 
// !\regA|Data_Out[3]_OTERM37 )))

	.dataa(\regA|Data_Out[1]_OTERM41 ),
	.datab(\regA|Data_Out[0]_OTERM43 ),
	.datac(\regA|Data_Out[2]_OTERM39 ),
	.datad(\regA|Data_Out[3]_OTERM37 ),
	.cin(gnd),
	.combout(\hdAL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdAL|WideOr4~0 .lut_mask = 16'hB002;
defparam \hdAL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y19_N11
dffeas \hdAL|WideOr4~0_NEW_REG68 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdAL|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdAL|WideOr4~0_OTERM69 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdAL|WideOr4~0_NEW_REG68 .is_wysiwyg = "true";
defparam \hdAL|WideOr4~0_NEW_REG68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N0
cycloneive_lcell_comb \hdAL|WideOr3~0 (
// Equation(s):
// \hdAL|WideOr3~0_combout  = (\regA|Data_Out[1]_OTERM41  & ((\regA|Data_Out[0]_OTERM43  & (\regA|Data_Out[2]_OTERM39 )) # (!\regA|Data_Out[0]_OTERM43  & (!\regA|Data_Out[2]_OTERM39  & \regA|Data_Out[3]_OTERM37 )))) # (!\regA|Data_Out[1]_OTERM41  & 
// (!\regA|Data_Out[3]_OTERM37  & (\regA|Data_Out[0]_OTERM43  $ (\regA|Data_Out[2]_OTERM39 ))))

	.dataa(\regA|Data_Out[1]_OTERM41 ),
	.datab(\regA|Data_Out[0]_OTERM43 ),
	.datac(\regA|Data_Out[2]_OTERM39 ),
	.datad(\regA|Data_Out[3]_OTERM37 ),
	.cin(gnd),
	.combout(\hdAL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdAL|WideOr3~0 .lut_mask = 16'h8294;
defparam \hdAL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y19_N4
dffeas \hdAL|WideOr3~0_NEW_REG70 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdAL|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdAL|WideOr3~0_OTERM71 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdAL|WideOr3~0_NEW_REG70 .is_wysiwyg = "true";
defparam \hdAL|WideOr3~0_NEW_REG70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N12
cycloneive_lcell_comb \hdAL|WideOr2~0 (
// Equation(s):
// \hdAL|WideOr2~0_combout  = (\regA|Data_Out[1]_OTERM41  & (\regA|Data_Out[0]_OTERM43  & ((!\regA|Data_Out[3]_OTERM37 )))) # (!\regA|Data_Out[1]_OTERM41  & ((\regA|Data_Out[2]_OTERM39  & ((!\regA|Data_Out[3]_OTERM37 ))) # (!\regA|Data_Out[2]_OTERM39  & 
// (\regA|Data_Out[0]_OTERM43 ))))

	.dataa(\regA|Data_Out[1]_OTERM41 ),
	.datab(\regA|Data_Out[0]_OTERM43 ),
	.datac(\regA|Data_Out[2]_OTERM39 ),
	.datad(\regA|Data_Out[3]_OTERM37 ),
	.cin(gnd),
	.combout(\hdAL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdAL|WideOr2~0 .lut_mask = 16'h04DC;
defparam \hdAL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y18_N4
dffeas \hdAL|WideOr2~0_NEW_REG72 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdAL|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdAL|WideOr2~0_OTERM73 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdAL|WideOr2~0_NEW_REG72 .is_wysiwyg = "true";
defparam \hdAL|WideOr2~0_NEW_REG72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N24
cycloneive_lcell_comb \hdAL|WideOr1~0 (
// Equation(s):
// \hdAL|WideOr1~0_combout  = (\regA|Data_Out[1]_OTERM41  & (!\regA|Data_Out[3]_OTERM37  & ((\regA|Data_Out[0]_OTERM43 ) # (!\regA|Data_Out[2]_OTERM39 )))) # (!\regA|Data_Out[1]_OTERM41  & (\regA|Data_Out[0]_OTERM43  & (\regA|Data_Out[2]_OTERM39  $ 
// (!\regA|Data_Out[3]_OTERM37 ))))

	.dataa(\regA|Data_Out[1]_OTERM41 ),
	.datab(\regA|Data_Out[0]_OTERM43 ),
	.datac(\regA|Data_Out[2]_OTERM39 ),
	.datad(\regA|Data_Out[3]_OTERM37 ),
	.cin(gnd),
	.combout(\hdAL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdAL|WideOr1~0 .lut_mask = 16'h408E;
defparam \hdAL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y20_N4
dffeas \hdAL|WideOr1~0_NEW_REG74 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdAL|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdAL|WideOr1~0_OTERM75 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdAL|WideOr1~0_NEW_REG74 .is_wysiwyg = "true";
defparam \hdAL|WideOr1~0_NEW_REG74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N26
cycloneive_lcell_comb \hdAL|WideOr0~0_wirecell_RTM079 (
// Equation(s):
// \hdAL|WideOr0~0_wirecell_RTM079_combout  = (\regA|Data_Out[0]_OTERM43  & ((\regA|Data_Out[3]_OTERM37 ) # (\regA|Data_Out[1]_OTERM41  $ (\regA|Data_Out[2]_OTERM39 )))) # (!\regA|Data_Out[0]_OTERM43  & ((\regA|Data_Out[1]_OTERM41 ) # 
// (\regA|Data_Out[2]_OTERM39  $ (\regA|Data_Out[3]_OTERM37 ))))

	.dataa(\regA|Data_Out[1]_OTERM41 ),
	.datab(\regA|Data_Out[0]_OTERM43 ),
	.datac(\regA|Data_Out[2]_OTERM39 ),
	.datad(\regA|Data_Out[3]_OTERM37 ),
	.cin(gnd),
	.combout(\hdAL|WideOr0~0_wirecell_RTM079_combout ),
	.cout());
// synopsys translate_off
defparam \hdAL|WideOr0~0_wirecell_RTM079 .lut_mask = 16'hEF7A;
defparam \hdAL|WideOr0~0_wirecell_RTM079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y21_N18
dffeas \hdAL|WideOr0~0_wirecell_NEW_REG76 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(!\hdAL|WideOr0~0_wirecell_RTM079_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|ClearAX~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdAL|WideOr0~0_wirecell_OTERM77 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdAL|WideOr0~0_wirecell_NEW_REG76 .is_wysiwyg = "true";
defparam \hdAL|WideOr0~0_wirecell_NEW_REG76 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N30
cycloneive_lcell_comb \hdBU|WideOr6~0 (
// Equation(s):
// \hdBU|WideOr6~0_combout  = (\regB|Data_Out~4_combout  & (\regB|Data_Out~0_combout  & (\regB|Data_Out~2_combout  $ (\regB|Data_Out~3_combout )))) # (!\regB|Data_Out~4_combout  & (!\regB|Data_Out~2_combout  & (\regB|Data_Out~0_combout  $ 
// (\regB|Data_Out~3_combout ))))

	.dataa(\regB|Data_Out~0_combout ),
	.datab(\regB|Data_Out~2_combout ),
	.datac(\regB|Data_Out~4_combout ),
	.datad(\regB|Data_Out~3_combout ),
	.cin(gnd),
	.combout(\hdBU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdBU|WideOr6~0 .lut_mask = 16'h2182;
defparam \hdBU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y41_N4
dffeas \hdBU|WideOr6~0_NEW_REG16 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdBU|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdBU|WideOr6~0_OTERM17 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdBU|WideOr6~0_NEW_REG16 .is_wysiwyg = "true";
defparam \hdBU|WideOr6~0_NEW_REG16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N26
cycloneive_lcell_comb \hdBU|WideOr5~0 (
// Equation(s):
// \hdBU|WideOr5~0_combout  = (\regB|Data_Out~4_combout  & ((\regB|Data_Out~0_combout  & (\regB|Data_Out~2_combout )) # (!\regB|Data_Out~0_combout  & ((\regB|Data_Out~3_combout ))))) # (!\regB|Data_Out~4_combout  & (\regB|Data_Out~3_combout  & 
// (\regB|Data_Out~0_combout  $ (\regB|Data_Out~2_combout ))))

	.dataa(\regB|Data_Out~0_combout ),
	.datab(\regB|Data_Out~4_combout ),
	.datac(\regB|Data_Out~2_combout ),
	.datad(\regB|Data_Out~3_combout ),
	.cin(gnd),
	.combout(\hdBU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdBU|WideOr5~0 .lut_mask = 16'hD680;
defparam \hdBU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y30_N11
dffeas \hdBU|WideOr5~0_NEW_REG18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdBU|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdBU|WideOr5~0_OTERM19 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdBU|WideOr5~0_NEW_REG18 .is_wysiwyg = "true";
defparam \hdBU|WideOr5~0_NEW_REG18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N22
cycloneive_lcell_comb \hdBU|WideOr4~0 (
// Equation(s):
// \hdBU|WideOr4~0_combout  = (\regB|Data_Out~4_combout  & (\regB|Data_Out~3_combout  & ((\regB|Data_Out~2_combout ) # (!\regB|Data_Out~0_combout )))) # (!\regB|Data_Out~4_combout  & (!\regB|Data_Out~0_combout  & (\regB|Data_Out~2_combout  & 
// !\regB|Data_Out~3_combout )))

	.dataa(\regB|Data_Out~0_combout ),
	.datab(\regB|Data_Out~4_combout ),
	.datac(\regB|Data_Out~2_combout ),
	.datad(\regB|Data_Out~3_combout ),
	.cin(gnd),
	.combout(\hdBU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdBU|WideOr4~0 .lut_mask = 16'hC410;
defparam \hdBU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y25_N25
dffeas \hdBU|WideOr4~0_NEW_REG20 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdBU|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdBU|WideOr4~0_OTERM21 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdBU|WideOr4~0_NEW_REG20 .is_wysiwyg = "true";
defparam \hdBU|WideOr4~0_NEW_REG20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N14
cycloneive_lcell_comb \hdBU|WideOr3~0 (
// Equation(s):
// \hdBU|WideOr3~0_combout  = (\regB|Data_Out~2_combout  & ((\regB|Data_Out~0_combout  & ((\regB|Data_Out~3_combout ))) # (!\regB|Data_Out~0_combout  & (\regB|Data_Out~4_combout  & !\regB|Data_Out~3_combout )))) # (!\regB|Data_Out~2_combout  & 
// (!\regB|Data_Out~4_combout  & (\regB|Data_Out~0_combout  $ (\regB|Data_Out~3_combout ))))

	.dataa(\regB|Data_Out~0_combout ),
	.datab(\regB|Data_Out~4_combout ),
	.datac(\regB|Data_Out~2_combout ),
	.datad(\regB|Data_Out~3_combout ),
	.cin(gnd),
	.combout(\hdBU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdBU|WideOr3~0 .lut_mask = 16'hA142;
defparam \hdBU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y30_N4
dffeas \hdBU|WideOr3~0_NEW_REG22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdBU|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdBU|WideOr3~0_OTERM23 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdBU|WideOr3~0_NEW_REG22 .is_wysiwyg = "true";
defparam \hdBU|WideOr3~0_NEW_REG22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N28
cycloneive_lcell_comb \hdBU|WideOr2~0 (
// Equation(s):
// \hdBU|WideOr2~0_combout  = (\regB|Data_Out~2_combout  & (\regB|Data_Out~0_combout  & (!\regB|Data_Out~4_combout ))) # (!\regB|Data_Out~2_combout  & ((\regB|Data_Out~3_combout  & ((!\regB|Data_Out~4_combout ))) # (!\regB|Data_Out~3_combout  & 
// (\regB|Data_Out~0_combout ))))

	.dataa(\regB|Data_Out~0_combout ),
	.datab(\regB|Data_Out~4_combout ),
	.datac(\regB|Data_Out~2_combout ),
	.datad(\regB|Data_Out~3_combout ),
	.cin(gnd),
	.combout(\hdBU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdBU|WideOr2~0 .lut_mask = 16'h232A;
defparam \hdBU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y20_N11
dffeas \hdBU|WideOr2~0_NEW_REG24 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdBU|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdBU|WideOr2~0_OTERM25 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdBU|WideOr2~0_NEW_REG24 .is_wysiwyg = "true";
defparam \hdBU|WideOr2~0_NEW_REG24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N20
cycloneive_lcell_comb \hdBU|WideOr1~0 (
// Equation(s):
// \hdBU|WideOr1~0_combout  = (\regB|Data_Out~0_combout  & (\regB|Data_Out~4_combout  $ (((\regB|Data_Out~2_combout ) # (!\regB|Data_Out~3_combout ))))) # (!\regB|Data_Out~0_combout  & (!\regB|Data_Out~3_combout  & (\regB|Data_Out~2_combout  & 
// !\regB|Data_Out~4_combout )))

	.dataa(\regB|Data_Out~0_combout ),
	.datab(\regB|Data_Out~3_combout ),
	.datac(\regB|Data_Out~2_combout ),
	.datad(\regB|Data_Out~4_combout ),
	.cin(gnd),
	.combout(\hdBU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdBU|WideOr1~0 .lut_mask = 16'h08B2;
defparam \hdBU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y22_N4
dffeas \hdBU|WideOr1~0_NEW_REG26 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdBU|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdBU|WideOr1~0_OTERM27 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdBU|WideOr1~0_NEW_REG26 .is_wysiwyg = "true";
defparam \hdBU|WideOr1~0_NEW_REG26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N16
cycloneive_lcell_comb \hdBU|WideOr0~0 (
// Equation(s):
// \hdBU|WideOr0~0_combout  = (\regB|Data_Out~0_combout  & ((\regB|Data_Out~4_combout ) # (\regB|Data_Out~2_combout  $ (\regB|Data_Out~3_combout )))) # (!\regB|Data_Out~0_combout  & ((\regB|Data_Out~2_combout ) # (\regB|Data_Out~4_combout  $ 
// (\regB|Data_Out~3_combout ))))

	.dataa(\regB|Data_Out~0_combout ),
	.datab(\regB|Data_Out~4_combout ),
	.datac(\regB|Data_Out~2_combout ),
	.datad(\regB|Data_Out~3_combout ),
	.cin(gnd),
	.combout(\hdBU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdBU|WideOr0~0 .lut_mask = 16'hDBFC;
defparam \hdBU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y28_N11
dffeas \hdBU|WideOr0~0_NEW_REG28 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(!\hdBU|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdBU|WideOr0~0_OTERM29 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdBU|WideOr0~0_NEW_REG28 .is_wysiwyg = "true";
defparam \hdBU|WideOr0~0_NEW_REG28 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N16
cycloneive_lcell_comb \hdBL|WideOr6~0 (
// Equation(s):
// \hdBL|WideOr6~0_combout  = (\regB|Data_Out~7_combout  & (!\regB|Data_Out~6_combout  & (\regB|Data_Out~8_combout  $ (!\regB|Data_Out~5_combout )))) # (!\regB|Data_Out~7_combout  & (\regB|Data_Out~5_combout  & (\regB|Data_Out~6_combout  $ 
// (!\regB|Data_Out~8_combout ))))

	.dataa(\regB|Data_Out~7_combout ),
	.datab(\regB|Data_Out~6_combout ),
	.datac(\regB|Data_Out~8_combout ),
	.datad(\regB|Data_Out~5_combout ),
	.cin(gnd),
	.combout(\hdBL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdBL|WideOr6~0 .lut_mask = 16'h6102;
defparam \hdBL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X69_Y73_N25
dffeas \hdBL|WideOr6~0_NEW_REG2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdBL|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdBL|WideOr6~0_OTERM3 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdBL|WideOr6~0_NEW_REG2 .is_wysiwyg = "true";
defparam \hdBL|WideOr6~0_NEW_REG2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N8
cycloneive_lcell_comb \hdBL|WideOr5~0 (
// Equation(s):
// \hdBL|WideOr5~0_combout  = (\regB|Data_Out~6_combout  & ((\regB|Data_Out~5_combout  & ((\regB|Data_Out~8_combout ))) # (!\regB|Data_Out~5_combout  & (\regB|Data_Out~7_combout )))) # (!\regB|Data_Out~6_combout  & (\regB|Data_Out~7_combout  & 
// (\regB|Data_Out~8_combout  $ (\regB|Data_Out~5_combout ))))

	.dataa(\regB|Data_Out~7_combout ),
	.datab(\regB|Data_Out~6_combout ),
	.datac(\regB|Data_Out~8_combout ),
	.datad(\regB|Data_Out~5_combout ),
	.cin(gnd),
	.combout(\hdBL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdBL|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \hdBL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X107_Y73_N25
dffeas \hdBL|WideOr5~0_NEW_REG4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdBL|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdBL|WideOr5~0_OTERM5 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdBL|WideOr5~0_NEW_REG4 .is_wysiwyg = "true";
defparam \hdBL|WideOr5~0_NEW_REG4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N26
cycloneive_lcell_comb \hdBL|WideOr4~0 (
// Equation(s):
// \hdBL|WideOr4~0_combout  = (\regB|Data_Out~7_combout  & (\regB|Data_Out~8_combout  & ((\regB|Data_Out~6_combout ) # (!\regB|Data_Out~5_combout )))) # (!\regB|Data_Out~7_combout  & (\regB|Data_Out~6_combout  & (!\regB|Data_Out~8_combout  & 
// !\regB|Data_Out~5_combout )))

	.dataa(\regB|Data_Out~7_combout ),
	.datab(\regB|Data_Out~6_combout ),
	.datac(\regB|Data_Out~8_combout ),
	.datad(\regB|Data_Out~5_combout ),
	.cin(gnd),
	.combout(\hdBL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdBL|WideOr4~0 .lut_mask = 16'h80A4;
defparam \hdBL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y73_N25
dffeas \hdBL|WideOr4~0_NEW_REG6 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdBL|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdBL|WideOr4~0_OTERM7 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdBL|WideOr4~0_NEW_REG6 .is_wysiwyg = "true";
defparam \hdBL|WideOr4~0_NEW_REG6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N14
cycloneive_lcell_comb \hdBL|WideOr3~0 (
// Equation(s):
// \hdBL|WideOr3~0_combout  = (\regB|Data_Out~6_combout  & ((\regB|Data_Out~5_combout  & (\regB|Data_Out~7_combout )) # (!\regB|Data_Out~5_combout  & (!\regB|Data_Out~7_combout  & \regB|Data_Out~8_combout )))) # (!\regB|Data_Out~6_combout  & 
// (!\regB|Data_Out~8_combout  & (\regB|Data_Out~5_combout  $ (\regB|Data_Out~7_combout ))))

	.dataa(\regB|Data_Out~5_combout ),
	.datab(\regB|Data_Out~7_combout ),
	.datac(\regB|Data_Out~8_combout ),
	.datad(\regB|Data_Out~6_combout ),
	.cin(gnd),
	.combout(\hdBL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdBL|WideOr3~0 .lut_mask = 16'h9806;
defparam \hdBL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y50_N4
dffeas \hdBL|WideOr3~0_NEW_REG8 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdBL|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdBL|WideOr3~0_OTERM9 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdBL|WideOr3~0_NEW_REG8 .is_wysiwyg = "true";
defparam \hdBL|WideOr3~0_NEW_REG8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N30
cycloneive_lcell_comb \hdBL|WideOr2~0 (
// Equation(s):
// \hdBL|WideOr2~0_combout  = (\regB|Data_Out~6_combout  & (\regB|Data_Out~5_combout  & ((!\regB|Data_Out~8_combout )))) # (!\regB|Data_Out~6_combout  & ((\regB|Data_Out~7_combout  & ((!\regB|Data_Out~8_combout ))) # (!\regB|Data_Out~7_combout  & 
// (\regB|Data_Out~5_combout ))))

	.dataa(\regB|Data_Out~5_combout ),
	.datab(\regB|Data_Out~7_combout ),
	.datac(\regB|Data_Out~8_combout ),
	.datad(\regB|Data_Out~6_combout ),
	.cin(gnd),
	.combout(\hdBL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdBL|WideOr2~0 .lut_mask = 16'h0A2E;
defparam \hdBL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y54_N18
dffeas \hdBL|WideOr2~0_NEW_REG10 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdBL|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdBL|WideOr2~0_OTERM11 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdBL|WideOr2~0_NEW_REG10 .is_wysiwyg = "true";
defparam \hdBL|WideOr2~0_NEW_REG10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N28
cycloneive_lcell_comb \hdBL|WideOr1~0 (
// Equation(s):
// \hdBL|WideOr1~0_combout  = (\regB|Data_Out~7_combout  & (\regB|Data_Out~5_combout  & (\regB|Data_Out~6_combout  $ (\regB|Data_Out~8_combout )))) # (!\regB|Data_Out~7_combout  & (!\regB|Data_Out~8_combout  & ((\regB|Data_Out~6_combout ) # 
// (\regB|Data_Out~5_combout ))))

	.dataa(\regB|Data_Out~7_combout ),
	.datab(\regB|Data_Out~6_combout ),
	.datac(\regB|Data_Out~8_combout ),
	.datad(\regB|Data_Out~5_combout ),
	.cin(gnd),
	.combout(\hdBL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdBL|WideOr1~0 .lut_mask = 16'h2D04;
defparam \hdBL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y67_N18
dffeas \hdBL|WideOr1~0_NEW_REG12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\hdBL|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdBL|WideOr1~0_OTERM13 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdBL|WideOr1~0_NEW_REG12 .is_wysiwyg = "true";
defparam \hdBL|WideOr1~0_NEW_REG12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N20
cycloneive_lcell_comb \hdBL|WideOr0~0 (
// Equation(s):
// \hdBL|WideOr0~0_combout  = (\regB|Data_Out~5_combout  & ((\regB|Data_Out~8_combout ) # (\regB|Data_Out~7_combout  $ (\regB|Data_Out~6_combout )))) # (!\regB|Data_Out~5_combout  & ((\regB|Data_Out~6_combout ) # (\regB|Data_Out~7_combout  $ 
// (\regB|Data_Out~8_combout ))))

	.dataa(\regB|Data_Out~7_combout ),
	.datab(\regB|Data_Out~6_combout ),
	.datac(\regB|Data_Out~8_combout ),
	.datad(\regB|Data_Out~5_combout ),
	.cin(gnd),
	.combout(\hdBL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdBL|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \hdBL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y69_N4
dffeas \hdBL|WideOr0~0_NEW_REG14 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(!\hdBL|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdBL|WideOr0~0_OTERM15 ),
	.prn(vcc));
// synopsys translate_off
defparam \hdBL|WideOr0~0_NEW_REG14 .is_wysiwyg = "true";
defparam \hdBL|WideOr0~0_NEW_REG14 .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y24_N11
dffeas \regA|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Data_Out[0]_OTERM83 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[0] .is_wysiwyg = "true";
defparam \regA|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y12_N4
dffeas \regA|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Data_Out[1]_OTERM41 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[1] .is_wysiwyg = "true";
defparam \regA|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y12_N11
dffeas \regA|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Data_Out[2]_OTERM39 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[2] .is_wysiwyg = "true";
defparam \regA|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y13_N4
dffeas \regA|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Data_Out[3]_OTERM37 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[3] .is_wysiwyg = "true";
defparam \regA|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y10_N11
dffeas \regA|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Data_Out[4]_OTERM51 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[4] .is_wysiwyg = "true";
defparam \regA|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y11_N4
dffeas \regA|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Data_Out[5]_OTERM49 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[5] .is_wysiwyg = "true";
defparam \regA|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y16_N11
dffeas \regA|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Data_Out[6]_OTERM47 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[6] .is_wysiwyg = "true";
defparam \regA|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y14_N11
dffeas \regA|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Data_Out[7]_OTERM45 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|ClearAX~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Data_Out[7] .is_wysiwyg = "true";
defparam \regA|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y24_N4
dffeas \regB|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regB|Data_Out[0]_OTERM53 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[0] .is_wysiwyg = "true";
defparam \regB|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y26_N18
dffeas \regB|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regB|Data_Out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[1] .is_wysiwyg = "true";
defparam \regB|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y26_N25
dffeas \regB|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regB|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[2] .is_wysiwyg = "true";
defparam \regB|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y28_N4
dffeas \regB|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regB|Data_Out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[3] .is_wysiwyg = "true";
defparam \regB|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y23_N4
dffeas \regB|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regB|Data_Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[4] .is_wysiwyg = "true";
defparam \regB|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y22_N25
dffeas \regB|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regB|Data_Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[5] .is_wysiwyg = "true";
defparam \regB|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y22_N18
dffeas \regB|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regB|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[6] .is_wysiwyg = "true";
defparam \regB|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y23_N11
dffeas \regB|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regB|Data_Out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regB|Data_Out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Data_Out[7] .is_wysiwyg = "true";
defparam \regB|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y73_N18
dffeas \X~3_NEW_REG54 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\X~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X~3_OTERM55 ),
	.prn(vcc));
// synopsys translate_off
defparam \X~3_NEW_REG54 .is_wysiwyg = "true";
defparam \X~3_NEW_REG54 .power_up = "low";
// synopsys translate_on

assign AhexU[0] = \AhexU[0]~output_o ;

assign AhexU[1] = \AhexU[1]~output_o ;

assign AhexU[2] = \AhexU[2]~output_o ;

assign AhexU[3] = \AhexU[3]~output_o ;

assign AhexU[4] = \AhexU[4]~output_o ;

assign AhexU[5] = \AhexU[5]~output_o ;

assign AhexU[6] = \AhexU[6]~output_o ;

assign AhexL[0] = \AhexL[0]~output_o ;

assign AhexL[1] = \AhexL[1]~output_o ;

assign AhexL[2] = \AhexL[2]~output_o ;

assign AhexL[3] = \AhexL[3]~output_o ;

assign AhexL[4] = \AhexL[4]~output_o ;

assign AhexL[5] = \AhexL[5]~output_o ;

assign AhexL[6] = \AhexL[6]~output_o ;

assign BhexU[0] = \BhexU[0]~output_o ;

assign BhexU[1] = \BhexU[1]~output_o ;

assign BhexU[2] = \BhexU[2]~output_o ;

assign BhexU[3] = \BhexU[3]~output_o ;

assign BhexU[4] = \BhexU[4]~output_o ;

assign BhexU[5] = \BhexU[5]~output_o ;

assign BhexU[6] = \BhexU[6]~output_o ;

assign BhexL[0] = \BhexL[0]~output_o ;

assign BhexL[1] = \BhexL[1]~output_o ;

assign BhexL[2] = \BhexL[2]~output_o ;

assign BhexL[3] = \BhexL[3]~output_o ;

assign BhexL[4] = \BhexL[4]~output_o ;

assign BhexL[5] = \BhexL[5]~output_o ;

assign BhexL[6] = \BhexL[6]~output_o ;

assign Aval[0] = \Aval[0]~output_o ;

assign Aval[1] = \Aval[1]~output_o ;

assign Aval[2] = \Aval[2]~output_o ;

assign Aval[3] = \Aval[3]~output_o ;

assign Aval[4] = \Aval[4]~output_o ;

assign Aval[5] = \Aval[5]~output_o ;

assign Aval[6] = \Aval[6]~output_o ;

assign Aval[7] = \Aval[7]~output_o ;

assign Bval[0] = \Bval[0]~output_o ;

assign Bval[1] = \Bval[1]~output_o ;

assign Bval[2] = \Bval[2]~output_o ;

assign Bval[3] = \Bval[3]~output_o ;

assign Bval[4] = \Bval[4]~output_o ;

assign Bval[5] = \Bval[5]~output_o ;

assign Bval[6] = \Bval[6]~output_o ;

assign Bval[7] = \Bval[7]~output_o ;

assign X = \X~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
