#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x140e07420 .scope module, "tb_pwm" "tb_pwm" 2 2;
 .timescale -9 -9;
P_0x600001d38980 .param/l "n" 1 2 4, +C4<00000000000000000000000000001000>;
P_0x600001d389c0 .param/l "t" 1 2 3, +C4<00000000000000000000000000001010>;
v0x6000001387e0_0 .var "clk", 0 0;
v0x600000138870_0 .var "duty", 8 0;
v0x600000138900_0 .var "dvsr", 31 0;
v0x600000138990_0 .net "pwm", 0 0, L_0x600001838cb0;  1 drivers
v0x600000138a20_0 .var "rst", 0 0;
S_0x140e04a00 .scope module, "DUT" "pwm" 2 16, 3 2 0, S_0x140e07420;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "pwm";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 9 "duty";
    .port_info 4 /INPUT 32 "dvsr";
P_0x60000263a000 .param/l "n" 0 3 2, +C4<00000000000000000000000000001000>;
L_0x600001838cb0 .functor BUFZ 1, v0x600000138510_0, C4<0>, C4<0>, C4<0>;
v0x600000138120_0 .net "clk", 0 0, v0x6000001387e0_0;  1 drivers
v0x6000001381b0_0 .var "cnt_nxt", 7 0;
v0x600000138240_0 .var "cnt_reg", 7 0;
v0x6000001382d0_0 .net "duty", 8 0, v0x600000138870_0;  1 drivers
v0x600000138360_0 .net "dvsr", 31 0, v0x600000138900_0;  1 drivers
v0x6000001383f0_0 .net "pwm", 0 0, L_0x600001838cb0;  alias, 1 drivers
v0x600000138480_0 .var "pwm_nxt", 0 0;
v0x600000138510_0 .var "pwm_reg", 0 0;
v0x6000001385a0_0 .net "rst", 0 0, v0x600000138a20_0;  1 drivers
v0x600000138630_0 .var "t_nxt", 31 0;
v0x6000001386c0_0 .var "t_reg", 31 0;
v0x600000138750_0 .var "tick", 0 0;
E_0x60000263a080 .event anyedge, v0x6000001386c0_0, v0x600000138360_0, v0x6000001382d0_0, v0x600000138240_0;
E_0x60000263a0c0 .event posedge, v0x600000138120_0;
    .scope S_0x140e04a00;
T_0 ;
    %wait E_0x60000263a0c0;
    %load/vec4 v0x6000001385a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000138240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000138510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000001386c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000001381b0_0;
    %assign/vec4 v0x600000138240_0, 0;
    %load/vec4 v0x600000138480_0;
    %assign/vec4 v0x600000138510_0, 0;
    %load/vec4 v0x600000138630_0;
    %assign/vec4 v0x6000001386c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x140e04a00;
T_1 ;
    %wait E_0x60000263a080;
    %load/vec4 v0x6000001386c0_0;
    %load/vec4 v0x600000138360_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000138630_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000001386c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000138630_0, 0, 32;
T_1.1 ;
    %load/vec4 v0x6000001386c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000138750_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000138750_0, 0, 1;
T_1.3 ;
    %load/vec4 v0x600000138750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x600000138240_0;
    %addi 1, 0, 8;
    %store/vec4 v0x6000001381b0_0, 0, 8;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x600000138240_0;
    %store/vec4 v0x6000001381b0_0, 0, 8;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600000138240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000001382d0_0;
    %cmp/u;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000138480_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000138480_0, 0, 1;
T_1.7 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x140e07420;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000001387e0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x140e07420;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x6000001387e0_0;
    %inv;
    %store/vec4 v0x6000001387e0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x140e07420;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000138a20_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000138a20_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x140e07420;
T_5 ;
    %pushi/vec4 195, 0, 32;
    %store/vec4 v0x600000138900_0, 0, 32;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0x600000138870_0, 0, 9;
    %delay 20480000, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x140e07420;
T_6 ;
    %vpi_call 2 42 "$dumpfile", "tb_pwm.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x140e07420 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_pwm.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/pwm/pwm.v";
