#[doc = "Register `POL` reader"]
pub type R = crate::R<PolSpec>;
#[doc = "Register `POL` writer"]
pub type W = crate::W<PolSpec>;
#[doc = "Channel 0 Polarity\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Pol0 {
    #[doc = "0: Channel output is active high"]
    ActiveHigh = 0,
    #[doc = "1: Channel output is active low"]
    ActiveLow = 1,
}
impl From<Pol0> for bool {
    #[inline(always)]
    fn from(variant: Pol0) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `POL0` reader - Channel 0 Polarity"]
pub type Pol0R = crate::BitReader<Pol0>;
impl Pol0R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Pol0 {
        match self.bits {
            false => Pol0::ActiveHigh,
            true => Pol0::ActiveLow,
        }
    }
    #[doc = "Channel output is active high"]
    #[inline(always)]
    pub fn is_active_high(&self) -> bool {
        *self == Pol0::ActiveHigh
    }
    #[doc = "Channel output is active low"]
    #[inline(always)]
    pub fn is_active_low(&self) -> bool {
        *self == Pol0::ActiveLow
    }
}
#[doc = "Field `POL0` writer - Channel 0 Polarity"]
pub type Pol0W<'a, REG> = crate::BitWriter<'a, REG, Pol0>;
impl<'a, REG> Pol0W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Channel output is active high"]
    #[inline(always)]
    pub fn active_high(self) -> &'a mut crate::W<REG> {
        self.variant(Pol0::ActiveHigh)
    }
    #[doc = "Channel output is active low"]
    #[inline(always)]
    pub fn active_low(self) -> &'a mut crate::W<REG> {
        self.variant(Pol0::ActiveLow)
    }
}
#[doc = "Channel 1 Polarity\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Pol1 {
    #[doc = "0: Channel output is active high"]
    ActiveHigh = 0,
    #[doc = "1: Channel output is active low"]
    ActiveLow = 1,
}
impl From<Pol1> for bool {
    #[inline(always)]
    fn from(variant: Pol1) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `POL1` reader - Channel 1 Polarity"]
pub type Pol1R = crate::BitReader<Pol1>;
impl Pol1R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Pol1 {
        match self.bits {
            false => Pol1::ActiveHigh,
            true => Pol1::ActiveLow,
        }
    }
    #[doc = "Channel output is active high"]
    #[inline(always)]
    pub fn is_active_high(&self) -> bool {
        *self == Pol1::ActiveHigh
    }
    #[doc = "Channel output is active low"]
    #[inline(always)]
    pub fn is_active_low(&self) -> bool {
        *self == Pol1::ActiveLow
    }
}
#[doc = "Field `POL1` writer - Channel 1 Polarity"]
pub type Pol1W<'a, REG> = crate::BitWriter<'a, REG, Pol1>;
impl<'a, REG> Pol1W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Channel output is active high"]
    #[inline(always)]
    pub fn active_high(self) -> &'a mut crate::W<REG> {
        self.variant(Pol1::ActiveHigh)
    }
    #[doc = "Channel output is active low"]
    #[inline(always)]
    pub fn active_low(self) -> &'a mut crate::W<REG> {
        self.variant(Pol1::ActiveLow)
    }
}
#[doc = "Channel 2 Polarity\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Pol2 {
    #[doc = "0: Channel output is active high"]
    ActiveHigh = 0,
    #[doc = "1: Channel output is active low"]
    ActiveLow = 1,
}
impl From<Pol2> for bool {
    #[inline(always)]
    fn from(variant: Pol2) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `POL2` reader - Channel 2 Polarity"]
pub type Pol2R = crate::BitReader<Pol2>;
impl Pol2R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Pol2 {
        match self.bits {
            false => Pol2::ActiveHigh,
            true => Pol2::ActiveLow,
        }
    }
    #[doc = "Channel output is active high"]
    #[inline(always)]
    pub fn is_active_high(&self) -> bool {
        *self == Pol2::ActiveHigh
    }
    #[doc = "Channel output is active low"]
    #[inline(always)]
    pub fn is_active_low(&self) -> bool {
        *self == Pol2::ActiveLow
    }
}
#[doc = "Field `POL2` writer - Channel 2 Polarity"]
pub type Pol2W<'a, REG> = crate::BitWriter<'a, REG, Pol2>;
impl<'a, REG> Pol2W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Channel output is active high"]
    #[inline(always)]
    pub fn active_high(self) -> &'a mut crate::W<REG> {
        self.variant(Pol2::ActiveHigh)
    }
    #[doc = "Channel output is active low"]
    #[inline(always)]
    pub fn active_low(self) -> &'a mut crate::W<REG> {
        self.variant(Pol2::ActiveLow)
    }
}
#[doc = "Channel 3 Polarity\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Pol3 {
    #[doc = "0: Channel output is active high"]
    ActiveHigh = 0,
    #[doc = "1: Channel output is active low"]
    ActiveLow = 1,
}
impl From<Pol3> for bool {
    #[inline(always)]
    fn from(variant: Pol3) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `POL3` reader - Channel 3 Polarity"]
pub type Pol3R = crate::BitReader<Pol3>;
impl Pol3R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Pol3 {
        match self.bits {
            false => Pol3::ActiveHigh,
            true => Pol3::ActiveLow,
        }
    }
    #[doc = "Channel output is active high"]
    #[inline(always)]
    pub fn is_active_high(&self) -> bool {
        *self == Pol3::ActiveHigh
    }
    #[doc = "Channel output is active low"]
    #[inline(always)]
    pub fn is_active_low(&self) -> bool {
        *self == Pol3::ActiveLow
    }
}
#[doc = "Field `POL3` writer - Channel 3 Polarity"]
pub type Pol3W<'a, REG> = crate::BitWriter<'a, REG, Pol3>;
impl<'a, REG> Pol3W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Channel output is active high"]
    #[inline(always)]
    pub fn active_high(self) -> &'a mut crate::W<REG> {
        self.variant(Pol3::ActiveHigh)
    }
    #[doc = "Channel output is active low"]
    #[inline(always)]
    pub fn active_low(self) -> &'a mut crate::W<REG> {
        self.variant(Pol3::ActiveLow)
    }
}
#[doc = "Channel 4 Polarity\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Pol4 {
    #[doc = "0: Channel output is active high"]
    ActiveHigh = 0,
    #[doc = "1: Channel output is active low"]
    ActiveLow = 1,
}
impl From<Pol4> for bool {
    #[inline(always)]
    fn from(variant: Pol4) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `POL4` reader - Channel 4 Polarity"]
pub type Pol4R = crate::BitReader<Pol4>;
impl Pol4R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Pol4 {
        match self.bits {
            false => Pol4::ActiveHigh,
            true => Pol4::ActiveLow,
        }
    }
    #[doc = "Channel output is active high"]
    #[inline(always)]
    pub fn is_active_high(&self) -> bool {
        *self == Pol4::ActiveHigh
    }
    #[doc = "Channel output is active low"]
    #[inline(always)]
    pub fn is_active_low(&self) -> bool {
        *self == Pol4::ActiveLow
    }
}
#[doc = "Field `POL4` writer - Channel 4 Polarity"]
pub type Pol4W<'a, REG> = crate::BitWriter<'a, REG, Pol4>;
impl<'a, REG> Pol4W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Channel output is active high"]
    #[inline(always)]
    pub fn active_high(self) -> &'a mut crate::W<REG> {
        self.variant(Pol4::ActiveHigh)
    }
    #[doc = "Channel output is active low"]
    #[inline(always)]
    pub fn active_low(self) -> &'a mut crate::W<REG> {
        self.variant(Pol4::ActiveLow)
    }
}
#[doc = "Channel 5 Polarity\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Pol5 {
    #[doc = "0: Channel output is active high"]
    ActiveHigh = 0,
    #[doc = "1: Channel output is active low"]
    ActiveLow = 1,
}
impl From<Pol5> for bool {
    #[inline(always)]
    fn from(variant: Pol5) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `POL5` reader - Channel 5 Polarity"]
pub type Pol5R = crate::BitReader<Pol5>;
impl Pol5R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Pol5 {
        match self.bits {
            false => Pol5::ActiveHigh,
            true => Pol5::ActiveLow,
        }
    }
    #[doc = "Channel output is active high"]
    #[inline(always)]
    pub fn is_active_high(&self) -> bool {
        *self == Pol5::ActiveHigh
    }
    #[doc = "Channel output is active low"]
    #[inline(always)]
    pub fn is_active_low(&self) -> bool {
        *self == Pol5::ActiveLow
    }
}
#[doc = "Field `POL5` writer - Channel 5 Polarity"]
pub type Pol5W<'a, REG> = crate::BitWriter<'a, REG, Pol5>;
impl<'a, REG> Pol5W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Channel output is active high"]
    #[inline(always)]
    pub fn active_high(self) -> &'a mut crate::W<REG> {
        self.variant(Pol5::ActiveHigh)
    }
    #[doc = "Channel output is active low"]
    #[inline(always)]
    pub fn active_low(self) -> &'a mut crate::W<REG> {
        self.variant(Pol5::ActiveLow)
    }
}
#[doc = "Channel 6 Polarity\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Pol6 {
    #[doc = "0: Channel output is active high"]
    ActiveHigh = 0,
    #[doc = "1: Channel output is active low"]
    ActiveLow = 1,
}
impl From<Pol6> for bool {
    #[inline(always)]
    fn from(variant: Pol6) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `POL6` reader - Channel 6 Polarity"]
pub type Pol6R = crate::BitReader<Pol6>;
impl Pol6R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Pol6 {
        match self.bits {
            false => Pol6::ActiveHigh,
            true => Pol6::ActiveLow,
        }
    }
    #[doc = "Channel output is active high"]
    #[inline(always)]
    pub fn is_active_high(&self) -> bool {
        *self == Pol6::ActiveHigh
    }
    #[doc = "Channel output is active low"]
    #[inline(always)]
    pub fn is_active_low(&self) -> bool {
        *self == Pol6::ActiveLow
    }
}
#[doc = "Field `POL6` writer - Channel 6 Polarity"]
pub type Pol6W<'a, REG> = crate::BitWriter<'a, REG, Pol6>;
impl<'a, REG> Pol6W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Channel output is active high"]
    #[inline(always)]
    pub fn active_high(self) -> &'a mut crate::W<REG> {
        self.variant(Pol6::ActiveHigh)
    }
    #[doc = "Channel output is active low"]
    #[inline(always)]
    pub fn active_low(self) -> &'a mut crate::W<REG> {
        self.variant(Pol6::ActiveLow)
    }
}
#[doc = "Channel 7 Polarity\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Pol7 {
    #[doc = "0: Channel output is active high"]
    ActiveHigh = 0,
    #[doc = "1: Channel output is active low"]
    ActiveLow = 1,
}
impl From<Pol7> for bool {
    #[inline(always)]
    fn from(variant: Pol7) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `POL7` reader - Channel 7 Polarity"]
pub type Pol7R = crate::BitReader<Pol7>;
impl Pol7R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Pol7 {
        match self.bits {
            false => Pol7::ActiveHigh,
            true => Pol7::ActiveLow,
        }
    }
    #[doc = "Channel output is active high"]
    #[inline(always)]
    pub fn is_active_high(&self) -> bool {
        *self == Pol7::ActiveHigh
    }
    #[doc = "Channel output is active low"]
    #[inline(always)]
    pub fn is_active_low(&self) -> bool {
        *self == Pol7::ActiveLow
    }
}
#[doc = "Field `POL7` writer - Channel 7 Polarity"]
pub type Pol7W<'a, REG> = crate::BitWriter<'a, REG, Pol7>;
impl<'a, REG> Pol7W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Channel output is active high"]
    #[inline(always)]
    pub fn active_high(self) -> &'a mut crate::W<REG> {
        self.variant(Pol7::ActiveHigh)
    }
    #[doc = "Channel output is active low"]
    #[inline(always)]
    pub fn active_low(self) -> &'a mut crate::W<REG> {
        self.variant(Pol7::ActiveLow)
    }
}
impl R {
    #[doc = "Bit 0 - Channel 0 Polarity"]
    #[inline(always)]
    pub fn pol0(&self) -> Pol0R {
        Pol0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Channel 1 Polarity"]
    #[inline(always)]
    pub fn pol1(&self) -> Pol1R {
        Pol1R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Channel 2 Polarity"]
    #[inline(always)]
    pub fn pol2(&self) -> Pol2R {
        Pol2R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Channel 3 Polarity"]
    #[inline(always)]
    pub fn pol3(&self) -> Pol3R {
        Pol3R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Channel 4 Polarity"]
    #[inline(always)]
    pub fn pol4(&self) -> Pol4R {
        Pol4R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Channel 5 Polarity"]
    #[inline(always)]
    pub fn pol5(&self) -> Pol5R {
        Pol5R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Channel 6 Polarity"]
    #[inline(always)]
    pub fn pol6(&self) -> Pol6R {
        Pol6R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Channel 7 Polarity"]
    #[inline(always)]
    pub fn pol7(&self) -> Pol7R {
        Pol7R::new(((self.bits >> 7) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Channel 0 Polarity"]
    #[inline(always)]
    pub fn pol0(&mut self) -> Pol0W<'_, PolSpec> {
        Pol0W::new(self, 0)
    }
    #[doc = "Bit 1 - Channel 1 Polarity"]
    #[inline(always)]
    pub fn pol1(&mut self) -> Pol1W<'_, PolSpec> {
        Pol1W::new(self, 1)
    }
    #[doc = "Bit 2 - Channel 2 Polarity"]
    #[inline(always)]
    pub fn pol2(&mut self) -> Pol2W<'_, PolSpec> {
        Pol2W::new(self, 2)
    }
    #[doc = "Bit 3 - Channel 3 Polarity"]
    #[inline(always)]
    pub fn pol3(&mut self) -> Pol3W<'_, PolSpec> {
        Pol3W::new(self, 3)
    }
    #[doc = "Bit 4 - Channel 4 Polarity"]
    #[inline(always)]
    pub fn pol4(&mut self) -> Pol4W<'_, PolSpec> {
        Pol4W::new(self, 4)
    }
    #[doc = "Bit 5 - Channel 5 Polarity"]
    #[inline(always)]
    pub fn pol5(&mut self) -> Pol5W<'_, PolSpec> {
        Pol5W::new(self, 5)
    }
    #[doc = "Bit 6 - Channel 6 Polarity"]
    #[inline(always)]
    pub fn pol6(&mut self) -> Pol6W<'_, PolSpec> {
        Pol6W::new(self, 6)
    }
    #[doc = "Bit 7 - Channel 7 Polarity"]
    #[inline(always)]
    pub fn pol7(&mut self) -> Pol7W<'_, PolSpec> {
        Pol7W::new(self, 7)
    }
}
#[doc = "Channels Polarity\n\nYou can [`read`](crate::Reg::read) this register and get [`pol::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pol::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PolSpec;
impl crate::RegisterSpec for PolSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pol::R`](R) reader structure"]
impl crate::Readable for PolSpec {}
#[doc = "`write(|w| ..)` method takes [`pol::W`](W) writer structure"]
impl crate::Writable for PolSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets POL to value 0"]
impl crate::Resettable for PolSpec {}
