{"id":"327786454_RAMP_Resource-Aware_Mapping_for_CGRAs","authors":["Shail Dave","Mahesh Balasubramanian","Aviral Shrivastava"],"meta":["June 2018","DOI:10.1109/DAC.2018.8465892","Conference: 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)"],"references":["324707743_URECA_A_Compiler_Solution_to_Manage_Unified_Register_File_for_CGRAs","324712107_Optimizing_the_data_placement_and_transformation_for_multi-bank_CGRA_computing_system","323820708_Architecture_Exploration_of_Standard-Cell_and_FPGA-Overlay_CGRAs_Using_the_Open-Source_CGRA-ME_Framework","317576049_HyCUBE_A_CGRA_with_Reconfigurable_Single-cycle_Multi-hop_Interconnect","303905054_A_Bimodal_Scheduler_for_Coarse-Grained_Reconfigurable_Arrays","285388271_Placement-and-routing-based_register_allocation_for_coarse-grained_reconfigurable_arrays","283980506_Memory-Aware_Loop_Mapping_on_Coarse-Grained_Reconfigurable_Architectures","283864725_Optimizing_stream_program_performance_on_CGRA-based_systems","262152626_Power-Efficient_Predication_Techniques_for_Acceleration_of_Control_Flow_Execution_on_CGRA","261050115_Graph_Minor_Approach_for_Application_Mapping_on_CGRAs","254005660_EPIMap_using_epimorphism_to_map_applications_on_CGRAs","224128061_EGRA_A_Coarse_Grained_Reconfigurable_Architectural_Template","221655086_Recurrence_Cycle_Aware_Modulo_Scheduling_for_Coarse-Grained_Reconfigurable_Architectures","259189324_ADRES_DRESC_Architecture_and_compiler_for_coarse-grain_reconfigurable_processors","228891166_The_Clique_Algorithm"]}