#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Dec 29 21:05:21 2024
# Process ID: 3652
# Current directory: D:/Verilog/Verilog/vga_camera_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14436 D:\Verilog\Verilog\vga_camera_1\vga_camera_1.xpr
# Log file: D:/Verilog/Verilog/vga_camera_1/vivado.log
# Journal file: D:/Verilog/Verilog/vga_camera_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/Verilog/vga_camera_1/vga_camera_1.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Verilog/Verilog/vga_camera_1/vga_camera_1.runs/impl_1/top_VGA_CAMERA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/vga_camera_1/vga_camera_1.runs/impl_1/top_VGA_CAMERA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {24} CONFIG.MMCM_CLKFBOUT_MULT_F {6.000} CONFIG.MMCM_CLKIN1_PERIOD {10.0} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {24.000} CONFIG.MMCM_CLKOUT1_DIVIDE {25} CONFIG.CLKOUT1_JITTER {200.470} CONFIG.CLKOUT1_PHASE_ERROR {132.063} CONFIG.CLKOUT2_JITTER {202.114} CONFIG.CLKOUT2_PHASE_ERROR {132.063}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
catch { [ delete_ip_run [get_ips -all clk_wiz_0] ] }
export_ip_user_files -of_objects [get_files D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_simulation -of_objects [get_files D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/Verilog/Verilog/vga_camera_1/vga_camera_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Verilog/Verilog/vga_camera_1/vga_camera_1.ip_user_files -ipstatic_source_dir D:/Verilog/Verilog/vga_camera_1/vga_camera_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Verilog/Verilog/vga_camera_1/vga_camera_1.cache/compile_simlib/modelsim} {questa=D:/Verilog/Verilog/vga_camera_1/vga_camera_1.cache/compile_simlib/questa} {riviera=D:/Verilog/Verilog/vga_camera_1/vga_camera_1.cache/compile_simlib/riviera} {activehdl=D:/Verilog/Verilog/vga_camera_1/vga_camera_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/vga_camera_1/vga_camera_1.runs/impl_1/top_VGA_CAMERA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/vga_camera_1/vga_camera_1.runs/impl_1/top_VGA_CAMERA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close [ open D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/SCCB.sv w ]
add_files D:/Verilog/Verilog/vga_camera_1/vga_camera_1.srcs/sources_1/new/SCCB.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
