/**
 * GPIO driver
 */
// DEF_HRP2_ONLY
KERNEL_DOMAIN {
// END_HRP2_ONLY

CFG_INT(GPIO_B0INT, { TA_ENAINT, TMIN_INTPRI });
CFG_INT(GPIO_B1INT, { TA_ENAINT, TMIN_INTPRI });
CFG_INT(GPIO_B2INT, { TA_ENAINT, TMIN_INTPRI });
CFG_INT(GPIO_B3INT, { TA_ENAINT, TMIN_INTPRI });
CFG_INT(GPIO_B4INT, { TA_ENAINT, TMIN_INTPRI });
CFG_INT(GPIO_B5INT, { TA_ENAINT, TMIN_INTPRI });
CFG_INT(GPIO_B6INT, { TA_ENAINT, TMIN_INTPRI });
CFG_INT(GPIO_B7INT, { TA_ENAINT, TMIN_INTPRI });
CFG_INT(GPIO_B8INT, { TA_ENAINT, TMIN_INTPRI });
ATT_ISR({TA_NULL, 0, GPIO_B0INT, gpio_irq_dispatcher, TMAX_ISRPRI});
ATT_ISR({TA_NULL, 1, GPIO_B1INT, gpio_irq_dispatcher, TMAX_ISRPRI});
ATT_ISR({TA_NULL, 2, GPIO_B2INT, gpio_irq_dispatcher, TMAX_ISRPRI});
ATT_ISR({TA_NULL, 3, GPIO_B3INT, gpio_irq_dispatcher, TMAX_ISRPRI});
ATT_ISR({TA_NULL, 4, GPIO_B4INT, gpio_irq_dispatcher, TMAX_ISRPRI});
ATT_ISR({TA_NULL, 5, GPIO_B5INT, gpio_irq_dispatcher, TMAX_ISRPRI});
ATT_ISR({TA_NULL, 6, GPIO_B6INT, gpio_irq_dispatcher, TMAX_ISRPRI});
ATT_ISR({TA_NULL, 7, GPIO_B7INT, gpio_irq_dispatcher, TMAX_ISRPRI});
ATT_ISR({TA_NULL, 8, GPIO_B8INT, gpio_irq_dispatcher, TMAX_ISRPRI});

// DEF_HRP2_ONLY
}
// END_HRP2_ONLY

