10:32:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\temp_xsdb_launch_script.tcl
10:32:28 INFO  : Platform repository initialization has completed.
10:32:29 INFO  : Registering command handlers for Vitis TCF services
10:32:33 INFO  : XSCT server has started successfully.
10:32:35 INFO  : Successfully done setting XSCT server connection channel  
10:32:35 INFO  : plnx-install-location is set to ''
10:32:35 INFO  : Successfully done query RDI_DATADIR 
10:32:35 INFO  : Successfully done setting workspace for the tool. 
10:34:40 INFO  : Result from executing command 'getProjects': FirstDraftBD_wrapper_platform
10:34:40 INFO  : Result from executing command 'getPlatforms': 
10:36:32 INFO  : No changes in MSS file content so sources will not be generated.
10:37:02 INFO  : Result from executing command 'getProjects': FirstDraftBD_wrapper_platform
10:37:02 INFO  : Result from executing command 'getPlatforms': FirstDraftBD_wrapper_platform|D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/FirstDraftBD_wrapper_platform.xpfm
12:01:14 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
12:02:17 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
12:04:18 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
12:49:55 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
12:50:15 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
14:16:17 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
16:30:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\temp_xsdb_launch_script.tcl
16:30:18 INFO  : XSCT server has started successfully.
16:30:18 INFO  : Successfully done setting XSCT server connection channel  
16:30:18 INFO  : plnx-install-location is set to ''
16:30:18 INFO  : Successfully done setting workspace for the tool. 
16:30:21 INFO  : Registering command handlers for Vitis TCF services
16:30:21 INFO  : Platform repository initialization has completed.
16:30:21 INFO  : Successfully done query RDI_DATADIR 
16:30:59 INFO  : Hardware specification for platform project 'FirstDraftBD_wrapper_platform' is updated.
16:31:12 INFO  : Result from executing command 'getProjects': FirstDraftBD_wrapper_platform
16:31:12 INFO  : Result from executing command 'getPlatforms': FirstDraftBD_wrapper_platform|D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/FirstDraftBD_wrapper_platform.xpfm
16:31:12 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
16:31:17 INFO  : The hardware specification used by project 'Lock_in_opo' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:31:17 INFO  : The file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\Lock_in_opo\_ide\bitstream\FirstDraftBD_wrapper.bit' stored in project is removed.
16:31:17 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\Lock_in_opo\_ide\bitstream' in project 'Lock_in_opo'.
16:31:17 INFO  : The file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\Lock_in_opo\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:31:23 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\Lock_in_opo\_ide\psinit' in project 'Lock_in_opo'.
16:31:39 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:31:47 INFO  : The hardware specification used by project 'test' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:31:47 INFO  : The file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\test\_ide\bitstream\FirstDraftBD_wrapper.bit' stored in project is removed.
16:31:47 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\test\_ide\bitstream' in project 'test'.
16:31:47 INFO  : The file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\test\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:31:53 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\test\_ide\psinit' in project 'test'.
16:33:10 INFO  : No changes in MSS file content so sources will not be generated.
16:42:03 INFO  : Hardware specification for platform project 'FirstDraftBD_wrapper_platform' is updated.
16:44:17 INFO  : Result from executing command 'getProjects': FirstDraftBD_wrapper_platform
16:44:17 INFO  : Result from executing command 'getPlatforms': FirstDraftBD_wrapper_platform|D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/FirstDraftBD_wrapper_platform.xpfm
16:44:18 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
16:44:21 INFO  : Updating application flags with new BSP settings...
16:44:21 INFO  : Successfully updated application flags for project Lock_in_opo.
16:44:24 INFO  : The hardware specification used by project 'Lock_in_opo' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:44:24 INFO  : The file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\Lock_in_opo\_ide\bitstream\SecondDraftBD_wrapper.bit' stored in project is removed.
16:44:24 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\Lock_in_opo\_ide\bitstream' in project 'Lock_in_opo'.
16:44:24 INFO  : The file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\Lock_in_opo\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:44:30 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\Lock_in_opo\_ide\psinit' in project 'Lock_in_opo'.
16:44:45 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:44:45 INFO  : Updating application flags with new BSP settings...
16:44:45 INFO  : Successfully updated application flags for project test.
16:44:52 INFO  : The hardware specification used by project 'test' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:44:52 INFO  : The file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\test\_ide\bitstream\SecondDraftBD_wrapper.bit' stored in project is removed.
16:44:52 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\test\_ide\bitstream' in project 'test'.
16:44:52 INFO  : The file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\test\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:44:58 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\test\_ide\psinit' in project 'test'.
16:49:26 INFO  : No changes in MSS file content so sources will not be generated.
16:50:12 INFO  : Result from executing command 'getProjects': FirstDraftBD_wrapper_platform
16:50:12 INFO  : Result from executing command 'getPlatforms': 
16:50:13 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
16:50:29 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:08:29 INFO  : Result from executing command 'getProjects': FirstDraftBD_wrapper_platform
17:08:29 INFO  : Result from executing command 'getPlatforms': FirstDraftBD_wrapper_platform|D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/FirstDraftBD_wrapper_platform.xpfm
17:38:37 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
17:38:37 INFO  : Updating application flags with new BSP settings...
17:38:37 INFO  : Successfully updated application flags for project Lock_in_opo.
17:38:52 INFO  : Checking for BSP changes to sync application flags for project 'f6ygthbght'...
17:39:11 INFO  : Checking for BSP changes to sync application flags for project 'jsdgfd'...
17:39:29 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:39:29 INFO  : Updating application flags with new BSP settings...
17:39:29 INFO  : Successfully updated application flags for project test.
11:17:00 INFO  : Hardware specification for platform project 'FirstDraftBD_wrapper_platform' is updated.
16:04:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:07 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
16:09:07 INFO  : 'jtag frequency' command is executed.
16:09:07 INFO  : Context for 'APU' is selected.
16:09:08 INFO  : System reset is completed.
16:09:11 INFO  : 'after 3000' command is executed.
16:09:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
16:09:17 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/Lock_in_opo/_ide/bitstream/ThirdDraftBD_wrapper.bit"
16:09:17 INFO  : Context for 'APU' is selected.
16:09:17 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa'.
16:09:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:17 INFO  : Context for 'APU' is selected.
16:09:17 INFO  : Sourcing of 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/Lock_in_opo/_ide/psinit/ps7_init.tcl' is done.
16:09:19 INFO  : 'ps7_init' command is executed.
16:09:19 INFO  : 'ps7_post_config' command is executed.
16:09:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:20 ERROR : AP transaction timeout
16:09:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/Lock_in_opo/_ide/bitstream/ThirdDraftBD_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/Lock_in_opo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/Lock_in_opo/Debug/Lock_in_opo.elf
----------------End of Script----------------

16:09:20 ERROR : AP transaction timeout
16:10:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:06 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
16:10:06 INFO  : 'jtag frequency' command is executed.
16:10:06 INFO  : Context for 'APU' is selected.
16:10:06 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
16:10:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:10:06 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
16:10:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:42 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
16:10:42 INFO  : 'jtag frequency' command is executed.
16:10:42 INFO  : Context for 'APU' is selected.
16:10:42 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
16:10:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:10:42 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
16:26:16 INFO  : Result from executing command 'getProjects': FirstDraftBD_wrapper_platform
16:26:16 INFO  : Result from executing command 'getPlatforms': FirstDraftBD_wrapper_platform|D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/FirstDraftBD_wrapper_platform.xpfm
16:26:17 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
16:26:24 INFO  : The hardware specification used by project 'Lock_in_opo' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:26:24 INFO  : The file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\Lock_in_opo\_ide\bitstream\ThirdDraftBD_wrapper.bit' stored in project is removed.
16:26:25 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\Lock_in_opo\_ide\bitstream' in project 'Lock_in_opo'.
16:26:25 INFO  : The file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\Lock_in_opo\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:26:31 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\Lock_in_opo\_ide\psinit' in project 'Lock_in_opo'.
16:26:31 INFO  : Checking for BSP changes to sync application flags for project 'f6ygthbght'...
16:26:32 INFO  : The hardware specification used by project 'f6ygthbght' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:26:32 INFO  : The file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\f6ygthbght\_ide\bitstream\ThirdDraftBD_wrapper.bit' stored in project is removed.
16:26:32 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\f6ygthbght\_ide\bitstream' in project 'f6ygthbght'.
16:26:32 INFO  : The file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\f6ygthbght\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:26:38 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\f6ygthbght\_ide\psinit' in project 'f6ygthbght'.
16:26:47 INFO  : Checking for BSP changes to sync application flags for project 'jsdgfd'...
16:26:48 INFO  : The hardware specification used by project 'jsdgfd' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:26:48 INFO  : The file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\jsdgfd\_ide\bitstream\ThirdDraftBD_wrapper.bit' stored in project is removed.
16:26:48 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\jsdgfd\_ide\bitstream' in project 'jsdgfd'.
16:26:48 INFO  : The file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\jsdgfd\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:26:55 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\jsdgfd\_ide\psinit' in project 'jsdgfd'.
16:27:03 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:27:04 INFO  : The hardware specification used by project 'test' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:27:04 INFO  : The file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\test\_ide\bitstream\ThirdDraftBD_wrapper.bit' stored in project is removed.
16:27:04 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\test\_ide\bitstream' in project 'test'.
16:27:04 INFO  : The file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\test\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:27:10 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\test\_ide\psinit' in project 'test'.
16:27:22 INFO  : Hardware specification for platform project 'FirstDraftBD_wrapper_platform' is updated.
16:27:59 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
16:28:01 INFO  : Checking for BSP changes to sync application flags for project 'f6ygthbght'...
16:28:16 INFO  : Checking for BSP changes to sync application flags for project 'jsdgfd'...
16:28:30 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:29:33 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
16:29:34 INFO  : Checking for BSP changes to sync application flags for project 'f6ygthbght'...
16:29:45 INFO  : Checking for BSP changes to sync application flags for project 'jsdgfd'...
16:29:56 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:32:27 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
16:32:40 INFO  : Checking for BSP changes to sync application flags for project 'f6ygthbght'...
16:32:51 INFO  : Checking for BSP changes to sync application flags for project 'jsdgfd'...
16:33:02 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:33:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:34 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
16:33:34 INFO  : 'jtag frequency' command is executed.
16:33:34 INFO  : Context for 'APU' is selected.
16:33:34 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
16:33:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:33:34 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
16:34:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:52 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
16:37:52 INFO  : 'jtag frequency' command is executed.
16:37:52 INFO  : Context for 'APU' is selected.
16:37:52 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
16:37:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:37:52 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
16:39:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:29 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
16:39:29 INFO  : 'jtag frequency' command is executed.
16:39:29 INFO  : Context for 'APU' is selected.
16:39:29 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
16:39:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:39:29 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
16:41:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:52 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
16:41:52 INFO  : 'jtag frequency' command is executed.
16:41:52 INFO  : Context for 'APU' is selected.
16:41:52 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
16:41:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:41:52 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
16:43:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:07 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
16:43:07 INFO  : 'jtag frequency' command is executed.
16:43:07 INFO  : Context for 'APU' is selected.
16:43:07 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
16:43:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:43:07 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
16:43:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:43:40 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:44:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:44:36 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:54:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:54:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:58:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:58:18 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:00:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:46:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:46:58 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:56:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:30 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
12:56:30 INFO  : 'jtag frequency' command is executed.
12:56:30 INFO  : Context for 'APU' is selected.
12:56:30 INFO  : System reset is completed.
12:56:33 INFO  : 'after 3000' command is executed.
12:56:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
12:56:39 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/FifthDraft.bit"
12:56:39 INFO  : Context for 'APU' is selected.
12:56:40 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa'.
12:56:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:40 INFO  : Context for 'APU' is selected.
12:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:56:41 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/boot/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:41 INFO  : 'set bp_56_41_fsbl_bp [bpadd -addr &FsblHandoffJtagExit]' command is executed.
12:57:51 WARN  : Exit breakpoint of FSBL (FsblHandoffJtagExit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
12:57:51 INFO  : 'bpremove $bp_56_41_fsbl_bp' command is executed.
12:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:56 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/Lock_in_opo/Debug/Lock_in_opo.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/FifthDraft.bit -no-revision-check
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/boot/fsbl.elf
set bp_56_41_fsbl_bp [bpadd -addr &FsblHandoffJtagExit]
con -block -timeout 60
bpremove $bp_56_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/Lock_in_opo/Debug/Lock_in_opo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:57 INFO  : 'con' command is executed.
12:57:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:57:57 INFO  : Launch script is exported to file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\Lock_in_opo_system\_ide\scripts\systemdebugger_lock_in_opo_system_standalone.tcl'
13:00:02 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
13:00:38 INFO  : Disconnected from the channel tcfchan#15.
13:01:31 INFO  : Checking for BSP changes to sync application flags for project 'hw_test'...
13:02:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:01 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
13:02:01 INFO  : 'jtag frequency' command is executed.
13:02:01 INFO  : Context for 'APU' is selected.
13:02:01 INFO  : System reset is completed.
13:02:04 INFO  : 'after 3000' command is executed.
13:02:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
13:02:10 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit"
13:02:10 INFO  : Context for 'APU' is selected.
13:02:11 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa'.
13:02:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:11 INFO  : Context for 'APU' is selected.
13:02:11 INFO  : Sourcing of 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl' is done.
13:02:13 INFO  : 'ps7_init' command is executed.
13:02:13 INFO  : 'ps7_post_config' command is executed.
13:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:14 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:15 INFO  : 'con' command is executed.
13:02:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:02:15 INFO  : Launch script is exported to file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\hw_test_system\_ide\scripts\systemdebugger_hw_test_system_standalone.tcl'
13:05:36 INFO  : No changes in MSS file content so sources will not be generated.
13:06:41 INFO  : No changes in MSS file content so sources will not be generated.
13:08:23 INFO  : No changes in MSS file content so sources will not be generated.
13:09:03 INFO  : Result from executing command 'getProjects': FirstDraftBD_wrapper_platform
13:09:03 INFO  : Result from executing command 'getPlatforms': FirstDraftBD_wrapper_platform|D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/FirstDraftBD_wrapper_platform.xpfm
13:09:17 INFO  : Checking for BSP changes to sync application flags for project 'hw_test'...
13:09:55 INFO  : Disconnected from the channel tcfchan#32.
13:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:56 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
13:09:56 INFO  : 'jtag frequency' command is executed.
13:09:56 INFO  : Context for 'APU' is selected.
13:09:56 INFO  : System reset is completed.
13:09:59 INFO  : 'after 3000' command is executed.
13:10:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
13:10:06 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit"
13:10:06 INFO  : Context for 'APU' is selected.
13:10:06 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa'.
13:10:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:06 INFO  : Context for 'APU' is selected.
13:10:06 INFO  : Sourcing of 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl' is done.
13:10:09 INFO  : 'ps7_init' command is executed.
13:10:09 INFO  : 'ps7_post_config' command is executed.
13:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:10 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:11 INFO  : 'con' command is executed.
13:10:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:10:11 INFO  : Launch script is exported to file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\hw_test_system\_ide\scripts\systemdebugger_hw_test_system_standalone.tcl'
13:12:44 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
13:13:25 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
13:13:47 INFO  : Checking for BSP changes to sync application flags for project 'Lock_in_opo'...
13:22:21 INFO  : Checking for BSP changes to sync application flags for project 'hw_test'...
13:22:42 INFO  : Checking for BSP changes to sync application flags for project 'hw_test'...
13:23:52 INFO  : Checking for BSP changes to sync application flags for project 'hw_test'...
13:24:42 INFO  : Disconnected from the channel tcfchan#35.
13:24:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:43 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
13:24:43 INFO  : 'jtag frequency' command is executed.
13:24:43 INFO  : Context for 'APU' is selected.
13:24:43 INFO  : System reset is completed.
13:24:46 INFO  : 'after 3000' command is executed.
13:24:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
13:24:53 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit"
13:24:53 INFO  : Context for 'APU' is selected.
13:24:53 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa'.
13:24:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:53 INFO  : Context for 'APU' is selected.
13:24:53 INFO  : Sourcing of 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl' is done.
13:24:56 INFO  : 'ps7_init' command is executed.
13:24:56 INFO  : 'ps7_post_config' command is executed.
13:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:58 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:58 INFO  : 'con' command is executed.
13:24:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:24:58 INFO  : Launch script is exported to file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\hw_test_system\_ide\scripts\systemdebugger_hw_test_system_standalone.tcl'
13:28:17 INFO  : Disconnected from the channel tcfchan#38.
13:28:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:20 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
13:28:20 INFO  : 'jtag frequency' command is executed.
13:28:20 INFO  : Context for 'APU' is selected.
13:28:21 INFO  : System reset is completed.
13:28:24 INFO  : 'after 3000' command is executed.
13:28:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
13:28:30 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit"
13:28:30 INFO  : Context for 'APU' is selected.
13:28:30 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa'.
13:28:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:30 INFO  : Context for 'APU' is selected.
13:28:30 INFO  : Sourcing of 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl' is done.
13:28:33 INFO  : 'ps7_init' command is executed.
13:28:33 INFO  : 'ps7_post_config' command is executed.
13:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:34 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:35 INFO  : 'con' command is executed.
13:28:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:28:35 INFO  : Launch script is exported to file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\hw_test_system\_ide\scripts\systemdebugger_hw_test_system_standalone.tcl'
13:30:46 INFO  : Checking for BSP changes to sync application flags for project 'hw_test'...
13:31:47 INFO  : Disconnected from the channel tcfchan#39.
13:31:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:48 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
13:31:48 INFO  : 'jtag frequency' command is executed.
13:31:48 INFO  : Context for 'APU' is selected.
13:31:48 INFO  : System reset is completed.
13:31:51 INFO  : 'after 3000' command is executed.
13:31:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
13:31:58 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit"
13:31:58 INFO  : Context for 'APU' is selected.
13:31:58 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa'.
13:31:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:58 INFO  : Context for 'APU' is selected.
13:31:58 INFO  : Sourcing of 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl' is done.
13:32:00 INFO  : 'ps7_init' command is executed.
13:32:01 INFO  : 'ps7_post_config' command is executed.
13:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:02 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:03 INFO  : 'con' command is executed.
13:32:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:32:03 INFO  : Launch script is exported to file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\hw_test_system\_ide\scripts\systemdebugger_hw_test_system_standalone.tcl'
13:34:06 INFO  : Disconnected from the channel tcfchan#41.
13:34:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:07 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
13:34:07 INFO  : 'jtag frequency' command is executed.
13:34:07 INFO  : Context for 'APU' is selected.
13:34:07 INFO  : System reset is completed.
13:34:10 INFO  : 'after 3000' command is executed.
13:34:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
13:34:17 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit"
13:34:17 INFO  : Context for 'APU' is selected.
13:34:17 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa'.
13:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:17 INFO  : Context for 'APU' is selected.
13:34:17 INFO  : Sourcing of 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl' is done.
13:34:20 INFO  : 'ps7_init' command is executed.
13:34:20 INFO  : 'ps7_post_config' command is executed.
13:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:21 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:22 INFO  : 'con' command is executed.
13:34:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:34:22 INFO  : Launch script is exported to file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\hw_test_system\_ide\scripts\systemdebugger_hw_test_system_standalone.tcl'
13:35:00 INFO  : Checking for BSP changes to sync application flags for project 'hw_test'...
13:35:44 INFO  : Checking for BSP changes to sync application flags for project 'hw_test'...
13:36:08 INFO  : Disconnected from the channel tcfchan#42.
13:36:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:38 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
13:36:38 INFO  : 'jtag frequency' command is executed.
13:36:38 INFO  : Context for 'APU' is selected.
13:36:38 INFO  : System reset is completed.
13:36:41 INFO  : 'after 3000' command is executed.
13:36:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
13:36:48 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit"
13:36:48 INFO  : Context for 'APU' is selected.
13:36:48 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa'.
13:36:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:48 INFO  : Context for 'APU' is selected.
13:36:48 INFO  : Sourcing of 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl' is done.
13:36:50 INFO  : 'ps7_init' command is executed.
13:36:50 INFO  : 'ps7_post_config' command is executed.
13:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:52 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:53 INFO  : 'con' command is executed.
13:36:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:36:53 INFO  : Launch script is exported to file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\hw_test_system\_ide\scripts\systemdebugger_hw_test_system_standalone.tcl'
13:40:03 INFO  : Disconnected from the channel tcfchan#45.
13:40:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:03 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
13:40:03 INFO  : 'jtag frequency' command is executed.
13:40:03 INFO  : Context for 'APU' is selected.
13:40:03 INFO  : System reset is completed.
13:40:06 INFO  : 'after 3000' command is executed.
13:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
13:40:13 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit"
13:40:13 INFO  : Context for 'APU' is selected.
13:40:13 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa'.
13:40:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:13 INFO  : Context for 'APU' is selected.
13:40:13 INFO  : Sourcing of 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl' is done.
13:40:16 INFO  : 'ps7_init' command is executed.
13:40:16 INFO  : 'ps7_post_config' command is executed.
13:40:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:18 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:19 INFO  : 'con' command is executed.
13:40:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:40:19 INFO  : Launch script is exported to file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\hw_test_system\_ide\scripts\systemdebugger_hw_test_system_standalone.tcl'
13:41:47 INFO  : Disconnected from the channel tcfchan#46.
13:41:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:49 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
13:41:49 INFO  : 'jtag frequency' command is executed.
13:41:49 INFO  : Context for 'APU' is selected.
13:41:49 INFO  : System reset is completed.
13:41:52 INFO  : 'after 3000' command is executed.
13:41:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
13:41:58 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit"
13:41:58 INFO  : Context for 'APU' is selected.
13:41:58 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa'.
13:41:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:58 INFO  : Context for 'APU' is selected.
13:41:58 INFO  : Sourcing of 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl' is done.
13:42:01 INFO  : 'ps7_init' command is executed.
13:42:01 INFO  : 'ps7_post_config' command is executed.
13:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:03 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:04 INFO  : 'con' command is executed.
13:42:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:42:04 INFO  : Launch script is exported to file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\hw_test_system\_ide\scripts\systemdebugger_hw_test_system_standalone.tcl'
13:44:17 INFO  : Disconnected from the channel tcfchan#47.
13:44:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:18 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
13:44:18 INFO  : 'jtag frequency' command is executed.
13:44:18 INFO  : Context for 'APU' is selected.
13:44:18 INFO  : System reset is completed.
13:44:21 INFO  : 'after 3000' command is executed.
13:44:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
13:44:28 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit"
13:44:28 INFO  : Context for 'APU' is selected.
13:44:28 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa'.
13:44:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:28 INFO  : Context for 'APU' is selected.
13:44:28 INFO  : Sourcing of 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl' is done.
13:44:31 INFO  : 'ps7_init' command is executed.
13:44:31 INFO  : 'ps7_post_config' command is executed.
13:44:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:32 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:33 INFO  : 'con' command is executed.
13:44:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:44:33 INFO  : Launch script is exported to file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\hw_test_system\_ide\scripts\systemdebugger_hw_test_system_standalone.tcl'
13:45:42 INFO  : Disconnected from the channel tcfchan#48.
13:45:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:43 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
13:45:43 INFO  : 'jtag frequency' command is executed.
13:45:43 INFO  : Context for 'APU' is selected.
13:45:43 INFO  : System reset is completed.
13:45:46 INFO  : 'after 3000' command is executed.
13:45:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
13:45:53 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit"
13:45:53 INFO  : Context for 'APU' is selected.
13:45:53 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa'.
13:45:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:53 INFO  : Context for 'APU' is selected.
13:45:53 INFO  : Sourcing of 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl' is done.
13:45:56 INFO  : 'ps7_init' command is executed.
13:45:56 INFO  : 'ps7_post_config' command is executed.
13:45:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:57 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:58 INFO  : 'con' command is executed.
13:45:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:45:58 INFO  : Launch script is exported to file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\hw_test_system\_ide\scripts\systemdebugger_hw_test_system_standalone.tcl'
13:46:20 INFO  : Disconnected from the channel tcfchan#49.
13:46:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:21 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
13:46:21 INFO  : 'jtag frequency' command is executed.
13:46:21 INFO  : Context for 'APU' is selected.
13:46:21 INFO  : System reset is completed.
13:46:24 INFO  : 'after 3000' command is executed.
13:46:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
13:46:31 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit"
13:46:31 INFO  : Context for 'APU' is selected.
13:46:31 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa'.
13:46:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:31 INFO  : Context for 'APU' is selected.
13:46:31 INFO  : Sourcing of 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl' is done.
13:46:34 INFO  : 'ps7_init' command is executed.
13:46:34 INFO  : 'ps7_post_config' command is executed.
13:46:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:35 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/bitstream/FifthDraftBD_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/hw_test/Debug/hw_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:36 INFO  : 'con' command is executed.
13:46:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:46:36 INFO  : Launch script is exported to file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\hw_test_system\_ide\scripts\systemdebugger_hw_test_system_standalone.tcl'
14:04:23 ERROR : An unexpected exception occurred in the module 'reading platform'
14:13:57 INFO  : Disconnected from the channel tcfchan#50.
14:16:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\temp_xsdb_launch_script.tcl
14:16:12 INFO  : Platform repository initialization has completed.
14:16:12 INFO  : Registering command handlers for Vitis TCF services
14:16:13 INFO  : XSCT server has started successfully.
14:16:13 INFO  : plnx-install-location is set to ''
14:16:13 INFO  : Successfully done setting XSCT server connection channel  
14:16:17 INFO  : Successfully done setting workspace for the tool. 
14:16:17 INFO  : Successfully done query RDI_DATADIR 
14:19:10 INFO  : Result from executing command 'getProjects': opo_locking
14:19:10 INFO  : Result from executing command 'getPlatforms': 
14:19:50 INFO  : No changes in MSS file content so sources will not be generated.
14:23:17 INFO  : Result from executing command 'getProjects': opo_locking
14:23:17 INFO  : Result from executing command 'getPlatforms': opo_locking|D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/opo_locking/export/opo_locking/opo_locking.xpfm
14:23:17 INFO  : Checking for BSP changes to sync application flags for project 'example_opo'...
14:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:57 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
14:23:57 INFO  : 'jtag frequency' command is executed.
14:23:57 INFO  : Context for 'APU' is selected.
14:23:57 INFO  : System reset is completed.
14:24:00 INFO  : 'after 3000' command is executed.
14:24:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
14:24:07 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/_ide/bitstream/FifthDraftBD_wrapper.bit"
14:24:07 INFO  : Context for 'APU' is selected.
14:24:07 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/opo_locking/export/opo_locking/hw/FifthDraftBD_wrapper.xsa'.
14:24:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:07 INFO  : Context for 'APU' is selected.
14:24:07 INFO  : Sourcing of 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/_ide/psinit/ps7_init.tcl' is done.
14:24:08 INFO  : 'ps7_init' command is executed.
14:24:08 INFO  : 'ps7_post_config' command is executed.
14:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:10 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/Debug/example_opo.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/_ide/bitstream/FifthDraftBD_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/opo_locking/export/opo_locking/hw/FifthDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/Debug/example_opo.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:11 INFO  : 'con' command is executed.
14:24:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:24:11 INFO  : Launch script is exported to file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\example_opo_system\_ide\scripts\systemdebugger_example_opo_system_standalone.tcl'
14:28:11 INFO  : Checking for BSP changes to sync application flags for project 'example_opo'...
14:28:50 INFO  : Disconnected from the channel tcfchan#3.
14:28:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:50 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
14:28:50 INFO  : 'jtag frequency' command is executed.
14:28:50 INFO  : Context for 'APU' is selected.
14:28:51 INFO  : System reset is completed.
14:28:54 INFO  : 'after 3000' command is executed.
14:28:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
14:29:00 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/_ide/bitstream/FifthDraftBD_wrapper.bit"
14:29:00 INFO  : Context for 'APU' is selected.
14:29:00 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/opo_locking/export/opo_locking/hw/FifthDraftBD_wrapper.xsa'.
14:29:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:00 INFO  : Context for 'APU' is selected.
14:29:00 INFO  : Sourcing of 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/_ide/psinit/ps7_init.tcl' is done.
14:29:02 INFO  : 'ps7_init' command is executed.
14:29:03 INFO  : 'ps7_post_config' command is executed.
14:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:04 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/Debug/example_opo.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/_ide/bitstream/FifthDraftBD_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/opo_locking/export/opo_locking/hw/FifthDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/Debug/example_opo.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:04 INFO  : 'con' command is executed.
14:29:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:29:04 INFO  : Launch script is exported to file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\example_opo_system\_ide\scripts\systemdebugger_example_opo_system_standalone.tcl'
14:36:10 INFO  : Result from executing command 'getProjects': opo_locking
14:36:10 INFO  : Result from executing command 'getPlatforms': opo_locking|D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/opo_locking/export/opo_locking/opo_locking.xpfm
14:37:40 INFO  : Checking for BSP changes to sync application flags for project 'test_breakpt'...
14:38:34 INFO  : Checking for BSP changes to sync application flags for project 'test_breakpt'...
14:39:55 INFO  : Disconnected from the channel tcfchan#5.
14:40:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:52 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
14:40:52 INFO  : 'jtag frequency' command is executed.
14:40:52 INFO  : Context for 'APU' is selected.
14:40:52 INFO  : System reset is completed.
14:40:55 INFO  : 'after 3000' command is executed.
14:40:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
14:41:01 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/test_breakpt/_ide/bitstream/FifthDraftBD_wrapper.bit"
14:41:01 INFO  : Context for 'APU' is selected.
14:41:02 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/opo_locking/export/opo_locking/hw/FifthDraftBD_wrapper.xsa'.
14:41:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:02 INFO  : Context for 'APU' is selected.
14:41:02 INFO  : Sourcing of 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/test_breakpt/_ide/psinit/ps7_init.tcl' is done.
14:41:03 INFO  : 'ps7_init' command is executed.
14:41:03 INFO  : 'ps7_post_config' command is executed.
14:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:05 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/test_breakpt/Debug/test_breakpt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/test_breakpt/_ide/bitstream/FifthDraftBD_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/opo_locking/export/opo_locking/hw/FifthDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/test_breakpt/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/test_breakpt/Debug/test_breakpt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:06 INFO  : 'con' command is executed.
14:41:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:41:06 INFO  : Launch script is exported to file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\test_breakpt_system\_ide\scripts\systemdebugger_example_opo_system_standalone.tcl'
14:42:49 INFO  : Disconnected from the channel tcfchan#9.
14:42:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:50 INFO  : Jtag cable 'Platform Cable USB II 13724327082e01' is selected.
14:42:50 INFO  : 'jtag frequency' command is executed.
14:42:50 INFO  : Context for 'APU' is selected.
14:42:50 INFO  : System reset is completed.
14:42:53 INFO  : 'after 3000' command is executed.
14:42:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}' command is executed.
14:42:59 INFO  : Device configured successfully with "D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/_ide/bitstream/FifthDraftBD_wrapper.bit"
14:42:59 INFO  : Context for 'APU' is selected.
14:43:00 INFO  : Hardware design and registers information is loaded from 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/opo_locking/export/opo_locking/hw/FifthDraftBD_wrapper.xsa'.
14:43:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:00 INFO  : Context for 'APU' is selected.
14:43:00 INFO  : Sourcing of 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/_ide/psinit/ps7_init.tcl' is done.
14:43:02 INFO  : 'ps7_init' command is executed.
14:43:02 INFO  : 'ps7_post_config' command is executed.
14:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:03 INFO  : The application 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/Debug/example_opo.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 13724327082e01" && level==0 && jtag_device_ctx=="jsn-DLC10-13724327082e01-13722093-0"}
fpga -file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/_ide/bitstream/FifthDraftBD_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/opo_locking/export/opo_locking/hw/FifthDraftBD_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/example_opo/Debug/example_opo.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:04 INFO  : 'con' command is executed.
14:43:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:43:04 INFO  : Launch script is exported to file 'D:\repos\red_pitaya_opo_locking\updated_RePLIA_vivado_project\VitisWorkspace\example_opo_system\_ide\scripts\systemdebugger_example_opo_system_(1)_standalone.tcl'
14:44:35 INFO  : Disconnected from the channel tcfchan#10.
