INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/control/control.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
WARNING: [VRFC 10-1315] redeclaration of ansi port instruction is not allowed [C:/Users/guzy0/control/control.srcs/sources_1/new/regFile.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/control/control.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/control/control.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/control/control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port reg_dst is not allowed [C:/Users/guzy0/control/control.srcs/sources_1/new/top.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port regwrite is not allowed [C:/Users/guzy0/control/control.srcs/sources_1/new/top.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port aluCtr is not allowed [C:/Users/guzy0/control/control.srcs/sources_1/new/top.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/control/control.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2458] undeclared symbol reg_dst, assumed default net type wire [C:/Users/guzy0/control/control.srcs/sim_1/new/topsim.v:31]
INFO: [VRFC 10-2458] undeclared symbol alu_src, assumed default net type wire [C:/Users/guzy0/control/control.srcs/sim_1/new/topsim.v:31]
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [C:/Users/guzy0/control/control.srcs/sim_1/new/topsim.v:31]
INFO: [VRFC 10-2458] undeclared symbol regwrite, assumed default net type wire [C:/Users/guzy0/control/control.srcs/sim_1/new/topsim.v:31]
INFO: [VRFC 10-2458] undeclared symbol memread, assumed default net type wire [C:/Users/guzy0/control/control.srcs/sim_1/new/topsim.v:31]
INFO: [VRFC 10-2458] undeclared symbol memwrite, assumed default net type wire [C:/Users/guzy0/control/control.srcs/sim_1/new/topsim.v:31]
INFO: [VRFC 10-2458] undeclared symbol branch, assumed default net type wire [C:/Users/guzy0/control/control.srcs/sim_1/new/topsim.v:31]
INFO: [VRFC 10-2458] undeclared symbol jmp, assumed default net type wire [C:/Users/guzy0/control/control.srcs/sim_1/new/topsim.v:31]
INFO: [VRFC 10-2458] undeclared symbol aluCtr, assumed default net type wire [C:/Users/guzy0/control/control.srcs/sim_1/new/topsim.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/control/control.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
