TimeQuest Timing Analyzer report for SAT_accelerator
Sun Apr 02 14:27:21 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 900mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 900mV 100C Model Setup Summary
  9. Slow 900mV 100C Model Hold Summary
 10. Slow 900mV 100C Model Recovery Summary
 11. Slow 900mV 100C Model Removal Summary
 12. Slow 900mV 100C Model Minimum Pulse Width Summary
 13. Slow 900mV 100C Model Metastability Summary
 14. Slow 900mV -40C Model Fmax Summary
 15. Slow 900mV -40C Model Setup Summary
 16. Slow 900mV -40C Model Hold Summary
 17. Slow 900mV -40C Model Recovery Summary
 18. Slow 900mV -40C Model Removal Summary
 19. Slow 900mV -40C Model Minimum Pulse Width Summary
 20. Slow 900mV -40C Model Metastability Summary
 21. Fast 900mV 100C Model Setup Summary
 22. Fast 900mV 100C Model Hold Summary
 23. Fast 900mV 100C Model Recovery Summary
 24. Fast 900mV 100C Model Removal Summary
 25. Fast 900mV 100C Model Minimum Pulse Width Summary
 26. Fast 900mV 100C Model Metastability Summary
 27. Fast 900mV -40C Model Setup Summary
 28. Fast 900mV -40C Model Hold Summary
 29. Fast 900mV -40C Model Recovery Summary
 30. Fast 900mV -40C Model Removal Summary
 31. Fast 900mV -40C Model Minimum Pulse Width Summary
 32. Fast 900mV -40C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 900mv 100c Model)
 37. Signal Integrity Metrics (Fast 900mv n40c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Recovery Transfers
 41. Removal Transfers
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                     ;
; Revision Name         ; SAT_accelerator                                         ;
; Device Family         ; Arria 10                                                ;
; Device Name           ; 10AX115R4F40I3SG                                        ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------+
; SDC File List                                               ;
+-------------------------+--------+--------------------------+
; SDC File Path           ; Status ; Read at                  ;
+-------------------------+--------+--------------------------+
; SAT_accelerator.out.sdc ; OK     ; Sun Apr 02 14:27:19 2017 ;
+-------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 2.000  ; 500.0 MHz ; 0.000 ; 1.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------------------------------------------------+
; Slow 900mV 100C Model Fmax Summary                                                         ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 1098.9 MHz ; 645.16 MHz      ; clk        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 900mV 100C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 1.090 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 900mV 100C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.089 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 900mV 100C Model Recovery Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 0.711 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------+
; Slow 900mV 100C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.690 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 900mV 100C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 0.450 ; 0.000                             ;
+-------+-------+-----------------------------------+


-----------------------------------------------
; Slow 900mV 100C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 900mV -40C Model Fmax Summary                                                         ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 1191.9 MHz ; 645.16 MHz      ; clk        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 900mV -40C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 1.161 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 900mV -40C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.064 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 900mV -40C Model Recovery Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 0.652 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------+
; Slow 900mV -40C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.692 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 900mV -40C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 0.450 ; 0.000                             ;
+-------+-------+-----------------------------------+


-----------------------------------------------
; Slow 900mV -40C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 900mV 100C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 1.459 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Fast 900mV 100C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.020 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Fast 900mV 100C Model Recovery Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 1.280 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------+
; Fast 900mV 100C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.391 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Fast 900mV 100C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 0.450 ; 0.000                             ;
+-------+-------+-----------------------------------+


-----------------------------------------------
; Fast 900mV 100C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 900mV -40C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 1.587 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Fast 900mV -40C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.019 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Fast 900mV -40C Model Recovery Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 1.386 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------+
; Fast 900mV -40C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.304 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Fast 900mV -40C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 0.450 ; 0.000                             ;
+-------+-------+-----------------------------------+


-----------------------------------------------
; Fast 900mV -40C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 1.090 ; 0.019 ; 0.652    ; 0.304   ; 0.450               ;
;  clk             ; 1.090 ; 0.019 ; 0.652    ; 0.304   ; 0.450               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; outSATRes ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; clk            ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; resetN         ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; stateVal[1]    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; negCtrl        ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; stateVal[0]    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; varPos[0]      ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; varPos[1]      ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; varPos[2]      ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; varPos[3]      ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; varPos[4]      ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; outSATRes ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.94e-06 V                   ; 1.69 V              ; -0.0491 V           ; 0.122 V                              ; 0.084 V                              ; 2.38e-10 s                  ; 2.28e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 1.94e-06 V                  ; 1.69 V             ; -0.0491 V          ; 0.122 V                             ; 0.084 V                             ; 2.38e-10 s                 ; 2.28e-10 s                 ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; outSATRes ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.62e-07 V                   ; 2.04 V              ; -0.201 V            ; 0.161 V                              ; 0.176 V                              ; 1.26e-10 s                  ; 1.19e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 1.62e-07 V                  ; 2.04 V             ; -0.201 V           ; 0.161 V                             ; 0.176 V                             ; 1.26e-10 s                 ; 1.19e-10 s                 ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 28       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 28       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 16       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 16       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 23    ; 23   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; negCtrl     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetN      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stateVal[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stateVal[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; varPos[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; varPos[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; varPos[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; varPos[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; varPos[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; outSATRes   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; negCtrl     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetN      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stateVal[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stateVal[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; varPos[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; varPos[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; varPos[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; varPos[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; varPos[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; outSATRes   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Sun Apr 02 14:26:57 2017
Info: Command: quartus_sta SAT_accelerator -c SAT_accelerator
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332104): Reading SDC File: 'SAT_accelerator.out.sdc'
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Info (332146): Worst-case setup slack is 1.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.090               0.000 clk 
Info (332146): Worst-case hold slack is 0.089
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.089               0.000 clk 
Info (332146): Worst-case recovery slack is 0.711
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.711               0.000 clk 
Info (332146): Worst-case removal slack is 0.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.690               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 0.450
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.450               0.000 clk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.090
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.090 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): To Node      : SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.018      5.018  R                    clock network delay
    Info (332115):      5.018      0.000                       SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115):      5.332      0.314 RR  uTco              generate_blocks[1].SAT_acc|clauseOut|q
    Info (332115):      5.508      0.176 RR  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut~la_lab/laboutb[12]
    Info (332115):      6.120      0.612 RR    IC       Mixed  generate_blocks[1].SAT_acc|outCNF~0|dataf
    Info (332115):      6.173      0.053 RF  CELL  High Speed  generate_blocks[1].SAT_acc|outCNF~0|combout
    Info (332115):      6.173      0.000 FF  CELL  High Speed  generate_blocks[1].SAT_acc|outCNF|d
    Info (332115):      6.173      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      2.000      2.000                       latch edge time
    Info (332115):      6.685      4.685  R                    clock network delay
    Info (332115):      6.995      0.310                       clock pessimism removed
    Info (332115):      6.965     -0.030                       clock uncertainty
    Info (332115):      7.263      0.298     uTsu              SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.173
    Info (332115): Data Required Time :     7.263
    Info (332115): Slack              :     1.090 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.089
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.089 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): To Node      : SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.685      4.685  R                    clock network delay
    Info (332115):      4.685      0.000                       SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115):      4.893      0.208 FF  uTco              generate_blocks[2].SAT_acc|outCNF|q
    Info (332115):      4.893      0.000 FF  CELL  High Speed  generate_blocks[2].SAT_acc|outCNF~0|datad
    Info (332115):      5.245      0.352 FF  CELL  High Speed  generate_blocks[2].SAT_acc|outCNF~0|combout
    Info (332115):      5.245      0.000 FF  CELL  High Speed  generate_blocks[2].SAT_acc|outCNF|d
    Info (332115):      5.245      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.021      5.021  R                    clock network delay
    Info (332115):      4.688     -0.333                       clock pessimism removed
    Info (332115):      4.688      0.000                       clock uncertainty
    Info (332115):      5.156      0.468      uTh              SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.245
    Info (332115): Data Required Time :     5.156
    Info (332115): Slack              :     0.089 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.711
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 0.711 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|state[0]
    Info (332115): To Node      : SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.018      5.018  R                    clock network delay
    Info (332115):      5.018      0.000                       SAT_synchronizer:SAT_sync|state[0]
    Info (332115):      5.253      0.235 RR  uTco              SAT_sync|state[0]|q
    Info (332115):      5.450      0.197 RR  CELL  High Speed  SAT_synchronizer:SAT_sync|state[0]~la_lab/laboutt[4]
    Info (332115):      5.764      0.314 RR    IC  High Speed  SAT_sync|Decoder0~0|datac
    Info (332115):      5.938      0.174 RF  CELL  High Speed  SAT_sync|Decoder0~0|combout
    Info (332115):      5.942      0.004 FF  CELL  High Speed  SAT_synchronizer:SAT_sync|Decoder0~0~la_lab/laboutb[8]
    Info (332115):      6.111      0.169 FF    IC  High Speed  generate_blocks[1].SAT_acc|outCNF|clrn
    Info (332115):      6.111      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      2.000      2.000                       latch edge time
    Info (332115):      6.685      4.685  R                    clock network delay
    Info (332115):      6.995      0.310                       clock pessimism removed
    Info (332115):      6.965     -0.030                       clock uncertainty
    Info (332115):      6.822     -0.143     uTsu              SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.111
    Info (332115): Data Required Time :     6.822
    Info (332115): Slack              :     0.711 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.690
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.690 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|state[1]
    Info (332115): To Node      : SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.683      4.683  R                    clock network delay
    Info (332115):      4.683      0.000                       SAT_synchronizer:SAT_sync|state[1]
    Info (332115):      4.878      0.195 FF  uTco              SAT_sync|state[1]|q
    Info (332115):      4.981      0.103 FF  CELL  High Speed  SAT_synchronizer:SAT_sync|state[1]~la_lab/laboutt[19]
    Info (332115):      5.239      0.258 FF    IC  High Speed  SAT_sync|ResetN_Clause~0|dataf
    Info (332115):      5.274      0.035 FF  CELL  High Speed  SAT_sync|ResetN_Clause~0|combout
    Info (332115):      5.275      0.001 FF  CELL  High Speed  SAT_synchronizer:SAT_sync|ResetN_Clause~0~la_lab/laboutt[2]
    Info (332115):      5.447      0.172 FF    IC  High Speed  generate_blocks[1].SAT_acc|clauseOut|clrn
    Info (332115):      5.447      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.018      5.018  R                    clock network delay
    Info (332115):      4.684     -0.334                       clock pessimism removed
    Info (332115):      4.684      0.000                       clock uncertainty
    Info (332115):      4.757      0.073      uTh              SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.447
    Info (332115): Data Required Time :     4.757
    Info (332115): Slack              :     0.690 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 900mV -40C Model
Info (332146): Worst-case setup slack is 1.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.161               0.000 clk 
Info (332146): Worst-case hold slack is 0.064
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.064               0.000 clk 
Info (332146): Worst-case recovery slack is 0.652
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.652               0.000 clk 
Info (332146): Worst-case removal slack is 0.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.692               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 0.450
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.450               0.000 clk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.161
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.161 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_accelerator:generate_blocks[2].SAT_acc|clauseOut
    Info (332115): To Node      : SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.518      5.518  R                    clock network delay
    Info (332115):      5.518      0.000                       SAT_accelerator:generate_blocks[2].SAT_acc|clauseOut
    Info (332115):      5.860      0.342 RR  uTco              generate_blocks[2].SAT_acc|clauseOut|q
    Info (332115):      6.060      0.200 RR  CELL  High Speed  SAT_accelerator:generate_blocks[2].SAT_acc|clauseOut~la_lab/laboutb[16]
    Info (332115):      6.343      0.283 RR    IC  High Speed  generate_blocks[2].SAT_acc|outCNF~0|datab
    Info (332115):      6.636      0.293 RF  CELL  High Speed  generate_blocks[2].SAT_acc|outCNF~0|combout
    Info (332115):      6.636      0.000 FF  CELL  High Speed  generate_blocks[2].SAT_acc|outCNF|d
    Info (332115):      6.636      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      2.000      2.000                       latch edge time
    Info (332115):      7.132      5.132  R                    clock network delay
    Info (332115):      7.494      0.362                       clock pessimism removed
    Info (332115):      7.464     -0.030                       clock uncertainty
    Info (332115):      7.797      0.333     uTsu              SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.636
    Info (332115): Data Required Time :     7.797
    Info (332115): Slack              :     1.161 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.064
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.064 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|state[1]
    Info (332115): To Node      : SAT_accelerator:generate_blocks[3].SAT_acc|clauseOut
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.132      5.132  R                    clock network delay
    Info (332115):      5.132      0.000                       SAT_synchronizer:SAT_sync|state[1]
    Info (332115):      5.353      0.221 FF  uTco              SAT_sync|state[1]|q
    Info (332115):      5.465      0.112 FF  CELL  High Speed  SAT_synchronizer:SAT_sync|state[1]~la_lab/laboutt[19]
    Info (332115):      5.696      0.231 FF    IC  High Speed  generate_blocks[3].SAT_acc|clauseOut~0|dataf
    Info (332115):      5.738      0.042 FR  CELL  High Speed  generate_blocks[3].SAT_acc|clauseOut~0|combout
    Info (332115):      5.738      0.000 RR  CELL  High Speed  generate_blocks[3].SAT_acc|clauseOut|d
    Info (332115):      5.738      0.000 RR  CELL  High Speed  SAT_accelerator:generate_blocks[3].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.518      5.518  R                    clock network delay
    Info (332115):      5.132     -0.386                       clock pessimism removed
    Info (332115):      5.132      0.000                       clock uncertainty
    Info (332115):      5.674      0.542      uTh              SAT_accelerator:generate_blocks[3].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.738
    Info (332115): Data Required Time :     5.674
    Info (332115): Slack              :     0.064 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.652
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 0.652 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|state[0]
    Info (332115): To Node      : SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.518      5.518  R                    clock network delay
    Info (332115):      5.518      0.000                       SAT_synchronizer:SAT_sync|state[0]
    Info (332115):      5.781      0.263 RR  uTco              SAT_sync|state[0]|q
    Info (332115):      6.008      0.227 RR  CELL  High Speed  SAT_synchronizer:SAT_sync|state[0]~la_lab/laboutt[4]
    Info (332115):      6.288      0.280 RR    IC  High Speed  SAT_sync|Decoder0~0|datac
    Info (332115):      6.486      0.198 RF  CELL  High Speed  SAT_sync|Decoder0~0|combout
    Info (332115):      6.489      0.003 FF  CELL  High Speed  SAT_synchronizer:SAT_sync|Decoder0~0~la_lab/laboutb[8]
    Info (332115):      6.644      0.155 FF    IC  High Speed  generate_blocks[1].SAT_acc|outCNF|clrn
    Info (332115):      6.644      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      2.000      2.000                       latch edge time
    Info (332115):      7.132      5.132  R                    clock network delay
    Info (332115):      7.494      0.362                       clock pessimism removed
    Info (332115):      7.464     -0.030                       clock uncertainty
    Info (332115):      7.296     -0.168     uTsu              SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.644
    Info (332115): Data Required Time :     7.296
    Info (332115): Slack              :     0.652 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.692
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.692 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|state[1]
    Info (332115): To Node      : SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.132      5.132  R                    clock network delay
    Info (332115):      5.132      0.000                       SAT_synchronizer:SAT_sync|state[1]
    Info (332115):      5.353      0.221 FF  uTco              SAT_sync|state[1]|q
    Info (332115):      5.465      0.112 FF  CELL  High Speed  SAT_synchronizer:SAT_sync|state[1]~la_lab/laboutt[19]
    Info (332115):      5.703      0.238 FF    IC  High Speed  SAT_sync|ResetN_Clause~0|dataf
    Info (332115):      5.743      0.040 FF  CELL  High Speed  SAT_sync|ResetN_Clause~0|combout
    Info (332115):      5.744      0.001 FF  CELL  High Speed  SAT_synchronizer:SAT_sync|ResetN_Clause~0~la_lab/laboutt[2]
    Info (332115):      5.900      0.156 FF    IC  High Speed  generate_blocks[1].SAT_acc|clauseOut|clrn
    Info (332115):      5.900      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.518      5.518  R                    clock network delay
    Info (332115):      5.132     -0.386                       clock pessimism removed
    Info (332115):      5.132      0.000                       clock uncertainty
    Info (332115):      5.208      0.076      uTh              SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.900
    Info (332115): Data Required Time :     5.208
    Info (332115): Slack              :     0.692 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is 1.459
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.459               0.000 clk 
Info (332146): Worst-case hold slack is 0.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.020               0.000 clk 
Info (332146): Worst-case recovery slack is 1.280
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.280               0.000 clk 
Info (332146): Worst-case removal slack is 0.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.391               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 0.450
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.450               0.000 clk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.459
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.459 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): To Node      : SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.912      2.912  R                    clock network delay
    Info (332115):      2.912      0.000                       SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115):      3.089      0.177 RR  uTco              generate_blocks[1].SAT_acc|clauseOut|q
    Info (332115):      3.174      0.085 RR  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut~la_lab/laboutb[12]
    Info (332115):      3.545      0.371 RR    IC       Mixed  generate_blocks[1].SAT_acc|outCNF~0|dataf
    Info (332115):      3.571      0.026 RF  CELL  High Speed  generate_blocks[1].SAT_acc|outCNF~0|combout
    Info (332115):      3.571      0.000 FF  CELL  High Speed  generate_blocks[1].SAT_acc|outCNF|d
    Info (332115):      3.571      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      2.000      2.000                       latch edge time
    Info (332115):      4.677      2.677  R                    clock network delay
    Info (332115):      4.897      0.220                       clock pessimism removed
    Info (332115):      4.867     -0.030                       clock uncertainty
    Info (332115):      5.030      0.163     uTsu              SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.571
    Info (332115): Data Required Time :     5.030
    Info (332115): Slack              :     1.459 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.020
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.020 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): To Node      : SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.677      2.677  R                    clock network delay
    Info (332115):      2.677      0.000                       SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115):      2.783      0.106 FF  uTco              generate_blocks[2].SAT_acc|outCNF|q
    Info (332115):      2.783      0.000 FF  CELL  High Speed  generate_blocks[2].SAT_acc|outCNF~0|datad
    Info (332115):      2.941      0.158 FF  CELL  High Speed  generate_blocks[2].SAT_acc|outCNF~0|combout
    Info (332115):      2.941      0.000 FF  CELL  High Speed  generate_blocks[2].SAT_acc|outCNF|d
    Info (332115):      2.941      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.912      2.912  R                    clock network delay
    Info (332115):      2.679     -0.233                       clock pessimism removed
    Info (332115):      2.679      0.000                       clock uncertainty
    Info (332115):      2.921      0.242      uTh              SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.941
    Info (332115): Data Required Time :     2.921
    Info (332115): Slack              :     0.020 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.280
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.280 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|state[0]
    Info (332115): To Node      : SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.912      2.912  R                    clock network delay
    Info (332115):      2.912      0.000                       SAT_synchronizer:SAT_sync|state[0]
    Info (332115):      3.034      0.122 RR  uTco              SAT_sync|state[0]|q
    Info (332115):      3.125      0.091 RR  CELL  High Speed  SAT_synchronizer:SAT_sync|state[0]~la_lab/laboutt[4]
    Info (332115):      3.320      0.195 RR    IC  High Speed  SAT_sync|Decoder0~0|datac
    Info (332115):      3.399      0.079 RF  CELL  High Speed  SAT_sync|Decoder0~0|combout
    Info (332115):      3.403      0.004 FF  CELL  High Speed  SAT_synchronizer:SAT_sync|Decoder0~0~la_lab/laboutb[8]
    Info (332115):      3.511      0.108 FF    IC  High Speed  generate_blocks[1].SAT_acc|outCNF|clrn
    Info (332115):      3.511      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      2.000      2.000                       latch edge time
    Info (332115):      4.677      2.677  R                    clock network delay
    Info (332115):      4.897      0.220                       clock pessimism removed
    Info (332115):      4.867     -0.030                       clock uncertainty
    Info (332115):      4.791     -0.076     uTsu              SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.511
    Info (332115): Data Required Time :     4.791
    Info (332115): Slack              :     1.280 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|state[1]
    Info (332115): To Node      : SAT_accelerator:generate_blocks[3].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.677      2.677  R                    clock network delay
    Info (332115):      2.677      0.000                       SAT_synchronizer:SAT_sync|state[1]
    Info (332115):      2.776      0.099 RR  uTco              SAT_sync|state[1]|q
    Info (332115):      2.844      0.068 RR  CELL  High Speed  SAT_synchronizer:SAT_sync|state[1]~la_lab/laboutt[19]
    Info (332115):      3.021      0.177 RR    IC  High Speed  SAT_sync|Decoder0~0|dataf
    Info (332115):      3.043      0.022 RF  CELL  High Speed  SAT_sync|Decoder0~0|combout
    Info (332115):      3.045      0.002 FF  CELL  High Speed  SAT_synchronizer:SAT_sync|Decoder0~0~la_lab/laboutb[8]
    Info (332115):      3.141      0.096 FF    IC  High Speed  generate_blocks[3].SAT_acc|outCNF|clrn
    Info (332115):      3.141      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[3].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.912      2.912  R                    clock network delay
    Info (332115):      2.692     -0.220                       clock pessimism removed
    Info (332115):      2.692      0.000                       clock uncertainty
    Info (332115):      2.750      0.058      uTh              SAT_accelerator:generate_blocks[3].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.141
    Info (332115): Data Required Time :     2.750
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 900mV -40C Model
Info (332146): Worst-case setup slack is 1.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.587               0.000 clk 
Info (332146): Worst-case hold slack is 0.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.019               0.000 clk 
Info (332146): Worst-case recovery slack is 1.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.386               0.000 clk 
Info (332146): Worst-case removal slack is 0.304
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.304               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 0.450
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.450               0.000 clk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.587
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.587 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115): To Node      : SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.569      2.569  R                    clock network delay
    Info (332115):      2.569      0.000                       SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut
    Info (332115):      2.741      0.172 RR  uTco              generate_blocks[1].SAT_acc|clauseOut|q
    Info (332115):      2.821      0.080 RR  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|clauseOut~la_lab/laboutb[12]
    Info (332115):      3.080      0.259 RR    IC       Mixed  generate_blocks[1].SAT_acc|outCNF~0|dataf
    Info (332115):      3.104      0.024 RF  CELL  High Speed  generate_blocks[1].SAT_acc|outCNF~0|combout
    Info (332115):      3.104      0.000 FF  CELL  High Speed  generate_blocks[1].SAT_acc|outCNF|d
    Info (332115):      3.104      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      2.000      2.000                       latch edge time
    Info (332115):      4.366      2.366  R                    clock network delay
    Info (332115):      4.562      0.196                       clock pessimism removed
    Info (332115):      4.532     -0.030                       clock uncertainty
    Info (332115):      4.691      0.159     uTsu              SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.104
    Info (332115): Data Required Time :     4.691
    Info (332115): Slack              :     1.587 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.019
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.019 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): To Node      : SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.366      2.366  R                    clock network delay
    Info (332115):      2.366      0.000                       SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115):      2.468      0.102 FF  uTco              generate_blocks[2].SAT_acc|outCNF|q
    Info (332115):      2.468      0.000 FF  CELL  High Speed  generate_blocks[2].SAT_acc|outCNF~0|datad
    Info (332115):      2.622      0.154 FF  CELL  High Speed  generate_blocks[2].SAT_acc|outCNF~0|combout
    Info (332115):      2.622      0.000 FF  CELL  High Speed  generate_blocks[2].SAT_acc|outCNF|d
    Info (332115):      2.622      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.573      2.573  R                    clock network delay
    Info (332115):      2.366     -0.207                       clock pessimism removed
    Info (332115):      2.366      0.000                       clock uncertainty
    Info (332115):      2.603      0.237      uTh              SAT_accelerator:generate_blocks[2].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.622
    Info (332115): Data Required Time :     2.603
    Info (332115): Slack              :     0.019 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.386
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.386 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|state[0]
    Info (332115): To Node      : SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.569      2.569  R                    clock network delay
    Info (332115):      2.569      0.000                       SAT_synchronizer:SAT_sync|state[0]
    Info (332115):      2.686      0.117 RR  uTco              SAT_sync|state[0]|q
    Info (332115):      2.773      0.087 RR  CELL  High Speed  SAT_synchronizer:SAT_sync|state[0]~la_lab/laboutt[4]
    Info (332115):      2.910      0.137 RR    IC  High Speed  SAT_sync|Decoder0~0|datac
    Info (332115):      2.987      0.077 RF  CELL  High Speed  SAT_sync|Decoder0~0|combout
    Info (332115):      2.990      0.003 FF  CELL  High Speed  SAT_synchronizer:SAT_sync|Decoder0~0~la_lab/laboutb[8]
    Info (332115):      3.076      0.086 FF    IC  High Speed  generate_blocks[1].SAT_acc|outCNF|clrn
    Info (332115):      3.076      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      2.000      2.000                       latch edge time
    Info (332115):      4.366      2.366  R                    clock network delay
    Info (332115):      4.562      0.196                       clock pessimism removed
    Info (332115):      4.532     -0.030                       clock uncertainty
    Info (332115):      4.462     -0.070     uTsu              SAT_accelerator:generate_blocks[1].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.076
    Info (332115): Data Required Time :     4.462
    Info (332115): Slack              :     1.386 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.304
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.304 
    Info (332115): ===================================================================
    Info (332115): From Node    : SAT_synchronizer:SAT_sync|state[1]
    Info (332115): To Node      : SAT_accelerator:generate_blocks[3].SAT_acc|outCNF
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.362      2.362  R                    clock network delay
    Info (332115):      2.362      0.000                       SAT_synchronizer:SAT_sync|state[1]
    Info (332115):      2.457      0.095 RR  uTco              SAT_sync|state[1]|q
    Info (332115):      2.521      0.064 RR  CELL  High Speed  SAT_synchronizer:SAT_sync|state[1]~la_lab/laboutt[19]
    Info (332115):      2.643      0.122 RR    IC  High Speed  SAT_sync|Decoder0~0|dataf
    Info (332115):      2.664      0.021 RF  CELL  High Speed  SAT_sync|Decoder0~0|combout
    Info (332115):      2.665      0.001 FF  CELL  High Speed  SAT_synchronizer:SAT_sync|Decoder0~0~la_lab/laboutb[8]
    Info (332115):      2.741      0.076 FF    IC  High Speed  generate_blocks[3].SAT_acc|outCNF|clrn
    Info (332115):      2.741      0.000 FF  CELL  High Speed  SAT_accelerator:generate_blocks[3].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.573      2.573  R                    clock network delay
    Info (332115):      2.377     -0.196                       clock pessimism removed
    Info (332115):      2.377      0.000                       clock uncertainty
    Info (332115):      2.437      0.060      uTh              SAT_accelerator:generate_blocks[3].SAT_acc|outCNF
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.741
    Info (332115): Data Required Time :     2.437
    Info (332115): Slack              :     0.304 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 2992 megabytes
    Info: Processing ended: Sun Apr 02 14:27:21 2017
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:24


