/// Auto-generated register definitions for GPIOI
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::stm32f407::gpioi {

// ============================================================================
// GPIOI - General-purpose I/Os
// Base Address: 0x40022000
// ============================================================================

/// GPIOI Register Structure
struct GPIOI_Registers {

    /// GPIO port mode register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MODER;

    /// GPIO port output type register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTYPER;

    /// GPIO port output speed
          register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OSPEEDR;

    /// GPIO port pull-up/pull-down
          register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PUPDR;

    /// GPIO port input data register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IDR;

    /// GPIO port output data register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ODR;

    /// GPIO port bit set/reset
          register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t BSRR;

    /// GPIO port configuration lock
          register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t LCKR;

    /// GPIO alternate function low
          register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t AFRL;

    /// GPIO alternate function high
          register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t AFRH;
};

static_assert(sizeof(GPIOI_Registers) >= 40, "GPIOI_Registers size mismatch");

/// GPIOI peripheral instance
constexpr GPIOI_Registers* GPIOI = 
    reinterpret_cast<GPIOI_Registers*>(0x40022000);

}  // namespace alloy::hal::st::stm32f4::stm32f407::gpioi
