<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="F"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><device die="UM2X2M1NLP" family="IGLOO" package="vq100"/><componentInstances/><component name="Top::work"/><component name="RAM::work"/><component name="DESIGN_FIRMWARE::work"/><component name="DESIGN_IO::work"/><SmartGen version="8.0"/></workspace>