{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729646161771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729646161771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 21:16:01 2024 " "Processing started: Tue Oct 22 21:16:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729646161771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729646161771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map LSC -c LSC_qsim --generate_functional_sim_netlist " "Command: quartus_map LSC -c LSC_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729646161771 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1729646163130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logiccircuit4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logiccircuit4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LogicCircuit4Bit " "Found entity 1: LogicCircuit4Bit" {  } { { "LogicCircuit4Bit.bdf" "" { Schematic "H:/ceg2536Lab3/LogicCircuit4Bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729646163239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729646163239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register4bits " "Found entity 1: register4bits" {  } { { "register4bits.bdf" "" { Schematic "H:/ceg2536Lab3/register4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729646163255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729646163255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logiccircuit1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logiccircuit1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logiccircuit1bit " "Found entity 1: logiccircuit1bit" {  } { { "LogicCircuit1Bit.bdf" "" { Schematic "H:/ceg2536Lab3/LogicCircuit1Bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729646163271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729646163271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticcircuit1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmeticcircuit1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arithmeticCircuit1bit " "Found entity 1: arithmeticCircuit1bit" {  } { { "arithmeticCircuit1bit.bdf" "" { Schematic "H:/ceg2536Lab3/arithmeticCircuit1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729646163286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729646163286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticcircuit4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmeticcircuit4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arithmeticCircuit4bit " "Found entity 1: arithmeticCircuit4bit" {  } { { "arithmeticCircuit4bit.bdf" "" { Schematic "H:/ceg2536Lab3/arithmeticCircuit4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729646163302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729646163302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "H:/ceg2536Lab3/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729646163333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729646163333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "H:/ceg2536Lab3/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729646163349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729646163349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file state4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 state4bits " "Found entity 1: state4bits" {  } { { "state4bits.bdf" "" { Schematic "H:/ceg2536Lab3/state4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729646163364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729646163364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3top " "Found entity 1: Lab3top" {  } { { "Lab3top.bdf" "" { Schematic "H:/ceg2536Lab3/Lab3top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729646163380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729646163380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3top " "Elaborating entity \"Lab3top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729646163443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4bits register4bits:inst9 " "Elaborating entity \"register4bits\" for hierarchy \"register4bits:inst9\"" {  } { { "Lab3top.bdf" "inst9" { Schematic "H:/ceg2536Lab3/Lab3top.bdf" { { 200 1272 1368 328 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729646163443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state4bits state4bits:inst5 " "Elaborating entity \"state4bits\" for hierarchy \"state4bits:inst5\"" {  } { { "Lab3top.bdf" "inst5" { Schematic "H:/ceg2536Lab3/Lab3top.bdf" { { 144 1032 1128 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729646163458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmeticCircuit4bit arithmeticCircuit4bit:inst60 " "Elaborating entity \"arithmeticCircuit4bit\" for hierarchy \"arithmeticCircuit4bit:inst60\"" {  } { { "Lab3top.bdf" "inst60" { Schematic "H:/ceg2536Lab3/Lab3top.bdf" { { 120 656 752 344 "inst60" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729646163458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmeticCircuit1bit arithmeticCircuit4bit:inst60\|arithmeticCircuit1bit:inst " "Elaborating entity \"arithmeticCircuit1bit\" for hierarchy \"arithmeticCircuit4bit:inst60\|arithmeticCircuit1bit:inst\"" {  } { { "arithmeticCircuit4bit.bdf" "inst" { Schematic "H:/ceg2536Lab3/arithmeticCircuit4bit.bdf" { { 528 1424 1536 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729646163458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder arithmeticCircuit4bit:inst60\|arithmeticCircuit1bit:inst\|fulladder:inst4 " "Elaborating entity \"fulladder\" for hierarchy \"arithmeticCircuit4bit:inst60\|arithmeticCircuit1bit:inst\|fulladder:inst4\"" {  } { { "arithmeticCircuit1bit.bdf" "inst4" { Schematic "H:/ceg2536Lab3/arithmeticCircuit1bit.bdf" { { 632 1192 1288 728 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729646163458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arithmeticCircuit4bit:inst60\|arithmeticCircuit1bit:inst\|fulladder:inst4\|adder:inst1 " "Elaborating entity \"adder\" for hierarchy \"arithmeticCircuit4bit:inst60\|arithmeticCircuit1bit:inst\|fulladder:inst4\|adder:inst1\"" {  } { { "fulladder.bdf" "inst1" { Schematic "H:/ceg2536Lab3/fulladder.bdf" { { 136 1192 1288 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729646163474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 arithmeticCircuit4bit:inst60\|arithmeticCircuit1bit:inst\|MUX41:inst2 " "Elaborating entity \"MUX41\" for hierarchy \"arithmeticCircuit4bit:inst60\|arithmeticCircuit1bit:inst\|MUX41:inst2\"" {  } { { "arithmeticCircuit1bit.bdf" "inst2" { Schematic "H:/ceg2536Lab3/arithmeticCircuit1bit.bdf" { { 472 864 968 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729646163568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arithmeticCircuit4bit:inst60\|arithmeticCircuit1bit:inst\|MUX41:inst2 " "Elaborated megafunction instantiation \"arithmeticCircuit4bit:inst60\|arithmeticCircuit1bit:inst\|MUX41:inst2\"" {  } { { "arithmeticCircuit1bit.bdf" "" { Schematic "H:/ceg2536Lab3/arithmeticCircuit1bit.bdf" { { 472 864 968 616 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729646163568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74257 74257:inst7 " "Elaborating entity \"74257\" for hierarchy \"74257:inst7\"" {  } { { "Lab3top.bdf" "inst7" { Schematic "H:/ceg2536Lab3/Lab3top.bdf" { { 432 1016 1120 624 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729646163724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74257:inst7 " "Elaborated megafunction instantiation \"74257:inst7\"" {  } { { "Lab3top.bdf" "" { Schematic "H:/ceg2536Lab3/Lab3top.bdf" { { 432 1016 1120 624 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729646163739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicCircuit4Bit LogicCircuit4Bit:inst4 " "Elaborating entity \"LogicCircuit4Bit\" for hierarchy \"LogicCircuit4Bit:inst4\"" {  } { { "Lab3top.bdf" "inst4" { Schematic "H:/ceg2536Lab3/Lab3top.bdf" { { 480 680 776 704 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729646163739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logiccircuit1bit LogicCircuit4Bit:inst4\|logiccircuit1bit:inst " "Elaborating entity \"logiccircuit1bit\" for hierarchy \"LogicCircuit4Bit:inst4\|logiccircuit1bit:inst\"" {  } { { "LogicCircuit4Bit.bdf" "inst" { Schematic "H:/ceg2536Lab3/LogicCircuit4Bit.bdf" { { -40 888 1008 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729646163739 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst5 " "Block or symbol \"XOR\" of instance \"inst5\" overlaps another block or symbol" {  } { { "LogicCircuit1Bit.bdf" "" { Schematic "H:/ceg2536Lab3/LogicCircuit1Bit.bdf" { { 304 664 728 352 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1729646163739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 LogicCircuit4Bit:inst4\|logiccircuit1bit:inst\|74151:inst " "Elaborating entity \"74151\" for hierarchy \"LogicCircuit4Bit:inst4\|logiccircuit1bit:inst\|74151:inst\"" {  } { { "LogicCircuit1Bit.bdf" "inst" { Schematic "H:/ceg2536Lab3/LogicCircuit1Bit.bdf" { { 120 840 960 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729646163833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicCircuit4Bit:inst4\|logiccircuit1bit:inst\|74151:inst " "Elaborated megafunction instantiation \"LogicCircuit4Bit:inst4\|logiccircuit1bit:inst\|74151:inst\"" {  } { { "LogicCircuit1Bit.bdf" "" { Schematic "H:/ceg2536Lab3/LogicCircuit1Bit.bdf" { { 120 840 960 344 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729646163849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 LogicCircuit4Bit:inst4\|logiccircuit1bit:inst\|74151:inst\|f74151:sub " "Elaborating entity \"f74151\" for hierarchy \"LogicCircuit4Bit:inst4\|logiccircuit1bit:inst\|74151:inst\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729646163927 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicCircuit4Bit:inst4\|logiccircuit1bit:inst\|74151:inst\|f74151:sub LogicCircuit4Bit:inst4\|logiccircuit1bit:inst\|74151:inst " "Elaborated megafunction instantiation \"LogicCircuit4Bit:inst4\|logiccircuit1bit:inst\|74151:inst\|f74151:sub\", which is child of megafunction instantiation \"LogicCircuit4Bit:inst4\|logiccircuit1bit:inst\|74151:inst\"" {  } { { "74151.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "LogicCircuit1Bit.bdf" "" { Schematic "H:/ceg2536Lab3/LogicCircuit1Bit.bdf" { { 120 840 960 344 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729646163943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729646164208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 21:16:04 2024 " "Processing ended: Tue Oct 22 21:16:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729646164208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729646164208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729646164208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729646164208 ""}
