======
Cores:
======
Name:  "foo"
Bit Order:              little endian
Registers:
  Name:  "PC"
  Usage:  read, written
  Width:  24
  Attributes:  cia nia
  -------------------------------
Current-instruction-address register:  PC
Next-instruction-address register:  PC
Real-address Mask:
  Initial mask:  0xffffff (constant)
Effective-address Mask:
  Initial mask:  0xffffff (constant)
Instruction Fields:
  ADDR_13_8: 
    Pseudo:  1
    Width:   6
     XB - ADDR[13:8] 
  ADDR_13_8_imp_bits__13_8_: [13,8] 
    Implements:  ADDR_13_8
  ADDR_13_8_imp_bits__21_16_: [21,16] 
    Implements:  ADDR_13_8
  ADDR_13_8_imp_bits__29_24_: [29,24] 
    Implements:  ADDR_13_8
  B2: [not used] 
    Pseudo:  1
    Width:   2
     2-Bit Field 
  OPC: [not used] 
    Pseudo:  1
    Width:   8
     Opcode Field 
  VarInstrOpcode_imp_bits__23_16_x_15_14_x_7_6_: [23,14] [7,6] 
  VarInstrOpcode_imp_bits__31_24_x_23_22_x_15_14_: [31,22] [15,14] 
  VarInstrOpcode_imp_bits__31_24_x_23_22_x_7_6_: [31,22] [7,6] 
  VarInstrOpcode_imp_bits__39_32_x_31_30_x_15_14_: [39,30] [15,14] 
  VarInstrOpcode_imp_bits__7_0_: [7,0] [not used] 
  X1: 
    Pseudo:  1
    Width:   8
     XB - Extension Byte 1 
  X1_imp_bits__15_8_: [15,8] 
    Implements:  X1
  X1_imp_bits__23_16_: [23,16] 
    Implements:  X1
  X1_imp_bits__7_0_: [7,0] 
    Implements:  X1
  XYS: 
    Pseudo:  1
    Width:   2
     XB - XYS 
  XYS_imp_bits__13_12_: [13,12] 
    Implements:  XYS
  XYS_imp_bits__21_20_: [21,20] 
    Implements:  XYS
  XYS_imp_bits__5_4_: [5,4] 
    Implements:  XYS
  u4_or_e4: 
    Pseudo:  1
    Width:   4
     XB - u4_or_e4 
  u4_or_e4_imp_bits__11_8_: [11,8] 
    Implements:  u4_or_e4
  u4_or_e4_imp_bits__19_16_: [19,16] 
    Implements:  u4_or_e4
  u4_or_e4_imp_bits__3_0_: [3,0] 
    Implements:  u4_or_e4
Subinstructions:
Name:  XB_0
Fields:  ADDR_13_8 X1 B2(0)
Action:  func ( uint32_t incdec_size , bits < 1 > & is_imm , bits < 1 > & is_reg , bits < 24 > & addr_or_reg_idx_or_imm ) {
}
-------------------------------
Name:  XB_1_2
Fields:  XYS u4_or_e4 B2(1)
Action:  func ( uint32_t incdec_size , bits < 1 > & is_imm , bits < 1 > & is_reg , bits < 24 > & addr_or_reg_idx_or_imm ) {
}
-------------------------------
Instructions:
  Name:  MACx_MB_2_XB_0_XB_0 (rank: 0)
  Width:  40
  Fields:  VarInstrOpcode_imp_bits__39_32_x_31_30_x_15_14_ ADDR_13_8_imp_bits__29_24_ X1_imp_bits__23_16_ ADDR_13_8_imp_bits__13_8_ X1_imp_bits__7_0_
  Action:  {
}
  -------------------------------
  Name:  MACx_MB_2_XB_0_XB_1_2 (rank: 0)
  Width:  32
  Fields:  VarInstrOpcode_imp_bits__31_24_x_23_22_x_7_6_ ADDR_13_8_imp_bits__21_16_ X1_imp_bits__15_8_ XYS_imp_bits__5_4_ u4_or_e4_imp_bits__3_0_
  Action:  {
}
  -------------------------------
  Name:  MACx_MB_2_XB_1_2_XB_0 (rank: 0)
  Width:  32
  Fields:  VarInstrOpcode_imp_bits__31_24_x_23_22_x_15_14_ XYS_imp_bits__21_20_ u4_or_e4_imp_bits__19_16_ ADDR_13_8_imp_bits__13_8_ X1_imp_bits__7_0_
  Action:  {
}
  -------------------------------
  Name:  MACx_MB_2_XB_1_2_XB_1_2 (rank: 0)
  Width:  24
  Fields:  VarInstrOpcode_imp_bits__23_16_x_15_14_x_7_6_ XYS_imp_bits__13_12_ u4_or_e4_imp_bits__11_8_ XYS_imp_bits__5_4_ u4_or_e4_imp_bits__3_0_
  Action:  {
}
  -------------------------------

Instruction Tables:
other:
    Mask:  0xffc0000000000000
    108(1b00000000000000):      Mask:  0x000000c000000000
      0(0000000000000000):  MACx_MB_2_XB_0_XB_0
      1(0000004000000000):  MACx_MB_2_XB_0_XB_1_2
    109(1b40000000000000):      Mask:  0x0000c00000000000
      0(0000000000000000):  MACx_MB_2_XB_1_2_XB_0
      1(0000400000000000):  MACx_MB_2_XB_1_2_XB_1_2
-------------------------------

