CHIP A5Q2201830364 {
    IN P, L, Z;
    OUT D;

    PARTS:
    // First AND gate to calculate P AND L
    And(a=P, b=L, out=andPL);

    // Second AND gate to calculate L AND Z
    And(a=L, b=Z, out=andLZ);

    // NOT gate to invert the output of L AND Z
    Not(in=andLZ, out=notLZ);

    // Final AND gate to calculate (P AND L) AND (NOT (L AND Z))
    And(a=andPL, b=notLZ, out=D);
}



