{"Source Block": ["oh/elink/hdl/esaxi.v@183:193@HdlIdDef", "   reg \t\t      pre_wr_en;   // delay for data alignment\n   \n   reg \t\t      ractive_reg;  // need leading edge of active for 1st req\n   reg \t\t      rnext;\n        \n   reg \t\t      mi_rx_emmu_reg;\n   reg \t\t      mi_tx_emmu_reg;\n   reg \t\t      mi_ecfg_reg;\n   reg \t\t      mi_embox_reg;\n   reg \t\t      mi_rd_reg;\n   \n"], "Clone Blocks": [["oh/elink/hdl/esaxi.v@180:190", "   reg [31:0] \t      emrq_dstaddr;\n   reg [31:0] \t      emrq_srcaddr;  //upper 32 bits in case 64 bit writes are supported\n   \n   reg \t\t      pre_wr_en;   // delay for data alignment\n   \n   reg \t\t      ractive_reg;  // need leading edge of active for 1st req\n   reg \t\t      rnext;\n        \n   reg \t\t      mi_rx_emmu_reg;\n   reg \t\t      mi_tx_emmu_reg;\n   reg \t\t      mi_ecfg_reg;\n"], ["oh/elink/hdl/esaxi.v@184:194", "   \n   reg \t\t      ractive_reg;  // need leading edge of active for 1st req\n   reg \t\t      rnext;\n        \n   reg \t\t      mi_rx_emmu_reg;\n   reg \t\t      mi_tx_emmu_reg;\n   reg \t\t      mi_ecfg_reg;\n   reg \t\t      mi_embox_reg;\n   reg \t\t      mi_rd_reg;\n   \n   wire \t      last_wr_beat;\n"], ["oh/elink/hdl/esaxi.v@185:195", "   reg \t\t      ractive_reg;  // need leading edge of active for 1st req\n   reg \t\t      rnext;\n        \n   reg \t\t      mi_rx_emmu_reg;\n   reg \t\t      mi_tx_emmu_reg;\n   reg \t\t      mi_ecfg_reg;\n   reg \t\t      mi_embox_reg;\n   reg \t\t      mi_rd_reg;\n   \n   wire \t      last_wr_beat;\n   wire \t      last_rd_beat;\n"], ["oh/elink/hdl/esaxi.v@186:196", "   reg \t\t      rnext;\n        \n   reg \t\t      mi_rx_emmu_reg;\n   reg \t\t      mi_tx_emmu_reg;\n   reg \t\t      mi_ecfg_reg;\n   reg \t\t      mi_embox_reg;\n   reg \t\t      mi_rd_reg;\n   \n   wire \t      last_wr_beat;\n   wire \t      last_rd_beat;\n   wire \t      mi_wr;\n"], ["oh/elink/hdl/esaxi.v@181:191", "   reg [31:0] \t      emrq_srcaddr;  //upper 32 bits in case 64 bit writes are supported\n   \n   reg \t\t      pre_wr_en;   // delay for data alignment\n   \n   reg \t\t      ractive_reg;  // need leading edge of active for 1st req\n   reg \t\t      rnext;\n        \n   reg \t\t      mi_rx_emmu_reg;\n   reg \t\t      mi_tx_emmu_reg;\n   reg \t\t      mi_ecfg_reg;\n   reg \t\t      mi_embox_reg;\n"]], "Diff Content": {"Delete": [[188, "   reg \t\t      mi_rx_emmu_reg;\n"]], "Add": []}}