
---------- Begin Simulation Statistics ----------
final_tick                                68600459000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 442348                       # Simulator instruction rate (inst/s)
host_mem_usage                                 791204                       # Number of bytes of host memory used
host_op_rate                                   821665                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.61                       # Real time elapsed on the host
host_tick_rate                             3034497539                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      18575230                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.068600                       # Number of seconds simulated
sim_ticks                                 68600459000                       # Number of ticks simulated
system.cpu.Branches                           2229696                       # Number of branches fetched
system.cpu.committedInsts                    10000001                       # Number of instructions committed
system.cpu.committedOps                      18575230                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     2346348                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          4387                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1452263                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           659                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    13545993                       # TLB accesses on write requests
system.cpu.itb.wrMisses                         16237                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         68600459                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   68600459                       # Number of busy cycles
system.cpu.num_cc_register_reads             11521289                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             6481207                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1755199                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 196858                       # Number of float alu accesses
system.cpu.num_fp_insts                        196858                       # number of float instructions
system.cpu.num_fp_register_reads               272582                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              111939                       # number of times the floating registers were written
system.cpu.num_func_calls                      260583                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              18411422                       # Number of integer alu accesses
system.cpu.num_int_insts                     18411422                       # number of integer instructions
system.cpu.num_int_register_reads            36169072                       # number of times the integer registers were read
system.cpu.num_int_register_writes           14852830                       # number of times the integer registers were written
system.cpu.num_load_insts                     2346127                       # Number of load instructions
system.cpu.num_mem_refs                       3798367                       # number of memory refs
system.cpu.num_store_insts                    1452240                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 61269      0.33%      0.33% # Class of executed instruction
system.cpu.op_class::IntAlu                  14560326     78.39%     78.71% # Class of executed instruction
system.cpu.op_class::IntMult                    13956      0.08%     78.79% # Class of executed instruction
system.cpu.op_class::IntDiv                     48735      0.26%     79.05% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5472      0.03%     79.08% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::SimdAdd                       44      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::SimdAlu                    22320      0.12%     79.20% # Class of executed instruction
system.cpu.op_class::SimdCmp                       24      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::SimdCvt                    16162      0.09%     79.29% # Class of executed instruction
system.cpu.op_class::SimdMisc                   48645      0.26%     79.55% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdShift                      7      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  44      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   2      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  6      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::MemRead                  2328069     12.53%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 1377957      7.42%     99.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead               18058      0.10%     99.60% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              74283      0.40%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   18575385                       # Class of executed instruction
system.cpu.workload.numSyscalls                   106                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       419252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        73151                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         835328                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            73151                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27324                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              11906                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1458                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5404                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8552                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8552                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11906                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        47782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        47782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  47782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      1402624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      1402624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1402624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20462                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20462    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20462                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33156000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy          109317000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  68600459000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         13264271                       # number of demand (read+write) hits
system.icache.demand_hits::total             13264271                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        13264271                       # number of overall hits
system.icache.overall_hits::total            13264271                       # number of overall hits
system.icache.demand_misses::.cpu.inst         281722                       # number of demand (read+write) misses
system.icache.demand_misses::total             281722                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst        281722                       # number of overall misses
system.icache.overall_misses::total            281722                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst  21704554000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total  21704554000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst  21704554000                       # number of overall miss cycles
system.icache.overall_miss_latency::total  21704554000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     13545993                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         13545993                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     13545993                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        13545993                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.020797                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.020797                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.020797                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.020797                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 77042.453199                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 77042.453199                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 77042.453199                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 77042.453199                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst       281722                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total        281722                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst       281722                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total       281722                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst  21141110000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total  21141110000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst  21141110000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total  21141110000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.020797                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.020797                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.020797                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.020797                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 75042.453199                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 75042.453199                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 75042.453199                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 75042.453199                       # average overall mshr miss latency
system.icache.replacements                     281210                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        13264271                       # number of ReadReq hits
system.icache.ReadReq_hits::total            13264271                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst        281722                       # number of ReadReq misses
system.icache.ReadReq_misses::total            281722                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst  21704554000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total  21704554000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     13545993                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        13545993                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.020797                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.020797                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 77042.453199                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 77042.453199                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst       281722                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total       281722                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst  21141110000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total  21141110000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.020797                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.020797                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75042.453199                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 75042.453199                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  68600459000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               502.857949                       # Cycle average of tags in use
system.icache.tags.total_refs                13545993                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                281722                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 48.082837                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   502.857949                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982144                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982144                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              13827715                       # Number of tag accesses
system.icache.tags.data_accesses             13827715                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68600459000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  68600459000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          610240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          699072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1309312                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       610240                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         610240                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        93312                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            93312                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             9535                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            10923                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                20458                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1458                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1458                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            8895567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           10190486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               19086053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       8895567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           8895567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1360224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1360224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1360224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           8895567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          10190486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              20446277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      1445.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      9535.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     10856.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.036443102500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            79                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            79                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                59858                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                1343                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        20458                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1458                       # Number of write requests accepted
system.mem_ctrl.readBursts                      20458                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1458                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      67                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                     13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1594                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1053                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                941                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1347                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1599                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1665                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                926                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1081                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1142                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1300                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1330                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1415                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1317                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               931                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1626                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                128                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 46                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 14                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 64                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 96                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                140                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                138                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 11                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 53                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 87                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                84                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               120                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               110                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               126                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                25                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               180                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.71                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     275456250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   101955000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                657787500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      13508.72                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32258.72                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     12597                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      927                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  61.78                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 64.15                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  20458                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  1458                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    20320                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       60                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      80                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      80                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      80                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      80                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      80                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      80                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      80                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      80                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      79                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      79                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      79                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      79                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      79                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      79                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      79                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      79                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      79                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      79                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         8289                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     168.419834                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    119.717574                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    170.431797                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          4169     50.30%     50.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         2413     29.11%     79.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          704      8.49%     87.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          309      3.73%     91.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          170      2.05%     93.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          472      5.69%     99.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           12      0.14%     99.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      0.05%     99.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           36      0.43%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          8289                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           79                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      257.544304                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      90.027825                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     937.478448                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511             72     91.14%     91.14% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-1023            5      6.33%     97.47% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-2047            1      1.27%     98.73% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::8192-8703            1      1.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             79                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           79                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                79    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             79                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1305024                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     4288                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    91008                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1309312                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 93312                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         19.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          1.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      19.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       1.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.16                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.15                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    68577520000                       # Total gap between requests
system.mem_ctrl.avgGap                     3129107.50                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       610240                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       694784                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        91008                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 8895567.302253764123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 10127978.881307484582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 1326638.353833755013                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         9535                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        10923                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         1458                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    288844000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    368943500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1425424020500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30293.03                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33776.76                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 977657078.53                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     61.93                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              30494940                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              16208445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             72413880                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             4097700                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      5414978400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        7704344580                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       19854707520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         33097245465                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         482.463907                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  51542372000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   2290600000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  14767487000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              28688520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              15248310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             73177860                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             3325140                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      5414978400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        7642767480                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       19906561920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         33084747630                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         482.281724                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  51678677750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   2290600000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  14631181250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  68600459000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst          220789                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104360                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              325149                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst         220789                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104360                       # number of overall hits
system.l2cache.overall_hits::total             325149                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         60933                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         29994                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             90927                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        60933                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        29994                       # number of overall misses
system.l2cache.overall_misses::total            90927                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst  15655258000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  10406622000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  26061880000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst  15655258000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  10406622000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  26061880000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       281722                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       134354                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          416076                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       281722                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       134354                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         416076                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.216288                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.223246                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.218535                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.216288                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.223246                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.218535                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 256925.770929                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 346956.791358                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 286624.215030                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 256925.770929                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 346956.791358                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 286624.215030                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          20270                       # number of writebacks
system.l2cache.writebacks::total                20270                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        60933                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        29994                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        90927                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        60933                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        29994                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        90927                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst  14436598000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   9806742000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  24243340000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst  14436598000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   9806742000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  24243340000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.216288                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.223246                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.218535                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.216288                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.223246                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.218535                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 236925.770929                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 326956.791358                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 266624.215030                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 236925.770929                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 326956.791358                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 266624.215030                       # average overall mshr miss latency
system.l2cache.replacements                     98895                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        96202                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        96202                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        96202                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        96202                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        35787                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        35787                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data         3066                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total            3066                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data         1134                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total          1134                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     65023000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     65023000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data         4200                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total         4200                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.270000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.270000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 57339.506173                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 57339.506173                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data         1134                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total         1134                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     91676000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     91676000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.270000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.270000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 80843.033510                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 80843.033510                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data        17727                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            17727                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        11822                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          11822                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   6621395000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   6621395000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        29549                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        29549                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.400081                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.400081                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 560090.932160                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 560090.932160                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        11822                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        11822                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   6384955000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   6384955000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.400081                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.400081                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 540090.932160                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 540090.932160                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst       220789                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        86633                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       307422                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        60933                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        18172                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        79105                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst  15655258000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   3785227000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  19440485000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       281722                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       104805                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       386527                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.216288                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.173389                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.204656                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 256925.770929                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 208299.966982                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 245755.451615                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        60933                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        18172                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        79105                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst  14436598000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   3421787000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  17858385000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.216288                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.173389                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.204656                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 236925.770929                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 188299.966982                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 225755.451615                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  68600459000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3850.194940                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 799036                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               102991                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 7.758309                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   221.225168                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1692.839281                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1936.130491                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.054010                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.413291                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.472688                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.939989                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          582                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2137                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1253                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               938318                       # Number of tag accesses
system.l2cache.tags.data_accesses              938318                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68600459000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst            29152                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data            15134                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                44286                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst           29152                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data           15134                       # number of overall hits
system.l3Dram.overall_hits::total               44286                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst          31781                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          14846                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              46627                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst         31781                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         14846                       # number of overall misses
system.l3Dram.overall_misses::total             46627                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst  11670253000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   8403729000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  20073982000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst  11670253000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   8403729000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  20073982000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        60933                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        29980                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            90913                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        60933                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        29980                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           90913                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.521573                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.495197                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.512875                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.521573                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.495197                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.512875                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 367208.489349                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 566060.150882                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 430522.701439                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 367208.489349                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 566060.150882                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 430522.701439                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs          59866                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                   132                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs   453.530303                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            6560                       # number of writebacks
system.l3Dram.writebacks::total                  6560                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst        31781                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        14846                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         46627                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst        31781                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        14846                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        46627                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst  10049422000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   7646583000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  17696005000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst  10049422000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   7646583000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  17696005000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.521573                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.495197                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.512875                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.521573                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.495197                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.512875                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 316208.489349                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 515060.150882                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 379522.701439                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 316208.489349                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 515060.150882                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 379522.701439                       # average overall mshr miss latency
system.l3Dram.replacements                      47629                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        20270                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        20270                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        20270                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        20270                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks        27860                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total        27860                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data         1095                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total             1095                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data           53                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total             53                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data         1148                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total         1148                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.046167                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.046167                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data           53                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total           53                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data     10149000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total     10149000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.046167                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.046167                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data 191490.566038                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total 191490.566038                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data          2732                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total              2732                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         9076                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            9076                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   5996380000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   5996380000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        11808                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         11808                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.768631                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.768631                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 660685.323931                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 660685.323931                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         9076                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         9076                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   5533504000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   5533504000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.768631                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.768631                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 609685.323931                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 609685.323931                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst        29152                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data        12402                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         41554                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst        31781                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         5770                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        37551                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst  11670253000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   2407349000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total  14077602000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        60933                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data        18172                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        79105                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.521573                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.317521                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.474698                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 367208.489349                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 417218.197574                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 374892.865703                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst        31781                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         5770                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        37551                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst  10049422000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   2113079000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total  12162501000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.521573                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.317521                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.474698                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 316208.489349                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 366218.197574                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 323892.865703                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  68600459000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              6790.639339                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                  152806                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 55595                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  2.748557                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks  1124.462952                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst  1956.387345                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  3709.789042                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.137264                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.238817                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.452855                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.828935                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         7966                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          363                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         2401                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         5151                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.972412                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                236315                       # Number of tag accesses
system.l3Dram.tags.data_accesses               236315                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68600459000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          3649428                       # number of demand (read+write) hits
system.dcache.demand_hits::total              3649428                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         3659699                       # number of overall hits
system.dcache.overall_hits::total             3659699                       # number of overall hits
system.dcache.demand_misses::.cpu.data         136959                       # number of demand (read+write) misses
system.dcache.demand_misses::total             136959                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        138757                       # number of overall misses
system.dcache.overall_misses::total            138757                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  12973026000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  12973026000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  12973026000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  12973026000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      3786387                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          3786387                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      3798456                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         3798456                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.036171                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.036171                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.036530                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.036530                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 94721.967888                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 94721.967888                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 93494.569643                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 93494.569643                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs          77067                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                   433                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs   177.983834                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           96202                       # number of writebacks
system.dcache.writebacks::total                 96202                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       136959                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        136959                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       138554                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       138554                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  12699108000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  12699108000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  13233662000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  13233662000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.036171                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.036171                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.036476                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.036476                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 92721.967888                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 92721.967888                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 95512.666542                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 95512.666542                       # average overall mshr miss latency
system.dcache.replacements                     133842                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         2231068                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             2231068                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        103210                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            103210                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   5615239000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   5615239000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      2334278                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         2334278                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.044215                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.044215                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 54405.958725                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 54405.958725                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       103210                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       103210                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   5408819000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   5408819000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.044215                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.044215                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52405.958725                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 52405.958725                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        1418360                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            1418360                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        33749                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            33749                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   7357787000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   7357787000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1452109                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1452109                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.023241                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.023241                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 218014.963406                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 218014.963406                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data        33749                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        33749                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   7290289000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   7290289000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023241                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.023241                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 216014.963406                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 216014.963406                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data         10271                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total             10271                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data         1798                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total            1798                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data        12069                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total         12069                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.148977                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.148977                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data         1595                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total         1595                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    534554000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    534554000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.132157                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.132157                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 335143.573668                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 335143.573668                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  68600459000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               508.595602                       # Cycle average of tags in use
system.dcache.tags.total_refs                 3798253                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                134354                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 28.270487                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   508.595602                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.993351                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.993351                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          206                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               3932810                       # Number of tag accesses
system.dcache.tags.data_accesses              3932810                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68600459000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst        22246                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data         3923                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total          26169                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst        22246                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data         3923                       # number of overall hits
system.DynamicCache.overall_hits::total         26169                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         9535                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        10923                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        20458                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         9535                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        10923                       # number of overall misses
system.DynamicCache.overall_misses::total        20458                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   5536611000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   6379447000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  11916058000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   5536611000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   6379447000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  11916058000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst        31781                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        14846                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        46627                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst        31781                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        14846                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        46627                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.300022                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.735754                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.438759                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.300022                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.735754                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.438759                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 580661.877294                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 584037.993225                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 582464.463779                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 580661.877294                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 584037.993225                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 582464.463779                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs        35974                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs             132                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs   272.530303                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks         1458                       # number of writebacks
system.DynamicCache.writebacks::total            1458                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         9535                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        10923                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        20458                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         9535                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        10923                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        20458                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   4297061000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   4959457000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total   9256518000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   4297061000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   4959457000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total   9256518000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.300022                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.735754                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.438759                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.300022                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.735754                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.438759                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 450661.877294                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 454037.993225                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 452464.463779                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 450661.877294                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 454037.993225                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 452464.463779                       # average overall mshr miss latency
system.DynamicCache.replacements                 8914                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         6560                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         6560                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         6560                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         6560                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks         3824                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total         3824                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data           49                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total           49                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_misses::.cpu.data            4                       # number of UpgradeReq misses
system.DynamicCache.UpgradeReq_misses::total            4                       # number of UpgradeReq misses
system.DynamicCache.UpgradeReq_accesses::.cpu.data           53                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total           53                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_miss_rate::.cpu.data     0.075472                       # miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_miss_rate::total     0.075472                       # miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.DynamicCache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.DynamicCache.UpgradeReq_mshr_miss_latency::.cpu.data       552000                       # number of UpgradeReq MSHR miss cycles
system.DynamicCache.UpgradeReq_mshr_miss_latency::total       552000                       # number of UpgradeReq MSHR miss cycles
system.DynamicCache.UpgradeReq_mshr_miss_rate::.cpu.data     0.075472                       # mshr miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_mshr_miss_rate::total     0.075472                       # mshr miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_avg_mshr_miss_latency::.cpu.data       138000                       # average UpgradeReq mshr miss latency
system.DynamicCache.UpgradeReq_avg_mshr_miss_latency::total       138000                       # average UpgradeReq mshr miss latency
system.DynamicCache.ReadExReq_hits::.cpu.data          524                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total          524                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         8552                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         8552                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   5002508000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   5002508000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         9076                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         9076                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.942265                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.942265                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 584951.824135                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 584951.824135                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         8552                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         8552                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   3890748000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   3890748000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.942265                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.942265                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 454951.824135                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 454951.824135                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst        22246                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data         3399                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total        25645                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         9535                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         2371                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        11906                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   5536611000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   1376939000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   6913550000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst        31781                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         5770                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        37551                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.300022                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.410919                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.317062                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 580661.877294                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 580741.881063                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 580677.809508                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         9535                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         2371                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        11906                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   4297061000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   1068709000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   5365770000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.300022                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.410919                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.317062                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 450661.877294                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 450741.881063                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 450677.809508                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  68600459000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse       10176.721576                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             81151                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           22228                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            3.650846                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   316.587179                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst  3872.538099                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  5987.596298                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.038646                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.472722                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.730908                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     1.242276                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024        13314                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         1687                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4        11458                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     1.625244                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses          107210                       # Number of tag accesses
system.DynamicCache.tags.data_accesses         107210                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68600459000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              386527                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty        124490                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            445999                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq              4200                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp             4200                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              29549                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             29549                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         386527                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       410950                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       844654                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                 1255604                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     14755584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side     18030208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 32785792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            155437                       # Total snoops (count)
system.l2bar.snoopTraffic                     1810432                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             575713                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.127063                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.333044                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   502561     87.29%     87.29% # Request fanout histogram
system.l2bar.snoop_fanout::1                    73152     12.71%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               575713                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy           1027732000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           845166000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           407262999                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  68600459000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68600459000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68600459000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  68600459000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
