// Seed: 3734506742
module module_0;
  logic [7:0] id_1;
  assign id_1 = id_1[1 : 1];
  assign module_2.type_13 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input logic id_0
    , id_9,
    output tri0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    output uwire id_4,
    input tri id_5,
    input wor id_6,
    input tri1 id_7
    , id_10
);
  initial @(1 or negedge 1) id_10 <= id_0;
  module_0 modCall_1 ();
endmodule
