Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jun 26 17:23:22 2024
| Host         : yannos running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_system_top_control_sets_placed.rpt
| Design       : uart_system_top
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |             140 |           50 |
| No           | Yes                   | No                     |              24 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              80 |           25 |
| Yes          | Yes                   | No                     |              64 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                                                                     Enable Signal                                                                    |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  clk_100MHz_IBUF_BUFG |                                                                                                                                                      |                                             |                1 |              1 |         1.00 |
|  clk_100MHz_IBUF_BUFG | UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | rst_IBUF                                    |                2 |              8 |         4.00 |
|  clk_100MHz_IBUF_BUFG | UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0] | rst_IBUF                                    |                2 |              8 |         4.00 |
|  clk_100MHz_IBUF_BUFG | UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                | rst_IBUF                                    |                2 |              8 |         4.00 |
|  clk_100MHz_IBUF_BUFG | UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | rst_IBUF                                    |                2 |              8 |         4.00 |
|  clk_100MHz_IBUF_BUFG | UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    | rst_IBUF                                    |                2 |              8 |         4.00 |
|  clk_100MHz_IBUF_BUFG | UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]    | rst_IBUF                                    |                2 |              8 |         4.00 |
|  clk_100MHz_IBUF_BUFG | UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | rst_IBUF                                    |                2 |              8 |         4.00 |
|  clk_100MHz_IBUF_BUFG | UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | rst_IBUF                                    |                1 |              8 |         8.00 |
|  clk_100MHz_IBUF_BUFG | UART_module/transmitter/TX_register/E[0]                                                                                                             | rst_IBUF                                    |                2 |              8 |         4.00 |
|  clk_100MHz_IBUF_BUFG | UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                             |                2 |             12 |         6.00 |
|  clk_100MHz_IBUF_BUFG | UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                             |                2 |             12 |         6.00 |
|  baudrate16           | UART_module/transmitter/TX_data_counter/add_count                                                                                                    | UART_module/transmitter/TX_data_counter/rst |               11 |             32 |         2.91 |
|  baudrate16           | UART_module/receiver/RX_SIPO/fill[31]_i_1_n_0                                                                                                        | rst_IBUF                                    |               12 |             40 |         3.33 |
|  clk_100MHz_IBUF_BUFG |                                                                                                                                                      | rst_IBUF                                    |               18 |             65 |         3.61 |
|  baudrate16           |                                                                                                                                                      | rst_IBUF                                    |               38 |             99 |         2.61 |
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


