Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Mar 02 18:38:44 2017
| Host         : Luke-laptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file vgademo1_bars_top_methodology_drc_routed.rpt -rpx vgademo1_bars_top_methodology_drc_routed.rpx
| Design       : vgademo1_bars_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 15
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 15         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on BLUE[0] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on BLUE[1] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on BLUE[2] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on BLUE[3] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on GREEN[0] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on GREEN[1] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on GREEN[2] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on GREEN[3] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on HSYNC relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on RED[0] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on RED[1] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on RED[2] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on RED[3] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on VSYNC relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>


