ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_cortex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.__NVIC_SetPriorityGrouping,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	__NVIC_SetPriorityGrouping:
  26              	.LFB102:
  27              		.file 1 "d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h"
   1:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**************************************************************************//**
   2:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  * @file     core_cm4.h
   3:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  * @version  V5.0.1
   5:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  * @date     30. January 2017
   6:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  ******************************************************************************/
   7:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*
   8:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  *
  10:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  *
  12:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  * not use this file except in compliance with the License.
  14:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  * You may obtain a copy of the License at
  15:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  *
  16:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  *
  18:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  * limitations under the License.
  23:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
  24:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
  25:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #endif
  30:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
  31:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 2


  32:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
  34:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #include <stdint.h>
  35:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
  36:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #ifdef __cplusplus
  37:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  extern "C" {
  38:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #endif
  39:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
  40:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
  41:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
  44:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
  47:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
  50:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
  53:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
  54:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
  55:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*******************************************************************************
  56:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  *                 CMSIS definitions
  57:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  ******************************************************************************/
  58:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
  59:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \ingroup Cortex_M4
  60:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   @{
  61:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
  62:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
  63:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*  CMSIS CM4 definitions */
  64:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
  69:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
  71:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** */
  74:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #if defined ( __CC_ARM )
  75:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #define __FPU_USED       1U
  78:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #else
  79:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #define __FPU_USED       0U
  81:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #endif
  82:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #else
  83:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #define __FPU_USED         0U
  84:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #endif
  85:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
  86:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 3


  89:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #define __FPU_USED       1U
  90:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #else
  91:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #define __FPU_USED       0U
  93:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #endif
  94:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #else
  95:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #define __FPU_USED         0U
  96:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #endif
  97:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
  98:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #elif defined ( __GNUC__ )
  99:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #define __FPU_USED       1U
 102:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #else
 103:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #define __FPU_USED       0U
 105:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #endif
 106:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #else
 107:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #define __FPU_USED         0U
 108:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #endif
 109:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 110:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #elif defined ( __ICCARM__ )
 111:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #if defined __ARMVFP__
 112:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #define __FPU_USED       1U
 114:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #else
 115:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #define __FPU_USED       0U
 117:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #endif
 118:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #else
 119:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #define __FPU_USED         0U
 120:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #endif
 121:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 122:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #define __FPU_USED       1U
 126:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #else
 127:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #define __FPU_USED       0U
 129:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #endif
 130:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #else
 131:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #define __FPU_USED         0U
 132:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #endif
 133:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 134:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #elif defined ( __TASKING__ )
 135:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #if defined __FPU_VFP__
 136:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #define __FPU_USED       1U
 138:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #else
 139:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #define __FPU_USED       0U
 141:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #endif
 142:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #else
 143:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #define __FPU_USED         0U
 144:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #endif
 145:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 4


 146:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #elif defined ( __CSMC__ )
 147:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #define __FPU_USED       1U
 150:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #else
 151:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****       #define __FPU_USED       0U
 153:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #endif
 154:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #else
 155:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #define __FPU_USED         0U
 156:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #endif
 157:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 158:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #endif
 159:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 160:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 162:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 163:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #ifdef __cplusplus
 164:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
 165:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #endif
 166:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 167:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 169:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 171:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 174:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #ifdef __cplusplus
 175:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  extern "C" {
 176:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #endif
 177:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 178:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* check device defines and use defaults */
 179:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #ifndef __CM4_REV
 181:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #define __CM4_REV               0x0000U
 182:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #endif
 184:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 185:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #ifndef __FPU_PRESENT
 186:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #define __FPU_PRESENT             0U
 187:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #endif
 189:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 190:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #ifndef __MPU_PRESENT
 191:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #define __MPU_PRESENT             0U
 192:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #endif
 194:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 195:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #endif
 199:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 200:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 5


 203:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #endif
 204:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #endif
 205:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 206:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 208:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 210:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     \li to specify the access to peripheral variables.
 212:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** */
 214:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #ifdef __cplusplus
 215:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #else
 217:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #endif
 219:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 222:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* following defines should be used for structure members */
 223:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 227:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*@} end of group Cortex_M4 */
 228:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 229:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 230:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 231:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*******************************************************************************
 232:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  *                 Register Abstraction
 233:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   Core Register contain:
 234:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   - Core Register
 235:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   - Core NVIC Register
 236:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   - Core SCB Register
 237:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   - Core SysTick Register
 238:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   - Core Debug Register
 239:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   - Core MPU Register
 240:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   - Core FPU Register
 241:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  ******************************************************************************/
 242:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 243:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** */
 246:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 247:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 248:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \ingroup    CMSIS_core_register
 249:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief      Core Register type definitions.
 251:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   @{
 252:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
 253:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 254:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 255:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
 257:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** typedef union
 258:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 259:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   struct
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 6


 260:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
 261:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** } APSR_Type;
 272:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 273:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* APSR Register Definitions */
 274:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 277:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 280:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 283:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 286:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 289:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 292:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 293:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 294:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
 296:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** typedef union
 297:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 298:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   struct
 299:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
 300:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** } IPSR_Type;
 305:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 306:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* IPSR Register Definitions */
 307:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 310:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 311:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 312:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
 314:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** typedef union
 315:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 316:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   struct
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 7


 317:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
 318:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** } xPSR_Type;
 333:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 334:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* xPSR Register Definitions */
 335:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 338:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 341:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 344:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 347:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 350:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 353:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 356:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 359:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 362:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 365:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 366:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 367:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
 369:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** typedef union
 370:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 371:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   struct
 372:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
 373:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 8


 374:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** } CONTROL_Type;
 380:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 381:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* CONTROL Register Definitions */
 382:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 385:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 388:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 391:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 393:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 394:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 395:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \ingroup    CMSIS_core_register
 396:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   @{
 399:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
 400:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 401:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 402:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
 404:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** typedef struct
 405:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 406:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED0[24U];
 408:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RSERVED1[24U];
 410:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED2[24U];
 412:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED3[24U];
 414:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED4[56U];
 416:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED5[644U];
 418:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }  NVIC_Type;
 420:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 421:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 425:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 427:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 428:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 429:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
 430:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 9


 431:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   @{
 433:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
 434:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 435:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 436:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
 438:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** typedef struct
 439:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 440:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED0[5U];
 460:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** } SCB_Type;
 462:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 463:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* SCB CPUID Register Definitions */
 464:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 467:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 470:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 473:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 476:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 479:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 483:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 486:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 10


 488:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 489:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 492:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 495:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 498:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 501:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 504:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 507:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 510:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 514:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 518:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 521:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 524:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 527:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 530:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 533:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 536:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* SCB System Control Register Definitions */
 537:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 540:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 543:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 11


 545:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 546:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 550:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 553:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 556:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 559:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 562:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 565:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 569:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 572:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 575:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 578:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 581:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 584:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 587:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 590:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 593:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 596:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 599:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 12


 602:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 605:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 608:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 612:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 615:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 618:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 622:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 625:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 628:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 631:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 634:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 637:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 641:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 644:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 647:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 650:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 653:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 656:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 13


 659:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 663:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 666:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 669:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 672:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 675:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 678:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 682:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 685:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 688:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 692:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 695:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 698:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 701:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 704:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 706:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 707:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 708:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
 709:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   @{
 712:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
 713:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 714:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 715:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 14


 716:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
 717:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** typedef struct
 718:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 719:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED0[1U];
 720:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** } SCnSCB_Type;
 723:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 724:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 728:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 732:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 735:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 738:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 741:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 744:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 746:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 747:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 748:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
 749:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   @{
 752:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
 753:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 754:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 755:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
 757:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** typedef struct
 758:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 759:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** } SysTick_Type;
 764:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 765:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 769:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 772:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 15


 773:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 775:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 778:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* SysTick Reload Register Definitions */
 779:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 782:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* SysTick Current Register Definitions */
 783:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 786:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 790:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 793:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 796:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 798:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 799:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 800:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
 801:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   @{
 804:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
 805:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 806:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 807:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
 809:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** typedef struct
 810:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 811:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __OM  union
 812:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
 813:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED0[864U];
 818:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED1[15U];
 820:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED2[15U];
 822:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED3[29U];
 824:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED4[43U];
 828:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 16


 830:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED5[6U];
 831:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** } ITM_Type;
 844:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 845:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 849:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 853:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 856:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 859:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 862:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 865:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 868:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 871:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 874:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 877:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 881:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 885:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 17


 887:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 889:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 893:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 896:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 899:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 901:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 902:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 903:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
 904:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   @{
 907:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
 908:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 909:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
 910:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
 912:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** typedef struct
 913:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 914:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED0[1U];
 926:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED1[1U];
 930:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED2[1U];
 934:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** } DWT_Type;
 938:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 939:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* DWT Control Register Definitions */
 940:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 943:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 18


 944:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 946:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 949:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 952:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 955:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 958:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 961:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 964:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 967:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 970:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 973:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 976:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 979:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 982:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 985:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 988:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 991:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 994:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
 998:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 19


1001:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1002:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1006:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1010:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1014:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1018:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1022:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1025:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1028:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1031:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1034:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1037:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1040:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1043:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1046:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1048:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1049:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1050:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
1051:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   @{
1054:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1055:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1056:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1057:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 20


1058:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1059:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** typedef struct
1060:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
1061:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED0[2U];
1064:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED1[55U];
1066:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED2[131U];
1068:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED3[759U];
1072:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED4[1U];
1076:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED5[39U];
1080:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED7[8U];
1083:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** } TPI_Type;
1086:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1087:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1091:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1095:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1099:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1102:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1105:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1108:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1112:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 21


1115:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1119:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1123:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1126:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1129:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1132:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1135:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1138:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1141:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1145:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1149:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1152:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1155:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1158:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1161:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1164:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1167:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1171:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 22


1172:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1175:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* TPI DEVID Register Definitions */
1176:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1179:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1182:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1185:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1188:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1191:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1194:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1198:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1201:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1203:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1204:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1206:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
1207:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   @{
1210:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1211:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1212:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1213:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1215:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** typedef struct
1216:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
1217:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** } MPU_Type;
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 23


1229:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1230:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* MPU Type Register Definitions */
1231:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1234:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1237:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1240:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* MPU Control Register Definitions */
1241:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1244:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1247:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1250:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* MPU Region Number Register Definitions */
1251:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1254:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1258:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1261:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1264:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1268:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1271:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1274:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1277:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1280:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1283:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 24


1286:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1289:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1292:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1295:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1298:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1299:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1300:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
1301:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   @{
1304:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1305:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1306:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1307:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1309:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** typedef struct
1310:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
1311:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****         uint32_t RESERVED0[1U];
1312:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** } FPU_Type;
1318:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1319:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1323:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1326:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1329:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1332:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1335:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1338:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1341:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 25


1343:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1344:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1347:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1351:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1355:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1358:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1361:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1364:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1368:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1371:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1374:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1377:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1380:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1383:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1386:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1389:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1393:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1396:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1399:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 26


1400:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1402:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1404:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1405:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1406:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
1407:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   @{
1410:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1411:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1412:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1413:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1415:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** typedef struct
1416:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
1417:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** } CoreDebug_Type;
1422:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1423:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1427:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1430:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1433:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1436:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1439:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1442:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1445:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1448:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1451:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1454:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 27


1457:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1460:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1464:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1467:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1471:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1474:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1477:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1480:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1483:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1486:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1489:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1492:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1495:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1498:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1501:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1504:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1507:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1509:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1510:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1511:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \ingroup    CMSIS_core_register
1512:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 28


1514:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   @{
1515:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1516:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1517:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1518:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \return           Masked and shifted value.
1522:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** */
1523:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1525:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1526:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \return           Masked and shifted bit field value.
1530:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** */
1531:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1533:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1535:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1536:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1537:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \ingroup    CMSIS_core_register
1538:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   @{
1541:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1542:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1543:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* Memory mapping of Core Hardware */
1544:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1553:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1562:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #endif
1566:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1567:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1570:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*@} */
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 29


1571:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1572:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1573:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1574:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*******************************************************************************
1575:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  *                Hardware Abstraction Layer
1576:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   Core Function Interface contains:
1577:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   - Core NVIC Functions
1578:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   - Core SysTick Functions
1579:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   - Core Debug Functions
1580:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   - Core Register Access Functions
1581:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  ******************************************************************************/
1582:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1583:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** */
1585:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1586:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1587:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1588:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1590:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   @{
1594:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1595:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1596:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #endif
1600:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #else
1602:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1616:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #endif
1620:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #else
1622:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1626:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 30


1628:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1629:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1630:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1631:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   Set Priority Grouping
1632:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            Only values from 0..7 are used.
1635:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            In case of a conflict between priority grouping and available
1636:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1639:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
  28              		.loc 1 1640 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
1641:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   uint32_t reg_value;
1642:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
  44              		.loc 1 1642 12
  45 0008 7B68     		ldr	r3, [r7, #4]
  46 000a 03F00703 		and	r3, r3, #7
  47 000e FB60     		str	r3, [r7, #12]
1643:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1644:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  48              		.loc 1 1644 20
  49 0010 0C4B     		ldr	r3, .L2
  50              		.loc 1 1644 14
  51 0012 DB68     		ldr	r3, [r3, #12]
  52 0014 BB60     		str	r3, [r7, #8]
1645:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  53              		.loc 1 1645 13
  54 0016 BA68     		ldr	r2, [r7, #8]
  55 0018 4FF6FF03 		movw	r3, #63743
  56 001c 1340     		ands	r3, r3, r2
  57 001e BB60     		str	r3, [r7, #8]
1646:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
  58              		.loc 1 1648 35
  59 0020 FB68     		ldr	r3, [r7, #12]
  60 0022 1A02     		lsls	r2, r3, #8
1647:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
  61              		.loc 1 1647 62
  62 0024 BB68     		ldr	r3, [r7, #8]
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 31


  63 0026 1343     		orrs	r3, r3, r2
1646:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   reg_value  =  (reg_value                                   |
  64              		.loc 1 1646 14
  65 0028 43F0BF63 		orr	r3, r3, #100139008
  66 002c 43F40033 		orr	r3, r3, #131072
  67 0030 BB60     		str	r3, [r7, #8]
1649:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   SCB->AIRCR =  reg_value;
  68              		.loc 1 1649 6
  69 0032 044A     		ldr	r2, .L2
  70              		.loc 1 1649 14
  71 0034 BB68     		ldr	r3, [r7, #8]
  72 0036 D360     		str	r3, [r2, #12]
1650:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
  73              		.loc 1 1650 1
  74 0038 00BF     		nop
  75 003a 1437     		adds	r7, r7, #20
  76              	.LCFI3:
  77              		.cfi_def_cfa_offset 4
  78 003c BD46     		mov	sp, r7
  79              	.LCFI4:
  80              		.cfi_def_cfa_register 13
  81              		@ sp needed
  82 003e 5DF8047B 		ldr	r7, [sp], #4
  83              	.LCFI5:
  84              		.cfi_restore 7
  85              		.cfi_def_cfa_offset 0
  86 0042 7047     		bx	lr
  87              	.L3:
  88              		.align	2
  89              	.L2:
  90 0044 00ED00E0 		.word	-536810240
  91              		.cfi_endproc
  92              	.LFE102:
  94              		.section	.text.__NVIC_GetPriorityGrouping,"ax",%progbits
  95              		.align	1
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu fpv4-sp-d16
 101              	__NVIC_GetPriorityGrouping:
 102              	.LFB103:
1651:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1652:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1653:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1654:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   Get Priority Grouping
1655:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1658:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 103              		.loc 1 1659 1
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 0
 106              		@ frame_needed = 1, uses_anonymous_args = 0
 107              		@ link register save eliminated.
 108 0000 80B4     		push	{r7}
 109              	.LCFI6:
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 32


 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 7, -4
 112 0002 00AF     		add	r7, sp, #0
 113              	.LCFI7:
 114              		.cfi_def_cfa_register 7
1660:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 115              		.loc 1 1660 26
 116 0004 044B     		ldr	r3, .L6
 117 0006 DB68     		ldr	r3, [r3, #12]
 118              		.loc 1 1660 11
 119 0008 1B0A     		lsrs	r3, r3, #8
 120 000a 03F00703 		and	r3, r3, #7
1661:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
 121              		.loc 1 1661 1
 122 000e 1846     		mov	r0, r3
 123 0010 BD46     		mov	sp, r7
 124              	.LCFI8:
 125              		.cfi_def_cfa_register 13
 126              		@ sp needed
 127 0012 5DF8047B 		ldr	r7, [sp], #4
 128              	.LCFI9:
 129              		.cfi_restore 7
 130              		.cfi_def_cfa_offset 0
 131 0016 7047     		bx	lr
 132              	.L7:
 133              		.align	2
 134              	.L6:
 135 0018 00ED00E0 		.word	-536810240
 136              		.cfi_endproc
 137              	.LFE103:
 139              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
 140              		.align	1
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 144              		.fpu fpv4-sp-d16
 146              	__NVIC_EnableIRQ:
 147              	.LFB104:
1662:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1663:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1664:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1665:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   Enable Interrupt
1666:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \note    IRQn must not be negative.
1669:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1670:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 148              		.loc 1 1671 1
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 8
 151              		@ frame_needed = 1, uses_anonymous_args = 0
 152              		@ link register save eliminated.
 153 0000 80B4     		push	{r7}
 154              	.LCFI10:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 7, -4
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 33


 157 0002 83B0     		sub	sp, sp, #12
 158              	.LCFI11:
 159              		.cfi_def_cfa_offset 16
 160 0004 00AF     		add	r7, sp, #0
 161              	.LCFI12:
 162              		.cfi_def_cfa_register 7
 163 0006 0346     		mov	r3, r0
 164 0008 FB71     		strb	r3, [r7, #7]
1672:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 165              		.loc 1 1672 6
 166 000a 97F90730 		ldrsb	r3, [r7, #7]
 167 000e 002B     		cmp	r3, #0
 168 0010 0BDB     		blt	.L10
1673:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
1674:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
 169              		.loc 1 1674 99
 170 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 171 0014 03F01F02 		and	r2, r3, #31
 172              		.loc 1 1674 9
 173 0018 0749     		ldr	r1, .L11
 174              		.loc 1 1674 18
 175 001a 97F90730 		ldrsb	r3, [r7, #7]
 176              		.loc 1 1674 43
 177 001e 5B09     		lsrs	r3, r3, #5
 178              		.loc 1 1674 54
 179 0020 0120     		movs	r0, #1
 180 0022 00FA02F2 		lsl	r2, r0, r2
 181              		.loc 1 1674 52
 182 0026 41F82320 		str	r2, [r1, r3, lsl #2]
 183              	.L10:
1675:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
1676:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
 184              		.loc 1 1676 1
 185 002a 00BF     		nop
 186 002c 0C37     		adds	r7, r7, #12
 187              	.LCFI13:
 188              		.cfi_def_cfa_offset 4
 189 002e BD46     		mov	sp, r7
 190              	.LCFI14:
 191              		.cfi_def_cfa_register 13
 192              		@ sp needed
 193 0030 5DF8047B 		ldr	r7, [sp], #4
 194              	.LCFI15:
 195              		.cfi_restore 7
 196              		.cfi_def_cfa_offset 0
 197 0034 7047     		bx	lr
 198              	.L12:
 199 0036 00BF     		.align	2
 200              	.L11:
 201 0038 00E100E0 		.word	-536813312
 202              		.cfi_endproc
 203              	.LFE104:
 205              		.section	.text.__NVIC_DisableIRQ,"ax",%progbits
 206              		.align	1
 207              		.syntax unified
 208              		.thumb
 209              		.thumb_func
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 34


 210              		.fpu fpv4-sp-d16
 212              	__NVIC_DisableIRQ:
 213              	.LFB106:
1677:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1678:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1679:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1680:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   Get Interrupt Enable status
1681:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \return             1  Interrupt is enabled.
1685:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \note    IRQn must not be negative.
1686:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1687:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
1689:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
1691:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
1693:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   else
1694:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
1695:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     return(0U);
1696:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
1697:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
1698:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1699:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1700:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1701:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   Disable Interrupt
1702:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \note    IRQn must not be negative.
1705:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1706:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 214              		.loc 1 1707 1
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 8
 217              		@ frame_needed = 1, uses_anonymous_args = 0
 218              		@ link register save eliminated.
 219 0000 80B4     		push	{r7}
 220              	.LCFI16:
 221              		.cfi_def_cfa_offset 4
 222              		.cfi_offset 7, -4
 223 0002 83B0     		sub	sp, sp, #12
 224              	.LCFI17:
 225              		.cfi_def_cfa_offset 16
 226 0004 00AF     		add	r7, sp, #0
 227              	.LCFI18:
 228              		.cfi_def_cfa_register 7
 229 0006 0346     		mov	r3, r0
 230 0008 FB71     		strb	r3, [r7, #7]
1708:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 231              		.loc 1 1708 6
 232 000a 97F90730 		ldrsb	r3, [r7, #7]
 233 000e 002B     		cmp	r3, #0
 234 0010 12DB     		blt	.L15
1709:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 35


1710:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
 235              		.loc 1 1710 99
 236 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 237 0014 03F01F02 		and	r2, r3, #31
 238              		.loc 1 1710 9
 239 0018 0A49     		ldr	r1, .L16
 240              		.loc 1 1710 18
 241 001a 97F90730 		ldrsb	r3, [r7, #7]
 242              		.loc 1 1710 43
 243 001e 5B09     		lsrs	r3, r3, #5
 244              		.loc 1 1710 54
 245 0020 0120     		movs	r0, #1
 246 0022 00FA02F2 		lsl	r2, r0, r2
 247              		.loc 1 1710 52
 248 0026 2033     		adds	r3, r3, #32
 249 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 250              	.LBB16:
 251              	.LBB17:
 252              		.file 2 "d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h"
   1:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**************************************************************************//**
   2:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  * @version  V5.0.1
   5:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  * @date     02. February 2017
   6:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  ******************************************************************************/
   7:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /*
   8:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  *
  10:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  *
  12:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  *
  16:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  *
  18:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  * limitations under the License.
  23:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
  24:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
  25:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
  28:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
  34:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #ifndef   __ASM
  36:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   #define __ASM                     __asm
  37:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
  38:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #ifndef   __INLINE
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 36


  39:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   #define __INLINE                  inline
  40:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
  41:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
  44:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
  47:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #ifndef   __USED
  48:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
  50:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #ifndef   __WEAK
  51:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
  53:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #pragma GCC diagnostic push
  55:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
  61:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #ifndef   __ALIGNED
  62:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
  64:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #ifndef   __PACKED
  65:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
  67:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
  70:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
  71:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
  72:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   @{
  76:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
  77:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
  78:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
  79:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
  83:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
  85:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
  87:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
  88:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
  89:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
  90:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
  94:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 37


  96:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
  98:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
  99:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 100:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 101:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get Control Register
 102:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               Control Register value
 104:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 105:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 107:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   uint32_t result;
 108:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 109:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 111:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 112:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 113:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 114:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 116:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               non-secure Control Register value
 119:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 120:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 122:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   uint32_t result;
 123:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 124:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 126:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 127:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 128:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 129:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 130:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 131:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set Control Register
 132:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 135:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 137:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 139:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 140:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 141:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 143:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 147:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 149:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 151:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 152:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 38


 153:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 154:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 155:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get IPSR Register
 156:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               IPSR Register value
 158:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 159:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 161:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   uint32_t result;
 162:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 163:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 165:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 166:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 167:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 168:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 169:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get APSR Register
 170:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               APSR Register value
 172:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 173:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 175:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   uint32_t result;
 176:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 177:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 179:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 180:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 181:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 182:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 183:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get xPSR Register
 184:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               xPSR Register value
 186:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 187:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 189:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   uint32_t result;
 190:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 191:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 193:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 194:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 195:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 196:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 197:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               PSP Register value
 200:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 201:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 203:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   register uint32_t result;
 204:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 205:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 207:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 208:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 209:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 39


 210:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 212:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               PSP Register value
 215:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 216:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 218:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   register uint32_t result;
 219:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 220:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 222:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 223:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 224:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 225:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 226:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 227:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 231:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 233:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 235:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 236:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 237:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 239:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 243:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 245:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 247:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 248:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 249:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 250:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 251:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               MSP Register value
 254:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 255:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 257:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   register uint32_t result;
 258:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 259:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 261:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 262:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 263:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 264:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 266:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 40


 267:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               MSP Register value
 269:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 270:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 272:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   register uint32_t result;
 273:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 274:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 276:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 277:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 278:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 279:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 280:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 281:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 285:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 287:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 289:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 290:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 291:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 293:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 297:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 299:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 301:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 302:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 303:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 304:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 305:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get Priority Mask
 306:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               Priority Mask value
 308:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 309:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 311:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   uint32_t result;
 312:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 313:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 315:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 316:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 317:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 318:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 320:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               Priority Mask value
 323:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 41


 324:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 326:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   uint32_t result;
 327:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 328:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 330:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 331:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 332:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 333:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 334:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 335:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set Priority Mask
 336:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 339:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 341:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 343:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 344:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 345:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 346:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 347:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 351:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 353:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 355:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 356:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 357:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 358:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 362:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Enable FIQ
 363:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 366:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 368:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 370:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 371:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 372:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 373:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Disable FIQ
 374:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 375:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 377:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 379:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 42


 381:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 382:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 383:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 384:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get Base Priority
 385:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               Base Priority register value
 387:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 388:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 390:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   uint32_t result;
 391:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 392:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 394:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 395:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 396:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 397:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 399:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               Base Priority register value
 402:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 403:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 405:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   uint32_t result;
 406:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 407:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 409:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 410:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 411:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 412:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 413:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 414:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set Base Priority
 415:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 418:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 420:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 422:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 423:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 424:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 426:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 429:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 430:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 432:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 434:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 435:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 436:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 437:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 43


 438:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 443:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 445:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 447:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 448:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 449:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 450:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get Fault Mask
 451:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               Fault Mask register value
 453:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 454:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 456:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   uint32_t result;
 457:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 458:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 460:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 461:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 462:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 463:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 465:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               Fault Mask register value
 468:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 469:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 471:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   uint32_t result;
 472:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 473:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 475:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 476:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 477:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 478:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 479:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 480:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set Fault Mask
 481:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 484:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 486:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 488:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 489:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 490:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 492:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 44


 495:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 496:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 498:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 500:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 501:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 502:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 506:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 507:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 510:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 511:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               PSPLIM Register value
 514:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 515:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 517:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   register uint32_t result;
 518:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 519:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 521:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 522:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 523:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 524:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 527:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               PSPLIM Register value
 530:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 531:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 533:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   register uint32_t result;
 534:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 535:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 537:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 538:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 539:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 540:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 541:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 542:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 543:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 546:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 548:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 550:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 551:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 45


 552:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 555:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 559:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 561:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 563:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 564:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 565:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 566:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 567:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               MSPLIM Register value
 570:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 571:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 573:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   register uint32_t result;
 574:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 575:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 577:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 578:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 579:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 580:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 581:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 584:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               MSPLIM Register value
 587:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 588:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 590:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   register uint32_t result;
 591:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 592:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 594:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 595:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 596:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 597:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 598:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 599:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 600:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 603:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 605:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 607:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 608:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 46


 609:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 612:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 616:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 618:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 620:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 621:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 622:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 625:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 626:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 629:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 630:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Get FPSCR
 631:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 634:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 636:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   uint32_t result;
 639:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 640:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   return(result);
 642:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #else
 643:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****    return(0U);
 644:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 645:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 646:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 647:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 648:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 649:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Set FPSCR
 650:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 653:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 655:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 657:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #else
 659:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   (void)fpscr;
 660:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 661:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 662:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 663:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 47


 666:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 667:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 668:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 670:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 671:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   Access to dedicated instructions
 674:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   @{
 675:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** */
 676:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 677:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #else
 685:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 688:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #endif
 689:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 690:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 691:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   No Operation
 692:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 694:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** //{
 696:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** //}
 698:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 700:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 701:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 704:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** //{
 706:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** //}
 708:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 710:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 711:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 712:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Wait For Event
 713:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 714:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 716:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 717:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** //{
 718:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** //}
 720:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 722:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 48


 723:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 724:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Send Event
 725:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 727:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** //{
 729:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** //}
 731:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 733:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 734:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 735:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****            after the instruction has been completed.
 739:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 740:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 742:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 744:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 745:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 746:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 747:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 751:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 752:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 753:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 253              		.loc 2 753 3
 254              		.syntax unified
 255              	@ 753 "d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
 256 002c BFF34F8F 		dsb 0xF
 257              	@ 0 "" 2
 754:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 258              		.loc 2 754 1
 259              		.thumb
 260              		.syntax unified
 261 0030 00BF     		nop
 262              	.LBE17:
 263              	.LBE16:
 264              	.LBB18:
 265              	.LBB19:
 742:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 266              		.loc 2 742 3
 267              		.syntax unified
 268              	@ 742 "d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
 269 0032 BFF36F8F 		isb 0xF
 270              	@ 0 "" 2
 743:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 271              		.loc 2 743 1
 272              		.thumb
 273              		.syntax unified
 274 0036 00BF     		nop
 275              	.L15:
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 49


 276              	.LBE19:
 277              	.LBE18:
1711:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     __DSB();
1712:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     __ISB();
1713:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
1714:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
 278              		.loc 1 1714 1
 279 0038 00BF     		nop
 280 003a 0C37     		adds	r7, r7, #12
 281              	.LCFI19:
 282              		.cfi_def_cfa_offset 4
 283 003c BD46     		mov	sp, r7
 284              	.LCFI20:
 285              		.cfi_def_cfa_register 13
 286              		@ sp needed
 287 003e 5DF8047B 		ldr	r7, [sp], #4
 288              	.LCFI21:
 289              		.cfi_restore 7
 290              		.cfi_def_cfa_offset 0
 291 0042 7047     		bx	lr
 292              	.L17:
 293              		.align	2
 294              	.L16:
 295 0044 00E100E0 		.word	-536813312
 296              		.cfi_endproc
 297              	.LFE106:
 299              		.section	.text.__NVIC_GetPendingIRQ,"ax",%progbits
 300              		.align	1
 301              		.syntax unified
 302              		.thumb
 303              		.thumb_func
 304              		.fpu fpv4-sp-d16
 306              	__NVIC_GetPendingIRQ:
 307              	.LFB107:
1715:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1716:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1717:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1718:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   Get Pending Interrupt
1719:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \return             1  Interrupt status is pending.
1723:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \note    IRQn must not be negative.
1724:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1725:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 308              		.loc 1 1726 1
 309              		.cfi_startproc
 310              		@ args = 0, pretend = 0, frame = 8
 311              		@ frame_needed = 1, uses_anonymous_args = 0
 312              		@ link register save eliminated.
 313 0000 80B4     		push	{r7}
 314              	.LCFI22:
 315              		.cfi_def_cfa_offset 4
 316              		.cfi_offset 7, -4
 317 0002 83B0     		sub	sp, sp, #12
 318              	.LCFI23:
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 50


 319              		.cfi_def_cfa_offset 16
 320 0004 00AF     		add	r7, sp, #0
 321              	.LCFI24:
 322              		.cfi_def_cfa_register 7
 323 0006 0346     		mov	r3, r0
 324 0008 FB71     		strb	r3, [r7, #7]
1727:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 325              		.loc 1 1727 6
 326 000a 97F90730 		ldrsb	r3, [r7, #7]
 327 000e 002B     		cmp	r3, #0
 328 0010 0EDB     		blt	.L19
1728:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
1729:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
 329              		.loc 1 1729 29
 330 0012 0B4A     		ldr	r2, .L21
 331              		.loc 1 1729 38
 332 0014 97F90730 		ldrsb	r3, [r7, #7]
 333              		.loc 1 1729 63
 334 0018 5B09     		lsrs	r3, r3, #5
 335              		.loc 1 1729 35
 336 001a 4033     		adds	r3, r3, #64
 337 001c 52F82320 		ldr	r2, [r2, r3, lsl #2]
 338              		.loc 1 1729 109
 339 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 340 0022 03F01F03 		and	r3, r3, #31
 341              		.loc 1 1729 121
 342 0026 22FA03F3 		lsr	r3, r2, r3
 343              		.loc 1 1729 12
 344 002a 03F00103 		and	r3, r3, #1
 345 002e 00E0     		b	.L20
 346              	.L19:
1730:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
1731:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   else
1732:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
1733:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     return(0U);
 347              		.loc 1 1733 11
 348 0030 0023     		movs	r3, #0
 349              	.L20:
1734:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
1735:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
 350              		.loc 1 1735 1
 351 0032 1846     		mov	r0, r3
 352 0034 0C37     		adds	r7, r7, #12
 353              	.LCFI25:
 354              		.cfi_def_cfa_offset 4
 355 0036 BD46     		mov	sp, r7
 356              	.LCFI26:
 357              		.cfi_def_cfa_register 13
 358              		@ sp needed
 359 0038 5DF8047B 		ldr	r7, [sp], #4
 360              	.LCFI27:
 361              		.cfi_restore 7
 362              		.cfi_def_cfa_offset 0
 363 003c 7047     		bx	lr
 364              	.L22:
 365 003e 00BF     		.align	2
 366              	.L21:
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 51


 367 0040 00E100E0 		.word	-536813312
 368              		.cfi_endproc
 369              	.LFE107:
 371              		.section	.text.__NVIC_SetPendingIRQ,"ax",%progbits
 372              		.align	1
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 376              		.fpu fpv4-sp-d16
 378              	__NVIC_SetPendingIRQ:
 379              	.LFB108:
1736:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1737:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1738:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1739:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   Set Pending Interrupt
1740:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \note    IRQn must not be negative.
1743:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1744:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 380              		.loc 1 1745 1
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 8
 383              		@ frame_needed = 1, uses_anonymous_args = 0
 384              		@ link register save eliminated.
 385 0000 80B4     		push	{r7}
 386              	.LCFI28:
 387              		.cfi_def_cfa_offset 4
 388              		.cfi_offset 7, -4
 389 0002 83B0     		sub	sp, sp, #12
 390              	.LCFI29:
 391              		.cfi_def_cfa_offset 16
 392 0004 00AF     		add	r7, sp, #0
 393              	.LCFI30:
 394              		.cfi_def_cfa_register 7
 395 0006 0346     		mov	r3, r0
 396 0008 FB71     		strb	r3, [r7, #7]
1746:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 397              		.loc 1 1746 6
 398 000a 97F90730 		ldrsb	r3, [r7, #7]
 399 000e 002B     		cmp	r3, #0
 400 0010 0CDB     		blt	.L25
1747:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
1748:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
 401              		.loc 1 1748 99
 402 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 403 0014 03F01F02 		and	r2, r3, #31
 404              		.loc 1 1748 9
 405 0018 0749     		ldr	r1, .L26
 406              		.loc 1 1748 18
 407 001a 97F90730 		ldrsb	r3, [r7, #7]
 408              		.loc 1 1748 43
 409 001e 5B09     		lsrs	r3, r3, #5
 410              		.loc 1 1748 54
 411 0020 0120     		movs	r0, #1
 412 0022 00FA02F2 		lsl	r2, r0, r2
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 52


 413              		.loc 1 1748 52
 414 0026 4033     		adds	r3, r3, #64
 415 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 416              	.L25:
1749:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
1750:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
 417              		.loc 1 1750 1
 418 002c 00BF     		nop
 419 002e 0C37     		adds	r7, r7, #12
 420              	.LCFI31:
 421              		.cfi_def_cfa_offset 4
 422 0030 BD46     		mov	sp, r7
 423              	.LCFI32:
 424              		.cfi_def_cfa_register 13
 425              		@ sp needed
 426 0032 5DF8047B 		ldr	r7, [sp], #4
 427              	.LCFI33:
 428              		.cfi_restore 7
 429              		.cfi_def_cfa_offset 0
 430 0036 7047     		bx	lr
 431              	.L27:
 432              		.align	2
 433              	.L26:
 434 0038 00E100E0 		.word	-536813312
 435              		.cfi_endproc
 436              	.LFE108:
 438              		.section	.text.__NVIC_ClearPendingIRQ,"ax",%progbits
 439              		.align	1
 440              		.syntax unified
 441              		.thumb
 442              		.thumb_func
 443              		.fpu fpv4-sp-d16
 445              	__NVIC_ClearPendingIRQ:
 446              	.LFB109:
1751:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1752:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1753:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1754:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   Clear Pending Interrupt
1755:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \note    IRQn must not be negative.
1758:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1759:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 447              		.loc 1 1760 1
 448              		.cfi_startproc
 449              		@ args = 0, pretend = 0, frame = 8
 450              		@ frame_needed = 1, uses_anonymous_args = 0
 451              		@ link register save eliminated.
 452 0000 80B4     		push	{r7}
 453              	.LCFI34:
 454              		.cfi_def_cfa_offset 4
 455              		.cfi_offset 7, -4
 456 0002 83B0     		sub	sp, sp, #12
 457              	.LCFI35:
 458              		.cfi_def_cfa_offset 16
 459 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 53


 460              	.LCFI36:
 461              		.cfi_def_cfa_register 7
 462 0006 0346     		mov	r3, r0
 463 0008 FB71     		strb	r3, [r7, #7]
1761:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 464              		.loc 1 1761 6
 465 000a 97F90730 		ldrsb	r3, [r7, #7]
 466 000e 002B     		cmp	r3, #0
 467 0010 0CDB     		blt	.L30
1762:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
1763:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
 468              		.loc 1 1763 99
 469 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 470 0014 03F01F02 		and	r2, r3, #31
 471              		.loc 1 1763 9
 472 0018 0749     		ldr	r1, .L31
 473              		.loc 1 1763 18
 474 001a 97F90730 		ldrsb	r3, [r7, #7]
 475              		.loc 1 1763 43
 476 001e 5B09     		lsrs	r3, r3, #5
 477              		.loc 1 1763 54
 478 0020 0120     		movs	r0, #1
 479 0022 00FA02F2 		lsl	r2, r0, r2
 480              		.loc 1 1763 52
 481 0026 6033     		adds	r3, r3, #96
 482 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 483              	.L30:
1764:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
1765:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
 484              		.loc 1 1765 1
 485 002c 00BF     		nop
 486 002e 0C37     		adds	r7, r7, #12
 487              	.LCFI37:
 488              		.cfi_def_cfa_offset 4
 489 0030 BD46     		mov	sp, r7
 490              	.LCFI38:
 491              		.cfi_def_cfa_register 13
 492              		@ sp needed
 493 0032 5DF8047B 		ldr	r7, [sp], #4
 494              	.LCFI39:
 495              		.cfi_restore 7
 496              		.cfi_def_cfa_offset 0
 497 0036 7047     		bx	lr
 498              	.L32:
 499              		.align	2
 500              	.L31:
 501 0038 00E100E0 		.word	-536813312
 502              		.cfi_endproc
 503              	.LFE109:
 505              		.section	.text.__NVIC_GetActive,"ax",%progbits
 506              		.align	1
 507              		.syntax unified
 508              		.thumb
 509              		.thumb_func
 510              		.fpu fpv4-sp-d16
 512              	__NVIC_GetActive:
 513              	.LFB110:
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 54


1766:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1767:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1768:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1769:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   Get Active Interrupt
1770:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1771:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \return             0  Interrupt status is not active.
1773:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \return             1  Interrupt status is active.
1774:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \note    IRQn must not be negative.
1775:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1776:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1777:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 514              		.loc 1 1777 1
 515              		.cfi_startproc
 516              		@ args = 0, pretend = 0, frame = 8
 517              		@ frame_needed = 1, uses_anonymous_args = 0
 518              		@ link register save eliminated.
 519 0000 80B4     		push	{r7}
 520              	.LCFI40:
 521              		.cfi_def_cfa_offset 4
 522              		.cfi_offset 7, -4
 523 0002 83B0     		sub	sp, sp, #12
 524              	.LCFI41:
 525              		.cfi_def_cfa_offset 16
 526 0004 00AF     		add	r7, sp, #0
 527              	.LCFI42:
 528              		.cfi_def_cfa_register 7
 529 0006 0346     		mov	r3, r0
 530 0008 FB71     		strb	r3, [r7, #7]
1778:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 531              		.loc 1 1778 6
 532 000a 97F90730 		ldrsb	r3, [r7, #7]
 533 000e 002B     		cmp	r3, #0
 534 0010 0EDB     		blt	.L34
1779:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
1780:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
 535              		.loc 1 1780 29
 536 0012 0B4A     		ldr	r2, .L36
 537              		.loc 1 1780 38
 538 0014 97F90730 		ldrsb	r3, [r7, #7]
 539              		.loc 1 1780 63
 540 0018 5B09     		lsrs	r3, r3, #5
 541              		.loc 1 1780 35
 542 001a 8033     		adds	r3, r3, #128
 543 001c 52F82320 		ldr	r2, [r2, r3, lsl #2]
 544              		.loc 1 1780 109
 545 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 546 0022 03F01F03 		and	r3, r3, #31
 547              		.loc 1 1780 121
 548 0026 22FA03F3 		lsr	r3, r2, r3
 549              		.loc 1 1780 12
 550 002a 03F00103 		and	r3, r3, #1
 551 002e 00E0     		b	.L35
 552              	.L34:
1781:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
1782:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   else
1783:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 55


1784:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     return(0U);
 553              		.loc 1 1784 11
 554 0030 0023     		movs	r3, #0
 555              	.L35:
1785:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
1786:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
 556              		.loc 1 1786 1
 557 0032 1846     		mov	r0, r3
 558 0034 0C37     		adds	r7, r7, #12
 559              	.LCFI43:
 560              		.cfi_def_cfa_offset 4
 561 0036 BD46     		mov	sp, r7
 562              	.LCFI44:
 563              		.cfi_def_cfa_register 13
 564              		@ sp needed
 565 0038 5DF8047B 		ldr	r7, [sp], #4
 566              	.LCFI45:
 567              		.cfi_restore 7
 568              		.cfi_def_cfa_offset 0
 569 003c 7047     		bx	lr
 570              	.L37:
 571 003e 00BF     		.align	2
 572              	.L36:
 573 0040 00E100E0 		.word	-536813312
 574              		.cfi_endproc
 575              	.LFE110:
 577              		.section	.text.__NVIC_SetPriority,"ax",%progbits
 578              		.align	1
 579              		.syntax unified
 580              		.thumb
 581              		.thumb_func
 582              		.fpu fpv4-sp-d16
 584              	__NVIC_SetPriority:
 585              	.LFB111:
1787:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1788:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1789:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1790:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   Set Interrupt Priority
1791:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1792:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1793:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            or negative to specify a processor exception.
1794:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1795:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]  priority  Priority to set.
1796:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1797:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1798:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1799:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 586              		.loc 1 1799 1
 587              		.cfi_startproc
 588              		@ args = 0, pretend = 0, frame = 8
 589              		@ frame_needed = 1, uses_anonymous_args = 0
 590              		@ link register save eliminated.
 591 0000 80B4     		push	{r7}
 592              	.LCFI46:
 593              		.cfi_def_cfa_offset 4
 594              		.cfi_offset 7, -4
 595 0002 83B0     		sub	sp, sp, #12
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 56


 596              	.LCFI47:
 597              		.cfi_def_cfa_offset 16
 598 0004 00AF     		add	r7, sp, #0
 599              	.LCFI48:
 600              		.cfi_def_cfa_register 7
 601 0006 0346     		mov	r3, r0
 602 0008 3960     		str	r1, [r7]
 603 000a FB71     		strb	r3, [r7, #7]
1800:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 604              		.loc 1 1800 6
 605 000c 97F90730 		ldrsb	r3, [r7, #7]
 606 0010 002B     		cmp	r3, #0
 607 0012 0ADB     		blt	.L39
1801:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
1802:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 608              		.loc 1 1802 57
 609 0014 3B68     		ldr	r3, [r7]
 610 0016 DAB2     		uxtb	r2, r3
 611              		.loc 1 1802 9
 612 0018 0C49     		ldr	r1, .L42
 613              		.loc 1 1802 15
 614 001a 97F90730 		ldrsb	r3, [r7, #7]
 615              		.loc 1 1802 57
 616 001e 1201     		lsls	r2, r2, #4
 617 0020 D2B2     		uxtb	r2, r2
 618              		.loc 1 1802 55
 619 0022 0B44     		add	r3, r3, r1
 620 0024 83F80023 		strb	r2, [r3, #768]
1803:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
1804:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   else
1805:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
1806:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1807:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
1808:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
 621              		.loc 1 1808 1
 622 0028 0AE0     		b	.L41
 623              	.L39:
1806:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
 624              		.loc 1 1806 57
 625 002a 3B68     		ldr	r3, [r7]
 626 002c DAB2     		uxtb	r2, r3
1806:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
 627              		.loc 1 1806 8
 628 002e 0849     		ldr	r1, .L42+4
1806:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
 629              		.loc 1 1806 41
 630 0030 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 631 0032 03F00F03 		and	r3, r3, #15
1806:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
 632              		.loc 1 1806 49
 633 0036 043B     		subs	r3, r3, #4
1806:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
 634              		.loc 1 1806 57
 635 0038 1201     		lsls	r2, r2, #4
 636 003a D2B2     		uxtb	r2, r2
1806:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
 637              		.loc 1 1806 55
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 57


 638 003c 0B44     		add	r3, r3, r1
 639 003e 1A76     		strb	r2, [r3, #24]
 640              	.L41:
 641              		.loc 1 1808 1
 642 0040 00BF     		nop
 643 0042 0C37     		adds	r7, r7, #12
 644              	.LCFI49:
 645              		.cfi_def_cfa_offset 4
 646 0044 BD46     		mov	sp, r7
 647              	.LCFI50:
 648              		.cfi_def_cfa_register 13
 649              		@ sp needed
 650 0046 5DF8047B 		ldr	r7, [sp], #4
 651              	.LCFI51:
 652              		.cfi_restore 7
 653              		.cfi_def_cfa_offset 0
 654 004a 7047     		bx	lr
 655              	.L43:
 656              		.align	2
 657              	.L42:
 658 004c 00E100E0 		.word	-536813312
 659 0050 00ED00E0 		.word	-536810240
 660              		.cfi_endproc
 661              	.LFE111:
 663              		.section	.text.__NVIC_GetPriority,"ax",%progbits
 664              		.align	1
 665              		.syntax unified
 666              		.thumb
 667              		.thumb_func
 668              		.fpu fpv4-sp-d16
 670              	__NVIC_GetPriority:
 671              	.LFB112:
1809:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1810:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1811:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1812:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   Get Interrupt Priority
1813:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1814:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1815:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            or negative to specify a processor exception.
1816:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1817:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \return             Interrupt Priority.
1818:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1819:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1820:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1821:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 672              		.loc 1 1821 1
 673              		.cfi_startproc
 674              		@ args = 0, pretend = 0, frame = 8
 675              		@ frame_needed = 1, uses_anonymous_args = 0
 676              		@ link register save eliminated.
 677 0000 80B4     		push	{r7}
 678              	.LCFI52:
 679              		.cfi_def_cfa_offset 4
 680              		.cfi_offset 7, -4
 681 0002 83B0     		sub	sp, sp, #12
 682              	.LCFI53:
 683              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 58


 684 0004 00AF     		add	r7, sp, #0
 685              	.LCFI54:
 686              		.cfi_def_cfa_register 7
 687 0006 0346     		mov	r3, r0
 688 0008 FB71     		strb	r3, [r7, #7]
1822:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1823:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 689              		.loc 1 1823 6
 690 000a 97F90730 		ldrsb	r3, [r7, #7]
 691 000e 002B     		cmp	r3, #0
 692 0010 09DB     		blt	.L45
1824:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
1825:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
 693              		.loc 1 1825 27
 694 0012 0D4A     		ldr	r2, .L47
 695              		.loc 1 1825 33
 696 0014 97F90730 		ldrsb	r3, [r7, #7]
 697              		.loc 1 1825 31
 698 0018 1344     		add	r3, r3, r2
 699 001a 93F80033 		ldrb	r3, [r3, #768]
 700 001e DBB2     		uxtb	r3, r3
 701              		.loc 1 1825 73
 702 0020 1B09     		lsrs	r3, r3, #4
 703 0022 DBB2     		uxtb	r3, r3
 704 0024 09E0     		b	.L46
 705              	.L45:
1826:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
1827:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   else
1828:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
1829:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
 706              		.loc 1 1829 26
 707 0026 094A     		ldr	r2, .L47+4
 708              		.loc 1 1829 59
 709 0028 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 710 002a 03F00F03 		and	r3, r3, #15
 711              		.loc 1 1829 67
 712 002e 043B     		subs	r3, r3, #4
 713              		.loc 1 1829 31
 714 0030 1344     		add	r3, r3, r2
 715 0032 1B7E     		ldrb	r3, [r3, #24]
 716 0034 DBB2     		uxtb	r3, r3
 717              		.loc 1 1829 73
 718 0036 1B09     		lsrs	r3, r3, #4
 719 0038 DBB2     		uxtb	r3, r3
 720              	.L46:
1830:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
1831:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
 721              		.loc 1 1831 1
 722 003a 1846     		mov	r0, r3
 723 003c 0C37     		adds	r7, r7, #12
 724              	.LCFI55:
 725              		.cfi_def_cfa_offset 4
 726 003e BD46     		mov	sp, r7
 727              	.LCFI56:
 728              		.cfi_def_cfa_register 13
 729              		@ sp needed
 730 0040 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 59


 731              	.LCFI57:
 732              		.cfi_restore 7
 733              		.cfi_def_cfa_offset 0
 734 0044 7047     		bx	lr
 735              	.L48:
 736 0046 00BF     		.align	2
 737              	.L47:
 738 0048 00E100E0 		.word	-536813312
 739 004c 00ED00E0 		.word	-536810240
 740              		.cfi_endproc
 741              	.LFE112:
 743              		.section	.text.NVIC_EncodePriority,"ax",%progbits
 744              		.align	1
 745              		.syntax unified
 746              		.thumb
 747              		.thumb_func
 748              		.fpu fpv4-sp-d16
 750              	NVIC_EncodePriority:
 751              	.LFB113:
1832:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1833:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1834:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1835:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   Encode Priority
1836:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1837:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            preemptive priority value, and subpriority value.
1838:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            In case of a conflict between priority grouping and available
1839:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1840:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1841:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1842:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1843:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1844:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1845:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1846:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 752              		.loc 1 1846 1
 753              		.cfi_startproc
 754              		@ args = 0, pretend = 0, frame = 32
 755              		@ frame_needed = 1, uses_anonymous_args = 0
 756              		@ link register save eliminated.
 757 0000 80B4     		push	{r7}
 758              	.LCFI58:
 759              		.cfi_def_cfa_offset 4
 760              		.cfi_offset 7, -4
 761 0002 89B0     		sub	sp, sp, #36
 762              	.LCFI59:
 763              		.cfi_def_cfa_offset 40
 764 0004 00AF     		add	r7, sp, #0
 765              	.LCFI60:
 766              		.cfi_def_cfa_register 7
 767 0006 F860     		str	r0, [r7, #12]
 768 0008 B960     		str	r1, [r7, #8]
 769 000a 7A60     		str	r2, [r7, #4]
1847:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 770              		.loc 1 1847 12
 771 000c FB68     		ldr	r3, [r7, #12]
 772 000e 03F00703 		and	r3, r3, #7
 773 0012 FB61     		str	r3, [r7, #28]
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 60


1848:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   uint32_t PreemptPriorityBits;
1849:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   uint32_t SubPriorityBits;
1850:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1851:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 774              		.loc 1 1851 31
 775 0014 FB69     		ldr	r3, [r7, #28]
 776 0016 C3F10703 		rsb	r3, r3, #7
 777              		.loc 1 1851 23
 778 001a 042B     		cmp	r3, #4
 779 001c 28BF     		it	cs
 780 001e 0423     		movcs	r3, #4
 781 0020 BB61     		str	r3, [r7, #24]
1852:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 782              		.loc 1 1852 44
 783 0022 FB69     		ldr	r3, [r7, #28]
 784 0024 0433     		adds	r3, r3, #4
 785              		.loc 1 1852 109
 786 0026 062B     		cmp	r3, #6
 787 0028 02D9     		bls	.L50
 788              		.loc 1 1852 109 is_stmt 0 discriminator 1
 789 002a FB69     		ldr	r3, [r7, #28]
 790 002c 033B     		subs	r3, r3, #3
 791 002e 00E0     		b	.L51
 792              	.L50:
 793              		.loc 1 1852 109 discriminator 2
 794 0030 0023     		movs	r3, #0
 795              	.L51:
 796              		.loc 1 1852 23 is_stmt 1 discriminator 4
 797 0032 7B61     		str	r3, [r7, #20]
1853:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1854:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   return (
1855:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 798              		.loc 1 1855 30 discriminator 4
 799 0034 4FF0FF32 		mov	r2, #-1
 800 0038 BB69     		ldr	r3, [r7, #24]
 801 003a 02FA03F3 		lsl	r3, r2, r3
 802 003e DA43     		mvns	r2, r3
 803 0040 BB68     		ldr	r3, [r7, #8]
 804 0042 1A40     		ands	r2, r2, r3
 805              		.loc 1 1855 82 discriminator 4
 806 0044 7B69     		ldr	r3, [r7, #20]
 807 0046 9A40     		lsls	r2, r2, r3
1856:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 808              		.loc 1 1856 30 discriminator 4
 809 0048 4FF0FF31 		mov	r1, #-1
 810 004c 7B69     		ldr	r3, [r7, #20]
 811 004e 01FA03F3 		lsl	r3, r1, r3
 812 0052 D943     		mvns	r1, r3
 813 0054 7B68     		ldr	r3, [r7, #4]
 814 0056 0B40     		ands	r3, r3, r1
1855:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 815              		.loc 1 1855 102 discriminator 4
 816 0058 1343     		orrs	r3, r3, r2
1857:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****          );
1858:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
 817              		.loc 1 1858 1 discriminator 4
 818 005a 1846     		mov	r0, r3
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 61


 819 005c 2437     		adds	r7, r7, #36
 820              	.LCFI61:
 821              		.cfi_def_cfa_offset 4
 822 005e BD46     		mov	sp, r7
 823              	.LCFI62:
 824              		.cfi_def_cfa_register 13
 825              		@ sp needed
 826 0060 5DF8047B 		ldr	r7, [sp], #4
 827              	.LCFI63:
 828              		.cfi_restore 7
 829              		.cfi_def_cfa_offset 0
 830 0064 7047     		bx	lr
 831              		.cfi_endproc
 832              	.LFE113:
 834              		.section	.text.NVIC_DecodePriority,"ax",%progbits
 835              		.align	1
 836              		.syntax unified
 837              		.thumb
 838              		.thumb_func
 839              		.fpu fpv4-sp-d16
 841              	NVIC_DecodePriority:
 842              	.LFB114:
1859:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1860:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1861:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1862:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   Decode Priority
1863:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1864:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            preemptive priority value and subpriority value.
1865:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            In case of a conflict between priority grouping and available
1866:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1867:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1868:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1869:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1870:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1871:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1872:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1873:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 843              		.loc 1 1873 1
 844              		.cfi_startproc
 845              		@ args = 0, pretend = 0, frame = 32
 846              		@ frame_needed = 1, uses_anonymous_args = 0
 847              		@ link register save eliminated.
 848 0000 80B4     		push	{r7}
 849              	.LCFI64:
 850              		.cfi_def_cfa_offset 4
 851              		.cfi_offset 7, -4
 852 0002 89B0     		sub	sp, sp, #36
 853              	.LCFI65:
 854              		.cfi_def_cfa_offset 40
 855 0004 00AF     		add	r7, sp, #0
 856              	.LCFI66:
 857              		.cfi_def_cfa_register 7
 858 0006 F860     		str	r0, [r7, #12]
 859 0008 B960     		str	r1, [r7, #8]
 860 000a 7A60     		str	r2, [r7, #4]
 861 000c 3B60     		str	r3, [r7]
1874:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 62


 862              		.loc 1 1874 12
 863 000e BB68     		ldr	r3, [r7, #8]
 864 0010 03F00703 		and	r3, r3, #7
 865 0014 FB61     		str	r3, [r7, #28]
1875:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   uint32_t PreemptPriorityBits;
1876:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   uint32_t SubPriorityBits;
1877:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1878:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 866              		.loc 1 1878 31
 867 0016 FB69     		ldr	r3, [r7, #28]
 868 0018 C3F10703 		rsb	r3, r3, #7
 869              		.loc 1 1878 23
 870 001c 042B     		cmp	r3, #4
 871 001e 28BF     		it	cs
 872 0020 0423     		movcs	r3, #4
 873 0022 BB61     		str	r3, [r7, #24]
1879:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 874              		.loc 1 1879 44
 875 0024 FB69     		ldr	r3, [r7, #28]
 876 0026 0433     		adds	r3, r3, #4
 877              		.loc 1 1879 109
 878 0028 062B     		cmp	r3, #6
 879 002a 02D9     		bls	.L54
 880              		.loc 1 1879 109 is_stmt 0 discriminator 1
 881 002c FB69     		ldr	r3, [r7, #28]
 882 002e 033B     		subs	r3, r3, #3
 883 0030 00E0     		b	.L55
 884              	.L54:
 885              		.loc 1 1879 109 discriminator 2
 886 0032 0023     		movs	r3, #0
 887              	.L55:
 888              		.loc 1 1879 23 is_stmt 1 discriminator 4
 889 0034 7B61     		str	r3, [r7, #20]
1880:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1881:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
 890              		.loc 1 1881 33 discriminator 4
 891 0036 FA68     		ldr	r2, [r7, #12]
 892 0038 7B69     		ldr	r3, [r7, #20]
 893 003a DA40     		lsrs	r2, r2, r3
 894              		.loc 1 1881 53 discriminator 4
 895 003c 4FF0FF31 		mov	r1, #-1
 896 0040 BB69     		ldr	r3, [r7, #24]
 897 0042 01FA03F3 		lsl	r3, r1, r3
 898 0046 DB43     		mvns	r3, r3
 899 0048 1A40     		ands	r2, r2, r3
 900              		.loc 1 1881 21 discriminator 4
 901 004a 7B68     		ldr	r3, [r7, #4]
 902 004c 1A60     		str	r2, [r3]
1882:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 903              		.loc 1 1882 53 discriminator 4
 904 004e 4FF0FF32 		mov	r2, #-1
 905 0052 7B69     		ldr	r3, [r7, #20]
 906 0054 02FA03F3 		lsl	r3, r2, r3
 907 0058 DA43     		mvns	r2, r3
 908 005a FB68     		ldr	r3, [r7, #12]
 909 005c 1A40     		ands	r2, r2, r3
 910              		.loc 1 1882 21 discriminator 4
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 63


 911 005e 3B68     		ldr	r3, [r7]
 912 0060 1A60     		str	r2, [r3]
1883:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
 913              		.loc 1 1883 1 discriminator 4
 914 0062 00BF     		nop
 915 0064 2437     		adds	r7, r7, #36
 916              	.LCFI67:
 917              		.cfi_def_cfa_offset 4
 918 0066 BD46     		mov	sp, r7
 919              	.LCFI68:
 920              		.cfi_def_cfa_register 13
 921              		@ sp needed
 922 0068 5DF8047B 		ldr	r7, [sp], #4
 923              	.LCFI69:
 924              		.cfi_restore 7
 925              		.cfi_def_cfa_offset 0
 926 006c 7047     		bx	lr
 927              		.cfi_endproc
 928              	.LFE114:
 930              		.section	.text.__NVIC_SystemReset,"ax",%progbits
 931              		.align	1
 932              		.syntax unified
 933              		.thumb
 934              		.thumb_func
 935              		.fpu fpv4-sp-d16
 937              	__NVIC_SystemReset:
 938              	.LFB117:
1884:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1885:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1886:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1887:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   Set Interrupt Vector
1888:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1889:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1890:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            or negative to specify a processor exception.
1891:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            VTOR must been relocated to SRAM before.
1892:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]   IRQn      Interrupt number
1893:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1894:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1895:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1896:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
1897:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1898:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1899:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
1900:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1901:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1902:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1903:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   Get Interrupt Vector
1904:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1905:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1906:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            or negative to specify a processor exception.
1907:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1908:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \return                 Address of interrupt handler function
1909:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1910:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1911:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
1912:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1913:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 64


1914:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
1915:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1916:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1917:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1918:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   System Reset
1919:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1920:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1921:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE void __NVIC_SystemReset(void)
1922:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 939              		.loc 1 1922 1
 940              		.cfi_startproc
 941              		@ args = 0, pretend = 0, frame = 0
 942              		@ frame_needed = 1, uses_anonymous_args = 0
 943              		@ link register save eliminated.
 944 0000 80B4     		push	{r7}
 945              	.LCFI70:
 946              		.cfi_def_cfa_offset 4
 947              		.cfi_offset 7, -4
 948 0002 00AF     		add	r7, sp, #0
 949              	.LCFI71:
 950              		.cfi_def_cfa_register 7
 951              	.LBB20:
 952              	.LBB21:
 753:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 953              		.loc 2 753 3
 954              		.syntax unified
 955              	@ 753 "d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
 956 0004 BFF34F8F 		dsb 0xF
 957              	@ 0 "" 2
 958              		.loc 2 754 1
 959              		.thumb
 960              		.syntax unified
 961 0008 00BF     		nop
 962              	.LBE21:
 963              	.LBE20:
1923:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1924:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****                                                                        buffered write are completed
1925:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1926:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 964              		.loc 1 1926 32
 965 000a 064B     		ldr	r3, .L58
 966 000c DB68     		ldr	r3, [r3, #12]
 967              		.loc 1 1926 40
 968 000e 03F4E062 		and	r2, r3, #1792
1925:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 969              		.loc 1 1925 6
 970 0012 0449     		ldr	r1, .L58
1925:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 971              		.loc 1 1925 17
 972 0014 044B     		ldr	r3, .L58+4
 973 0016 1343     		orrs	r3, r3, r2
1925:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 974              		.loc 1 1925 15
 975 0018 CB60     		str	r3, [r1, #12]
 976              	.LBB22:
 977              	.LBB23:
 753:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 65


 978              		.loc 2 753 3
 979              		.syntax unified
 980              	@ 753 "d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
 981 001a BFF34F8F 		dsb 0xF
 982              	@ 0 "" 2
 983              		.loc 2 754 1
 984              		.thumb
 985              		.syntax unified
 986 001e 00BF     		nop
 987              	.L57:
 988              	.LBE23:
 989              	.LBE22:
1927:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1928:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1929:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1930:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   for(;;)                                                           /* wait until reset */
1931:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
1932:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     __NOP();
 990              		.loc 1 1932 5 discriminator 1
 991              		.syntax unified
 992              	@ 1932 "d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h" 1
 993 0020 00BF     		nop
 994              	@ 0 "" 2
 995              		.thumb
 996              		.syntax unified
 997 0022 FDE7     		b	.L57
 998              	.L59:
 999              		.align	2
 1000              	.L58:
 1001 0024 00ED00E0 		.word	-536810240
 1002 0028 0400FA05 		.word	100270084
 1003              		.cfi_endproc
 1004              	.LFE117:
 1006              		.section	.text.SysTick_Config,"ax",%progbits
 1007              		.align	1
 1008              		.syntax unified
 1009              		.thumb
 1010              		.thumb_func
 1011              		.fpu fpv4-sp-d16
 1013              	SysTick_Config:
 1014              	.LFB119:
1933:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
1934:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
1935:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1936:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1937:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1938:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1939:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* ##########################  FPU functions  #################################### */
1940:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1941:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1942:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1943:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief    Function that provides FPU type.
1944:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   @{
1945:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1946:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1947:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1948:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   get FPU type
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 66


1949:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details returns the FPU type
1950:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \returns
1951:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****    - \b  0: No FPU
1952:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****    - \b  1: Single precision FPU
1953:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****    - \b  2: Double + Single precision FPU
1954:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1955:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1956:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
1957:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   uint32_t mvfr0;
1958:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1959:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   mvfr0 = FPU->MVFR0;
1960:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1961:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
1962:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     return 1U;           /* Single precision FPU */
1963:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
1964:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   else
1965:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
1966:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     return 0U;           /* No FPU */
1967:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
1968:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
1969:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1970:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1971:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1972:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1973:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1974:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1975:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /* ##################################    SysTick function  ########################################
1976:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1977:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1978:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1979:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief    Functions that configure the System.
1980:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   @{
1981:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1982:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1983:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1984:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
1985:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** /**
1986:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \brief   System Tick Configuration
1987:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1988:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
1989:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1990:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \return          0  Function succeeded.
1991:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \return          1  Function failed.
1992:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1993:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1994:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****            must contain a vendor-specific implementation of this function.
1995:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****  */
1996:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1997:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** {
 1015              		.loc 1 1997 1
 1016              		.cfi_startproc
 1017              		@ args = 0, pretend = 0, frame = 8
 1018              		@ frame_needed = 1, uses_anonymous_args = 0
 1019 0000 80B5     		push	{r7, lr}
 1020              	.LCFI72:
 1021              		.cfi_def_cfa_offset 8
 1022              		.cfi_offset 7, -8
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 67


 1023              		.cfi_offset 14, -4
 1024 0002 82B0     		sub	sp, sp, #8
 1025              	.LCFI73:
 1026              		.cfi_def_cfa_offset 16
 1027 0004 00AF     		add	r7, sp, #0
 1028              	.LCFI74:
 1029              		.cfi_def_cfa_register 7
 1030 0006 7860     		str	r0, [r7, #4]
1998:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 1031              		.loc 1 1998 14
 1032 0008 7B68     		ldr	r3, [r7, #4]
 1033 000a 013B     		subs	r3, r3, #1
 1034              		.loc 1 1998 6
 1035 000c B3F1807F 		cmp	r3, #16777216
 1036 0010 01D3     		bcc	.L61
1999:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   {
2000:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
 1037              		.loc 1 2000 12
 1038 0012 0123     		movs	r3, #1
 1039 0014 0FE0     		b	.L62
 1040              	.L61:
2001:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   }
2002:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** 
2003:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 1041              		.loc 1 2003 10
 1042 0016 0A4A     		ldr	r2, .L63
 1043              		.loc 1 2003 20
 1044 0018 7B68     		ldr	r3, [r7, #4]
 1045 001a 013B     		subs	r3, r3, #1
 1046              		.loc 1 2003 18
 1047 001c 5360     		str	r3, [r2, #4]
2004:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 1048              		.loc 1 2004 3
 1049 001e 0F21     		movs	r1, #15
 1050 0020 4FF0FF30 		mov	r0, #-1
 1051 0024 FFF7FEFF 		bl	__NVIC_SetPriority
2005:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 1052              		.loc 1 2005 10
 1053 0028 054B     		ldr	r3, .L63
 1054              		.loc 1 2005 18
 1055 002a 0022     		movs	r2, #0
 1056 002c 9A60     		str	r2, [r3, #8]
2006:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 1057              		.loc 1 2006 10
 1058 002e 044B     		ldr	r3, .L63
 1059              		.loc 1 2006 18
 1060 0030 0722     		movs	r2, #7
 1061 0032 1A60     		str	r2, [r3]
2007:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
2008:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2009:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h ****   return (0UL);                                                     /* Function successful */
 1062              		.loc 1 2009 10
 1063 0034 0023     		movs	r3, #0
 1064              	.L62:
2010:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\core_cm4.h **** }
 1065              		.loc 1 2010 1
 1066 0036 1846     		mov	r0, r3
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 68


 1067 0038 0837     		adds	r7, r7, #8
 1068              	.LCFI75:
 1069              		.cfi_def_cfa_offset 8
 1070 003a BD46     		mov	sp, r7
 1071              	.LCFI76:
 1072              		.cfi_def_cfa_register 13
 1073              		@ sp needed
 1074 003c 80BD     		pop	{r7, pc}
 1075              	.L64:
 1076 003e 00BF     		.align	2
 1077              	.L63:
 1078 0040 10E000E0 		.word	-536813552
 1079              		.cfi_endproc
 1080              	.LFE119:
 1082              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
 1083              		.align	1
 1084              		.global	HAL_NVIC_SetPriorityGrouping
 1085              		.syntax unified
 1086              		.thumb
 1087              		.thumb_func
 1088              		.fpu fpv4-sp-d16
 1090              	HAL_NVIC_SetPriorityGrouping:
 1091              	.LFB287:
 1092              		.file 3 "d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c"
   1:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
   2:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   ******************************************************************************
   3:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @file    stm32l4xx_hal_cortex.c
   4:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @author  MCD Application Team
   5:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following
   7:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *           + Initialization and Configuration functions
   9:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *           + Peripheral Control functions
  10:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *
  11:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   @verbatim
  12:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   ==============================================================================
  13:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                         ##### How to use this driver #####
  14:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   ==============================================================================
  15:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
  16:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     [..]
  17:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  18:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     ===========================================================
  19:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     [..]
  20:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  21:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     The Cortex-M4 exceptions are managed by CMSIS functions.
  22:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
  23:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping() function.
  24:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority().
  25:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  26:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
  27:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  28:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  29:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
  30:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  31:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****         (+@) Lowest pre-emption priority
  32:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****         (+@) Lowest sub priority
  33:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 69


  34:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
  35:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     [..]
  36:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     *** How to configure SysTick using CORTEX HAL driver ***
  37:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     ========================================================
  38:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     [..]
  39:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  40:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
  41:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  42:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****        is a CMSIS function that:
  43:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  44:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value (0x0F).
  45:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  46:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  47:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  48:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  49:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
  50:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  51:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  52:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  53:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****        inside the stm32l4xx_hal_cortex.h file.
  54:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
  55:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  56:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  57:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  58:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
  59:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  60:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
  61:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  62:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  63:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  64:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
  65:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   @endverbatim
  66:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   ******************************************************************************
  67:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
  68:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   The table below gives the allowed values of the pre-emption priority and subpriority according
  69:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   to the Priority Grouping configuration performed by HAL_NVIC_SetPriorityGrouping() function.
  70:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   
  71:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     ===============================================================================================
  72:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****       NVIC_PriorityGroup   | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority  |     
  73:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     ===============================================================================================
  74:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_0  |                0                  |            0-15             | 0 bi
  75:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                            |                                   |                             | 4 bi
  76:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  77:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_1  |                0-1                |            0-7              | 1 bi
  78:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                            |                                   |                             | 3 bi
  79:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  80:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_2  |                0-3                |            0-3              | 2 bi
  81:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                            |                                   |                             | 2 bi
  82:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  83:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_3  |                0-7                |            0-1              | 3 bi
  84:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                            |                                   |                             | 1 bi
  85:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  86:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_4  |                0-15               |            0                | 4 bi
  87:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                            |                                   |                             | 0 bi
  88:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     ===============================================================================================
  89:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
  90:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   ******************************************************************************
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 70


  91:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @attention
  92:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *
  93:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  94:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *
  95:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * Redistribution and use in source and binary forms, with or without modification,
  96:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * are permitted provided that the following conditions are met:
  97:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  98:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *      this list of conditions and the following disclaimer.
  99:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
 100:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *      this list of conditions and the following disclaimer in the documentation
 101:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *      and/or other materials provided with the distribution.
 102:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
 103:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *      may be used to endorse or promote products derived from this software
 104:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *      without specific prior written permission.
 105:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *
 106:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 107:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 108:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 109:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 110:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 111:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 112:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 113:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 114:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 115:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 116:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *
 117:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   ******************************************************************************
 118:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 119:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 120:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
 121:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** #include "stm32l4xx_hal.h"
 122:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 123:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /** @addtogroup STM32L4xx_HAL_Driver
 124:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @{
 125:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 126:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 127:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX
 128:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @{
 129:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 130:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 131:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
 132:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 133:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
 134:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
 135:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
 136:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 137:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 138:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 139:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 140:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions
 141:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @{
 142:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 143:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 144:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 145:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group1
 146:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****  *  @brief    Initialization and Configuration functions
 147:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****  *
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 71


 148:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** @verbatim
 149:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   ==============================================================================
 150:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****               ##### Initialization and Configuration functions #####
 151:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   ==============================================================================
 152:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     [..]
 153:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 154:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****       SysTick functionalities
 155:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 156:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** @endverbatim
 157:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @{
 158:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 159:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 160:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 161:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 162:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief  Set the priority grouping field (pre-emption priority and subpriority)
 163:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         using the required unlock sequence.
 164:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param  PriorityGroup: The priority grouping bits length.
 165:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 166:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bit  for pre-emption priority,
 167:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *                                    4 bits for subpriority
 168:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bit  for pre-emption priority,
 169:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *                                    3 bits for subpriority
 170:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority,
 171:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *                                    2 bits for subpriority
 172:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority,
 173:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *                                    1 bit  for subpriority
 174:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority,
 175:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *                                    0 bit  for subpriority
 176:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
 177:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority.
 178:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval None
 179:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 180:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 181:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1093              		.loc 3 181 1
 1094              		.cfi_startproc
 1095              		@ args = 0, pretend = 0, frame = 8
 1096              		@ frame_needed = 1, uses_anonymous_args = 0
 1097 0000 80B5     		push	{r7, lr}
 1098              	.LCFI77:
 1099              		.cfi_def_cfa_offset 8
 1100              		.cfi_offset 7, -8
 1101              		.cfi_offset 14, -4
 1102 0002 82B0     		sub	sp, sp, #8
 1103              	.LCFI78:
 1104              		.cfi_def_cfa_offset 16
 1105 0004 00AF     		add	r7, sp, #0
 1106              	.LCFI79:
 1107              		.cfi_def_cfa_register 7
 1108 0006 7860     		str	r0, [r7, #4]
 182:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 183:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 184:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 185:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 186:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
 1109              		.loc 3 186 3
 1110 0008 7868     		ldr	r0, [r7, #4]
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 72


 1111 000a FFF7FEFF 		bl	__NVIC_SetPriorityGrouping
 187:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 1112              		.loc 3 187 1
 1113 000e 00BF     		nop
 1114 0010 0837     		adds	r7, r7, #8
 1115              	.LCFI80:
 1116              		.cfi_def_cfa_offset 8
 1117 0012 BD46     		mov	sp, r7
 1118              	.LCFI81:
 1119              		.cfi_def_cfa_register 13
 1120              		@ sp needed
 1121 0014 80BD     		pop	{r7, pc}
 1122              		.cfi_endproc
 1123              	.LFE287:
 1125              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
 1126              		.align	1
 1127              		.global	HAL_NVIC_SetPriority
 1128              		.syntax unified
 1129              		.thumb
 1130              		.thumb_func
 1131              		.fpu fpv4-sp-d16
 1133              	HAL_NVIC_SetPriority:
 1134              	.LFB288:
 188:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 189:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 190:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief  Set the priority of an interrupt.
 191:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 192:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 193:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 194:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param  PreemptPriority: The pre-emption priority for the IRQn channel.
 195:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 196:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority
 197:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param  SubPriority: the subpriority level for the IRQ channel.
 198:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 199:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.
 200:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval None
 201:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 202:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 203:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1135              		.loc 3 203 1
 1136              		.cfi_startproc
 1137              		@ args = 0, pretend = 0, frame = 24
 1138              		@ frame_needed = 1, uses_anonymous_args = 0
 1139 0000 80B5     		push	{r7, lr}
 1140              	.LCFI82:
 1141              		.cfi_def_cfa_offset 8
 1142              		.cfi_offset 7, -8
 1143              		.cfi_offset 14, -4
 1144 0002 86B0     		sub	sp, sp, #24
 1145              	.LCFI83:
 1146              		.cfi_def_cfa_offset 32
 1147 0004 00AF     		add	r7, sp, #0
 1148              	.LCFI84:
 1149              		.cfi_def_cfa_register 7
 1150 0006 0346     		mov	r3, r0
 1151 0008 B960     		str	r1, [r7, #8]
 1152 000a 7A60     		str	r2, [r7, #4]
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 73


 1153 000c FB73     		strb	r3, [r7, #15]
 204:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   uint32_t prioritygroup = 0x00;
 1154              		.loc 3 204 12
 1155 000e 0023     		movs	r3, #0
 1156 0010 7B61     		str	r3, [r7, #20]
 205:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 206:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 207:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 208:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 209:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 210:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 1157              		.loc 3 210 19
 1158 0012 FFF7FEFF 		bl	__NVIC_GetPriorityGrouping
 1159 0016 7861     		str	r0, [r7, #20]
 211:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 212:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 1160              		.loc 3 212 3
 1161 0018 7A68     		ldr	r2, [r7, #4]
 1162 001a B968     		ldr	r1, [r7, #8]
 1163 001c 7869     		ldr	r0, [r7, #20]
 1164 001e FFF7FEFF 		bl	NVIC_EncodePriority
 1165 0022 0246     		mov	r2, r0
 1166 0024 97F90F30 		ldrsb	r3, [r7, #15]
 1167 0028 1146     		mov	r1, r2
 1168 002a 1846     		mov	r0, r3
 1169 002c FFF7FEFF 		bl	__NVIC_SetPriority
 213:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 1170              		.loc 3 213 1
 1171 0030 00BF     		nop
 1172 0032 1837     		adds	r7, r7, #24
 1173              	.LCFI85:
 1174              		.cfi_def_cfa_offset 8
 1175 0034 BD46     		mov	sp, r7
 1176              	.LCFI86:
 1177              		.cfi_def_cfa_register 13
 1178              		@ sp needed
 1179 0036 80BD     		pop	{r7, pc}
 1180              		.cfi_endproc
 1181              	.LFE288:
 1183              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 1184              		.align	1
 1185              		.global	HAL_NVIC_EnableIRQ
 1186              		.syntax unified
 1187              		.thumb
 1188              		.thumb_func
 1189              		.fpu fpv4-sp-d16
 1191              	HAL_NVIC_EnableIRQ:
 1192              	.LFB289:
 214:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 215:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 216:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief  Enable a device specific interrupt in the NVIC interrupt controller.
 217:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 218:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         function should be called before.
 219:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 220:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 221:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 222:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval None
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 74


 223:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 224:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 225:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1193              		.loc 3 225 1
 1194              		.cfi_startproc
 1195              		@ args = 0, pretend = 0, frame = 8
 1196              		@ frame_needed = 1, uses_anonymous_args = 0
 1197 0000 80B5     		push	{r7, lr}
 1198              	.LCFI87:
 1199              		.cfi_def_cfa_offset 8
 1200              		.cfi_offset 7, -8
 1201              		.cfi_offset 14, -4
 1202 0002 82B0     		sub	sp, sp, #8
 1203              	.LCFI88:
 1204              		.cfi_def_cfa_offset 16
 1205 0004 00AF     		add	r7, sp, #0
 1206              	.LCFI89:
 1207              		.cfi_def_cfa_register 7
 1208 0006 0346     		mov	r3, r0
 1209 0008 FB71     		strb	r3, [r7, #7]
 226:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 227:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 228:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   
 229:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Enable interrupt */
 230:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 1210              		.loc 3 230 3
 1211 000a 97F90730 		ldrsb	r3, [r7, #7]
 1212 000e 1846     		mov	r0, r3
 1213 0010 FFF7FEFF 		bl	__NVIC_EnableIRQ
 231:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 1214              		.loc 3 231 1
 1215 0014 00BF     		nop
 1216 0016 0837     		adds	r7, r7, #8
 1217              	.LCFI90:
 1218              		.cfi_def_cfa_offset 8
 1219 0018 BD46     		mov	sp, r7
 1220              	.LCFI91:
 1221              		.cfi_def_cfa_register 13
 1222              		@ sp needed
 1223 001a 80BD     		pop	{r7, pc}
 1224              		.cfi_endproc
 1225              	.LFE289:
 1227              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 1228              		.align	1
 1229              		.global	HAL_NVIC_DisableIRQ
 1230              		.syntax unified
 1231              		.thumb
 1232              		.thumb_func
 1233              		.fpu fpv4-sp-d16
 1235              	HAL_NVIC_DisableIRQ:
 1236              	.LFB290:
 232:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 233:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 234:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief  Disable a device specific interrupt in the NVIC interrupt controller.
 235:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 236:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 237:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 75


 238:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval None
 239:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 240:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 241:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1237              		.loc 3 241 1
 1238              		.cfi_startproc
 1239              		@ args = 0, pretend = 0, frame = 8
 1240              		@ frame_needed = 1, uses_anonymous_args = 0
 1241 0000 80B5     		push	{r7, lr}
 1242              	.LCFI92:
 1243              		.cfi_def_cfa_offset 8
 1244              		.cfi_offset 7, -8
 1245              		.cfi_offset 14, -4
 1246 0002 82B0     		sub	sp, sp, #8
 1247              	.LCFI93:
 1248              		.cfi_def_cfa_offset 16
 1249 0004 00AF     		add	r7, sp, #0
 1250              	.LCFI94:
 1251              		.cfi_def_cfa_register 7
 1252 0006 0346     		mov	r3, r0
 1253 0008 FB71     		strb	r3, [r7, #7]
 242:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 243:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 244:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   
 245:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Disable interrupt */
 246:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 1254              		.loc 3 246 3
 1255 000a 97F90730 		ldrsb	r3, [r7, #7]
 1256 000e 1846     		mov	r0, r3
 1257 0010 FFF7FEFF 		bl	__NVIC_DisableIRQ
 247:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 1258              		.loc 3 247 1
 1259 0014 00BF     		nop
 1260 0016 0837     		adds	r7, r7, #8
 1261              	.LCFI95:
 1262              		.cfi_def_cfa_offset 8
 1263 0018 BD46     		mov	sp, r7
 1264              	.LCFI96:
 1265              		.cfi_def_cfa_register 13
 1266              		@ sp needed
 1267 001a 80BD     		pop	{r7, pc}
 1268              		.cfi_endproc
 1269              	.LFE290:
 1271              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 1272              		.align	1
 1273              		.global	HAL_NVIC_SystemReset
 1274              		.syntax unified
 1275              		.thumb
 1276              		.thumb_func
 1277              		.fpu fpv4-sp-d16
 1279              	HAL_NVIC_SystemReset:
 1280              	.LFB291:
 248:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 249:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 250:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief  Initiate a system reset request to reset the MCU.
 251:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval None
 252:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 76


 253:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 254:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1281              		.loc 3 254 1
 1282              		.cfi_startproc
 1283              		@ args = 0, pretend = 0, frame = 0
 1284              		@ frame_needed = 1, uses_anonymous_args = 0
 1285 0000 80B5     		push	{r7, lr}
 1286              	.LCFI97:
 1287              		.cfi_def_cfa_offset 8
 1288              		.cfi_offset 7, -8
 1289              		.cfi_offset 14, -4
 1290 0002 00AF     		add	r7, sp, #0
 1291              	.LCFI98:
 1292              		.cfi_def_cfa_register 7
 255:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* System Reset */
 256:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   NVIC_SystemReset();
 1293              		.loc 3 256 3
 1294 0004 FFF7FEFF 		bl	__NVIC_SystemReset
 257:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 1295              		.loc 3 257 1
 1296 0008 00BF     		nop
 1297 000a 80BD     		pop	{r7, pc}
 1298              		.cfi_endproc
 1299              	.LFE291:
 1301              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 1302              		.align	1
 1303              		.global	HAL_SYSTICK_Config
 1304              		.syntax unified
 1305              		.thumb
 1306              		.thumb_func
 1307              		.fpu fpv4-sp-d16
 1309              	HAL_SYSTICK_Config:
 1310              	.LFB292:
 258:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 259:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 260:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief  Initialize the System Timer with interrupt enabled and start the System Tick Timer (Sys
 261:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 262:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 263:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 264:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *                  - 1  Function failed.
 265:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 266:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 267:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1311              		.loc 3 267 1
 1312              		.cfi_startproc
 1313              		@ args = 0, pretend = 0, frame = 8
 1314              		@ frame_needed = 1, uses_anonymous_args = 0
 1315 0000 80B5     		push	{r7, lr}
 1316              	.LCFI99:
 1317              		.cfi_def_cfa_offset 8
 1318              		.cfi_offset 7, -8
 1319              		.cfi_offset 14, -4
 1320 0002 82B0     		sub	sp, sp, #8
 1321              	.LCFI100:
 1322              		.cfi_def_cfa_offset 16
 1323 0004 00AF     		add	r7, sp, #0
 1324              	.LCFI101:
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 77


 1325              		.cfi_def_cfa_register 7
 1326 0006 7860     		str	r0, [r7, #4]
 268:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****    return SysTick_Config(TicksNumb);
 1327              		.loc 3 268 11
 1328 0008 7868     		ldr	r0, [r7, #4]
 1329 000a FFF7FEFF 		bl	SysTick_Config
 1330 000e 0346     		mov	r3, r0
 269:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 1331              		.loc 3 269 1
 1332 0010 1846     		mov	r0, r3
 1333 0012 0837     		adds	r7, r7, #8
 1334              	.LCFI102:
 1335              		.cfi_def_cfa_offset 8
 1336 0014 BD46     		mov	sp, r7
 1337              	.LCFI103:
 1338              		.cfi_def_cfa_register 13
 1339              		@ sp needed
 1340 0016 80BD     		pop	{r7, pc}
 1341              		.cfi_endproc
 1342              	.LFE292:
 1344              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 1345              		.align	1
 1346              		.global	HAL_NVIC_GetPriorityGrouping
 1347              		.syntax unified
 1348              		.thumb
 1349              		.thumb_func
 1350              		.fpu fpv4-sp-d16
 1352              	HAL_NVIC_GetPriorityGrouping:
 1353              	.LFB293:
 270:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 271:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @}
 272:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 273:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 274:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group2
 275:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****  *  @brief   Cortex control functions
 276:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****  *
 277:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** @verbatim
 278:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   ==============================================================================
 279:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 280:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   ==============================================================================
 281:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     [..]
 282:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 283:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities.
 284:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 285:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 286:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** @endverbatim
 287:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @{
 288:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 289:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 290:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 291:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief  Get the priority grouping field from the NVIC Interrupt Controller.
 292:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 293:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 294:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 295:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1354              		.loc 3 295 1
 1355              		.cfi_startproc
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 78


 1356              		@ args = 0, pretend = 0, frame = 0
 1357              		@ frame_needed = 1, uses_anonymous_args = 0
 1358 0000 80B5     		push	{r7, lr}
 1359              	.LCFI104:
 1360              		.cfi_def_cfa_offset 8
 1361              		.cfi_offset 7, -8
 1362              		.cfi_offset 14, -4
 1363 0002 00AF     		add	r7, sp, #0
 1364              	.LCFI105:
 1365              		.cfi_def_cfa_register 7
 296:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 297:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 1366              		.loc 3 297 10
 1367 0004 FFF7FEFF 		bl	__NVIC_GetPriorityGrouping
 1368 0008 0346     		mov	r3, r0
 298:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 1369              		.loc 3 298 1
 1370 000a 1846     		mov	r0, r3
 1371 000c 80BD     		pop	{r7, pc}
 1372              		.cfi_endproc
 1373              	.LFE293:
 1375              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 1376              		.align	1
 1377              		.global	HAL_NVIC_GetPriority
 1378              		.syntax unified
 1379              		.thumb
 1380              		.thumb_func
 1381              		.fpu fpv4-sp-d16
 1383              	HAL_NVIC_GetPriority:
 1384              	.LFB294:
 299:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 300:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 301:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief  Get the priority of an interrupt.
 302:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 303:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 304:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 305:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param   PriorityGroup: the priority grouping bits length.
 306:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 307:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bit for pre-emption priority,
 308:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *                                      4 bits for subpriority
 309:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bit for pre-emption priority,
 310:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *                                      3 bits for subpriority
 311:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority,
 312:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *                                      2 bits for subpriority
 313:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority,
 314:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *                                      1 bit for subpriority
 315:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority,
 316:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *                                      0 bit for subpriority
 317:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).
 318:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
 319:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval None
 320:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 321:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 322:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1385              		.loc 3 322 1
 1386              		.cfi_startproc
 1387              		@ args = 0, pretend = 0, frame = 16
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 79


 1388              		@ frame_needed = 1, uses_anonymous_args = 0
 1389 0000 80B5     		push	{r7, lr}
 1390              	.LCFI106:
 1391              		.cfi_def_cfa_offset 8
 1392              		.cfi_offset 7, -8
 1393              		.cfi_offset 14, -4
 1394 0002 84B0     		sub	sp, sp, #16
 1395              	.LCFI107:
 1396              		.cfi_def_cfa_offset 24
 1397 0004 00AF     		add	r7, sp, #0
 1398              	.LCFI108:
 1399              		.cfi_def_cfa_register 7
 1400 0006 B960     		str	r1, [r7, #8]
 1401 0008 7A60     		str	r2, [r7, #4]
 1402 000a 3B60     		str	r3, [r7]
 1403 000c 0346     		mov	r3, r0
 1404 000e FB73     		strb	r3, [r7, #15]
 323:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 324:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 325:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 326:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 1405              		.loc 3 326 3
 1406 0010 97F90F30 		ldrsb	r3, [r7, #15]
 1407 0014 1846     		mov	r0, r3
 1408 0016 FFF7FEFF 		bl	__NVIC_GetPriority
 1409 001a 3B68     		ldr	r3, [r7]
 1410 001c 7A68     		ldr	r2, [r7, #4]
 1411 001e B968     		ldr	r1, [r7, #8]
 1412 0020 FFF7FEFF 		bl	NVIC_DecodePriority
 327:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 1413              		.loc 3 327 1
 1414 0024 00BF     		nop
 1415 0026 1037     		adds	r7, r7, #16
 1416              	.LCFI109:
 1417              		.cfi_def_cfa_offset 8
 1418 0028 BD46     		mov	sp, r7
 1419              	.LCFI110:
 1420              		.cfi_def_cfa_register 13
 1421              		@ sp needed
 1422 002a 80BD     		pop	{r7, pc}
 1423              		.cfi_endproc
 1424              	.LFE294:
 1426              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 1427              		.align	1
 1428              		.global	HAL_NVIC_SetPendingIRQ
 1429              		.syntax unified
 1430              		.thumb
 1431              		.thumb_func
 1432              		.fpu fpv4-sp-d16
 1434              	HAL_NVIC_SetPendingIRQ:
 1435              	.LFB295:
 328:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 329:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 330:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief  Set Pending bit of an external interrupt.
 331:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 332:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 333:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 80


 334:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval None
 335:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 336:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 337:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1436              		.loc 3 337 1
 1437              		.cfi_startproc
 1438              		@ args = 0, pretend = 0, frame = 8
 1439              		@ frame_needed = 1, uses_anonymous_args = 0
 1440 0000 80B5     		push	{r7, lr}
 1441              	.LCFI111:
 1442              		.cfi_def_cfa_offset 8
 1443              		.cfi_offset 7, -8
 1444              		.cfi_offset 14, -4
 1445 0002 82B0     		sub	sp, sp, #8
 1446              	.LCFI112:
 1447              		.cfi_def_cfa_offset 16
 1448 0004 00AF     		add	r7, sp, #0
 1449              	.LCFI113:
 1450              		.cfi_def_cfa_register 7
 1451 0006 0346     		mov	r3, r0
 1452 0008 FB71     		strb	r3, [r7, #7]
 338:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 339:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 340:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 341:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Set interrupt pending */
 342:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 1453              		.loc 3 342 3
 1454 000a 97F90730 		ldrsb	r3, [r7, #7]
 1455 000e 1846     		mov	r0, r3
 1456 0010 FFF7FEFF 		bl	__NVIC_SetPendingIRQ
 343:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 1457              		.loc 3 343 1
 1458 0014 00BF     		nop
 1459 0016 0837     		adds	r7, r7, #8
 1460              	.LCFI114:
 1461              		.cfi_def_cfa_offset 8
 1462 0018 BD46     		mov	sp, r7
 1463              	.LCFI115:
 1464              		.cfi_def_cfa_register 13
 1465              		@ sp needed
 1466 001a 80BD     		pop	{r7, pc}
 1467              		.cfi_endproc
 1468              	.LFE295:
 1470              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 1471              		.align	1
 1472              		.global	HAL_NVIC_GetPendingIRQ
 1473              		.syntax unified
 1474              		.thumb
 1475              		.thumb_func
 1476              		.fpu fpv4-sp-d16
 1478              	HAL_NVIC_GetPendingIRQ:
 1479              	.LFB296:
 344:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 345:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 346:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief  Get Pending Interrupt (read the pending register in the NVIC
 347:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         and return the pending bit for the specified interrupt).
 348:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 81


 349:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *          This parameter can be an enumerator of IRQn_Type enumeration
 350:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 351:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 352:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 353:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 354:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 355:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1480              		.loc 3 355 1
 1481              		.cfi_startproc
 1482              		@ args = 0, pretend = 0, frame = 8
 1483              		@ frame_needed = 1, uses_anonymous_args = 0
 1484 0000 80B5     		push	{r7, lr}
 1485              	.LCFI116:
 1486              		.cfi_def_cfa_offset 8
 1487              		.cfi_offset 7, -8
 1488              		.cfi_offset 14, -4
 1489 0002 82B0     		sub	sp, sp, #8
 1490              	.LCFI117:
 1491              		.cfi_def_cfa_offset 16
 1492 0004 00AF     		add	r7, sp, #0
 1493              	.LCFI118:
 1494              		.cfi_def_cfa_register 7
 1495 0006 0346     		mov	r3, r0
 1496 0008 FB71     		strb	r3, [r7, #7]
 356:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 357:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 358:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 359:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 360:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 1497              		.loc 3 360 10
 1498 000a 97F90730 		ldrsb	r3, [r7, #7]
 1499 000e 1846     		mov	r0, r3
 1500 0010 FFF7FEFF 		bl	__NVIC_GetPendingIRQ
 1501 0014 0346     		mov	r3, r0
 361:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 1502              		.loc 3 361 1
 1503 0016 1846     		mov	r0, r3
 1504 0018 0837     		adds	r7, r7, #8
 1505              	.LCFI119:
 1506              		.cfi_def_cfa_offset 8
 1507 001a BD46     		mov	sp, r7
 1508              	.LCFI120:
 1509              		.cfi_def_cfa_register 13
 1510              		@ sp needed
 1511 001c 80BD     		pop	{r7, pc}
 1512              		.cfi_endproc
 1513              	.LFE296:
 1515              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 1516              		.align	1
 1517              		.global	HAL_NVIC_ClearPendingIRQ
 1518              		.syntax unified
 1519              		.thumb
 1520              		.thumb_func
 1521              		.fpu fpv4-sp-d16
 1523              	HAL_NVIC_ClearPendingIRQ:
 1524              	.LFB297:
 362:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 82


 363:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 364:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief  Clear the pending bit of an external interrupt.
 365:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 366:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 367:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 368:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval None
 369:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 370:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 371:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1525              		.loc 3 371 1
 1526              		.cfi_startproc
 1527              		@ args = 0, pretend = 0, frame = 8
 1528              		@ frame_needed = 1, uses_anonymous_args = 0
 1529 0000 80B5     		push	{r7, lr}
 1530              	.LCFI121:
 1531              		.cfi_def_cfa_offset 8
 1532              		.cfi_offset 7, -8
 1533              		.cfi_offset 14, -4
 1534 0002 82B0     		sub	sp, sp, #8
 1535              	.LCFI122:
 1536              		.cfi_def_cfa_offset 16
 1537 0004 00AF     		add	r7, sp, #0
 1538              	.LCFI123:
 1539              		.cfi_def_cfa_register 7
 1540 0006 0346     		mov	r3, r0
 1541 0008 FB71     		strb	r3, [r7, #7]
 372:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 373:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 374:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 375:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Clear pending interrupt */
 376:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 1542              		.loc 3 376 3
 1543 000a 97F90730 		ldrsb	r3, [r7, #7]
 1544 000e 1846     		mov	r0, r3
 1545 0010 FFF7FEFF 		bl	__NVIC_ClearPendingIRQ
 377:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 1546              		.loc 3 377 1
 1547 0014 00BF     		nop
 1548 0016 0837     		adds	r7, r7, #8
 1549              	.LCFI124:
 1550              		.cfi_def_cfa_offset 8
 1551 0018 BD46     		mov	sp, r7
 1552              	.LCFI125:
 1553              		.cfi_def_cfa_register 13
 1554              		@ sp needed
 1555 001a 80BD     		pop	{r7, pc}
 1556              		.cfi_endproc
 1557              	.LFE297:
 1559              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 1560              		.align	1
 1561              		.global	HAL_NVIC_GetActive
 1562              		.syntax unified
 1563              		.thumb
 1564              		.thumb_func
 1565              		.fpu fpv4-sp-d16
 1567              	HAL_NVIC_GetActive:
 1568              	.LFB298:
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 83


 378:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 379:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 380:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief Get active interrupt (read the active register in NVIC and return the active bit).
 381:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param IRQn External interrupt number
 382:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 383:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 384:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 385:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 386:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 387:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 388:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1569              		.loc 3 388 1
 1570              		.cfi_startproc
 1571              		@ args = 0, pretend = 0, frame = 8
 1572              		@ frame_needed = 1, uses_anonymous_args = 0
 1573 0000 80B5     		push	{r7, lr}
 1574              	.LCFI126:
 1575              		.cfi_def_cfa_offset 8
 1576              		.cfi_offset 7, -8
 1577              		.cfi_offset 14, -4
 1578 0002 82B0     		sub	sp, sp, #8
 1579              	.LCFI127:
 1580              		.cfi_def_cfa_offset 16
 1581 0004 00AF     		add	r7, sp, #0
 1582              	.LCFI128:
 1583              		.cfi_def_cfa_register 7
 1584 0006 0346     		mov	r3, r0
 1585 0008 FB71     		strb	r3, [r7, #7]
 389:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 390:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 1586              		.loc 3 390 10
 1587 000a 97F90730 		ldrsb	r3, [r7, #7]
 1588 000e 1846     		mov	r0, r3
 1589 0010 FFF7FEFF 		bl	__NVIC_GetActive
 1590 0014 0346     		mov	r3, r0
 391:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 1591              		.loc 3 391 1
 1592 0016 1846     		mov	r0, r3
 1593 0018 0837     		adds	r7, r7, #8
 1594              	.LCFI129:
 1595              		.cfi_def_cfa_offset 8
 1596 001a BD46     		mov	sp, r7
 1597              	.LCFI130:
 1598              		.cfi_def_cfa_register 13
 1599              		@ sp needed
 1600 001c 80BD     		pop	{r7, pc}
 1601              		.cfi_endproc
 1602              	.LFE298:
 1604              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 1605              		.align	1
 1606              		.global	HAL_SYSTICK_CLKSourceConfig
 1607              		.syntax unified
 1608              		.thumb
 1609              		.thumb_func
 1610              		.fpu fpv4-sp-d16
 1612              	HAL_SYSTICK_CLKSourceConfig:
 1613              	.LFB299:
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 84


 392:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 393:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 394:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief  Configure the SysTick clock source.
 395:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param  CLKSource: specifies the SysTick clock source.
 396:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 397:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 398:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 399:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval None
 400:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 401:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 402:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1614              		.loc 3 402 1
 1615              		.cfi_startproc
 1616              		@ args = 0, pretend = 0, frame = 8
 1617              		@ frame_needed = 1, uses_anonymous_args = 0
 1618              		@ link register save eliminated.
 1619 0000 80B4     		push	{r7}
 1620              	.LCFI131:
 1621              		.cfi_def_cfa_offset 4
 1622              		.cfi_offset 7, -4
 1623 0002 83B0     		sub	sp, sp, #12
 1624              	.LCFI132:
 1625              		.cfi_def_cfa_offset 16
 1626 0004 00AF     		add	r7, sp, #0
 1627              	.LCFI133:
 1628              		.cfi_def_cfa_register 7
 1629 0006 7860     		str	r0, [r7, #4]
 403:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 404:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 405:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 1630              		.loc 3 405 6
 1631 0008 7B68     		ldr	r3, [r7, #4]
 1632 000a 042B     		cmp	r3, #4
 1633 000c 06D1     		bne	.L82
 406:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   {
 407:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 1634              		.loc 3 407 19
 1635 000e 094B     		ldr	r3, .L85
 1636 0010 1B68     		ldr	r3, [r3]
 1637 0012 084A     		ldr	r2, .L85
 1638 0014 43F00403 		orr	r3, r3, #4
 1639 0018 1360     		str	r3, [r2]
 408:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   }
 409:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   else
 410:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   {
 411:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 412:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   }
 413:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 1640              		.loc 3 413 1
 1641 001a 05E0     		b	.L84
 1642              	.L82:
 411:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   }
 1643              		.loc 3 411 19
 1644 001c 054B     		ldr	r3, .L85
 1645 001e 1B68     		ldr	r3, [r3]
 1646 0020 044A     		ldr	r2, .L85
 1647 0022 23F00403 		bic	r3, r3, #4
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 85


 1648 0026 1360     		str	r3, [r2]
 1649              	.L84:
 1650              		.loc 3 413 1
 1651 0028 00BF     		nop
 1652 002a 0C37     		adds	r7, r7, #12
 1653              	.LCFI134:
 1654              		.cfi_def_cfa_offset 4
 1655 002c BD46     		mov	sp, r7
 1656              	.LCFI135:
 1657              		.cfi_def_cfa_register 13
 1658              		@ sp needed
 1659 002e 5DF8047B 		ldr	r7, [sp], #4
 1660              	.LCFI136:
 1661              		.cfi_restore 7
 1662              		.cfi_def_cfa_offset 0
 1663 0032 7047     		bx	lr
 1664              	.L86:
 1665              		.align	2
 1666              	.L85:
 1667 0034 10E000E0 		.word	-536813552
 1668              		.cfi_endproc
 1669              	.LFE299:
 1671              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 1672              		.align	1
 1673              		.global	HAL_SYSTICK_IRQHandler
 1674              		.syntax unified
 1675              		.thumb
 1676              		.thumb_func
 1677              		.fpu fpv4-sp-d16
 1679              	HAL_SYSTICK_IRQHandler:
 1680              	.LFB300:
 414:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 415:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 416:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief  Handle SYSTICK interrupt request.
 417:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval None
 418:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 419:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 420:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1681              		.loc 3 420 1
 1682              		.cfi_startproc
 1683              		@ args = 0, pretend = 0, frame = 0
 1684              		@ frame_needed = 1, uses_anonymous_args = 0
 1685 0000 80B5     		push	{r7, lr}
 1686              	.LCFI137:
 1687              		.cfi_def_cfa_offset 8
 1688              		.cfi_offset 7, -8
 1689              		.cfi_offset 14, -4
 1690 0002 00AF     		add	r7, sp, #0
 1691              	.LCFI138:
 1692              		.cfi_def_cfa_register 7
 421:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 1693              		.loc 3 421 3
 1694 0004 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 422:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 1695              		.loc 3 422 1
 1696 0008 00BF     		nop
 1697 000a 80BD     		pop	{r7, pc}
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 86


 1698              		.cfi_endproc
 1699              	.LFE300:
 1701              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 1702              		.align	1
 1703              		.weak	HAL_SYSTICK_Callback
 1704              		.syntax unified
 1705              		.thumb
 1706              		.thumb_func
 1707              		.fpu fpv4-sp-d16
 1709              	HAL_SYSTICK_Callback:
 1710              	.LFB301:
 423:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 424:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 425:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 426:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval None
 427:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 428:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 429:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1711              		.loc 3 429 1
 1712              		.cfi_startproc
 1713              		@ args = 0, pretend = 0, frame = 0
 1714              		@ frame_needed = 1, uses_anonymous_args = 0
 1715              		@ link register save eliminated.
 1716 0000 80B4     		push	{r7}
 1717              	.LCFI139:
 1718              		.cfi_def_cfa_offset 4
 1719              		.cfi_offset 7, -4
 1720 0002 00AF     		add	r7, sp, #0
 1721              	.LCFI140:
 1722              		.cfi_def_cfa_register 7
 430:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 431:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 432:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****    */
 433:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 1723              		.loc 3 433 1
 1724 0004 00BF     		nop
 1725 0006 BD46     		mov	sp, r7
 1726              	.LCFI141:
 1727              		.cfi_def_cfa_register 13
 1728              		@ sp needed
 1729 0008 5DF8047B 		ldr	r7, [sp], #4
 1730              	.LCFI142:
 1731              		.cfi_restore 7
 1732              		.cfi_def_cfa_offset 0
 1733 000c 7047     		bx	lr
 1734              		.cfi_endproc
 1735              	.LFE301:
 1737              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 1738              		.align	1
 1739              		.global	HAL_MPU_Disable
 1740              		.syntax unified
 1741              		.thumb
 1742              		.thumb_func
 1743              		.fpu fpv4-sp-d16
 1745              	HAL_MPU_Disable:
 1746              	.LFB302:
 434:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 87


 435:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** #if (__MPU_PRESENT == 1)
 436:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 437:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief  Disable the MPU.
 438:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval None
 439:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 440:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 441:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1747              		.loc 3 441 1
 1748              		.cfi_startproc
 1749              		@ args = 0, pretend = 0, frame = 0
 1750              		@ frame_needed = 1, uses_anonymous_args = 0
 1751              		@ link register save eliminated.
 1752 0000 80B4     		push	{r7}
 1753              	.LCFI143:
 1754              		.cfi_def_cfa_offset 4
 1755              		.cfi_offset 7, -4
 1756 0002 00AF     		add	r7, sp, #0
 1757              	.LCFI144:
 1758              		.cfi_def_cfa_register 7
 1759              	.LBB24:
 1760              	.LBB25:
 755:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 756:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 757:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** /**
 758:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \brief   Data Memory Barrier
 759:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 760:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 761:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****  */
 762:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 763:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** {
 764:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 1761              		.loc 2 764 3
 1762              		.syntax unified
 1763              	@ 764 "d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
 1764 0004 BFF35F8F 		dmb 0xF
 1765              	@ 0 "" 2
 765:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 1766              		.loc 2 765 1
 1767              		.thumb
 1768              		.syntax unified
 1769 0008 00BF     		nop
 1770              	.LBE25:
 1771              	.LBE24:
 442:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 443:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   __DMB();
 444:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 445:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Disable fault exceptions */
 446:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 1772              		.loc 3 446 14
 1773 000a 074B     		ldr	r3, .L90
 1774 000c 5B6A     		ldr	r3, [r3, #36]
 1775 000e 064A     		ldr	r2, .L90
 1776 0010 23F48033 		bic	r3, r3, #65536
 1777 0014 5362     		str	r3, [r2, #36]
 447:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   
 448:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
 449:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   MPU->CTRL = 0U;
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 88


 1778              		.loc 3 449 6
 1779 0016 054B     		ldr	r3, .L90+4
 1780              		.loc 3 449 13
 1781 0018 0022     		movs	r2, #0
 1782 001a 5A60     		str	r2, [r3, #4]
 450:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 1783              		.loc 3 450 1
 1784 001c 00BF     		nop
 1785 001e BD46     		mov	sp, r7
 1786              	.LCFI145:
 1787              		.cfi_def_cfa_register 13
 1788              		@ sp needed
 1789 0020 5DF8047B 		ldr	r7, [sp], #4
 1790              	.LCFI146:
 1791              		.cfi_restore 7
 1792              		.cfi_def_cfa_offset 0
 1793 0024 7047     		bx	lr
 1794              	.L91:
 1795 0026 00BF     		.align	2
 1796              	.L90:
 1797 0028 00ED00E0 		.word	-536810240
 1798 002c 90ED00E0 		.word	-536810096
 1799              		.cfi_endproc
 1800              	.LFE302:
 1802              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 1803              		.align	1
 1804              		.global	HAL_MPU_Enable
 1805              		.syntax unified
 1806              		.thumb
 1807              		.thumb_func
 1808              		.fpu fpv4-sp-d16
 1810              	HAL_MPU_Enable:
 1811              	.LFB303:
 451:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 452:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 453:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief  Enable the MPU.
 454:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param  MPU_Control: Specifies the control mode of the MPU during hard fault, 
 455:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged accessto the default memory 
 456:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 457:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 458:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 459:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 460:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 461:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval None
 462:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 463:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 464:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1812              		.loc 3 464 1
 1813              		.cfi_startproc
 1814              		@ args = 0, pretend = 0, frame = 8
 1815              		@ frame_needed = 1, uses_anonymous_args = 0
 1816              		@ link register save eliminated.
 1817 0000 80B4     		push	{r7}
 1818              	.LCFI147:
 1819              		.cfi_def_cfa_offset 4
 1820              		.cfi_offset 7, -4
 1821 0002 83B0     		sub	sp, sp, #12
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 89


 1822              	.LCFI148:
 1823              		.cfi_def_cfa_offset 16
 1824 0004 00AF     		add	r7, sp, #0
 1825              	.LCFI149:
 1826              		.cfi_def_cfa_register 7
 1827 0006 7860     		str	r0, [r7, #4]
 465:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Enable the MPU */
 466:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 1828              		.loc 3 466 6
 1829 0008 0B4A     		ldr	r2, .L93
 1830              		.loc 3 466 27
 1831 000a 7B68     		ldr	r3, [r7, #4]
 1832 000c 43F00103 		orr	r3, r3, #1
 1833              		.loc 3 466 13
 1834 0010 5360     		str	r3, [r2, #4]
 467:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   
 468:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Enable fault exceptions */
 469:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 1835              		.loc 3 469 14
 1836 0012 0A4B     		ldr	r3, .L93+4
 1837 0014 5B6A     		ldr	r3, [r3, #36]
 1838 0016 094A     		ldr	r2, .L93+4
 1839 0018 43F48033 		orr	r3, r3, #65536
 1840 001c 5362     		str	r3, [r2, #36]
 1841              	.LBB26:
 1842              	.LBB27:
 753:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 1843              		.loc 2 753 3
 1844              		.syntax unified
 1845              	@ 753 "d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
 1846 001e BFF34F8F 		dsb 0xF
 1847              	@ 0 "" 2
 754:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 1848              		.loc 2 754 1
 1849              		.thumb
 1850              		.syntax unified
 1851 0022 00BF     		nop
 1852              	.LBE27:
 1853              	.LBE26:
 1854              	.LBB28:
 1855              	.LBB29:
 742:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** }
 1856              		.loc 2 742 3
 1857              		.syntax unified
 1858              	@ 742 "d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
 1859 0024 BFF36F8F 		isb 0xF
 1860              	@ 0 "" 2
 743:d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/common/cmsis\cmsis_gcc.h **** 
 1861              		.loc 2 743 1
 1862              		.thumb
 1863              		.syntax unified
 1864 0028 00BF     		nop
 1865              	.LBE29:
 1866              	.LBE28:
 470:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   
 471:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Ensure MPU settings take effects */
 472:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   __DSB();
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 90


 473:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   __ISB();
 474:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 1867              		.loc 3 474 1
 1868 002a 00BF     		nop
 1869 002c 0C37     		adds	r7, r7, #12
 1870              	.LCFI150:
 1871              		.cfi_def_cfa_offset 4
 1872 002e BD46     		mov	sp, r7
 1873              	.LCFI151:
 1874              		.cfi_def_cfa_register 13
 1875              		@ sp needed
 1876 0030 5DF8047B 		ldr	r7, [sp], #4
 1877              	.LCFI152:
 1878              		.cfi_restore 7
 1879              		.cfi_def_cfa_offset 0
 1880 0034 7047     		bx	lr
 1881              	.L94:
 1882 0036 00BF     		.align	2
 1883              	.L93:
 1884 0038 90ED00E0 		.word	-536810096
 1885 003c 00ED00E0 		.word	-536810240
 1886              		.cfi_endproc
 1887              	.LFE303:
 1889              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 1890              		.align	1
 1891              		.global	HAL_MPU_ConfigRegion
 1892              		.syntax unified
 1893              		.thumb
 1894              		.thumb_func
 1895              		.fpu fpv4-sp-d16
 1897              	HAL_MPU_ConfigRegion:
 1898              	.LFB304:
 475:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 476:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** /**
 477:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @brief  Initialize and configure the Region and the memory to be protected.
 478:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @param  MPU_Init: Pointer to a MPU_Region_InitTypeDef structure that contains
 479:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   *                the initialization and configuration information.
 480:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   * @retval None
 481:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   */
 482:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
 483:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** {
 1899              		.loc 3 483 1
 1900              		.cfi_startproc
 1901              		@ args = 0, pretend = 0, frame = 8
 1902              		@ frame_needed = 1, uses_anonymous_args = 0
 1903              		@ link register save eliminated.
 1904 0000 80B4     		push	{r7}
 1905              	.LCFI153:
 1906              		.cfi_def_cfa_offset 4
 1907              		.cfi_offset 7, -4
 1908 0002 83B0     		sub	sp, sp, #12
 1909              	.LCFI154:
 1910              		.cfi_def_cfa_offset 16
 1911 0004 00AF     		add	r7, sp, #0
 1912              	.LCFI155:
 1913              		.cfi_def_cfa_register 7
 1914 0006 7860     		str	r0, [r7, #4]
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 91


 484:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 485:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 486:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 487:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 488:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   /* Set the Region number */
 489:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 1915              		.loc 3 489 22
 1916 0008 7B68     		ldr	r3, [r7, #4]
 1917 000a 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 1918              		.loc 3 489 6
 1919 000c 1D4B     		ldr	r3, .L99
 1920              		.loc 3 489 12
 1921 000e 9A60     		str	r2, [r3, #8]
 490:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 491:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   if ((MPU_Init->Enable) != RESET)
 1922              		.loc 3 491 16
 1923 0010 7B68     		ldr	r3, [r7, #4]
 1924 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1925              		.loc 3 491 6
 1926 0014 002B     		cmp	r3, #0
 1927 0016 29D0     		beq	.L96
 492:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   {
 493:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     /* Check the parameters */
 494:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 495:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 496:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 497:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 498:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 499:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 500:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 501:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 502:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** 
 503:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     MPU->RBAR = MPU_Init->BaseAddress;
 1928              		.loc 3 503 8
 1929 0018 1A4A     		ldr	r2, .L99
 1930              		.loc 3 503 25
 1931 001a 7B68     		ldr	r3, [r7, #4]
 1932 001c 5B68     		ldr	r3, [r3, #4]
 1933              		.loc 3 503 15
 1934 001e D360     		str	r3, [r2, #12]
 504:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec        << MPU_RASR_XN_Pos)   |
 1935              		.loc 3 504 36
 1936 0020 7B68     		ldr	r3, [r7, #4]
 1937 0022 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1938              		.loc 3 504 57
 1939 0024 1A07     		lsls	r2, r3, #28
 505:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission   << MPU_RASR_AP_Pos)   |
 1940              		.loc 3 505 36
 1941 0026 7B68     		ldr	r3, [r7, #4]
 1942 0028 DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 1943              		.loc 3 505 57
 1944 002a 1B06     		lsls	r3, r3, #24
 504:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec        << MPU_RASR_XN_Pos)   |
 1945              		.loc 3 504 79
 1946 002c 1A43     		orrs	r2, r2, r3
 506:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField       << MPU_RASR_TEX_Pos)  |
 1947              		.loc 3 506 36
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 92


 1948 002e 7B68     		ldr	r3, [r7, #4]
 1949 0030 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 1950              		.loc 3 506 57
 1951 0032 DB04     		lsls	r3, r3, #19
 505:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission   << MPU_RASR_AP_Pos)   |
 1952              		.loc 3 505 79
 1953 0034 1A43     		orrs	r2, r2, r3
 507:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable        << MPU_RASR_S_Pos)    |
 1954              		.loc 3 507 36
 1955 0036 7B68     		ldr	r3, [r7, #4]
 1956 0038 5B7B     		ldrb	r3, [r3, #13]	@ zero_extendqisi2
 1957              		.loc 3 507 57
 1958 003a 9B04     		lsls	r3, r3, #18
 506:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField       << MPU_RASR_TEX_Pos)  |
 1959              		.loc 3 506 79
 1960 003c 1A43     		orrs	r2, r2, r3
 508:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable        << MPU_RASR_C_Pos)    |
 1961              		.loc 3 508 36
 1962 003e 7B68     		ldr	r3, [r7, #4]
 1963 0040 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 1964              		.loc 3 508 57
 1965 0042 5B04     		lsls	r3, r3, #17
 507:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable        << MPU_RASR_S_Pos)    |
 1966              		.loc 3 507 79
 1967 0044 1A43     		orrs	r2, r2, r3
 509:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable       << MPU_RASR_B_Pos)    |
 1968              		.loc 3 509 36
 1969 0046 7B68     		ldr	r3, [r7, #4]
 1970 0048 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 1971              		.loc 3 509 57
 1972 004a 1B04     		lsls	r3, r3, #16
 508:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable        << MPU_RASR_C_Pos)    |
 1973              		.loc 3 508 79
 1974 004c 1A43     		orrs	r2, r2, r3
 510:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable   << MPU_RASR_SRD_Pos)  |
 1975              		.loc 3 510 36
 1976 004e 7B68     		ldr	r3, [r7, #4]
 1977 0050 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 1978              		.loc 3 510 57
 1979 0052 1B02     		lsls	r3, r3, #8
 509:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable       << MPU_RASR_B_Pos)    |
 1980              		.loc 3 509 79
 1981 0054 1A43     		orrs	r2, r2, r3
 511:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |
 1982              		.loc 3 511 36
 1983 0056 7B68     		ldr	r3, [r7, #4]
 1984 0058 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1985              		.loc 3 511 57
 1986 005a 5B00     		lsls	r3, r3, #1
 510:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable   << MPU_RASR_SRD_Pos)  |
 1987              		.loc 3 510 79
 1988 005c 1343     		orrs	r3, r3, r2
 512:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable             << MPU_RASR_ENABLE_Pos);
 1989              		.loc 3 512 36
 1990 005e 7A68     		ldr	r2, [r7, #4]
 1991 0060 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1992              		.loc 3 512 57
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 93


 1993 0062 1146     		mov	r1, r2
 504:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission   << MPU_RASR_AP_Pos)   |
 1994              		.loc 3 504 8
 1995 0064 074A     		ldr	r2, .L99
 511:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |
 1996              		.loc 3 511 79
 1997 0066 0B43     		orrs	r3, r3, r1
 504:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission   << MPU_RASR_AP_Pos)   |
 1998              		.loc 3 504 15
 1999 0068 1361     		str	r3, [r2, #16]
 513:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   }
 514:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   else
 515:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   {
 516:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     MPU->RBAR = 0x00;
 517:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     MPU->RASR = 0x00;
 518:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   }
 519:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c **** }
 2000              		.loc 3 519 1
 2001 006a 05E0     		b	.L98
 2002              	.L96:
 516:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     MPU->RASR = 0x00;
 2003              		.loc 3 516 8
 2004 006c 054B     		ldr	r3, .L99
 516:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****     MPU->RASR = 0x00;
 2005              		.loc 3 516 15
 2006 006e 0022     		movs	r2, #0
 2007 0070 DA60     		str	r2, [r3, #12]
 517:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   }
 2008              		.loc 3 517 8
 2009 0072 044B     		ldr	r3, .L99
 517:d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Src\stm32l4xx_hal_cortex.c ****   }
 2010              		.loc 3 517 15
 2011 0074 0022     		movs	r2, #0
 2012 0076 1A61     		str	r2, [r3, #16]
 2013              	.L98:
 2014              		.loc 3 519 1
 2015 0078 00BF     		nop
 2016 007a 0C37     		adds	r7, r7, #12
 2017              	.LCFI156:
 2018              		.cfi_def_cfa_offset 4
 2019 007c BD46     		mov	sp, r7
 2020              	.LCFI157:
 2021              		.cfi_def_cfa_register 13
 2022              		@ sp needed
 2023 007e 5DF8047B 		ldr	r7, [sp], #4
 2024              	.LCFI158:
 2025              		.cfi_restore 7
 2026              		.cfi_def_cfa_offset 0
 2027 0082 7047     		bx	lr
 2028              	.L100:
 2029              		.align	2
 2030              	.L99:
 2031 0084 90ED00E0 		.word	-536810096
 2032              		.cfi_endproc
 2033              	.LFE304:
 2035              		.text
 2036              	.Letext0:
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 94


 2037              		.file 4 "c:\\users\\administrator\\.huawei-liteos-studio\\tools\\arm-none-eabi\\arm-none-eabi\\inc
 2038              		.file 5 "c:\\users\\administrator\\.huawei-liteos-studio\\tools\\arm-none-eabi\\arm-none-eabi\\inc
 2039              		.file 6 "c:\\users\\administrator\\.huawei-liteos-studio\\tools\\arm-none-eabi\\arm-none-eabi\\inc
 2040              		.file 7 "c:\\users\\administrator\\.huawei-liteos-studio\\tools\\arm-none-eabi\\lib\\gcc\\arm-none
 2041              		.file 8 "c:\\users\\administrator\\.huawei-liteos-studio\\tools\\arm-none-eabi\\arm-none-eabi\\inc
 2042              		.file 9 "d:/LiteOS_Lab/iot_link/os/liteos/include/los_typedef.h"
 2043              		.file 10 "d:/LiteOS_Lab/targets/STM32L431VCT6_Bossay/Inc/stm32l431xx.h"
 2044              		.file 11 "c:\\users\\administrator\\.huawei-liteos-studio\\tools\\arm-none-eabi\\arm-none-eabi\\in
 2045              		.file 12 "d:/LiteOS_Lab/targets/STM32L431VCT6_Bossay/Inc/system_stm32l4xx.h"
 2046              		.file 13 "d:/LiteOS_Lab/targets/STM32L431VCT6_Bossay/Inc/stm32l4xx.h"
 2047              		.file 14 "d:/LiteOS_Lab/iot_link/os/liteos/include/los_config.h"
 2048              		.file 15 "d:/LiteOS_Lab/iot_link/os/liteos/include/los_err.h"
 2049              		.file 16 "d:/LiteOS_Lab/iot_link/os/liteos/arch/arm/arm-m/include/los_hwi.h"
 2050              		.file 17 "d:/LiteOS_Lab/drivers/third_party/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 95


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_cortex.c
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:18     .text.__NVIC_SetPriorityGrouping:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:25     .text.__NVIC_SetPriorityGrouping:00000000 __NVIC_SetPriorityGrouping
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:90     .text.__NVIC_SetPriorityGrouping:00000044 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:95     .text.__NVIC_GetPriorityGrouping:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:101    .text.__NVIC_GetPriorityGrouping:00000000 __NVIC_GetPriorityGrouping
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:135    .text.__NVIC_GetPriorityGrouping:00000018 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:140    .text.__NVIC_EnableIRQ:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:146    .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:201    .text.__NVIC_EnableIRQ:00000038 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:206    .text.__NVIC_DisableIRQ:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:212    .text.__NVIC_DisableIRQ:00000000 __NVIC_DisableIRQ
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:295    .text.__NVIC_DisableIRQ:00000044 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:300    .text.__NVIC_GetPendingIRQ:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:306    .text.__NVIC_GetPendingIRQ:00000000 __NVIC_GetPendingIRQ
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:367    .text.__NVIC_GetPendingIRQ:00000040 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:372    .text.__NVIC_SetPendingIRQ:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:378    .text.__NVIC_SetPendingIRQ:00000000 __NVIC_SetPendingIRQ
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:434    .text.__NVIC_SetPendingIRQ:00000038 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:439    .text.__NVIC_ClearPendingIRQ:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:445    .text.__NVIC_ClearPendingIRQ:00000000 __NVIC_ClearPendingIRQ
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:501    .text.__NVIC_ClearPendingIRQ:00000038 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:506    .text.__NVIC_GetActive:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:512    .text.__NVIC_GetActive:00000000 __NVIC_GetActive
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:573    .text.__NVIC_GetActive:00000040 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:578    .text.__NVIC_SetPriority:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:584    .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:658    .text.__NVIC_SetPriority:0000004c $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:664    .text.__NVIC_GetPriority:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:670    .text.__NVIC_GetPriority:00000000 __NVIC_GetPriority
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:738    .text.__NVIC_GetPriority:00000048 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:744    .text.NVIC_EncodePriority:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:750    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:835    .text.NVIC_DecodePriority:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:841    .text.NVIC_DecodePriority:00000000 NVIC_DecodePriority
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:931    .text.__NVIC_SystemReset:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:937    .text.__NVIC_SystemReset:00000000 __NVIC_SystemReset
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1001   .text.__NVIC_SystemReset:00000024 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1007   .text.SysTick_Config:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1013   .text.SysTick_Config:00000000 SysTick_Config
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1078   .text.SysTick_Config:00000040 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1083   .text.HAL_NVIC_SetPriorityGrouping:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1090   .text.HAL_NVIC_SetPriorityGrouping:00000000 HAL_NVIC_SetPriorityGrouping
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1126   .text.HAL_NVIC_SetPriority:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1133   .text.HAL_NVIC_SetPriority:00000000 HAL_NVIC_SetPriority
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1184   .text.HAL_NVIC_EnableIRQ:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1191   .text.HAL_NVIC_EnableIRQ:00000000 HAL_NVIC_EnableIRQ
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1228   .text.HAL_NVIC_DisableIRQ:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1235   .text.HAL_NVIC_DisableIRQ:00000000 HAL_NVIC_DisableIRQ
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1272   .text.HAL_NVIC_SystemReset:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1279   .text.HAL_NVIC_SystemReset:00000000 HAL_NVIC_SystemReset
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1302   .text.HAL_SYSTICK_Config:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1309   .text.HAL_SYSTICK_Config:00000000 HAL_SYSTICK_Config
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1345   .text.HAL_NVIC_GetPriorityGrouping:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1352   .text.HAL_NVIC_GetPriorityGrouping:00000000 HAL_NVIC_GetPriorityGrouping
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1376   .text.HAL_NVIC_GetPriority:00000000 $t
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s 			page 96


C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1383   .text.HAL_NVIC_GetPriority:00000000 HAL_NVIC_GetPriority
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1427   .text.HAL_NVIC_SetPendingIRQ:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1434   .text.HAL_NVIC_SetPendingIRQ:00000000 HAL_NVIC_SetPendingIRQ
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1471   .text.HAL_NVIC_GetPendingIRQ:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1478   .text.HAL_NVIC_GetPendingIRQ:00000000 HAL_NVIC_GetPendingIRQ
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1516   .text.HAL_NVIC_ClearPendingIRQ:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1523   .text.HAL_NVIC_ClearPendingIRQ:00000000 HAL_NVIC_ClearPendingIRQ
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1560   .text.HAL_NVIC_GetActive:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1567   .text.HAL_NVIC_GetActive:00000000 HAL_NVIC_GetActive
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1605   .text.HAL_SYSTICK_CLKSourceConfig:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1612   .text.HAL_SYSTICK_CLKSourceConfig:00000000 HAL_SYSTICK_CLKSourceConfig
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1667   .text.HAL_SYSTICK_CLKSourceConfig:00000034 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1672   .text.HAL_SYSTICK_IRQHandler:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1679   .text.HAL_SYSTICK_IRQHandler:00000000 HAL_SYSTICK_IRQHandler
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1709   .text.HAL_SYSTICK_Callback:00000000 HAL_SYSTICK_Callback
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1702   .text.HAL_SYSTICK_Callback:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1738   .text.HAL_MPU_Disable:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1745   .text.HAL_MPU_Disable:00000000 HAL_MPU_Disable
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1797   .text.HAL_MPU_Disable:00000028 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1803   .text.HAL_MPU_Enable:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1810   .text.HAL_MPU_Enable:00000000 HAL_MPU_Enable
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1884   .text.HAL_MPU_Enable:00000038 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1890   .text.HAL_MPU_ConfigRegion:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:1897   .text.HAL_MPU_ConfigRegion:00000000 HAL_MPU_ConfigRegion
C:\Users\ADMINI~1\AppData\Local\Temp\ccHJGZIV.s:2031   .text.HAL_MPU_ConfigRegion:00000084 $d

NO UNDEFINED SYMBOLS
