# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Lab_9.srcs/sources_1/ip/clk_5_10" \
"../../../../Lab_9.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" \
"../../../../Lab_9.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" \
"../../../../Lab_9.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" \
"../../../../Lab_9.srcs/sources_1/Frequency_Divider_Demo/Frequency_Divider_Demo.srcs/sources_1/new/clk_division.v" \
"../../../../Lab_9.srcs/sources_1/ip/clk_division_0/sim/clk_division_0.v" \
"../../../../Lab_9.srcs/sources_1/ip/clk_5_10/clk_5_10_clk_wiz.v" \
"../../../../Lab_9.srcs/sources_1/ip/clk_5_10/clk_5_10.v" \
"../../../../Lab_9.srcs/sources_1/new/DDS_Addr_Generator.v" \
"../../../../Lab_9.srcs/sources_1/new/Driver_DAC.v" \
"../../../../Lab_9.srcs/sources_1/new/Lab_9.v" \
"../../../../Lab_9.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
