# Reading pref.tcl
# do riscv_hardware_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/ProgramFiles/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu {D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:17 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu" D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 00:31:17 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu {D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/immgen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:17 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu" D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/immgen.v 
# -- Compiling module imm_gen
# 
# Top level modules:
# 	imm_gen
# End time: 00:31:17 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu {D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/define.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:17 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu" D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/define.v 
# End time: 00:31:17 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu {D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/cpu_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:17 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu" D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/cpu_ctrl.v 
# -- Compiling module forward_detecter
# -- Compiling module load_store_detecter
# -- Compiling module PC
# -- Compiling module pipeline_status
# 
# Top level modules:
# 	forward_detecter
# 	load_store_detecter
# 	PC
# 	pipeline_status
# End time: 00:31:17 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu {D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/contrgen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:17 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu" D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/contrgen.v 
# -- Compiling module contr_gen
# 
# Top level modules:
# 	contr_gen
# End time: 00:31:17 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu {D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/branch_cond.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:17 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu" D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/branch_cond.v 
# -- Compiling module branch_cond
# 
# Top level modules:
# 	branch_cond
# End time: 00:31:17 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu {D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:17 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu" D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/alu.v 
# -- Compiling module alu
# -- Compiling module adder
# 
# Top level modules:
# 	alu
# End time: 00:31:17 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu {D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:18 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu" D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v 
# -- Compiling module pipeline
# -- Compiling module IF
# -- Compiling module IF_ID_reg
# -- Compiling module ID
# -- Compiling module ID_EX_reg
# -- Compiling module EX
# -- Compiling module EX_M_reg
# -- Compiling module M
# -- Compiling module M_WB_reg
# -- Compiling module WB
# 
# Top level modules:
# 	pipeline
# End time: 00:31:18 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/modelsim/cpu_batch {D:/HomeWork/ShuDianShiYan/12/exp12/hardware/modelsim/cpu_batch/cpu_batch.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:18 on Nov 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HomeWork/ShuDianShiYan/12/exp12/hardware/modelsim/cpu_batch" D:/HomeWork/ShuDianShiYan/12/exp12/hardware/modelsim/cpu_batch/cpu_batch.vt 
# -- Compiling module cpu_batch_vlg_tst
# -- Compiling module testdmem
# -- Compiling module testmem
# -- Compiling module dmem
# 
# Top level modules:
# 	cpu_batch_vlg_tst
# End time: 00:31:18 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cpu_batch_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cpu_batch_vlg_tst 
# Start time: 00:31:18 on Nov 29,2021
# Loading work.cpu_batch_vlg_tst
# ** Error: (vsim-7) Failed to open data file "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/simulation/modelsim/rtl_work/testdmem/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open data file "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/simulation/modelsim/rtl_work/testmem/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open data file "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/simulation/modelsim/rtl_work/dmem/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading work.pipeline
# Loading work.forward_detecter
# Loading work.load_store_detecter
# Loading work.pipeline_status
# Loading work.PC
# Loading work.IF
# Loading work.IF_ID_reg
# Loading work.ID
# Loading work.contr_gen
# Loading work.regfile
# Loading work.imm_gen
# Loading work.ID_EX_reg
# Loading work.EX
# Loading work.alu
# Loading work.adder
# Loading work.EX_M_reg
# Loading work.M
# Loading work.branch_cond
# Loading work.M_WB_reg
# Loading work.WB
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ~~~ Begin test case   rv32ui-p-andi ~~~
# reg[10] become deaddead in cycle 212, pc 00000250
# reg[10] become deaddead in cycle 213, pc 00000254
# ~~~ ERROR:test case   rv32ui-p-andi finshed with error in cycle 213.
# 		regs[10]: deaddead
# ~~~ Begin test case  rv32ui-p-auipc ~~~
# reg[10] become deaddead in cycle  50, pc 000000d8
# reg[10] become deaddead in cycle  51, pc 000000dc
# ~~~ ERROR:test case  rv32ui-p-auipc finshed with error in cycle  51.
# 		regs[10]: deaddead
# ~~~ Begin test case    rv32ui-p-beq ~~~
# ~~~ OK:test case    rv32ui-p-beq finshed OK at cycle 380.
# ~~~ Begin test case    rv32ui-p-bge ~~~
# ~~~ OK:test case    rv32ui-p-bge finshed OK at cycle 417.
# ~~~ Begin test case   rv32ui-p-bgeu ~~~
# ~~~ OK:test case   rv32ui-p-bgeu finshed OK at cycle 445.
# ~~~ Begin test case    rv32ui-p-blt ~~~
# ~~~ Error:test case    rv32ui-p-blt does not terminate!
# 		regs[10]: 00c0ffee
# ~~~ Begin test case   rv32ui-p-bltu ~~~
# reg[10] become deaddead in cycle 414, pc 000003e4
# reg[10] become deaddead in cycle 415, pc 000003e8
# ~~~ ERROR:test case   rv32ui-p-bltu finshed with error in cycle 415.
# 		regs[10]: deaddead
# ~~~ Begin test case    rv32ui-p-bne ~~~
# reg[10] become deaddead in cycle 407, pc 000003e4
# reg[10] become deaddead in cycle 408, pc 000003e8
# ~~~ ERROR:test case    rv32ui-p-bne finshed with error in cycle 408.
# 		regs[10]: deaddead
# ~~~ Begin test case    rv32ui-p-jal ~~~
# reg[10] become deaddead in cycle  47, pc 000000e4
# reg[10] become deaddead in cycle  48, pc 000000e8
# ~~~ ERROR:test case    rv32ui-p-jal finshed with error in cycle  48.
# 		regs[10]: deaddead
# ~~~ Begin test case   rv32ui-p-jalr ~~~
# reg[10] become deaddead in cycle  49, pc 00000184
# reg[10] become deaddead in cycle  50, pc 00000188
# ~~~ ERROR:test case   rv32ui-p-jalr finshed with error in cycle  50.
# 		regs[10]: deaddead
# ~~~ Begin test case     rv32ui-p-lb ~~~
# reg[10] become deaddead in cycle 109, pc 000002dc
# reg[10] become deaddead in cycle 110, pc 000002e0
# ~~~ ERROR:test case     rv32ui-p-lb finshed with error in cycle 110.
# 		regs[10]: deaddead
# ~~~ Begin test case    rv32ui-p-lbu ~~~
# reg[10] become deaddead in cycle 109, pc 000002dc
# reg[10] become deaddead in cycle 110, pc 000002e0
# ~~~ ERROR:test case    rv32ui-p-lbu finshed with error in cycle 110.
# 		regs[10]: deaddead
# ~~~ Begin test case     rv32ui-p-lh ~~~
# reg[10] become deaddead in cycle 114, pc 000002fc
# reg[10] become deaddead in cycle 115, pc 00000300
# ~~~ ERROR:test case     rv32ui-p-lh finshed with error in cycle 115.
# 		regs[10]: deaddead
# ~~~ Begin test case    rv32ui-p-lhu ~~~
# reg[10] become deaddead in cycle 117, pc 00000310
# reg[10] become deaddead in cycle 118, pc 00000314
# ~~~ ERROR:test case    rv32ui-p-lhu finshed with error in cycle 118.
# 		regs[10]: deaddead
# ~~~ Begin test case    rv32ui-p-lui ~~~
# reg[10] become deaddead in cycle  61, pc 000000f0
# reg[10] become deaddead in cycle  62, pc 000000f4
# ~~~ ERROR:test case    rv32ui-p-lui finshed with error in cycle  62.
# 		regs[10]: deaddead
# ~~~ Begin test case     rv32ui-p-lw ~~~
# reg[10] become deaddead in cycle 120, pc 0000031c
# reg[10] become deaddead in cycle 121, pc 00000320
# ~~~ ERROR:test case     rv32ui-p-lw finshed with error in cycle 121.
# 		regs[10]: deaddead
# ~~~ Begin test case     rv32ui-p-or ~~~
# reg[10] become deaddead in cycle 529, pc 00000554
# reg[10] become deaddead in cycle 530, pc 00000558
# ~~~ ERROR:test case     rv32ui-p-or finshed with error in cycle 530.
# 		regs[10]: deaddead
# ~~~ Begin test case    rv32ui-p-ori ~~~
# reg[10] become deaddead in cycle 219, pc 0000026c
# reg[10] become deaddead in cycle 220, pc 00000270
# ~~~ ERROR:test case    rv32ui-p-ori finshed with error in cycle 220.
# 		regs[10]: deaddead
# ~~~ Begin test case     rv32ui-p-sb ~~~
# reg[10] become deaddead in cycle  46, pc 00000484
# reg[10] become deaddead in cycle  47, pc 00000488
# ~~~ ERROR:test case     rv32ui-p-sb finshed with error in cycle  47.
# 		regs[10]: deaddead
# ~~~ Begin test case     rv32ui-p-sh ~~~
# reg[10] become deaddead in cycle  46, pc 00000508
# reg[10] become deaddead in cycle  47, pc 0000050c
# ~~~ ERROR:test case     rv32ui-p-sh finshed with error in cycle  47.
# 		regs[10]: deaddead
# ~~~ Begin test case    rv32ui-p-sll ~~~
# reg[10] become deaddead in cycle 534, pc 000005e0
# reg[10] become deaddead in cycle 535, pc 000005e4
# ~~~ ERROR:test case    rv32ui-p-sll finshed with error in cycle 535.
# 		regs[10]: deaddead
# ~~~ Begin test case   rv32ui-p-slli ~~~
# reg[10] become deaddead in cycle 255, pc 00000314
# reg[10] become deaddead in cycle 256, pc 00000318
# ~~~ ERROR:test case   rv32ui-p-slli finshed with error in cycle 256.
# 		regs[10]: deaddead
# ~~~ Begin test case    rv32ui-p-slt ~~~
# reg[10] become deaddead in cycle 500, pc 00000558
# reg[10] become deaddead in cycle 501, pc 0000055c
# ~~~ ERROR:test case    rv32ui-p-slt finshed with error in cycle 501.
# 		regs[10]: deaddead
# ~~~ Begin test case   rv32ui-p-slti ~~~
# reg[10] become deaddead in cycle 277, pc 00000558
# reg[10] become deaddead in cycle 278, pc 0000055c
# ~~~ ERROR:test case   rv32ui-p-slti finshed with error in cycle 278.
# 		regs[10]: deaddead
# ~~~ Begin test case  rv32ui-p-sltiu ~~~
# reg[10] become deaddead in cycle 251, pc 00000304
# reg[10] become deaddead in cycle 252, pc 00000308
# ~~~ ERROR:test case  rv32ui-p-sltiu finshed with error in cycle 252.
# 		regs[10]: deaddead
# ~~~ Begin test case   rv32ui-p-sltu ~~~
# reg[10] become deaddead in cycle 500, pc 00000558
# reg[10] become deaddead in cycle 501, pc 0000055c
# ~~~ ERROR:test case   rv32ui-p-sltu finshed with error in cycle 501.
# 		regs[10]: deaddead
# ~~~ Begin test case    rv32ui-p-sra ~~~
# reg[10] become deaddead in cycle 553, pc 0000062c
# reg[10] become deaddead in cycle 554, pc 00000630
# ~~~ ERROR:test case    rv32ui-p-sra finshed with error in cycle 554.
# 		regs[10]: deaddead
# ~~~ Begin test case   rv32ui-p-srai ~~~
# ~~~ Error:test case   rv32ui-p-srai does not terminate!
# 		regs[10]: 00c0ffee
# ~~~ Begin test case    rv32ui-p-srl ~~~
# reg[10] become deaddead in cycle 547, pc 00000614
# reg[10] become deaddead in cycle 548, pc 00000618
# ~~~ ERROR:test case    rv32ui-p-srl finshed with error in cycle 548.
# 		regs[10]: deaddead
# ~~~ Begin test case   rv32ui-p-srli ~~~
# reg[10] become deaddead in cycle 279, pc 00000614
# reg[10] become deaddead in cycle 280, pc 00000618
# ~~~ ERROR:test case   rv32ui-p-srli finshed with error in cycle 280.
# 		regs[10]: deaddead
# ~~~ Begin test case    rv32ui-p-sub ~~~
# reg[10] become deaddead in cycle 498, pc 00000550
# reg[10] become deaddead in cycle 499, pc 00000554
# ~~~ ERROR:test case    rv32ui-p-sub finshed with error in cycle 499.
# 		regs[10]: deaddead
# ~~~ Begin test case     rv32ui-p-sw ~~~
# reg[10] become deaddead in cycle  48, pc 00000514
# reg[10] become deaddead in cycle  49, pc 00000518
# ~~~ ERROR:test case     rv32ui-p-sw finshed with error in cycle  49.
# 		regs[10]: deaddead
# ~~~ Begin test case    rv32ui-p-xor ~~~
# reg[10] become deaddead in cycle 528, pc 00000550
# reg[10] become deaddead in cycle 529, pc 00000554
# ~~~ ERROR:test case    rv32ui-p-xor finshed with error in cycle 529.
# 		regs[10]: deaddead
# ~~~ Begin test case   rv32ui-p-xori ~~~
# reg[10] become deaddead in cycle 221, pc 00000274
# reg[10] become deaddead in cycle 222, pc 00000278
# ~~~ ERROR:test case   rv32ui-p-xori finshed with error in cycle 222.
# 		regs[10]: deaddead
# ** Note: $stop    : D:/HomeWork/ShuDianShiYan/12/exp12/hardware/modelsim/cpu_batch/cpu_batch.vt(277)
#    Time: 580110 ns  Iteration: 0  Instance: /cpu_batch_vlg_tst
# Break in NamedBeginStat TestBench at D:/HomeWork/ShuDianShiYan/12/exp12/hardware/modelsim/cpu_batch/cpu_batch.vt line 277
# End time: 00:33:12 on Nov 29,2021, Elapsed time: 0:01:54
# Errors: 3, Warnings: 0
