Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 21 20:44:20 2021
| Host         : LAPTOP-TCM18FR1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1004)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (71)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (4)

1. checking no_clock (1004)
---------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[9]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[0]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[10]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[11]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[12]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[13]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[14]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[15]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[1]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[2]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[4]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[5]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[6]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[7]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[8]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/Eat_0_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/Eat_1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/Eat_2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/Eat_3_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_x_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_x_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_x_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_x_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_x_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_x_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_x_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_x_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_x_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_x_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_x_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_x_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_x_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_x_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_x_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_x_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_y_flip_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_y_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_y_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_y_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_y_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_y_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_y_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_y_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_y_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_y_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_y_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_y_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_y_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_y_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_y_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_y_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_0/sprite_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_1/sprite_y_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_1/sprite_y_reg[3]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_1/sprite_y_reg[3]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_1/sprite_y_reg[3]_rep__1/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_1/sprite_y_reg[3]_rep__2/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_1/sprite_y_reg[3]_rep__3/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/display_demo_dvi_0/inst/gfx_inst/sprite_compositor_1/sprite_y_reg[3]_rep__4/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (71)
-------------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (4)
----------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.902        0.000                      0                 7076        0.014        0.000                      0                 7076        0.538        0.000                       0                  2911  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
clk_fpga_0    {0.000 5.000}        10.000          100.000         
  clk_1x_pre  {0.000 6.734}        13.468          74.250          
  clk_5x_pre  {0.000 1.347}        2.694           371.250         
  clk_fb      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.126        0.000                      0                 6946        0.014        0.000                      0                 6946        3.000        0.000                       0                  2823  
  clk_1x_pre        0.902        0.000                      0                  130        0.206        0.000                      0                  130        6.234        0.000                       0                    76  
  clk_5x_pre                                                                                                                                                    0.538        0.000                       0                    10  
  clk_fb                                                                                                                                                       48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 2.867ns (34.770%)  route 5.379ns (65.230%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.702     7.183    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.307 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.307    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.820 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.820    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.937 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.937    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.166 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.249     9.415    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X55Y81         LUT4 (Prop_lut4_I0_O)        0.310     9.725 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.302    10.027    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.124    10.151 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.126    11.276    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X53Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.454    12.633    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X53Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X53Y71         FDRE (Setup_fdre_C_CE)      -0.205    12.403    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 2.867ns (34.770%)  route 5.379ns (65.230%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.702     7.183    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.307 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.307    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.820 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.820    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.937 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.937    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.166 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.249     9.415    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X55Y81         LUT4 (Prop_lut4_I0_O)        0.310     9.725 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.302    10.027    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.124    10.151 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.126    11.276    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X53Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.454    12.633    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X53Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[1]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X53Y71         FDRE (Setup_fdre_C_CE)      -0.205    12.403    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 2.867ns (34.770%)  route 5.379ns (65.230%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.702     7.183    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.307 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.307    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.820 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.820    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.937 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.937    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.166 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.249     9.415    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X55Y81         LUT4 (Prop_lut4_I0_O)        0.310     9.725 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.302    10.027    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.124    10.151 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.126    11.276    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X53Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.454    12.633    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X53Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[20]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X53Y71         FDRE (Setup_fdre_C_CE)      -0.205    12.403    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[20]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 2.867ns (34.770%)  route 5.379ns (65.230%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.702     7.183    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.307 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.307    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.820 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.820    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.937 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.937    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.166 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.249     9.415    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X55Y81         LUT4 (Prop_lut4_I0_O)        0.310     9.725 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.302    10.027    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.124    10.151 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.126    11.276    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X53Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.454    12.633    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X53Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X53Y71         FDRE (Setup_fdre_C_CE)      -0.205    12.403    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 2.867ns (34.770%)  route 5.379ns (65.230%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.702     7.183    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.307 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.307    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.820 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.820    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.937 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.937    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.166 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.249     9.415    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X55Y81         LUT4 (Prop_lut4_I0_O)        0.310     9.725 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.302    10.027    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.124    10.151 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.126    11.276    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X53Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.454    12.633    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X53Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X53Y71         FDRE (Setup_fdre_C_CE)      -0.205    12.403    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 2.867ns (34.770%)  route 5.379ns (65.230%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.702     7.183    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.307 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.307    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.820 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.820    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.937 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.937    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.166 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.249     9.415    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X55Y81         LUT4 (Prop_lut4_I0_O)        0.310     9.725 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.302    10.027    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.124    10.151 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.126    11.276    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X53Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.454    12.633    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X53Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[28]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X53Y71         FDRE (Setup_fdre_C_CE)      -0.205    12.403    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[28]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 2.867ns (34.770%)  route 5.379ns (65.230%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=9, routed)           2.702     7.183    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X42Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.307 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.307    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.820 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.820    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.937 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.937    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.166 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.249     9.415    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X55Y81         LUT4 (Prop_lut4_I0_O)        0.310     9.725 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.302    10.027    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.124    10.151 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.126    11.276    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X53Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.454    12.633    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X53Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[30]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X53Y71         FDRE (Setup_fdre_C_CE)      -0.205    12.403    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[30]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.164ns  (logic 2.929ns (35.878%)  route 5.235ns (64.122%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=9, routed)           2.119     6.600    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[7]
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.724 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.724    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_3_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.274 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.283    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.625 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           1.154     8.779    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CO[0]
    SLICE_X41Y85         LUT6 (Prop_lut6_I1_O)        0.313     9.092 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.583     9.675    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.150     9.825 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.370    11.195    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X28Y70         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.514    12.693    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y70         FDRE (Setup_fdre_C_CE)      -0.413    12.355    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -11.195    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.164ns  (logic 2.929ns (35.878%)  route 5.235ns (64.122%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=9, routed)           2.119     6.600    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[7]
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.724 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.724    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_3_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.274 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.283    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.625 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           1.154     8.779    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CO[0]
    SLICE_X41Y85         LUT6 (Prop_lut6_I1_O)        0.313     9.092 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.583     9.675    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.150     9.825 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.370    11.195    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X28Y70         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.514    12.693    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y70         FDRE (Setup_fdre_C_CE)      -0.413    12.355    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -11.195    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.164ns  (logic 2.929ns (35.878%)  route 5.235ns (64.122%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=9, routed)           2.119     6.600    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[7]
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.724 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.724    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_3_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.274 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.283    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.625 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           1.154     8.779    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CO[0]
    SLICE_X41Y85         LUT6 (Prop_lut6_I1_O)        0.313     9.092 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.583     9.675    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.150     9.825 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.370    11.195    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X28Y70         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.514    12.693    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[16]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y70         FDRE (Setup_fdre_C_CE)      -0.413    12.355    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[16]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -11.195    
  -------------------------------------------------------------------
                         slack                                  1.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.549     0.885    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X32Y70         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[25]/Q
                         net (fo=1, routed)           0.170     1.202    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[25]
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.860     1.226    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.945    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[25])
                                                      0.243     1.188    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.181%)  route 0.228ns (61.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.548     0.884    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X53Y85         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[7]/Q
                         net (fo=1, routed)           0.228     1.253    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[24]
    SLICE_X45Y85         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.819     1.185    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y85         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X45Y85         FDRE (Hold_fdre_C_D)         0.076     1.226    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.261%)  route 0.218ns (60.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.546     0.882    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X47Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/Q
                         net (fo=1, routed)           0.218     1.241    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[4]
    SLICE_X52Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.808     1.174    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X52Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[4]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.072     1.211    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.603%)  route 0.224ns (61.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.548     0.884    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X53Y85         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[2]/Q
                         net (fo=1, routed)           0.224     1.249    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[29]
    SLICE_X49Y87         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.820     1.186    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y87         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y87         FDRE (Hold_fdre_C_D)         0.066     1.217    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.610%)  route 0.224ns (61.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.546     0.882    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X47Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/Q
                         net (fo=1, routed)           0.224     1.247    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[6]
    SLICE_X52Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.808     1.174    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X52Y71         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.075     1.214    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.903%)  route 0.241ns (63.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.547     0.883    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[6]/Q
                         net (fo=1, routed)           0.241     1.265    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[25]
    SLICE_X45Y85         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.819     1.185    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y85         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X45Y85         FDRE (Hold_fdre_C_D)         0.078     1.228    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.232%)  route 0.238ns (62.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.547     0.883    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X52Y83         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[1]/Q
                         net (fo=1, routed)           0.238     1.261    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[30]
    SLICE_X44Y84         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.818     1.184    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y84         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X44Y84         FDRE (Hold_fdre_C_D)         0.075     1.224    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.111%)  route 0.239ns (62.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.546     0.882    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X51Y82         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[9]/Q
                         net (fo=1, routed)           0.239     1.262    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[22]
    SLICE_X43Y82         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.816     1.182    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y82         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X43Y82         FDRE (Hold_fdre_C_D)         0.072     1.219    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/mySPIRxTx_v1_0_0/inst/m00_axis_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.915%)  route 0.239ns (65.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.570     0.906    design_1_i/mySPIRxTx_v1_0_0/inst/axis_aclk
    SLICE_X57Y81         FDRE                                         r  design_1_i/mySPIRxTx_v1_0_0/inst/m00_axis_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  design_1_i/mySPIRxTx_v1_0_0/inst/m00_axis_tdata_reg[7]/Q
                         net (fo=1, routed)           0.239     1.272    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.878     1.244    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.980    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.243     1.223    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.227%)  route 0.248ns (63.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.546     0.882    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X51Y82         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[3]/Q
                         net (fo=1, routed)           0.248     1.271    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[28]
    SLICE_X44Y84         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.818     1.184    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y84         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X44Y84         FDRE (Hold_fdre_C_D)         0.072     1.221    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y85     design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y86     design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11/RAMD/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y77     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y77     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y77     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y77     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y85     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y85     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y85     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y85     design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack        0.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        12.437ns  (logic 3.205ns (25.771%)  route 9.232ns (74.229%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.290ns = ( 19.758 - 13.468 ) 
    Source Clock Delay      (SCD):    6.899ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.806     3.100    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.721     6.899    design_1_i/display_demo_dvi_0/inst/display_timings_inst/CLK
    SLICE_X87Y62         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.419     7.318 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/Q
                         net (fo=59, routed)          1.048     8.366    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Q[3]
    SLICE_X85Y53         LUT2 (Prop_lut2_I0_O)        0.296     8.662 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_258/O
                         net (fo=1, routed)           0.000     8.662    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_258_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.063 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     9.063    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_146_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_147/O[1]
                         net (fo=14, routed)          1.117    10.514    design_1_i/display_demo_dvi_0/inst/display_timings_inst/gfx_inst/sprite_compositor_0/sprite_render_y00_out[5]
    SLICE_X88Y60         LUT5 (Prop_lut5_I2_O)        0.331    10.845 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_143/O
                         net (fo=1, routed)           0.803    11.648    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_143_n_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I3_O)        0.326    11.974 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_45/O
                         net (fo=3, routed)           0.795    12.769    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_45_n_0
    SLICE_X87Y63         LUT5 (Prop_lut5_I1_O)        0.124    12.893 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_12/O
                         net (fo=3, routed)           0.885    13.777    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_12_n_0
    SLICE_X82Y57         LUT5 (Prop_lut5_I0_O)        0.124    13.901 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_10/O
                         net (fo=4, routed)           1.268    15.170    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_10_n_0
    SLICE_X92Y61         LUT4 (Prop_lut4_I0_O)        0.124    15.294 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_5/O
                         net (fo=12, routed)          1.471    16.764    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_5_n_0
    SLICE_X95Y71         LUT6 (Prop_lut6_I3_O)        0.124    16.888 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_33/O
                         net (fo=4, routed)           0.428    17.316    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[7]_i_5_1
    SLICE_X95Y71         LUT6 (Prop_lut6_I2_O)        0.124    17.440 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_14/O
                         net (fo=2, routed)           0.797    18.237    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_14_n_0
    SLICE_X95Y70         LUT4 (Prop_lut4_I1_O)        0.152    18.389 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_5/O
                         net (fo=1, routed)           0.620    19.010    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_5_n_0
    SLICE_X94Y70         LUT6 (Prop_lut6_I3_O)        0.326    19.336 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_1__1/O
                         net (fo=1, routed)           0.000    19.336    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[4]_3[2]
    SLICE_X94Y70         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.612    16.260    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.600    19.758    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/CLK
    SLICE_X94Y70         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[4]/C
                         clock pessimism              0.602    20.360    
                         clock uncertainty           -0.203    20.157    
    SLICE_X94Y70         FDRE (Setup_fdre_C_D)        0.081    20.238    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.238    
                         arrival time                         -19.336    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        12.386ns  (logic 3.209ns (25.909%)  route 9.177ns (74.091%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.290ns = ( 19.758 - 13.468 ) 
    Source Clock Delay      (SCD):    6.899ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.806     3.100    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.721     6.899    design_1_i/display_demo_dvi_0/inst/display_timings_inst/CLK
    SLICE_X87Y62         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.419     7.318 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/Q
                         net (fo=59, routed)          1.048     8.366    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Q[3]
    SLICE_X85Y53         LUT2 (Prop_lut2_I0_O)        0.296     8.662 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_258/O
                         net (fo=1, routed)           0.000     8.662    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_258_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.063 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     9.063    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_146_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_147/O[1]
                         net (fo=14, routed)          1.117    10.514    design_1_i/display_demo_dvi_0/inst/display_timings_inst/gfx_inst/sprite_compositor_0/sprite_render_y00_out[5]
    SLICE_X88Y60         LUT5 (Prop_lut5_I2_O)        0.331    10.845 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_143/O
                         net (fo=1, routed)           0.803    11.648    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_143_n_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I3_O)        0.326    11.974 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_45/O
                         net (fo=3, routed)           0.795    12.769    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_45_n_0
    SLICE_X87Y63         LUT5 (Prop_lut5_I1_O)        0.124    12.893 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_12/O
                         net (fo=3, routed)           0.885    13.777    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_12_n_0
    SLICE_X82Y57         LUT5 (Prop_lut5_I0_O)        0.124    13.901 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_10/O
                         net (fo=4, routed)           1.268    15.170    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_10_n_0
    SLICE_X92Y61         LUT4 (Prop_lut4_I0_O)        0.124    15.294 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_5/O
                         net (fo=12, routed)          1.109    16.403    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_5_n_0
    SLICE_X94Y68         LUT5 (Prop_lut5_I3_O)        0.124    16.527 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_2__1/O
                         net (fo=9, routed)           0.767    17.294    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[6]_i_3_0
    SLICE_X93Y70         LUT4 (Prop_lut4_I3_O)        0.150    17.444 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[3]_i_6__0/O
                         net (fo=2, routed)           0.704    18.149    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[3]_i_6__0_n_0
    SLICE_X94Y70         LUT3 (Prop_lut3_I1_O)        0.332    18.481 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_2/O
                         net (fo=1, routed)           0.680    19.161    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_2_n_0
    SLICE_X94Y70         LUT5 (Prop_lut5_I0_O)        0.124    19.285 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_1/O
                         net (fo=1, routed)           0.000    19.285    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[4]_3[0]
    SLICE_X94Y70         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.612    16.260    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.600    19.758    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/CLK
    SLICE_X94Y70         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[2]/C
                         clock pessimism              0.602    20.360    
                         clock uncertainty           -0.203    20.157    
    SLICE_X94Y70         FDRE (Setup_fdre_C_D)        0.077    20.234    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.234    
                         arrival time                         -19.285    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        12.271ns  (logic 3.209ns (26.151%)  route 9.062ns (73.849%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.288ns = ( 19.756 - 13.468 ) 
    Source Clock Delay      (SCD):    6.899ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.806     3.100    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.721     6.899    design_1_i/display_demo_dvi_0/inst/display_timings_inst/CLK
    SLICE_X87Y62         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.419     7.318 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/Q
                         net (fo=59, routed)          1.048     8.366    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Q[3]
    SLICE_X85Y53         LUT2 (Prop_lut2_I0_O)        0.296     8.662 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_258/O
                         net (fo=1, routed)           0.000     8.662    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_258_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.063 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     9.063    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_146_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_147/O[1]
                         net (fo=14, routed)          1.117    10.514    design_1_i/display_demo_dvi_0/inst/display_timings_inst/gfx_inst/sprite_compositor_0/sprite_render_y00_out[5]
    SLICE_X88Y60         LUT5 (Prop_lut5_I2_O)        0.331    10.845 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_143/O
                         net (fo=1, routed)           0.803    11.648    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_143_n_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I3_O)        0.326    11.974 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_45/O
                         net (fo=3, routed)           0.795    12.769    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_45_n_0
    SLICE_X87Y63         LUT5 (Prop_lut5_I1_O)        0.124    12.893 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_12/O
                         net (fo=3, routed)           0.885    13.777    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_12_n_0
    SLICE_X82Y57         LUT5 (Prop_lut5_I0_O)        0.124    13.901 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_10/O
                         net (fo=4, routed)           1.268    15.170    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_10_n_0
    SLICE_X92Y61         LUT4 (Prop_lut4_I0_O)        0.124    15.294 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_5/O
                         net (fo=12, routed)          1.109    16.403    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_5_n_0
    SLICE_X94Y68         LUT5 (Prop_lut5_I3_O)        0.124    16.527 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_2__1/O
                         net (fo=9, routed)           0.767    17.294    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[6]_i_3_0
    SLICE_X93Y70         LUT4 (Prop_lut4_I3_O)        0.150    17.444 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[3]_i_6__0/O
                         net (fo=2, routed)           0.867    18.311    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[3]_i_6__0_n_0
    SLICE_X93Y70         LUT6 (Prop_lut6_I1_O)        0.332    18.643 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[3]_i_2/O
                         net (fo=1, routed)           0.403    19.046    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[3]_i_2_n_0
    SLICE_X93Y70         LUT5 (Prop_lut5_I0_O)        0.124    19.170 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[3]_i_1/O
                         net (fo=1, routed)           0.000    19.170    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[4]_3[1]
    SLICE_X93Y70         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.612    16.260    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.598    19.756    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/CLK
    SLICE_X93Y70         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[3]/C
                         clock pessimism              0.602    20.358    
                         clock uncertainty           -0.203    20.155    
    SLICE_X93Y70         FDRE (Setup_fdre_C_D)        0.029    20.184    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.184    
                         arrival time                         -19.170    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        12.139ns  (logic 2.680ns (22.077%)  route 9.459ns (77.923%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.298ns = ( 19.766 - 13.468 ) 
    Source Clock Delay      (SCD):    6.901ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.806     3.100    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.723     6.901    design_1_i/display_demo_dvi_0/inst/display_timings_inst/CLK
    SLICE_X88Y59         FDSE                                         r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDSE (Prop_fdse_C_Q)         0.419     7.320 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[3]/Q
                         net (fo=99, routed)          1.270     8.590    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[15]_1[3]
    SLICE_X94Y62         LUT2 (Prop_lut2_I0_O)        0.299     8.889 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_593/O
                         net (fo=1, routed)           0.000     8.889    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_593_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.422 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias_reg[1]_i_296/CO[3]
                         net (fo=1, routed)           0.000     9.422    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias_reg[1]_i_296_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.539 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias_reg[1]_i_174/CO[3]
                         net (fo=1, routed)           1.130    10.668    design_1_i/display_demo_dvi_0/inst/display_timings_inst/gfx_inst/test_card_simple_1/n_y_499_in
    SLICE_X92Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.792 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_100/O
                         net (fo=5, routed)           1.204    11.996    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_100_n_0
    SLICE_X89Y65         LUT6 (Prop_lut6_I2_O)        0.124    12.120 f  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_69__0/O
                         net (fo=3, routed)           1.194    13.314    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_69__0_n_0
    SLICE_X92Y64         LUT6 (Prop_lut6_I3_O)        0.124    13.438 f  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_39/O
                         net (fo=8, routed)           0.625    14.063    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_39_n_0
    SLICE_X93Y62         LUT4 (Prop_lut4_I3_O)        0.118    14.181 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[6]_i_4/O
                         net (fo=1, routed)           0.939    15.119    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[6]_i_4_n_0
    SLICE_X97Y64         LUT6 (Prop_lut6_I0_O)        0.326    15.445 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[6]_i_3__0/O
                         net (fo=16, routed)          0.895    16.340    design_1_i/display_demo_dvi_0/inst/display_timings_inst/green[6]
    SLICE_X99Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.464 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_23/O
                         net (fo=4, routed)           0.603    17.067    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_23_n_0
    SLICE_X100Y65        LUT6 (Prop_lut6_I1_O)        0.124    17.191 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_14__0/O
                         net (fo=3, routed)           1.028    18.219    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_14__0_n_0
    SLICE_X98Y60         LUT5 (Prop_lut5_I0_O)        0.124    18.343 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[3]_i_3__0/O
                         net (fo=1, routed)           0.573    18.916    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[3]_3
    SLICE_X99Y61         LUT5 (Prop_lut5_I2_O)        0.124    19.040 r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    19.040    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias[3]_i_1__0_n_0
    SLICE_X99Y61         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.612    16.260    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.608    19.766    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/CLK
    SLICE_X99Y61         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[3]/C
                         clock pessimism              0.602    20.368    
                         clock uncertainty           -0.203    20.165    
    SLICE_X99Y61         FDRE (Setup_fdre_C_D)        0.031    20.196    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.196    
                         arrival time                         -19.040    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        12.038ns  (logic 3.140ns (26.083%)  route 8.898ns (73.917%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.299ns = ( 19.767 - 13.468 ) 
    Source Clock Delay      (SCD):    6.901ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.806     3.100    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.723     6.901    design_1_i/display_demo_dvi_0/inst/display_timings_inst/CLK
    SLICE_X88Y59         FDSE                                         r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDSE (Prop_fdse_C_Q)         0.419     7.320 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[3]/Q
                         net (fo=99, routed)          1.270     8.590    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[15]_1[3]
    SLICE_X94Y62         LUT2 (Prop_lut2_I0_O)        0.299     8.889 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_593/O
                         net (fo=1, routed)           0.000     8.889    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_593_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.422 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias_reg[1]_i_296/CO[3]
                         net (fo=1, routed)           0.000     9.422    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias_reg[1]_i_296_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.539 f  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias_reg[1]_i_174/CO[3]
                         net (fo=1, routed)           1.130    10.668    design_1_i/display_demo_dvi_0/inst/display_timings_inst/gfx_inst/test_card_simple_1/n_y_499_in
    SLICE_X92Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.792 f  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_100/O
                         net (fo=5, routed)           1.204    11.996    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_100_n_0
    SLICE_X89Y65         LUT6 (Prop_lut6_I2_O)        0.124    12.120 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_69__0/O
                         net (fo=3, routed)           1.194    13.314    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_69__0_n_0
    SLICE_X92Y64         LUT6 (Prop_lut6_I3_O)        0.124    13.438 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_39/O
                         net (fo=8, routed)           0.952    14.390    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_39_n_0
    SLICE_X98Y65         LUT4 (Prop_lut4_I3_O)        0.150    14.540 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[2]_i_3/O
                         net (fo=1, routed)           0.790    15.329    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[2]_i_3_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I0_O)        0.328    15.657 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[2]_i_2/O
                         net (fo=24, routed)          0.461    16.118    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_7_0[0]
    SLICE_X99Y62         LUT5 (Prop_lut5_I0_O)        0.118    16.236 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[7]_i_2__0/O
                         net (fo=9, routed)           1.013    17.250    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[7]_i_2__0_n_0
    SLICE_X101Y60        LUT5 (Prop_lut5_I2_O)        0.354    17.604 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_11__1/O
                         net (fo=1, routed)           0.296    17.899    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_11__1_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I4_O)        0.326    18.225 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_2__0/O
                         net (fo=1, routed)           0.590    18.815    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_2__0_n_0
    SLICE_X100Y60        LUT5 (Prop_lut5_I0_O)        0.124    18.939 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_1/O
                         net (fo=1, routed)           0.000    18.939    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[4]_3[1]
    SLICE_X100Y60        FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.612    16.260    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.609    19.767    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/CLK
    SLICE_X100Y60        FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.602    20.369    
                         clock uncertainty           -0.203    20.166    
    SLICE_X100Y60        FDRE (Setup_fdre_C_D)        0.081    20.247    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.247    
                         arrival time                         -18.939    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        12.006ns  (logic 3.691ns (30.744%)  route 8.315ns (69.256%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns = ( 19.761 - 13.468 ) 
    Source Clock Delay      (SCD):    6.899ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.806     3.100    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.721     6.899    design_1_i/display_demo_dvi_0/inst/display_timings_inst/CLK
    SLICE_X87Y62         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.419     7.318 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/Q
                         net (fo=59, routed)          1.048     8.366    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Q[3]
    SLICE_X85Y53         LUT2 (Prop_lut2_I0_O)        0.296     8.662 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_258/O
                         net (fo=1, routed)           0.000     8.662    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_258_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.063 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     9.063    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_146_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_147/O[1]
                         net (fo=14, routed)          1.117    10.514    design_1_i/display_demo_dvi_0/inst/display_timings_inst/gfx_inst/sprite_compositor_0/sprite_render_y00_out[5]
    SLICE_X88Y60         LUT5 (Prop_lut5_I2_O)        0.331    10.845 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_143/O
                         net (fo=1, routed)           0.803    11.648    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_143_n_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I3_O)        0.326    11.974 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_45/O
                         net (fo=3, routed)           0.795    12.769    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_45_n_0
    SLICE_X87Y63         LUT5 (Prop_lut5_I1_O)        0.124    12.893 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_12/O
                         net (fo=3, routed)           0.551    13.444    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_12_n_0
    SLICE_X86Y63         LUT5 (Prop_lut5_I0_O)        0.124    13.568 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_7/O
                         net (fo=12, routed)          1.106    14.674    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_7_n_0
    SLICE_X92Y61         LUT4 (Prop_lut4_I0_O)        0.150    14.824 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_8__0/O
                         net (fo=4, routed)           0.965    15.789    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_8__0_n_0
    SLICE_X98Y66         LUT5 (Prop_lut5_I4_O)        0.354    16.143 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_11/O
                         net (fo=17, routed)          0.749    16.891    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[11]_0[0]
    SLICE_X97Y67         LUT3 (Prop_lut3_I2_O)        0.376    17.267 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_13__1/O
                         net (fo=2, routed)           0.595    17.862    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_11_0
    SLICE_X99Y67         LUT6 (Prop_lut6_I4_O)        0.332    18.194 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_6__1/O
                         net (fo=1, routed)           0.586    18.781    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias_reg[4]_3
    SLICE_X100Y67        LUT6 (Prop_lut6_I3_O)        0.124    18.905 r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias[4]_i_2__1/O
                         net (fo=1, routed)           0.000    18.905    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias[4]_i_2__1_n_0
    SLICE_X100Y67        FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.612    16.260    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.603    19.761    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/CLK
    SLICE_X100Y67        FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias_reg[4]/C
                         clock pessimism              0.602    20.363    
                         clock uncertainty           -0.203    20.160    
    SLICE_X100Y67        FDRE (Setup_fdre_C_D)        0.077    20.237    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.237    
                         arrival time                         -18.905    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/o_tmds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.896ns  (logic 3.691ns (31.028%)  route 8.205ns (68.972%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.291ns = ( 19.759 - 13.468 ) 
    Source Clock Delay      (SCD):    6.899ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.806     3.100    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.721     6.899    design_1_i/display_demo_dvi_0/inst/display_timings_inst/CLK
    SLICE_X87Y62         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.419     7.318 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/Q
                         net (fo=59, routed)          1.048     8.366    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Q[3]
    SLICE_X85Y53         LUT2 (Prop_lut2_I0_O)        0.296     8.662 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_258/O
                         net (fo=1, routed)           0.000     8.662    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_258_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.063 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     9.063    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_146_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_147/O[1]
                         net (fo=14, routed)          1.117    10.514    design_1_i/display_demo_dvi_0/inst/display_timings_inst/gfx_inst/sprite_compositor_0/sprite_render_y00_out[5]
    SLICE_X88Y60         LUT5 (Prop_lut5_I2_O)        0.331    10.845 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_143/O
                         net (fo=1, routed)           0.803    11.648    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_143_n_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I3_O)        0.326    11.974 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_45/O
                         net (fo=3, routed)           0.795    12.769    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_45_n_0
    SLICE_X87Y63         LUT5 (Prop_lut5_I1_O)        0.124    12.893 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_12/O
                         net (fo=3, routed)           0.551    13.444    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_12_n_0
    SLICE_X86Y63         LUT5 (Prop_lut5_I0_O)        0.124    13.568 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_7/O
                         net (fo=12, routed)          1.106    14.674    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_7_n_0
    SLICE_X92Y61         LUT4 (Prop_lut4_I0_O)        0.150    14.824 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_8__0/O
                         net (fo=4, routed)           0.965    15.789    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_8__0_n_0
    SLICE_X98Y66         LUT5 (Prop_lut5_I4_O)        0.354    16.143 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_11/O
                         net (fo=17, routed)          0.749    16.891    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[11]_0[0]
    SLICE_X97Y67         LUT3 (Prop_lut3_I2_O)        0.376    17.267 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_13__1/O
                         net (fo=2, routed)           0.465    17.732    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/o_tmds_reg[7]_0
    SLICE_X99Y67         LUT4 (Prop_lut4_I3_O)        0.332    18.064 r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/o_tmds[7]_i_2__1/O
                         net (fo=2, routed)           0.607    18.671    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds_reg[7]_1
    SLICE_X99Y68         LUT6 (Prop_lut6_I2_O)        0.124    18.795 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[7]_i_1__1/O
                         net (fo=1, routed)           0.000    18.795    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/o_tmds0_in[3]
    SLICE_X99Y68         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/o_tmds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.612    16.260    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.601    19.759    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/CLK
    SLICE_X99Y68         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/o_tmds_reg[7]/C
                         clock pessimism              0.602    20.361    
                         clock uncertainty           -0.203    20.158    
    SLICE_X99Y68         FDRE (Setup_fdre_C_D)        0.031    20.189    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/o_tmds_reg[7]
  -------------------------------------------------------------------
                         required time                         20.189    
                         arrival time                         -18.795    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/o_tmds_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.892ns  (logic 3.691ns (31.038%)  route 8.201ns (68.962%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.291ns = ( 19.759 - 13.468 ) 
    Source Clock Delay      (SCD):    6.899ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.806     3.100    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.721     6.899    design_1_i/display_demo_dvi_0/inst/display_timings_inst/CLK
    SLICE_X87Y62         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.419     7.318 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/Q
                         net (fo=59, routed)          1.048     8.366    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Q[3]
    SLICE_X85Y53         LUT2 (Prop_lut2_I0_O)        0.296     8.662 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_258/O
                         net (fo=1, routed)           0.000     8.662    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_258_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.063 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     9.063    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_146_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_147/O[1]
                         net (fo=14, routed)          1.117    10.514    design_1_i/display_demo_dvi_0/inst/display_timings_inst/gfx_inst/sprite_compositor_0/sprite_render_y00_out[5]
    SLICE_X88Y60         LUT5 (Prop_lut5_I2_O)        0.331    10.845 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_143/O
                         net (fo=1, routed)           0.803    11.648    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_143_n_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I3_O)        0.326    11.974 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_45/O
                         net (fo=3, routed)           0.795    12.769    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_45_n_0
    SLICE_X87Y63         LUT5 (Prop_lut5_I1_O)        0.124    12.893 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_12/O
                         net (fo=3, routed)           0.551    13.444    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_12_n_0
    SLICE_X86Y63         LUT5 (Prop_lut5_I0_O)        0.124    13.568 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_7/O
                         net (fo=12, routed)          1.106    14.674    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_7_n_0
    SLICE_X92Y61         LUT4 (Prop_lut4_I0_O)        0.150    14.824 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_8__0/O
                         net (fo=4, routed)           0.965    15.789    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_8__0_n_0
    SLICE_X98Y66         LUT5 (Prop_lut5_I4_O)        0.354    16.143 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_11/O
                         net (fo=17, routed)          0.749    16.891    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[11]_0[0]
    SLICE_X97Y67         LUT3 (Prop_lut3_I2_O)        0.376    17.267 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_13__1/O
                         net (fo=2, routed)           0.465    17.732    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/o_tmds_reg[7]_0
    SLICE_X99Y67         LUT4 (Prop_lut4_I3_O)        0.332    18.064 r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/o_tmds[7]_i_2__1/O
                         net (fo=2, routed)           0.603    18.667    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds_reg[7]_1
    SLICE_X99Y68         LUT5 (Prop_lut5_I2_O)        0.124    18.791 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[6]_i_1__0/O
                         net (fo=1, routed)           0.000    18.791    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/o_tmds0_in[2]
    SLICE_X99Y68         FDSE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/o_tmds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.612    16.260    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.601    19.759    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/CLK
    SLICE_X99Y68         FDSE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/o_tmds_reg[6]/C
                         clock pessimism              0.602    20.361    
                         clock uncertainty           -0.203    20.158    
    SLICE_X99Y68         FDSE (Setup_fdse_C_D)        0.029    20.187    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/o_tmds_reg[6]
  -------------------------------------------------------------------
                         required time                         20.187    
                         arrival time                         -18.791    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.835ns  (logic 3.455ns (29.192%)  route 8.380ns (70.808%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns = ( 19.761 - 13.468 ) 
    Source Clock Delay      (SCD):    6.899ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.806     3.100    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.721     6.899    design_1_i/display_demo_dvi_0/inst/display_timings_inst/CLK
    SLICE_X87Y62         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.419     7.318 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[3]/Q
                         net (fo=59, routed)          1.048     8.366    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Q[3]
    SLICE_X85Y53         LUT2 (Prop_lut2_I0_O)        0.296     8.662 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_258/O
                         net (fo=1, routed)           0.000     8.662    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_258_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.063 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     9.063    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_146_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_147/O[1]
                         net (fo=14, routed)          1.117    10.514    design_1_i/display_demo_dvi_0/inst/display_timings_inst/gfx_inst/sprite_compositor_0/sprite_render_y00_out[5]
    SLICE_X88Y60         LUT5 (Prop_lut5_I2_O)        0.331    10.845 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_143/O
                         net (fo=1, routed)           0.803    11.648    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_143_n_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I3_O)        0.326    11.974 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_45/O
                         net (fo=3, routed)           0.795    12.769    design_1_i/display_demo_dvi_0/inst/display_timings_inst/Eat_reg_i_45_n_0
    SLICE_X87Y63         LUT5 (Prop_lut5_I1_O)        0.124    12.893 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_12/O
                         net (fo=3, routed)           0.551    13.444    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_12_n_0
    SLICE_X86Y63         LUT5 (Prop_lut5_I0_O)        0.124    13.568 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_7/O
                         net (fo=12, routed)          1.106    14.674    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_7_n_0
    SLICE_X92Y61         LUT4 (Prop_lut4_I0_O)        0.150    14.824 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_8__0/O
                         net (fo=4, routed)           0.965    15.789    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_8__0_n_0
    SLICE_X98Y66         LUT5 (Prop_lut5_I4_O)        0.354    16.143 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_11/O
                         net (fo=17, routed)          0.928    17.071    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[11]_0[0]
    SLICE_X101Y66        LUT6 (Prop_lut6_I1_O)        0.348    17.419 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_16__1/O
                         net (fo=2, routed)           0.665    18.084    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_16__1_n_0
    SLICE_X101Y66        LUT3 (Prop_lut3_I0_O)        0.124    18.208 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[3]_i_5__0/O
                         net (fo=1, routed)           0.402    18.610    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[3]_i_5__0_n_0
    SLICE_X101Y67        LUT6 (Prop_lut6_I5_O)        0.124    18.734 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    18.734    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/D[1]
    SLICE_X101Y67        FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.612    16.260    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.603    19.761    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/CLK
    SLICE_X101Y67        FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias_reg[3]/C
                         clock pessimism              0.602    20.363    
                         clock uncertainty           -0.203    20.160    
    SLICE_X101Y67        FDRE (Setup_fdre_C_D)        0.029    20.189    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.189    
                         arrival time                         -18.734    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.836ns  (logic 2.910ns (24.586%)  route 8.926ns (75.414%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.299ns = ( 19.767 - 13.468 ) 
    Source Clock Delay      (SCD):    6.901ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.806     3.100    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.723     6.901    design_1_i/display_demo_dvi_0/inst/display_timings_inst/CLK
    SLICE_X88Y59         FDSE                                         r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDSE (Prop_fdse_C_Q)         0.419     7.320 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[3]/Q
                         net (fo=99, routed)          1.270     8.590    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[15]_1[3]
    SLICE_X94Y62         LUT2 (Prop_lut2_I0_O)        0.299     8.889 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_593/O
                         net (fo=1, routed)           0.000     8.889    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_593_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.422 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias_reg[1]_i_296/CO[3]
                         net (fo=1, routed)           0.000     9.422    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias_reg[1]_i_296_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.539 f  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias_reg[1]_i_174/CO[3]
                         net (fo=1, routed)           1.130    10.668    design_1_i/display_demo_dvi_0/inst/display_timings_inst/gfx_inst/test_card_simple_1/n_y_499_in
    SLICE_X92Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.792 f  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_100/O
                         net (fo=5, routed)           1.204    11.996    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_100_n_0
    SLICE_X89Y65         LUT6 (Prop_lut6_I2_O)        0.124    12.120 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_69__0/O
                         net (fo=3, routed)           1.194    13.314    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_69__0_n_0
    SLICE_X92Y64         LUT6 (Prop_lut6_I3_O)        0.124    13.438 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_39/O
                         net (fo=8, routed)           0.952    14.390    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_39_n_0
    SLICE_X98Y65         LUT4 (Prop_lut4_I3_O)        0.150    14.540 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[2]_i_3/O
                         net (fo=1, routed)           0.790    15.329    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[2]_i_3_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I0_O)        0.328    15.657 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[2]_i_2/O
                         net (fo=24, routed)          0.461    16.118    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[1]_i_7_0[0]
    SLICE_X99Y62         LUT5 (Prop_lut5_I0_O)        0.118    16.236 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[7]_i_2__0/O
                         net (fo=9, routed)           0.650    16.887    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[7]_i_2__0_n_0
    SLICE_X99Y60         LUT6 (Prop_lut6_I1_O)        0.326    17.213 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_16__0/O
                         net (fo=3, routed)           0.868    18.080    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[4]_i_16__0_n_0
    SLICE_X99Y60         LUT6 (Prop_lut6_I0_O)        0.124    18.204 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_5__0/O
                         net (fo=1, routed)           0.409    18.613    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_5__0_n_0
    SLICE_X100Y60        LUT6 (Prop_lut6_I5_O)        0.124    18.737 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    18.737    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[4]_3[0]
    SLICE_X100Y60        FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        1.612    16.260    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.343 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    18.068    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.159 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.609    19.767    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/CLK
    SLICE_X100Y60        FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[2]/C
                         clock pessimism              0.602    20.369    
                         clock uncertainty           -0.203    20.166    
    SLICE_X100Y60        FDRE (Setup_fdre_C_D)        0.077    20.243    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.243    
                         arrival time                         -18.737    
  -------------------------------------------------------------------
                         slack                                  1.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch0/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.637%)  route 0.658ns (82.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.597     0.933    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.708     2.246    design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/CLK
    SLICE_X113Y126       FDPE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDPE (Prop_fdpe_C_Q)         0.141     2.387 r  design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.658     3.045    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch0/i_rst_oserdes
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch0/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.864     1.230    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.980     2.868    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch0/CLK
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch0/master10/CLKDIV
                         clock pessimism             -0.588     2.280    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.839    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch0/master10
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch0/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.286%)  route 0.675ns (82.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.597     0.933    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.708     2.246    design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/CLK
    SLICE_X113Y126       FDPE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDPE (Prop_fdpe_C_Q)         0.141     2.387 r  design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.675     3.061    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch0/i_rst_oserdes
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch0/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.864     1.230    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.980     2.868    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch0/CLK
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch0/slave10/CLKDIV
                         clock pessimism             -0.588     2.280    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.839    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch0/slave10
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.446%)  route 0.176ns (48.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.597     0.933    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.608     2.145    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/CLK
    SLICE_X101Y60        FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        FDRE (Prop_fdre_C_Q)         0.141     2.286 r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[1]/Q
                         net (fo=12, routed)          0.176     2.462    design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias_reg[4]_0[0]
    SLICE_X100Y60        LUT6 (Prop_lut6_I0_O)        0.045     2.507 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.507    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[4]_3[0]
    SLICE_X100Y60        FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.864     1.230    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.878     2.766    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/CLK
    SLICE_X100Y60        FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[2]/C
                         clock pessimism             -0.608     2.158    
    SLICE_X100Y60        FDRE (Hold_fdre_C_D)         0.120     2.278    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.597     0.933    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.603     2.140    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/CLK
    SLICE_X100Y68        FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y68        FDRE (Prop_fdre_C_Q)         0.164     2.304 r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias_reg[1]/Q
                         net (fo=12, routed)          0.199     2.503    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/Q[0]
    SLICE_X100Y68        LUT5 (Prop_lut5_I2_O)        0.045     2.548 r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.548    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias[1]_i_1__1_n_0
    SLICE_X100Y68        FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.864     1.230    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.871     2.759    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/CLK
    SLICE_X100Y68        FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias_reg[1]/C
                         clock pessimism             -0.619     2.140    
    SLICE_X100Y68        FDRE (Hold_fdre_C_D)         0.120     2.260    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch0/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch2/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.141ns (15.464%)  route 0.771ns (84.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.597     0.933    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.708     2.246    design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/CLK
    SLICE_X113Y126       FDPE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDPE (Prop_fdpe_C_Q)         0.141     2.387 r  design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.771     3.157    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch2/i_rst_oserdes
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch2/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.864     1.230    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.981     2.869    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch2/CLK
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch2/master10/CLKDIV
                         clock pessimism             -0.588     2.280    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.839    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch2/master10
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.789%)  route 0.258ns (55.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.597     0.933    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.600     2.137    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/CLK
    SLICE_X94Y70         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y70         FDRE (Prop_fdre_C_Q)         0.164     2.301 r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[1]/Q
                         net (fo=12, routed)          0.258     2.559    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/Q[0]
    SLICE_X94Y70         LUT5 (Prop_lut5_I4_O)        0.045     2.604 r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias[1]_i_1/O
                         net (fo=1, routed)           0.000     2.604    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias[1]_i_1_n_0
    SLICE_X94Y70         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.864     1.230    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.868     2.756    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/CLK
    SLICE_X94Y70         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[1]/C
                         clock pessimism             -0.619     2.137    
    SLICE_X94Y70         FDRE (Hold_fdre_C_D)         0.121     2.258    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.221%)  route 0.255ns (57.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.597     0.933    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.608     2.145    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/CLK
    SLICE_X101Y60        FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        FDRE (Prop_fdre_C_Q)         0.141     2.286 r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[1]/Q
                         net (fo=12, routed)          0.255     2.541    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/Q[0]
    SLICE_X101Y60        LUT5 (Prop_lut5_I4_O)        0.045     2.586 r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.586    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias[1]_i_1__0_n_0
    SLICE_X101Y60        FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.864     1.230    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.878     2.766    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/CLK
    SLICE_X101Y60        FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[1]/C
                         clock pessimism             -0.621     2.145    
    SLICE_X101Y60        FDRE (Hold_fdre_C_D)         0.092     2.237    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch1/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch2/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.141ns (14.592%)  route 0.825ns (85.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.597     0.933    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.708     2.246    design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/CLK
    SLICE_X113Y126       FDPE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDPE (Prop_fdpe_C_Q)         0.141     2.387 r  design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.825     3.212    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch2/i_rst_oserdes
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch2/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.864     1.230    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.981     2.869    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch2/CLK
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch2/slave10/CLKDIV
                         clock pessimism             -0.588     2.280    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.839    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch2/slave10
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_chc/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.141ns (14.048%)  route 0.863ns (85.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.597     0.933    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.708     2.246    design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/CLK
    SLICE_X113Y126       FDPE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDPE (Prop_fdpe_C_Q)         0.141     2.387 r  design_1_i/display_demo_dvi_0/inst/dvi_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.863     3.249    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_chc/i_rst_oserdes
    OLOGIC_X1Y127        OSERDESE2                                    r  design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_chc/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.864     1.230    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.981     2.869    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_chc/CLK
    OLOGIC_X1Y127        OSERDESE2                                    r  design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_chc/slave10/CLKDIV
                         clock pessimism             -0.588     2.280    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.839    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_chc/slave10
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/o_tmds_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.254ns (44.372%)  route 0.318ns (55.628%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.597     0.933    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.600     2.137    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/CLK
    SLICE_X94Y70         FDRE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y70         FDRE (Prop_fdre_C_Q)         0.164     2.301 r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/bias_reg[4]/Q
                         net (fo=5, routed)           0.140     2.441    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/Q[3]
    SLICE_X94Y71         LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/o_tmds[7]_i_2/O
                         net (fo=6, routed)           0.178     2.665    design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds_reg[7]
    SLICE_X96Y71         LUT6 (Prop_lut6_I5_O)        0.045     2.710 r  design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_tmds[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.710    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/o_tmds_reg[6]_0
    SLICE_X96Y71         FDSE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/o_tmds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2823, routed)        0.864     1.230    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.867     2.755    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/CLK
    SLICE_X96Y71         FDSE                                         r  design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/o_tmds_reg[6]/C
                         clock pessimism             -0.605     2.150    
    SLICE_X96Y71         FDSE (Hold_fdse_C_D)         0.121     2.271    design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/o_tmds_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.438    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch0/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch0/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch1/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y129    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch1/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y122    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch2/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y121    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch2/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_chc/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_chc/slave10/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X96Y71     design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/o_tmds_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X96Y71     design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/o_tmds_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X96Y71     design_1_i/display_demo_dvi_0/inst/dvi_out/encode_ch2/o_tmds_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X88Y62     design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X88Y62     design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X90Y63     design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X91Y63     design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X91Y63     design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[9]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X83Y66     design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X83Y66     design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sy_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X88Y59     design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X88Y59     design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X88Y58     design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X88Y58     design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X88Y59     design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X88Y59     design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X88Y59     design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X88Y59     design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X88Y60     design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X89Y59     design_1_i/display_demo_dvi_0/inst/display_timings_inst/o_sx_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    design_1_i/display_demo_dvi_0/inst/display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    design_1_i/display_demo_dvi_0/inst/dvi_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y0  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/display_demo_dvi_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



