{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746204727317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746204727318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  2 17:52:07 2025 " "Processing started: Fri May  2 17:52:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746204727318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746204727318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc-v -c risc-v " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc-v -c risc-v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746204727318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746204727724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746204727724 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \")\" cpu.v(191) " "Verilog HDL syntax error at cpu.v(191) near text: \"input\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 191 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1746204738234 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "program_counter cpu.v(188) " "Ignored design unit \"program_counter\" at cpu.v(188) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 188 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738235 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CompSigned cpu.v(211) " "Ignored design unit \"CompSigned\" at cpu.v(211) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 211 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738235 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CompUnsigned cpu.v(227) " "Ignored design unit \"CompUnsigned\" at cpu.v(227) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 227 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738235 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Mux_2x1_NBits cpu.v(243) " "Ignored design unit \"Mux_2x1_NBits\" at cpu.v(243) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 243 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738236 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "shifter_logical_left cpu.v(263) " "Ignored design unit \"shifter_logical_left\" at cpu.v(263) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 263 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738236 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "shifter_logic_arithmetic_right cpu.v(344) " "Ignored design unit \"shifter_logic_arithmetic_right\" at cpu.v(344) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 344 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738236 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DIG_Add cpu.v(442) " "Ignored design unit \"DIG_Add\" at cpu.v(442) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 442 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738236 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Mux_8x1 cpu.v(462) " "Ignored design unit \"Mux_8x1\" at cpu.v(462) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 462 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738236 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Mux_8x1_NBits cpu.v(492) " "Ignored design unit \"Mux_8x1_NBits\" at cpu.v(492) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 492 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738236 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "arethmetic_and_logic_unit cpu.v(524) " "Ignored design unit \"arethmetic_and_logic_unit\" at cpu.v(524) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 524 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738237 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Mux_4x1_NBits cpu.v(644) " "Ignored design unit \"Mux_4x1_NBits\" at cpu.v(644) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 644 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738237 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DIG_BitExtender cpu.v(667) " "Ignored design unit \"DIG_BitExtender\" at cpu.v(667) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 667 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738237 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sign_extender cpu.v(681) " "Ignored design unit \"sign_extender\" at cpu.v(681) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 681 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738237 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "adder cpu.v(696) " "Ignored design unit \"adder\" at cpu.v(696) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 696 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738237 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "large_sign_extender cpu.v(712) " "Ignored design unit \"large_sign_extender\" at cpu.v(712) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 712 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738237 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "shifter cpu.v(727) " "Ignored design unit \"shifter\" at cpu.v(727) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 727 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738237 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "strDataGen_inc cpu.v(736) " "Ignored design unit \"strDataGen_inc\" at cpu.v(736) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 736 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738237 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "strGen_inc cpu.v(786) " "Ignored design unit \"strGen_inc\" at cpu.v(786) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v" 786 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1746204738237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746204738239 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746204738314 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May  2 17:52:18 2025 " "Processing ended: Fri May  2 17:52:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746204738314 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746204738314 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746204738314 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746204738314 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746204739025 ""}
