Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 06:53:59 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     83.268        0.000                      0                 1056        0.103        0.000                      0                 1056       49.500        0.000                       0                   413  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              83.268        0.000                      0                 1052        0.103        0.000                      0                 1052       49.500        0.000                       0                   413  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   93.335        0.000                      0                    4        0.718        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       83.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.268ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/sm/D_debug_dff_q_reg_cooolgate_en_gate_2_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.508ns  (logic 1.572ns (9.522%)  route 14.936ns (90.478%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X39Y65         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[7]/Q
                         net (fo=134, routed)         3.268     8.854    sm/D_states_q_reg[7]_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.978 f  sm/D_states_q[3]_i_24/O
                         net (fo=19, routed)          1.471    10.449    sm/D_states_q[3]_i_24_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.573 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.473    11.046    sm/out_sig0_carry_i_35_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I2_O)        0.124    11.170 r  sm/out_sig0_carry_i_20/O
                         net (fo=1, routed)           0.817    11.987    sm/out_sig0_carry_i_20_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.124    12.111 r  sm/out_sig0_carry_i_10/O
                         net (fo=87, routed)          3.014    15.125    sm/M_sm_ra1[2]
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    15.249 f  sm/out_sig0_carry__1_i_1/O
                         net (fo=8, routed)           1.211    16.460    L_reg/M_alum_a[0]
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    16.584 f  L_reg/D_states_q[7]_i_54/O
                         net (fo=6, routed)           0.666    17.249    L_reg/D_registers_q_reg[7][10]_0
    SLICE_X46Y64         LUT5 (Prop_lut5_I2_O)        0.124    17.373 f  L_reg/D_states_q[7]_i_21/O
                         net (fo=2, routed)           0.863    18.236    sm/D_states_q_reg[0]_rep_3
    SLICE_X47Y69         LUT6 (Prop_lut6_I2_O)        0.124    18.360 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           1.185    19.545    sm/D_states_q[7]_i_4_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.124    19.669 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          1.970    21.638    sm/D_states_q[7]_i_1_n_0
    SLICE_X32Y61         FDCE                                         r  sm/sm/D_debug_dff_q_reg_cooolgate_en_gate_2_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.432   104.836    sm/clk_IBUF_BUFG
    SLICE_X32Y61         FDCE                                         r  sm/sm/D_debug_dff_q_reg_cooolgate_en_gate_2_cooolDelFlop/C
                         clock pessimism              0.186   105.023    
                         clock uncertainty           -0.035   104.987    
    SLICE_X32Y61         FDCE (Setup_fdce_C_D)       -0.081   104.906    sm/sm/D_debug_dff_q_reg_cooolgate_en_gate_2_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        104.906    
                         arrival time                         -21.638    
  -------------------------------------------------------------------
                         slack                                 83.268    

Slack (MET) :             83.380ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.826ns  (logic 2.647ns (16.726%)  route 13.179ns (83.274%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X39Y65         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[7]/Q
                         net (fo=134, routed)         3.268     8.854    sm/D_states_q_reg[7]_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.978 f  sm/D_states_q[3]_i_24/O
                         net (fo=19, routed)          2.111    11.089    sm/D_states_q[3]_i_24_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  sm/out_sig0_carry__1_i_41/O
                         net (fo=1, routed)           0.159    11.371    sm/out_sig0_carry__1_i_41_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.495 r  sm/out_sig0_carry__1_i_29/O
                         net (fo=48, routed)          1.630    13.126    sm/out_sig0_carry__1_i_29_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    13.250 r  sm/ram_reg_i_81/O
                         net (fo=1, routed)           0.939    14.189    sm/ram_reg_i_81_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.313 r  sm/ram_reg_i_38/O
                         net (fo=31, routed)          1.852    16.164    sm/ram_reg_i_38_1[1]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124    16.288 r  sm/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000    16.288    alum/ram_reg_i_88_1[1]
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.838 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.838    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.151 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.806    17.957    alum/data1[7]
    SLICE_X46Y61         LUT4 (Prop_lut4_I0_O)        0.306    18.263 r  alum/ram_reg_i_69/O
                         net (fo=1, routed)           0.670    18.933    sm/ram_reg_10
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.124    19.057 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.821    19.878    sm/D_registers_q_reg[3][7]
    SLICE_X43Y61         LUT5 (Prop_lut5_I4_O)        0.154    20.032 r  sm/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.923    20.956    brams/bram2/ram_reg_0[7]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.478   104.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.140    
                         clock uncertainty           -0.035   105.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.769   104.336    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.336    
                         arrival time                         -20.956    
  -------------------------------------------------------------------
                         slack                                 83.380    

Slack (MET) :             83.523ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.684ns  (logic 2.777ns (17.705%)  route 12.907ns (82.295%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X39Y65         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[7]/Q
                         net (fo=134, routed)         3.268     8.854    sm/D_states_q_reg[7]_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.978 f  sm/D_states_q[3]_i_24/O
                         net (fo=19, routed)          2.111    11.089    sm/D_states_q[3]_i_24_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  sm/out_sig0_carry__1_i_41/O
                         net (fo=1, routed)           0.159    11.371    sm/out_sig0_carry__1_i_41_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.495 r  sm/out_sig0_carry__1_i_29/O
                         net (fo=48, routed)          1.630    13.126    sm/out_sig0_carry__1_i_29_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    13.250 r  sm/ram_reg_i_81/O
                         net (fo=1, routed)           0.939    14.189    sm/ram_reg_i_81_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.313 r  sm/ram_reg_i_38/O
                         net (fo=31, routed)          1.852    16.164    sm/ram_reg_i_38_1[1]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124    16.288 r  sm/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000    16.288    alum/ram_reg_i_88_1[1]
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.838 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.838    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.952    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.286 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.684    17.970    alum/data1[9]
    SLICE_X46Y62         LUT4 (Prop_lut4_I0_O)        0.303    18.273 r  alum/ram_reg_i_65/O
                         net (fo=1, routed)           0.282    18.555    sm/ram_reg_4
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.124    18.679 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           1.134    19.813    sm/D_registers_q_reg[3][9]
    SLICE_X47Y61         LUT5 (Prop_lut5_I4_O)        0.152    19.965 r  sm/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.850    20.814    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.478   104.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.140    
                         clock uncertainty           -0.035   105.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.768   104.337    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.337    
                         arrival time                         -20.814    
  -------------------------------------------------------------------
                         slack                                 83.523    

Slack (MET) :             83.665ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.537ns  (logic 2.648ns (17.044%)  route 12.889ns (82.956%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X39Y65         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[7]/Q
                         net (fo=134, routed)         3.268     8.854    sm/D_states_q_reg[7]_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.978 f  sm/D_states_q[3]_i_24/O
                         net (fo=19, routed)          2.111    11.089    sm/D_states_q[3]_i_24_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  sm/out_sig0_carry__1_i_41/O
                         net (fo=1, routed)           0.159    11.371    sm/out_sig0_carry__1_i_41_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.495 r  sm/out_sig0_carry__1_i_29/O
                         net (fo=48, routed)          1.630    13.126    sm/out_sig0_carry__1_i_29_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    13.250 r  sm/ram_reg_i_81/O
                         net (fo=1, routed)           0.939    14.189    sm/ram_reg_i_81_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.313 r  sm/ram_reg_i_38/O
                         net (fo=31, routed)          1.852    16.164    sm/ram_reg_i_38_1[1]
    SLICE_X45Y59         LUT2 (Prop_lut2_I0_O)        0.124    16.288 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    16.288    alum/S[1]
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.838 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.838    alum/out_sig0_carry_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.952    alum/out_sig0_carry__0_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.191 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.785    17.977    sm/D_registers_q_reg[7][11]_1[2]
    SLICE_X44Y63         LUT4 (Prop_lut4_I3_O)        0.302    18.279 r  sm/ram_reg_i_63/O
                         net (fo=1, routed)           0.622    18.901    sm/ram_reg_i_63_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    19.025 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.705    19.730    sm/D_registers_q_reg[3][10]
    SLICE_X47Y61         LUT5 (Prop_lut5_I4_O)        0.119    19.849 r  sm/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.817    20.667    brams/bram2/ram_reg_0[10]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.478   104.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.140    
                         clock uncertainty           -0.035   105.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.774   104.331    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.331    
                         arrival time                         -20.667    
  -------------------------------------------------------------------
                         slack                                 83.665    

Slack (MET) :             83.696ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.713ns  (logic 2.617ns (16.654%)  route 13.096ns (83.345%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X39Y65         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[7]/Q
                         net (fo=134, routed)         3.268     8.854    sm/D_states_q_reg[7]_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.978 f  sm/D_states_q[3]_i_24/O
                         net (fo=19, routed)          2.111    11.089    sm/D_states_q[3]_i_24_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  sm/out_sig0_carry__1_i_41/O
                         net (fo=1, routed)           0.159    11.371    sm/out_sig0_carry__1_i_41_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.495 r  sm/out_sig0_carry__1_i_29/O
                         net (fo=48, routed)          1.630    13.126    sm/out_sig0_carry__1_i_29_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    13.250 r  sm/ram_reg_i_81/O
                         net (fo=1, routed)           0.939    14.189    sm/ram_reg_i_81_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.313 r  sm/ram_reg_i_38/O
                         net (fo=31, routed)          1.852    16.164    sm/ram_reg_i_38_1[1]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124    16.288 r  sm/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000    16.288    alum/ram_reg_i_88_1[1]
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.838 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.838    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.151 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.806    17.957    alum/data1[7]
    SLICE_X46Y61         LUT4 (Prop_lut4_I0_O)        0.306    18.263 r  alum/ram_reg_i_69/O
                         net (fo=1, routed)           0.670    18.933    sm/ram_reg_10
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.124    19.057 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.821    19.878    display/ram_reg_4
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.124    20.002 r  display/ram_reg_i_6/O
                         net (fo=1, routed)           0.841    20.843    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.478   104.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.140    
                         clock uncertainty           -0.035   105.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   104.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.539    
                         arrival time                         -20.843    
  -------------------------------------------------------------------
                         slack                                 83.696    

Slack (MET) :             83.704ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.503ns  (logic 2.661ns (17.165%)  route 12.842ns (82.835%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X39Y65         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[7]/Q
                         net (fo=134, routed)         3.268     8.854    sm/D_states_q_reg[7]_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.978 f  sm/D_states_q[3]_i_24/O
                         net (fo=19, routed)          2.111    11.089    sm/D_states_q[3]_i_24_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  sm/out_sig0_carry__1_i_41/O
                         net (fo=1, routed)           0.159    11.371    sm/out_sig0_carry__1_i_41_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.495 r  sm/out_sig0_carry__1_i_29/O
                         net (fo=48, routed)          1.630    13.126    sm/out_sig0_carry__1_i_29_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    13.250 r  sm/ram_reg_i_81/O
                         net (fo=1, routed)           0.939    14.189    sm/ram_reg_i_81_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.313 r  sm/ram_reg_i_38/O
                         net (fo=31, routed)          1.852    16.164    sm/ram_reg_i_38_1[1]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124    16.288 r  sm/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000    16.288    alum/ram_reg_i_88_1[1]
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.838 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.838    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.172 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.972    18.145    sm/D_registers_q_reg[7][11]_0[1]
    SLICE_X46Y60         LUT4 (Prop_lut4_I1_O)        0.303    18.448 r  sm/ram_reg_i_72/O
                         net (fo=1, routed)           0.639    19.087    sm/ram_reg_i_72_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I5_O)        0.124    19.211 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           0.444    19.655    sm/D_registers_q_reg[3][5]
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.150    19.805 r  sm/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.828    20.633    brams/bram2/ram_reg_0[5]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.478   104.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.140    
                         clock uncertainty           -0.035   105.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   104.337    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.337    
                         arrival time                         -20.633    
  -------------------------------------------------------------------
                         slack                                 83.704    

Slack (MET) :             83.739ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.462ns  (logic 2.234ns (14.449%)  route 13.228ns (85.551%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X39Y65         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[7]/Q
                         net (fo=134, routed)         3.268     8.854    sm/D_states_q_reg[7]_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.978 f  sm/D_states_q[3]_i_24/O
                         net (fo=19, routed)          2.111    11.089    sm/D_states_q[3]_i_24_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  sm/out_sig0_carry__1_i_41/O
                         net (fo=1, routed)           0.159    11.371    sm/out_sig0_carry__1_i_41_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.495 r  sm/out_sig0_carry__1_i_29/O
                         net (fo=48, routed)          1.630    13.126    sm/out_sig0_carry__1_i_29_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    13.250 r  sm/ram_reg_i_81/O
                         net (fo=1, routed)           0.939    14.189    sm/ram_reg_i_81_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.313 r  sm/ram_reg_i_38/O
                         net (fo=31, routed)          1.852    16.164    sm/ram_reg_i_38_1[1]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124    16.288 r  sm/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000    16.288    alum/ram_reg_i_88_1[1]
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.515 r  alum/out_sig0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           1.138    17.653    alum/data1[1]
    SLICE_X44Y63         LUT3 (Prop_lut3_I2_O)        0.331    17.984 r  alum/ram_reg_i_83/O
                         net (fo=1, routed)           0.583    18.567    sm/D_registers_q_reg[7][1]_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.326    18.893 r  sm/ram_reg_i_39/O
                         net (fo=3, routed)           0.727    19.620    sm/ram_reg_i_39_n_0
    SLICE_X43Y60         LUT5 (Prop_lut5_I4_O)        0.150    19.770 r  sm/ram_reg_i_12/O
                         net (fo=1, routed)           0.822    20.592    brams/bram2/ram_reg_0[1]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.478   104.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.140    
                         clock uncertainty           -0.035   105.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.774   104.331    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.331    
                         arrival time                         -20.592    
  -------------------------------------------------------------------
                         slack                                 83.739    

Slack (MET) :             83.753ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.006ns  (logic 1.572ns (9.821%)  route 14.434ns (90.179%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 104.833 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X39Y65         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[7]/Q
                         net (fo=134, routed)         3.268     8.854    sm/D_states_q_reg[7]_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.978 f  sm/D_states_q[3]_i_24/O
                         net (fo=19, routed)          1.471    10.449    sm/D_states_q[3]_i_24_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.573 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.473    11.046    sm/out_sig0_carry_i_35_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I2_O)        0.124    11.170 r  sm/out_sig0_carry_i_20/O
                         net (fo=1, routed)           0.817    11.987    sm/out_sig0_carry_i_20_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.124    12.111 r  sm/out_sig0_carry_i_10/O
                         net (fo=87, routed)          3.014    15.125    sm/M_sm_ra1[2]
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    15.249 f  sm/out_sig0_carry__1_i_1/O
                         net (fo=8, routed)           1.211    16.460    L_reg/M_alum_a[0]
    SLICE_X45Y63         LUT6 (Prop_lut6_I2_O)        0.124    16.584 f  L_reg/D_states_q[7]_i_54/O
                         net (fo=6, routed)           0.666    17.249    L_reg/D_registers_q_reg[7][10]_0
    SLICE_X46Y64         LUT5 (Prop_lut5_I2_O)        0.124    17.373 f  L_reg/D_states_q[7]_i_21/O
                         net (fo=2, routed)           0.863    18.236    sm/D_states_q_reg[0]_rep_3
    SLICE_X47Y69         LUT6 (Prop_lut6_I2_O)        0.124    18.360 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           1.185    19.545    sm/D_states_q[7]_i_4_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I1_O)        0.124    19.669 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          1.468    21.136    sm/D_states_q[7]_i_1_n_0
    SLICE_X39Y65         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.429   104.833    sm/clk_IBUF_BUFG
    SLICE_X39Y65         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.297   105.130    
                         clock uncertainty           -0.035   105.095    
    SLICE_X39Y65         FDSE (Setup_fdse_C_CE)      -0.205   104.890    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.890    
                         arrival time                         -21.136    
  -------------------------------------------------------------------
                         slack                                 83.753    

Slack (MET) :             83.781ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.628ns  (logic 2.749ns (17.590%)  route 12.879ns (82.410%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X39Y65         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[7]/Q
                         net (fo=134, routed)         3.268     8.854    sm/D_states_q_reg[7]_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.978 f  sm/D_states_q[3]_i_24/O
                         net (fo=19, routed)          2.111    11.089    sm/D_states_q[3]_i_24_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  sm/out_sig0_carry__1_i_41/O
                         net (fo=1, routed)           0.159    11.371    sm/out_sig0_carry__1_i_41_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.495 r  sm/out_sig0_carry__1_i_29/O
                         net (fo=48, routed)          1.630    13.126    sm/out_sig0_carry__1_i_29_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    13.250 r  sm/ram_reg_i_81/O
                         net (fo=1, routed)           0.939    14.189    sm/ram_reg_i_81_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.313 r  sm/ram_reg_i_38/O
                         net (fo=31, routed)          1.852    16.164    sm/ram_reg_i_38_1[1]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124    16.288 r  sm/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000    16.288    alum/ram_reg_i_88_1[1]
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.838 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.838    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.952    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.286 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.684    17.970    alum/data1[9]
    SLICE_X46Y62         LUT4 (Prop_lut4_I0_O)        0.303    18.273 r  alum/ram_reg_i_65/O
                         net (fo=1, routed)           0.282    18.555    sm/ram_reg_4
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.124    18.679 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           1.134    19.813    display/ram_reg_2
    SLICE_X47Y61         LUT5 (Prop_lut5_I2_O)        0.124    19.937 r  display/ram_reg_i_4/O
                         net (fo=1, routed)           0.821    20.758    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.478   104.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.140    
                         clock uncertainty           -0.035   105.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   104.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.539    
                         arrival time                         -20.758    
  -------------------------------------------------------------------
                         slack                                 83.781    

Slack (MET) :             83.829ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 2.423ns (15.758%)  route 12.954ns (84.242%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X39Y65         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDSE (Prop_fdse_C_Q)         0.456     5.586 f  sm/D_states_q_reg[7]/Q
                         net (fo=134, routed)         3.268     8.854    sm/D_states_q_reg[7]_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.978 f  sm/D_states_q[3]_i_24/O
                         net (fo=19, routed)          2.111    11.089    sm/D_states_q[3]_i_24_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I2_O)        0.124    11.213 r  sm/out_sig0_carry__1_i_41/O
                         net (fo=1, routed)           0.159    11.371    sm/out_sig0_carry__1_i_41_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.495 r  sm/out_sig0_carry__1_i_29/O
                         net (fo=48, routed)          1.630    13.126    sm/out_sig0_carry__1_i_29_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    13.250 r  sm/ram_reg_i_81/O
                         net (fo=1, routed)           0.939    14.189    sm/ram_reg_i_81_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.313 r  sm/ram_reg_i_38/O
                         net (fo=31, routed)          1.852    16.164    sm/ram_reg_i_38_1[1]
    SLICE_X44Y59         LUT2 (Prop_lut2_I0_O)        0.124    16.288 r  sm/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000    16.288    alum/ram_reg_i_88_1[1]
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.928 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.811    17.739    alum/data1[3]
    SLICE_X43Y59         LUT4 (Prop_lut4_I0_O)        0.306    18.045 r  alum/ram_reg_i_76/O
                         net (fo=1, routed)           0.594    18.639    sm/ram_reg_17
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124    18.763 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.673    19.435    sm/D_states_q_reg[2]_4
    SLICE_X48Y59         LUT5 (Prop_lut5_I4_O)        0.153    19.588 r  sm/ram_reg_i_10__0/O
                         net (fo=1, routed)           0.919    20.507    brams/bram2/ram_reg_0[3]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.478   104.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.140    
                         clock uncertainty           -0.035   105.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.769   104.336    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.336    
                         arrival time                         -20.507    
  -------------------------------------------------------------------
                         slack                                 83.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    bseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.984    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_7
    SLICE_X43Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.832     2.021    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    bseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    bseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.995 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     1.995    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_5
    SLICE_X43Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.832     2.021    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    bseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.565     1.509    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  aseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.134     1.783    aseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.943 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.944    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.998    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6_n_7
    SLICE_X44Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.833     2.022    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    aseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.565     1.509    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  aseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.134     1.783    aseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.943 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.944    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.009 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     2.009    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6_n_5
    SLICE_X44Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.833     2.022    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    aseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.580     1.524    forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.723    forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y73         FDRE                                         r  forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.846     2.036    forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.524    
    SLICE_X58Y73         FDRE (Hold_fdre_C_D)         0.071     1.595    forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.580     1.524    forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.730    forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y73         FDRE                                         r  forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.846     2.036    forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.524    
    SLICE_X58Y73         FDRE (Hold_fdre_C_D)         0.075     1.599    forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.582     1.526    forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.732    forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y71         FDRE                                         r  forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.850     2.039    forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X58Y71         FDRE (Hold_fdre_C_D)         0.075     1.601    forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    bseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.020 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[1]
                         net (fo=1, routed)           0.000     2.020    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_6
    SLICE_X43Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.832     2.021    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    bseg_driver/ctr/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    bseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.020 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     2.020    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_4
    SLICE_X43Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.832     2.021    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    bseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    bseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.969 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     1.969    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.023 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     2.023    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_7
    SLICE_X43Y51         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.832     2.021    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105     1.881    bseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y24   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y25   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y63   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y65   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y65   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y65   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y65   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y65   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y65   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y65   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y65   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y65   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y63   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y63   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y65   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y65   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y65   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y65   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y65   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y65   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y65   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y65   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y63   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y63   D_gamecounter_q_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       93.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.335ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.704ns (11.290%)  route 5.531ns (88.710%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X45Y68         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  sm/D_states_q_reg[3]/Q
                         net (fo=147, routed)         2.976     8.560    sm/D_states_q_reg_n_0_[3]
    SLICE_X49Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.684 f  sm/D_stage_q[3]_i_2/O
                         net (fo=22, routed)          1.921    10.605    sm/D_stage_q[3]_i_2_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.729 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.635    11.363    fifo_reset_cond/AS[0]
    SLICE_X40Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.431   104.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X40Y65         FDPE (Recov_fdpe_C_PRE)     -0.359   104.699    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.699    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                 93.335    

Slack (MET) :             93.335ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.704ns (11.290%)  route 5.531ns (88.710%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X45Y68         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  sm/D_states_q_reg[3]/Q
                         net (fo=147, routed)         2.976     8.560    sm/D_states_q_reg_n_0_[3]
    SLICE_X49Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.684 f  sm/D_stage_q[3]_i_2/O
                         net (fo=22, routed)          1.921    10.605    sm/D_stage_q[3]_i_2_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.729 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.635    11.363    fifo_reset_cond/AS[0]
    SLICE_X40Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.431   104.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X40Y65         FDPE (Recov_fdpe_C_PRE)     -0.359   104.699    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.699    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                 93.335    

Slack (MET) :             93.335ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.704ns (11.290%)  route 5.531ns (88.710%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X45Y68         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  sm/D_states_q_reg[3]/Q
                         net (fo=147, routed)         2.976     8.560    sm/D_states_q_reg_n_0_[3]
    SLICE_X49Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.684 f  sm/D_stage_q[3]_i_2/O
                         net (fo=22, routed)          1.921    10.605    sm/D_stage_q[3]_i_2_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.729 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.635    11.363    fifo_reset_cond/AS[0]
    SLICE_X40Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.431   104.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X40Y65         FDPE (Recov_fdpe_C_PRE)     -0.359   104.699    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.699    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                 93.335    

Slack (MET) :             93.335ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.704ns (11.290%)  route 5.531ns (88.710%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X45Y68         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  sm/D_states_q_reg[3]/Q
                         net (fo=147, routed)         2.976     8.560    sm/D_states_q_reg_n_0_[3]
    SLICE_X49Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.684 f  sm/D_stage_q[3]_i_2/O
                         net (fo=22, routed)          1.921    10.605    sm/D_stage_q[3]_i_2_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.729 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.635    11.363    fifo_reset_cond/AS[0]
    SLICE_X40Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.431   104.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X40Y65         FDPE (Recov_fdpe_C_PRE)     -0.359   104.699    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.699    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                 93.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.362%)  route 0.470ns (71.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_ddr_q_reg/Q
                         net (fo=76, routed)          0.253     1.896    sm/M_brams_ro
    SLICE_X40Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.941 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.217     2.158    fifo_reset_cond/AS[0]
    SLICE_X40Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.825     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X40Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.362%)  route 0.470ns (71.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_ddr_q_reg/Q
                         net (fo=76, routed)          0.253     1.896    sm/M_brams_ro
    SLICE_X40Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.941 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.217     2.158    fifo_reset_cond/AS[0]
    SLICE_X40Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.825     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X40Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.362%)  route 0.470ns (71.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_ddr_q_reg/Q
                         net (fo=76, routed)          0.253     1.896    sm/M_brams_ro
    SLICE_X40Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.941 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.217     2.158    fifo_reset_cond/AS[0]
    SLICE_X40Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.825     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X40Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.362%)  route 0.470ns (71.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_ddr_q_reg/Q
                         net (fo=76, routed)          0.253     1.896    sm/M_brams_ro
    SLICE_X40Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.941 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.217     2.158    fifo_reset_cond/AS[0]
    SLICE_X40Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.825     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X40Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.718    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.843ns  (logic 11.435ns (33.789%)  route 22.408ns (66.211%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT4=7 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  L_reg/D_registers_q_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[3][11]/Q
                         net (fo=14, routed)          1.910     7.505    L_reg/D_registers_q_reg[3][12]_2[10]
    SLICE_X37Y56         LUT2 (Prop_lut2_I1_O)        0.152     7.657 r  L_reg/L_535c4a8b_remainder0__0_carry_i_21/O
                         net (fo=1, routed)           0.649     8.306    L_reg/L_535c4a8b_remainder0__0_carry_i_21_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.326     8.632 r  L_reg/L_535c4a8b_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.970     9.602    L_reg/L_535c4a8b_remainder0__0_carry_i_16__0_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.726 f  L_reg/L_535c4a8b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.575    10.301    L_reg/L_535c4a8b_remainder0__0_carry_i_14__0_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.425 r  L_reg/L_535c4a8b_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.171    11.595    L_reg/L_535c4a8b_remainder0__0_carry_i_10__0_n_0
    SLICE_X39Y54         LUT4 (Prop_lut4_I0_O)        0.124    11.719 r  L_reg/L_535c4a8b_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.719    bseg_driver/decimal_renderer/i__carry__0_i_19__0_0[1]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.269 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.269    bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.383    bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__0_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.717 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.856    13.573    L_reg/L_535c4a8b_remainder0_1[9]
    SLICE_X41Y57         LUT5 (Prop_lut5_I3_O)        0.303    13.876 r  L_reg/i__carry_i_19__2/O
                         net (fo=8, routed)           0.987    14.864    L_reg/i__carry_i_19__2_n_0
    SLICE_X44Y56         LUT4 (Prop_lut4_I3_O)        0.152    15.016 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.676    15.692    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.332    16.024 f  L_reg/i__carry_i_22__2/O
                         net (fo=4, routed)           0.843    16.867    L_reg/i__carry_i_22__2_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I2_O)        0.152    17.019 f  L_reg/i__carry_i_23__2/O
                         net (fo=4, routed)           0.899    17.918    L_reg/i__carry_i_23__2_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.326    18.244 f  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.830    19.073    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124    19.197 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.330    19.528    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X40Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.035 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.035    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.149 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.149    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.462 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.252    21.714    L_reg/L_535c4a8b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.306    22.020 r  L_reg/i__carry_i_24__1/O
                         net (fo=12, routed)          0.853    22.872    L_reg/L_535c4a8b_remainder0_inferred__0/i__carry__1
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124    22.996 r  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.011    24.007    L_reg/i__carry_i_20__1_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.152    24.159 r  L_reg/i__carry_i_21__1/O
                         net (fo=1, routed)           0.433    24.592    L_reg/i__carry_i_21__1_n_0
    SLICE_X37Y52         LUT4 (Prop_lut4_I0_O)        0.326    24.918 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.017    25.936    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124    26.060 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.060    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.593 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.593    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.710 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.710    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.025 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    27.647    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.307    27.954 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.678    28.632    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    28.756 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.785    29.542    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I2_O)        0.150    29.692 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.983    30.675    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.326    31.001 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.055    32.055    L_reg/bseg[6]_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.152    32.207 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.023    35.230    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.752    38.982 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.982    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.492ns  (logic 11.422ns (34.104%)  route 22.070ns (65.896%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT4=7 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  L_reg/D_registers_q_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[3][11]/Q
                         net (fo=14, routed)          1.910     7.505    L_reg/D_registers_q_reg[3][12]_2[10]
    SLICE_X37Y56         LUT2 (Prop_lut2_I1_O)        0.152     7.657 r  L_reg/L_535c4a8b_remainder0__0_carry_i_21/O
                         net (fo=1, routed)           0.649     8.306    L_reg/L_535c4a8b_remainder0__0_carry_i_21_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.326     8.632 r  L_reg/L_535c4a8b_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.970     9.602    L_reg/L_535c4a8b_remainder0__0_carry_i_16__0_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.726 f  L_reg/L_535c4a8b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.575    10.301    L_reg/L_535c4a8b_remainder0__0_carry_i_14__0_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.425 r  L_reg/L_535c4a8b_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.171    11.595    L_reg/L_535c4a8b_remainder0__0_carry_i_10__0_n_0
    SLICE_X39Y54         LUT4 (Prop_lut4_I0_O)        0.124    11.719 r  L_reg/L_535c4a8b_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.719    bseg_driver/decimal_renderer/i__carry__0_i_19__0_0[1]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.269 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.269    bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.383    bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__0_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.717 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.856    13.573    L_reg/L_535c4a8b_remainder0_1[9]
    SLICE_X41Y57         LUT5 (Prop_lut5_I3_O)        0.303    13.876 r  L_reg/i__carry_i_19__2/O
                         net (fo=8, routed)           0.987    14.864    L_reg/i__carry_i_19__2_n_0
    SLICE_X44Y56         LUT4 (Prop_lut4_I3_O)        0.152    15.016 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.676    15.692    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.332    16.024 f  L_reg/i__carry_i_22__2/O
                         net (fo=4, routed)           0.843    16.867    L_reg/i__carry_i_22__2_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I2_O)        0.152    17.019 f  L_reg/i__carry_i_23__2/O
                         net (fo=4, routed)           0.899    17.918    L_reg/i__carry_i_23__2_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.326    18.244 f  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.830    19.073    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124    19.197 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.330    19.528    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X40Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.035 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.035    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.149 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.149    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.462 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.252    21.714    L_reg/L_535c4a8b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.306    22.020 r  L_reg/i__carry_i_24__1/O
                         net (fo=12, routed)          0.853    22.872    L_reg/L_535c4a8b_remainder0_inferred__0/i__carry__1
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124    22.996 r  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.011    24.007    L_reg/i__carry_i_20__1_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.152    24.159 r  L_reg/i__carry_i_21__1/O
                         net (fo=1, routed)           0.433    24.592    L_reg/i__carry_i_21__1_n_0
    SLICE_X37Y52         LUT4 (Prop_lut4_I0_O)        0.326    24.918 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.017    25.936    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124    26.060 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.060    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.593 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.593    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.710 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.710    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.025 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    27.647    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.307    27.954 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.678    28.632    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    28.756 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.785    29.542    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I2_O)        0.150    29.692 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.983    30.675    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.326    31.001 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.012    32.012    bseg_driver/ctr/D_ctr_q_reg[16]_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.154    32.166 r  bseg_driver/ctr/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.728    34.894    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    38.631 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.631    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.378ns  (logic 11.200ns (33.556%)  route 22.178ns (66.444%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT4=7 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  L_reg/D_registers_q_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[3][11]/Q
                         net (fo=14, routed)          1.910     7.505    L_reg/D_registers_q_reg[3][12]_2[10]
    SLICE_X37Y56         LUT2 (Prop_lut2_I1_O)        0.152     7.657 r  L_reg/L_535c4a8b_remainder0__0_carry_i_21/O
                         net (fo=1, routed)           0.649     8.306    L_reg/L_535c4a8b_remainder0__0_carry_i_21_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.326     8.632 r  L_reg/L_535c4a8b_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.970     9.602    L_reg/L_535c4a8b_remainder0__0_carry_i_16__0_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.726 f  L_reg/L_535c4a8b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.575    10.301    L_reg/L_535c4a8b_remainder0__0_carry_i_14__0_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.425 r  L_reg/L_535c4a8b_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.171    11.595    L_reg/L_535c4a8b_remainder0__0_carry_i_10__0_n_0
    SLICE_X39Y54         LUT4 (Prop_lut4_I0_O)        0.124    11.719 r  L_reg/L_535c4a8b_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.719    bseg_driver/decimal_renderer/i__carry__0_i_19__0_0[1]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.269 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.269    bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.383    bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__0_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.717 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.856    13.573    L_reg/L_535c4a8b_remainder0_1[9]
    SLICE_X41Y57         LUT5 (Prop_lut5_I3_O)        0.303    13.876 r  L_reg/i__carry_i_19__2/O
                         net (fo=8, routed)           0.987    14.864    L_reg/i__carry_i_19__2_n_0
    SLICE_X44Y56         LUT4 (Prop_lut4_I3_O)        0.152    15.016 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.676    15.692    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.332    16.024 f  L_reg/i__carry_i_22__2/O
                         net (fo=4, routed)           0.843    16.867    L_reg/i__carry_i_22__2_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I2_O)        0.152    17.019 f  L_reg/i__carry_i_23__2/O
                         net (fo=4, routed)           0.899    17.918    L_reg/i__carry_i_23__2_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.326    18.244 f  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.830    19.073    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124    19.197 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.330    19.528    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X40Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.035 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.035    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.149 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.149    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.462 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.252    21.714    L_reg/L_535c4a8b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.306    22.020 r  L_reg/i__carry_i_24__1/O
                         net (fo=12, routed)          0.853    22.872    L_reg/L_535c4a8b_remainder0_inferred__0/i__carry__1
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124    22.996 r  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.011    24.007    L_reg/i__carry_i_20__1_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.152    24.159 r  L_reg/i__carry_i_21__1/O
                         net (fo=1, routed)           0.433    24.592    L_reg/i__carry_i_21__1_n_0
    SLICE_X37Y52         LUT4 (Prop_lut4_I0_O)        0.326    24.918 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.017    25.936    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124    26.060 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.060    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.593 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.593    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.710 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.710    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.025 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    27.647    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.307    27.954 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.678    28.632    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    28.756 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.785    29.542    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I2_O)        0.150    29.692 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.983    30.675    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.326    31.001 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.055    32.055    L_reg/bseg[6]_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I3_O)        0.124    32.179 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.792    34.972    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    38.517 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.517    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.315ns  (logic 11.415ns (34.264%)  route 21.900ns (65.736%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT4=7 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  L_reg/D_registers_q_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[3][11]/Q
                         net (fo=14, routed)          1.910     7.505    L_reg/D_registers_q_reg[3][12]_2[10]
    SLICE_X37Y56         LUT2 (Prop_lut2_I1_O)        0.152     7.657 r  L_reg/L_535c4a8b_remainder0__0_carry_i_21/O
                         net (fo=1, routed)           0.649     8.306    L_reg/L_535c4a8b_remainder0__0_carry_i_21_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.326     8.632 r  L_reg/L_535c4a8b_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.970     9.602    L_reg/L_535c4a8b_remainder0__0_carry_i_16__0_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.726 f  L_reg/L_535c4a8b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.575    10.301    L_reg/L_535c4a8b_remainder0__0_carry_i_14__0_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.425 r  L_reg/L_535c4a8b_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.171    11.595    L_reg/L_535c4a8b_remainder0__0_carry_i_10__0_n_0
    SLICE_X39Y54         LUT4 (Prop_lut4_I0_O)        0.124    11.719 r  L_reg/L_535c4a8b_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.719    bseg_driver/decimal_renderer/i__carry__0_i_19__0_0[1]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.269 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.269    bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.383    bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__0_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.717 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.856    13.573    L_reg/L_535c4a8b_remainder0_1[9]
    SLICE_X41Y57         LUT5 (Prop_lut5_I3_O)        0.303    13.876 r  L_reg/i__carry_i_19__2/O
                         net (fo=8, routed)           0.987    14.864    L_reg/i__carry_i_19__2_n_0
    SLICE_X44Y56         LUT4 (Prop_lut4_I3_O)        0.152    15.016 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.676    15.692    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.332    16.024 f  L_reg/i__carry_i_22__2/O
                         net (fo=4, routed)           0.843    16.867    L_reg/i__carry_i_22__2_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I2_O)        0.152    17.019 f  L_reg/i__carry_i_23__2/O
                         net (fo=4, routed)           0.899    17.918    L_reg/i__carry_i_23__2_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.326    18.244 f  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.830    19.073    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124    19.197 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.330    19.528    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X40Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.035 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.035    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.149 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.149    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.462 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.252    21.714    L_reg/L_535c4a8b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.306    22.020 r  L_reg/i__carry_i_24__1/O
                         net (fo=12, routed)          0.853    22.872    L_reg/L_535c4a8b_remainder0_inferred__0/i__carry__1
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124    22.996 r  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.011    24.007    L_reg/i__carry_i_20__1_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.152    24.159 r  L_reg/i__carry_i_21__1/O
                         net (fo=1, routed)           0.433    24.592    L_reg/i__carry_i_21__1_n_0
    SLICE_X37Y52         LUT4 (Prop_lut4_I0_O)        0.326    24.918 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.017    25.936    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124    26.060 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.060    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.593 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.593    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.710 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.710    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.025 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    27.647    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.307    27.954 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.678    28.632    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    28.756 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.785    29.542    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I2_O)        0.150    29.692 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.983    30.675    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.326    31.001 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.990    31.990    L_reg/bseg[6]_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.150    32.140 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.580    34.720    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.734    38.454 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.454    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.039ns  (logic 11.193ns (33.879%)  route 21.846ns (66.121%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT4=7 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  L_reg/D_registers_q_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[3][11]/Q
                         net (fo=14, routed)          1.910     7.505    L_reg/D_registers_q_reg[3][12]_2[10]
    SLICE_X37Y56         LUT2 (Prop_lut2_I1_O)        0.152     7.657 r  L_reg/L_535c4a8b_remainder0__0_carry_i_21/O
                         net (fo=1, routed)           0.649     8.306    L_reg/L_535c4a8b_remainder0__0_carry_i_21_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.326     8.632 r  L_reg/L_535c4a8b_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.970     9.602    L_reg/L_535c4a8b_remainder0__0_carry_i_16__0_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.726 f  L_reg/L_535c4a8b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.575    10.301    L_reg/L_535c4a8b_remainder0__0_carry_i_14__0_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.425 r  L_reg/L_535c4a8b_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.171    11.595    L_reg/L_535c4a8b_remainder0__0_carry_i_10__0_n_0
    SLICE_X39Y54         LUT4 (Prop_lut4_I0_O)        0.124    11.719 r  L_reg/L_535c4a8b_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.719    bseg_driver/decimal_renderer/i__carry__0_i_19__0_0[1]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.269 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.269    bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.383    bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__0_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.717 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.856    13.573    L_reg/L_535c4a8b_remainder0_1[9]
    SLICE_X41Y57         LUT5 (Prop_lut5_I3_O)        0.303    13.876 r  L_reg/i__carry_i_19__2/O
                         net (fo=8, routed)           0.987    14.864    L_reg/i__carry_i_19__2_n_0
    SLICE_X44Y56         LUT4 (Prop_lut4_I3_O)        0.152    15.016 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.676    15.692    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.332    16.024 f  L_reg/i__carry_i_22__2/O
                         net (fo=4, routed)           0.843    16.867    L_reg/i__carry_i_22__2_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I2_O)        0.152    17.019 f  L_reg/i__carry_i_23__2/O
                         net (fo=4, routed)           0.899    17.918    L_reg/i__carry_i_23__2_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.326    18.244 f  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.830    19.073    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124    19.197 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.330    19.528    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X40Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.035 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.035    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.149 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.149    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.462 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.252    21.714    L_reg/L_535c4a8b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.306    22.020 r  L_reg/i__carry_i_24__1/O
                         net (fo=12, routed)          0.853    22.872    L_reg/L_535c4a8b_remainder0_inferred__0/i__carry__1
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124    22.996 r  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.011    24.007    L_reg/i__carry_i_20__1_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.152    24.159 r  L_reg/i__carry_i_21__1/O
                         net (fo=1, routed)           0.433    24.592    L_reg/i__carry_i_21__1_n_0
    SLICE_X37Y52         LUT4 (Prop_lut4_I0_O)        0.326    24.918 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.017    25.936    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124    26.060 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.060    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.593 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.593    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.710 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.710    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.025 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    27.647    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.307    27.954 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.678    28.632    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    28.756 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.785    29.542    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I2_O)        0.150    29.692 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.983    30.675    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.326    31.001 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.012    32.012    bseg_driver/ctr/D_ctr_q_reg[16]_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.124    32.136 r  bseg_driver/ctr/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.504    34.640    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    38.178 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.178    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.914ns  (logic 11.191ns (34.002%)  route 21.723ns (65.998%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT4=7 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  L_reg/D_registers_q_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[3][11]/Q
                         net (fo=14, routed)          1.910     7.505    L_reg/D_registers_q_reg[3][12]_2[10]
    SLICE_X37Y56         LUT2 (Prop_lut2_I1_O)        0.152     7.657 r  L_reg/L_535c4a8b_remainder0__0_carry_i_21/O
                         net (fo=1, routed)           0.649     8.306    L_reg/L_535c4a8b_remainder0__0_carry_i_21_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.326     8.632 r  L_reg/L_535c4a8b_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.970     9.602    L_reg/L_535c4a8b_remainder0__0_carry_i_16__0_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.726 f  L_reg/L_535c4a8b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.575    10.301    L_reg/L_535c4a8b_remainder0__0_carry_i_14__0_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.425 r  L_reg/L_535c4a8b_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.171    11.595    L_reg/L_535c4a8b_remainder0__0_carry_i_10__0_n_0
    SLICE_X39Y54         LUT4 (Prop_lut4_I0_O)        0.124    11.719 r  L_reg/L_535c4a8b_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.719    bseg_driver/decimal_renderer/i__carry__0_i_19__0_0[1]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.269 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.269    bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.383    bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__0_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.717 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.856    13.573    L_reg/L_535c4a8b_remainder0_1[9]
    SLICE_X41Y57         LUT5 (Prop_lut5_I3_O)        0.303    13.876 r  L_reg/i__carry_i_19__2/O
                         net (fo=8, routed)           0.987    14.864    L_reg/i__carry_i_19__2_n_0
    SLICE_X44Y56         LUT4 (Prop_lut4_I3_O)        0.152    15.016 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.676    15.692    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.332    16.024 f  L_reg/i__carry_i_22__2/O
                         net (fo=4, routed)           0.843    16.867    L_reg/i__carry_i_22__2_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I2_O)        0.152    17.019 f  L_reg/i__carry_i_23__2/O
                         net (fo=4, routed)           0.899    17.918    L_reg/i__carry_i_23__2_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.326    18.244 f  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.830    19.073    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124    19.197 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.330    19.528    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X40Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.035 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.035    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.149 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.149    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.462 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.252    21.714    L_reg/L_535c4a8b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.306    22.020 r  L_reg/i__carry_i_24__1/O
                         net (fo=12, routed)          0.853    22.872    L_reg/L_535c4a8b_remainder0_inferred__0/i__carry__1
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124    22.996 r  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.011    24.007    L_reg/i__carry_i_20__1_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.152    24.159 r  L_reg/i__carry_i_21__1/O
                         net (fo=1, routed)           0.433    24.592    L_reg/i__carry_i_21__1_n_0
    SLICE_X37Y52         LUT4 (Prop_lut4_I0_O)        0.326    24.918 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.017    25.936    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124    26.060 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.060    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.593 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.593    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.710 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.710    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.025 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    27.647    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.307    27.954 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.678    28.632    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    28.756 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.785    29.542    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I2_O)        0.150    29.692 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.983    30.675    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.326    31.001 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.014    32.014    bseg_driver/ctr/D_ctr_q_reg[16]_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.124    32.138 r  bseg_driver/ctr/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.378    34.517    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.536    38.053 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.053    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.803ns  (logic 11.199ns (34.139%)  route 21.604ns (65.861%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT3=1 LUT4=6 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  L_reg/D_registers_q_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[3][11]/Q
                         net (fo=14, routed)          1.910     7.505    L_reg/D_registers_q_reg[3][12]_2[10]
    SLICE_X37Y56         LUT2 (Prop_lut2_I1_O)        0.152     7.657 r  L_reg/L_535c4a8b_remainder0__0_carry_i_21/O
                         net (fo=1, routed)           0.649     8.306    L_reg/L_535c4a8b_remainder0__0_carry_i_21_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.326     8.632 r  L_reg/L_535c4a8b_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.970     9.602    L_reg/L_535c4a8b_remainder0__0_carry_i_16__0_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.726 f  L_reg/L_535c4a8b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.575    10.301    L_reg/L_535c4a8b_remainder0__0_carry_i_14__0_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.425 r  L_reg/L_535c4a8b_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.171    11.595    L_reg/L_535c4a8b_remainder0__0_carry_i_10__0_n_0
    SLICE_X39Y54         LUT4 (Prop_lut4_I0_O)        0.124    11.719 r  L_reg/L_535c4a8b_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.719    bseg_driver/decimal_renderer/i__carry__0_i_19__0_0[1]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.269 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.269    bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.383    bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__0_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.717 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.856    13.573    L_reg/L_535c4a8b_remainder0_1[9]
    SLICE_X41Y57         LUT5 (Prop_lut5_I3_O)        0.303    13.876 r  L_reg/i__carry_i_19__2/O
                         net (fo=8, routed)           0.987    14.864    L_reg/i__carry_i_19__2_n_0
    SLICE_X44Y56         LUT4 (Prop_lut4_I3_O)        0.152    15.016 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.676    15.692    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.332    16.024 f  L_reg/i__carry_i_22__2/O
                         net (fo=4, routed)           0.843    16.867    L_reg/i__carry_i_22__2_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I2_O)        0.152    17.019 f  L_reg/i__carry_i_23__2/O
                         net (fo=4, routed)           0.899    17.918    L_reg/i__carry_i_23__2_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.326    18.244 f  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.830    19.073    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124    19.197 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.330    19.528    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X40Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.035 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.035    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.149 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.149    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.462 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.252    21.714    L_reg/L_535c4a8b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.306    22.020 r  L_reg/i__carry_i_24__1/O
                         net (fo=12, routed)          0.853    22.872    L_reg/L_535c4a8b_remainder0_inferred__0/i__carry__1
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124    22.996 r  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           1.011    24.007    L_reg/i__carry_i_20__1_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I1_O)        0.152    24.159 r  L_reg/i__carry_i_21__1/O
                         net (fo=1, routed)           0.433    24.592    L_reg/i__carry_i_21__1_n_0
    SLICE_X37Y52         LUT4 (Prop_lut4_I0_O)        0.326    24.918 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.017    25.936    L_reg/i__carry_i_12__0_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124    26.060 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.060    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.593 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.593    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.710 r  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.710    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.025 f  bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    27.647    bseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.307    27.954 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.678    28.632    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    28.756 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.785    29.542    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I2_O)        0.150    29.692 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.824    30.515    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.326    30.841 f  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.624    31.465    L_reg/bseg[6]
    SLICE_X45Y48         LUT3 (Prop_lut3_I1_O)        0.124    31.589 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.810    34.399    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    37.942 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.942    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.664ns  (logic 10.630ns (32.543%)  route 22.034ns (67.457%))
  Logic Levels:           28  (CARRY4=6 LUT2=1 LUT3=3 LUT4=5 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.419     5.559 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=19, routed)          1.163     6.722    L_reg/D_registers_q_reg[2][12]_0[8]
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.327     7.049 f  L_reg/L_535c4a8b_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.945     7.994    L_reg/L_535c4a8b_remainder0__0_carry__1_i_9_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.326     8.320 r  L_reg/L_535c4a8b_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           1.083     9.403    L_reg/L_535c4a8b_remainder0__0_carry__1_i_7_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124     9.527 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.685    10.212    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I2_O)        0.152    10.364 r  L_reg/L_535c4a8b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.074    11.437    L_reg/L_535c4a8b_remainder0__0_carry_i_9_n_0
    SLICE_X47Y54         LUT4 (Prop_lut4_I2_O)        0.332    11.769 r  L_reg/L_535c4a8b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.769    aseg_driver/decimal_renderer/i__carry__0_i_20_0[1]
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.409 r  aseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry/O[3]
                         net (fo=6, routed)           1.378    13.788    L_reg/L_535c4a8b_remainder0[3]
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.332    14.120 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=10, routed)          0.863    14.982    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I3_O)        0.328    15.310 f  L_reg/i__carry__0_i_24/O
                         net (fo=1, routed)           0.809    16.119    L_reg/i__carry__0_i_24_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I0_O)        0.124    16.243 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=3, routed)           1.015    17.259    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I3_O)        0.124    17.383 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.690    18.073    L_reg/i__carry_i_25__0_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I4_O)        0.124    18.197 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.998    19.194    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X50Y53         LUT2 (Prop_lut2_I0_O)        0.124    19.318 r  L_reg/i__carry__0_i_2__5/O
                         net (fo=1, routed)           0.341    19.660    aseg_driver/decimal_renderer/i__carry__0_i_13[2]
    SLICE_X49Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.058 r  aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.058    aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.371 r  aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.832    21.203    L_reg/L_535c4a8b_remainder0_inferred__1/i__carry__2[3]
    SLICE_X50Y54         LUT5 (Prop_lut5_I0_O)        0.306    21.509 r  L_reg/i__carry_i_24/O
                         net (fo=12, routed)          0.682    22.191    L_reg/D_registers_q_reg[2][2]_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.124    22.315 r  L_reg/i__carry_i_20/O
                         net (fo=7, routed)           1.333    23.649    L_reg/i__carry_i_20_n_0
    SLICE_X53Y51         LUT5 (Prop_lut5_I0_O)        0.152    23.801 r  L_reg/i__carry_i_21/O
                         net (fo=1, routed)           0.793    24.593    L_reg/i__carry_i_21_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.326    24.919 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.796    25.716    L_reg/i__carry_i_12_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    25.840 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.840    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.373 r  aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.373    aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.490 r  aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.490    aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.709 f  aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    27.566    aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y53         LUT6 (Prop_lut6_I3_O)        0.295    27.861 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.264    28.126    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X53Y53         LUT5 (Prop_lut5_I4_O)        0.124    28.250 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=4, routed)           0.726    28.976    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X53Y50         LUT4 (Prop_lut4_I2_O)        0.150    29.126 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           1.000    30.126    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X53Y49         LUT5 (Prop_lut5_I0_O)        0.332    30.458 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.287    31.745    L_reg/aseg[3]
    SLICE_X64Y49         LUT3 (Prop_lut3_I0_O)        0.124    31.869 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.418    34.287    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    37.804 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.804    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.396ns  (logic 10.878ns (33.578%)  route 21.518ns (66.422%))
  Logic Levels:           28  (CARRY4=6 LUT2=1 LUT3=2 LUT4=6 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.419     5.559 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=19, routed)          1.163     6.722    L_reg/D_registers_q_reg[2][12]_0[8]
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.327     7.049 f  L_reg/L_535c4a8b_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.945     7.994    L_reg/L_535c4a8b_remainder0__0_carry__1_i_9_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.326     8.320 r  L_reg/L_535c4a8b_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           1.083     9.403    L_reg/L_535c4a8b_remainder0__0_carry__1_i_7_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124     9.527 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.685    10.212    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I2_O)        0.152    10.364 r  L_reg/L_535c4a8b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.074    11.437    L_reg/L_535c4a8b_remainder0__0_carry_i_9_n_0
    SLICE_X47Y54         LUT4 (Prop_lut4_I2_O)        0.332    11.769 r  L_reg/L_535c4a8b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.769    aseg_driver/decimal_renderer/i__carry__0_i_20_0[1]
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.409 r  aseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry/O[3]
                         net (fo=6, routed)           1.378    13.788    L_reg/L_535c4a8b_remainder0[3]
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.332    14.120 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=10, routed)          0.863    14.982    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I3_O)        0.328    15.310 f  L_reg/i__carry__0_i_24/O
                         net (fo=1, routed)           0.809    16.119    L_reg/i__carry__0_i_24_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I0_O)        0.124    16.243 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=3, routed)           1.015    17.259    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I3_O)        0.124    17.383 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.690    18.073    L_reg/i__carry_i_25__0_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I4_O)        0.124    18.197 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.998    19.194    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X50Y53         LUT2 (Prop_lut2_I0_O)        0.124    19.318 r  L_reg/i__carry__0_i_2__5/O
                         net (fo=1, routed)           0.341    19.660    aseg_driver/decimal_renderer/i__carry__0_i_13[2]
    SLICE_X49Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.058 r  aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.058    aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.371 r  aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.832    21.203    L_reg/L_535c4a8b_remainder0_inferred__1/i__carry__2[3]
    SLICE_X50Y54         LUT5 (Prop_lut5_I0_O)        0.306    21.509 r  L_reg/i__carry_i_24/O
                         net (fo=12, routed)          0.682    22.191    L_reg/D_registers_q_reg[2][2]_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.124    22.315 r  L_reg/i__carry_i_20/O
                         net (fo=7, routed)           1.333    23.649    L_reg/i__carry_i_20_n_0
    SLICE_X53Y51         LUT5 (Prop_lut5_I0_O)        0.152    23.801 r  L_reg/i__carry_i_21/O
                         net (fo=1, routed)           0.793    24.593    L_reg/i__carry_i_21_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.326    24.919 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.796    25.716    L_reg/i__carry_i_12_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    25.840 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.840    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.373 r  aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.373    aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.490 r  aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.490    aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.709 r  aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    27.566    aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y53         LUT6 (Prop_lut6_I3_O)        0.295    27.861 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.264    28.126    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X53Y53         LUT5 (Prop_lut5_I4_O)        0.124    28.250 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=4, routed)           0.726    28.976    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X53Y50         LUT4 (Prop_lut4_I2_O)        0.150    29.126 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           1.000    30.126    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X53Y49         LUT5 (Prop_lut5_I0_O)        0.332    30.458 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.268    31.726    L_reg/aseg[3]
    SLICE_X64Y49         LUT4 (Prop_lut4_I3_O)        0.153    31.879 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.922    33.800    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    37.536 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    37.536    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.294ns  (logic 10.655ns (32.994%)  route 21.639ns (67.006%))
  Logic Levels:           28  (CARRY4=6 LUT2=1 LUT3=2 LUT4=6 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.419     5.559 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=19, routed)          1.163     6.722    L_reg/D_registers_q_reg[2][12]_0[8]
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.327     7.049 f  L_reg/L_535c4a8b_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.945     7.994    L_reg/L_535c4a8b_remainder0__0_carry__1_i_9_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.326     8.320 r  L_reg/L_535c4a8b_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           1.083     9.403    L_reg/L_535c4a8b_remainder0__0_carry__1_i_7_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124     9.527 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.685    10.212    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I2_O)        0.152    10.364 r  L_reg/L_535c4a8b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.074    11.437    L_reg/L_535c4a8b_remainder0__0_carry_i_9_n_0
    SLICE_X47Y54         LUT4 (Prop_lut4_I2_O)        0.332    11.769 r  L_reg/L_535c4a8b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.769    aseg_driver/decimal_renderer/i__carry__0_i_20_0[1]
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.409 r  aseg_driver/decimal_renderer/L_535c4a8b_remainder0__0_carry/O[3]
                         net (fo=6, routed)           1.378    13.788    L_reg/L_535c4a8b_remainder0[3]
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.332    14.120 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=10, routed)          0.863    14.982    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I3_O)        0.328    15.310 f  L_reg/i__carry__0_i_24/O
                         net (fo=1, routed)           0.809    16.119    L_reg/i__carry__0_i_24_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I0_O)        0.124    16.243 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=3, routed)           1.015    17.259    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I3_O)        0.124    17.383 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.690    18.073    L_reg/i__carry_i_25__0_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I4_O)        0.124    18.197 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.998    19.194    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X50Y53         LUT2 (Prop_lut2_I0_O)        0.124    19.318 r  L_reg/i__carry__0_i_2__5/O
                         net (fo=1, routed)           0.341    19.660    aseg_driver/decimal_renderer/i__carry__0_i_13[2]
    SLICE_X49Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.058 r  aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.058    aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.371 r  aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.832    21.203    L_reg/L_535c4a8b_remainder0_inferred__1/i__carry__2[3]
    SLICE_X50Y54         LUT5 (Prop_lut5_I0_O)        0.306    21.509 r  L_reg/i__carry_i_24/O
                         net (fo=12, routed)          0.682    22.191    L_reg/D_registers_q_reg[2][2]_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.124    22.315 r  L_reg/i__carry_i_20/O
                         net (fo=7, routed)           1.333    23.649    L_reg/i__carry_i_20_n_0
    SLICE_X53Y51         LUT5 (Prop_lut5_I0_O)        0.152    23.801 r  L_reg/i__carry_i_21/O
                         net (fo=1, routed)           0.793    24.593    L_reg/i__carry_i_21_n_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I0_O)        0.326    24.919 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.796    25.716    L_reg/i__carry_i_12_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    25.840 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.840    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.373 r  aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.373    aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.490 r  aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.490    aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.709 r  aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    27.566    aseg_driver/decimal_renderer/L_535c4a8b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y53         LUT6 (Prop_lut6_I3_O)        0.295    27.861 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.264    28.126    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X53Y53         LUT5 (Prop_lut5_I4_O)        0.124    28.250 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=4, routed)           0.848    29.098    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I1_O)        0.124    29.222 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.670    29.892    L_reg/aseg_OBUF[3]_inst_i_1_1
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.124    30.016 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.404    31.420    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y49         LUT4 (Prop_lut4_I2_O)        0.152    31.572 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.114    33.686    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.748    37.434 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.434    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.390ns (80.431%)  route 0.338ns (19.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.035    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.261 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.261    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.386ns (79.036%)  route 0.368ns (20.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.065    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.287 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.287    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.373ns (75.700%)  route 0.441ns (24.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.589     1.533    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.141     1.674 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.441     2.115    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.347 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.347    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.428ns (77.723%)  route 0.409ns (22.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.148     1.681 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.409     2.090    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.280     3.370 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.370    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.425ns (76.480%)  route 0.438ns (23.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.148     1.681 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.119    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.277     3.396 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.396    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.416ns (75.580%)  route 0.457ns (24.420%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109     1.787    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X62Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.348     2.180    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.410 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.410    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1290921764[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.438ns (73.846%)  route 0.509ns (26.154%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.592     1.536    forLoop_idx_0_1290921764[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_1290921764[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_1290921764[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     1.794    forLoop_idx_0_1290921764[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  forLoop_idx_0_1290921764[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.415     2.254    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.484 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.484    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1290921764[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.421ns (71.368%)  route 0.570ns (28.632%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.592     1.536    forLoop_idx_0_1290921764[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  forLoop_idx_0_1290921764[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1290921764[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.155     1.832    forLoop_idx_0_1290921764[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X60Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.877 r  forLoop_idx_0_1290921764[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=15, routed)          0.415     2.292    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.526 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.526    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.369ns (64.291%)  route 0.760ns (35.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.760     2.403    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.631 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.631    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.373ns (64.210%)  route 0.765ns (35.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.765     2.409    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.641 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.641    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.009ns  (logic 1.622ns (40.472%)  route 2.386ns (59.528%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.386     3.885    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.009 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.009    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 1.628ns (40.805%)  route 2.361ns (59.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.797    reset_cond/butt_reset_IBUF
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.124     2.921 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.069     3.989    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 1.628ns (40.805%)  route 2.361ns (59.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.797    reset_cond/butt_reset_IBUF
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.124     2.921 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.069     3.989    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 1.628ns (40.805%)  route 2.361ns (59.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.797    reset_cond/butt_reset_IBUF
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.124     2.921 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.069     3.989    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 1.628ns (40.805%)  route 2.361ns (59.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.797    reset_cond/butt_reset_IBUF
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.124     2.921 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.069     3.989    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 1.628ns (40.805%)  route 2.361ns (59.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.797    reset_cond/butt_reset_IBUF
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.124     2.921 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.069     3.989    reset_cond/M_reset_cond_in
    SLICE_X65Y63         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.882ns  (logic 1.617ns (41.669%)  route 2.264ns (58.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.264     3.758    forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.882 r  forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.882    forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y73         FDRE                                         r  forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.493     4.897    forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.860ns  (logic 1.615ns (41.837%)  route 2.245ns (58.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.245     3.736    forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y71         LUT1 (Prop_lut1_I0_O)        0.124     3.860 r  forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.860    forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X58Y71         FDRE                                         r  forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.496     4.900    forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1141090017[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.757ns  (logic 1.625ns (43.247%)  route 2.132ns (56.753%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.132     3.633    forLoop_idx_0_1141090017[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.757 r  forLoop_idx_0_1141090017[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.757    forLoop_idx_0_1141090017[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y70         FDRE                                         r  forLoop_idx_0_1141090017[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.498     4.902    forLoop_idx_0_1141090017[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  forLoop_idx_0_1141090017[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.536ns  (logic 1.619ns (45.779%)  route 1.917ns (54.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.917     3.412    forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.536 r  forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.536    forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y73         FDRE                                         r  forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.493     4.897    forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1290921764[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.307ns (32.741%)  route 0.631ns (67.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.631     0.893    forLoop_idx_0_1290921764[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.938 r  forLoop_idx_0_1290921764[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.938    forLoop_idx_0_1290921764[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1290921764[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.863     2.053    forLoop_idx_0_1290921764[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1290921764[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1290921764[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.300ns (31.347%)  route 0.656ns (68.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.656     0.911    forLoop_idx_0_1290921764[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.956 r  forLoop_idx_0_1290921764[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.956    forLoop_idx_0_1290921764[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1290921764[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.863     2.053    forLoop_idx_0_1290921764[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1290921764[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.307ns (28.082%)  route 0.787ns (71.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.787     1.050    forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.095 r  forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.095    forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y73         FDRE                                         r  forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.846     2.036    forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  forLoop_idx_0_1141090017[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1141090017[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.313ns (26.979%)  route 0.848ns (73.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.848     1.117    forLoop_idx_0_1141090017[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.162 r  forLoop_idx_0_1141090017[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.162    forLoop_idx_0_1141090017[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y70         FDRE                                         r  forLoop_idx_0_1141090017[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.852     2.042    forLoop_idx_0_1141090017[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  forLoop_idx_0_1141090017[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.304ns (25.268%)  route 0.898ns (74.732%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.898     1.157    forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.202 r  forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.202    forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X58Y71         FDRE                                         r  forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.850     2.039    forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  forLoop_idx_0_1141090017[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.306ns (23.149%)  route 1.016ns (76.851%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.016     1.277    forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.322 r  forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.322    forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y73         FDRE                                         r  forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.846     2.036    forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  forLoop_idx_0_1141090017[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.316ns (23.703%)  route 1.018ns (76.297%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.535     0.806    reset_cond/butt_reset_IBUF
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.851 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.484     1.335    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.316ns (23.703%)  route 1.018ns (76.297%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.535     0.806    reset_cond/butt_reset_IBUF
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.851 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.484     1.335    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.316ns (23.703%)  route 1.018ns (76.297%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.535     0.806    reset_cond/butt_reset_IBUF
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.851 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.484     1.335    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.316ns (23.703%)  route 1.018ns (76.297%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.535     0.806    reset_cond/butt_reset_IBUF
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.851 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.484     1.335    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





