// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _zero_mean_1chan64_HH_
#define _zero_mean_1chan64_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct zero_mean_1chan64 : public sc_module {
    // Port declarations 81
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > in_image_V_address0;
    sc_out< sc_logic > in_image_V_ce0;
    sc_in< sc_lv<18> > in_image_V_q0;
    sc_out< sc_lv<10> > out_image_V_address0;
    sc_out< sc_logic > out_image_V_ce0;
    sc_out< sc_logic > out_image_V_we0;
    sc_out< sc_lv<18> > out_image_V_d0;
    sc_out< sc_lv<10> > means_V_address0;
    sc_out< sc_logic > means_V_ce0;
    sc_in< sc_lv<18> > means_V_q0;
    sc_in< sc_lv<18> > conv_kernel_L1_0_V;
    sc_in< sc_lv<18> > conv_kernel_L1_1_V;
    sc_in< sc_lv<18> > conv_kernel_L1_2_V;
    sc_in< sc_lv<18> > conv_kernel_L1_3_V;
    sc_in< sc_lv<18> > conv_kernel_L1_4_V;
    sc_in< sc_lv<18> > conv_kernel_L1_5_V;
    sc_in< sc_lv<18> > conv_kernel_L1_6_V;
    sc_in< sc_lv<18> > conv_kernel_L1_7_V;
    sc_in< sc_lv<18> > conv_kernel_L1_8_V;
    sc_in< sc_lv<48> > conv_bias_L1_V;
    sc_in< sc_lv<18> > a_V;
    sc_in< sc_lv<18> > b_V;
    sc_in< sc_lv<48> > conv_bias_L2_0_V;
    sc_in< sc_lv<48> > conv_bias_L2_1_V;
    sc_in< sc_lv<48> > conv_bias_L2_2_V;
    sc_in< sc_lv<48> > conv_bias_L2_3_V;
    sc_out< sc_lv<18> > conv_kernel_L1_0_V_out_din;
    sc_in< sc_logic > conv_kernel_L1_0_V_out_full_n;
    sc_out< sc_logic > conv_kernel_L1_0_V_out_write;
    sc_out< sc_lv<18> > conv_kernel_L1_1_V_out_din;
    sc_in< sc_logic > conv_kernel_L1_1_V_out_full_n;
    sc_out< sc_logic > conv_kernel_L1_1_V_out_write;
    sc_out< sc_lv<18> > conv_kernel_L1_2_V_out_din;
    sc_in< sc_logic > conv_kernel_L1_2_V_out_full_n;
    sc_out< sc_logic > conv_kernel_L1_2_V_out_write;
    sc_out< sc_lv<18> > conv_kernel_L1_3_V_out_din;
    sc_in< sc_logic > conv_kernel_L1_3_V_out_full_n;
    sc_out< sc_logic > conv_kernel_L1_3_V_out_write;
    sc_out< sc_lv<18> > conv_kernel_L1_4_V_out_din;
    sc_in< sc_logic > conv_kernel_L1_4_V_out_full_n;
    sc_out< sc_logic > conv_kernel_L1_4_V_out_write;
    sc_out< sc_lv<18> > conv_kernel_L1_5_V_out_din;
    sc_in< sc_logic > conv_kernel_L1_5_V_out_full_n;
    sc_out< sc_logic > conv_kernel_L1_5_V_out_write;
    sc_out< sc_lv<18> > conv_kernel_L1_6_V_out_din;
    sc_in< sc_logic > conv_kernel_L1_6_V_out_full_n;
    sc_out< sc_logic > conv_kernel_L1_6_V_out_write;
    sc_out< sc_lv<18> > conv_kernel_L1_7_V_out_din;
    sc_in< sc_logic > conv_kernel_L1_7_V_out_full_n;
    sc_out< sc_logic > conv_kernel_L1_7_V_out_write;
    sc_out< sc_lv<18> > conv_kernel_L1_8_V_out_din;
    sc_in< sc_logic > conv_kernel_L1_8_V_out_full_n;
    sc_out< sc_logic > conv_kernel_L1_8_V_out_write;
    sc_out< sc_lv<48> > conv_bias_L1_V_out_din;
    sc_in< sc_logic > conv_bias_L1_V_out_full_n;
    sc_out< sc_logic > conv_bias_L1_V_out_write;
    sc_out< sc_lv<18> > a_V_out_din;
    sc_in< sc_logic > a_V_out_full_n;
    sc_out< sc_logic > a_V_out_write;
    sc_out< sc_lv<18> > b_V_out_din;
    sc_in< sc_logic > b_V_out_full_n;
    sc_out< sc_logic > b_V_out_write;
    sc_out< sc_lv<48> > conv_bias_L2_0_V_out_din;
    sc_in< sc_logic > conv_bias_L2_0_V_out_full_n;
    sc_out< sc_logic > conv_bias_L2_0_V_out_write;
    sc_out< sc_lv<48> > conv_bias_L2_1_V_out_din;
    sc_in< sc_logic > conv_bias_L2_1_V_out_full_n;
    sc_out< sc_logic > conv_bias_L2_1_V_out_write;
    sc_out< sc_lv<48> > conv_bias_L2_2_V_out_din;
    sc_in< sc_logic > conv_bias_L2_2_V_out_full_n;
    sc_out< sc_logic > conv_bias_L2_2_V_out_write;
    sc_out< sc_lv<48> > conv_bias_L2_3_V_out_din;
    sc_in< sc_logic > conv_bias_L2_3_V_out_full_n;
    sc_out< sc_logic > conv_bias_L2_3_V_out_write;


    // Module declarations
    zero_mean_1chan64(sc_module_name name);
    SC_HAS_PROCESS(zero_mean_1chan64);

    ~zero_mean_1chan64();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > conv_kernel_L1_0_V_out_blk_n;
    sc_signal< sc_logic > conv_kernel_L1_1_V_out_blk_n;
    sc_signal< sc_logic > conv_kernel_L1_2_V_out_blk_n;
    sc_signal< sc_logic > conv_kernel_L1_3_V_out_blk_n;
    sc_signal< sc_logic > conv_kernel_L1_4_V_out_blk_n;
    sc_signal< sc_logic > conv_kernel_L1_5_V_out_blk_n;
    sc_signal< sc_logic > conv_kernel_L1_6_V_out_blk_n;
    sc_signal< sc_logic > conv_kernel_L1_7_V_out_blk_n;
    sc_signal< sc_logic > conv_kernel_L1_8_V_out_blk_n;
    sc_signal< sc_logic > conv_bias_L1_V_out_blk_n;
    sc_signal< sc_logic > a_V_out_blk_n;
    sc_signal< sc_logic > b_V_out_blk_n;
    sc_signal< sc_logic > conv_bias_L2_0_V_out_blk_n;
    sc_signal< sc_logic > conv_bias_L2_1_V_out_blk_n;
    sc_signal< sc_logic > conv_bias_L2_2_V_out_blk_n;
    sc_signal< sc_logic > conv_bias_L2_3_V_out_blk_n;
    sc_signal< sc_lv<5> > i_fu_423_p2;
    sc_signal< sc_lv<5> > i_reg_517;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > tmp_2_fu_453_p2;
    sc_signal< sc_lv<11> > tmp_2_reg_522;
    sc_signal< sc_lv<1> > tmp_i_i_fu_417_p2;
    sc_signal< sc_lv<5> > j_fu_465_p2;
    sc_signal< sc_lv<5> > j_reg_530;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > tmp_3_cast_fu_480_p1;
    sc_signal< sc_lv<64> > tmp_3_cast_reg_535;
    sc_signal< sc_lv<1> > tmp_2_i_i_fu_459_p2;
    sc_signal< sc_lv<18> > tmp_i_i_38_reg_550;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > i_i_i_reg_395;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<5> > j_i_i_reg_406;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<10> > tmp_fu_429_p3;
    sc_signal< sc_lv<7> > tmp_1_fu_441_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_437_p1;
    sc_signal< sc_lv<11> > p_shl1_cast_fu_449_p1;
    sc_signal< sc_lv<11> > tmp_4_i_i_cast_fu_471_p1;
    sc_signal< sc_lv<11> > tmp_3_fu_475_p2;
    sc_signal< sc_lv<19> > tmp_6_i_i_fu_486_p3;
    sc_signal< sc_lv<19> > tmp_7_cast_i_i_fu_494_p1;
    sc_signal< sc_lv<19> > p_Val2_2_fu_498_p2;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_state3;
    static const sc_lv<5> ap_ST_fsm_state4;
    static const sc_lv<5> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_a_V_out_blk_n();
    void thread_a_V_out_din();
    void thread_a_V_out_write();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_state1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_V_out_blk_n();
    void thread_b_V_out_din();
    void thread_b_V_out_write();
    void thread_conv_bias_L1_V_out_blk_n();
    void thread_conv_bias_L1_V_out_din();
    void thread_conv_bias_L1_V_out_write();
    void thread_conv_bias_L2_0_V_out_blk_n();
    void thread_conv_bias_L2_0_V_out_din();
    void thread_conv_bias_L2_0_V_out_write();
    void thread_conv_bias_L2_1_V_out_blk_n();
    void thread_conv_bias_L2_1_V_out_din();
    void thread_conv_bias_L2_1_V_out_write();
    void thread_conv_bias_L2_2_V_out_blk_n();
    void thread_conv_bias_L2_2_V_out_din();
    void thread_conv_bias_L2_2_V_out_write();
    void thread_conv_bias_L2_3_V_out_blk_n();
    void thread_conv_bias_L2_3_V_out_din();
    void thread_conv_bias_L2_3_V_out_write();
    void thread_conv_kernel_L1_0_V_out_blk_n();
    void thread_conv_kernel_L1_0_V_out_din();
    void thread_conv_kernel_L1_0_V_out_write();
    void thread_conv_kernel_L1_1_V_out_blk_n();
    void thread_conv_kernel_L1_1_V_out_din();
    void thread_conv_kernel_L1_1_V_out_write();
    void thread_conv_kernel_L1_2_V_out_blk_n();
    void thread_conv_kernel_L1_2_V_out_din();
    void thread_conv_kernel_L1_2_V_out_write();
    void thread_conv_kernel_L1_3_V_out_blk_n();
    void thread_conv_kernel_L1_3_V_out_din();
    void thread_conv_kernel_L1_3_V_out_write();
    void thread_conv_kernel_L1_4_V_out_blk_n();
    void thread_conv_kernel_L1_4_V_out_din();
    void thread_conv_kernel_L1_4_V_out_write();
    void thread_conv_kernel_L1_5_V_out_blk_n();
    void thread_conv_kernel_L1_5_V_out_din();
    void thread_conv_kernel_L1_5_V_out_write();
    void thread_conv_kernel_L1_6_V_out_blk_n();
    void thread_conv_kernel_L1_6_V_out_din();
    void thread_conv_kernel_L1_6_V_out_write();
    void thread_conv_kernel_L1_7_V_out_blk_n();
    void thread_conv_kernel_L1_7_V_out_din();
    void thread_conv_kernel_L1_7_V_out_write();
    void thread_conv_kernel_L1_8_V_out_blk_n();
    void thread_conv_kernel_L1_8_V_out_din();
    void thread_conv_kernel_L1_8_V_out_write();
    void thread_i_fu_423_p2();
    void thread_in_image_V_address0();
    void thread_in_image_V_ce0();
    void thread_j_fu_465_p2();
    void thread_means_V_address0();
    void thread_means_V_ce0();
    void thread_out_image_V_address0();
    void thread_out_image_V_ce0();
    void thread_out_image_V_d0();
    void thread_out_image_V_we0();
    void thread_p_Val2_2_fu_498_p2();
    void thread_p_shl1_cast_fu_449_p1();
    void thread_p_shl_cast_fu_437_p1();
    void thread_tmp_1_fu_441_p3();
    void thread_tmp_2_fu_453_p2();
    void thread_tmp_2_i_i_fu_459_p2();
    void thread_tmp_3_cast_fu_480_p1();
    void thread_tmp_3_fu_475_p2();
    void thread_tmp_4_i_i_cast_fu_471_p1();
    void thread_tmp_6_i_i_fu_486_p3();
    void thread_tmp_7_cast_i_i_fu_494_p1();
    void thread_tmp_fu_429_p3();
    void thread_tmp_i_i_fu_417_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
