// Seed: 2932197653
module module_0 #(
    parameter id_5 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire _id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [-1 : id_5] id_14;
  assign id_9 = id_7;
endmodule
module module_1 #(
    parameter id_1  = 32'd36,
    parameter id_10 = 32'd63,
    parameter id_2  = 32'd55,
    parameter id_8  = 32'd90,
    parameter id_9  = 32'd58
) (
    output wor id_0,
    input wire _id_1,
    input supply1 _id_2
);
  assign id_0 = -1 & id_1;
  struct packed {logic [-1 : id_2] id_4;} [id_1 : 1] id_5;
  wire id_6;
  parameter id_7 = 1;
  wire  _id_8;
  wire  _id_9;
  logic _id_10[-1  *  1 : id_9  -  1];
  ;
  always_comb @(-1 or negedge -1)
    if (id_7[id_8]) begin : LABEL_0
      disable id_11;
    end
  assign id_9 = id_8;
  wire id_12;
  assign id_5[id_10] = 1 - id_12;
  assign id_9 = id_5.id_4;
  logic [(  1  ) : 1] id_13;
  module_0 modCall_1 (
      id_13,
      id_6,
      id_6,
      id_12,
      id_9,
      id_12,
      id_6,
      id_6,
      id_13,
      id_6,
      id_13,
      id_6,
      id_6
  );
endmodule
