# SUSTech_CS202_NaiveCPU
🌍 SUSTech CS202 2025 Spring course project, a naive CPU based on Verilog and add support to RISC-V assembly language

des
