strict digraph "" {
	node [label="\N"];
	"3088:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6925750>",
		fillcolor=turquoise,
		label="3088:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3089:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6925790>",
		fillcolor=springgreen,
		label="3089:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3088:BL" -> "3089:IF"	 [cond="[]",
		lineno=None];
	"3092:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6925a90>",
		fillcolor=firebrick,
		label="3092:NS
bit_err_latched <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6925a90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_3087:AL"	 [def_var="['bit_err_latched']",
		label="Leaf_3087:AL"];
	"3092:NS" -> "Leaf_3087:AL"	 [cond="[]",
		lineno=None];
	"3090:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6925e50>",
		fillcolor=firebrick,
		label="3090:NS
bit_err_latched <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6925e50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3089:IF" -> "3090:NS"	 [cond="['rst']",
		label=rst,
		lineno=3089];
	"3091:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f69257d0>",
		fillcolor=springgreen,
		label="3091:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3089:IF" -> "3091:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=3089];
	"3090:NS" -> "Leaf_3087:AL"	 [cond="[]",
		lineno=None];
	"3087:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f693c050>",
		clk_sens=True,
		fillcolor=gold,
		label="3087:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'error_frame_ended', 'reset_mode', 'go_overload_frame', 'bit_err']"];
	"3087:AL" -> "3088:BL"	 [cond="[]",
		lineno=None];
	"3094:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6925850>",
		fillcolor=firebrick,
		label="3094:NS
bit_err_latched <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6925850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3094:NS" -> "Leaf_3087:AL"	 [cond="[]",
		lineno=None];
	"3091:IF" -> "3092:NS"	 [cond="['reset_mode', 'error_frame_ended', 'go_overload_frame']",
		label="(reset_mode | error_frame_ended | go_overload_frame)",
		lineno=3091];
	"3093:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6925810>",
		fillcolor=springgreen,
		label="3093:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3091:IF" -> "3093:IF"	 [cond="['reset_mode', 'error_frame_ended', 'go_overload_frame']",
		label="!((reset_mode | error_frame_ended | go_overload_frame))",
		lineno=3091];
	"3093:IF" -> "3094:NS"	 [cond="['bit_err']",
		label=bit_err,
		lineno=3093];
}
