
#define MSR_IA32_PERF_GLOBAL_STATUS_RESET   0x390
#define MSR_IA32_FIXED_CTR_CTRL         0x38D
#define MSR_IA32_PERF_GLOBAL_STATUS     0x38E
#define MSR_IA32_PERF_GLOBAL_CTRL	    0x38F
#define MSR_IA32_PEBS_ENABLE		    0x3F1
#define MSR_IA32_DS_AREA     		    0x600
#define MSR_IA32_PERF_CABABILITIES  	0x345
#define MSR_IA32_MISC_ENABLE            0x1A0
#define MSR_IA32_PERF_CAPABILITIES      0x345
#define MSR_IA32_DEBUGCTL               0x1D9

/* Performance Event Select Register 0 */
#define MSR_IA32_PERFEVTSEL_ADDRESS		0x00000186
#define MSR_IA32_PERFEVTSEL(x)			(MSR_IA32_PERFEVTSEL_ADDRESS + x)

#define MSR_IA32_PERFEVTSEL0		MSR_IA32_PERFEVTSEL(0)
#define MSR_IA32_PERFEVTSEL1		MSR_IA32_PERFEVTSEL(1)
#define MSR_IA32_PERFEVTSEL2		MSR_IA32_PERFEVTSEL(2)
#define MSR_IA32_PERFEVTSEL3		MSR_IA32_PERFEVTSEL(3)
#define MSR_IA32_PERFEVTSEL4		MSR_IA32_PERFEVTSEL(4)
#define MSR_IA32_PERFEVTSEL5		MSR_IA32_PERFEVTSEL(5)
#define MSR_IA32_PERFEVTSEL6		MSR_IA32_PERFEVTSEL(6)
#define MSR_IA32_PERFEVTSEL7		MSR_IA32_PERFEVTSEL(7)

#define MSR_IA32_PMC_ADDRESS	0xC1
#define MSR_IA32_PMC(x)			(MSR_IA32_PMC_ADDRESS + x)

#define MSR_IA32_PMC0			MSR_IA32_PMC(0)
#define MSR_IA32_PMC1			MSR_IA32_PMC(1)
#define MSR_IA32_PMC2			MSR_IA32_PMC(2)
#define MSR_IA32_PMC3			MSR_IA32_PMC(3)
#define MSR_IA32_PMC4			MSR_IA32_PMC(4)
#define MSR_IA32_PMC5			MSR_IA32_PMC(5)
#define MSR_IA32_PMC6			MSR_IA32_PMC(6)
#define MSR_IA32_PMC7			MSR_IA32_PMC(7)

#define 	MASK_PERFEVT_EVTSEL		0xFFULL		/* Event Select */
#define 	MASK_PERFEVT_UMASK		(0xFFULL << 8)	/* Unit Mask */
#define 	MASK_PERFEVT_USER		(1ULL << 16)	
#define 	MASK_PERFEVT_OS			(1ULL << 17)	
#define 	MASK_PERFEVT_E			(1ULL << 18)	/* 0: Duration / 1: Occurrence */
#define 	MASK_PERFEVT_PC			(1ULL << 19)
#define 	MASK_PERFEVT_INT		(1ULL << 20)
#define 	MASK_PERFEVT_ANY		(1ULL << 21)	/* Any Thread */
#define 	MASK_PERFEVT_EN			(1ULL << 22)	/* Enabled */
#define 	MASK_PERFEVT_INV		(1ULL << 23)	/* Invert the CMASK */