workload_path(s),BMs/TestBM/,,,#Absolute path is recommended,,
num_cores(i),4,,,,,
bus_type(vs),TripleBus,Bus,,#Bus[0] is the interconnect between private caches and LLC and Bus[1] is between LLC and main memory,,
cache_controller_type(s),CacheControllerDirectory,,,#Type should match the name of the class,,
,,,,,,
bus[*].buffers_max_size(i),32,,,,,
bus[1].m_lower_level_ids(vi),10,,,#LLC ID,,
bus[1].upper_level_cache_ids(vi),100,,,#Main memory ID,,
bus[1].controller_type(s),Point2Point,,,,,
bus[1].interconnect_controller.candidates_id(vi),0,1,2,3,10,#Candidates are the l1 ids and llc id
,,,,,,
cache_controller[*].m_shared_memory_id(i),10,,,,,
cache_controller[*].protocol_type(s),DIRECTORY_MSI,,,,,
cache_controller[*].fsm_filename(s),MSI_directory,,,,,
cache_controller[0].m_id(i),0,,,,,
cache_controller[1].m_id(i),1,,,,,
cache_controller[2].m_id(i),2,,,,,
cache_controller[3].m_id(i),3,,,,,
,,,,,,
llc_controller.m_id(i),10,,,#LLC,,
llc_controller.m_shared_memory_id(i),100,,,#Id of the main memory,,
llc_controller.protocol_type(s),DIRECTORY_LLC_MSI,,,,,
llc_controller.fsm_filename(s),MSI_LLC_directory,,,,,
llc_controller.m_data_handler.cache_size(i),32768,,,,,
llc_controller.m_data_handler.m_ways_count(i),2,,,,,
llc_controller.m_data_handler.m_data_access_latency(i),10,,,,,
llc_controller.arbiter_type(s),FCFSArbiter,,,,,
llc_controller.arbiter_candidates_ids(vi),0,1,2,3,,#Candidates are the l1 ids
,,,,,,
m_main_memory.m_llc_id(i),10,,,,,
m_main_memory.m_id(i),100,,,,,
,,,,,,
cache_controller[*].dprint.enable(i),0,,,,,
llc_controller.dprint.enable(i),0,,,,,
cache_controller[*].dprint.target(s),BMs/testDPrint/dprint.csv,,,,,
llc_controller.dprint.target(s),BMs/testDPrint/dprint.csv,,,,,
cache_controller[*].dprint.addr_filter(s),,,,,,#filter in hexdecimal
llc_controller.dprint.addr_filter(s),,,,,,#filter in hexdecimal
cache_controller[*].dprint.cond_addr(vs),,,,,,#Acceptable Addresses
llc_controller.dprint.cond_addr(vs),,,,,,#Acceptable Addresses