--------------------
Cycle:1

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:2

Pre-Issue Buffer:
	Entry 0: 	[LW	R1, 144(R0)]
	Entry 1: 	[LW	R2, 148(R0)]
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:3

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 	[LW	R1, 144(R0)]
	Entry 1: 	[LW	R2, 148(R0)]
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:4

Pre-Issue Buffer:
	Entry 0: 	[ADD	R3, R3, R1]
	Entry 1: 	[ADD	R3, R3, R2]
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 	[LW	R1, 144(R0)]
	Entry 1: 	[LW	R2, 148(R0)]
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:5

Pre-Issue Buffer:
	Entry 0: 	[ADD	R3, R3, R1]
	Entry 1: 	[ADD	R3, R3, R2]
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 	[LW	R2, 148(R0)]
	Entry 1: 
Post_MEM Queue:
	Entry 0: 	[LW	R1, 144(R0)]

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:6

Pre-Issue Buffer:
	Entry 0: 	[ADD	R3, R3, R2]
	Entry 1: 	[ADDI	R2, R2, #-1]
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 	[ADD	R3, R3, R1]
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 	[LW	R2, 148(R0)]

Registers
R00:	0	1	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:7

Pre-Issue Buffer:
	Entry 0: 	[ADD	R3, R3, R2]
	Entry 1: 	[ADDI	R2, R2, #-1]
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 	[ADD	R3, R3, R1]
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	1	1	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:8

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 	[ADD	R3, R3, R2]
	Entry 1: 	[ADDI	R2, R2, #-1]
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	1	1	1	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:9

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 	[ADDI	R2, R2, #-1]
	Entry 1: 
Post_ALU Queue:
	Entry 0: 	[ADD	R3, R3, R2]
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	1	1	1	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:10

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 	[ADDI	R2, R2, #-1]
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	1	1	2	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:11

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	1	0	2	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:12

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	1	0	2	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:13

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	1	0	2	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:14

Pre-Issue Buffer:
	Entry 0: 	[ADD	R3, R3, R1]
	Entry 1: 	[ADD	R3, R3, R2]
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	1	0	2	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:15

Pre-Issue Buffer:
	Entry 0: 	[ADD	R3, R3, R2]
	Entry 1: 	[ADDI	R2, R2, #-1]
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 	[ADD	R3, R3, R1]
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	1	0	2	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:16

Pre-Issue Buffer:
	Entry 0: 	[ADD	R3, R3, R2]
	Entry 1: 	[ADDI	R2, R2, #-1]
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 	[ADD	R3, R3, R1]
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	1	0	2	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:17

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 	[ADD	R3, R3, R2]
	Entry 1: 	[ADDI	R2, R2, #-1]
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	1	0	3	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:18

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 	[ADDI	R2, R2, #-1]
	Entry 1: 
Post_ALU Queue:
	Entry 0: 	[ADD	R3, R3, R2]
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	1	0	3	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:19

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 	[ADDI	R2, R2, #-1]
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	1	0	3	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:20

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	1	-1	3	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:21

Pre-Issue Buffer:
	Entry 0: 	[ADDI	R1, R1, #-1]
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	1	-1	3	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:22

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 	[ADDI	R1, R1, #-1]
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	1	-1	3	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:23

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 	[ADDI	R1, R1, #-1]
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	1	-1	3	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:24

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	-1	3	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:25

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	-1	3	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:26

Pre-Issue Buffer:
	Entry 0: 	[LW	R2, 148(R0)]
	Entry 1: 	[ADD	R3, R3, R1]
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	-1	3	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:27

Pre-Issue Buffer:
	Entry 0: 	[ADD	R3, R3, R2]
	Entry 1: 	[ADDI	R2, R2, #-1]
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 	[ADD	R3, R3, R1]
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 	[LW	R2, 148(R0)]
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	-1	3	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:28

Pre-Issue Buffer:
	Entry 0: 	[ADD	R3, R3, R2]
	Entry 1: 	[ADDI	R2, R2, #-1]
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 	[ADD	R3, R3, R1]
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 	[LW	R2, 148(R0)]

Registers
R00:	0	0	-1	3	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:29

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 	[ADD	R3, R3, R2]
	Entry 1: 	[ADDI	R2, R2, #-1]
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	1	3	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:30

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 	[ADDI	R2, R2, #-1]
	Entry 1: 
Post_ALU Queue:
	Entry 0: 	[ADD	R3, R3, R2]
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	1	3	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:31

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 	[ADDI	R2, R2, #-1]
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	1	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:32

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	0	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:33

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	0	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:34

Pre-Issue Buffer:
	Entry 0: 	[ADD	R3, R3, R1]
	Entry 1: 	[ADD	R3, R3, R2]
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	0	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:35

Pre-Issue Buffer:
	Entry 0: 	[ADD	R3, R3, R2]
	Entry 1: 	[ADDI	R2, R2, #-1]
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 	[ADD	R3, R3, R1]
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	0	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:36

Pre-Issue Buffer:
	Entry 0: 	[ADD	R3, R3, R2]
	Entry 1: 	[ADDI	R2, R2, #-1]
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 	[ADD	R3, R3, R1]
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	0	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:37

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 	[ADD	R3, R3, R2]
	Entry 1: 	[ADDI	R2, R2, #-1]
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	0	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:38

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 	[ADDI	R2, R2, #-1]
	Entry 1: 
Post_ALU Queue:
	Entry 0: 	[ADD	R3, R3, R2]
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	0	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:39

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 	[ADDI	R2, R2, #-1]
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	0	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:40

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	-1	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:41

Pre-Issue Buffer:
	Entry 0: 	[ADDI	R1, R1, #-1]
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	-1	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:42

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 	[ADDI	R1, R1, #-1]
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	-1	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:43

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 	[ADDI	R1, R1, #-1]
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	0	-1	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:44

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	-1	-1	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:45

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	-1	-1	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:46

Pre-Issue Buffer:
	Entry 0: 	[SW	R3, 144(R0)]
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	-1	-1	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(1,0,4)<10101100000000110000000010010000,10000000000000000000000000001101>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:47

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 	[SW	R3, 144(R0)]
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	-1	-1	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(1,0,4)<10101100000000110000000010010000,10000000000000000000000000001101>]
Set 2: LRU=0
	Entry 0:[(1,0,4)<00000000000000000000000000000001,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	1	1
--------------------
Cycle:48

Pre-Issue Buffer:
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue:
	Entry 0: 
	Entry 1: 
Post_ALU Queue:
	Entry 0: 
Pre_MEM Queue:
	Entry 0: 
	Entry 1: 
Post_MEM Queue:
	Entry 0: 

Registers
R00:	0	-1	-1	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,0,4)<10000100001000000000000000000001,10001000000000000000000000011001>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10000000011000010001100000100000,10000000011000100001100000100000>]
	Entry 1:[(1,0,4)<10101100000000110000000010010000,10000000000000000000000000001101>]
Set 2: LRU=1
	Entry 0:[(1,0,4)<00000000000000000000000000000100,00000000000000000000000000000001>]
	Entry 1:[(1,0,3)<10100000010000101111111111111111,10000100010000000000000000000001>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10001000000000000000000000011010,10100000001000011111111111111111>]
	Entry 1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
144:	4	1
