
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.140
 Yosys 0.18+10 (git sha1 92b23013e, gcc 11.2.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Sep22_SW_Release, released at Fri Sep 30 20:01:32 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv usbdev_reg_pkg.sv usbuart_reg_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_prince.sv prim_pulse_sync.sv prim_subst_perm.sv prim_ram_1p.sv prim_ram_1p_adv.sv prim_ram_1p_scr.sv prim_ram_2p.sv prim_sync_reqack.sv rising_edge_detector.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_assert.sv tlul_assert_multiple.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_rsp_intg_chk.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv tlul_socket_m1.sv tlul_sram_byte.sv usb_consts_pkg.sv usb_fs_nb_in_pe.sv usb_fs_nb_out_pe.sv usb_fs_nb_pe.sv usb_fs_rx.sv usb_fs_tx.sv usb_fs_tx_mux.sv usb_serial_ctrl_ep.sv usb_serial_fifo_ep.sv usbdev_iomux.sv usbuart.sv usbuart_core.sv usbuart_reg_top.sv usbuart_usbif.sv wav_cgc_rl.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv usbdev_reg_pkg.sv usbuart_reg_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_prince.sv prim_pulse_sync.sv prim_subst_perm.sv prim_ram_1p.sv prim_ram_1p_adv.sv prim_ram_1p_scr.sv prim_ram_2p.sv prim_sync_reqack.sv rising_edge_detector.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_assert.sv tlul_assert_multiple.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_rsp_intg_chk.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv tlul_socket_m1.sv tlul_sram_byte.sv usb_consts_pkg.sv usb_fs_nb_in_pe.sv usb_fs_nb_out_pe.sv usb_fs_nb_pe.sv usb_fs_rx.sv usb_fs_tx.sv usb_fs_tx_mux.sv usb_serial_ctrl_ep.sv usb_serial_fifo_ep.sv usbdev_iomux.sv usbuart.sv usbuart_core.sv usbuart_reg_top.sv usbuart_usbif.sv wav_cgc_rl.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Sep22_SW_Release, released at Fri Sep 30 20:01:32 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:17: parameter 'ESC_TX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:20: parameter 'ESC_RX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_2p_pkg.sv:20: parameter 'RAM_2P_CFG_DEFAULT' declared inside package 'prim_ram_2p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbdev_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:10: parameter 'NEndpoints' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:534: parameter 'USBDEV_INTR_STATE_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:535: parameter 'USBDEV_INTR_ENABLE_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:536: parameter 'USBDEV_INTR_TEST_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:537: parameter 'USBDEV_USBCTRL_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:538: parameter 'USBDEV_USBSTAT_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:539: parameter 'USBDEV_AVBUFFER_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:540: parameter 'USBDEV_RXFIFO_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:541: parameter 'USBDEV_RXENABLE_SETUP_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:542: parameter 'USBDEV_RXENABLE_OUT_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:543: parameter 'USBDEV_IN_SENT_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:544: parameter 'USBDEV_STALL_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:545: parameter 'USBDEV_CONFIGIN_0_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:546: parameter 'USBDEV_CONFIGIN_1_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:547: parameter 'USBDEV_CONFIGIN_2_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:548: parameter 'USBDEV_CONFIGIN_3_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:549: parameter 'USBDEV_CONFIGIN_4_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:550: parameter 'USBDEV_CONFIGIN_5_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:551: parameter 'USBDEV_CONFIGIN_6_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:552: parameter 'USBDEV_CONFIGIN_7_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:553: parameter 'USBDEV_CONFIGIN_8_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:554: parameter 'USBDEV_CONFIGIN_9_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:555: parameter 'USBDEV_CONFIGIN_10_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:556: parameter 'USBDEV_CONFIGIN_11_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:557: parameter 'USBDEV_ISO_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:558: parameter 'USBDEV_DATA_TOGGLE_CLEAR_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:559: parameter 'USBDEV_PHY_PINS_SENSE_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:560: parameter 'USBDEV_PHY_PINS_DRIVE_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:561: parameter 'USBDEV_PHY_CONFIG_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:564: parameter 'USBDEV_BUFFER_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:565: parameter 'USBDEV_BUFFER_SIZE' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:600: parameter 'USBDEV_PERMIT' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbuart_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:333: parameter 'USBUART_INTR_STATE_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:334: parameter 'USBUART_INTR_ENABLE_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:335: parameter 'USBUART_INTR_TEST_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:336: parameter 'USBUART_ALERT_TEST_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:337: parameter 'USBUART_CTRL_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:338: parameter 'USBUART_STATUS_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:339: parameter 'USBUART_RDATA_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:340: parameter 'USBUART_WDATA_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:341: parameter 'USBUART_FIFO_CTRL_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:342: parameter 'USBUART_FIFO_STATUS_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:343: parameter 'USBUART_OVRD_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:344: parameter 'USBUART_VAL_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:345: parameter 'USBUART_TIMEOUT_CTRL_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:346: parameter 'USBUART_USBSTAT_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:347: parameter 'USBUART_USBPARAM_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:350: parameter 'USBUART_INTR_TEST_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:351: parameter 'USBUART_INTR_TEST_TX_WATERMARK_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:352: parameter 'USBUART_INTR_TEST_RX_WATERMARK_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:353: parameter 'USBUART_INTR_TEST_TX_OVERFLOW_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:354: parameter 'USBUART_INTR_TEST_RX_OVERFLOW_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:355: parameter 'USBUART_INTR_TEST_RX_FRAME_ERR_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:356: parameter 'USBUART_INTR_TEST_RX_BREAK_ERR_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:357: parameter 'USBUART_INTR_TEST_RX_TIMEOUT_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:358: parameter 'USBUART_INTR_TEST_RX_PARITY_ERR_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:359: parameter 'USBUART_ALERT_TEST_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:360: parameter 'USBUART_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:361: parameter 'USBUART_STATUS_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:362: parameter 'USBUART_RDATA_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:363: parameter 'USBUART_FIFO_STATUS_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:364: parameter 'USBUART_VAL_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:365: parameter 'USBUART_USBSTAT_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:366: parameter 'USBUART_USBPARAM_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:388: parameter 'USBUART_PERMIT' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_fixed.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_ppc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_clock_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_clock_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_gating.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edn_req.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_receiver.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async_sram_adapter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_en.sv'
VERIFIC-WARNING [VERI-1199] prim_flop_en.sv:30: parameter 'Impl' becomes localparam in 'prim_flop_en' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_en.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_2p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi4_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_prince.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subst_perm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_scr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p.sv'
VERIFIC-WARNING [VERI-1199] prim_ram_2p.sv:41: parameter 'Impl' becomes localparam in 'prim_ram_2p' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rising_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_async_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_slicer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sram_arbiter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_host.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_assert.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_assert_multiple.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_m1.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_sram_byte.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_consts_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_nb_in_pe.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_nb_out_pe.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_nb_pe.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_rx.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_tx.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_tx_mux.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_serial_ctrl_ep.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_serial_fifo_ep.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbdev_iomux.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbuart.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbuart_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbuart_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbuart_usbif.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wav_cgc_rl.sv'

yosys> synth_rs -top usbuart -tech genesis2 -goal area -de -verilog synthesized.v

3. Executing synth_rs pass: v0.4.116

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis2/cells_sim.v +/rapidsilicon/genesis2/dsp_sim.v +/rapidsilicon/genesis2/brams_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/cells_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffn'.
Generating RTLIL representation for module `\sdff'.
Generating RTLIL representation for module `\sdffn'.
Generating RTLIL representation for module `\dffr'.
Generating RTLIL representation for module `\dffnr'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffne'.
Generating RTLIL representation for module `\sdffre'.
Generating RTLIL representation for module `\sdffnre'.
Generating RTLIL representation for module `\dffre'.
Generating RTLIL representation for module `\dffnre'.
Generating RTLIL representation for module `\latch'.
Generating RTLIL representation for module `\latchn'.
Generating RTLIL representation for module `\latchr'.
Generating RTLIL representation for module `\latchnr'.
Generating RTLIL representation for module `\fa_1bit'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Successfully finished Verilog frontend.

3.4. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top usbuart

3.5. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] usbuart_core.sv:485: port 'sys_hw2reg_sense_o' remains unconnected for this instance
VERIFIC-WARNING [VERI-2435] usbuart_core.sv:485: port 'sys_reg2hw_drive_i' is not connected on this instance
VERIFIC-WARNING [VERI-1927] usbuart_usbif.sv:241: port 'in_ep_xfr_end_o' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] usb_fs_nb_pe.sv:168: port 'in_ep_xact_end_o' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] usbuart.sv:8: compiling module 'usbuart'
VERIFIC-INFO [VERI-1018] usbuart_reg_top.sv:8: compiling module 'usbuart_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:10: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:10: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=6)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:49: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0110)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01011)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0111)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010)'
VERIFIC-INFO [VERI-1018] usbuart_core.sv:8: compiling module 'usbuart_core'
VERIFIC-WARNING [VERI-1209] usbuart_core.sv:96: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] usbuart_core.sv:101: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] prim_fifo_async.sv:8: compiling module 'prim_fifo_async(Width=32'b01000,Depth=32'b0100000)'
VERIFIC-INFO [VERI-2571] prim_fifo_async.sv:164: extracting RAM for identifier 'storage'
VERIFIC-WARNING [VERI-1209] prim_fifo_async.sv:187: expression size 7 truncated to fit in target size 6
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=6)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=6,ResetValue=6'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=6,ResetValue=6'b0)'
VERIFIC-WARNING [VERI-1209] prim_fifo_async.sv:187: expression size 7 truncated to fit in target size 6
VERIFIC-INFO [VERI-1018] usbuart_usbif.sv:7: compiling module 'usbuart_usbif'
VERIFIC-INFO [VERI-1018] usb_serial_ctrl_ep.sv:10: compiling module 'usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000)'
VERIFIC-INFO [VERI-1018] rising_edge_detector.sv:5: compiling module 'rising_edge_detector'
VERIFIC-INFO [VERI-1018] usb_serial_fifo_ep.sv:6: compiling module 'usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000)'
VERIFIC-INFO [VERI-2571] usb_serial_fifo_ep.sv:66: extracting RAM for identifier 'out_pkt_buffer'
VERIFIC-INFO [VERI-2571] usb_serial_fifo_ep.sv:129: extracting RAM for identifier 'in_pkt_buffer'
VERIFIC-INFO [VERI-1018] usb_fs_nb_pe.sv:17: compiling module 'usb_fs_nb_pe(MaxPktSizeByte=32'b0100000)'
VERIFIC-INFO [VERI-1018] usb_fs_nb_in_pe.sv:14: compiling module 'usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000)'
VERIFIC-INFO [VERI-1018] usb_fs_nb_out_pe.sv:15: compiling module 'usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000)'
VERIFIC-WARNING [VERI-1209] usb_fs_nb_out_pe.sv:410: expression size 6 truncated to fit in target size 5
VERIFIC-INFO [VERI-1018] usb_fs_rx.sv:7: compiling module 'usb_fs_rx'
VERIFIC-WARNING [VERI-1209] usb_fs_rx.sv:228: expression size 3 truncated to fit in target size 2
VERIFIC-INFO [VERI-1018] usb_fs_tx_mux.sv:7: compiling module 'usb_fs_tx_mux'
VERIFIC-INFO [VERI-1018] usb_fs_tx.sv:7: compiling module 'usb_fs_tx'
VERIFIC-WARNING [VERI-1209] usb_fs_tx.sv:254: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] usbuart_usbif.sv:260: expression size 21 truncated to fit in target size 20
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
VERIFIC-INFO [VERI-1018] usbdev_iomux.sv:12: compiling module 'usbdev_iomux'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=10)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=10,ResetValue=10'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=10,ResetValue=10'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=4)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=4,ResetValue=4'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=4,ResetValue=4'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_clock_mux2.sv:6: compiling module 'prim_generic_clock_mux2(NoFpgaBufG=1'b1)'
VERIFIC-WARNING [VDB-1013] usbuart_core.sv:485: input port 'sys_reg2hw_drive_i[dp_o][q]' is not connected on this instance
VERIFIC-WARNING [VDB-1053] usbuart_core.sv:485: input port 'sys_reg2hw_drive_i[d_o][q]' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender(IsFatal=0)'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
Importing module usbuart.
Importing module prim_alert_sender(IsFatal=0).
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module usbuart_core.
Importing module prim_fifo_async(Width=32'b01000,Depth=32'b0100000).
Importing module prim_flop_2sync(Width=6).
Importing module prim_generic_flop_2sync(Width=6,ResetValue=6'b0).
Importing module prim_generic_flop(Width=6,ResetValue=6'b0).
Importing module prim_intr_hw.
Importing module usbdev_iomux.
Importing module prim_flop_2sync(Width=10).
Importing module prim_flop_2sync(Width=4).
Importing module prim_generic_clock_mux2(NoFpgaBufG=1'b1).
Importing module prim_generic_flop_2sync(Width=10,ResetValue=10'b0).
Importing module prim_generic_flop(Width=10,ResetValue=10'b0).
Importing module prim_generic_flop_2sync(Width=4,ResetValue=4'b0).
Importing module prim_generic_flop(Width=4,ResetValue=4'b0).
Importing module usbuart_reg_top.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Importing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Importing module prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b010).
Importing module prim_subreg_ext(DW=32'b01000).
Importing module prim_subreg_ext(DW=32'b010000).
Importing module prim_subreg_ext(DW=32'b01011).
Importing module prim_subreg_ext(DW=32'b0110).
Importing module prim_subreg_ext(DW=32'b0111).
Importing module tlul_adapter_reg(RegAw=6).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.
Importing module usbuart_usbif.
Importing module usb_fs_nb_pe(MaxPktSizeByte=32'b0100000).
Importing module usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000).
Importing module usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000).
Importing module usb_fs_rx.
Importing module usb_fs_tx.
Importing module usb_fs_tx_mux.
Importing module usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000).
Importing module rising_edge_detector.
Importing module usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000).

3.5.1. Analyzing design hierarchy..
Top module:  \usbuart
Used module:     \prim_alert_sender(IsFatal=0)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \usbuart_core
Used module:         \usbdev_iomux
Used module:             \prim_generic_clock_mux2(NoFpgaBufG=1'b1)
Used module:             \prim_flop_2sync(Width=4)
Used module:                 \prim_generic_flop_2sync(Width=4,ResetValue=4'b0)
Used module:                     \prim_generic_flop(Width=4,ResetValue=4'b0)
Used module:             \prim_flop_2sync(Width=10)
Used module:                 \prim_generic_flop_2sync(Width=10,ResetValue=10'b0)
Used module:                     \prim_generic_flop(Width=10,ResetValue=10'b0)
Used module:         \prim_intr_hw
Used module:         \usbuart_usbif
Used module:             \usb_fs_nb_pe(MaxPktSizeByte=32'b0100000)
Used module:                 \usb_fs_tx
Used module:                 \usb_fs_tx_mux
Used module:                 \usb_fs_rx
Used module:                 \usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000)
Used module:                 \usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000)
Used module:             \usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000)
Used module:                 \rising_edge_detector
Used module:             \usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000)
Used module:         \prim_fifo_async(Width=32'b01000,Depth=32'b0100000)
Used module:             \prim_flop_2sync(Width=6)
Used module:                 \prim_generic_flop_2sync(Width=6,ResetValue=6'b0)
Used module:                     \prim_generic_flop(Width=6,ResetValue=6'b0)
Used module:     \usbuart_reg_top
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext(DW=32'b0111)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b01011)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0)
Used module:         \prim_subreg_ext(DW=32'b0110)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg_ext(DW=32'b01000)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec

3.5.2. Analyzing design hierarchy..
Top module:  \usbuart
Used module:     \prim_alert_sender(IsFatal=0)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \usbuart_core
Used module:         \usbdev_iomux
Used module:             \prim_generic_clock_mux2(NoFpgaBufG=1'b1)
Used module:             \prim_flop_2sync(Width=4)
Used module:                 \prim_generic_flop_2sync(Width=4,ResetValue=4'b0)
Used module:                     \prim_generic_flop(Width=4,ResetValue=4'b0)
Used module:             \prim_flop_2sync(Width=10)
Used module:                 \prim_generic_flop_2sync(Width=10,ResetValue=10'b0)
Used module:                     \prim_generic_flop(Width=10,ResetValue=10'b0)
Used module:         \prim_intr_hw
Used module:         \usbuart_usbif
Used module:             \usb_fs_nb_pe(MaxPktSizeByte=32'b0100000)
Used module:                 \usb_fs_tx
Used module:                 \usb_fs_tx_mux
Used module:                 \usb_fs_rx
Used module:                 \usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000)
Used module:                 \usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000)
Used module:             \usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000)
Used module:                 \rising_edge_detector
Used module:             \usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000)
Used module:         \prim_fifo_async(Width=32'b01000,Depth=32'b0100000)
Used module:             \prim_flop_2sync(Width=6)
Used module:                 \prim_generic_flop_2sync(Width=6,ResetValue=6'b0)
Used module:                     \prim_generic_flop(Width=6,ResetValue=6'b0)
Used module:     \usbuart_reg_top
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext(DW=32'b0111)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b01011)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0)
Used module:         \prim_subreg_ext(DW=32'b0110)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg_ext(DW=32'b01000)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.6. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.6.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.6.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.6.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000).
<suppressed ~32 debug messages>
Optimizing module rising_edge_detector.
<suppressed ~1 debug messages>
Optimizing module usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000).
<suppressed ~18 debug messages>
Optimizing module usb_fs_tx_mux.
Optimizing module usb_fs_tx.
<suppressed ~27 debug messages>
Optimizing module usb_fs_rx.
<suppressed ~31 debug messages>
Optimizing module usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000).
<suppressed ~19 debug messages>
Optimizing module usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000).
<suppressed ~17 debug messages>
Optimizing module usb_fs_nb_pe(MaxPktSizeByte=32'b0100000).
Optimizing module usbuart_usbif.
<suppressed ~10 debug messages>
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=6).
<suppressed ~12 debug messages>
Optimizing module prim_subreg_ext(DW=32'b0111).
Optimizing module prim_subreg_ext(DW=32'b0110).
Optimizing module prim_subreg_ext(DW=32'b01011).
Optimizing module prim_subreg_ext(DW=32'b010000).
Optimizing module prim_subreg_ext(DW=32'b01000).
Optimizing module prim_subreg_ext(DW=32'b010).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module usbuart_reg_top.
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(Width=4,ResetValue=4'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_2sync(Width=4,ResetValue=4'b0).
Optimizing module prim_generic_flop(Width=10,ResetValue=10'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_2sync(Width=10,ResetValue=10'b0).
Optimizing module prim_generic_clock_mux2(NoFpgaBufG=1'b1).
Optimizing module prim_flop_2sync(Width=4).
Optimizing module prim_flop_2sync(Width=10).
Optimizing module usbdev_iomux.
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(Width=6,ResetValue=6'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_2sync(Width=6,ResetValue=6'b0).
Optimizing module prim_flop_2sync(Width=6).
Optimizing module prim_fifo_async(Width=32'b01000,Depth=32'b0100000).
<suppressed ~8 debug messages>
Optimizing module usbuart_core.
<suppressed ~14 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender(IsFatal=0).
<suppressed ~7 debug messages>
Optimizing module usbuart.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_alert_sender(IsFatal=0).
Deleting now unused module prim_buf.
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_fifo_async(Width=32'b01000,Depth=32'b0100000).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_2sync(Width=10).
Deleting now unused module prim_flop_2sync(Width=4).
Deleting now unused module prim_flop_2sync(Width=6).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_clock_mux2(NoFpgaBufG=1'b1).
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop(Width=10,ResetValue=10'b0).
Deleting now unused module prim_generic_flop(Width=4,ResetValue=4'b0).
Deleting now unused module prim_generic_flop(Width=6,ResetValue=6'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=10,ResetValue=10'b0).
Deleting now unused module prim_generic_flop_2sync(Width=4,ResetValue=4'b0).
Deleting now unused module prim_generic_flop_2sync(Width=6,ResetValue=6'b0).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Deleting now unused module prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext(DW=32'b010).
Deleting now unused module prim_subreg_ext(DW=32'b01000).
Deleting now unused module prim_subreg_ext(DW=32'b010000).
Deleting now unused module prim_subreg_ext(DW=32'b01011).
Deleting now unused module prim_subreg_ext(DW=32'b0110).
Deleting now unused module prim_subreg_ext(DW=32'b0111).
Deleting now unused module rising_edge_detector.
Deleting now unused module tlul_adapter_reg(RegAw=6).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000).
Deleting now unused module usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000).
Deleting now unused module usb_fs_nb_pe(MaxPktSizeByte=32'b0100000).
Deleting now unused module usb_fs_rx.
Deleting now unused module usb_fs_tx.
Deleting now unused module usb_fs_tx_mux.
Deleting now unused module usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000).
Deleting now unused module usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000).
Deleting now unused module usbdev_iomux.
Deleting now unused module usbuart_core.
Deleting now unused module usbuart_reg_top.
Deleting now unused module usbuart_usbif.
<suppressed ~126 debug messages>

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~89 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 295 unused cells and 5070 unused wires.
<suppressed ~1474 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module usbuart...
Found and reported 0 problems.

yosys> opt_expr

3.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~58 debug messages>

yosys> opt_merge -nomux

3.16. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~75 debug messages>
Removed a total of 25 cells.

yosys> opt_muxtree

3.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$i17$prim_subreg.sv:72$3600: \u_reg.u_fifo_ctrl_rxrst.q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_reg.\u_fifo_ctrl_txrst.$verific$i17$prim_subreg.sv:72$3600: \u_reg.u_fifo_ctrl_txrst.q -> 1'0
      Replacing known input bits on port B of cell $flatten\usbuart_core.$verific$mux_25$usbuart_core.sv:97$1000: \usbuart_core.txres_cnt -> { 1'1 \usbuart_core.txres_cnt [1:0] }
      Replacing known input bits on port B of cell $flatten\usbuart_core.$verific$mux_30$usbuart_core.sv:102$1004: \usbuart_core.rxres_cnt -> { 1'1 \usbuart_core.rxres_cnt [1:0] }
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_rxfifo.$verific$mux_38$prim_fifo_async.sv:183$1487: $flatten\usbuart_core.\usbuart_rxfifo.$verific$n32$1400 -> { 1'0 $flatten\usbuart_core.\usbuart_rxfifo.$verific$n32$1400 [4:0] }
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_rxfifo.$verific$mux_97$prim_fifo_async.sv:183$1533: $flatten\usbuart_core.\usbuart_rxfifo.$verific$n279$1424 -> { 1'0 $flatten\usbuart_core.\usbuart_rxfifo.$verific$n279$1424 [4:0] }
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_txfifo.$verific$mux_38$prim_fifo_async.sv:183$1487: $flatten\usbuart_core.\usbuart_txfifo.$verific$n32$1400 -> { 1'0 $flatten\usbuart_core.\usbuart_txfifo.$verific$n32$1400 [4:0] }
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_txfifo.$verific$mux_97$prim_fifo_async.sv:183$1533: $flatten\usbuart_core.\usbuart_txfifo.$verific$n279$1424 -> { 1'0 $flatten\usbuart_core.\usbuart_txfifo.$verific$n279$1424 [4:0] }
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$i152$usb_serial_ctrl_ep.sv:310$6959: \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.save_dev_addr -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_93$usb_fs_tx.sv:231$6529.
    dead port 1/2 on $mux $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_94$usb_fs_tx.sv:231$6530.
    dead port 1/2 on $mux $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_95$usb_fs_tx.sv:231$6531.
Removed 3 multiplexer ports.
<suppressed ~186 debug messages>

yosys> opt_reduce

3.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_315$usbuart_reg_top.sv:1700$3576: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n1320$2009 $flatten\u_reg.$verific$n1329$2018 $flatten\u_reg.$verific$n1332$2021 $flatten\u_reg.$verific$n1335$2024 $flatten\u_reg.$verific$n1341$2030 $flatten\u_reg.$verific$n1344$2033 $flatten\u_reg.$verific$n1347$2036 $flatten\u_reg.$verific$n1353$2042 $flatten\u_reg.$verific$n1356$2045 $flatten\u_reg.$verific$n1359$2048 $flatten\u_reg.$verific$n1361$2050 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_116$usb_serial_ctrl_ep.sv:273$6936: $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n539$6709
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_117$usb_serial_ctrl_ep.sv:273$6937: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n538$6708 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n539$6709 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_135$usb_serial_ctrl_ep.sv:299$6947: $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n619$6713
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_136$usb_serial_ctrl_ep.sv:299$6948: $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n619$6713
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_138$usb_serial_ctrl_ep.sv:299$6950: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n620$6714 $auto$opt_reduce.cc:134:opt_pmux$7401 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_232$usb_serial_ctrl_ep.sv:382$7042: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n919$6726 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n927$6734 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n928$6735 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n929$6736 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n944$6751 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n945$6752 $auto$opt_reduce.cc:134:opt_pmux$7417 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n951$6758 $auto$opt_reduce.cc:134:opt_pmux$7415 $auto$opt_reduce.cc:134:opt_pmux$7413 $auto$opt_reduce.cc:134:opt_pmux$7411 $auto$opt_reduce.cc:134:opt_pmux$7409 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n964$6771 $auto$opt_reduce.cc:134:opt_pmux$7407 $auto$opt_reduce.cc:134:opt_pmux$7405 $auto$opt_reduce.cc:134:opt_pmux$7403 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$select_223$usb_serial_fifo_ep.sv:401$7376: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n852$7130 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n854$7132 $auto$opt_reduce.cc:134:opt_pmux$7419 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$select_224$usb_serial_fifo_ep.sv:401$7377: $auto$opt_reduce.cc:134:opt_pmux$7421
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$select_225$usb_serial_fifo_ep.sv:401$7378: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n853$7131 $auto$opt_reduce.cc:134:opt_pmux$7423 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$select_226$usb_serial_fifo_ep.sv:401$7379: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n855$7133 $auto$opt_reduce.cc:134:opt_pmux$7425 }
  Optimizing cells in module \usbuart.
Performed a total of 16 changes.

yosys> opt_merge

3.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_share

3.20. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\usbuart_core.\usbuart_rxfifo.$verific$mux_163$prim_fifo_async.sv:158$1592 in front of them:
        $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_162$prim_fifo_async.sv:158$1591
        $flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_160$prim_fifo_async.sv:157$1589

    Found cells that share an operand and can be merged by moving the $mux $flatten\usbuart_core.\usbuart_txfifo.$verific$mux_149$prim_fifo_async.sv:144$1579 in front of them:
        $flatten\usbuart_core.\usbuart_txfifo.$verific$add_148$prim_fifo_async.sv:144$1578
        $flatten\usbuart_core.\usbuart_txfifo.$verific$sub_146$prim_fifo_async.sv:143$1576


yosys> opt_dff -nosdff -nodffe

3.21. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.\detect_in_data_transfer_done.$verific$last_q_reg$rising_edge_detector.sv:19$7053 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$tx_read_reg$usb_serial_fifo_ep.sv:167$7279 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$send_length_reg$usb_serial_fifo_ep.sv:407$7395 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$rx_write_reg$usb_serial_fifo_ep.sv:113$7249 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$rx_fifo_wdata_reg$usb_serial_fifo_ep.sv:113$7250 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$return_data_reg$usb_serial_fifo_ep.sv:407$7396 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$pb_wptr_reg$usb_serial_fifo_ep.sv:180$7288 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$parity_o_reg$usb_serial_fifo_ep.sv:407$7393 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_unload_reg$usb_serial_fifo_ep.sv:95$7236 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_rptr_reg$usb_serial_fifo_ep.sv:113$7248 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_max_used_reg$usb_serial_fifo_ep.sv:84$7225 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$897 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ctrl_xfr_state_reg$usb_serial_fifo_ep.sv:333$7341 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$bytes_sent_reg$usb_serial_fifo_ep.sv:407$7394 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$baud_o_reg$usb_serial_fifo_ep.sv:407$7392 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.\detect_in_data_transfer_done.$verific$last_q_reg$rising_edge_detector.sv:19$7053 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$save_dev_addr_reg$usb_serial_ctrl_ep.sv:312$6979 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$rom_length_reg$usb_serial_ctrl_ep.sv:312$6985 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$rom_addr_reg$usb_serial_ctrl_ep.sv:312$6983 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$new_dev_addr_reg$usb_serial_ctrl_ep.sv:312$6987 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$in_ep_stall_o_reg$usb_serial_ctrl_ep.sv:312$6980 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$dev_addr_int_reg$usb_serial_ctrl_ep.sv:312$6978 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$ctrl_xfr_state_reg$usb_serial_ctrl_ep.sv:211$6899 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$bytes_sent_reg$usb_serial_ctrl_ep.sv:312$6981 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$usb_se0_q_reg$usb_fs_tx.sv:430$6664 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$usb_d_q_reg$usb_fs_tx.sv:430$6663 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$tx_data_get_q_reg$usb_fs_tx.sv:331$6612 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$state_q_reg$usb_fs_tx.sv:331$6607 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$se0_shift_reg_q_reg$usb_fs_tx.sv:331$6611 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$pid_q_reg$usb_fs_tx.sv:93$6477 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$out_state_q_reg$usb_fs_tx.sv:430$6665 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$oe_shift_reg_q_reg$usb_fs_tx.sv:331$6610 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$oe_q_reg$usb_fs_tx.sv:430$6662 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$dp_eop_q_reg$usb_fs_tx.sv:430$6661 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$data_shift_reg_q_reg$usb_fs_tx.sv:331$6609 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$data_payload_q_reg$usb_fs_tx.sv:331$6608 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$crc16_q_reg$usb_fs_tx.sv:331$6616 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$byte_strobe_q_reg$usb_fs_tx.sv:331$6613 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bitstuff_q_reg$usb_fs_tx.sv:126$6495 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bitstuff_q4_reg$usb_fs_tx.sv:126$6498 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bitstuff_q3_reg$usb_fs_tx.sv:126$6497 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bitstuff_q2_reg$usb_fs_tx.sv:126$6496 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bit_history_q_reg$usb_fs_tx.sv:331$6614 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bit_count_q_reg$usb_fs_tx.sv:331$6615 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$token_payload_q_reg$usb_fs_rx.sv:583$6287 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$rx_data_buffer_q_reg$usb_fs_rx.sv:583$6291 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$packet_valid_q_reg$usb_fs_rx.sv:299$6141 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$line_state_qq_reg$usb_fs_rx.sv:128$6079 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$line_state_q_reg$usb_fs_rx.sv:128$6078 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$line_history_q_reg$usb_fs_rx.sv:299$6142 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$full_pid_q_reg$usb_fs_rx.sv:583$6284 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$frame_num_q_reg$usb_fs_rx.sv:583$6290 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$endp_q_reg$usb_fs_rx.sv:583$6289 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$diff_state_q_reg$usb_fs_rx.sv:128$6080 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$crc5_q_reg$usb_fs_rx.sv:583$6286 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$crc16_q_reg$usb_fs_rx.sv:583$6285 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$bitstuff_history_q_reg$usb_fs_rx.sv:362$6164 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$bitstuff_error_q_reg$usb_fs_rx.sv:389$6176 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$bit_phase_q_reg$usb_fs_rx.sv:239$6113 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$addr_q_reg$usb_fs_rx.sv:583$6288 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_out_pe.sv:322$5832 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_xact_state_reg$usb_fs_nb_out_pe.sv:330$5836 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_setup_o_reg$usb_fs_nb_out_pe.sv:184$5787 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_put_addr_o_reg$usb_fs_nb_out_pe.sv:412$5883 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_data_put_o_reg$usb_fs_nb_out_pe.sv:377$5861 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_data_o_reg$usb_fs_nb_out_pe.sv:194$5791 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_current_o_reg$usb_fs_nb_out_pe.sv:368$5856 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$nak_out_transaction_reg$usb_fs_nb_out_pe.sv:393$5869 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$880 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$880 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$897 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$data_toggle_q_reg$usb_fs_nb_out_pe.sv:352$5848 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$current_xact_setup_q_reg$usb_fs_nb_out_pe.sv:368$5857 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$tx_data_o_reg$usb_fs_nb_in_pe.sv:274$5577 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_in_pe.sv:266$5574 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_xact_state_reg$usb_fs_nb_in_pe.sv:288$5584 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_ep_get_addr_o_reg$usb_fs_nb_in_pe.sv:300$5593 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_ep_data_get_o_reg$usb_fs_nb_in_pe.sv:348$5618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_ep_current_o_reg$usb_fs_nb_in_pe.sv:314$5600 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$data_toggle_q_reg$usb_fs_nb_in_pe.sv:336$5615 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.$verific$status_host_timeout_o_reg$usbuart_usbif.sv:262$5141 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.$verific$status_frame_o_reg$usbuart_usbif.sv:262$5142 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.$verific$ns_cnt_reg$usbuart_usbif.sv:54$4878 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.$verific$host_presence_timer_reg$usbuart_usbif.sv:262$5140 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$1480 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$1494 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$1527 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$1539 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$1480 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$1494 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$1527 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$1539 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_tx_watermark.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_tx_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_watermark.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_timeout.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_parity_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$763 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_frame_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$761 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_break_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_usb.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1879 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_usb.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1879 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.$verific$txres_cnt_reg$usbuart_core.sv:103$1006 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.$verific$rxres_cnt_reg$usbuart_core.sv:103$1007 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.$verific$rx_fifo_depth_prev_reg$usbuart_core.sv:319$1234 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.$verific$nco_sum_reg$usbuart_core.sv:156$1040 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$764 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdata.$verific$qe_reg$prim_subreg.sv:67$3709 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$850 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$851 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:86$3829 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:86$3828 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:86$3827 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:96$3838 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:73$3817 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$762 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:96$3839 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_txval.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$880 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_txen.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$880 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_timeout.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_parity_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_frame_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_break_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$897 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$897 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_timeout.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_parity_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$853 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_frame_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_break_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$852 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_txilvl.$verific$q_reg$prim_subreg.sv:72$3656 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$qe_reg$prim_subreg.sv:67$3598 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$3694 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_tx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_slpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_rxblvl.$verific$q_reg$prim_subreg.sv:72$3656 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_rx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$850 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_parity_odd.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$851 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_parity_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$852 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_nf.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$760 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$usbuart_reg_top.sv:61$2187 ($aldff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_usb.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1879 ($adff) from module usbuart.

yosys> opt_clean

3.22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 30 unused cells and 109 unused wires.
<suppressed ~33 debug messages>

yosys> opt_expr

3.23. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~2 debug messages>

yosys> opt_muxtree

3.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~183 debug messages>

yosys> opt_reduce

3.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.27. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.28. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_txval.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_txen.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_timeout.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_parity_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_frame_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_break_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_txilvl.$verific$q_reg$prim_subreg.sv:72$3656 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$3694 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_tx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_slpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_rxblvl.$verific$q_reg$prim_subreg.sv:72$3656 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_rx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_parity_odd.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_parity_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_nf.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_nf.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_parity_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_parity_odd.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_rx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_rxblvl.$verific$q_reg$prim_subreg.sv:72$3656 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_ctrl_rxblvl.$verific$q_reg$prim_subreg.sv:72$3656 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_slpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_tx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$3694 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$3694 ($dlatch) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$3694 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_txilvl.$verific$q_reg$prim_subreg.sv:72$3656 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fifo_ctrl_txilvl.$verific$q_reg$prim_subreg.sv:72$3656 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_break_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_frame_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_parity_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_timeout.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_txen.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_txval.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_usb.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1879 ($adff) from module usbuart.

yosys> opt_clean

3.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~32 debug messages>

yosys> opt_muxtree

3.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\usbuart_core.$verific$mux_131$usbuart_core.sv:308$1220.
    dead port 2/2 on $mux $flatten\usbuart_core.$verific$mux_131$usbuart_core.sv:308$1220.
    dead port 1/2 on $mux $flatten\usbuart_core.$verific$mux_132$usbuart_core.sv:308$1221.
    dead port 2/2 on $mux $flatten\usbuart_core.$verific$mux_132$usbuart_core.sv:308$1221.
    dead port 1/2 on $mux $flatten\usbuart_core.$verific$mux_133$usbuart_core.sv:308$1222.
    dead port 2/2 on $mux $flatten\usbuart_core.$verific$mux_133$usbuart_core.sv:308$1222.
    dead port 1/2 on $mux $flatten\usbuart_core.$verific$mux_134$usbuart_core.sv:308$1223.
    dead port 2/2 on $mux $flatten\usbuart_core.$verific$mux_134$usbuart_core.sv:308$1223.
Removed 8 multiplexer ports.
<suppressed ~177 debug messages>

yosys> opt_reduce

3.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_315$usbuart_reg_top.sv:1700$3576: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n1332$2021 $flatten\u_reg.$verific$n1335$2024 $flatten\u_reg.$verific$n1344$2033 $flatten\u_reg.$verific$n1356$2045 $flatten\u_reg.$verific$n1359$2048 $flatten\u_reg.$verific$n1361$2050 }
  Optimizing cells in module \usbuart.
Performed a total of 3 changes.

yosys> opt_merge

3.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

yosys> opt_share

3.34. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.35. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\usbuart_core.$verific$lb_data_move_reg$usbuart_core.sv:221$1113 ($dff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 6 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 8 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 9 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 10 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 11 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 12 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 13 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 14 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 15 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 16 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 17 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 18 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 19 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 20 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 21 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 22 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 23 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\intr_hw_rx_break_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($adff) from module usbuart.

yosys> opt_clean

3.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 47 unused cells and 77 unused wires.
<suppressed ~62 debug messages>

yosys> opt_expr

3.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_muxtree

3.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~174 debug messages>

yosys> opt_reduce

3.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.41. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.42. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> opt_expr

3.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 4

yosys> fsm -encoding binary

3.45. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.45.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking usbuart.usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.diff_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking usbuart.usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking usbuart.usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.rom_length as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking usbuart.usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.send_length as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.45.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.45.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.45.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> fsm_opt

3.45.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.45.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.45.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.45.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_merge -nomux

3.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.48. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~174 debug messages>

yosys> opt_reduce

3.49. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.51. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.52. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$send_length_reg$usb_serial_fifo_ep.sv:407$7395 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n874$7192, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.send_length).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$rx_fifo_wdata_reg$usb_serial_fifo_ep.sv:113$7250 ($dff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n105$7143, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$return_data_reg$usb_serial_fifo_ep.sv:407$7396 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n857$7191, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.return_data).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[0]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[1]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[2]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[3]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[4]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[5]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[6]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[7]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$pb_wptr_reg$usb_serial_fifo_ep.sv:180$7288 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n273$7155, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.pb_wptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$parity_o_reg$usb_serial_fifo_ep.sv:407$7393 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n877$7193, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.parity_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_unload_reg$usb_serial_fifo_ep.sv:95$7236 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n74$7077, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.ob_unload).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_rptr_reg$usb_serial_fifo_ep.sv:113$7248 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n144$7148, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.ob_rptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_max_used_reg$usb_serial_fifo_ep.sv:84$7225 ($dff) from module usbuart (D = { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n38$7069 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n27$7137 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n25$7066 }, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.ob_max_used).
Adding SRST signal on $auto$ff.cc:262:slice$7487 ($dffe) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_put_addr_o [0], Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.ob_max_used [0], rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$7487 ($dffe) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_put_addr_o [4:1], Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.ob_max_used [4:1], rval = 4'0000).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$bytes_sent_reg$usb_serial_fifo_ep.sv:407$7394 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n916$7199, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.bytes_sent).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$baud_o_reg$usb_serial_fifo_ep.sv:407$7392 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n880$7194, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.baud_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$save_dev_addr_reg$usb_serial_ctrl_ep.sv:312$6979 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n826$6725, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.save_dev_addr).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$rom_length_reg$usb_serial_ctrl_ep.sv:312$6985 ($dff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n818$6833, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.rom_length).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$rom_addr_reg$usb_serial_ctrl_ep.sv:312$6983 ($dff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n810$6832, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.rom_addr).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[0]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[1]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[2]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[3]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[4]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[5]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[6]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[7]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$new_dev_addr_reg$usb_serial_ctrl_ep.sv:312$6987 ($dff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n642$6816, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.new_dev_addr).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$in_ep_stall_o_reg$usb_serial_ctrl_ep.sv:312$6980 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n624$6717, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.in_ep_stall_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$dev_addr_int_reg$usb_serial_ctrl_ep.sv:312$6978 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.new_dev_addr, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.dev_addr_int).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$bytes_sent_reg$usb_serial_ctrl_ep.sv:312$6981 ($dff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n800$6831, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.bytes_sent).
Adding SRST signal on $auto$ff.cc:262:slice$7557 ($dffe) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n774$6828, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.bytes_sent, rval = 8'00000000).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$pid_q_reg$usb_fs_tx.sv:93$6477 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pid_i, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pid_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$oe_q_reg$usb_fs_tx.sv:430$6662 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.oe_shift_reg_q [0], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.oe_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$crc16_q_reg$usb_fs_tx.sv:331$6616 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.crc16_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.crc16_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bit_history_q_reg$usb_fs_tx.sv:331$6614 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.bit_history_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.bit_history_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bit_count_q_reg$usb_fs_tx.sv:331$6615 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.bit_count_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.bit_count_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$token_payload_q_reg$usb_fs_rx.sv:583$6287 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.token_payload_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.token_payload_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$rx_data_buffer_q_reg$usb_fs_rx.sv:583$6291 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$line_state_q_reg$usb_fs_rx.sv:128$6078 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_state_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_state_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$line_history_q_reg$usb_fs_rx.sv:299$6142 ($adff) from module usbuart (D = { \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_history_q [9:0] \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_state_rx [1:0] }, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_history_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$full_pid_q_reg$usb_fs_rx.sv:583$6284 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.full_pid_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.full_pid_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$frame_num_q_reg$usb_fs_rx.sv:583$6290 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.token_payload_q [11:1], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.frame_num_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$endp_q_reg$usb_fs_rx.sv:583$6289 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.token_payload_q [11:8], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.endp_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$diff_state_q_reg$usb_fs_rx.sv:128$6080 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.diff_state_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.diff_state_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$crc5_q_reg$usb_fs_rx.sv:583$6286 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.crc5_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.crc5_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$crc16_q_reg$usb_fs_rx.sv:583$6285 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.crc16_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.crc16_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$bitstuff_history_q_reg$usb_fs_rx.sv:362$6164 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.bitstuff_history_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.bitstuff_history_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$bitstuff_error_q_reg$usb_fs_rx.sv:389$6176 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.bitstuff_error_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.bitstuff_error_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$addr_q_reg$usb_fs_rx.sv:583$6288 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.token_payload_q [7:1], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.addr_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_setup_o_reg$usb_fs_nb_out_pe.sv:184$5787 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$n84$5697 [1], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_setup_o [1]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_setup_o_reg$usb_fs_nb_out_pe.sv:184$5787 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$n84$5697 [0], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_setup_o [0]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_put_addr_o_reg$usb_fs_nb_out_pe.sv:412$5883 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$n420$5731, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_put_addr_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_data_o_reg$usb_fs_nb_out_pe.sv:194$5791 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_q [8:1], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_current_o_reg$usb_fs_nb_out_pe.sv:368$5856 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_ep_current_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_current_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$nak_out_transaction_reg$usb_fs_nb_out_pe.sv:393$5869 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$n376$5689, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.nak_out_transaction).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$current_xact_setup_q_reg$usb_fs_nb_out_pe.sv:368$5857 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.setup_token_received, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.current_xact_setup_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_ep_get_addr_o_reg$usb_fs_nb_in_pe.sv:300$5593 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$n297$5483, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_ep_get_addr_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_ep_current_o_reg$usb_fs_nb_in_pe.sv:314$5600 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_ep_current_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_ep_current_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.$verific$status_host_timeout_o_reg$usbuart_usbif.sv:262$5141 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.$verific$n404$4854, Q = \usbuart_core.usbuart_usbif.status_host_timeout_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.$verific$status_frame_o_reg$usbuart_usbif.sv:262$5142 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.frame_num_q, Q = \usbuart_core.usbuart_usbif.status_frame_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.$verific$host_presence_timer_reg$usbuart_usbif.sv:262$5140 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.$verific$n383$4868, Q = \usbuart_core.usbuart_usbif.host_presence_timer).
Adding EN signal on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$1480 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_txfifo.$verific$n46$1402, Q = \usbuart_core.usbuart_txfifo.fifo_wptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$1494 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_txfifo.$verific$n178$1417, Q = \usbuart_core.usbuart_txfifo.fifo_wptr_gray).
Adding EN signal on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$1527 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_txfifo.$verific$n293$1426, Q = \usbuart_core.usbuart_txfifo.fifo_rptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$1539 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_txfifo.$verific$n425$1441, Q = \usbuart_core.usbuart_txfifo.fifo_rptr_gray).
Adding EN signal on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$1480 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_rxfifo.$verific$n46$1402, Q = \usbuart_core.usbuart_rxfifo.fifo_wptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$1494 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_rxfifo.$verific$n178$1417, Q = \usbuart_core.usbuart_rxfifo.fifo_wptr_gray).
Adding EN signal on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$1527 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_rxfifo.$verific$n293$1426, Q = \usbuart_core.usbuart_rxfifo.fifo_rptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$1539 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_rxfifo.$verific$n425$1441, Q = \usbuart_core.usbuart_rxfifo.fifo_rptr_gray).
Adding EN signal on $flatten\usbuart_core.$verific$txres_cnt_reg$usbuart_core.sv:103$1006 ($adff) from module usbuart (D = $flatten\usbuart_core.$verific$n38$955 [1:0], Q = \usbuart_core.txres_cnt [1:0]).
Adding EN signal on $flatten\usbuart_core.$verific$rxres_cnt_reg$usbuart_core.sv:103$1007 ($adff) from module usbuart (D = $flatten\usbuart_core.$verific$n59$959 [1:0], Q = \usbuart_core.rxres_cnt [1:0]).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:86$3829 ($adff) from module usbuart (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:86$3828 ($adff) from module usbuart (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:86$3827 ($adff) from module usbuart (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:96$3838 ($adff) from module usbuart (D = $flatten\u_reg.\u_reg_if.$verific$n183$3787, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:73$3817 ($adff) from module usbuart (D = $flatten\u_reg.\u_reg_if.$verific$n74$3759, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:96$3839 ($adff) from module usbuart (D = $flatten\u_reg.\u_reg_if.$verific$n181$3761, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.tx_watermark.d, Q = \u_reg.u_intr_state_tx_watermark.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.tx_overflow.d, Q = \u_reg.u_intr_state_tx_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_watermark.d, Q = \u_reg.u_intr_state_rx_watermark.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_timeout.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_timeout.d, Q = \u_reg.u_intr_state_rx_timeout.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_parity_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_parity_err.d, Q = \u_reg.u_intr_state_rx_parity_err.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_overflow.d, Q = \u_reg.u_intr_state_rx_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_frame_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_frame_err.d, Q = \u_reg.u_intr_state_rx_frame_err.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_break_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_break_err.d, Q = \u_reg.u_intr_state_rx_break_err.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$usbuart_reg_top.sv:61$2187 ($adff) from module usbuart (D = 1'1, Q = \u_reg.intg_err_q).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7667 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7667 ($adffe) from module usbuart.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7662 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7662 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7662 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7662 ($adffe) from module usbuart.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7662 ($adffe) from module usbuart.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7662 ($adffe) from module usbuart.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7660 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7660 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7660 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7660 ($adffe) from module usbuart.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7660 ($adffe) from module usbuart.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7660 ($adffe) from module usbuart.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7658 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7658 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7658 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7658 ($adffe) from module usbuart.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7658 ($adffe) from module usbuart.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7658 ($adffe) from module usbuart.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7656 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7656 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7656 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7656 ($adffe) from module usbuart.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7656 ($adffe) from module usbuart.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7656 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7643 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7643 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7643 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7635 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7635 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7635 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_xact_state_reg$usb_fs_nb_out_pe.sv:330$5836 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_out_pe.sv:322$5832 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_out_pe.sv:322$5832 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_out_pe.sv:322$5832 ($adff) from module usbuart.
Setting constant 1-bit at position 6 on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_out_pe.sv:322$5832 ($adff) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$se0_shift_reg_q_reg$usb_fs_tx.sv:331$6611 ($adff) from module usbuart.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$7562 ($sdffce) from module usbuart.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7440 ($adffe) from module usbuart.

yosys> opt_clean

3.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 106 unused cells and 124 unused wires.
<suppressed ~121 debug messages>

yosys> opt_expr

3.54. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~33 debug messages>

yosys> opt_muxtree

3.55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~133 debug messages>

yosys> opt_reduce

3.56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
    New ctrl vector for $bmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$Mux_125$usb_fs_nb_out_pe.sv:310$5822: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [1:0]
    New ctrl vector for $bmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$Mux_126$usb_fs_nb_out_pe.sv:310$5823: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [1:0]
    New ctrl vector for $bmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$Mux_128$usb_fs_nb_out_pe.sv:310$5825: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [1:0]
    New ctrl vector for $bmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$Mux_131$usb_fs_nb_out_pe.sv:310$5828: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [1:0]
    New ctrl vector for $bmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$mux_124$usb_fs_nb_out_pe.sv:310$5821: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [1:0]
    New ctrl vector for $bmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$mux_129$usb_fs_nb_out_pe.sv:310$5826: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [1:0]
    New ctrl vector for $bmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$mux_130$usb_fs_nb_out_pe.sv:310$5827: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [1:0]
  Optimizing cells in module \usbuart.
Performed a total of 7 changes.

yosys> opt_merge

3.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

yosys> opt_share

3.58. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.59. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$7689 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.

yosys> opt_clean

3.60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_muxtree

3.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~134 debug messages>

yosys> opt_reduce

3.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.65. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.66. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7692 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.

yosys> opt_clean

3.67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> opt_expr

3.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~33 debug messages>

yosys> opt_muxtree

3.69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~130 debug messages>

yosys> opt_reduce

3.70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.72. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.73. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7693 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.

yosys> opt_clean

3.74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 32 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.75. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~5 debug messages>
MAX OPT ITERATION = 4

yosys> wreduce -keepdc

3.76. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell usbuart.$auto$opt_dff.cc:195:make_patterns_logic$7505 ($ne).
Removed top 1 bits (of 8) from FF cell usbuart.$auto$ff.cc:262:slice$7526 ($dffe).
Removed top 1 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_161$prim_fifo_async.sv:158$1590 ($sub).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_rxfifo.$verific$add_77$prim_fifo_async.sv:97$1523 ($add).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_rxfifo.$verific$add_18$prim_fifo_async.sv:62$1476 ($add).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_txfifo.$verific$add_77$prim_fifo_async.sv:97$1523 ($add).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_txfifo.$verific$add_18$prim_fifo_async.sv:62$1476 ($add).
Removed top 1 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_txfifo.$verific$add_148$prim_fifo_async.sv:144$1578 ($add).
Removed top 19 bits (of 20) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.$verific$add_67$usbuart_usbif.sv:260$5132 ($add).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.$verific$add_10$usbuart_usbif.sv:53$4876 ($add).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_107$usb_serial_fifo_ep.sv:176$7283 ($add).
Removed top 1 bits (of 2) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_230$usb_serial_fifo_ep.sv:403$7382 ($add).
Removed top 4 bits (of 5) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_53$usb_serial_fifo_ep.sv:109$7240 ($add).
Removed top 1 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_143$usb_serial_fifo_ep.sv:242$7320 ($eq).
Removed top 7 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_219$usb_serial_fifo_ep.sv:381$7370 ($eq).
Removed top 6 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_220$usb_serial_fifo_ep.sv:387$7371 ($eq).
Removed top 6 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_221$usb_serial_fifo_ep.sv:393$7372 ($eq).
Removed top 1 bits (of 6) from port A of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_34$usb_serial_fifo_ep.sv:92$7231 ($eq).
Removed top 1 bits (of 6) from port A of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_75$usb_serial_fifo_ep.sv:137$7259 ($eq).
Removed top 4 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$sub_33$usb_serial_fifo_ep.sv:92$7230 ($sub).
Removed top 7 bits (of 8) from port A of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$Decoder_80$usb_serial_ctrl_ep.sv:230$6912 ($shl).
Removed top 1 bits (of 8) from port A of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$LessThan_22$usb_serial_ctrl_ep.sv:104$6862 ($le).
Removed top 1 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$LessThan_22$usb_serial_ctrl_ep.sv:104$6862 ($le).
Removed top 1 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$LessThan_24$usb_serial_ctrl_ep.sv:105$6864 ($le).
Removed top 6 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_142$usb_serial_ctrl_ep.sv:301$6953 ($add).
Removed top 1 bits (of 8) from port A of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_144$usb_serial_ctrl_ep.sv:302$6955 ($add).
Removed top 7 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_144$usb_serial_ctrl_ep.sv:302$6955 ($add).
Removed top 7 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_111$usb_serial_ctrl_ep.sv:250$6929 ($eq).
Removed top 6 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_112$usb_serial_ctrl_ep.sv:256$6930 ($eq).
Removed top 5 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_113$usb_serial_ctrl_ep.sv:262$6931 ($eq).
Removed top 5 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_129$usb_serial_ctrl_ep.sv:248$6940 ($eq).
Removed top 5 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_130$usb_serial_ctrl_ep.sv:276$6941 ($eq).
Removed top 4 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_131$usb_serial_ctrl_ep.sv:288$6942 ($eq).
Removed top 6 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_182$usb_serial_ctrl_ep.sv:319$6990 ($eq).
Removed top 5 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_184$usb_serial_ctrl_ep.sv:321$6992 ($eq).
Removed top 4 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_188$usb_serial_ctrl_ep.sv:325$6996 ($eq).
Removed top 3 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_189$usb_serial_ctrl_ep.sv:327$6997 ($eq).
Removed top 3 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_190$usb_serial_ctrl_ep.sv:328$6998 ($eq).
Removed top 3 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_191$usb_serial_ctrl_ep.sv:329$6999 ($eq).
Removed top 3 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_192$usb_serial_ctrl_ep.sv:330$7000 ($eq).
Removed top 3 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_194$usb_serial_ctrl_ep.sv:333$7002 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_198$usb_serial_ctrl_ep.sv:337$7006 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_199$usb_serial_ctrl_ep.sv:340$7007 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_200$usb_serial_ctrl_ep.sv:341$7008 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_201$usb_serial_ctrl_ep.sv:342$7009 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_203$usb_serial_ctrl_ep.sv:344$7011 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_204$usb_serial_ctrl_ep.sv:345$7012 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_206$usb_serial_ctrl_ep.sv:347$7014 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_207$usb_serial_ctrl_ep.sv:348$7015 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_208$usb_serial_ctrl_ep.sv:351$7016 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_209$usb_serial_ctrl_ep.sv:352$7017 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_212$usb_serial_ctrl_ep.sv:355$7020 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_213$usb_serial_ctrl_ep.sv:356$7021 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_214$usb_serial_ctrl_ep.sv:357$7022 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_215$usb_serial_ctrl_ep.sv:358$7023 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_217$usb_serial_ctrl_ep.sv:362$7025 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_218$usb_serial_ctrl_ep.sv:363$7026 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_219$usb_serial_ctrl_ep.sv:364$7027 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_220$usb_serial_ctrl_ep.sv:365$7028 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_221$usb_serial_ctrl_ep.sv:366$7029 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_224$usb_serial_ctrl_ep.sv:371$7032 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_225$usb_serial_ctrl_ep.sv:372$7033 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_226$usb_serial_ctrl_ep.sv:373$7034 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_227$usb_serial_ctrl_ep.sv:374$7035 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_228$usb_serial_ctrl_ep.sv:375$7036 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_230$usb_serial_ctrl_ep.sv:377$7038 ($eq).
Removed top 1 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_31$usb_serial_ctrl_ep.sv:117$6875 ($eq).
Removed top 1 bits (of 8) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$mux_159$usb_serial_ctrl_ep.sv:311$6967 ($mux).
Removed top 1 bits (of 3) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$mux_48$usb_serial_ctrl_ep.sv:169$6890 ($mux).
Removed top 2 bits (of 7) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_116$usb_serial_ctrl_ep.sv:273$6936 ($mux).
Removed top 1 bits (of 7) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_117$usb_serial_ctrl_ep.sv:273$6937 ($pmux).
Removed top 2 bits (of 7) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_135$usb_serial_ctrl_ep.sv:299$6947 ($mux).
Removed top 1 bits (of 7) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_136$usb_serial_ctrl_ep.sv:299$6948 ($mux).
Removed top 6 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$sub_64$usb_fs_nb_in_pe.sv:229$5555 ($sub).
Removed top 3 bits (of 4) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$mux_24$usb_fs_nb_in_pe.sv:137$5519 ($mux).
Removed top 1 bits (of 2) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$equal_7$usb_fs_nb_in_pe.sv:119$5503 ($eq).
Removed top 1 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$equal_36$usb_fs_nb_in_pe.sv:153$5531 ($eq).
Removed top 2 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$equal_19$usb_fs_nb_in_pe.sv:133$5514 ($eq).
Removed top 4 bits (of 5) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$add_117$usb_fs_nb_in_pe.sv:298$5589 ($add).
Removed top 2 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$LessThan_22$usb_fs_nb_in_pe.sv:136$5517 ($lt).
Removed top 1 bits (of 6) from port A of cell usbuart.$auto$opt_share.cc:196:merge_operators$7426 ($neg).
Removed top 2 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$equal_22$usb_fs_nb_out_pe.sv:147$5753 ($eq).
Removed top 1 bits (of 2) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$equal_199$usb_fs_nb_out_pe.sv:388$5863 ($eq).
Removed top 3 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$equal_12$usb_fs_nb_out_pe.sv:134$5744 ($eq).
Removed top 4 bits (of 5) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$add_221$usb_fs_nb_out_pe.sv:410$5879 ($add).
Removed top 2 bits (of 5) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$xor_167$usb_fs_rx.sv:433$6196 ($xor).
Removed top 1 bits (of 2) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$mux_6$usb_fs_rx.sv:110$6068 ($mux).
Removed top 1 bits (of 3) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$mux_55$usb_fs_rx.sv:228$6107 ($mux).
Removed top 1 bits (of 12) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$equal_78$usb_fs_rx.sv:267$6126 ($eq).
Removed top 1 bits (of 2) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$equal_49$usb_fs_rx.sv:224$6101 ($eq).
Removed top 1 bits (of 5) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$equal_160$usb_fs_rx.sv:422$6189 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$equal_114$usb_fs_rx.sv:329$6152 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$equal_105$usb_fs_rx.sv:319$6147 ($eq).
Removed top 1 bits (of 2) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:228$6106 ($add).
Removed top 1 bits (of 3) from port Y of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:228$6106 ($add).
Removed top 4 bits (of 40) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_299$usb_fs_tx.sv:219$6591 ($mux).
Removed top 4 bits (of 8) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_146$usb_fs_tx.sv:262$6563 ($mux).
Removed top 4 bits (of 8) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_141$usb_fs_tx.sv:262$6558 ($mux).
Removed top 4 bits (of 8) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_136$usb_fs_tx.sv:261$6553 ($mux).
Removed top 1 bits (of 2) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$equal_42$usb_fs_tx.sv:129$6499 ($eq).
Removed top 2 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$add_108$usb_fs_tx.sv:254$6543 ($add).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.$verific$equal_4$usb_fs_nb_pe.sv:124$5152 ($eq).
Removed top 5 bits (of 6) from port A of cell usbuart.$flatten\usbuart_core.$verific$LessThan_103$usbuart_core.sv:270$1193 ($le).
Removed top 5 bits (of 6) from port A of cell usbuart.$flatten\usbuart_core.$verific$LessThan_112$usbuart_core.sv:279$1202 ($le).
Removed top 2 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.$verific$add_23$usbuart_core.sv:96$998 ($add).
Removed top 2 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.$verific$add_28$usbuart_core.sv:101$1002 ($add).
Removed top 2 bits (of 3) from port B of cell usbuart.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:56$3797 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\u_reg.\u_reg_if.$verific$equal_76$prim_mubi_pkg.sv:27$3850 ($eq).
Removed top 3 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_21$usbuart_reg_top.sv:1450$3385 ($eq).
Removed top 2 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_23$usbuart_reg_top.sv:1451$3386 ($eq).
Removed top 2 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_25$usbuart_reg_top.sv:1452$3387 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_27$usbuart_reg_top.sv:1453$3388 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_29$usbuart_reg_top.sv:1454$3389 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_31$usbuart_reg_top.sv:1455$3390 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_33$usbuart_reg_top.sv:1456$3391 ($eq).
Removed top 31 bits (of 32) from port A of cell usbuart.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_23$tlul_err.sv:49$4465 ($shl).
Removed top 28 bits (of 32) from port Y of cell usbuart.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_23$tlul_err.sv:49$4465 ($shl).
Removed top 1 bits (of 8) from port Y of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_144$usb_serial_ctrl_ep.sv:302$6955 ($add).
Removed top 1 bits (of 8) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$mux_153$usb_serial_ctrl_ep.sv:311$6961 ($mux).
Removed top 3 bits (of 4) from wire usbuart.$flatten\u_reg.$verific$n872$2054.
Removed top 1 bits (of 4) from wire usbuart.$flatten\u_reg.$verific$n929$2056.
Removed top 2 bits (of 4) from wire usbuart.$flatten\u_reg.$verific$n944$2057.
Removed top 2 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$n139$5468.
Removed top 2 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$n94$5460.
Removed top 4 bits (of 8) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$n351$6399.
Removed top 4 bits (of 8) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$n524$6418.
Removed top 4 bits (of 8) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$n561$6423.
Removed top 2 bits (of 7) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n543$6808.
Removed top 1 bits (of 7) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n551$6809.
Removed top 2 bits (of 7) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n625$6814.
Removed top 1 bits (of 7) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n633$6815.
Removed top 1 bits (of 8) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n671$6819.
Removed top 1 bits (of 8) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n732$6823.
Removed top 1 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n77$6782.
Removed top 1 bits (of 8) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n774$6828.
Removed top 2 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n82$6783.
Removed top 1 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n374$7163.

yosys> peepopt

3.77. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

yosys> demuxmap

3.79. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> stat

3.80. Printing statistics.

=== usbuart ===

   Number of wires:               2803
   Number of wire bits:           7989
   Number of public wires:        2152
   Number of public wire bits:    6518
   Number of memories:               4
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:               1034
     $add                           18
     $adff                          54
     $adffe                         62
     $and                          154
     $bmux                          43
     $dffe                          17
     $eq                           105
     $le                             6
     $logic_not                     20
     $lt                             2
     $memrd_v2                       4
     $memwr_v2                       4
     $mux                          196
     $ne                            12
     $neg                            1
     $not                          106
     $or                            86
     $pmux                           7
     $reduce_and                    32
     $reduce_bool                   25
     $reduce_or                     31
     $reduce_xor                    28
     $sdffce                         3
     $shl                            2
     $sub                            3
     $xor                           13


yosys> wreduce t:$mul

3.81. Executing WREDUCE pass (reducing word size of cells).

yosys> rs_dsp_macc -genesis2 -max_dsp 154

3.82. Executing RS_DSP_MACC pass.

yosys> techmap -map +/mul2dsp_check_maxwidth.v -D DSP_A_MAXWIDTH=20 -D DSP_B_MAXWIDTH=18 -D DSP_A_MINWIDTH=11 -D DSP_B_MINWIDTH=10 -D DSP_NAME=$__RS_MUL20X18 a:valid_map

3.83. Executing TECHMAP pass (map to technology primitives).

3.83.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> stat

3.84. Printing statistics.

=== usbuart ===

   Number of wires:               2803
   Number of wire bits:           7989
   Number of public wires:        2152
   Number of public wire bits:    6518
   Number of memories:               4
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:               1034
     $add                           18
     $adff                          54
     $adffe                         62
     $and                          154
     $bmux                          43
     $dffe                          17
     $eq                           105
     $le                             6
     $logic_not                     20
     $lt                             2
     $memrd_v2                       4
     $memwr_v2                       4
     $mux                          196
     $ne                            12
     $neg                            1
     $not                          106
     $or                            86
     $pmux                           7
     $reduce_and                    32
     $reduce_bool                   25
     $reduce_or                     31
     $reduce_xor                    28
     $sdffce                         3
     $shl                            2
     $sub                            3
     $xor                           13


yosys> chtype -set $mul t:$__soft_mul

yosys> techmap -map +/rapidsilicon/genesis2/dsp_map.v -D USE_DSP_CFG_PARAMS=0

3.85. Executing TECHMAP pass (map to technology primitives).

3.85.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Successfully finished Verilog frontend.

3.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

yosys> techmap -map +/rapidsilicon/genesis2/dsp_final_map.v

3.86. Executing TECHMAP pass (map to technology primitives).

3.86.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_final_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Successfully finished Verilog frontend.

3.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

yosys> rs-pack-dsp-regs

3.87. Executing rs_pack_dsp_regs pass.

yosys> rs_dsp_io_regs

3.88. Executing RS_DSP_IO_REGS pass.

yosys> alumacc

3.89. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module usbuart:
  creating $macc model for $auto$opt_share.cc:196:merge_operators$7426 ($neg).
  creating $macc model for $flatten\usbuart_core.$verific$add_23$usbuart_core.sv:96$998 ($add).
  creating $macc model for $flatten\usbuart_core.$verific$add_28$usbuart_core.sv:101$1002 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_18$prim_fifo_async.sv:62$1476 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_77$prim_fifo_async.sv:97$1523 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_161$prim_fifo_async.sv:158$1590 ($sub).
  creating $macc model for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_148$prim_fifo_async.sv:144$1578 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_18$prim_fifo_async.sv:62$1476 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_77$prim_fifo_async.sv:97$1523 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.$verific$add_10$usbuart_usbif.sv:53$4876 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.$verific$add_67$usbuart_usbif.sv:260$5132 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$add_117$usb_fs_nb_in_pe.sv:298$5589 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$sub_64$usb_fs_nb_in_pe.sv:229$5555 ($sub).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$add_221$usb_fs_nb_out_pe.sv:410$5879 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:228$6106 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$add_108$usb_fs_tx.sv:254$6543 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_142$usb_serial_ctrl_ep.sv:301$6953 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_144$usb_serial_ctrl_ep.sv:302$6955 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_107$usb_serial_fifo_ep.sv:176$7283 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_230$usb_serial_fifo_ep.sv:403$7382 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_53$usb_serial_fifo_ep.sv:109$7240 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$sub_33$usb_serial_fifo_ep.sv:92$7230 ($sub).
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$sub_33$usb_serial_fifo_ep.sv:92$7230.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_53$usb_serial_fifo_ep.sv:109$7240.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_230$usb_serial_fifo_ep.sv:403$7382.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_107$usb_serial_fifo_ep.sv:176$7283.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_144$usb_serial_ctrl_ep.sv:302$6955.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_142$usb_serial_ctrl_ep.sv:301$6953.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$add_108$usb_fs_tx.sv:254$6543.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:228$6106.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$add_221$usb_fs_nb_out_pe.sv:410$5879.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$sub_64$usb_fs_nb_in_pe.sv:229$5555.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$add_117$usb_fs_nb_in_pe.sv:298$5589.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.$verific$add_67$usbuart_usbif.sv:260$5132.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.$verific$add_10$usbuart_usbif.sv:53$4876.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_txfifo.$verific$add_77$prim_fifo_async.sv:97$1523.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_txfifo.$verific$add_18$prim_fifo_async.sv:62$1476.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_txfifo.$verific$add_148$prim_fifo_async.sv:144$1578.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_161$prim_fifo_async.sv:158$1590.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_77$prim_fifo_async.sv:97$1523.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_18$prim_fifo_async.sv:62$1476.
  creating $alu model for $macc $flatten\usbuart_core.$verific$add_28$usbuart_core.sv:101$1002.
  creating $alu model for $macc $flatten\usbuart_core.$verific$add_23$usbuart_core.sv:96$998.
  creating $alu model for $macc $auto$opt_share.cc:196:merge_operators$7426.
  creating $alu model for $flatten\usbuart_core.$verific$LessThan_103$usbuart_core.sv:270$1193 ($le): new $alu
  creating $alu model for $flatten\usbuart_core.$verific$LessThan_112$usbuart_core.sv:279$1202 ($le): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.$verific$LessThan_65$usbuart_usbif.sv:257$5130 ($lt): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$LessThan_22$usb_fs_nb_in_pe.sv:136$5517 ($lt): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$LessThan_22$usb_serial_ctrl_ep.sv:104$6862 ($le): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$LessThan_24$usb_serial_ctrl_ep.sv:105$6864 ($le): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$LessThan_134$usb_serial_fifo_ep.sv:230$7307 ($le): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$LessThan_136$usb_serial_fifo_ep.sv:231$7309 ($le): new $alu
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$LessThan_136$usb_serial_fifo_ep.sv:231$7309: $auto$alumacc.cc:485:replace_alu$7721
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$LessThan_134$usb_serial_fifo_ep.sv:230$7307: $auto$alumacc.cc:485:replace_alu$7734
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$LessThan_24$usb_serial_ctrl_ep.sv:105$6864: $auto$alumacc.cc:485:replace_alu$7747
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$LessThan_22$usb_serial_ctrl_ep.sv:104$6862: $auto$alumacc.cc:485:replace_alu$7760
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$LessThan_22$usb_fs_nb_in_pe.sv:136$5517: $auto$alumacc.cc:485:replace_alu$7773
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.$verific$LessThan_65$usbuart_usbif.sv:257$5130: $auto$alumacc.cc:485:replace_alu$7784
  creating $alu cell for $flatten\usbuart_core.$verific$LessThan_112$usbuart_core.sv:279$1202: $auto$alumacc.cc:485:replace_alu$7795
  creating $alu cell for $flatten\usbuart_core.$verific$LessThan_103$usbuart_core.sv:270$1193: $auto$alumacc.cc:485:replace_alu$7804
  creating $alu cell for $auto$opt_share.cc:196:merge_operators$7426: $auto$alumacc.cc:485:replace_alu$7813
  creating $alu cell for $flatten\usbuart_core.$verific$add_23$usbuart_core.sv:96$998: $auto$alumacc.cc:485:replace_alu$7816
  creating $alu cell for $flatten\usbuart_core.$verific$add_28$usbuart_core.sv:101$1002: $auto$alumacc.cc:485:replace_alu$7819
  creating $alu cell for $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_18$prim_fifo_async.sv:62$1476: $auto$alumacc.cc:485:replace_alu$7822
  creating $alu cell for $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_77$prim_fifo_async.sv:97$1523: $auto$alumacc.cc:485:replace_alu$7825
  creating $alu cell for $flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_161$prim_fifo_async.sv:158$1590: $auto$alumacc.cc:485:replace_alu$7828
  creating $alu cell for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_148$prim_fifo_async.sv:144$1578: $auto$alumacc.cc:485:replace_alu$7831
  creating $alu cell for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_18$prim_fifo_async.sv:62$1476: $auto$alumacc.cc:485:replace_alu$7834
  creating $alu cell for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_77$prim_fifo_async.sv:97$1523: $auto$alumacc.cc:485:replace_alu$7837
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.$verific$add_10$usbuart_usbif.sv:53$4876: $auto$alumacc.cc:485:replace_alu$7840
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.$verific$add_67$usbuart_usbif.sv:260$5132: $auto$alumacc.cc:485:replace_alu$7843
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$add_117$usb_fs_nb_in_pe.sv:298$5589: $auto$alumacc.cc:485:replace_alu$7846
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$sub_64$usb_fs_nb_in_pe.sv:229$5555: $auto$alumacc.cc:485:replace_alu$7849
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$add_221$usb_fs_nb_out_pe.sv:410$5879: $auto$alumacc.cc:485:replace_alu$7852
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:228$6106: $auto$alumacc.cc:485:replace_alu$7855
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$add_108$usb_fs_tx.sv:254$6543: $auto$alumacc.cc:485:replace_alu$7858
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_142$usb_serial_ctrl_ep.sv:301$6953: $auto$alumacc.cc:485:replace_alu$7861
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_144$usb_serial_ctrl_ep.sv:302$6955: $auto$alumacc.cc:485:replace_alu$7864
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_107$usb_serial_fifo_ep.sv:176$7283: $auto$alumacc.cc:485:replace_alu$7867
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_230$usb_serial_fifo_ep.sv:403$7382: $auto$alumacc.cc:485:replace_alu$7870
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_53$usb_serial_fifo_ep.sv:109$7240: $auto$alumacc.cc:485:replace_alu$7873
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$sub_33$usb_serial_fifo_ep.sv:92$7230: $auto$alumacc.cc:485:replace_alu$7876
  created 30 $alu and 0 $macc cells.

yosys> opt_expr

3.90. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~3 debug messages>

yosys> opt_merge -nomux

3.91. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.92. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~129 debug messages>

yosys> opt_reduce

3.93. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.94. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.95. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$7429 in front of them:
        $auto$alumacc.cc:485:replace_alu$7828
        $auto$alumacc.cc:485:replace_alu$7813


yosys> opt_dff -nodffe

3.96. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$7515 ($dffe) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n766$6827 [6:5], Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.rom_addr [6:5], rval = 2'00).
Adding SRST signal on $auto$ff.cc:262:slice$7508 ($dffe) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n783$6829 [6], Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.rom_length [6], rval = 1'0).

yosys> opt_clean

3.97. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~1 debug messages>
MAX OPT ITERATION = 1

yosys> stat

3.99. Printing statistics.

=== usbuart ===

   Number of wires:               2894
   Number of wire bits:           8419
   Number of public wires:        2152
   Number of public wire bits:    6518
   Number of memories:               4
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:               1068
     $adff                          54
     $adffe                         62
     $alu                           29
     $and                          154
     $bmux                          43
     $dffe                          17
     $eq                           105
     $logic_not                     20
     $memrd_v2                       4
     $memwr_v2                       4
     $mux                          195
     $ne                            12
     $not                          120
     $or                            92
     $pmux                           7
     $reduce_and                    40
     $reduce_bool                   25
     $reduce_or                     37
     $reduce_xor                    28
     $sdffce                         5
     $shl                            2
     $xor                           13


yosys> memory -nomap

3.100. Executing MEMORY pass.

yosys> opt_mem

3.100.1. Executing OPT_MEM pass (optimize memories).
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 0
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 1
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 2
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 3
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 4
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 5
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 6
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 7
Performed a total of 1 transformations.

yosys> opt_mem_priority

3.100.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.100.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing usbuart.usbuart_core.usbuart_rxfifo.storage write port 0.
  Analyzing usbuart.usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.in_pkt_buffer write port 0.
  Analyzing usbuart.usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.out_pkt_buffer write port 0.

yosys> memory_bmux2rom

3.100.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.100.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$memory_bmux2rom.cc:63:execute$7891'[0] in module `\usbuart': no output FF found.
Checking read port `$auto$memory_bmux2rom.cc:63:execute$7888'[0] in module `\usbuart': no output FF found.
Checking read port `\usbuart_core.usbuart_rxfifo.storage'[0] in module `\usbuart': no output FF found.
Checking read port `\usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.in_pkt_buffer'[0] in module `\usbuart': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.out_pkt_buffer'[0] in module `\usbuart': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$7891'[0] in module `\usbuart': address FF has async set and/or reset, not supported.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$7888'[0] in module `\usbuart': address FF has async set and/or reset, not supported.
Checking read port address `\usbuart_core.usbuart_rxfifo.storage'[0] in module `\usbuart': address FF has async set and/or reset, not supported.
Checking read port address `\usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.in_pkt_buffer'[0] in module `\usbuart': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.100.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 1 unused cells and 10 unused wires.
<suppressed ~2 debug messages>

yosys> memory_share

3.100.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.100.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.100.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> memory_collect

3.100.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.101. Printing statistics.

=== usbuart ===

   Number of wires:               2892
   Number of wire bits:           8405
   Number of public wires:        2152
   Number of public wire bits:    6518
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1062
     $adff                          54
     $adffe                         62
     $alu                           29
     $and                          154
     $bmux                          41
     $dffe                          16
     $eq                           105
     $logic_not                     20
     $mem_v2                         5
     $mux                          195
     $ne                            12
     $not                          120
     $or                            92
     $pmux                           7
     $reduce_and                    40
     $reduce_bool                   25
     $reduce_or                     37
     $reduce_xor                    28
     $sdffce                         5
     $shl                            2
     $xor                           13


yosys> muxpack

3.102. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~170 debug messages>

yosys> opt_clean

3.103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> memory_libmap -lib +/rapidsilicon/genesis2/brams_new_swap.txt -limit 150 a:read_swapped

3.104. Executing MEMORY_LIBMAP pass (mapping memories to cells).

yosys> memory_libmap -lib +/rapidsilicon/genesis2/brams_new.txt -limit 150

3.105. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory usbuart.$auto$memory_bmux2rom.cc:63:execute$7888
using FF mapping for memory usbuart.$auto$memory_bmux2rom.cc:63:execute$7891
using FF mapping for memory usbuart.usbuart_core.usbuart_rxfifo.storage
using FF mapping for memory usbuart.usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.in_pkt_buffer
mapping memory usbuart.usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.out_pkt_buffer via $__RS_FACTOR_BRAM18_SDP
<suppressed ~173 debug messages>

yosys> rs_bram_split -new_mapping

3.106. Executing Rs_BRAM_Split pass.

yosys> techmap -autoproc -map +/rapidsilicon/genesis2/brams_map_new.v

3.107. Executing TECHMAP pass (map to technology primitives).

3.107.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_map_new.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_map_new.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

3.107.2. Continuing TECHMAP pass.
Using template $paramod$ded8a0e91b6b0c17c089c5c5f61fb640ddf2172d\$__RS_FACTOR_BRAM18_SDP for cells of type $__RS_FACTOR_BRAM18_SDP.
No more expansions possible.
<suppressed ~24 debug messages>

yosys> techmap -map +/rapidsilicon/genesis2/brams_final_map_new.v

3.108. Executing TECHMAP pass (map to technology primitives).

3.108.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

3.108.2. Continuing TECHMAP pass.
/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v:394: Warning: Range select out of bounds on signal `\B1EN': Setting result bit to undef.
Using template $paramod$a914bbe74fcf3ef11ed8cd917aad7cc255310e26\BRAM2x18_SDP for cells of type BRAM2x18_SDP.
No more expansions possible.
<suppressed ~24 debug messages>

yosys> pmuxtree

3.109. Executing PMUXTREE pass.

yosys> muxpack

3.110. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting usbuart.$auto$pmuxtree.cc:65:recursive_mux_generator$8004 ... usbuart.$auto$pmuxtree.cc:65:recursive_mux_generator$8006 to a pmux with 2 cases.
Converting usbuart.$auto$pmuxtree.cc:65:recursive_mux_generator$7958 ... usbuart.$auto$pmuxtree.cc:65:recursive_mux_generator$7960 to a pmux with 2 cases.
Converted 4 (p)mux cells into 2 pmux cells.
<suppressed ~202 debug messages>

yosys> memory_map

3.111. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$memory_bmux2rom.cc:63:execute$7888 in module \usbuart:
  created 8 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$memory_bmux2rom.cc:63:execute$7891 in module \usbuart:
  created 8 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \usbuart_core.usbuart_rxfifo.storage in module \usbuart:
  created 32 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 32 write mux blocks.
Mapping memory \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.in_pkt_buffer in module \usbuart:
  created 32 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 32 write mux blocks.

yosys> stat

3.112. Printing statistics.

=== usbuart ===

   Number of wires:               3570
   Number of wire bits:          12116
   Number of public wires:        2216
   Number of public wire bits:    7030
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1508
     $adff                          54
     $adffe                         62
     $alu                           29
     $and                          314
     $bmux                          41
     $dff                           80
     $dffe                          16
     $eq                           125
     $logic_not                     20
     $mux                          365
     $ne                            12
     $not                          127
     $or                            99
     $pmux                           2
     $reduce_and                    40
     $reduce_bool                   25
     $reduce_or                     48
     $reduce_xor                    28
     $sdffce                         5
     $shl                            2
     $xor                           13
     RS_TDP36K                       1


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis2/arith_map.v

3.113. Executing TECHMAP pass (map to technology primitives).

3.113.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.113.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.113.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$e04283ca12514baf3d204c6994bec8f178dd89f8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$a40b3a69ab2154dca9743e30e1e84efb03b892b4\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$ce0ec84be7047712840b0952f343ee9e63ef75d1\_90_alu for cells of type $alu.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$75108d6e8d490ab2eec24aee458e87cb2a6c124c\_90_alu for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_90_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_90_alu for cells of type $alu.
Using template $paramod$6fc37af1c109ae54e8aed83fcd995c12d378ce93\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
No more expansions possible.
<suppressed ~4981 debug messages>

yosys> stat

3.114. Printing statistics.

=== usbuart ===

   Number of wires:               5753
   Number of wire bits:          54483
   Number of public wires:        2216
   Number of public wire bits:    7030
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8306
     $_AND_                        936
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                  312
     $_DFFE_PN1P_                    8
     $_DFFE_PP_                    114
     $_DFF_PN0_                    100
     $_DFF_PN1_                     10
     $_DFF_P_                      528
     $_MUX_                       3050
     $_NOT_                        485
     $_OR_                        1126
     $_SDFFCE_PP0P_                 14
     $_SDFFCE_PP1P_                  1
     $_XOR_                       1617
     RS_TDP36K                       1


yosys> opt_expr

3.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~2514 debug messages>

yosys> opt_merge -nomux

3.116. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~2544 debug messages>
Removed a total of 848 cells.

yosys> opt_muxtree

3.117. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.118. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.120. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.121. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $auto$ff.cc:262:slice$16066 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$10686 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$10667 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$10666 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$10659 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$10658 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$10657 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$10590 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$9776 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$9769 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$9731 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$9730 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$9612 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$10010 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$14345 ($_DFF_P_) from module usbuart (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$9669 ($_DFF_P_) from module usbuart (removing D path).
Adding SRST signal on $auto$ff.cc:262:slice$9163 ($_DFFE_PP_) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n783$6829 [3], Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.rom_length [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$9166 ($_DFFE_PP_) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n766$6827 [0], Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.rom_addr [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$9168 ($_DFFE_PP_) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n766$6827 [2], Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.rom_addr [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$9169 ($_DFFE_PP_) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n766$6827 [3], Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.rom_addr [3], rval = 1'0).

yosys> opt_clean

3.122. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 211 unused cells and 2241 unused wires.
<suppressed ~213 debug messages>

yosys> opt_expr

3.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~37 debug messages>

yosys> opt_muxtree

3.124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.125. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_share

3.127. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.128. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.130. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_muxtree

3.131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.132. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.134. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.135. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> opt_expr

3.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 3

yosys> opt_expr -full

3.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~489 debug messages>

yosys> techmap -map +/techmap.v

3.139. Executing TECHMAP pass (map to technology primitives).

3.139.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.139.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> stat

3.140. Printing statistics.

=== usbuart ===

   Number of wires:               3825
   Number of wire bits:          11970
   Number of public wires:        2215
   Number of public wire bits:    7029
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5157
     $_AND_                        738
     $_DFFE_PN0N_                   10
     $_DFFE_PN0P_                  287
     $_DFFE_PN1N_                    6
     $_DFFE_PN1P_                    2
     $_DFFE_PP_                     93
     $_DFF_PN0_                     98
     $_DFF_PN1_                      9
     $_DFF_P_                      512
     $_MUX_                       1799
     $_NOT_                        429
     $_OR_                         709
     $_SDFFCE_PP0P_                 17
     $_SDFFCE_PP1P_                  1
     $_XOR_                        446
     RS_TDP36K                       1


yosys> dfflegalize -cell $_SDFF_???_ 0 -cell $_SDFFE_????_ 0 t:$_SDFFCE_*

3.141. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.142. Printing statistics.

=== usbuart ===

   Number of wires:               3843
   Number of wire bits:          11988
   Number of public wires:        2215
   Number of public wire bits:    7029
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5175
     $_AND_                        756
     $_DFFE_PN0N_                   10
     $_DFFE_PN0P_                  287
     $_DFFE_PN1N_                    6
     $_DFFE_PN1P_                    2
     $_DFFE_PP_                     93
     $_DFF_PN0_                     98
     $_DFF_PN1_                      9
     $_DFF_P_                      512
     $_MUX_                       1799
     $_NOT_                        429
     $_OR_                         709
     $_SDFFE_PP0P_                  17
     $_SDFFE_PP1P_                   1
     $_XOR_                        446
     RS_TDP36K                       1


yosys> opt_expr

3.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_merge -nomux

3.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

yosys> opt_muxtree

3.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -sat

3.148. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$9165 ($_DFFE_PP_) from module usbuart (D = $auto$pmuxtree.cc:65:recursive_mux_generator$7958.Y [5], Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.rom_length [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$9164 ($_DFFE_PP_) from module usbuart (D = $auto$pmuxtree.cc:65:recursive_mux_generator$7958.Y [4], Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.rom_length [4], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$12173 ($_SDFFE_PP0P_) from module usbuart.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$9986 ($_DFF_PN0_) from module usbuart.

yosys> opt_clean

3.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 13 unused cells and 67 unused wires.
<suppressed ~14 debug messages>

yosys> opt_expr

3.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~11 debug messages>

yosys> opt_muxtree

3.151. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.152. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_dff -nodffe -sat

3.154. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$12139 ($_DFFE_PP_) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[2] [6], Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.new_dev_addr [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12138 ($_DFFE_PP_) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[2] [5], Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.new_dev_addr [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12137 ($_DFFE_PP_) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[2] [4], Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.new_dev_addr [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12136 ($_DFFE_PP_) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[2] [3], Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.new_dev_addr [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12135 ($_DFFE_PP_) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[2] [2], Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.new_dev_addr [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12134 ($_DFFE_PP_) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[2] [1], Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.new_dev_addr [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12133 ($_DFFE_PP_) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[2] [0], Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.new_dev_addr [0], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13519 ($_SDFFE_PP0P_) from module usbuart.

yosys> opt_clean

3.155. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 11 unused cells and 11 unused wires.
<suppressed ~12 debug messages>

yosys> opt_expr

3.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~8 debug messages>

yosys> opt_muxtree

3.157. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.158. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -sat

3.160. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.161. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 3

yosys> abc -dff -keepff

3.163. Executing ABC pass (technology mapping using ABC).

3.163.1. Summary of detected clock domains:
  5 cells in clk=\clk_i, en=!\usbuart_core.txres_cnt [2], arst=!\rst_ni, srst={ }
  287 cells in clk=\clk_i, en=\usbuart_core.usbuart_rxfifo.fifo_incr_rptr, arst=!\usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7527, arst={ }, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst={ }
  22 cells in clk=\clk_usb_48mhz_i, en=$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst=$auto$rtlil.cc:2550:AndGate$20032
  18 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7473, arst={ }, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7470, arst={ }, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7461, arst={ }, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7530, arst={ }, srst={ }
  19 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7524, arst={ }, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7518, arst={ }, srst={ }
  22 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7547, arst={ }, srst=$auto$simplemap.cc:257:simplemap_eqne$11065
  17 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7513, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$20046
  170 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7539, arst={ }, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7542, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=\u_reg.u_intr_state_tx_watermark.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7672, arst=!\rst_ni, srst={ }
  378 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\u_reg.u_intr_state_tx_overflow.wr_en, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_watermark.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_timeout.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_parity_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_overflow.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_frame_err.wr_en, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_break_err.wr_en, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  25 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7458, arst={ }, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7455, arst={ }, srst={ }
  1298 cells in clk=\clk_usb_48mhz_i, en={ }, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=!\usbuart_core.rxres_cnt [2], arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7629, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7583, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7580, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7573, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  53 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7570, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7567, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  84 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7518, arst={ }, srst=$auto$rtlil.cc:2550:AndGate$20008
  10 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7620, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7610, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  29 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7607, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  65 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7601, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7598, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  46 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7593, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=!$auto$simplemap.cc:257:simplemap_eqne$13225, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7589, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7586, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  147 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7641, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7637, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_q [0], arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  36 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7632, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  31 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7645, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7521, arst={ }, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  32 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7555, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  50 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7449, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7452, arst={ }, srst={ }
  36 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.tx_read, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7479, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7482, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  24 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7485, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  26 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7492, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  2 cells in clk=\clk_usb_48mhz_i, en=$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst=$auto$rtlil.cc:2550:AndGate$20042
  46 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7497, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7506, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  43 cells in clk=\clk_i, en=\usbuart_core.usbuart_txfifo.fifo_incr_wptr, arst=!\usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  127 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7653, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  64 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.sof_valid, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  952 cells in clk=\clk_usb_48mhz_i, en={ }, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  45 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_rxfifo.fifo_incr_wptr, arst=!\usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  35 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_txfifo.fifo_incr_rptr, arst=!\usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  38 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }

3.163.2. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !\usbuart_core.txres_cnt [2], asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 3 outputs.

3.163.2.1. Executing ABC.

3.163.3. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \usbuart_core.usbuart_rxfifo.fifo_incr_rptr, asynchronously reset by !\usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 287 gates and 542 wires to a netlist network with 255 inputs and 27 outputs.

3.163.3.1. Executing ABC.

3.163.4. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7527
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.163.4.1. Executing ABC.

3.163.5. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.163.5.1. Executing ABC.

3.163.6. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, synchronously reset by $abc$20637$auto$rtlil.cc:2550:AndGate$20032
Extracted 22 gates and 27 wires to a netlist network with 5 inputs and 12 outputs.

3.163.6.1. Executing ABC.

3.163.7. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7473
Extracted 18 gates and 29 wires to a netlist network with 11 inputs and 17 outputs.

3.163.7.1. Executing ABC.

3.163.8. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7470
Extracted 17 gates and 27 wires to a netlist network with 10 inputs and 17 outputs.

3.163.8.1. Executing ABC.

3.163.9. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7461
Extracted 17 gates and 29 wires to a netlist network with 11 inputs and 17 outputs.

3.163.9.1. Executing ABC.

3.163.10. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7530
Extracted 18 gates and 28 wires to a netlist network with 10 inputs and 15 outputs.

3.163.10.1. Executing ABC.

3.163.11. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7524
Extracted 19 gates and 29 wires to a netlist network with 10 inputs and 15 outputs.

3.163.11.1. Executing ABC.

3.163.12. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7518
Extracted 17 gates and 26 wires to a netlist network with 8 inputs and 10 outputs.

3.163.12.1. Executing ABC.

3.163.13. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7547, synchronously reset by $auto$simplemap.cc:257:simplemap_eqne$11065
Extracted 22 gates and 38 wires to a netlist network with 16 inputs and 10 outputs.

3.163.13.1. Executing ABC.

3.163.14. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7513, synchronously reset by $auto$opt_dff.cc:253:combine_resets$20046
Extracted 17 gates and 26 wires to a netlist network with 9 inputs and 8 outputs.

3.163.14.1. Executing ABC.

3.163.15. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 170 gates and 188 wires to a netlist network with 16 inputs and 37 outputs.

3.163.15.1. Executing ABC.

3.163.16. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7539
Extracted 21 gates and 32 wires to a netlist network with 11 inputs and 21 outputs.

3.163.16.1. Executing ABC.

3.163.17. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7542
Extracted 20 gates and 31 wires to a netlist network with 11 inputs and 14 outputs.

3.163.17.1. Executing ABC.

3.163.18. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_tx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 19 gates and 29 wires to a netlist network with 9 inputs and 3 outputs.

3.163.18.1. Executing ABC.

3.163.19. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7672, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.163.19.1. Executing ABC.

3.163.20. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 378 gates and 484 wires to a netlist network with 104 inputs and 54 outputs.

3.163.20.1. Executing ABC.

3.163.21. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_tx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.163.21.1. Executing ABC.

3.163.22. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 19 gates and 29 wires to a netlist network with 9 inputs and 3 outputs.

3.163.22.1. Executing ABC.

3.163.23. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_timeout.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.163.23.1. Executing ABC.

3.163.24. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_parity_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.163.24.1. Executing ABC.

3.163.25. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.163.25.1. Executing ABC.

3.163.26. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_frame_err.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 6 inputs and 5 outputs.

3.163.26.1. Executing ABC.

3.163.27. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_break_err.wr_en, asynchronously reset by !\rst_ni
Extracted 11 gates and 22 wires to a netlist network with 10 inputs and 7 outputs.

3.163.27.1. Executing ABC.

3.163.28. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 3 outputs.

3.163.28.1. Executing ABC.

3.163.29. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7458
Extracted 25 gates and 42 wires to a netlist network with 16 inputs and 22 outputs.

3.163.29.1. Executing ABC.

3.163.30. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7455
Extracted 17 gates and 27 wires to a netlist network with 10 inputs and 17 outputs.

3.163.30.1. Executing ABC.

3.163.31. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i
Extracted 1298 gates and 1339 wires to a netlist network with 40 inputs and 648 outputs.

3.163.31.1. Executing ABC.

3.163.32. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$20847$usbuart_core.rxres_cnt[2], asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 3 outputs.

3.163.32.1. Executing ABC.

3.163.33. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7629, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 15 gates and 22 wires to a netlist network with 7 inputs and 9 outputs.

3.163.33.1. Executing ABC.

3.163.34. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7583, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 36 wires to a netlist network with 4 inputs and 15 outputs.

3.163.34.1. Executing ABC.

3.163.35. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7580, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 15 gates and 19 wires to a netlist network with 4 inputs and 5 outputs.

3.163.35.1. Executing ABC.

3.163.36. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7573, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 16 gates and 20 wires to a netlist network with 3 inputs and 11 outputs.

3.163.36.1. Executing ABC.

3.163.37. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7570, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 53 gates and 59 wires to a netlist network with 5 inputs and 33 outputs.

3.163.37.1. Executing ABC.

3.163.38. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7567, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 6 outputs.

3.163.38.1. Executing ABC.

3.163.39. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7518, synchronously reset by $auto$rtlil.cc:2550:AndGate$20008
Extracted 84 gates and 106 wires to a netlist network with 21 inputs and 50 outputs.

3.163.39.1. Executing ABC.

3.163.40. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7620, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 5 outputs.

3.163.40.1. Executing ABC.

3.163.41. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7610, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 20 wires to a netlist network with 7 inputs and 5 outputs.

3.163.41.1. Executing ABC.

3.163.42. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7607, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 29 gates and 37 wires to a netlist network with 7 inputs and 16 outputs.

3.163.42.1. Executing ABC.

3.163.43. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7601, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 65 gates and 69 wires to a netlist network with 3 inputs and 32 outputs.

3.163.43.1. Executing ABC.

3.163.44. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7598, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 18 gates and 28 wires to a netlist network with 9 inputs and 8 outputs.

3.163.44.1. Executing ABC.

3.163.45. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22937$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 49 wires to a netlist network with 18 inputs and 20 outputs.

3.163.45.1. Executing ABC.

3.163.46. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7593, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 46 gates and 58 wires to a netlist network with 10 inputs and 27 outputs.

3.163.46.1. Executing ABC.

3.163.47. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by !$auto$simplemap.cc:257:simplemap_eqne$13225, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 32 wires to a netlist network with 2 inputs and 21 outputs.

3.163.47.1. Executing ABC.

3.163.48. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7589, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 15 wires to a netlist network with 1 inputs and 6 outputs.

3.163.48.1. Executing ABC.

3.163.49. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7586, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 41 wires to a netlist network with 9 inputs and 16 outputs.

3.163.49.1. Executing ABC.

3.163.50. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7641, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 147 gates and 155 wires to a netlist network with 7 inputs and 20 outputs.

3.163.50.1. Executing ABC.

3.163.51. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7637, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 5 outputs.

3.163.51.1. Executing ABC.

3.163.52. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23402$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_q[0], asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 10 outputs.

3.163.52.1. Executing ABC.

3.163.53. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7632, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 36 gates and 40 wires to a netlist network with 3 inputs and 16 outputs.

3.163.53.1. Executing ABC.

3.163.54. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7645, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 31 gates and 53 wires to a netlist network with 22 inputs and 5 outputs.

3.163.54.1. Executing ABC.

3.163.55. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 27 wires to a netlist network with 12 inputs and 10 outputs.

3.163.55.1. Executing ABC.

3.163.56. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7521
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 7 outputs.

3.163.56.1. Executing ABC.

3.163.57. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 12 gates and 24 wires to a netlist network with 11 inputs and 7 outputs.

3.163.57.1. Executing ABC.

3.163.58. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7555, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 32 gates and 52 wires to a netlist network with 19 inputs and 21 outputs.

3.163.58.1. Executing ABC.

3.163.59. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 20 wires to a netlist network with 6 inputs and 9 outputs.

3.163.59.1. Executing ABC.

3.163.60. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 8 gates and 15 wires to a netlist network with 6 inputs and 6 outputs.

3.163.60.1. Executing ABC.

3.163.61. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7449, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 50 gates and 74 wires to a netlist network with 24 inputs and 28 outputs.

3.163.61.1. Executing ABC.

3.163.62. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7452
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 6 outputs.

3.163.62.1. Executing ABC.

3.163.63. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.tx_read, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 36 gates and 37 wires to a netlist network with 1 inputs and 11 outputs.

3.163.63.1. Executing ABC.

3.163.64. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7479, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 12 gates and 24 wires to a netlist network with 10 inputs and 8 outputs.

3.163.64.1. Executing ABC.

3.163.65. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7482, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 20 gates and 36 wires to a netlist network with 16 inputs and 11 outputs.

3.163.65.1. Executing ABC.

3.163.66. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7485, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 24 gates and 40 wires to a netlist network with 16 inputs and 17 outputs.

3.163.66.1. Executing ABC.

3.163.67. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7492, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 26 gates and 41 wires to a netlist network with 14 inputs and 11 outputs.

3.163.67.1. Executing ABC.

3.163.68. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, synchronously reset by $auto$rtlil.cc:2550:AndGate$20042
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

3.163.68.1. Executing ABC.

3.163.69. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7497, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 46 gates and 74 wires to a netlist network with 27 inputs and 42 outputs.

3.163.69.1. Executing ABC.

3.163.70. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7506, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.163.70.1. Executing ABC.

3.163.71. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20847$usbuart_core.usbuart_txfifo.fifo_incr_wptr, asynchronously reset by !$abc$20847$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 43 gates and 44 wires to a netlist network with 0 inputs and 13 outputs.

3.163.71.1. Executing ABC.

3.163.72. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7653, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 127 gates and 132 wires to a netlist network with 4 inputs and 45 outputs.

3.163.72.1. Executing ABC.

3.163.73. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.sof_valid, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 64 gates and 112 wires to a netlist network with 48 inputs and 34 outputs.

3.163.73.1. Executing ABC.

3.163.74. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 952 gates and 1102 wires to a netlist network with 148 inputs and 133 outputs.

3.163.74.1. Executing ABC.

3.163.75. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24148$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, asynchronously reset by !$abc$20078$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 45 gates and 45 wires to a netlist network with 0 inputs and 23 outputs.

3.163.75.1. Executing ABC.

3.163.76. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24148$usbuart_core.usbuart_txfifo.fifo_incr_rptr, asynchronously reset by !$abc$20847$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 35 gates and 35 wires to a netlist network with 0 inputs and 9 outputs.

3.163.76.1. Executing ABC.

3.163.77. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 38 gates and 68 wires to a netlist network with 30 inputs and 10 outputs.

3.163.77.1. Executing ABC.

yosys> abc -dff -keepff

3.164. Executing ABC pass (technology mapping using ABC).

3.164.1. Summary of detected clock domains:
  6 cells in clk=\clk_usb_48mhz_i, en=$abc$23917$auto$opt_dff.cc:219:make_patterns_logic$7506, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  26 cells in clk=\clk_i, en=$abc$20847$usbuart_core.usbuart_txfifo.fifo_incr_wptr, arst=!$abc$20847$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst=$abc$23848$auto$rtlil.cc:2550:AndGate$20042
  17 cells in clk=\clk_usb_48mhz_i, en=$abc$23774$auto$opt_dff.cc:194:make_patterns_logic$7482, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  35 cells in clk=\clk_usb_48mhz_i, en=$abc$24148$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, arst=!$abc$20078$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  26 cells in clk=\clk_usb_48mhz_i, en=$abc$23823$auto$opt_dff.cc:194:make_patterns_logic$7492, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$23723$auto$opt_dff.cc:219:make_patterns_logic$7452, arst={ }, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$abc$23664$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$abc$23391$auto$opt_dff.cc:194:make_patterns_logic$7589, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  37 cells in clk=\clk_usb_48mhz_i, en=$abc$23315$auto$opt_dff.cc:194:make_patterns_logic$7593, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$23265$auto$opt_dff.cc:194:make_patterns_logic$7598, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$23175$auto$opt_dff.cc:194:make_patterns_logic$7607, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  5 cells in clk=\clk_i, en=!$abc$20847$usbuart_core.txres_cnt[2], arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$abc$22924$auto$opt_dff.cc:219:make_patterns_logic$7629, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=$abc$20621$auto$opt_dff.cc:219:make_patterns_logic$7527, arst={ }, srst={ }
  151 cells in clk=\clk_i, en=$abc$20078$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, arst=!$abc$20078$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$21042$u_reg.u_intr_state_tx_watermark.wr_en, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$abc$20986$auto$opt_dff.cc:219:make_patterns_logic$7539, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$21414$u_reg.u_intr_state_rx_break_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$21406$u_reg.u_intr_state_rx_frame_err.wr_en, arst=!\rst_ni, srst={ }
  227 cells in clk=\clk_i, en=$abc$21426$u_reg.intg_err, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$21401$u_reg.u_intr_state_rx_overflow.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$21396$u_reg.u_intr_state_rx_parity_err.wr_en, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$21391$u_reg.u_intr_state_rx_timeout.wr_en, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$21380$u_reg.u_intr_state_rx_watermark.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$21374$u_reg.u_intr_state_tx_overflow.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$21053$auto$opt_dff.cc:194:make_patterns_logic$7672, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$22967$auto$opt_dff.cc:219:make_patterns_logic$7580, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$20834$auto$opt_dff.cc:219:make_patterns_logic$7513, arst={ }, srst=$abc$20834$auto$opt_dff.cc:253:combine_resets$20046
  22 cells in clk=\clk_usb_48mhz_i, en=$abc$23062$auto$opt_dff.cc:219:make_patterns_logic$7518, arst={ }, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$20743$auto$opt_dff.cc:219:make_patterns_logic$7530, arst={ }, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$abc$21690$auto$opt_dff.cc:219:make_patterns_logic$7455, arst={ }, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$20717$auto$opt_dff.cc:219:make_patterns_logic$7461, arst={ }, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$abc$20691$auto$opt_dff.cc:219:make_patterns_logic$7470, arst={ }, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$20665$auto$opt_dff.cc:219:make_patterns_logic$7473, arst={ }, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst=$abc$20637$auto$rtlil.cc:2550:AndGate$20032
  4 cells in clk=\clk_usb_48mhz_i, en=$abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst={ }
  22 cells in clk=\clk_usb_48mhz_i, en=$abc$21655$auto$opt_dff.cc:219:make_patterns_logic$7458, arst={ }, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$abc$23165$auto$opt_dff.cc:194:make_patterns_logic$7610, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  27 cells in clk=\clk_usb_48mhz_i, en=$abc$23650$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  42 cells in clk=\clk_usb_48mhz_i, en=$abc$23673$auto$opt_dff.cc:219:make_patterns_logic$7449, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$abc$22937$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$23432$auto$opt_dff.cc:194:make_patterns_logic$7641, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$23156$auto$opt_dff.cc:219:make_patterns_logic$7620, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  26 cells in clk=\clk_usb_48mhz_i, en=$abc$23402$auto$opt_dff.cc:194:make_patterns_logic$7586, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=$abc$23595$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$20767$auto$opt_dff.cc:219:make_patterns_logic$7524, arst={ }, srst={ }
  4 cells in clk=\clk_usb_48mhz_i, en=$abc$23053$auto$opt_dff.cc:219:make_patterns_logic$7567, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$23580$auto$opt_dff.cc:219:make_patterns_logic$7521, arst={ }, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$23535$auto$opt_dff.cc:194:make_patterns_logic$7645, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$23402$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_q[0], arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  47 cells in clk=\clk_usb_48mhz_i, en=$abc$23607$auto$opt_dff.cc:219:make_patterns_logic$7555, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  60 cells in clk=\clk_usb_48mhz_i, en=$abc$23203$auto$opt_dff.cc:194:make_patterns_logic$7601, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  5 cells in clk=\clk_i, en=!$abc$20847$usbuart_core.rxres_cnt[2], arst=!\rst_ni, srst={ }
  82 cells in clk=\clk_usb_48mhz_i, en=$abc$23062$auto$opt_dff.cc:219:make_patterns_logic$7518, arst={ }, srst=$abc$23062$auto$rtlil.cc:2550:AndGate$20008
  19 cells in clk=\clk_usb_48mhz_i, en=$abc$24148$usbuart_core.usbuart_txfifo.fifo_incr_rptr, arst=!$abc$20847$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  127 cells in clk=\clk_usb_48mhz_i, en=$abc$23954$auto$opt_dff.cc:219:make_patterns_logic$7653, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  41 cells in clk=\clk_usb_48mhz_i, en=$abc$24081$usbuart_core.usbuart_usbif.sof_valid, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  6 cells in clk=\clk_usb_48mhz_i, en=$abc$23469$auto$opt_dff.cc:194:make_patterns_logic$7637, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$22937$auto$opt_dff.cc:194:make_patterns_logic$7583, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  23 cells in clk=\clk_usb_48mhz_i, en=!$abc$24148$auto$simplemap.cc:257:simplemap_eqne$13225, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  463 cells in clk=\clk_i, en=$abc$21059$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$22982$auto$opt_dff.cc:194:make_patterns_logic$7573, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  34 cells in clk=\clk_usb_48mhz_i, en=$abc$23500$auto$opt_dff.cc:194:make_patterns_logic$7632, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  23 cells in clk=\clk_usb_48mhz_i, en=$abc$23794$auto$opt_dff.cc:194:make_patterns_logic$7485, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$23759$auto$opt_dff.cc:219:make_patterns_logic$7479, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  21 cells in clk=\clk_usb_48mhz_i, en=$abc$24148$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.tx_read, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  54 cells in clk=\clk_usb_48mhz_i, en=$abc$22999$auto$opt_dff.cc:194:make_patterns_logic$7570, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$23565$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$21016$auto$opt_dff.cc:219:make_patterns_logic$7542, arst={ }, srst={ }
  59 cells in clk=\clk_usb_48mhz_i, en=$abc$23852$auto$opt_dff.cc:219:make_patterns_logic$7497, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$20811$auto$opt_dff.cc:219:make_patterns_logic$7547, arst={ }, srst=$abc$20811$auto$simplemap.cc:257:simplemap_eqne$11065
  129 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  801 cells in clk=\clk_usb_48mhz_i, en={ }, arst={ }, srst={ }
  673 cells in clk=\clk_usb_48mhz_i, en={ }, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  49 cells in clk=\clk_usb_48mhz_i, en=$abc$24903$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, arst=!$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }

3.164.2. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23917$auto$opt_dff.cc:219:make_patterns_logic$7506, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 4 outputs.

3.164.2.1. Executing ABC.

3.164.3. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20847$usbuart_core.usbuart_txfifo.fifo_incr_wptr, asynchronously reset by !$abc$20847$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 26 gates and 33 wires to a netlist network with 7 inputs and 16 outputs.

3.164.3.1. Executing ABC.

3.164.4. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, synchronously reset by $abc$23848$auto$rtlil.cc:2550:AndGate$20042
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 6 outputs.

3.164.4.1. Executing ABC.

3.164.5. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23774$auto$opt_dff.cc:194:make_patterns_logic$7482, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 7 outputs.

3.164.5.1. Executing ABC.

3.164.6. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24148$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, asynchronously reset by !$abc$20078$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 35 gates and 39 wires to a netlist network with 4 inputs and 25 outputs.

3.164.6.1. Executing ABC.

3.164.7. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23823$auto$opt_dff.cc:194:make_patterns_logic$7492, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 26 gates and 41 wires to a netlist network with 14 inputs and 11 outputs.

3.164.7.1. Executing ABC.

3.164.8. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23723$auto$opt_dff.cc:219:make_patterns_logic$7452
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 5 outputs.

3.164.8.1. Executing ABC.

3.164.9. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23664$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 4 outputs.

3.164.9.1. Executing ABC.

3.164.10. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23391$auto$opt_dff.cc:194:make_patterns_logic$7589, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 18 wires to a netlist network with 5 inputs and 7 outputs.

3.164.10.1. Executing ABC.

3.164.11. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23315$auto$opt_dff.cc:194:make_patterns_logic$7593, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 37 gates and 43 wires to a netlist network with 6 inputs and 25 outputs.

3.164.11.1. Executing ABC.

3.164.12. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23265$auto$opt_dff.cc:194:make_patterns_logic$7598, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 12 gates and 14 wires to a netlist network with 2 inputs and 4 outputs.

3.164.12.1. Executing ABC.

3.164.13. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23175$auto$opt_dff.cc:194:make_patterns_logic$7607, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 35 wires to a netlist network with 7 inputs and 17 outputs.

3.164.13.1. Executing ABC.

3.164.14. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$20847$usbuart_core.txres_cnt[2], asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 3 outputs.

3.164.14.1. Executing ABC.

3.164.15. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22924$auto$opt_dff.cc:219:make_patterns_logic$7629, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 3 outputs.

3.164.15.1. Executing ABC.

3.164.16. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$20621$auto$opt_dff.cc:219:make_patterns_logic$7527
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.164.16.1. Executing ABC.

3.164.17. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20078$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, asynchronously reset by !$abc$25012$abc$20078$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 151 gates and 271 wires to a netlist network with 120 inputs and 49 outputs.

3.164.17.1. Executing ABC.

3.164.18. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21042$u_reg.u_intr_state_tx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 3 outputs.

3.164.18.1. Executing ABC.

3.164.19. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$20986$auto$opt_dff.cc:219:make_patterns_logic$7539
Extracted 20 gates and 30 wires to a netlist network with 10 inputs and 20 outputs.

3.164.19.1. Executing ABC.

3.164.20. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21414$u_reg.u_intr_state_rx_break_err.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 4 outputs.

3.164.20.1. Executing ABC.

3.164.21. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21406$u_reg.u_intr_state_rx_frame_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.164.21.1. Executing ABC.

3.164.22. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21426$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 227 gates and 318 wires to a netlist network with 90 inputs and 3 outputs.

3.164.22.1. Executing ABC.

3.164.23. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21401$u_reg.u_intr_state_rx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.164.23.1. Executing ABC.

3.164.24. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21396$u_reg.u_intr_state_rx_parity_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.164.24.1. Executing ABC.

3.164.25. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21391$u_reg.u_intr_state_rx_timeout.wr_en, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.164.25.1. Executing ABC.

3.164.26. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21380$u_reg.u_intr_state_rx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 3 outputs.

3.164.26.1. Executing ABC.

3.164.27. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21374$u_reg.u_intr_state_tx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 6 outputs.

3.164.27.1. Executing ABC.

3.164.28. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21053$auto$opt_dff.cc:194:make_patterns_logic$7672, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.164.28.1. Executing ABC.

3.164.29. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22967$auto$opt_dff.cc:219:make_patterns_logic$7580, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 15 gates and 19 wires to a netlist network with 4 inputs and 5 outputs.

3.164.29.1. Executing ABC.

3.164.30. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$20834$auto$opt_dff.cc:219:make_patterns_logic$7513, synchronously reset by $abc$20834$auto$opt_dff.cc:253:combine_resets$20046
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.164.30.1. Executing ABC.

3.164.31. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23062$auto$opt_dff.cc:219:make_patterns_logic$7518
Extracted 22 gates and 32 wires to a netlist network with 10 inputs and 11 outputs.

3.164.31.1. Executing ABC.

3.164.32. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$20743$auto$opt_dff.cc:219:make_patterns_logic$7530
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 15 outputs.

3.164.32.1. Executing ABC.

3.164.33. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$21690$auto$opt_dff.cc:219:make_patterns_logic$7455
Extracted 17 gates and 27 wires to a netlist network with 10 inputs and 17 outputs.

3.164.33.1. Executing ABC.

3.164.34. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$20717$auto$opt_dff.cc:219:make_patterns_logic$7461
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 11 outputs.

3.164.34.1. Executing ABC.

3.164.35. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$20691$auto$opt_dff.cc:219:make_patterns_logic$7470
Extracted 18 gates and 29 wires to a netlist network with 11 inputs and 18 outputs.

3.164.35.1. Executing ABC.

3.164.36. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$20665$auto$opt_dff.cc:219:make_patterns_logic$7473
Extracted 16 gates and 26 wires to a netlist network with 10 inputs and 16 outputs.

3.164.36.1. Executing ABC.

3.164.37. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24980$abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, synchronously reset by $abc$20637$auto$rtlil.cc:2550:AndGate$20032
Extracted 14 gates and 21 wires to a netlist network with 7 inputs and 14 outputs.

3.164.37.1. Executing ABC.

3.164.38. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24980$abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.164.38.1. Executing ABC.

3.164.39. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$21655$auto$opt_dff.cc:219:make_patterns_logic$7458
Extracted 22 gates and 38 wires to a netlist network with 16 inputs and 19 outputs.

3.164.39.1. Executing ABC.

3.164.40. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23165$auto$opt_dff.cc:194:make_patterns_logic$7610, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 18 gates and 33 wires to a netlist network with 15 inputs and 8 outputs.

3.164.40.1. Executing ABC.

3.164.41. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23650$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 27 gates and 40 wires to a netlist network with 13 inputs and 15 outputs.

3.164.41.1. Executing ABC.

3.164.42. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23673$auto$opt_dff.cc:219:make_patterns_logic$7449, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 42 gates and 65 wires to a netlist network with 23 inputs and 27 outputs.

3.164.42.1. Executing ABC.

3.164.43. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22937$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 19 outputs.

3.164.43.1. Executing ABC.

3.164.44. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23432$auto$opt_dff.cc:194:make_patterns_logic$7641, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 35 wires to a netlist network with 7 inputs and 12 outputs.

3.164.44.1. Executing ABC.

3.164.45. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23156$auto$opt_dff.cc:219:make_patterns_logic$7620, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 6 outputs.

3.164.45.1. Executing ABC.

3.164.46. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23402$auto$opt_dff.cc:194:make_patterns_logic$7586, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 26 gates and 34 wires to a netlist network with 8 inputs and 14 outputs.

3.164.46.1. Executing ABC.

3.164.47. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24945$abc$23595$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 4 outputs.

3.164.47.1. Executing ABC.

3.164.48. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$20767$auto$opt_dff.cc:219:make_patterns_logic$7524
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 15 outputs.

3.164.48.1. Executing ABC.

3.164.49. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23053$auto$opt_dff.cc:219:make_patterns_logic$7567, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.164.49.1. Executing ABC.

3.164.50. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23580$auto$opt_dff.cc:219:make_patterns_logic$7521
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 6 outputs.

3.164.50.1. Executing ABC.

3.164.51. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23535$auto$opt_dff.cc:194:make_patterns_logic$7645, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 4 outputs.

3.164.51.1. Executing ABC.

3.164.52. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26087$abc$23402$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_q[0], asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 10 outputs.

3.164.52.1. Executing ABC.

3.164.53. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23607$auto$opt_dff.cc:219:make_patterns_logic$7555, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 47 gates and 78 wires to a netlist network with 31 inputs and 32 outputs.

3.164.53.1. Executing ABC.

3.164.54. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23203$auto$opt_dff.cc:194:make_patterns_logic$7601, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 33 outputs.

3.164.54.1. Executing ABC.

3.164.55. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$20847$usbuart_core.rxres_cnt[2], asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 3 outputs.

3.164.55.1. Executing ABC.

3.164.56. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23062$auto$opt_dff.cc:219:make_patterns_logic$7518, synchronously reset by $abc$23062$auto$rtlil.cc:2550:AndGate$20008
Extracted 82 gates and 104 wires to a netlist network with 22 inputs and 49 outputs.

3.164.56.1. Executing ABC.

3.164.57. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24148$usbuart_core.usbuart_txfifo.fifo_incr_rptr, asynchronously reset by !$abc$24953$abc$20847$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 19 gates and 19 wires to a netlist network with 0 inputs and 9 outputs.

3.164.57.1. Executing ABC.

3.164.58. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23954$auto$opt_dff.cc:219:make_patterns_logic$7653, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 127 gates and 130 wires to a netlist network with 3 inputs and 45 outputs.

3.164.58.1. Executing ABC.

3.164.59. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24081$usbuart_core.usbuart_usbif.sof_valid, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 23 outputs.

3.164.59.1. Executing ABC.

3.164.60. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23469$auto$opt_dff.cc:194:make_patterns_logic$7637, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 4 outputs.

3.164.60.1. Executing ABC.

3.164.61. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22937$auto$opt_dff.cc:194:make_patterns_logic$7583, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 32 wires to a netlist network with 4 inputs and 14 outputs.

3.164.61.1. Executing ABC.

3.164.62. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by !$abc$24148$auto$simplemap.cc:257:simplemap_eqne$13225, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 23 gates and 26 wires to a netlist network with 3 inputs and 22 outputs.

3.164.62.1. Executing ABC.

3.164.63. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21059$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 463 gates and 723 wires to a netlist network with 260 inputs and 54 outputs.

3.164.63.1. Executing ABC.

3.164.64. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22982$auto$opt_dff.cc:194:make_patterns_logic$7573, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 11 outputs.

3.164.64.1. Executing ABC.

3.164.65. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23500$auto$opt_dff.cc:194:make_patterns_logic$7632, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 34 gates and 37 wires to a netlist network with 3 inputs and 15 outputs.

3.164.65.1. Executing ABC.

3.164.66. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23794$auto$opt_dff.cc:194:make_patterns_logic$7485, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 23 gates and 34 wires to a netlist network with 11 inputs and 13 outputs.

3.164.66.1. Executing ABC.

3.164.67. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23759$auto$opt_dff.cc:219:make_patterns_logic$7479, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 10 outputs.

3.164.67.1. Executing ABC.

3.164.68. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24148$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.tx_read, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 21 gates and 22 wires to a netlist network with 1 inputs and 11 outputs.

3.164.68.1. Executing ABC.

3.164.69. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22999$auto$opt_dff.cc:194:make_patterns_logic$7570, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 54 gates and 58 wires to a netlist network with 4 inputs and 34 outputs.

3.164.69.1. Executing ABC.

3.164.70. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23565$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 11 outputs.

3.164.70.1. Executing ABC.

3.164.71. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$21016$auto$opt_dff.cc:219:make_patterns_logic$7542
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 14 outputs.

3.164.71.1. Executing ABC.

3.164.72. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23852$auto$opt_dff.cc:219:make_patterns_logic$7497, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 59 gates and 90 wires to a netlist network with 31 inputs and 45 outputs.

3.164.72.1. Executing ABC.

3.164.73. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$20811$auto$opt_dff.cc:219:make_patterns_logic$7547, synchronously reset by $abc$20811$auto$simplemap.cc:257:simplemap_eqne$11065
Extracted 16 gates and 31 wires to a netlist network with 15 inputs and 10 outputs.

3.164.73.1. Executing ABC.

3.164.74. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 129 gates and 146 wires to a netlist network with 17 inputs and 34 outputs.

3.164.74.1. Executing ABC.

3.164.75. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i
Extracted 801 gates and 829 wires to a netlist network with 28 inputs and 504 outputs.

3.164.75.1. Executing ABC.

3.164.76. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, asynchronously reset by !$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 673 gates and 846 wires to a netlist network with 173 inputs and 143 outputs.

3.164.76.1. Executing ABC.

3.164.77. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24903$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, asynchronously reset by !$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 49 gates and 88 wires to a netlist network with 39 inputs and 23 outputs.

3.164.77.1. Executing ABC.

yosys> abc -dff -keepff

3.165. Executing ABC pass (technology mapping using ABC).

3.165.1. Summary of detected clock domains:
  5 cells in clk=\clk_usb_48mhz_i, en=$abc$24945$abc$23917$auto$opt_dff.cc:219:make_patterns_logic$7506, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  5 cells in clk=\clk_usb_48mhz_i, en=$abc$24980$abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst=$abc$24980$abc$23848$auto$rtlil.cc:2550:AndGate$20042
  24 cells in clk=\clk_usb_48mhz_i, en=$abc$24990$abc$23774$auto$opt_dff.cc:194:make_patterns_logic$7482, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  34 cells in clk=\clk_usb_48mhz_i, en=$abc$25012$abc$24148$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, arst=!$abc$25012$abc$20078$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$25048$abc$23823$auto$opt_dff.cc:194:make_patterns_logic$7492, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$25072$abc$23723$auto$opt_dff.cc:219:make_patterns_logic$7452, arst={ }, srst={ }
  6 cells in clk=\clk_usb_48mhz_i, en=$abc$28428$abc$23664$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  10 cells in clk=\clk_usb_48mhz_i, en=$abc$25092$abc$23391$auto$opt_dff.cc:194:make_patterns_logic$7589, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$abc$25146$abc$23265$auto$opt_dff.cc:194:make_patterns_logic$7598, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$abc$24953$abc$20847$usbuart_core.usbuart_txfifo.fifo_incr_wptr, arst=!$abc$24953$abc$20847$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  4 cells in clk=\clk_usb_48mhz_i, en=$abc$25192$abc$22924$auto$opt_dff.cc:219:make_patterns_logic$7629, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=$abc$25197$abc$20621$auto$opt_dff.cc:219:make_patterns_logic$7527, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$25375$abc$21042$u_reg.u_intr_state_tx_watermark.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$25412$abc$21414$u_reg.u_intr_state_rx_break_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$25421$abc$21406$u_reg.u_intr_state_rx_frame_err.wr_en, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$25426$abc$21426$u_reg.intg_err, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$25652$abc$21401$u_reg.u_intr_state_rx_overflow.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$25657$abc$21396$u_reg.u_intr_state_rx_parity_err.wr_en, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$25662$abc$21391$u_reg.u_intr_state_rx_timeout.wr_en, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$25670$abc$21380$u_reg.u_intr_state_rx_watermark.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$25680$abc$21374$u_reg.u_intr_state_tx_overflow.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$25689$abc$21053$auto$opt_dff.cc:194:make_patterns_logic$7672, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=!$abc$27505$abc$20847$usbuart_core.txres_cnt[2], arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$25695$abc$22967$auto$opt_dff.cc:219:make_patterns_logic$7580, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$abc$25710$abc$20834$auto$opt_dff.cc:219:make_patterns_logic$7513, arst={ }, srst=$abc$25710$abc$20834$auto$opt_dff.cc:253:combine_resets$20046
  23 cells in clk=\clk_usb_48mhz_i, en=$abc$26336$abc$23062$auto$opt_dff.cc:219:make_patterns_logic$7518, arst={ }, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$25747$abc$20743$auto$opt_dff.cc:219:make_patterns_logic$7530, arst={ }, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$abc$25771$abc$21690$auto$opt_dff.cc:219:make_patterns_logic$7455, arst={ }, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$abc$25797$abc$20717$auto$opt_dff.cc:219:make_patterns_logic$7461, arst={ }, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$abc$25817$abc$20691$auto$opt_dff.cc:219:make_patterns_logic$7470, arst={ }, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$25844$abc$20665$auto$opt_dff.cc:219:make_patterns_logic$7473, arst={ }, srst={ }
  92 cells in clk=\clk_i, en=$abc$25213$abc$20078$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, arst=!$abc$25012$abc$20078$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  4 cells in clk=\clk_usb_48mhz_i, en=$abc$24980$abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$24980$abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst=$abc$25869$abc$20637$auto$rtlil.cc:2550:AndGate$20032
  17 cells in clk=\clk_usb_48mhz_i, en=$abc$25923$abc$23165$auto$opt_dff.cc:194:make_patterns_logic$7610, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  23 cells in clk=\clk_usb_48mhz_i, en=$abc$25942$abc$23650$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$abc$25157$abc$23175$auto$opt_dff.cc:194:make_patterns_logic$7607, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  32 cells in clk=\clk_usb_48mhz_i, en=$abc$25971$abc$23673$auto$opt_dff.cc:219:make_patterns_logic$7449, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$abc$25893$abc$21655$auto$opt_dff.cc:219:make_patterns_logic$7458, arst={ }, srst={ }
  27 cells in clk=\clk_usb_48mhz_i, en=$abc$26050$abc$23432$auto$opt_dff.cc:194:make_patterns_logic$7641, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  37 cells in clk=\clk_usb_48mhz_i, en=$abc$25108$abc$23315$auto$opt_dff.cc:194:make_patterns_logic$7593, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  22 cells in clk=\clk_usb_48mhz_i, en=$abc$26018$abc$22937$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  6 cells in clk=\clk_usb_48mhz_i, en=$abc$26079$abc$23156$auto$opt_dff.cc:219:make_patterns_logic$7620, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$27483$abc$20811$auto$opt_dff.cc:219:make_patterns_logic$7547, arst={ }, srst=$abc$27483$abc$20811$auto$simplemap.cc:257:simplemap_eqne$11065
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$27288$abc$23759$auto$opt_dff.cc:219:make_patterns_logic$7479, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$24945$abc$23595$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  24 cells in clk=\clk_usb_48mhz_i, en=$abc$26087$abc$23402$auto$opt_dff.cc:194:make_patterns_logic$7586, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  3 cells in clk=\clk_usb_48mhz_i, en=$abc$26147$abc$23053$auto$opt_dff.cc:219:make_patterns_logic$7567, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$26153$abc$23580$auto$opt_dff.cc:219:make_patterns_logic$7521, arst={ }, srst={ }
  29 cells in clk=\clk_usb_48mhz_i, en=$abc$26167$abc$23535$auto$opt_dff.cc:194:make_patterns_logic$7645, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  22 cells in clk=\clk_usb_48mhz_i, en=$abc$28428$abc$24148$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.tx_read, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  22 cells in clk=\clk_usb_48mhz_i, en=$abc$27262$abc$23794$auto$opt_dff.cc:194:make_patterns_logic$7485, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  36 cells in clk=\clk_usb_48mhz_i, en=$abc$27228$abc$23500$auto$opt_dff.cc:194:make_patterns_logic$7632, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$abc$28428$abc$23565$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=$abc$26087$abc$23402$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_q[0], arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  41 cells in clk=\clk_usb_48mhz_i, en=$abc$26215$abc$23607$auto$opt_dff.cc:219:make_patterns_logic$7555, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  60 cells in clk=\clk_usb_48mhz_i, en=$abc$26269$abc$23203$auto$opt_dff.cc:194:make_patterns_logic$7601, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  21 cells in clk=\clk_usb_48mhz_i, en=$abc$25383$abc$20986$auto$opt_dff.cc:219:make_patterns_logic$7539, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=!$abc$27505$abc$20847$usbuart_core.rxres_cnt[2], arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$abc$27396$abc$21016$auto$opt_dff.cc:219:make_patterns_logic$7542, arst={ }, srst={ }
  63 cells in clk=\clk_usb_48mhz_i, en=$abc$27419$abc$23852$auto$opt_dff.cc:219:make_patterns_logic$7497, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  78 cells in clk=\clk_usb_48mhz_i, en=$abc$26336$abc$23062$auto$opt_dff.cc:219:make_patterns_logic$7518, arst={ }, srst=$abc$26336$abc$23062$auto$rtlil.cc:2550:AndGate$20008
  55 cells in clk=\clk_usb_48mhz_i, en=$abc$27327$abc$22999$auto$opt_dff.cc:194:make_patterns_logic$7570, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  22 cells in clk=\clk_usb_48mhz_i, en=$abc$28428$abc$24148$usbuart_core.usbuart_txfifo.fifo_incr_rptr, arst=!$abc$24953$abc$20847$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  126 cells in clk=\clk_usb_48mhz_i, en=$abc$26435$abc$23954$auto$opt_dff.cc:219:make_patterns_logic$7653, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  40 cells in clk=\clk_usb_48mhz_i, en=$abc$26562$abc$24081$usbuart_core.usbuart_usbif.sof_valid, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  5 cells in clk=\clk_usb_48mhz_i, en=$abc$26615$abc$23469$auto$opt_dff.cc:194:make_patterns_logic$7637, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$abc$26621$abc$22937$auto$opt_dff.cc:194:make_patterns_logic$7583, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$26123$abc$20767$auto$opt_dff.cc:219:make_patterns_logic$7524, arst={ }, srst={ }
  23 cells in clk=\clk_usb_48mhz_i, en=!$abc$26650$abc$24148$auto$simplemap.cc:257:simplemap_eqne$13225, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  110 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  800 cells in clk=\clk_usb_48mhz_i, en={ }, arst={ }, srst={ }
  586 cells in clk=\clk_i, en=$abc$26685$abc$21059$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$27211$abc$22982$auto$opt_dff.cc:194:make_patterns_logic$7573, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  663 cells in clk=\clk_usb_48mhz_i, en={ }, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  29 cells in clk=\clk_usb_48mhz_i, en=$abc$29085$abc$24903$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, arst=!$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }

3.165.2. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24945$abc$23917$auto$opt_dff.cc:219:make_patterns_logic$7506, asynchronously reset by !$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

3.165.2.1. Executing ABC.

3.165.3. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24980$abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, synchronously reset by $abc$24980$abc$23848$auto$rtlil.cc:2550:AndGate$20042
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.165.3.1. Executing ABC.

3.165.4. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24990$abc$23774$auto$opt_dff.cc:194:make_patterns_logic$7482, asynchronously reset by !$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 24 gates and 41 wires to a netlist network with 17 inputs and 9 outputs.

3.165.4.1. Executing ABC.

3.165.5. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25012$abc$24148$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, asynchronously reset by !$abc$25012$abc$20078$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 34 gates and 36 wires to a netlist network with 2 inputs and 24 outputs.

3.165.5.1. Executing ABC.

3.165.6. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25048$abc$23823$auto$opt_dff.cc:194:make_patterns_logic$7492, asynchronously reset by !$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 54 wires to a netlist network with 26 inputs and 16 outputs.

3.165.6.1. Executing ABC.

3.165.7. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25072$abc$23723$auto$opt_dff.cc:219:make_patterns_logic$7452
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 5 outputs.

3.165.7.1. Executing ABC.

3.165.8. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$28428$abc$23664$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, asynchronously reset by !$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.165.8.1. Executing ABC.

3.165.9. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25092$abc$23391$auto$opt_dff.cc:194:make_patterns_logic$7589, asynchronously reset by !$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 10 gates and 12 wires to a netlist network with 2 inputs and 7 outputs.

3.165.9.1. Executing ABC.

3.165.10. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25146$abc$23265$auto$opt_dff.cc:194:make_patterns_logic$7598, asynchronously reset by !$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 17 wires to a netlist network with 4 inputs and 7 outputs.

3.165.10.1. Executing ABC.

3.165.11. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$24953$abc$20847$usbuart_core.usbuart_txfifo.fifo_incr_wptr, asynchronously reset by !$abc$24953$abc$20847$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 28 gates and 37 wires to a netlist network with 9 inputs and 18 outputs.

3.165.11.1. Executing ABC.

3.165.12. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25192$abc$22924$auto$opt_dff.cc:219:make_patterns_logic$7629, asynchronously reset by !$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 3 outputs.

3.165.12.1. Executing ABC.

3.165.13. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25197$abc$20621$auto$opt_dff.cc:219:make_patterns_logic$7527
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.165.13.1. Executing ABC.

3.165.14. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25375$abc$21042$u_reg.u_intr_state_tx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 3 outputs.

3.165.14.1. Executing ABC.

3.165.15. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25412$abc$21414$u_reg.u_intr_state_rx_break_err.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 4 outputs.

3.165.15.1. Executing ABC.

3.165.16. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25421$abc$21406$u_reg.u_intr_state_rx_frame_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.165.16.1. Executing ABC.

3.165.17. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25426$abc$21426$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 3 outputs.

3.165.17.1. Executing ABC.

3.165.18. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25652$abc$21401$u_reg.u_intr_state_rx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.165.18.1. Executing ABC.

3.165.19. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25657$abc$21396$u_reg.u_intr_state_rx_parity_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.165.19.1. Executing ABC.

3.165.20. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25662$abc$21391$u_reg.u_intr_state_rx_timeout.wr_en, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.165.20.1. Executing ABC.

3.165.21. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25670$abc$21380$u_reg.u_intr_state_rx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 3 outputs.

3.165.21.1. Executing ABC.

3.165.22. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25680$abc$21374$u_reg.u_intr_state_tx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 6 outputs.

3.165.22.1. Executing ABC.

3.165.23. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25689$abc$21053$auto$opt_dff.cc:194:make_patterns_logic$7672, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.165.23.1. Executing ABC.

3.165.24. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$27505$abc$20847$usbuart_core.txres_cnt[2], asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 3 outputs.

3.165.24.1. Executing ABC.

3.165.25. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25695$abc$22967$auto$opt_dff.cc:219:make_patterns_logic$7580, asynchronously reset by !$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 5 outputs.

3.165.25.1. Executing ABC.

3.165.26. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25710$abc$20834$auto$opt_dff.cc:219:make_patterns_logic$7513, synchronously reset by $abc$25710$abc$20834$auto$opt_dff.cc:253:combine_resets$20046
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 9 outputs.

3.165.26.1. Executing ABC.

3.165.27. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26336$abc$23062$auto$opt_dff.cc:219:make_patterns_logic$7518
Extracted 23 gates and 33 wires to a netlist network with 10 inputs and 11 outputs.

3.165.27.1. Executing ABC.

3.165.28. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25747$abc$20743$auto$opt_dff.cc:219:make_patterns_logic$7530
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 15 outputs.

3.165.28.1. Executing ABC.

3.165.29. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25771$abc$21690$auto$opt_dff.cc:219:make_patterns_logic$7455
Extracted 17 gates and 27 wires to a netlist network with 10 inputs and 17 outputs.

3.165.29.1. Executing ABC.

3.165.30. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25797$abc$20717$auto$opt_dff.cc:219:make_patterns_logic$7461
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 13 outputs.

3.165.30.1. Executing ABC.

3.165.31. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25817$abc$20691$auto$opt_dff.cc:219:make_patterns_logic$7470
Extracted 18 gates and 29 wires to a netlist network with 11 inputs and 18 outputs.

3.165.31.1. Executing ABC.

3.165.32. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25844$abc$20665$auto$opt_dff.cc:219:make_patterns_logic$7473
Extracted 16 gates and 26 wires to a netlist network with 10 inputs and 16 outputs.

3.165.32.1. Executing ABC.

3.165.33. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25213$abc$20078$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, asynchronously reset by !$abc$25012$abc$20078$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 92 gates and 147 wires to a netlist network with 55 inputs and 53 outputs.

3.165.33.1. Executing ABC.

3.165.34. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24980$abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.165.34.1. Executing ABC.

3.165.35. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24980$abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, synchronously reset by $abc$25869$abc$20637$auto$rtlil.cc:2550:AndGate$20032
Extracted 16 gates and 25 wires to a netlist network with 9 inputs and 15 outputs.

3.165.35.1. Executing ABC.

3.165.36. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25923$abc$23165$auto$opt_dff.cc:194:make_patterns_logic$7610, asynchronously reset by !$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 7 outputs.

3.165.36.1. Executing ABC.

3.165.37. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25942$abc$23650$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, asynchronously reset by !$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 23 gates and 31 wires to a netlist network with 8 inputs and 14 outputs.

3.165.37.1. Executing ABC.

3.165.38. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25157$abc$23175$auto$opt_dff.cc:194:make_patterns_logic$7607, asynchronously reset by !$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 38 wires to a netlist network with 8 inputs and 19 outputs.

3.165.38.1. Executing ABC.

3.165.39. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25971$abc$23673$auto$opt_dff.cc:219:make_patterns_logic$7449, asynchronously reset by !$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 32 gates and 55 wires to a netlist network with 23 inputs and 21 outputs.

3.165.39.1. Executing ABC.

3.165.40. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25893$abc$21655$auto$opt_dff.cc:219:make_patterns_logic$7458
Extracted 18 gates and 34 wires to a netlist network with 16 inputs and 16 outputs.

3.165.40.1. Executing ABC.

3.165.41. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26050$abc$23432$auto$opt_dff.cc:194:make_patterns_logic$7641, asynchronously reset by !$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 27 gates and 33 wires to a netlist network with 6 inputs and 11 outputs.

3.165.41.1. Executing ABC.

3.165.42. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25108$abc$23315$auto$opt_dff.cc:194:make_patterns_logic$7593, asynchronously reset by !$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 37 gates and 43 wires to a netlist network with 6 inputs and 25 outputs.

3.165.42.1. Executing ABC.

3.165.43. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26018$abc$22937$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, asynchronously reset by !$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 22 gates and 43 wires to a netlist network with 21 inputs and 21 outputs.

3.165.43.1. Executing ABC.

3.165.44. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26079$abc$23156$auto$opt_dff.cc:219:make_patterns_logic$7620, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.165.44.1. Executing ABC.

3.165.45. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27483$abc$20811$auto$opt_dff.cc:219:make_patterns_logic$7547, synchronously reset by $abc$27483$abc$20811$auto$simplemap.cc:257:simplemap_eqne$11065
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.165.45.1. Executing ABC.

3.165.46. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27288$abc$23759$auto$opt_dff.cc:219:make_patterns_logic$7479, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 9 outputs.

3.165.46.1. Executing ABC.

3.165.47. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24945$abc$23595$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.165.47.1. Executing ABC.

3.165.48. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26087$abc$23402$auto$opt_dff.cc:194:make_patterns_logic$7586, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 24 gates and 30 wires to a netlist network with 6 inputs and 13 outputs.

3.165.48.1. Executing ABC.

3.165.49. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26147$abc$23053$auto$opt_dff.cc:219:make_patterns_logic$7567, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.165.49.1. Executing ABC.

3.165.50. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26153$abc$23580$auto$opt_dff.cc:219:make_patterns_logic$7521
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 6 outputs.

3.165.50.1. Executing ABC.

3.165.51. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26167$abc$23535$auto$opt_dff.cc:194:make_patterns_logic$7645, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 29 gates and 51 wires to a netlist network with 22 inputs and 5 outputs.

3.165.51.1. Executing ABC.

3.165.52. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$28428$abc$24148$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.tx_read, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 22 gates and 24 wires to a netlist network with 2 inputs and 12 outputs.

3.165.52.1. Executing ABC.

3.165.53. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27262$abc$23794$auto$opt_dff.cc:194:make_patterns_logic$7485, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 22 gates and 31 wires to a netlist network with 9 inputs and 11 outputs.

3.165.53.1. Executing ABC.

3.165.54. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27228$abc$23500$auto$opt_dff.cc:194:make_patterns_logic$7632, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 35 gates and 43 wires to a netlist network with 8 inputs and 17 outputs.

3.165.54.1. Executing ABC.

3.165.55. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$28428$abc$23565$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 20 gates and 36 wires to a netlist network with 16 inputs and 17 outputs.

3.165.55.1. Executing ABC.

3.165.56. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30218$abc$26087$abc$23402$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_q[0], asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.165.56.1. Executing ABC.

3.165.57. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26215$abc$23607$auto$opt_dff.cc:219:make_patterns_logic$7555, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 41 gates and 74 wires to a netlist network with 33 inputs and 29 outputs.

3.165.57.1. Executing ABC.

3.165.58. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26269$abc$23203$auto$opt_dff.cc:194:make_patterns_logic$7601, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 33 outputs.

3.165.58.1. Executing ABC.

3.165.59. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25383$abc$20986$auto$opt_dff.cc:219:make_patterns_logic$7539
Extracted 21 gates and 32 wires to a netlist network with 11 inputs and 21 outputs.

3.165.59.1. Executing ABC.

3.165.60. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$27505$abc$20847$usbuart_core.rxres_cnt[2], asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 3 outputs.

3.165.60.1. Executing ABC.

3.165.61. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27396$abc$21016$auto$opt_dff.cc:219:make_patterns_logic$7542
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 13 outputs.

3.165.61.1. Executing ABC.

3.165.62. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27419$abc$23852$auto$opt_dff.cc:219:make_patterns_logic$7497, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 63 gates and 95 wires to a netlist network with 32 inputs and 48 outputs.

3.165.62.1. Executing ABC.

3.165.63. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26336$abc$23062$auto$opt_dff.cc:219:make_patterns_logic$7518, synchronously reset by $abc$26336$abc$23062$auto$rtlil.cc:2550:AndGate$20008
Extracted 78 gates and 99 wires to a netlist network with 21 inputs and 48 outputs.

3.165.63.1. Executing ABC.

3.165.64. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27327$abc$22999$auto$opt_dff.cc:194:make_patterns_logic$7570, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 55 gates and 59 wires to a netlist network with 4 inputs and 34 outputs.

3.165.64.1. Executing ABC.

3.165.65. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$28428$abc$24148$usbuart_core.usbuart_txfifo.fifo_incr_rptr, asynchronously reset by !$abc$29282$abc$24953$abc$20847$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 22 gates and 23 wires to a netlist network with 1 inputs and 8 outputs.

3.165.65.1. Executing ABC.

3.165.66. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26435$abc$23954$auto$opt_dff.cc:219:make_patterns_logic$7653, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 126 gates and 129 wires to a netlist network with 3 inputs and 45 outputs.

3.165.66.1. Executing ABC.

3.165.67. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26562$abc$24081$usbuart_core.usbuart_usbif.sof_valid, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 40 gates and 75 wires to a netlist network with 35 inputs and 21 outputs.

3.165.67.1. Executing ABC.

3.165.68. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26615$abc$23469$auto$opt_dff.cc:194:make_patterns_logic$7637, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.165.68.1. Executing ABC.

3.165.69. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26621$abc$22937$auto$opt_dff.cc:194:make_patterns_logic$7583, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 37 wires to a netlist network with 7 inputs and 15 outputs.

3.165.69.1. Executing ABC.

3.165.70. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26123$abc$20767$auto$opt_dff.cc:219:make_patterns_logic$7524
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 15 outputs.

3.165.70.1. Executing ABC.

3.165.71. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by !$abc$26650$abc$24148$auto$simplemap.cc:257:simplemap_eqne$13225, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 23 gates and 26 wires to a netlist network with 3 inputs and 22 outputs.

3.165.71.1. Executing ABC.

3.165.72. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 110 gates and 127 wires to a netlist network with 17 inputs and 33 outputs.

3.165.72.1. Executing ABC.

3.165.73. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i
Extracted 800 gates and 828 wires to a netlist network with 28 inputs and 503 outputs.

3.165.73.1. Executing ABC.

3.165.74. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26685$abc$21059$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 586 gates and 913 wires to a netlist network with 327 inputs and 54 outputs.

3.165.74.1. Executing ABC.

3.165.75. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27211$abc$22982$auto$opt_dff.cc:194:make_patterns_logic$7573, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 16 gates and 19 wires to a netlist network with 3 inputs and 11 outputs.

3.165.75.1. Executing ABC.

3.165.76. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 663 gates and 823 wires to a netlist network with 160 inputs and 129 outputs.

3.165.76.1. Executing ABC.

3.165.77. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29085$abc$24903$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 29 gates and 52 wires to a netlist network with 23 inputs and 12 outputs.

3.165.77.1. Executing ABC.

yosys> abc -dff -keepff

3.166. Executing ABC pass (technology mapping using ABC).

3.166.1. Summary of detected clock domains:
  7 cells in clk=\clk_usb_48mhz_i, en=$abc$29136$abc$24945$abc$23917$auto$opt_dff.cc:219:make_patterns_logic$7506, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  5 cells in clk=\clk_usb_48mhz_i, en=$abc$29902$abc$24980$abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst=$abc$29143$abc$24980$abc$23848$auto$rtlil.cc:2550:AndGate$20042
  19 cells in clk=\clk_usb_48mhz_i, en=$abc$29150$abc$24990$abc$23774$auto$opt_dff.cc:194:make_patterns_logic$7482, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  27 cells in clk=\clk_usb_48mhz_i, en=$abc$29206$abc$25048$abc$23823$auto$opt_dff.cc:194:make_patterns_logic$7492, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$29235$abc$25072$abc$23723$auto$opt_dff.cc:219:make_patterns_logic$7452, arst={ }, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$abc$29248$abc$28428$abc$23664$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  34 cells in clk=\clk_usb_48mhz_i, en=$abc$29171$abc$25012$abc$24148$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, arst=!$abc$29806$abc$25012$abc$20078$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$29255$abc$25092$abc$23391$auto$opt_dff.cc:194:make_patterns_logic$7589, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$abc$29268$abc$25146$abc$23265$auto$opt_dff.cc:194:make_patterns_logic$7598, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$abc$29282$abc$24953$abc$20847$usbuart_core.usbuart_txfifo.fifo_incr_wptr, arst=!$abc$29282$abc$24953$abc$20847$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  4 cells in clk=\clk_usb_48mhz_i, en=$abc$29311$abc$25192$abc$22924$auto$opt_dff.cc:219:make_patterns_logic$7629, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=$abc$29316$abc$25197$abc$20621$auto$opt_dff.cc:219:make_patterns_logic$7527, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$29332$abc$25375$abc$21042$u_reg.u_intr_state_tx_watermark.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$29340$abc$25412$abc$21414$u_reg.u_intr_state_rx_break_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$29349$abc$25421$abc$21406$u_reg.u_intr_state_rx_frame_err.wr_en, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$29354$abc$25426$abc$21426$u_reg.intg_err, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$29580$abc$25652$abc$21401$u_reg.u_intr_state_rx_overflow.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$29585$abc$25657$abc$21396$u_reg.u_intr_state_rx_parity_err.wr_en, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$29590$abc$25662$abc$21391$u_reg.u_intr_state_rx_timeout.wr_en, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$29598$abc$25670$abc$21380$u_reg.u_intr_state_rx_watermark.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$29609$abc$25680$abc$21374$u_reg.u_intr_state_tx_overflow.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$29618$abc$25689$abc$21053$auto$opt_dff.cc:194:make_patterns_logic$7672, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=!$abc$31084$abc$27505$abc$20847$usbuart_core.txres_cnt[2], arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$29630$abc$25695$abc$22967$auto$opt_dff.cc:219:make_patterns_logic$7580, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$29645$abc$25710$abc$20834$auto$opt_dff.cc:219:make_patterns_logic$7513, arst={ }, srst=$abc$29645$abc$25710$abc$20834$auto$opt_dff.cc:253:combine_resets$20046
  22 cells in clk=\clk_usb_48mhz_i, en=$abc$30650$abc$26336$abc$23062$auto$opt_dff.cc:219:make_patterns_logic$7518, arst={ }, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$29682$abc$25747$abc$20743$auto$opt_dff.cc:219:make_patterns_logic$7530, arst={ }, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$abc$29706$abc$25771$abc$21690$auto$opt_dff.cc:219:make_patterns_logic$7455, arst={ }, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$29732$abc$25797$abc$20717$auto$opt_dff.cc:219:make_patterns_logic$7461, arst={ }, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$abc$29754$abc$25817$abc$20691$auto$opt_dff.cc:219:make_patterns_logic$7470, arst={ }, srst={ }
  78 cells in clk=\clk_i, en=$abc$29806$abc$25213$abc$20078$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, arst=!$abc$29806$abc$25012$abc$20078$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  5 cells in clk=\clk_usb_48mhz_i, en=$abc$29902$abc$24980$abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$29923$abc$25923$abc$23165$auto$opt_dff.cc:194:make_patterns_logic$7610, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$abc$29941$abc$25942$abc$23650$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  31 cells in clk=\clk_usb_48mhz_i, en=$abc$29965$abc$25157$abc$23175$auto$opt_dff.cc:194:make_patterns_logic$7607, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  31 cells in clk=\clk_usb_48mhz_i, en=$abc$29996$abc$25971$abc$23673$auto$opt_dff.cc:219:make_patterns_logic$7449, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  19 cells in clk=\clk_usb_48mhz_i, en=$abc$30036$abc$25893$abc$21655$auto$opt_dff.cc:219:make_patterns_logic$7458, arst={ }, srst={ }
  25 cells in clk=\clk_usb_48mhz_i, en=$abc$30063$abc$26050$abc$23432$auto$opt_dff.cc:194:make_patterns_logic$7641, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  38 cells in clk=\clk_usb_48mhz_i, en=$abc$30091$abc$25108$abc$23315$auto$opt_dff.cc:194:make_patterns_logic$7593, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  21 cells in clk=\clk_usb_48mhz_i, en=$abc$30129$abc$26018$abc$22937$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  6 cells in clk=\clk_usb_48mhz_i, en=$abc$30163$abc$26079$abc$23156$auto$opt_dff.cc:219:make_patterns_logic$7620, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$30170$abc$27483$abc$20811$auto$opt_dff.cc:219:make_patterns_logic$7547, arst={ }, srst=$abc$30170$abc$27483$abc$20811$auto$simplemap.cc:257:simplemap_eqne$11065
  13 cells in clk=\clk_usb_48mhz_i, en=$abc$30192$abc$27288$abc$23759$auto$opt_dff.cc:219:make_patterns_logic$7479, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$29781$abc$25844$abc$20665$auto$opt_dff.cc:219:make_patterns_logic$7473, arst={ }, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$32633$abc$24945$abc$23595$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  24 cells in clk=\clk_usb_48mhz_i, en=$abc$30218$abc$26087$abc$23402$auto$opt_dff.cc:194:make_patterns_logic$7586, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  3 cells in clk=\clk_usb_48mhz_i, en=$abc$30243$abc$26147$abc$23053$auto$opt_dff.cc:219:make_patterns_logic$7567, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$30248$abc$26153$abc$23580$auto$opt_dff.cc:219:make_patterns_logic$7521, arst={ }, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$30262$abc$26167$abc$23535$auto$opt_dff.cc:194:make_patterns_logic$7645, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  24 cells in clk=\clk_usb_48mhz_i, en=$abc$32633$abc$28428$abc$24148$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.tx_read, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  25 cells in clk=\clk_usb_48mhz_i, en=$abc$30315$abc$27262$abc$23794$auto$opt_dff.cc:194:make_patterns_logic$7485, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  33 cells in clk=\clk_usb_48mhz_i, en=$abc$30341$abc$27228$abc$23500$auto$opt_dff.cc:194:make_patterns_logic$7632, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$32616$abc$27211$abc$22982$auto$opt_dff.cc:194:make_patterns_logic$7573, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$abc$30377$abc$28428$abc$23565$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=$abc$30218$abc$26087$abc$23402$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_q[0], arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  44 cells in clk=\clk_usb_48mhz_i, en=$abc$30415$abc$26215$abc$23607$auto$opt_dff.cc:219:make_patterns_logic$7555, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  60 cells in clk=\clk_usb_48mhz_i, en=$abc$30464$abc$26269$abc$23203$auto$opt_dff.cc:194:make_patterns_logic$7601, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  21 cells in clk=\clk_usb_48mhz_i, en=$abc$30525$abc$25383$abc$20986$auto$opt_dff.cc:219:make_patterns_logic$7539, arst={ }, srst={ }
  610 cells in clk=\clk_i, en=$abc$32002$abc$26685$abc$21059$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=!$abc$31084$abc$27505$abc$20847$usbuart_core.rxres_cnt[2], arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$abc$30561$abc$27396$abc$21016$auto$opt_dff.cc:219:make_patterns_logic$7542, arst={ }, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$29902$abc$24980$abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst=$abc$29902$abc$25869$abc$20637$auto$rtlil.cc:2550:AndGate$20032
  60 cells in clk=\clk_usb_48mhz_i, en=$abc$30583$abc$27419$abc$23852$auto$opt_dff.cc:219:make_patterns_logic$7497, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  82 cells in clk=\clk_usb_48mhz_i, en=$abc$30650$abc$26336$abc$23062$auto$opt_dff.cc:219:make_patterns_logic$7518, arst={ }, srst=$abc$30650$abc$26336$abc$23062$auto$rtlil.cc:2550:AndGate$20008
  55 cells in clk=\clk_usb_48mhz_i, en=$abc$30731$abc$27327$abc$22999$auto$opt_dff.cc:194:make_patterns_logic$7570, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  19 cells in clk=\clk_usb_48mhz_i, en=$abc$30787$abc$28428$abc$24148$usbuart_core.usbuart_txfifo.fifo_incr_rptr, arst=!$abc$29282$abc$24953$abc$20847$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  127 cells in clk=\clk_usb_48mhz_i, en=$abc$30810$abc$26435$abc$23954$auto$opt_dff.cc:219:make_patterns_logic$7653, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  802 cells in clk=\clk_usb_48mhz_i, en={ }, arst={ }, srst={ }
  38 cells in clk=\clk_usb_48mhz_i, en=$abc$30937$abc$26562$abc$24081$usbuart_core.usbuart_usbif.sof_valid, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  5 cells in clk=\clk_usb_48mhz_i, en=$abc$30988$abc$26615$abc$23469$auto$opt_dff.cc:194:make_patterns_logic$7637, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$abc$30994$abc$26621$abc$22937$auto$opt_dff.cc:194:make_patterns_logic$7583, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  106 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$31025$abc$26123$abc$20767$auto$opt_dff.cc:219:make_patterns_logic$7524, arst={ }, srst={ }
  23 cells in clk=\clk_usb_48mhz_i, en=!$abc$31049$abc$26650$abc$24148$auto$simplemap.cc:257:simplemap_eqne$13225, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  666 cells in clk=\clk_usb_48mhz_i, en={ }, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$33312$abc$29085$abc$24903$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, arst=!$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni, srst={ }

3.166.2. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29136$abc$24945$abc$23917$auto$opt_dff.cc:219:make_patterns_logic$7506, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.166.2.1. Executing ABC.

3.166.3. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29902$abc$24980$abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, synchronously reset by $abc$29143$abc$24980$abc$23848$auto$rtlil.cc:2550:AndGate$20042
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.166.3.1. Executing ABC.

3.166.4. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29150$abc$24990$abc$23774$auto$opt_dff.cc:194:make_patterns_logic$7482, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 9 outputs.

3.166.4.1. Executing ABC.

3.166.5. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29206$abc$25048$abc$23823$auto$opt_dff.cc:194:make_patterns_logic$7492, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 27 gates and 51 wires to a netlist network with 24 inputs and 15 outputs.

3.166.5.1. Executing ABC.

3.166.6. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29235$abc$25072$abc$23723$auto$opt_dff.cc:219:make_patterns_logic$7452
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 5 outputs.

3.166.6.1. Executing ABC.

3.166.7. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29248$abc$28428$abc$23664$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 5 outputs.

3.166.7.1. Executing ABC.

3.166.8. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29171$abc$25012$abc$24148$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, asynchronously reset by !$abc$29806$abc$25012$abc$20078$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 34 gates and 36 wires to a netlist network with 2 inputs and 24 outputs.

3.166.8.1. Executing ABC.

3.166.9. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29255$abc$25092$abc$23391$auto$opt_dff.cc:194:make_patterns_logic$7589, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 11 gates and 13 wires to a netlist network with 2 inputs and 7 outputs.

3.166.9.1. Executing ABC.

3.166.10. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29268$abc$25146$abc$23265$auto$opt_dff.cc:194:make_patterns_logic$7598, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 17 wires to a netlist network with 4 inputs and 7 outputs.

3.166.10.1. Executing ABC.

3.166.11. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29282$abc$24953$abc$20847$usbuart_core.usbuart_txfifo.fifo_incr_wptr, asynchronously reset by !$abc$29282$abc$24953$abc$20847$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 29 gates and 39 wires to a netlist network with 10 inputs and 19 outputs.

3.166.11.1. Executing ABC.

3.166.12. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29311$abc$25192$abc$22924$auto$opt_dff.cc:219:make_patterns_logic$7629, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 3 outputs.

3.166.12.1. Executing ABC.

3.166.13. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29316$abc$25197$abc$20621$auto$opt_dff.cc:219:make_patterns_logic$7527
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.166.13.1. Executing ABC.

3.166.14. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29332$abc$25375$abc$21042$u_reg.u_intr_state_tx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 3 outputs.

3.166.14.1. Executing ABC.

3.166.15. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29340$abc$25412$abc$21414$u_reg.u_intr_state_rx_break_err.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 4 outputs.

3.166.15.1. Executing ABC.

3.166.16. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29349$abc$25421$abc$21406$u_reg.u_intr_state_rx_frame_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.166.16.1. Executing ABC.

3.166.17. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29354$abc$25426$abc$21426$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 3 outputs.

3.166.17.1. Executing ABC.

3.166.18. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29580$abc$25652$abc$21401$u_reg.u_intr_state_rx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.166.18.1. Executing ABC.

3.166.19. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29585$abc$25657$abc$21396$u_reg.u_intr_state_rx_parity_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.166.19.1. Executing ABC.

3.166.20. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29590$abc$25662$abc$21391$u_reg.u_intr_state_rx_timeout.wr_en, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.166.20.1. Executing ABC.

3.166.21. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29598$abc$25670$abc$21380$u_reg.u_intr_state_rx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 3 outputs.

3.166.21.1. Executing ABC.

3.166.22. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29609$abc$25680$abc$21374$u_reg.u_intr_state_tx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 6 outputs.

3.166.22.1. Executing ABC.

3.166.23. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29618$abc$25689$abc$21053$auto$opt_dff.cc:194:make_patterns_logic$7672, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.166.23.1. Executing ABC.

3.166.24. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$31084$abc$27505$abc$20847$usbuart_core.txres_cnt[2], asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 3 outputs.

3.166.24.1. Executing ABC.

3.166.25. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29630$abc$25695$abc$22967$auto$opt_dff.cc:219:make_patterns_logic$7580, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 5 outputs.

3.166.25.1. Executing ABC.

3.166.26. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29645$abc$25710$abc$20834$auto$opt_dff.cc:219:make_patterns_logic$7513, synchronously reset by $abc$29645$abc$25710$abc$20834$auto$opt_dff.cc:253:combine_resets$20046
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.166.26.1. Executing ABC.

3.166.27. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30650$abc$26336$abc$23062$auto$opt_dff.cc:219:make_patterns_logic$7518
Extracted 22 gates and 31 wires to a netlist network with 9 inputs and 10 outputs.

3.166.27.1. Executing ABC.

3.166.28. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29682$abc$25747$abc$20743$auto$opt_dff.cc:219:make_patterns_logic$7530
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 15 outputs.

3.166.28.1. Executing ABC.

3.166.29. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29706$abc$25771$abc$21690$auto$opt_dff.cc:219:make_patterns_logic$7455
Extracted 17 gates and 27 wires to a netlist network with 10 inputs and 17 outputs.

3.166.29.1. Executing ABC.

3.166.30. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29732$abc$25797$abc$20717$auto$opt_dff.cc:219:make_patterns_logic$7461
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 15 outputs.

3.166.30.1. Executing ABC.

3.166.31. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29754$abc$25817$abc$20691$auto$opt_dff.cc:219:make_patterns_logic$7470
Extracted 18 gates and 29 wires to a netlist network with 11 inputs and 18 outputs.

3.166.31.1. Executing ABC.

3.166.32. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29806$abc$25213$abc$20078$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, asynchronously reset by !$abc$29806$abc$25012$abc$20078$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 78 gates and 126 wires to a netlist network with 48 inputs and 49 outputs.

3.166.32.1. Executing ABC.

3.166.33. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29902$abc$24980$abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.166.33.1. Executing ABC.

3.166.34. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29923$abc$25923$abc$23165$auto$opt_dff.cc:194:make_patterns_logic$7610, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 16 gates and 30 wires to a netlist network with 14 inputs and 6 outputs.

3.166.34.1. Executing ABC.

3.166.35. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29941$abc$25942$abc$23650$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 44 wires to a netlist network with 14 inputs and 15 outputs.

3.166.35.1. Executing ABC.

3.166.36. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29965$abc$25157$abc$23175$auto$opt_dff.cc:194:make_patterns_logic$7607, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 31 gates and 40 wires to a netlist network with 9 inputs and 19 outputs.

3.166.36.1. Executing ABC.

3.166.37. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29996$abc$25971$abc$23673$auto$opt_dff.cc:219:make_patterns_logic$7449, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 31 gates and 54 wires to a netlist network with 23 inputs and 21 outputs.

3.166.37.1. Executing ABC.

3.166.38. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30036$abc$25893$abc$21655$auto$opt_dff.cc:219:make_patterns_logic$7458
Extracted 19 gates and 34 wires to a netlist network with 15 inputs and 17 outputs.

3.166.38.1. Executing ABC.

3.166.39. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30063$abc$26050$abc$23432$auto$opt_dff.cc:194:make_patterns_logic$7641, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 25 gates and 29 wires to a netlist network with 4 inputs and 9 outputs.

3.166.39.1. Executing ABC.

3.166.40. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30091$abc$25108$abc$23315$auto$opt_dff.cc:194:make_patterns_logic$7593, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 38 gates and 45 wires to a netlist network with 7 inputs and 26 outputs.

3.166.40.1. Executing ABC.

3.166.41. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30129$abc$26018$abc$22937$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 21 gates and 40 wires to a netlist network with 19 inputs and 20 outputs.

3.166.41.1. Executing ABC.

3.166.42. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30163$abc$26079$abc$23156$auto$opt_dff.cc:219:make_patterns_logic$7620, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.166.42.1. Executing ABC.

3.166.43. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30170$abc$27483$abc$20811$auto$opt_dff.cc:219:make_patterns_logic$7547, synchronously reset by $abc$30170$abc$27483$abc$20811$auto$simplemap.cc:257:simplemap_eqne$11065
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.166.43.1. Executing ABC.

3.166.44. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30192$abc$27288$abc$23759$auto$opt_dff.cc:219:make_patterns_logic$7479, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 8 outputs.

3.166.44.1. Executing ABC.

3.166.45. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29781$abc$25844$abc$20665$auto$opt_dff.cc:219:make_patterns_logic$7473
Extracted 16 gates and 26 wires to a netlist network with 10 inputs and 16 outputs.

3.166.45.1. Executing ABC.

3.166.46. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$32633$abc$24945$abc$23595$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 7 outputs.

3.166.46.1. Executing ABC.

3.166.47. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30218$abc$26087$abc$23402$auto$opt_dff.cc:194:make_patterns_logic$7586, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 24 gates and 29 wires to a netlist network with 5 inputs and 13 outputs.

3.166.47.1. Executing ABC.

3.166.48. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30243$abc$26147$abc$23053$auto$opt_dff.cc:219:make_patterns_logic$7567, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.166.48.1. Executing ABC.

3.166.49. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30248$abc$26153$abc$23580$auto$opt_dff.cc:219:make_patterns_logic$7521
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 6 outputs.

3.166.49.1. Executing ABC.

3.166.50. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30262$abc$26167$abc$23535$auto$opt_dff.cc:194:make_patterns_logic$7645, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 4 outputs.

3.166.50.1. Executing ABC.

3.166.51. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$32633$abc$28428$abc$24148$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.tx_read, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 24 gates and 28 wires to a netlist network with 4 inputs and 14 outputs.

3.166.51.1. Executing ABC.

3.166.52. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30315$abc$27262$abc$23794$auto$opt_dff.cc:194:make_patterns_logic$7485, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 24 gates and 38 wires to a netlist network with 14 inputs and 15 outputs.

3.166.52.1. Executing ABC.

3.166.53. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30341$abc$27228$abc$23500$auto$opt_dff.cc:194:make_patterns_logic$7632, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 33 gates and 36 wires to a netlist network with 3 inputs and 14 outputs.

3.166.53.1. Executing ABC.

3.166.54. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$32616$abc$27211$abc$22982$auto$opt_dff.cc:194:make_patterns_logic$7573, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 16 gates and 19 wires to a netlist network with 3 inputs and 11 outputs.

3.166.54.1. Executing ABC.

3.166.55. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30377$abc$28428$abc$23565$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 15 outputs.

3.166.55.1. Executing ABC.

3.166.56. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34403$abc$30218$abc$26087$abc$23402$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_q[0], asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.166.56.1. Executing ABC.

3.166.57. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30415$abc$26215$abc$23607$auto$opt_dff.cc:219:make_patterns_logic$7555, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 44 gates and 75 wires to a netlist network with 31 inputs and 29 outputs.

3.166.57.1. Executing ABC.

3.166.58. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30464$abc$26269$abc$23203$auto$opt_dff.cc:194:make_patterns_logic$7601, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 33 outputs.

3.166.58.1. Executing ABC.

3.166.59. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30525$abc$25383$abc$20986$auto$opt_dff.cc:219:make_patterns_logic$7539
Extracted 21 gates and 32 wires to a netlist network with 11 inputs and 21 outputs.

3.166.59.1. Executing ABC.

3.166.60. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32002$abc$26685$abc$21059$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 610 gates and 944 wires to a netlist network with 334 inputs and 54 outputs.

3.166.60.1. Executing ABC.

3.166.61. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$31084$abc$27505$abc$20847$usbuart_core.rxres_cnt[2], asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 3 outputs.

3.166.61.1. Executing ABC.

3.166.62. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30561$abc$27396$abc$21016$auto$opt_dff.cc:219:make_patterns_logic$7542
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 13 outputs.

3.166.62.1. Executing ABC.

3.166.63. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29902$abc$24980$abc$20637$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, synchronously reset by $abc$29902$abc$25869$abc$20637$auto$rtlil.cc:2550:AndGate$20032
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 14 outputs.

3.166.63.1. Executing ABC.

3.166.64. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30583$abc$27419$abc$23852$auto$opt_dff.cc:219:make_patterns_logic$7497, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 60 gates and 90 wires to a netlist network with 30 inputs and 47 outputs.

3.166.64.1. Executing ABC.

3.166.65. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30650$abc$26336$abc$23062$auto$opt_dff.cc:219:make_patterns_logic$7518, synchronously reset by $abc$30650$abc$26336$abc$23062$auto$rtlil.cc:2550:AndGate$20008
Extracted 82 gates and 104 wires to a netlist network with 22 inputs and 49 outputs.

3.166.65.1. Executing ABC.

3.166.66. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30731$abc$27327$abc$22999$auto$opt_dff.cc:194:make_patterns_logic$7570, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 55 gates and 59 wires to a netlist network with 4 inputs and 34 outputs.

3.166.66.1. Executing ABC.

3.166.67. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30787$abc$28428$abc$24148$usbuart_core.usbuart_txfifo.fifo_incr_rptr, asynchronously reset by !$abc$33486$abc$29282$abc$24953$abc$20847$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 19 gates and 19 wires to a netlist network with 0 inputs and 9 outputs.

3.166.67.1. Executing ABC.

3.166.68. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30810$abc$26435$abc$23954$auto$opt_dff.cc:219:make_patterns_logic$7653, asynchronously reset by !$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 127 gates and 132 wires to a netlist network with 5 inputs and 46 outputs.

3.166.68.1. Executing ABC.

3.166.69. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i
Extracted 802 gates and 830 wires to a netlist network with 28 inputs and 505 outputs.

3.166.69.1. Executing ABC.

3.166.70. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30937$abc$26562$abc$24081$usbuart_core.usbuart_usbif.sof_valid, asynchronously reset by !$abc$35647$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 38 gates and 72 wires to a netlist network with 34 inputs and 20 outputs.

3.166.70.1. Executing ABC.

3.166.71. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30988$abc$26615$abc$23469$auto$opt_dff.cc:194:make_patterns_logic$7637, asynchronously reset by !$abc$35647$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.166.71.1. Executing ABC.

3.166.72. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30994$abc$26621$abc$22937$auto$opt_dff.cc:194:make_patterns_logic$7583, asynchronously reset by !$abc$35647$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 37 wires to a netlist network with 7 inputs and 15 outputs.

3.166.72.1. Executing ABC.

3.166.73. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 106 gates and 123 wires to a netlist network with 17 inputs and 33 outputs.

3.166.73.1. Executing ABC.

3.166.74. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$31025$abc$26123$abc$20767$auto$opt_dff.cc:219:make_patterns_logic$7524
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 15 outputs.

3.166.74.1. Executing ABC.

3.166.75. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by !$abc$31049$abc$26650$abc$24148$auto$simplemap.cc:257:simplemap_eqne$13225, asynchronously reset by !$abc$35647$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 23 gates and 26 wires to a netlist network with 3 inputs and 22 outputs.

3.166.75.1. Executing ABC.

3.166.76. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, asynchronously reset by !$abc$35647$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 666 gates and 833 wires to a netlist network with 167 inputs and 133 outputs.

3.166.76.1. Executing ABC.

3.166.77. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$33312$abc$29085$abc$24903$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, asynchronously reset by !$abc$35647$abc$30129$abc$28428$abc$24148$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 12 outputs.

3.166.77.1. Executing ABC.

yosys> opt_ffinv

3.167. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~35 debug messages>

yosys> opt_merge -nomux

3.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

yosys> opt_muxtree

3.170. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.171. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.173. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.174. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35906 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo100).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35977 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo098).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35804 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo185).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35983 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo066).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35965 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo114).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35905 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo017).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35964 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo061).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35994 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo003).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35968 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo128).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36012 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo188).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35801 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo125).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35811 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo228).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35808 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo152).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35883 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo080).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35970 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo195).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35956 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo051).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35974 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo116).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35786 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo126).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35969 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo095).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35973 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo030).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35988 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo056).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35967 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo085).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35896 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo192).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35925 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo012).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35944 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo162).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35934 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo057).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35954 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo180).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35895 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo025).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36020 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo023).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35921 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo021).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35899 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo156).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35963 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo122).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35807 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo129).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35948 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo013).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36018 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo172).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35812 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo060).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35809 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo179).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35989 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo244).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36005 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo223).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35946 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo117).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35996 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo215).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36023 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo035).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36028 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo142).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36021 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo155).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36007 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo197).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35941 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo000).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36031 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo094).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35997 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo186).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35926 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo131).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35959 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo052).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35955 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo242).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35998 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo212).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35992 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo076).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35979 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo104).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35904 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo105).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36025 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo153).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35991 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo072).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35981 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo219).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35907 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo111).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35961 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo121).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35947 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo020).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35915 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo134).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35950 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo199).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35890 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo253).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36026 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo032).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36024 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo081).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35887 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo062).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35945 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo024).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36019 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo143).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35939 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo136).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35908 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo211).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35889 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo031).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36016 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo169).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35971 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo133).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36022 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo237).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35938 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo184).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35911 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo037).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35803 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo183).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35785 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo064).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35784 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo147).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35909 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo177).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35936 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo011).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35800 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo039).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35794 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo239).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35986 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo034).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35888 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo006).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35783 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo206).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35782 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo036).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36017 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo004).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35902 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo015).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35882 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo002).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35912 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo198).
Adding EN signal on $abc$36841$auto$blifparse.cc:362:parse_blif$36853 ($_DFF_PN0_) from module usbuart (D = $abc$36841$new_n800_, Q = $abc$36841$abc$32633$abc$28428$abc$24148$usbuart_core.usbuart_usbif.ns_cnt[5]).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35976 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo112).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36010 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo008).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35957 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo231).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36027 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo137).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36001 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo093).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35922 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo045).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36006 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo135).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35820 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo181).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35953 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo078).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35864 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo193).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35821 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo194).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35960 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo214).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35863 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo090).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35984 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo042).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35873 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo107).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35949 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo151).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36003 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo059).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35822 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo235).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35966 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo226).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35930 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo018).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35897 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo106).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35881 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo251).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36014 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo022).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35826 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo146).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35827 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo163).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35862 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo077).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35823 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo254).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35872 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo108).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35894 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo084).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35829 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo141).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35837 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo233).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35859 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo221).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35838 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo038).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35891 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo115).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35987 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo140).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35798 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo205).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35781 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo049).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35780 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo048).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35857 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo044).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35842 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo101).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35843 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo043).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35856 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo109).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35844 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo027).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35985 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo207).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35845 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo130).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35853 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo068).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35933 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo119).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35940 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo096).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35918 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo217).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35816 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo220).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35865 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo245).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35871 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo189).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35951 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo009).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35901 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo033).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35858 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo054).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35876 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo053).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35875 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo132).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35817 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo175).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35839 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo167).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35861 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo065).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35932 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo174).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35828 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo204).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35860 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo249).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35832 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo247).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35914 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo087).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35874 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo110).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35830 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo082).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35927 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo182).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35833 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo165).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35937 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo007).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35834 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo148).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35931 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo050).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35867 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo026).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36002 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo097).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36013 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo241).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35870 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo230).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35855 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo173).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35824 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo144).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35814 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo176).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35975 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo236).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35825 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo159).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35920 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo019).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35917 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo145).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35893 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo164).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35818 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo074).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35869 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo088).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35819 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo171).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35848 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo014).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35928 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo075).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35972 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo113).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35898 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo161).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35850 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo196).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35982 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo168).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35793 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo209).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35795 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo079).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35787 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo016).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35789 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo246).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35849 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo202).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35884 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo118).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35866 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo103).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35815 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo229).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35854 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo190).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35840 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo067).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35835 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo234).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35836 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo200).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35831 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo224).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35942 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo218).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35868 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo073).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36015 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo010).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35919 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo047).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35916 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo210).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35877 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo227).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35788 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo102).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35779 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo046).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35778 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo071).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35935 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo238).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36004 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo083).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35990 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo232).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35958 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo213).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36030 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo005).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35846 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo001).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35924 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo208).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35900 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo028).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36029 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo041).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35978 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo149).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35903 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo055).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35790 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo203).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35791 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo058).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35792 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo187).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35806 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo248).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35805 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo089).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35813 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo063).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35802 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo124).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35797 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo160).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35799 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo127).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35810 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo201).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35892 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo191).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35851 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo150).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35880 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo138).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35886 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo070).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35910 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo222).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35885 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo120).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35852 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo158).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35796 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo250).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35995 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo216).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35952 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo240).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35929 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[1], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo225).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35879 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo166).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35980 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo157).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36008 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[0], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo040).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35943 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[6], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo086).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35878 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo252).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35999 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo178).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35847 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo029).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35841 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo170).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35923 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo091).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36000 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[4], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo092).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35993 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[2], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo154).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36011 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[5], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo069).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$36009 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[7], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo255).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35913 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo123).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35962 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo243).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35777 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo099).
Adding EN signal on $abc$35775$auto$blifparse.cc:362:parse_blif$35776 ($_DFF_P_) from module usbuart (D = $abc$35775$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata[3], Q = $abc$35775$abc$31201$abc$27626$abc$21716$lo139).

yosys> opt_clean

3.175. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 258 unused cells and 19207 unused wires.
<suppressed ~435 debug messages>

yosys> opt_expr

3.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_muxtree

3.177. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.178. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.179. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.180. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.181. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.182. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> opt_expr

3.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 2

yosys> bmuxmap

3.184. Executing BMUXMAP pass.

yosys> demuxmap

3.185. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_9psMPD/abc_tmp_1.scr

3.186. Executing ABC pass (technology mapping using ABC).

3.186.1. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Extracted 2880 gates and 3712 wires to a netlist network with 832 inputs and 466 outputs.

3.186.1.1. Executing ABC.
DE:   #PIs = 832  #Luts =   954  Max Lvl =   8  Avg Lvl =   3.72  [   0.15 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 832  #Luts =   827  Max Lvl =  12  Avg Lvl =   4.65  [   5.49 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 832  #Luts =   811  Max Lvl =  13  Avg Lvl =   4.69  [   1.96 sec. at Pass 2]{map}[2]
DE:   #PIs = 832  #Luts =   800  Max Lvl =  12  Avg Lvl =   4.84  [   1.74 sec. at Pass 3]{postMap}[6]
DE:   #PIs = 832  #Luts =   799  Max Lvl =  13  Avg Lvl =   4.93  [   1.91 sec. at Pass 4]{map}[12]
DE:   #PIs = 832  #Luts =   796  Max Lvl =  14  Avg Lvl =   4.83  [   3.71 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 832  #Luts =   792  Max Lvl =  12  Avg Lvl =   4.73  [   2.29 sec. at Pass 6]{map}[16]
DE:   #PIs = 832  #Luts =   792  Max Lvl =  12  Avg Lvl =   4.73  [   2.06 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 832  #Luts =   791  Max Lvl =  12  Avg Lvl =   4.74  [   1.92 sec. at Pass 8]{map}[16]
DE:   #PIs = 832  #Luts =   791  Max Lvl =  12  Avg Lvl =   4.74  [   1.58 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 832  #Luts =   790  Max Lvl =  13  Avg Lvl =   4.88  [   1.80 sec. at Pass 10]{map}[16]
DE:   #PIs = 832  #Luts =   790  Max Lvl =  13  Avg Lvl =   4.88  [   2.76 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 832  #Luts =   790  Max Lvl =  13  Avg Lvl =   4.88  [   1.63 sec. at Pass 12]{map}[16]
DE:   #PIs = 832  #Luts =   790  Max Lvl =  13  Avg Lvl =   4.88  [   2.05 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 832  #Luts =   788  Max Lvl =  12  Avg Lvl =   4.79  [   0.69 sec. at Pass 14]{finalMap}[16]

yosys> opt_expr

3.187. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_merge -nomux

3.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.189. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.190. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.192. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.193. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.194. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 3682 unused wires.
<suppressed ~77 debug messages>

yosys> opt_expr

3.195. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.196. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 2 inverters.

yosys> stat

3.197. Printing statistics.

=== usbuart ===

   Number of wires:               5040
   Number of wire bits:           9733
   Number of public wires:        1963
   Number of public wire bits:    6562
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1563
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                  301
     $_DFFE_PN1P_                    1
     $_DFFE_PN_                    256
     $_DFFE_PP_                     84
     $_DFF_PN0_                    105
     $_SDFFE_PP0P_                  23
     $_SDFFE_PP1P_                   1
     $lut                          787
     RS_TDP36K                       1


yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFFE_??_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_SDFF_???_ 0 -cell $_SDFFE_????_ 0 -cell $_DLATCH_?_ 0 -cell $_DLATCH_???_ 0

3.198. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.199. Printing statistics.

=== usbuart ===

   Number of wires:               5040
   Number of wire bits:           9733
   Number of public wires:        1963
   Number of public wire bits:    6562
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1563
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                  301
     $_DFFE_PN1P_                    1
     $_DFFE_PN_                    256
     $_DFFE_PP_                     84
     $_DFF_PN0_                    105
     $_SDFFE_PP0P_                  23
     $_SDFFE_PP1P_                   1
     $lut                          787
     RS_TDP36K                       1


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis2/ffs_map.v

3.200. Executing TECHMAP pass (map to technology primitives).

3.200.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.200.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFE_NN1N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

3.200.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFFE_PN_ for cells of type $_DFFE_PN_.
Using extmapper simplemap for cells of type $lut.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~2372 debug messages>

yosys> opt_expr -mux_undef

3.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~19035 debug messages>

yosys> simplemap

3.202. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_merge

3.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~8655 debug messages>
Removed a total of 2885 cells.

yosys> opt_dff -nodffe -nosdff

3.205. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.206. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 5782 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.207. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~197 debug messages>

yosys> opt_merge -nomux

3.208. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.209. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.210. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.211. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.212. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.213. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.214. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 41 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.215. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_9psMPD/abc_tmp_2.scr

3.216. Executing ABC pass (technology mapping using ABC).

3.216.1. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Extracted 3196 gates and 4029 wires to a netlist network with 831 inputs and 470 outputs.

3.216.1.1. Executing ABC.
DE:   #PIs = 831  #Luts =   794  Max Lvl =   8  Avg Lvl =   3.47  [   0.29 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 831  #Luts =   794  Max Lvl =   8  Avg Lvl =   3.47  [   3.41 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 831  #Luts =   794  Max Lvl =   8  Avg Lvl =   3.47  [   1.32 sec. at Pass 2]{map}[2]
DE:   #PIs = 831  #Luts =   794  Max Lvl =   8  Avg Lvl =   3.47  [   1.70 sec. at Pass 3]{postMap}[6]
DE:   #PIs = 831  #Luts =   794  Max Lvl =   8  Avg Lvl =   3.47  [   1.60 sec. at Pass 4]{map}[12]
DE:   #PIs = 831  #Luts =   794  Max Lvl =   8  Avg Lvl =   3.47  [   2.03 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 831  #Luts =   794  Max Lvl =   8  Avg Lvl =   3.47  [   0.86 sec. at Pass 6]{finalMap}[16]

yosys> opt_expr

3.217. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_merge -nomux

3.218. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.219. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.220. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.221. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.222. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.223. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.224. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 3317 unused wires.
<suppressed ~33 debug messages>

yosys> opt_expr

3.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.226. Executing HIERARCHY pass (managing design hierarchy).

3.226.1. Analyzing design hierarchy..
Top module:  \usbuart

3.226.2. Analyzing design hierarchy..
Top module:  \usbuart
Removed 0 unused modules.
Warning: Resizing cell port usbuart.usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.out_pkt_buffer.0.0.BE_B1 from 1 bits to 2 bits.

yosys> stat

3.227. Printing statistics.

=== usbuart ===

   Number of wires:               5018
   Number of wire bits:           9711
   Number of public wires:        1931
   Number of public wire bits:    6530
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1570
     $lut                          794
     RS_TDP36K                       1
     dffe                          340
     dffr                          105
     dffre                         306
     sdffre                         24


yosys> opt_clean -purge

3.228. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 1645 unused wires.
<suppressed ~1645 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.229. Executing Verilog backend.
Dumping module `\usbuart'.

Warnings: 283 unique messages, 284 total
End of script. Logfile hash: c94ab5535e, CPU: user 27.46s system 1.35s, MEM: 91.14 MB peak
Yosys 0.18+10 (git sha1 92b23013e, gcc 11.2.0 -fPIC -Os)
Time spent: 92% 6x abc (254 sec), 1% 29x opt_dff (4 sec), ...
real 116.51
user 243.73
sys 30.81
