INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chen5202/cordic/cordic.srcs/sources_1/imports/cordic/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
INFO: [VRFC 10-2458] undeclared symbol done, assumed default net type wire [C:/Users/chen5202/cordic/cordic.srcs/sources_1/imports/cordic/cordic.v:36]
INFO: [VRFC 10-2458] undeclared symbol reload, assumed default net type wire [C:/Users/chen5202/cordic/cordic.srcs/sources_1/imports/cordic/cordic.v:36]
INFO: [VRFC 10-2458] undeclared symbol plus, assumed default net type wire [C:/Users/chen5202/cordic/cordic.srcs/sources_1/imports/cordic/cordic.v:36]
INFO: [VRFC 10-2458] undeclared symbol xout, assumed default net type wire [C:/Users/chen5202/cordic/cordic.srcs/sources_1/imports/cordic/cordic.v:38]
INFO: [VRFC 10-2458] undeclared symbol yout, assumed default net type wire [C:/Users/chen5202/cordic/cordic.srcs/sources_1/imports/cordic/cordic.v:39]
INFO: [VRFC 10-2458] undeclared symbol zout, assumed default net type wire [C:/Users/chen5202/cordic/cordic.srcs/sources_1/imports/cordic/cordic.v:40]
INFO: [VRFC 10-311] analyzing module cordic_controller
INFO: [VRFC 10-311] analyzing module serial_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chen5202/cordic/cordic.srcs/sim_1/imports/cordic/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chen5202/cordic/cordic.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
