##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ClockCsBtns(fixed-function)
		4.2::Critical Path Report for ClockUsPWM
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for \CsBtns:PWM:PWMHW\/tc
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (ClockCsBtns(fixed-function):R vs. \CsBtns:PWM:PWMHW\/tc:R)
		5.3::Critical Path Report for (ClockUsPWM:R vs. ClockUsPWM:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: ClockCamera                  | N/A                   | Target: 24.00 MHz   | 
Clock: ClockCamera(routed)          | N/A                   | Target: 24.00 MHz   | 
Clock: ClockCsBtns                  | N/A                   | Target: 12.00 MHz   | 
Clock: ClockCsBtns(fixed-function)  | Frequency: 30.73 MHz  | Target: 12.00 MHz   | 
Clock: ClockLcdBacklight            | N/A                   | Target: 0.01 MHz    | 
Clock: ClockLcdBacklight(routed)    | N/A                   | Target: 0.01 MHz    | 
Clock: ClockUsPWM                   | Frequency: 63.54 MHz  | Target: 6.00 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 42.71 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: \Camera:PCLK(0)_PAD\         | N/A                   | Target: 100.00 MHz  | 
Clock: \CsBtns:PWM:PWMHW\/tc        | Frequency: 30.73 MHz  | Target: 6.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                 Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ClockCsBtns(fixed-function)  \CsBtns:PWM:PWMHW\/tc  83333.3          50789       N/A              N/A         N/A              N/A         N/A              N/A         
ClockUsPWM                   ClockUsPWM             166667           150928      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    CyBUS_CLK              41666.7          18256       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                  Setup to Clk  Clock Name:Phase         
-------------------------  ------------  -----------------------  
\Camera:D(0)_PAD\          3941          \Camera:PCLK(0)_PAD\:R   
\Camera:D(1)_PAD\          3837          \Camera:PCLK(0)_PAD\:R   
\Camera:D(2)_PAD\          3468          \Camera:PCLK(0)_PAD\:R   
\Camera:D(3)_PAD\          4067          \Camera:PCLK(0)_PAD\:R   
\Camera:D(4)_PAD\          2961          \Camera:PCLK(0)_PAD\:R   
\Camera:D(5)_PAD\          2479          \Camera:PCLK(0)_PAD\:R   
\Camera:D(6)_PAD\          2755          \Camera:PCLK(0)_PAD\:R   
\Camera:D(7)_PAD\          3544          \Camera:PCLK(0)_PAD\:R   
\Camera:HREF(0)_PAD\       1292          \Camera:PCLK(0)_PAD\:R   
\CsBtns:Button(0)_PAD\:in  6984          \CsBtns:PWM:PWMHW\/tc:R  
\CsBtns:Button(1)_PAD\:in  4242          \CsBtns:PWM:PWMHW\/tc:R  


                       3.2::Clock to Out
                       -----------------

Port Name                   Clock to Out  Clock Name:Phase               
--------------------------  ------------  -----------------------------  
LcdDB4(0)_PAD               26604         CyBUS_CLK:R                    
LcdDB5(0)_PAD               25754         CyBUS_CLK:R                    
LcdDB6(0)_PAD               25804         CyBUS_CLK:R                    
LcdDB7(0)_PAD               26334         CyBUS_CLK:R                    
LcdE(0)_PAD                 25076         CyBUS_CLK:R                    
LcdRS(0)_PAD                23630         CyBUS_CLK:R                    
LcdV0(0)_PAD                19545         ClockLcdBacklight(routed):R    
LcdV0(0)_PAD                19545         ClockLcdBacklight(routed):F    
UsOutput(0)_PAD             24105         CyBUS_CLK:R                    
UsTC(0)_PAD                 23744         CyBUS_CLK:R                    
UsTrig(0)_PAD               24812         ClockUsPWM:R                   
\Camera:SIOC(0)_PAD\:out    21578         CyBUS_CLK(fixed-function):R    
\Camera:SIOD(0)_PAD\:out    21858         CyBUS_CLK(fixed-function):R    
\Camera:XCLK(0)_PAD\        24132         ClockCamera(routed):R          
\Camera:XCLK(0)_PAD\        24132         ClockCamera(routed):F          
\CsBtns:Button(0)_PAD\:out  25559         ClockCsBtns(fixed-function):R  
\CsBtns:Button(1)_PAD\:out  27106         ClockCsBtns(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ClockCsBtns(fixed-function)
*********************************************************
Clock: ClockCsBtns(fixed-function)
Frequency: 30.73 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_22/main_0
Capture Clock  : Net_22/clock_0
Path slack     : 50789p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                8441
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   88264

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37475
-------------------------------------   ----- 
End-of-path arrival time (ps)           37475
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  50789  RISE       1
\CsBtns:Button(0)\/pin_input  iocell32      9775  10775  50789  RISE       1
\CsBtns:Button(0)\/pad_out    iocell32     14784  25559  50789  RISE       1
\CsBtns:Button(0)\/pad_in     iocell32         0  25559  50789  RISE       1
\CsBtns:Button(0)\/fb         iocell32      6792  32351  50789  RISE       1
Net_22/main_0                 macrocell3    5123  37475  50789  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_22/clock_0                                                macrocell3       7441   8441  RISE       1


===================================================================== 
4.2::Critical Path Report for ClockUsPWM
****************************************
Clock: ClockUsPWM
Frequency: 63.54 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 150928p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -4230
--------------------------------------------------   ------ 
End-of-path required time (ps)                       162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11509
-------------------------------------   ----- 
End-of-path arrival time (ps)           11509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   2879   6379  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11509  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11509  150928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 42.71 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \UsTimer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \UsTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19181
-------------------------------------   ----- 
End-of-path arrival time (ps)           19181
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18256  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_1                     macrocell17     3468   4678  18256  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                          macrocell17     3350   8028  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell4   2723  10751  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell4   5130  15881  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell5      0  15881  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell5   3300  19181  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell6      0  19181  18256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell6       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for \CsBtns:PWM:PWMHW\/tc
***************************************************
Clock: \CsBtns:PWM:PWMHW\/tc
Frequency: 30.73 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_22/main_0
Capture Clock  : Net_22/clock_0
Path slack     : 50789p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                8441
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   88264

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37475
-------------------------------------   ----- 
End-of-path arrival time (ps)           37475
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  50789  RISE       1
\CsBtns:Button(0)\/pin_input  iocell32      9775  10775  50789  RISE       1
\CsBtns:Button(0)\/pad_out    iocell32     14784  25559  50789  RISE       1
\CsBtns:Button(0)\/pad_in     iocell32         0  25559  50789  RISE       1
\CsBtns:Button(0)\/fb         iocell32      6792  32351  50789  RISE       1
Net_22/main_0                 macrocell3    5123  37475  50789  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_22/clock_0                                                macrocell3       7441   8441  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \UsTimer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \UsTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19181
-------------------------------------   ----- 
End-of-path arrival time (ps)           19181
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18256  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_1                     macrocell17     3468   4678  18256  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                          macrocell17     3350   8028  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell4   2723  10751  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell4   5130  15881  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell5      0  15881  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell5   3300  19181  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell6      0  19181  18256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (ClockCsBtns(fixed-function):R vs. \CsBtns:PWM:PWMHW\/tc:R)
*****************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_22/main_0
Capture Clock  : Net_22/clock_0
Path slack     : 50789p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                8441
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   88264

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37475
-------------------------------------   ----- 
End-of-path arrival time (ps)           37475
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  50789  RISE       1
\CsBtns:Button(0)\/pin_input  iocell32      9775  10775  50789  RISE       1
\CsBtns:Button(0)\/pad_out    iocell32     14784  25559  50789  RISE       1
\CsBtns:Button(0)\/pad_in     iocell32         0  25559  50789  RISE       1
\CsBtns:Button(0)\/fb         iocell32      6792  32351  50789  RISE       1
Net_22/main_0                 macrocell3    5123  37475  50789  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_22/clock_0                                                macrocell3       7441   8441  RISE       1


5.3::Critical Path Report for (ClockUsPWM:R vs. ClockUsPWM:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 150928p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -4230
--------------------------------------------------   ------ 
End-of-path required time (ps)                       162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11509
-------------------------------------   ----- 
End-of-path arrival time (ps)           11509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   2879   6379  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11509  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11509  150928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \UsTimer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \UsTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19181
-------------------------------------   ----- 
End-of-path arrival time (ps)           19181
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18256  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_1                     macrocell17     3468   4678  18256  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                          macrocell17     3350   8028  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell4   2723  10751  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell4   5130  15881  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell5      0  15881  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell5   3300  19181  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell6      0  19181  18256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \UsTimer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \UsTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 21556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15881
-------------------------------------   ----- 
End-of-path arrival time (ps)           15881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18256  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_1                     macrocell17     3468   4678  18256  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                          macrocell17     3350   8028  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell4   2723  10751  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell4   5130  15881  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell5      0  15881  21556  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell5       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 23200p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14957
-------------------------------------   ----- 
End-of-path arrival time (ps)           14957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell14      1250   1250  23200  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_0    macrocell10   6335   7585  23200  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell10   3350  10935  23200  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_2  macrocell13   4022  14957  23200  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 23212p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14944
-------------------------------------   ----- 
End-of-path arrival time (ps)           14944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell14      1250   1250  23200  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_0    macrocell10   6335   7585  23200  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell10   3350  10935  23200  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_2  macrocell14   4010  14944  23212  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \UsTimer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 23593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14944
-------------------------------------   ----- 
End-of-path arrival time (ps)           14944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell14        1250   1250  23200  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_0    macrocell10     6335   7585  23200  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell10     3350  10935  23200  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/f0_load  datapathcell4   4009  14944  23593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \UsTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23928p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14609
-------------------------------------   ----- 
End-of-path arrival time (ps)           14609
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell14        1250   1250  23200  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_0    macrocell10     6335   7585  23200  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell10     3350  10935  23200  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/f0_load  datapathcell5   3674  14609  23928  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell5       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \UsTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \UsTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 23938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11669
-------------------------------------   ----- 
End-of-path arrival time (ps)           11669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18256  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_1                     macrocell17     3468   4678  18256  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                          macrocell17     3350   8028  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell6   3641  11669  23938  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24432p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13725
-------------------------------------   ----- 
End-of-path arrival time (ps)           13725
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                              iocell14      1250   1250  23200  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_0  macrocell10   6335   7585  23200  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q       macrocell10   3350  10935  23200  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_2   macrocell11   2790  13725  24432  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \UsTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13749
-------------------------------------   ----- 
End-of-path arrival time (ps)           13749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell14        1250   1250  23200  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_0    macrocell10     6335   7585  23200  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell10     3350  10935  23200  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/f0_load  datapathcell6   2814  13749  24787  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \UsTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \UsTimer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 24856p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10751
-------------------------------------   ----- 
End-of-path arrival time (ps)           10751
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18256  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_1                     macrocell17     3468   4678  18256  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                          macrocell17     3350   8028  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell4   2723  10751  24856  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \UsTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \UsTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 24856p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10750
-------------------------------------   ----- 
End-of-path arrival time (ps)           10750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18256  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_1                     macrocell17     3468   4678  18256  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                          macrocell17     3350   8028  18256  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell5   2722  10750  24856  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell5       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \UsTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \UsTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27023p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8584
-------------------------------------   ---- 
End-of-path arrival time (ps)           8584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell5   3874   8584  27023  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell5       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \UsTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \UsTimer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27023p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8584
-------------------------------------   ---- 
End-of-path arrival time (ps)           8584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3874   8584  27023  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \UsTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \UsTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27877p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13289
-------------------------------------   ----- 
End-of-path arrival time (ps)           13289
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell4    760    760  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell5      0    760  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell5   1210   1970  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell6      0   1970  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell6   2740   4710  20423  RISE       1
\UsTimer:TimerUDB:status_tc\/main_2         macrocell15     2922   7632  27877  RISE       1
\UsTimer:TimerUDB:status_tc\/q              macrocell15     3350  10982  27877  RISE       1
\UsTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2308  13289  27877  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:rstSts:stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \UsTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \UsTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7628
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell6   2918   7628  27979  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_146/main_2
Capture Clock  : Net_146/clock_0
Path slack     : 29559p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8597
-------------------------------------   ---- 
End-of-path arrival time (ps)           8597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell4    760    760  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell5      0    760  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell5   1210   1970  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell6      0   1970  20423  RISE       1
\UsTimer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell6   2740   4710  20423  RISE       1
Net_146/main_2                              macrocell2      3887   8597  29559  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                             macrocell2          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 30546p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                  iocell14      1250   1250  23200  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_0  macrocell16   6361   7611  30546  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0               macrocell16         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:capture_last\/main_0
Capture Clock  : \UsTimer:TimerUDB:capture_last\/clock_0
Path slack     : 30562p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7595
-------------------------------------   ---- 
End-of-path arrival time (ps)           7595
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                            iocell14      1250   1250  23200  RISE       1
\UsTimer:TimerUDB:capture_last\/main_0  macrocell12   6345   7595  30562  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capture_last\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 31004p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  18256  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_2           macrocell16    5942   7152  31004  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0               macrocell16         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 31273p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6883
-------------------------------------   ---- 
End-of-path arrival time (ps)           6883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  18562  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_1           macrocell16    5673   6883  31273  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0               macrocell16         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 31735p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           6421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                  iocell14      1250   1250  23200  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_0  macrocell18   5171   6421  31735  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0               macrocell18         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : Net_140/main_0
Capture Clock  : Net_140/clock_0
Path slack     : 31755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb    iocell14      1250   1250  23200  RISE       1
Net_140/main_0  macrocell1    5152   6402  31755  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:capture_last\/q
Path End       : Net_140/main_3
Capture Clock  : Net_140/clock_0
Path slack     : 33089p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capture_last\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:capture_last\/q  macrocell12   1250   1250  26769  RISE       1
Net_140/main_3                     macrocell1    3817   5067  33089  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:capture_last\/q
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 33091p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capture_last\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:capture_last\/q             macrocell12   1250   1250  26769  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_3  macrocell18   3815   5065  33091  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0               macrocell18         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_1\/q
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:int_capt_count_1\/q    macrocell14   1250   1250  33329  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_3  macrocell11   3578   4828  33329  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  33360  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_0                macrocell11    3586   4796  33360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_0\/q
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33470p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:int_capt_count_0\/q    macrocell13   1250   1250  33470  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_4  macrocell11   3437   4687  33470  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : Net_146/main_1
Capture Clock  : Net_146/clock_0
Path slack     : 33478p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  18256  RISE       1
Net_146/main_1                                         macrocell2     3469   4679  33478  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                             macrocell2          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33499p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  33499  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_1                macrocell11    3448   4658  33499  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 33620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  18256  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_2           macrocell18    3327   4537  33620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0               macrocell18         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : Net_140/main_2
Capture Clock  : Net_140/clock_0
Path slack     : 33622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  18256  RISE       1
Net_140/main_2                                         macrocell1     3325   4535  33622  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_146/main_0
Capture Clock  : Net_146/clock_0
Path slack     : 33754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  18562  RISE       1
Net_146/main_0                                         macrocell2     3193   4403  33754  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                             macrocell2          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : Net_146/main_3
Capture Clock  : Net_146/clock_0
Path slack     : 33758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0               macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q  macrocell18   1250   1250  18560  RISE       1
Net_146/main_3                           macrocell2    3148   4398  33758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                             macrocell2          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : Net_140/main_4
Capture Clock  : Net_140/clock_0
Path slack     : 33758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0               macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q  macrocell18   1250   1250  18560  RISE       1
Net_140/main_4                           macrocell1    3148   4398  33758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_140/main_1
Capture Clock  : Net_140/clock_0
Path slack     : 33762p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4395
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  18562  RISE       1
Net_140/main_1                                         macrocell1     3185   4395  33762  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 33782p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0               macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q       macrocell18   1250   1250  18560  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_4  macrocell18   3125   4375  33782  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0               macrocell18         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 33796p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  18562  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_1           macrocell18    3151   4361  33796  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0               macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  33499  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_1             macrocell13    2847   4057  34099  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34109p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  33499  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_1             macrocell14    2838   4048  34109  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:capture_last\/q
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34140p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capture_last\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:capture_last\/q             macrocell12   1250   1250  26769  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_3  macrocell16   2766   4016  34140  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0               macrocell16         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_1\/q
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34198p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:int_capt_count_1\/q       macrocell14   1250   1250  33329  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_3  macrocell14   2709   3959  34198  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  33360  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_0             macrocell13    2729   3939  34218  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_1\/q
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3926
-------------------------------------   ---- 
End-of-path arrival time (ps)           3926
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:int_capt_count_1\/q       macrocell14   1250   1250  33329  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_3  macrocell13   2676   3926  34231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3902
-------------------------------------   ---- 
End-of-path arrival time (ps)           3902
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  33360  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_0             macrocell14    2692   3902  34254  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_0\/q
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:int_capt_count_0\/q       macrocell13   1250   1250  33470  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_4  macrocell14   2540   3790  34367  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_0\/q
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:int_capt_count_0\/q       macrocell13   1250   1250  33470  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_4  macrocell13   2531   3781  34376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_fall_detected\/q
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:trig_fall_detected\/q       macrocell16   1250   1250  34618  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_4  macrocell16   2289   3539  34618  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0               macrocell16         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:capt_int_temp\/q
Path End       : \UsTimer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \UsTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                    macrocell11         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\UsTimer:TimerUDB:capt_int_temp\/q         macrocell11    1250   1250  37604  RISE       1
\UsTimer:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2313   3563  37604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:rstSts:stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_22/main_0
Capture Clock  : Net_22/clock_0
Path slack     : 50789p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                8441
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   88264

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37475
-------------------------------------   ----- 
End-of-path arrival time (ps)           37475
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  50789  RISE       1
\CsBtns:Button(0)\/pin_input  iocell32      9775  10775  50789  RISE       1
\CsBtns:Button(0)\/pad_out    iocell32     14784  25559  50789  RISE       1
\CsBtns:Button(0)\/pad_in     iocell32         0  25559  50789  RISE       1
\CsBtns:Button(0)\/fb         iocell32      6792  32351  50789  RISE       1
Net_22/main_0                 macrocell3    5123  37475  50789  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_22/clock_0                                                macrocell3       7441   8441  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 51984p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                               11608
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   91431

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39447
-------------------------------------   ----- 
End-of-path arrival time (ps)           39447
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  50789  RISE       1
\CsBtns:Button(1)\/pin_input  iocell33     10450  11450  51984  RISE       1
\CsBtns:Button(1)\/pad_out    iocell33     15656  27106  51984  RISE       1
\CsBtns:Button(1)\/pad_in     iocell33         0  27106  51984  RISE       1
\CsBtns:Button(1)\/fb         iocell33      7673  34779  51984  RISE       1
Net_23/main_0                 macrocell4    4667  39447  51984  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_23/clock_0                                                macrocell4      10608  11608  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 150928p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -4230
--------------------------------------------------   ------ 
End-of-path required time (ps)                       162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11509
-------------------------------------   ----- 
End-of-path arrival time (ps)           11509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   2879   6379  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11509  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11509  150928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \UsPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 154112p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                           -500
--------------------------------------------------   ------ 
End-of-path required time (ps)                       166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12055
-------------------------------------   ----- 
End-of-path arrival time (ps)           12055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150928  RISE       1
\UsPWM:PWMUDB:status_2\/main_1          macrocell9      2892   6392  154112  RISE       1
\UsPWM:PWMUDB:status_2\/q               macrocell9      3350   9742  154112  RISE       1
\UsPWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2313  12055  154112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 154228p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -6060
--------------------------------------------------   ------ 
End-of-path required time (ps)                       160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   2879   6379  154228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 154231p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -6060
--------------------------------------------------   ------ 
End-of-path required time (ps)                       160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6376
-------------------------------------   ---- 
End-of-path arrival time (ps)           6376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150928  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell3   2876   6376  154231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:runmode_enable\/q
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 155963p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -6060
--------------------------------------------------   ------ 
End-of-path required time (ps)                       160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:runmode_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:runmode_enable\/q         macrocell7      1250   1250  152663  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell2   3394   4644  155963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:runmode_enable\/q
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 155964p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -6060
--------------------------------------------------   ------ 
End-of-path required time (ps)                       160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:runmode_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:runmode_enable\/q         macrocell7      1250   1250  152663  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell3   3393   4643  155964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \UsPWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \UsPWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 156302p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6855
-------------------------------------   ---- 
End-of-path arrival time (ps)           6855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  156302  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  156302  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  156302  RISE       1
\UsPWM:PWMUDB:prevCompare1\/main_0     macrocell6      3105   6855  156302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:prevCompare1\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \UsPWM:PWMUDB:status_0\/main_1
Capture Clock  : \UsPWM:PWMUDB:status_0\/clock_0
Path slack     : 156313p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6843
-------------------------------------   ---- 
End-of-path arrival time (ps)           6843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  156302  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  156302  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  156302  RISE       1
\UsPWM:PWMUDB:status_0\/main_1         macrocell8      3093   6843  156313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:status_0\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_657/main_1
Capture Clock  : Net_657/clock_0
Path slack     : 156442p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  156302  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  156302  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  156302  RISE       1
Net_657/main_1                         macrocell5      2964   6714  156442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_657/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:runmode_enable\/q
Path End       : Net_657/main_0
Capture Clock  : Net_657/clock_0
Path slack     : 158823p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:runmode_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:runmode_enable\/q  macrocell7    1250   1250  152663  RISE       1
Net_657/main_0                   macrocell5    3083   4333  158823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_657/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:prevCompare1\/q
Path End       : \UsPWM:PWMUDB:status_0\/main_0
Capture Clock  : \UsPWM:PWMUDB:status_0\/clock_0
Path slack     : 159597p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:prevCompare1\/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:prevCompare1\/q   macrocell6    1250   1250  159597  RISE       1
\UsPWM:PWMUDB:status_0\/main_0  macrocell8    2309   3559  159597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:status_0\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \UsPWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \UsPWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 159634p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3523
-------------------------------------   ---- 
End-of-path arrival time (ps)           3523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  159634  RISE       1
\UsPWM:PWMUDB:runmode_enable\/main_0      macrocell7     2313   3523  159634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:runmode_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:status_0\/q
Path End       : \UsPWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \UsPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 162593p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                           -500
--------------------------------------------------   ------ 
End-of-path required time (ps)                       166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:status_0\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:status_0\/q               macrocell8     1250   1250  162593  RISE       1
\UsPWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2323   3573  162593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

