Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Mon Aug 24 15:34:38 2015
| Host              : MC32GBLNX running 64-bit CentOS release 6.7 (Final)
| Command           : report_clock_utilization -file pcie_gen2x1_sub_sys_wrapper_clock_utilization_routed.rpt
| Design            : pcie_gen2x1_sub_sys_wrapper
| Device            : 7k325t-ffg900
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. List of Nets using CMT BACKBONE routing
8. Clock Regions : Key Resource Utilization
9. Net wise resources used in clock region X0Y0
10. Net wise resources used in clock region X1Y0
11. Net wise resources used in clock region X0Y1
12. Net wise resources used in clock region X1Y1
13. Net wise resources used in clock region X0Y2
14. Net wise resources used in clock region X1Y2
15. Net wise resources used in clock region X0Y3
16. Net wise resources used in clock region X1Y3
17. Net wise resources used in clock region X1Y4
18. Net wise resources used in clock region X1Y5

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |   11 |        32 |         0 |
| BUFH  |    1 |       168 |         0 |
| BUFIO |    0 |        40 |         0 |
| MMCM  |    3 |        10 |         1 |
| PLL   |    1 |        10 |         1 |
| BUFR  |    0 |        40 |         0 |
| BUFMR |    0 |        20 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+
|       |                                                                                                                                                |                                                                                                                                                    |   Num Loads   |       |
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+
| Index | BUFG Cell                                                                                                                                      | Net Name                                                                                                                                           |  BELs | Sites | Fixed |
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+
|     1 | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update                                                                                                    | dbg_hub/inst/UPDATE_temp                                                                                                                           |     1 |     1 |    no |
|     2 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i                            | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk                                               |     1 |     1 |    no |
|     3 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst                                                           | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                                                                  |     9 |     2 |    no |
|     4 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |    17 |     5 |    no |
|     5 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk                | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |    22 |    17 |    no |
|     6 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref                        | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]_0                           |    59 |    25 |    no |
|     7 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i                               | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg1_reg                                    |   166 |    59 |    no |
|     8 | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon                                                                                                           | dbg_hub/inst/idrck                                                                                                                                 |   269 |    67 |    no |
|     9 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1                         | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                                                  |   364 |   147 |    no |
|    10 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1                           | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/genblk5_0.bram36_tdp_bl.bram36_tdp_bl                | 10568 |  2699 |    no |
|    11 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0                             | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                  | 17196 |  4787 |    no |
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+


+-------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                                     |                                                                                                              |   Num Loads  |       |
+-------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | BUFH Cell                                                                                                           | Net Name                                                                                                     | BELs | Sites | Fixed |
+-------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3 |    1 |     1 |    no |
+-------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+-------+-------+


+-------+------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                                              |           BUFHCE          |                                                                                                             |   Num Loads  |       |
+-------+------------------------------------------------------------------------------------------------------------------------------+------------+--------------+-------------------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | Src of Rt-thru BUFHCE                                                                                                        | Clk-Region | Site         | Net Name                                                                                                    | BELs | Sites | Fixed |
+-------+------------------------------------------------------------------------------------------------------------------------------+------------+--------------+-------------------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk | X0Y1       | BUFHCE_X0Y15 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_ibufg |    3 |     3 |   yes |
+-------+------------------------------------------------------------------------------------------------------------------------------+------------+--------------+-------------------------------------------------------------------------------------------------------------+------+-------+-------+


+-------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                                      |                                                                                                                         |   Num Loads  |       |
+-------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | MMCM Cell                                                                                                            | Net Name                                                                                                                | BELs | Sites | Fixed |
+-------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i  | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i           |    1 |     1 |   yes |
|     2 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i  | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in |    1 |     1 |   yes |
|     3 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_mmcm_400           |    1 |     1 |    no |
|     4 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/mmcm_clkfbout              |    1 |     1 |    no |
|     5 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i                 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz                |    1 |     1 |    no |
|     6 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i                 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb                   |    1 |     1 |    no |
|     7 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i                 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1                  |    1 |     1 |    no |
|     8 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i                 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz                |    2 |     2 |    no |
+-------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+-------+-------+


+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                             |                                                                                                                  |   Num Loads  |       |
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | PLL Cell                                                                                                    | Net Name                                                                                                         | BELs | Sites | Fixed |
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out |    1 |     1 |   yes |
|     2 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout |    1 |     1 |   yes |
|     3 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk  |   22 |    22 |   yes |
|     4 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk   |   22 |    22 |   yes |
|     5 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse   |   22 |    22 |   yes |
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                            |   Num Loads  |       |
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | Local Clk Src                                                                                                                                                                                                                                       | Net Name                                                                                                                                                                                                                                                                   | BELs | Sites | Fixed |
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed                            |    2 |     2 |   yes |
|     2 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed                            |    2 |     2 |   yes |
|     3 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed                            |    2 |     2 |   yes |
|     4 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed                            |    2 |     2 |   yes |
|     5 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed                            |    2 |     2 |   yes |
|     6 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed                            |    2 |     2 |   yes |
|     7 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed                            |    2 |     2 |   yes |
|     8 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed                            |    2 |     2 |   yes |
|     9 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |    5 |     5 |   yes |
|    10 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |    7 |     7 |   yes |
|    11 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |    8 |    16 |   yes |
|    12 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |    8 |    16 |   yes |
|    13 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |    8 |    16 |   yes |
|    14 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |    8 |    16 |   yes |
|    15 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |    8 |    16 |   yes |
|    16 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |    8 |    16 |   yes |
|    17 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |    8 |    16 |   yes |
|    18 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |    8 |    16 |   yes |
|    19 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |   12 |    12 |   yes |
|    20 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |   18 |    18 |   yes |
|    21 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |   18 |    18 |   yes |
|    22 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |   18 |    18 |   yes |
|    23 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |   18 |    18 |   yes |
|    24 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |   18 |    18 |   yes |
|    25 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |   18 |    18 |   yes |
|    26 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |   18 |    18 |   yes |
|    27 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |   18 |    18 |   yes |
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+


7. List of Nets using CMT BACKBONE routing
------------------------------------------

+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+-----------------+------------------------------------------+---------------------+-----------------------------+-------------------------------+-------------------+----------------+--------------------+
| Index | Net Name                                                                                                        | Sample Node Name                              | CMT Column | Source LIB_CELL | Destination LIB_CELL(s)                  | Source Clock Region | Destination Clock Region(s) | Clock Region Used             | Clock Region Req. | CDR Constraint | CMT Backbone Route |
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+-----------------+------------------------------------------+---------------------+-----------------------------+-------------------------------+-------------------+----------------+--------------------+
|     1 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_ibufg     | CMT_TOP_R_UPPER_T_X8Y96/PLL_CLK_FREQ_BB1_NS   |    Left    | IBUFDS          | PLLE2_ADV MMCME2_ADV BUFG                | X1Y1                | X1Y1 X0Y6                   | X0Y1 X0Y2 X0Y3 X0Y4 X0Y5 X0Y6 |                   |                | Partial Backbone   |
|     2 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk | CMT_TOP_L_UPPER_T_X228Y96/PLL_CLK_FREQ_BB0_NS |    Right   | PLLE2_ADV       | PHASER_REF PHASER_IN_PHY PHASER_OUT_PHY  | X1Y1                | X1Y2 X1Y1 X1Y0              | X1Y1 X1Y2 X1Y0                |  X1Y0 X1Y1 X1Y2   |                | All Backbone       |
|     3 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk  | CMT_TOP_L_UPPER_T_X228Y96/PLL_CLK_FREQ_BB1_NS |    Right   | PLLE2_ADV       | PHY_CONTROL PHASER_IN_PHY PHASER_OUT_PHY | X1Y1                | X1Y2 X1Y1 X1Y0              | X1Y1 X1Y2 X1Y0                |  X1Y0 X1Y1 X1Y2   |                | All Backbone       |
|     4 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse  | CMT_TOP_L_UPPER_T_X228Y96/PLL_CLK_FREQ_BB2_NS |    Right   | PLLE2_ADV       | PHY_CONTROL PHASER_IN_PHY PHASER_OUT_PHY | X1Y1                | X1Y2 X1Y1 X1Y0              | X1Y1 X1Y2 X1Y0                |  X1Y0 X1Y1 X1Y2   |                | All Backbone       |
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+-----------------+------------------------------------------+---------------------+-----------------------------+-------------------------------+-------------------+----------------+--------------------+


8. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  393 | 32000 |   74 |  4600 |    0 |    60 |    1 |    30 |    0 |    60 |
| X1Y0              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   36 |    50 |   44 |    50 | 6446 | 29600 | 2158 |  4800 |    1 |    80 |    1 |    40 |    0 |    60 |
| X0Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1012 | 32000 |   80 |  4600 |    0 |    60 |    3 |    30 |    0 |    60 |
| X1Y1              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |   24 |    50 | 8597 | 29600 | 3452 |  4800 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   77 | 27200 |    0 |  4600 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y2              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   36 |    50 |   44 |    50 | 4420 | 29600 |  862 |  4800 |    1 |    80 |    4 |    40 |    0 |    60 |
| X0Y3              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   43 | 27200 |    0 |  4600 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y3              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    1 |     1 |    0 |     0 |    0 |     0 |  402 | 25200 |    0 |  4200 |    0 |    50 |    8 |    25 |    0 |    60 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 32000 |    0 |  4600 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y4              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    2 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |  501 | 26400 |    7 |  4400 |    0 |    60 |    0 |    30 |    0 |    60 |
| X0Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 32000 |    0 |  4600 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y5              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    6 | 26400 |    0 |  4400 |    0 |    60 |    0 |    30 |    0 |    60 |
| X0Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 32000 |    0 |  4600 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y6              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 26400 |    0 |  4400 |    0 |    60 |    0 |    30 |    0 |    60 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


9. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                            Clock Net Name                                                           |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X0Y9 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   0 |    72 |        0 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/genblk5_0.bram36_tdp_bl.bram36_tdp_bl |
| BUFG        | BUFHCE_X0Y8 |   no  |         0 |        0 |       0 |         2 |       0 |       0 | 393 |     2 |        0 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0   |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


10. Net wise resources used in clock region X1Y0
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                                            Clock Net Name                                                           |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y11 |   no  |         0 |        0 |       0 |         0 |       4 |       0 |    1 |     0 |        0 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                     |
| BUFG        | BUFHCE_X1Y9  |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 1168 |   781 |        0 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/genblk5_0.bram36_tdp_bl.bram36_tdp_bl |
| BUFG        | BUFHCE_X1Y8  |   no  |         0 |        0 |       0 |         2 |       0 |       0 | 5277 |  1377 |        0 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0   |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


11. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                            Clock Net Name                                                           |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X0Y21 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 201 |    72 |        0 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/genblk5_0.bram36_tdp_bl.bram36_tdp_bl |
| BUFG        | BUFHCE_X0Y20 |   no  |         0 |        0 |       0 |         6 |       0 |       0 | 811 |     8 |        0 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0   |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


12. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                                            Clock Net Name                                                           |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
| BUFH        |      ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |    0 |     0 |        0 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3                        |
| BUFG        | BUFHCE_X1Y21 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   13 |     0 |        0 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                     |
| BUFG        | BUFHCE_X1Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 3219 |   333 |        0 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/genblk5_0.bram36_tdp_bl.bram36_tdp_bl |
| BUFG        | BUFHCE_X1Y13 |   no  |         2 |        0 |       0 |         0 |       0 |       0 | 5365 |  3119 |        0 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0   |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


13. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                           Clock Net Name                                                          |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X0Y32 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  77 |     0 |        0 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


14. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                                                   Clock Net Name                                                                   |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y31 |   no  |         0 |        0 |       0 |         0 |       4 |       0 |    0 |     0 |        0 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |
| BUFG        | BUFHCE_X1Y33 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    1 |     0 |        0 | dbg_hub/inst/UPDATE_temp                                                                                                                           |
| BUFG        | BUFHCE_X1Y30 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   15 |     0 |        0 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |
| BUFG        | BUFHCE_X1Y24 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   15 |     0 |        0 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]_0                           |
| BUFG        | BUFHCE_X1Y32 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  245 |    24 |        0 | dbg_hub/inst/idrck                                                                                                                                 |
| BUFG        | BUFHCE_X1Y34 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  347 |   308 |        0 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0                  |
| BUFG        | BUFHCE_X1Y35 |   no  |         0 |        0 |       0 |        10 |       0 |       0 | 3797 |   530 |        0 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/genblk5_0.bram36_tdp_bl.bram36_tdp_bl                |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


15. Net wise resources used in clock region X0Y3
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                      Clock Net Name                                                      |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X0Y36 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk                     |
| BUFG        | BUFHCE_X0Y44 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  43 |     0 |        0 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]_0 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


16. Net wise resources used in clock region X1Y3
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                            Clock Net Name                                                           |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
| BUFGCTRL    | BUFHCE_X1Y45 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  21 |     0 |        0 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                                   |
| BUFG        | BUFHCE_X1Y44 |   no  |         0 |        0 |       0 |        16 |       0 |       0 | 381 |     0 |        0 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/genblk5_0.bram36_tdp_bl.bram36_tdp_bl |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


17. Net wise resources used in clock region X1Y4
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                  Clock Net Name                                                 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y56 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   2 |     7 |        0 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                               |
| BUFG        | BUFHCE_X1Y58 |   no  |         0 |        0 |       2 |         0 |       0 |       0 | 164 |     0 |        0 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg1_reg |
| BUFGCTRL    | BUFHCE_X1Y57 |   no  |         0 |        0 |       4 |         0 |       0 |       0 | 335 |     0 |        0 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------------------------------------------------------+


18. Net wise resources used in clock region X1Y5
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                           Clock Net Name                                          |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------+
| BUFGCTRL    | BUFHCE_X1Y68 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   6 |     0 |        0 | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y8 [get_cells dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update]
set_property LOC BUFGCTRL_X0Y5 [get_cells dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon]
set_property LOC BUFGCTRL_X0Y4 [get_cells pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk]
set_property LOC BUFGCTRL_X0Y0 [get_cells pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0]
set_property LOC BUFGCTRL_X0Y16 [get_cells pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400]
set_property LOC BUFGCTRL_X0Y6 [get_cells pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref]
set_property LOC BUFGCTRL_X0Y7 [get_cells pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst]
set_property LOC BUFGCTRL_X0Y2 [get_cells pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1]
set_property LOC BUFGCTRL_X0Y3 [get_cells pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i]
set_property LOC BUFGCTRL_X0Y1 [get_cells pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1]
set_property LOC BUFGCTRL_X0Y17 [get_cells pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y1 [get_cells pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i]
set_property LOC MMCME2_ADV_X0Y6 [get_cells pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i]
set_property LOC MMCME2_ADV_X0Y3 [get_cells pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i]

# Location of BUFH Clock Primitives
set_property LOC BUFHCE_X1Y12 [get_cells pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3]

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives
set_property LOC PLLE2_ADV_X1Y1 [get_cells pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y75 [get_ports mig_200Mhz_diff_clock_clk_n]
set_property LOC IOB_X1Y76 [get_ports mig_200Mhz_diff_clock_clk_p]
set_property LOC IPAD_X1Y11 [get_ports pcie_ref_clk_n]
set_property LOC IPAD_X1Y10 [get_ports pcie_ref_clk_p]

# Clock net "dbg_hub/inst/UPDATE_temp" driven by instance "dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update" located at site "BUFGCTRL_X0Y8"
#startgroup
create_pblock {CLKAG_dbg_hub/inst/UPDATE_temp}
add_cells_to_pblock [get_pblocks  {CLKAG_dbg_hub/inst/UPDATE_temp}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/UPDATE_temp"}]]]
resize_pblock [get_pblocks {CLKAG_dbg_hub/inst/UPDATE_temp}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "dbg_hub/inst/idrck" driven by instance "dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock {CLKAG_dbg_hub/inst/idrck}
add_cells_to_pblock [get_pblocks  {CLKAG_dbg_hub/inst/idrck}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/idrck"}]]]
resize_pblock [get_pblocks {CLKAG_dbg_hub/inst/idrck}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X1Y1"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X1Y1"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X1Y1"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]_0" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref" located at site "BUFGCTRL_X0Y6"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]_0"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]_0}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y8"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X1Y8"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X1Y8"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y9"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X1Y9"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X1Y9"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y10"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X1Y10"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X1Y10"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y11"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X1Y11"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X1Y11"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X1Y4"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X1Y5"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X1Y6"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y0"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X1Y0"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X1Y0"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y1"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X1Y1"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X1Y1"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y2"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X1Y2"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X1Y2"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y3"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X1Y3"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed" driven by instance "pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X1Y3"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk" driven by instance "pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst" located at site "BUFGCTRL_X0Y7"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK" driven by instance "pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK}] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg1_reg" driven by instance "pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg1_reg}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg1_reg}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg1_reg"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg1_reg}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/genblk5_0.bram36_tdp_bl.bram36_tdp_bl" driven by instance "pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/genblk5_0.bram36_tdp_bl.bram36_tdp_bl}
add_cells_to_pblock [get_pblocks  {CLKAG_pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/genblk5_0.bram36_tdp_bl.bram36_tdp_bl}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/genblk5_0.bram36_tdp_bl.bram36_tdp_bl"}]]]
resize_pblock [get_pblocks {CLKAG_pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/genblk5_0.bram36_tdp_bl.bram36_tdp_bl}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup
