Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  6 15:18:27 2018
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_1_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_xlconstant_1_1 (xilinx.com:ip:xlconstant:1.1) from (Rev. 2) to (Rev. 5)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  6 15:18:27 2018
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_xlconstant_1_0 (xilinx.com:ip:xlconstant:1.1) from (Rev. 2) to (Rev. 5)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  6 15:18:27 2018
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_xlconstant_0_0 (xilinx.com:ip:xlconstant:1.1) from (Rev. 2) to (Rev. 5)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  6 15:18:27 2018
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_v_tpg_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_v_tpg_0_2 (xilinx.com:ip:v_tpg:7.0) from (Rev. 5) to (Rev. 11)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  6 15:18:27 2018
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_v_tpg_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_v_tpg_0_1 (xilinx.com:ip:v_tpg:7.0) from (Rev. 5) to (Rev. 11)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  6 15:18:27 2018
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_v_tpg_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_v_tpg_0_0 (xilinx.com:ip:v_tpg:7.0) from (Rev. 5) to (Rev. 11)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  6 15:18:27 2018
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_v_tc_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_v_tc_0_0 (xilinx.com:ip:v_tc:6.1) from (Rev. 10) to (Rev. 12)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  6 15:18:27 2018
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_v_mix_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_v_mix_0_0 from xilinx.com:ip:v_mix:1.0 (Rev. 3) to xilinx.com:ip:v_mix:3.0 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_v_mix_0_0'. These changes may impact your design.


-Upgraded port 's_axi_CTRL_ARADDR' width 12 differs from original width 10

-Upgraded port 's_axi_CTRL_AWADDR' width 12 differs from original width 10







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  6 15:18:27 2018
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_v_axi4s_vid_out_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_v_axi4s_vid_out_0_0 (xilinx.com:ip:v_axi4s_vid_out:4.0) from (Rev. 5) to (Rev. 9)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  6 15:18:27 2018
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_ps7_0_50M_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_rst_ps7_0_50M_1 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 10) to (Rev. 12)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  6 15:18:27 2018
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_ps7_0_50M_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_rst_ps7_0_50M_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 10) to (Rev. 12)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  6 15:18:27 2018
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ps7_0_axi_periph_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_ps7_0_axi_periph_1 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 12) to (Rev. 18)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  6 15:18:27 2018
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ps7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_ps7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 12) to (Rev. 18)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  6 15:18:27 2018
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_processing_system7_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5) from (Rev. 3) to (Rev. 6)

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  6 15:18:27 2018
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_subset_converter_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axis_subset_converter_0_0 (xilinx.com:ip:axis_subset_converter:1.1) from (Rev. 11) to (Rev. 17)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  6 15:18:27 2018
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_vdma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_vdma_0_0 from xilinx.com:ip:axi_vdma:6.2 (Rev. 10) to xilinx.com:ip:axi_vdma:6.3 (Rev. 5)

2. Upgrade messages
-------------------

Added parameter c_enable_all with value 1 (source 'default')
Added parameter c_enable_mm2s_rst_out with value 1 (source 'default')
Added parameter c_enable_mm2s_buf_empty with value 1 (source 'default')
Added parameter c_enable_mm2s_param_updt with value 1 (source 'default')
Added parameter c_enable_mm2s_fsync_out with value 1 (source 'default')
Added parameter c_enable_tstvec with value 1 (source 'default')
Added parameter c_enable_mm2s_frmstr_reg with value 1 (source 'default')
Added parameter c_enable_mm2s_delay_counter with value 1 (source 'default')
Added parameter c_enable_mm2s_frm_counter with value 1 (source 'default')
Added parameter c_enable_s2mm_rst_out with value 1 (source 'default')
Added parameter c_enable_s2mm_buf_full with value 1 (source 'default')
Added parameter c_enable_s2mm_param_updt with value 1 (source 'default')
Added parameter c_enable_s2mm_fsync_out with value 1 (source 'default')
Added parameter c_enable_s2mm_sts_reg with value 1 (source 'default')
Added parameter c_enable_s2mm_frmstr_reg with value 1 (source 'default')
Added parameter c_enable_s2mm_delay_counter with value 1 (source 'default')
Added parameter c_enable_s2mm_frm_counter with value 1 (source 'default')
Set parameter c_enable_all to value 0 (source 'default')
Set parameter c_enable_mm2s_rst_out to value 0 (source 'default')
Set parameter c_enable_mm2s_buf_empty to value 0 (source 'default')
Set parameter c_enable_mm2s_param_updt to value 0 (source 'default')
Set parameter c_enable_mm2s_fsync_out to value 0 (source 'default')
Set parameter c_enable_tstvec to value 0 (source 'default')
Set parameter c_enable_mm2s_frmstr_reg to value 0 (source 'default')
Set parameter c_enable_mm2s_delay_counter to value 1 (source 'default')
Set parameter c_enable_mm2s_frm_counter to value 1 (source 'default')
Set parameter c_enable_s2mm_rst_out to value 0 (source 'default')
Set parameter c_enable_s2mm_buf_full to value 0 (source 'default')
Set parameter c_enable_s2mm_param_updt to value 0 (source 'default')
Set parameter c_enable_s2mm_fsync_out to value 0 (source 'default')
Set parameter c_enable_s2mm_sts_reg to value 0 (source 'default')
Set parameter c_enable_s2mm_frmstr_reg to value 0 (source 'default')
Set parameter c_enable_s2mm_delay_counter to value 1 (source 'default')
Set parameter c_enable_s2mm_frm_counter to value 1 (source 'default')
Removed parameter c_enable_debug_all
Removed parameter c_enable_debug_info_0
Removed parameter c_enable_debug_info_1
Removed parameter c_enable_debug_info_2
Removed parameter c_enable_debug_info_3
Removed parameter c_enable_debug_info_4
Removed parameter c_enable_debug_info_5
Removed parameter c_enable_debug_info_6
Removed parameter c_enable_debug_info_7
Removed parameter c_enable_debug_info_8
Removed parameter c_enable_debug_info_9
Removed parameter c_enable_debug_info_10
Removed parameter c_enable_debug_info_11
Removed parameter c_enable_debug_info_12
Removed parameter c_enable_debug_info_13
Removed parameter c_enable_debug_info_14
Removed parameter c_enable_debug_info_15






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  6 15:18:27 2018
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_quad_spi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_quad_spi_0_0 (xilinx.com:ip:axi_quad_spi:3.2) from (Rev. 10) to (Rev. 16)

