// Seed: 2484571020
module module_0;
  always @* id_1 = #1 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  module_0();
  wire id_5;
endmodule
module module_2 #(
    parameter id_6 = 32'd91,
    parameter id_7 = 32'd53
);
  task id_1;
    integer id_2;
    logic [7:0] id_3;
    begin
      id_1 <= 1;
      id_1 <= id_3[1 : 1];
    end
  endtask
  logic [7:0] id_4 = id_3;
  tri0 id_5;
  assign id_4[1] = id_5 && 1;
  module_0(); defparam id_6.id_7 = id_6;
endmodule
