// Seed: 2328578084
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_4
  );
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_7;
endmodule
module module_2 (
    input  wor   id_0,
    input  uwire id_1,
    output uwire id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  uwire id_5
);
  wire id_7;
  wire [-1 : -1] id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
endmodule
