<?xml version="1.0"?>
<!--                                                                                         -->
<!-- INTEL CONFIDENTIAL -->
<!-- Copyright 2009-2020 Intel Corporation All Rights Reserved. -->
<!--  -->
<!-- The source code contained or described herein and all documents related to the -->
<!-- source code ("Material") are owned by Intel Corporation or its suppliers or -->
<!-- licensors. Title to the Material remains with Intel Corporation or its -->
<!-- suppliers and licensors. The Material may contain trade secrets and proprietary -->
<!-- and confidential information of Intel Corporation and its suppliers and -->
<!-- licensors, and is protected by worldwide copyright and trade secret laws and -->
<!-- treaty provisions. No part of the Material may be used, copied, reproduced, -->
<!-- modified, published, uploaded, posted, transmitted, distributed, or disclosed -->
<!-- in any way without Intel's prior express written permission. -->
<!--  -->
<!-- No license under any patent, copyright, trade secret or other intellectual -->
<!-- property right is granted to or conferred upon you by disclosure or delivery -->
<!-- of the Materials, either expressly, by implication, inducement, estoppel or -->
<!-- otherwise. Any license under such intellectual property rights must be -->
<!-- express and approved by Intel in writing. -->
<!--  -->
<!-- Unless otherwise agreed by Intel in writing, you may not remove or alter this -->
<!-- notice or any other notice embedded in Materials by Intel or Intel's suppliers -->
<!-- or licensors in any way. -->
<!--  -->
<!--  version: RefPHY-21.03 -->
<!--                                                                                         -->
<!--                                                                                         -->
<!--   This set of tests was run on: Intel(R) Xeon(R) Gold 6248 CPU @ 2.50GHz                -->

phystart 4 0 0

setoption ebbu_pool_num_queue 4
setoption ebbu_pool_queue_size 1024
setoption ebbu_pool_num_context 1
setoption timer_multi_cell 1000

setcore 0xff000ff0
TEST_FD, 6220, 6, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg, 5GNR, fd/mu0_20mhz/220/fd_testconfig_tst220.cfg

