{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747180450506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747180450506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 06:54:10 2025 " "Processing started: Wed May 14 06:54:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747180450506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747180450506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly " "Command: quartus_map --read_settings_files=on --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747180450507 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747180450638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747180450638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_interface.v 3 3 " "Found 3 design units, including 3 entities, in source file uart_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_interface " "Found entity 1: uart_interface" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747180455818 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_tx_module " "Found entity 2: uart_tx_module" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747180455818 ""} { "Info" "ISGN_ENTITY_NAME" "3 parity_detector " "Found entity 3: parity_detector" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747180455818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747180455818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747180455819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747180455819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_counter " "Found entity 1: frequency_counter" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747180455819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747180455819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747180455820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747180455820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747180455820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747180455820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_module " "Found entity 1: pll_module" {  } { { "pll_module.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747180455821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747180455821 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_port_dummy top_level.v(130) " "Verilog HDL Implicit Net warning at top_level.v(130): created implicit net for \"led_port_dummy\"" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747180455821 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_sig top_level.v(139) " "Verilog HDL Implicit Net warning at top_level.v(139): created implicit net for \"locked_sig\"" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747180455821 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747180455856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_module " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_module\"" {  } { { "top_level.v" "control_module" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747180455862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 control_unit.v(236) " "Verilog HDL assignment warning at control_unit.v(236): truncated value with size 10 to match size of target (6)" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747180455863 "|top_level|control_unit:control_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cyc_o control_unit.v(30) " "Output port \"cyc_o\" at control_unit.v(30) has no driver" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747180455863 "|top_level|control_unit:control_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lock_o control_unit.v(32) " "Output port \"lock_o\" at control_unit.v(32) has no driver" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747180455863 "|top_level|control_unit:control_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tagn_o control_unit.v(37) " "Output port \"tagn_o\" at control_unit.v(37) has no driver" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747180455863 "|top_level|control_unit:control_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_interface uart_interface:uart_module " "Elaborating entity \"uart_interface\" for hierarchy \"uart_interface:uart_module\"" {  } { { "top_level.v" "uart_module" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747180455864 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_indicator uart_interface.v(54) " "Verilog HDL or VHDL warning at uart_interface.v(54): object \"uart_status_indicator\" assigned a value but never read" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747180455865 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "uart_frame_receive_complete uart_interface.v(56) " "Verilog HDL warning at uart_interface.v(56): object uart_frame_receive_complete used but never assigned" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1747180455865 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "uart_parity_error_flag uart_interface.v(58) " "Verilog HDL warning at uart_interface.v(58): object uart_parity_error_flag used but never assigned" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1747180455865 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "uart_rx_data_out uart_interface.v(60) " "Verilog HDL warning at uart_interface.v(60): object uart_rx_data_out used but never assigned" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 60 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1747180455865 "|top_level|uart_interface:uart_module"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_interface.v(119) " "Verilog HDL Case Statement information at uart_interface.v(119): all case item expressions in this case statement are onehot" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 119 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747180455865 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 uart_interface.v(154) " "Verilog HDL assignment warning at uart_interface.v(154): truncated value with size 16 to match size of target (8)" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747180455865 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_rx_data_out\[7..0\] 0 uart_interface.v(60) " "Net \"uart_rx_data_out\[7..0\]\" at uart_interface.v(60) has no driver or initial value, using a default initial value '0'" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747180455865 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_frame_receive_complete 0 uart_interface.v(56) " "Net \"uart_frame_receive_complete\" at uart_interface.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747180455865 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_parity_error_flag 0 uart_interface.v(58) " "Net \"uart_parity_error_flag\" at uart_interface.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747180455865 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dat_o\[31..8\] uart_interface.v(31) " "Output port \"dat_o\[31..8\]\" at uart_interface.v(31) has no driver" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747180455865 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_led_tx uart_interface.v(25) " "Output port \"uart_led_tx\" at uart_interface.v(25) has no driver" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747180455865 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_led_rx uart_interface.v(26) " "Output port \"uart_led_rx\" at uart_interface.v(26) has no driver" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747180455865 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "err_o uart_interface.v(37) " "Output port \"err_o\" at uart_interface.v(37) has no driver" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747180455865 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rty_o uart_interface.v(38) " "Output port \"rty_o\" at uart_interface.v(38) has no driver" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747180455865 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tagn_o uart_interface.v(42) " "Output port \"tagn_o\" at uart_interface.v(42) has no driver" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747180455865 "|top_level|uart_interface:uart_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_module uart_interface:uart_module\|uart_tx_module:tx_module " "Elaborating entity \"uart_tx_module\" for hierarchy \"uart_interface:uart_module\|uart_tx_module:tx_module\"" {  } { { "uart_interface.v" "tx_module" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747180455865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_detector uart_interface:uart_module\|uart_tx_module:tx_module\|parity_detector:parity_module " "Elaborating entity \"parity_detector\" for hierarchy \"uart_interface:uart_module\|uart_tx_module:tx_module\|parity_detector:parity_module\"" {  } { { "uart_interface.v" "parity_module" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747180455866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_counter frequency_counter:counter_module " "Elaborating entity \"frequency_counter\" for hierarchy \"frequency_counter:counter_module\"" {  } { { "top_level.v" "counter_module" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747180455866 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "err_o frequency_counter.v(37) " "Output port \"err_o\" at frequency_counter.v(37) has no driver" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747180455868 "|top_level|frequency_counter:counter_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rty_o frequency_counter.v(38) " "Output port \"rty_o\" at frequency_counter.v(38) has no driver" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747180455868 "|top_level|frequency_counter:counter_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tagn_o frequency_counter.v(40) " "Output port \"tagn_o\" at frequency_counter.v(40) has no driver" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747180455868 "|top_level|frequency_counter:counter_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_module pll_module:pll_module_inst " "Elaborating entity \"pll_module\" for hierarchy \"pll_module:pll_module_inst\"" {  } { { "top_level.v" "pll_module_inst" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747180455872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_module:pll_module_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_module:pll_module_inst\|altpll:altpll_component\"" {  } { { "pll_module.v" "altpll_component" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747180455902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_module:pll_module_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_module:pll_module_inst\|altpll:altpll_component\"" {  } { { "pll_module.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747180455903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_module:pll_module_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_module:pll_module_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50 " "Parameter \"clk2_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_module " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_module\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747180455903 ""}  } { { "pll_module.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747180455903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_module_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_module_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_module_altpll " "Found entity 1: pll_module_altpll" {  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747180455931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747180455931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_module_altpll pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated " "Elaborating entity \"pll_module_altpll\" for hierarchy \"pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/raditya/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747180455932 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_i " "Net \"rst_i\" is missing source, defaulting to GND" {  } { { "top_level.v" "rst_i" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1747180455961 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tagn_i " "Net \"tagn_i\" is missing source, defaulting to GND" {  } { { "top_level.v" "tagn_i" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1747180455961 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1747180455961 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747180456467 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747180456657 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747180457557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747180457557 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rx_ext " "No output dependent on input pin \"uart_rx_ext\"" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747180457604 "|top_level|uart_rx_ext"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747180457604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "614 " "Implemented 614 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747180457604 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747180457604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "584 " "Implemented 584 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747180457604 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1747180457604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747180457604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "682 " "Peak virtual memory: 682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747180457613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 06:54:17 2025 " "Processing ended: Wed May 14 06:54:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747180457613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747180457613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747180457613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747180457613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1747180458675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747180458675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 06:54:18 2025 " "Processing started: Wed May 14 06:54:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747180458675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747180458675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly " "Command: quartus_fit --read_settings_files=off --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747180458675 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747180458701 ""}
{ "Info" "0" "" "Project  = frequency_counter_assembly" {  } {  } 0 0 "Project  = frequency_counter_assembly" 0 0 "Fitter" 0 0 1747180458702 ""}
{ "Info" "0" "" "Revision = frequency_counter_assembly" {  } {  } 0 0 "Revision = frequency_counter_assembly" 0 0 "Fitter" 0 0 1747180458702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1747180458766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747180458767 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "frequency_counter_assembly 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"frequency_counter_assembly\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747180458772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747180458810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747180458810 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1747180458871 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[1\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1747180458871 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[2\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1747180458871 ""}  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1747180458871 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747180458982 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747180458986 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747180459019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747180459019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747180459019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747180459019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747180459019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747180459019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747180459019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747180459019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747180459019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747180459019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747180459019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747180459019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747180459019 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1747180459019 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747180459022 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747180459022 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747180459022 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747180459022 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747180459022 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747180459022 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747180459022 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747180459022 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1747180459022 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747180459022 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747180459022 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747180459022 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747180459022 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747180459023 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "frequency_counter_assembly.sdc " "Synopsys Design Constraints File file not found: 'frequency_counter_assembly.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1747180459513 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1747180459513 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1747180459516 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1747180459520 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1747180459520 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1747180459521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i_ext~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk_i_ext~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747180459577 ""}  } { { "top_level.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 1201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747180459577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747180459577 ""}  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747180459577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747180459577 ""}  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747180459577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747180459577 ""}  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747180459577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "Automatically promoted node uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747180459577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]~94 " "Destination node uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]~94" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 249 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747180459577 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1747180459577 ""}  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 249 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747180459577 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747180459836 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747180459837 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747180459838 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747180459839 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747180459841 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747180459842 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747180459842 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747180459843 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747180459868 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1747180459869 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747180459869 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 0 " "PLL \"pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/raditya/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_module.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v" 112 0 0 } } { "top_level.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 140 0 0 } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1747180459882 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1 clk\[2\] measure_signal_debug~output " "PLL \"pll_module:pll_module_inst\|altpll:altpll_component\|pll_module_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"measure_signal_debug~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_module_altpll.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/raditya/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_module.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v" 112 0 0 } } { "top_level.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 140 0 0 } } { "top_level.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 25 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1747180459885 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747180459933 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1747180459936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747180460756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747180460860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747180460877 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747180462421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747180462421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747180462779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X33_Y33 X44_Y43 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43" {  } { { "loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43"} { { 12 { 0 ""} 33 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1747180463952 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747180463952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1747180464513 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747180464513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747180464516 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1747180464645 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747180464655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747180464913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747180464913 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747180465244 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747180465609 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 MAX 10 " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "measure_signal_i 3.3-V LVTTL AB7 " "Pin measure_signal_i uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { measure_signal_i } } } { "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/raditya/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "measure_signal_i" } } } } { "top_level.v" "" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747180465763 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1747180465763 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/output_files/frequency_counter_assembly.fit.smsg " "Generated suppressed messages file /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/output_files/frequency_counter_assembly.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747180465811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1895 " "Peak virtual memory: 1895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747180466099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 06:54:26 2025 " "Processing ended: Wed May 14 06:54:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747180466099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747180466099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747180466099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747180466099 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1747180467179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747180467180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 06:54:27 2025 " "Processing started: Wed May 14 06:54:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747180467180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1747180467180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly " "Command: quartus_asm --read_settings_files=off --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1747180467180 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1747180467320 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1747180468504 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1747180468548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747180468934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 06:54:28 2025 " "Processing ended: Wed May 14 06:54:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747180468934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747180468934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747180468934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1747180468934 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1747180469526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1747180469982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747180469982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 06:54:29 2025 " "Processing started: Wed May 14 06:54:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747180469982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747180469982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta frequency_counter_assembly -c frequency_counter_assembly " "Command: quartus_sta frequency_counter_assembly -c frequency_counter_assembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747180469982 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747180470010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1747180470077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1747180470077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180470122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180470122 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "frequency_counter_assembly.sdc " "Synopsys Design Constraints File file not found: 'frequency_counter_assembly.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1747180470353 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180470353 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_i_ext clk_i_ext " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_i_ext clk_i_ext" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747180470355 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747180470355 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747180470355 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747180470355 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747180470355 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180470355 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name measure_signal_i measure_signal_i " "create_clock -period 1.000 -name measure_signal_i measure_signal_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747180470355 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " "create_clock -period 1.000 -name uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747180470355 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747180470355 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1747180470358 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747180470359 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747180470359 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747180470362 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1747180470367 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747180470369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.885 " "Worst-case setup slack is -2.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.885             -12.926 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -2.885             -12.926 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.337            -117.930 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.337            -117.930 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.898            -111.867 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.898            -111.867 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.679             -14.480 clk_i_ext  " "   -1.679             -14.480 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.205              -6.668 measure_signal_i  " "   -1.205              -6.668 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180470369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.326 " "Worst-case hold slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.326               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk_i_ext  " "    0.340               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "    0.340               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 measure_signal_i  " "    0.378               0.000 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.728               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.728               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180470371 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747180470372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747180470372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.418 measure_signal_i  " "   -3.000             -11.418 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -1.403              -8.418 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.687               0.000 clk_i_ext  " "    9.687               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.764               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   24.764               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.764               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.764               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180470373 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747180470390 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747180470409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747180470789 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747180470850 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747180470855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.584 " "Worst-case setup slack is -2.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.584             -11.438 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -2.584             -11.438 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.107            -106.651 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.107            -106.651 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.707            -101.056 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.707            -101.056 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.516             -13.201 clk_i_ext  " "   -1.516             -13.201 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.047              -5.691 measure_signal_i  " "   -1.047              -5.691 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180470856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.249 " "Worst-case hold slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.249               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk_i_ext  " "    0.305               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "    0.305               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 measure_signal_i  " "    0.325               0.000 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.628               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180470858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747180470858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747180470859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.418 measure_signal_i  " "   -3.000             -11.418 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -1.403              -8.418 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.710               0.000 clk_i_ext  " "    9.710               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.698               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   24.698               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.701               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.701               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180470860 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747180470877 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747180470988 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747180470990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.673 " "Worst-case setup slack is -0.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.673              -2.226 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -0.673              -2.226 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.488              -0.488 clk_i_ext  " "   -0.488              -0.488 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178              -4.800 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.178              -4.800 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.224 measure_signal_i  " "   -0.050              -0.224 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.003               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180470991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.135               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "    0.147               0.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk_i_ext  " "    0.148               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 measure_signal_i  " "    0.166               0.000 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.311               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180470993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747180470994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747180470994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.762 measure_signal_i  " "   -3.000             -11.762 measure_signal_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\]  " "   -1.000              -6.000 uart_interface:uart_module\|uart_tx_module:tx_module\|baud_rate_counter_internal\[31\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.461               0.000 clk_i_ext  " "    9.461               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.799               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   24.799               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.798               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.798               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747180470995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747180470995 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747180471537 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747180471538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "817 " "Peak virtual memory: 817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747180471557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 06:54:31 2025 " "Processing ended: Wed May 14 06:54:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747180471557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747180471557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747180471557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747180471557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1747180472672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747180472672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 06:54:32 2025 " "Processing started: Wed May 14 06:54:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747180472672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747180472672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly " "Command: quartus_eda --read_settings_files=off --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747180472673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1747180472849 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "frequency_counter_assembly.vo /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/simulation/questa/ simulation " "Generated file frequency_counter_assembly.vo in folder \"/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1747180472922 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "10M50DAF484C7G_frequency_counter_assembly 10M50DAF484C7G_frequency_counter_assembl 4.2 " "Truncated pin name \"10M50DAF484C7G_frequency_counter_assembly\" in IBIS Output File to \"10M50DAF484C7G_frequency_counter_assembl\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1747180473182 ""}
{ "Info" "IQNETO_DONE_IBIS_GENERATION" "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/board/ibis/frequency_counter_assembly.ibs " "Generated IBIS Output File /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/board/ibis/frequency_counter_assembly.ibs for board level analysis" {  } {  } 0 199050 "Generated IBIS Output File %1!s! for board level analysis" 0 0 "EDA Netlist Writer" 0 -1 1747180473231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "839 " "Peak virtual memory: 839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747180473245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 06:54:33 2025 " "Processing ended: Wed May 14 06:54:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747180473245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747180473245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747180473245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747180473245 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1747180474269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747180474269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 06:54:34 2025 " "Processing started: Wed May 14 06:54:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747180474269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1747180474269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /home/raditya/intelFPGA_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui frequency_counter_assembly frequency_counter_assembly " "Command: quartus_sh -t /home/raditya/intelFPGA_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui frequency_counter_assembly frequency_counter_assembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1747180474269 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui frequency_counter_assembly frequency_counter_assembly " "Quartus(args): --block_on_gui frequency_counter_assembly frequency_counter_assembly" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1747180474269 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1747180474307 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1747180474349 ""}
{ "Warning" "0" "" "Warning: File frequency_counter_assembly_run_msim_gate_verilog.do already exists - backing up current file as frequency_counter_assembly_run_msim_gate_verilog.do.bak11" {  } {  } 0 0 "Warning: File frequency_counter_assembly_run_msim_gate_verilog.do already exists - backing up current file as frequency_counter_assembly_run_msim_gate_verilog.do.bak11" 0 0 "Shell" 0 0 1747180474410 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/simulation/questa/frequency_counter_assembly_run_msim_gate_verilog.do" {  } { { "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/simulation/questa/frequency_counter_assembly_run_msim_gate_verilog.do" "0" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/simulation/questa/frequency_counter_assembly_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/simulation/questa/frequency_counter_assembly_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1747180474412 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1747180478772 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1747180478772 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ** License Issue: License server does not support this feature (intelqsimstarter)" {  } {  } 0 0 "Questa Intel FPGA Info: # ** License Issue: License server does not support this feature (intelqsimstarter)" 0 0 "Shell" 0 0 1747180478772 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ** License Issue: Invalid host. (/home/raditya/.altera.quartus/quartus2_lic.dat)" {  } {  } 0 0 "Questa Intel FPGA Info: # ** License Issue: Invalid host. (/home/raditya/.altera.quartus/quartus2_lic.dat)" 0 0 "Shell" 0 0 1747180478772 ""}
{ "Error" "0" "" "Questa Intel FPGA Error: # ** Error: Failure to checkout 'intelqsimstarter' license feature." {  } {  } 0 0 "Questa Intel FPGA Error: # ** Error: Failure to checkout 'intelqsimstarter' license feature." 0 0 "Shell" 0 0 1747180478773 ""}
{ "Warning" "0" "" "Warning: Ignoring following message with error code CHILDSTATUS 264105 4 while running Questa Intel FPGA Simulation software" {  } {  } 0 0 "Warning: Ignoring following message with error code CHILDSTATUS 264105 4 while running Questa Intel FPGA Simulation software" 0 0 "Shell" 0 0 1747180478873 ""}
{ "Warning" "0" "" "Unable to checkout a viewer license necessary for use of the Questa Intel Starter FPGA Edition graphical user interface.  Vsim is closing." {  } {  } 0 0 "Unable to checkout a viewer license necessary for use of the Questa Intel Starter FPGA Edition graphical user interface.  Vsim is closing." 0 0 "Shell" 0 0 1747180478873 ""}
{ "Warning" "0" "" "    while executing" {  } {  } 0 0 "    while executing" 0 0 "Shell" 0 0 1747180478873 ""}
{ "Warning" "0" "" "\"close \$pipe_id\"" {  } {  } 0 0 "\"close \$pipe_id\"" 0 0 "Shell" 0 0 1747180478873 ""}
{ "Error" "0" "" "Errors encountered while running modelsim do file" {  } {  } 0 0 "Errors encountered while running modelsim do file" 0 0 "Shell" 0 0 1747180478874 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Shell" 0 0 1747180478874 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter_assembly_nativelink_simulation.rpt" {  } { { "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter_assembly_nativelink_simulation.rpt" "0" { Text "/home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter_assembly_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter_assembly_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1747180478874 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "/home/raditya/intelFPGA_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /home/raditya/intelFPGA_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1747180478874 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 4 s 5 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 4 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747180478874 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 14 06:54:38 2025 " "Processing ended: Wed May 14 06:54:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747180478874 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747180478874 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747180478874 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1747180478874 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 50 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 50 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1747180479504 ""}
