begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2004-2005 Nate Lawson (SDG)  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/cpu.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/malloc.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/pcpu.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysctl.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<dev/pci/pcivar.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/resource.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|"cpufreq_if.h"
end_include

begin_comment
comment|/*  * The SpeedStep ICH feature is a chipset-initiated voltage and frequency  * transition available on the ICH2M, 3M, and 4M.  It is different from  * the newer Pentium-M SpeedStep feature.  It offers only two levels of  * frequency/voltage.  Often, the BIOS will select one of the levels via  * SMM code during the power-on process (i.e., choose a lower level if the  * system is off AC power.)  */
end_comment

begin_struct
struct|struct
name|ichss_softc
block|{
name|device_t
name|dev
decl_stmt|;
name|int
name|bm_rid
decl_stmt|;
comment|/* Bus-mastering control (PM2REG). */
name|struct
name|resource
modifier|*
name|bm_reg
decl_stmt|;
name|int
name|ctrl_rid
decl_stmt|;
comment|/* Control/status register. */
name|struct
name|resource
modifier|*
name|ctrl_reg
decl_stmt|;
name|struct
name|cf_setting
name|sets
index|[
literal|2
index|]
decl_stmt|;
comment|/* Only two settings. */
block|}
struct|;
end_struct

begin_comment
comment|/* Supported PCI IDs. */
end_comment

begin_define
define|#
directive|define
name|PCI_VENDOR_INTEL
value|0x8086
end_define

begin_define
define|#
directive|define
name|PCI_DEV_82801BA
value|0x244c
end_define

begin_comment
comment|/* ICH2M */
end_comment

begin_define
define|#
directive|define
name|PCI_DEV_82801CA
value|0x248c
end_define

begin_comment
comment|/* ICH3M */
end_comment

begin_define
define|#
directive|define
name|PCI_DEV_82801DB
value|0x24cc
end_define

begin_comment
comment|/* ICH4M */
end_comment

begin_define
define|#
directive|define
name|PCI_DEV_82815BA
value|0x1130
end_define

begin_comment
comment|/* Unsupported/buggy part */
end_comment

begin_comment
comment|/* PCI config registers for finding PMBASE and enabling SpeedStep. */
end_comment

begin_define
define|#
directive|define
name|ICHSS_PMBASE_OFFSET
value|0x40
end_define

begin_define
define|#
directive|define
name|ICHSS_PMCFG_OFFSET
value|0xa0
end_define

begin_comment
comment|/* Values and masks. */
end_comment

begin_define
define|#
directive|define
name|ICHSS_ENABLE
value|(1<<3)
end_define

begin_comment
comment|/* Enable SpeedStep control. */
end_comment

begin_define
define|#
directive|define
name|ICHSS_IO_REG
value|0x1
end_define

begin_comment
comment|/* Access register via I/O space. */
end_comment

begin_define
define|#
directive|define
name|ICHSS_PMBASE_MASK
value|0xff80
end_define

begin_comment
comment|/* PMBASE address bits. */
end_comment

begin_define
define|#
directive|define
name|ICHSS_CTRL_BIT
value|0x1
end_define

begin_comment
comment|/* 0 is high speed, 1 is low. */
end_comment

begin_define
define|#
directive|define
name|ICHSS_BM_DISABLE
value|0x1
end_define

begin_comment
comment|/* Offsets from PMBASE for various registers. */
end_comment

begin_define
define|#
directive|define
name|ICHSS_BM_OFFSET
value|0x20
end_define

begin_define
define|#
directive|define
name|ICHSS_CTRL_OFFSET
value|0x50
end_define

begin_define
define|#
directive|define
name|ICH_GET_REG
parameter_list|(
name|reg
parameter_list|)
define|\
value|(bus_space_read_1(rman_get_bustag((reg)), 	\ 	    rman_get_bushandle((reg)), 0))
end_define

begin_define
define|#
directive|define
name|ICH_SET_REG
parameter_list|(
name|reg
parameter_list|,
name|val
parameter_list|)
define|\
value|(bus_space_write_1(rman_get_bustag((reg)), 	\ 	    rman_get_bushandle((reg)), 0, (val)))
end_define

begin_function_decl
specifier|static
name|int
name|ichss_pci_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ichss_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ichss_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ichss_detach
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ichss_settings
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|cf_setting
modifier|*
name|sets
parameter_list|,
name|int
modifier|*
name|count
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ichss_set
parameter_list|(
name|device_t
name|dev
parameter_list|,
specifier|const
name|struct
name|cf_setting
modifier|*
name|set
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ichss_get
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|cf_setting
modifier|*
name|set
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ichss_type
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
modifier|*
name|type
parameter_list|)
function_decl|;
end_function_decl

begin_decl_stmt
specifier|static
name|device_method_t
name|ichss_methods
index|[]
init|=
block|{
comment|/* Device interface */
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|ichss_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|ichss_attach
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_detach
argument_list|,
name|ichss_detach
argument_list|)
block|,
comment|/* cpufreq interface */
name|DEVMETHOD
argument_list|(
name|cpufreq_drv_set
argument_list|,
name|ichss_set
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|cpufreq_drv_get
argument_list|,
name|ichss_get
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|cpufreq_drv_type
argument_list|,
name|ichss_type
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|cpufreq_drv_settings
argument_list|,
name|ichss_settings
argument_list|)
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|ichss_driver
init|=
block|{
literal|"ichss"
block|,
name|ichss_methods
block|,
expr|sizeof
operator|(
expr|struct
name|ichss_softc
operator|)
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|ichss_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|ichss
argument_list|,
name|cpu
argument_list|,
name|ichss_driver
argument_list|,
name|ichss_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
name|device_method_t
name|ichss_pci_methods
index|[]
init|=
block|{
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|ichss_pci_probe
argument_list|)
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|ichss_pci_driver
init|=
block|{
literal|"ichss_pci"
block|,
name|ichss_pci_methods
block|,
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|ichss_pci_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|ichss_pci
argument_list|,
name|pci
argument_list|,
name|ichss_pci_driver
argument_list|,
name|ichss_pci_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
end_expr_stmt

begin_if
if|#
directive|if
literal|0
end_if

begin_define
define|#
directive|define
name|DPRINT
parameter_list|(
name|x
modifier|...
parameter_list|)
value|printf(x)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|DPRINT
parameter_list|(
name|x
modifier|...
parameter_list|)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/*  * We detect the chipset by looking for its LPC bus ID during the PCI  * scan and reading its config registers during the probe.  However,  * we add the ichss child under the cpu device since even though the  * chipset provides the control, it really affects the cpu only.  *  * XXX This approach does not work if the module is loaded after boot.  */
end_comment

begin_function
specifier|static
name|int
name|ichss_pci_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|device_t
name|child
decl_stmt|,
name|parent
decl_stmt|;
name|uint32_t
name|pmbase
decl_stmt|;
comment|/* 	 * TODO: add a quirk to disable if we see the 82815_MC along 	 * with the 82801BA and revision< 5. 	 */
if|if
condition|(
name|pci_get_vendor
argument_list|(
name|dev
argument_list|)
operator|!=
name|PCI_VENDOR_INTEL
operator|||
operator|(
name|pci_get_device
argument_list|(
name|dev
argument_list|)
operator|!=
name|PCI_DEV_82801BA
operator|&&
name|pci_get_device
argument_list|(
name|dev
argument_list|)
operator|!=
name|PCI_DEV_82801CA
operator|&&
name|pci_get_device
argument_list|(
name|dev
argument_list|)
operator|!=
name|PCI_DEV_82801DB
operator|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
comment|/* Only one CPU is supported for this hardware. */
if|if
condition|(
name|devclass_get_device
argument_list|(
name|ichss_devclass
argument_list|,
literal|0
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
comment|/* 	 * Add a child under the CPU parent.  It appears that ICH SpeedStep 	 * only requires a single CPU to set the value (since the chipset 	 * is shared by all CPUs.)  Thus, we only add a child to cpu 0. 	 */
name|parent
operator|=
name|devclass_get_device
argument_list|(
name|devclass_find
argument_list|(
literal|"cpu"
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|parent
operator|!=
name|NULL
argument_list|,
operator|(
literal|"cpu parent is NULL"
operator|)
argument_list|)
expr_stmt|;
name|child
operator|=
name|BUS_ADD_CHILD
argument_list|(
name|parent
argument_list|,
literal|0
argument_list|,
literal|"ichss"
argument_list|,
literal|0
argument_list|)
expr_stmt|;
if|if
condition|(
name|child
operator|==
name|NULL
condition|)
block|{
name|device_printf
argument_list|(
name|parent
argument_list|,
literal|"add SpeedStep child failed\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* Find the PMBASE register from our PCI config header. */
name|pmbase
operator|=
name|pci_read_config
argument_list|(
name|dev
argument_list|,
name|ICHSS_PMBASE_OFFSET
argument_list|,
sizeof|sizeof
argument_list|(
name|pmbase
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|pmbase
operator|&
name|ICHSS_IO_REG
operator|)
operator|==
literal|0
condition|)
block|{
name|printf
argument_list|(
literal|"ichss: invalid PMBASE memory type\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|pmbase
operator|&=
name|ICHSS_PMBASE_MASK
expr_stmt|;
if|if
condition|(
name|pmbase
operator|==
literal|0
condition|)
block|{
name|printf
argument_list|(
literal|"ichss: invalid zero PMBASE address\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|DPRINT
argument_list|(
literal|"ichss: PMBASE is %#x\n"
argument_list|,
name|pmbase
argument_list|)
expr_stmt|;
comment|/* Add the bus master arbitration and control registers. */
name|bus_set_resource
argument_list|(
name|child
argument_list|,
name|SYS_RES_IOPORT
argument_list|,
literal|0
argument_list|,
name|pmbase
operator|+
name|ICHSS_BM_OFFSET
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|bus_set_resource
argument_list|(
name|child
argument_list|,
name|SYS_RES_IOPORT
argument_list|,
literal|1
argument_list|,
name|pmbase
operator|+
name|ICHSS_CTRL_OFFSET
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Attach the new CPU child now. */
name|device_probe_and_attach
argument_list|(
name|child
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ichss_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|device_t
name|est_dev
decl_stmt|,
name|perf_dev
decl_stmt|;
name|int
name|error
decl_stmt|,
name|type
decl_stmt|;
name|uint16_t
name|ss_en
decl_stmt|;
if|if
condition|(
name|resource_disabled
argument_list|(
literal|"ichss"
argument_list|,
literal|0
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
comment|/* 	 * If the ACPI perf driver has attached and is not just offering 	 * info, let it manage things.  Also, if Enhanced SpeedStep is 	 * available, don't attach. 	 */
name|perf_dev
operator|=
name|device_find_child
argument_list|(
name|device_get_parent
argument_list|(
name|dev
argument_list|)
argument_list|,
literal|"acpi_perf"
argument_list|,
operator|-
literal|1
argument_list|)
expr_stmt|;
if|if
condition|(
name|perf_dev
operator|&&
name|device_is_attached
argument_list|(
name|perf_dev
argument_list|)
condition|)
block|{
name|error
operator|=
name|CPUFREQ_DRV_TYPE
argument_list|(
name|perf_dev
argument_list|,
operator|&
name|type
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|==
literal|0
operator|&&
operator|(
name|type
operator|&
name|CPUFREQ_FLAG_INFO_ONLY
operator|)
operator|==
literal|0
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|est_dev
operator|=
name|device_find_child
argument_list|(
name|device_get_parent
argument_list|(
name|dev
argument_list|)
argument_list|,
literal|"est"
argument_list|,
operator|-
literal|1
argument_list|)
expr_stmt|;
if|if
condition|(
name|est_dev
operator|&&
name|device_is_attached
argument_list|(
name|est_dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
comment|/* Activate SpeedStep control if not already enabled. */
name|ss_en
operator|=
name|pci_read_config
argument_list|(
name|dev
argument_list|,
name|ICHSS_PMCFG_OFFSET
argument_list|,
sizeof|sizeof
argument_list|(
name|ss_en
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|ss_en
operator|&
name|ICHSS_ENABLE
operator|)
operator|==
literal|0
condition|)
block|{
name|printf
argument_list|(
literal|"ichss: enabling SpeedStep support\n"
argument_list|)
expr_stmt|;
name|pci_write_config
argument_list|(
name|dev
argument_list|,
name|ICHSS_PMCFG_OFFSET
argument_list|,
name|ss_en
operator||
name|ICHSS_ENABLE
argument_list|,
sizeof|sizeof
argument_list|(
name|ss_en
argument_list|)
argument_list|)
expr_stmt|;
block|}
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"SpeedStep ICH"
argument_list|)
expr_stmt|;
return|return
operator|(
operator|-
literal|1000
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ichss_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|ichss_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|sc
operator|->
name|dev
operator|=
name|dev
expr_stmt|;
name|sc
operator|->
name|bm_rid
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|bm_reg
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_IOPORT
argument_list|,
operator|&
name|sc
operator|->
name|bm_rid
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|bm_reg
operator|==
name|NULL
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"failed to alloc BM arb register\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|sc
operator|->
name|ctrl_rid
operator|=
literal|1
expr_stmt|;
name|sc
operator|->
name|ctrl_reg
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_IOPORT
argument_list|,
operator|&
name|sc
operator|->
name|ctrl_rid
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|ctrl_reg
operator|==
name|NULL
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"failed to alloc control register\n"
argument_list|)
expr_stmt|;
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_IOPORT
argument_list|,
name|sc
operator|->
name|bm_rid
argument_list|,
name|sc
operator|->
name|bm_reg
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* Setup some defaults for our exported settings. */
name|sc
operator|->
name|sets
index|[
literal|0
index|]
operator|.
name|freq
operator|=
name|CPUFREQ_VAL_UNKNOWN
expr_stmt|;
name|sc
operator|->
name|sets
index|[
literal|0
index|]
operator|.
name|volts
operator|=
name|CPUFREQ_VAL_UNKNOWN
expr_stmt|;
name|sc
operator|->
name|sets
index|[
literal|0
index|]
operator|.
name|power
operator|=
name|CPUFREQ_VAL_UNKNOWN
expr_stmt|;
name|sc
operator|->
name|sets
index|[
literal|0
index|]
operator|.
name|lat
operator|=
literal|1000
expr_stmt|;
name|sc
operator|->
name|sets
index|[
literal|0
index|]
operator|.
name|dev
operator|=
name|dev
expr_stmt|;
name|sc
operator|->
name|sets
index|[
literal|1
index|]
operator|=
name|sc
operator|->
name|sets
index|[
literal|0
index|]
expr_stmt|;
name|cpufreq_register
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ichss_detach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
comment|/* TODO: teardown BM and CTRL registers. */
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ichss_settings
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|cf_setting
modifier|*
name|sets
parameter_list|,
name|int
modifier|*
name|count
parameter_list|)
block|{
name|struct
name|ichss_softc
modifier|*
name|sc
decl_stmt|;
name|struct
name|cf_setting
name|set
decl_stmt|;
name|int
name|first
decl_stmt|,
name|i
decl_stmt|;
if|if
condition|(
name|sets
operator|==
name|NULL
operator|||
name|count
operator|==
name|NULL
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
if|if
condition|(
operator|*
name|count
operator|<
literal|2
condition|)
block|{
operator|*
name|count
operator|=
literal|2
expr_stmt|;
return|return
operator|(
name|E2BIG
operator|)
return|;
block|}
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
comment|/* 	 * Estimate frequencies for both levels, temporarily switching to 	 * the other one if we haven't calibrated it yet. 	 */
name|ichss_get
argument_list|(
name|dev
argument_list|,
operator|&
name|set
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|2
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
name|sc
operator|->
name|sets
index|[
name|i
index|]
operator|.
name|freq
operator|==
name|CPUFREQ_VAL_UNKNOWN
condition|)
block|{
name|first
operator|=
operator|(
name|i
operator|==
literal|0
operator|)
condition|?
literal|1
else|:
literal|0
expr_stmt|;
name|ichss_set
argument_list|(
name|dev
argument_list|,
operator|&
name|sc
operator|->
name|sets
index|[
name|i
index|]
argument_list|)
expr_stmt|;
name|ichss_set
argument_list|(
name|dev
argument_list|,
operator|&
name|sc
operator|->
name|sets
index|[
name|first
index|]
argument_list|)
expr_stmt|;
block|}
block|}
name|bcopy
argument_list|(
name|sc
operator|->
name|sets
argument_list|,
name|sets
argument_list|,
sizeof|sizeof
argument_list|(
name|sc
operator|->
name|sets
argument_list|)
argument_list|)
expr_stmt|;
operator|*
name|count
operator|=
literal|2
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ichss_set
parameter_list|(
name|device_t
name|dev
parameter_list|,
specifier|const
name|struct
name|cf_setting
modifier|*
name|set
parameter_list|)
block|{
name|struct
name|ichss_softc
modifier|*
name|sc
decl_stmt|;
name|uint8_t
name|bmval
decl_stmt|,
name|new_val
decl_stmt|,
name|old_val
decl_stmt|,
name|req_val
decl_stmt|;
name|uint64_t
name|rate
decl_stmt|;
name|register_t
name|regs
decl_stmt|;
comment|/* Look up appropriate bit value based on frequency. */
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|CPUFREQ_CMP
argument_list|(
name|set
operator|->
name|freq
argument_list|,
name|sc
operator|->
name|sets
index|[
literal|0
index|]
operator|.
name|freq
argument_list|)
condition|)
name|req_val
operator|=
literal|0
expr_stmt|;
elseif|else
if|if
condition|(
name|CPUFREQ_CMP
argument_list|(
name|set
operator|->
name|freq
argument_list|,
name|sc
operator|->
name|sets
index|[
literal|1
index|]
operator|.
name|freq
argument_list|)
condition|)
name|req_val
operator|=
name|ICHSS_CTRL_BIT
expr_stmt|;
else|else
return|return
operator|(
name|EINVAL
operator|)
return|;
name|DPRINT
argument_list|(
literal|"ichss: requested setting %d\n"
argument_list|,
name|req_val
argument_list|)
expr_stmt|;
comment|/* Disable interrupts and get the other register contents. */
name|regs
operator|=
name|intr_disable
argument_list|()
expr_stmt|;
name|old_val
operator|=
name|ICH_GET_REG
argument_list|(
name|sc
operator|->
name|ctrl_reg
argument_list|)
operator|&
operator|~
name|ICHSS_CTRL_BIT
expr_stmt|;
comment|/* 	 * Disable bus master arbitration, write the new value to the control 	 * register, and then re-enable bus master arbitration. 	 */
name|bmval
operator|=
name|ICH_GET_REG
argument_list|(
name|sc
operator|->
name|bm_reg
argument_list|)
operator||
name|ICHSS_BM_DISABLE
expr_stmt|;
name|ICH_SET_REG
argument_list|(
name|sc
operator|->
name|bm_reg
argument_list|,
name|bmval
argument_list|)
expr_stmt|;
name|ICH_SET_REG
argument_list|(
name|sc
operator|->
name|ctrl_reg
argument_list|,
name|old_val
operator||
name|req_val
argument_list|)
expr_stmt|;
name|ICH_SET_REG
argument_list|(
name|sc
operator|->
name|bm_reg
argument_list|,
name|bmval
operator|&
operator|~
name|ICHSS_BM_DISABLE
argument_list|)
expr_stmt|;
comment|/* Get the new value and re-enable interrupts. */
name|new_val
operator|=
name|ICH_GET_REG
argument_list|(
name|sc
operator|->
name|ctrl_reg
argument_list|)
expr_stmt|;
name|intr_restore
argument_list|(
name|regs
argument_list|)
expr_stmt|;
comment|/* Check if the desired state was indeed selected. */
if|if
condition|(
name|req_val
operator|!=
operator|(
name|new_val
operator|&
name|ICHSS_CTRL_BIT
operator|)
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"transition to %d failed\n"
argument_list|,
name|req_val
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* Re-initialize our cycle counter if we don't know this new state. */
if|if
condition|(
name|sc
operator|->
name|sets
index|[
name|req_val
index|]
operator|.
name|freq
operator|==
name|CPUFREQ_VAL_UNKNOWN
condition|)
block|{
name|cpu_est_clockrate
argument_list|(
literal|0
argument_list|,
operator|&
name|rate
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sets
index|[
name|req_val
index|]
operator|.
name|freq
operator|=
name|rate
operator|/
literal|1000000
expr_stmt|;
name|DPRINT
argument_list|(
literal|"ichss: set calibrated new rate of %d\n"
argument_list|,
name|sc
operator|->
name|sets
index|[
name|req_val
index|]
operator|.
name|freq
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ichss_get
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|cf_setting
modifier|*
name|set
parameter_list|)
block|{
name|struct
name|ichss_softc
modifier|*
name|sc
decl_stmt|;
name|uint64_t
name|rate
decl_stmt|;
name|uint8_t
name|state
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|state
operator|=
name|ICH_GET_REG
argument_list|(
name|sc
operator|->
name|ctrl_reg
argument_list|)
operator|&
name|ICHSS_CTRL_BIT
expr_stmt|;
comment|/* If we haven't changed settings yet, estimate the current value. */
if|if
condition|(
name|sc
operator|->
name|sets
index|[
name|state
index|]
operator|.
name|freq
operator|==
name|CPUFREQ_VAL_UNKNOWN
condition|)
block|{
name|cpu_est_clockrate
argument_list|(
literal|0
argument_list|,
operator|&
name|rate
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sets
index|[
name|state
index|]
operator|.
name|freq
operator|=
name|rate
operator|/
literal|1000000
expr_stmt|;
name|DPRINT
argument_list|(
literal|"ichss: get calibrated new rate of %d\n"
argument_list|,
name|sc
operator|->
name|sets
index|[
name|state
index|]
operator|.
name|freq
argument_list|)
expr_stmt|;
block|}
operator|*
name|set
operator|=
name|sc
operator|->
name|sets
index|[
name|state
index|]
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ichss_type
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
modifier|*
name|type
parameter_list|)
block|{
if|if
condition|(
name|type
operator|==
name|NULL
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
operator|*
name|type
operator|=
name|CPUFREQ_TYPE_ABSOLUTE
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

end_unit

