TimeQuest Timing Analyzer report for main
Tue Oct 22 21:57:04 2013
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clock'
 14. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clock'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'clock'
 31. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'clock'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'clock'
 47. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'clock'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name      ; main                                             ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE115F29C7                                    ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; main.sdc      ; OK     ; Tue Oct 22 21:56:41 2013 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clock                                                ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clock }                                                ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clock  ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 143.1 MHz ; 143.1 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 11.544 ; 0.000         ;
; clock                                                ; 11.923 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.024 ; -0.671        ;
; clock                                                ; 6.918  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock                                                ; 9.529  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.224 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+--------+----------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 11.544 ; rx                   ; uartcom:u|d_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 6.169      ;
; 11.544 ; rx                   ; uartcom:u|d_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 6.169      ;
; 11.544 ; rx                   ; uartcom:u|d_reg[7]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 6.169      ;
; 11.544 ; rx                   ; uartcom:u|d_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 6.169      ;
; 11.544 ; rx                   ; uartcom:u|d_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 6.169      ;
; 11.544 ; rx                   ; uartcom:u|d_reg[6]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 6.169      ;
; 11.544 ; rx                   ; uartcom:u|d_reg[4]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 6.169      ;
; 11.544 ; rx                   ; uartcom:u|d_reg[5]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 6.169      ;
; 11.703 ; rx                   ; uartcom:u|i_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.247     ; 6.008      ;
; 11.703 ; rx                   ; uartcom:u|i_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.247     ; 6.008      ;
; 11.703 ; rx                   ; uartcom:u|i_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.247     ; 6.008      ;
; 11.703 ; rx                   ; uartcom:u|i_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.247     ; 6.008      ;
; 12.154 ; rx                   ; uartcom:u|cnt_reg[3]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.244     ; 5.560      ;
; 12.154 ; rx                   ; uartcom:u|cnt_reg[0]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.244     ; 5.560      ;
; 12.154 ; rx                   ; uartcom:u|cnt_reg[2]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.244     ; 5.560      ;
; 12.154 ; rx                   ; uartcom:u|cnt_reg[4]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.244     ; 5.560      ;
; 12.154 ; rx                   ; uartcom:u|cnt_reg[1]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.244     ; 5.560      ;
; 12.420 ; rx                   ; uartcom:u|data_recin_reg   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 5.293      ;
; 12.714 ; rx                   ; uartcom:u|state_reg.start1 ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 4.999      ;
; 12.883 ; rx                   ; uartcom:u|state_reg.idle   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.244     ; 4.831      ;
; 13.378 ; rx                   ; uartcom:u|state_reg.read1  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.244     ; 4.336      ;
; 93.012 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.498      ;
; 93.049 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.461      ;
; 93.076 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.434      ;
; 93.101 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.409      ;
; 93.144 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.366      ;
; 93.147 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.363      ;
; 93.181 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.329      ;
; 93.185 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.325      ;
; 93.208 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.302      ;
; 93.217 ; uartcom:u|d_reg[3]   ; intercon:i|data_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.480     ; 6.301      ;
; 93.217 ; uartcom:u|d_reg[3]   ; intercon:i|data_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.480     ; 6.301      ;
; 93.217 ; uartcom:u|d_reg[3]   ; intercon:i|data_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.480     ; 6.301      ;
; 93.227 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.283      ;
; 93.233 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.277      ;
; 93.236 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.274      ;
; 93.244 ; uartcom:u|d_reg[6]   ; intercon:i|data_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.480     ; 6.274      ;
; 93.244 ; uartcom:u|d_reg[6]   ; intercon:i|data_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.480     ; 6.274      ;
; 93.244 ; uartcom:u|d_reg[6]   ; intercon:i|data_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.480     ; 6.274      ;
; 93.247 ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.264      ;
; 93.254 ; uartcom:u|i_reg1[2]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.256      ;
; 93.276 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.234      ;
; 93.279 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.231      ;
; 93.288 ; uartcom:u|i_reg1[1]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.222      ;
; 93.307 ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.203      ;
; 93.313 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.197      ;
; 93.316 ; uartcom:u|i_reg1[5]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.194      ;
; 93.317 ; uartcom:u|i_reg1[8]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.193      ;
; 93.317 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.193      ;
; 93.340 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.170      ;
; 93.345 ; uartcom:u|i_reg1[7]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.165      ;
; 93.349 ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.162      ;
; 93.356 ; uartcom:u|i_reg1[17] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.155      ;
; 93.359 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.151      ;
; 93.365 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.145      ;
; 93.368 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.142      ;
; 93.379 ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.132      ;
; 93.386 ; uartcom:u|i_reg1[2]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.124      ;
; 93.402 ; uartcom:u|d_reg[4]   ; intercon:i|data_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.480     ; 6.116      ;
; 93.402 ; uartcom:u|d_reg[4]   ; intercon:i|data_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.480     ; 6.116      ;
; 93.402 ; uartcom:u|d_reg[4]   ; intercon:i|data_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.480     ; 6.116      ;
; 93.405 ; uartcom:u|i_reg1[2]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.105      ;
; 93.408 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.102      ;
; 93.411 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.099      ;
; 93.420 ; uartcom:u|i_reg1[1]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.090      ;
; 93.432 ; uartcom:u|i_reg1[5]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.078      ;
; 93.438 ; uartcom:u|i_reg1[8]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.072      ;
; 93.439 ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.071      ;
; 93.439 ; uartcom:u|i_reg1[1]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.071      ;
; 93.440 ; uartcom:u|d_reg[3]   ; intercon:i|data_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.478     ; 6.080      ;
; 93.440 ; uartcom:u|d_reg[3]   ; intercon:i|data_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.478     ; 6.080      ;
; 93.440 ; uartcom:u|d_reg[3]   ; intercon:i|data_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.478     ; 6.080      ;
; 93.440 ; uartcom:u|d_reg[3]   ; intercon:i|data_reg[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.478     ; 6.080      ;
; 93.445 ; uartcom:u|i_reg1[6]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.065      ;
; 93.445 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.065      ;
; 93.448 ; uartcom:u|i_reg1[5]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.062      ;
; 93.449 ; uartcom:u|i_reg1[8]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.061      ;
; 93.449 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.061      ;
; 93.458 ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.052      ;
; 93.467 ; uartcom:u|d_reg[6]   ; intercon:i|data_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.478     ; 6.053      ;
; 93.467 ; uartcom:u|d_reg[6]   ; intercon:i|data_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.478     ; 6.053      ;
; 93.467 ; uartcom:u|d_reg[6]   ; intercon:i|data_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.478     ; 6.053      ;
; 93.467 ; uartcom:u|d_reg[6]   ; intercon:i|data_reg[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.478     ; 6.053      ;
; 93.472 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.038      ;
; 93.475 ; uartcom:u|i_reg1[23] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.036      ;
; 93.477 ; uartcom:u|i_reg1[7]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.033      ;
; 93.479 ; uartcom:u|i_reg1[10] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.031      ;
; 93.481 ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.030      ;
; 93.488 ; uartcom:u|i_reg1[17] ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.023      ;
; 93.491 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.019      ;
; 93.493 ; uartcom:u|d_reg[5]   ; intercon:i|data_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.480     ; 6.025      ;
; 93.493 ; uartcom:u|d_reg[5]   ; intercon:i|data_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.480     ; 6.025      ;
; 93.493 ; uartcom:u|d_reg[5]   ; intercon:i|data_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.480     ; 6.025      ;
; 93.496 ; uartcom:u|i_reg1[7]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.014      ;
; 93.497 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.013      ;
; 93.500 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.010      ;
; 93.504 ; uartcom:u|i_reg1[17] ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.007      ;
; 93.511 ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.000      ;
; 93.518 ; uartcom:u|i_reg1[2]  ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 5.992      ;
; 93.523 ; uartcom:u|i_reg1[22] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 5.988      ;
+--------+----------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                              ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 11.923 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.264     ; 5.723      ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.024 ; uartcom:u|cnt_reg1[4]         ; uartcom:u|cnt_reg1[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|cont_reg[2]        ; intercon:i|cont_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|cont_reg[0]        ; intercon:i|cont_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|cont_reg[1]        ; intercon:i|cont_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|contin_reg[2]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; uartcom:u|tx_reg              ; uartcom:u|tx_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|doutuart_reg[5]    ; intercon:i|doutuart_reg[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.023 ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.write1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|load_out_reg       ; intercon:i|load_out_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|state_reg1.idle1    ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|state_reg1.loaddata ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|state_reg[0]       ; intercon:i|state_reg[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|s_reg              ; intercon:i|s_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|load_uart_reg       ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|data_recout_reg     ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|game_round_reg[1]  ; intercon:i|game_round_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|game_round_reg[2]  ; intercon:i|game_round_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|game_round_reg[0]  ; intercon:i|game_round_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|data_reg[19]       ; intercon:i|data_reg[19]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|data_reg[22]       ; intercon:i|data_reg[22]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|data_reg[17]       ; intercon:i|data_reg[17]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|data_reg[16]       ; intercon:i|data_reg[16]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|data_reg[24]       ; intercon:i|data_reg[24]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|data_reg[18]       ; intercon:i|data_reg[18]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|d_reg1[0]           ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.022 ; uartcom:u|state_reg.start1    ; uartcom:u|state_reg.start1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.669      ;
; -0.019 ; uartcom:u|counter_reg[6]      ; uartcom:u|counter_reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.674      ;
; 0.175  ; intercon:i|doutdec_reg[12]    ; intercon:i|doutdec_reg[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.867      ;
; 0.181  ; intercon:i|doutdec_reg[19]    ; intercon:i|doutdec_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.873      ;
; 0.181  ; intercon:i|doutdec_reg[22]    ; intercon:i|doutdec_reg[30]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.873      ;
; 0.184  ; intercon:i|doutdec_reg[18]    ; intercon:i|doutdec_reg[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.878      ;
; 0.184  ; intercon:i|doutdec_reg[5]     ; intercon:i|doutdec_reg[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 0.874      ;
; 0.186  ; intercon:i|doutdec_reg[15]    ; intercon:i|doutdec_reg[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 0.876      ;
; 0.193  ; intercon:i|doutdec_reg[3]     ; intercon:i|doutdec_reg[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 0.883      ;
; 0.195  ; intercon:i|doutdec_reg[14]    ; intercon:i|doutdec_reg[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 0.885      ;
; 0.197  ; intercon:i|load_out_reg       ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.890      ;
; 0.202  ; intercon:i|load_out_reg       ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.895      ;
; 0.212  ; intercon:i|doutdec_reg[20]    ; intercon:i|doutdec_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.904      ;
; 0.215  ; uartcom:u|counter_reg[3]      ; uartcom:u|counter_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.908      ;
; 0.217  ; uartcom:u|counter_reg[2]      ; uartcom:u|counter_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.910      ;
; 0.217  ; uartcom:u|i_reg[3]            ; uartcom:u|i_reg[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.908      ;
; 0.217  ; uartcom:u|i_reg[1]            ; uartcom:u|i_reg[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.908      ;
; 0.217  ; uartcom:u|cnt_reg[1]          ; uartcom:u|cnt_reg[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.909      ;
; 0.218  ; uartcom:u|counter_reg[5]      ; uartcom:u|counter_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.911      ;
; 0.218  ; uartcom:u|counter_reg[7]      ; uartcom:u|counter_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.911      ;
; 0.218  ; uartcom:u|counter_reg[1]      ; uartcom:u|counter_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.911      ;
; 0.219  ; uartcom:u|counter_reg[8]      ; uartcom:u|counter_reg[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.912      ;
; 0.220  ; intercon:i|doutdec_reg[10]    ; intercon:i|doutdec_reg[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.912      ;
; 0.220  ; intercon:i|doutdec_reg[23]    ; intercon:i|doutdec_reg[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.912      ;
; 0.221  ; uartcom:u|counter_reg[4]      ; uartcom:u|counter_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.914      ;
; 0.221  ; uartcom:u|cnt_reg[2]          ; uartcom:u|cnt_reg[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.913      ;
; 0.221  ; intercon:i|doutdec_reg[13]    ; intercon:i|doutdec_reg[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.913      ;
; 0.221  ; intercon:i|doutdec_reg[21]    ; intercon:i|doutdec_reg[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.913      ;
; 0.222  ; uartcom:u|i_reg[2]            ; uartcom:u|i_reg[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.913      ;
; 0.222  ; intercon:i|doutdec_reg[16]    ; intercon:i|doutdec_reg[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.914      ;
; 0.222  ; intercon:i|doutdec_reg[1]     ; intercon:i|doutdec_reg[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.914      ;
; 0.223  ; uartcom:u|cnt_reg[4]          ; uartcom:u|cnt_reg[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.915      ;
; 0.223  ; intercon:i|doutdec_reg[11]    ; intercon:i|doutdec_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.915      ;
; 0.224  ; intercon:i|doutdec_reg[6]     ; intercon:i|doutdec_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.916      ;
; 0.228  ; uartcom:u|i_reg1[5]           ; uartcom:u|i_reg1[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.921      ;
; 0.228  ; uartcom:u|i_reg1[3]           ; uartcom:u|i_reg1[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.921      ;
; 0.228  ; uartcom:u|i_reg1[15]          ; uartcom:u|i_reg1[15]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.921      ;
; 0.228  ; uartcom:u|i_reg1[13]          ; uartcom:u|i_reg1[13]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.921      ;
; 0.229  ; uartcom:u|i_reg1[29]          ; uartcom:u|i_reg1[29]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.922      ;
; 0.229  ; uartcom:u|i_reg1[21]          ; uartcom:u|i_reg1[21]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.922      ;
; 0.229  ; uartcom:u|i_reg1[19]          ; uartcom:u|i_reg1[19]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.922      ;
; 0.229  ; uartcom:u|i_reg1[11]          ; uartcom:u|i_reg1[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.922      ;
; 0.229  ; uartcom:u|i_reg1[1]           ; uartcom:u|i_reg1[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.922      ;
; 0.230  ; uartcom:u|i_reg1[27]          ; uartcom:u|i_reg1[27]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.923      ;
; 0.230  ; uartcom:u|cnt_reg1[2]         ; uartcom:u|cnt_reg1[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.923      ;
; 0.230  ; uartcom:u|cnt_reg1[3]         ; uartcom:u|cnt_reg1[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.923      ;
; 0.230  ; uartcom:u|i_reg1[17]          ; uartcom:u|i_reg1[17]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.923      ;
; 0.231  ; uartcom:u|cnt_reg1[1]         ; uartcom:u|cnt_reg1[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.924      ;
; 0.231  ; uartcom:u|i_reg1[22]          ; uartcom:u|i_reg1[22]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.924      ;
; 0.231  ; uartcom:u|i_reg1[6]           ; uartcom:u|i_reg1[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.924      ;
; 0.231  ; uartcom:u|i_reg1[7]           ; uartcom:u|i_reg1[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.924      ;
; 0.231  ; uartcom:u|i_reg1[9]           ; uartcom:u|i_reg1[9]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.924      ;
; 0.232  ; uartcom:u|i_reg1[25]          ; uartcom:u|i_reg1[25]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.925      ;
; 0.232  ; uartcom:u|i_reg1[23]          ; uartcom:u|i_reg1[23]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.925      ;
; 0.233  ; uartcom:u|i_reg1[16]          ; uartcom:u|i_reg1[16]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.926      ;
; 0.233  ; uartcom:u|i_reg1[2]           ; uartcom:u|i_reg1[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.926      ;
; 0.233  ; uartcom:u|i_reg1[14]          ; uartcom:u|i_reg1[14]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.926      ;
; 0.234  ; uartcom:u|i_reg1[20]          ; uartcom:u|i_reg1[20]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.927      ;
; 0.234  ; uartcom:u|i_reg1[18]          ; uartcom:u|i_reg1[18]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.927      ;
; 0.234  ; uartcom:u|i_reg1[4]           ; uartcom:u|i_reg1[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.927      ;
; 0.234  ; uartcom:u|i_reg1[8]           ; uartcom:u|i_reg1[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.927      ;
; 0.234  ; uartcom:u|i_reg1[10]          ; uartcom:u|i_reg1[10]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.927      ;
; 0.234  ; uartcom:u|i_reg1[12]          ; uartcom:u|i_reg1[12]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.927      ;
; 0.235  ; uartcom:u|i_reg1[28]          ; uartcom:u|i_reg1[28]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.928      ;
; 0.235  ; uartcom:u|i_reg1[30]          ; uartcom:u|i_reg1[30]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.928      ;
; 0.235  ; uartcom:u|i_reg1[24]          ; uartcom:u|i_reg1[24]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.928      ;
; 0.235  ; uartcom:u|i_reg1[26]          ; uartcom:u|i_reg1[26]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.928      ;
; 0.235  ; intercon:i|data_reg[0]        ; intercon:i|doutuart_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.927      ;
; 0.235  ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.928      ;
; 0.236  ; uartcom:u|i_reg[0]            ; uartcom:u|i_reg[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.927      ;
; 0.237  ; intercon:i|doutdec_reg[2]     ; intercon:i|doutdec_reg[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.929      ;
; 0.242  ; intercon:i|data_reg[6]        ; intercon:i|doutuart_reg[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.934      ;
; 0.246  ; uartcom:u|i_reg1[0]           ; uartcom:u|i_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.939      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                              ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 6.918 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.223      ; 5.201      ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.529  ; 9.529        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.529  ; 9.529        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.887  ; 9.887        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.887  ; 9.887        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.074 ; 10.074       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[0]     ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[1]     ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[2]     ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[0]          ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[10]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[11]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[12]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[13]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[14]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[15]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[1]          ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[2]          ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[3]          ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[4]          ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[5]          ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[6]          ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[7]          ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[8]          ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[9]          ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[0]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[1]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[2]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_ch_reg       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[0]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[10]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[11]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[12]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[14]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[25]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[26]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[27]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[28]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[2]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[6]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[8]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[9]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[10]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[11]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[12]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[13]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[18]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[19]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[20]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[21]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[22]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[23]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[27]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[28]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[29]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[2]    ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[30]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[31]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[0]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[1]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[2]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[3]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[4]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[5]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[6]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[0] ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[1] ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[2] ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|load_out_reg      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|round_reg[0]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|round_reg[1]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|s_reg             ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|start_out_reg     ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[0]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[1]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[2]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[0]        ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[1]        ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[2]        ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[3]        ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[4]        ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[0]         ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[1]         ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[2]         ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[3]         ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[4]         ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[0]     ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[1]     ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[2]     ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[3]     ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[4]     ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[5]     ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[6]     ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[7]     ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[8]     ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[0]          ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[1]          ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[2]          ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[3]          ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[4]          ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[5]          ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[6]          ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[7]          ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[8]          ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[0]           ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[1]           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 5.897 ; 6.396 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -3.311 ; -3.723 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 5.987 ; 5.578 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 5.387 ; 4.978 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 157.46 MHz ; 157.46 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.374 ; 0.000         ;
; clock                                                ; 12.464 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.026 ; -0.710        ;
; clock                                                ; 6.370  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock                                                ; 9.541  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.283 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+----------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.374 ; rx                   ; uartcom:u|d_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.464      ;
; 12.374 ; rx                   ; uartcom:u|d_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.464      ;
; 12.374 ; rx                   ; uartcom:u|d_reg[7]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.464      ;
; 12.374 ; rx                   ; uartcom:u|d_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.464      ;
; 12.374 ; rx                   ; uartcom:u|d_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.464      ;
; 12.374 ; rx                   ; uartcom:u|d_reg[6]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.464      ;
; 12.374 ; rx                   ; uartcom:u|d_reg[4]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.464      ;
; 12.374 ; rx                   ; uartcom:u|d_reg[5]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.464      ;
; 12.517 ; rx                   ; uartcom:u|i_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 5.319      ;
; 12.517 ; rx                   ; uartcom:u|i_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 5.319      ;
; 12.517 ; rx                   ; uartcom:u|i_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 5.319      ;
; 12.517 ; rx                   ; uartcom:u|i_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 5.319      ;
; 12.919 ; rx                   ; uartcom:u|cnt_reg[3]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.921      ;
; 12.919 ; rx                   ; uartcom:u|cnt_reg[0]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.921      ;
; 12.919 ; rx                   ; uartcom:u|cnt_reg[2]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.921      ;
; 12.919 ; rx                   ; uartcom:u|cnt_reg[4]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.921      ;
; 12.919 ; rx                   ; uartcom:u|cnt_reg[1]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.921      ;
; 13.189 ; rx                   ; uartcom:u|data_recin_reg   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 4.649      ;
; 13.439 ; rx                   ; uartcom:u|state_reg.start1 ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 4.399      ;
; 13.584 ; rx                   ; uartcom:u|state_reg.idle   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.256      ;
; 14.038 ; rx                   ; uartcom:u|state_reg.read1  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 3.802      ;
; 93.649 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.918      ;
; 93.685 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.882      ;
; 93.718 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.849      ;
; 93.727 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.840      ;
; 93.765 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.802      ;
; 93.780 ; uartcom:u|d_reg[3]   ; intercon:i|data_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.425     ; 5.794      ;
; 93.780 ; uartcom:u|d_reg[3]   ; intercon:i|data_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.425     ; 5.794      ;
; 93.780 ; uartcom:u|d_reg[3]   ; intercon:i|data_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.425     ; 5.794      ;
; 93.794 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.773      ;
; 93.801 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.766      ;
; 93.803 ; uartcom:u|d_reg[6]   ; intercon:i|data_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.425     ; 5.771      ;
; 93.803 ; uartcom:u|d_reg[6]   ; intercon:i|data_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.425     ; 5.771      ;
; 93.803 ; uartcom:u|d_reg[6]   ; intercon:i|data_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.425     ; 5.771      ;
; 93.830 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.737      ;
; 93.834 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.733      ;
; 93.843 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.724      ;
; 93.857 ; uartcom:u|i_reg1[2]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.710      ;
; 93.863 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.704      ;
; 93.872 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.695      ;
; 93.879 ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.431     ; 5.689      ;
; 93.881 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.686      ;
; 93.896 ; uartcom:u|d_reg[4]   ; intercon:i|data_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.425     ; 5.678      ;
; 93.896 ; uartcom:u|d_reg[4]   ; intercon:i|data_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.425     ; 5.678      ;
; 93.896 ; uartcom:u|d_reg[4]   ; intercon:i|data_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.425     ; 5.678      ;
; 93.910 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.657      ;
; 93.914 ; uartcom:u|i_reg1[1]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.653      ;
; 93.917 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.650      ;
; 93.918 ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.649      ;
; 93.940 ; uartcom:u|i_reg1[5]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.627      ;
; 93.940 ; uartcom:u|i_reg1[8]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.627      ;
; 93.946 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.621      ;
; 93.950 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.617      ;
; 93.955 ; uartcom:u|i_reg1[7]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.612      ;
; 93.959 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.608      ;
; 93.973 ; uartcom:u|i_reg1[2]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.594      ;
; 93.979 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.588      ;
; 93.981 ; uartcom:u|i_reg1[17] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.431     ; 5.587      ;
; 93.982 ; uartcom:u|d_reg[5]   ; intercon:i|data_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.425     ; 5.592      ;
; 93.982 ; uartcom:u|d_reg[5]   ; intercon:i|data_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.425     ; 5.592      ;
; 93.982 ; uartcom:u|d_reg[5]   ; intercon:i|data_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.425     ; 5.592      ;
; 93.988 ; uartcom:u|d_reg[3]   ; intercon:i|data_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.423     ; 5.588      ;
; 93.988 ; uartcom:u|d_reg[3]   ; intercon:i|data_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.423     ; 5.588      ;
; 93.988 ; uartcom:u|d_reg[3]   ; intercon:i|data_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.423     ; 5.588      ;
; 93.988 ; uartcom:u|d_reg[3]   ; intercon:i|data_reg[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.423     ; 5.588      ;
; 93.988 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.579      ;
; 93.995 ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.431     ; 5.573      ;
; 93.997 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.570      ;
; 94.002 ; uartcom:u|i_reg1[2]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.565      ;
; 94.011 ; uartcom:u|d_reg[6]   ; intercon:i|data_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.423     ; 5.565      ;
; 94.011 ; uartcom:u|d_reg[6]   ; intercon:i|data_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.423     ; 5.565      ;
; 94.011 ; uartcom:u|d_reg[6]   ; intercon:i|data_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.423     ; 5.565      ;
; 94.011 ; uartcom:u|d_reg[6]   ; intercon:i|data_reg[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.423     ; 5.565      ;
; 94.024 ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.431     ; 5.544      ;
; 94.026 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.541      ;
; 94.030 ; uartcom:u|i_reg1[1]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.537      ;
; 94.033 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.534      ;
; 94.034 ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.533      ;
; 94.052 ; uartcom:u|i_reg1[6]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.515      ;
; 94.056 ; uartcom:u|i_reg1[5]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.511      ;
; 94.056 ; uartcom:u|i_reg1[8]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.511      ;
; 94.059 ; uartcom:u|i_reg1[1]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.508      ;
; 94.062 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.505      ;
; 94.063 ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.504      ;
; 94.066 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.501      ;
; 94.071 ; uartcom:u|i_reg1[7]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.496      ;
; 94.075 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.492      ;
; 94.085 ; uartcom:u|i_reg1[5]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.482      ;
; 94.085 ; uartcom:u|i_reg1[8]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.482      ;
; 94.087 ; uartcom:u|i_reg1[10] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.480      ;
; 94.089 ; uartcom:u|i_reg1[2]  ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.478      ;
; 94.095 ; uartcom:u|i_reg1[23] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.431     ; 5.473      ;
; 94.095 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.472      ;
; 94.097 ; uartcom:u|i_reg1[17] ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.431     ; 5.471      ;
; 94.100 ; uartcom:u|i_reg1[7]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.467      ;
; 94.104 ; uartcom:u|d_reg[4]   ; intercon:i|data_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.423     ; 5.472      ;
; 94.104 ; uartcom:u|d_reg[4]   ; intercon:i|data_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.423     ; 5.472      ;
; 94.104 ; uartcom:u|d_reg[4]   ; intercon:i|data_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.423     ; 5.472      ;
; 94.104 ; uartcom:u|d_reg[4]   ; intercon:i|data_reg[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.423     ; 5.472      ;
; 94.104 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.463      ;
+--------+----------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                               ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 12.464 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.334     ; 5.112      ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.026 ; uartcom:u|tx_reg              ; uartcom:u|tx_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.025 ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.write1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|load_out_reg       ; intercon:i|load_out_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|state_reg1.idle1    ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|state_reg1.loaddata ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|cnt_reg1[4]         ; uartcom:u|cnt_reg1[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|state_reg[0]       ; intercon:i|state_reg[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|s_reg              ; intercon:i|s_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|load_uart_reg       ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|data_recout_reg     ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|contin_reg[2]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|game_round_reg[1]  ; intercon:i|game_round_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|game_round_reg[2]  ; intercon:i|game_round_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|game_round_reg[0]  ; intercon:i|game_round_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|data_reg[19]       ; intercon:i|data_reg[19]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|data_reg[22]       ; intercon:i|data_reg[22]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|data_reg[17]       ; intercon:i|data_reg[17]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|data_reg[16]       ; intercon:i|data_reg[16]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|data_reg[24]       ; intercon:i|data_reg[24]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|data_reg[18]       ; intercon:i|data_reg[18]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|d_reg1[0]           ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.024 ; intercon:i|cont_reg[2]        ; intercon:i|cont_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|cont_reg[0]        ; intercon:i|cont_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|cont_reg[1]        ; intercon:i|cont_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; uartcom:u|state_reg.start1    ; uartcom:u|state_reg.start1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|doutuart_reg[5]    ; intercon:i|doutuart_reg[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.014 ; uartcom:u|counter_reg[6]      ; uartcom:u|counter_reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.608      ;
; 0.170  ; intercon:i|doutdec_reg[12]    ; intercon:i|doutdec_reg[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.791      ;
; 0.176  ; intercon:i|doutdec_reg[22]    ; intercon:i|doutdec_reg[30]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.797      ;
; 0.177  ; intercon:i|doutdec_reg[19]    ; intercon:i|doutdec_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.798      ;
; 0.183  ; intercon:i|doutdec_reg[5]     ; intercon:i|doutdec_reg[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 0.802      ;
; 0.184  ; intercon:i|doutdec_reg[15]    ; intercon:i|doutdec_reg[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 0.803      ;
; 0.186  ; intercon:i|doutdec_reg[3]     ; intercon:i|doutdec_reg[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 0.805      ;
; 0.187  ; intercon:i|doutdec_reg[18]    ; intercon:i|doutdec_reg[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.810      ;
; 0.194  ; intercon:i|doutdec_reg[14]    ; intercon:i|doutdec_reg[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 0.813      ;
; 0.201  ; intercon:i|load_out_reg       ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.824      ;
; 0.205  ; intercon:i|doutdec_reg[20]    ; intercon:i|doutdec_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.826      ;
; 0.207  ; uartcom:u|i_reg[1]            ; uartcom:u|i_reg[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.828      ;
; 0.208  ; uartcom:u|counter_reg[3]      ; uartcom:u|counter_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.830      ;
; 0.208  ; uartcom:u|counter_reg[2]      ; uartcom:u|counter_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.830      ;
; 0.209  ; uartcom:u|i_reg[3]            ; uartcom:u|i_reg[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.830      ;
; 0.210  ; uartcom:u|counter_reg[8]      ; uartcom:u|counter_reg[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.832      ;
; 0.210  ; uartcom:u|cnt_reg[1]          ; uartcom:u|cnt_reg[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.831      ;
; 0.211  ; uartcom:u|counter_reg[5]      ; uartcom:u|counter_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.833      ;
; 0.211  ; uartcom:u|counter_reg[7]      ; uartcom:u|counter_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.833      ;
; 0.211  ; uartcom:u|counter_reg[1]      ; uartcom:u|counter_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.833      ;
; 0.211  ; intercon:i|load_out_reg       ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.834      ;
; 0.212  ; uartcom:u|i_reg[2]            ; uartcom:u|i_reg[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.833      ;
; 0.212  ; uartcom:u|cnt_reg[2]          ; uartcom:u|cnt_reg[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.833      ;
; 0.212  ; intercon:i|doutdec_reg[10]    ; intercon:i|doutdec_reg[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.833      ;
; 0.213  ; uartcom:u|counter_reg[4]      ; uartcom:u|counter_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.835      ;
; 0.213  ; intercon:i|doutdec_reg[13]    ; intercon:i|doutdec_reg[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.834      ;
; 0.213  ; intercon:i|doutdec_reg[23]    ; intercon:i|doutdec_reg[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.834      ;
; 0.214  ; intercon:i|doutdec_reg[21]    ; intercon:i|doutdec_reg[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.835      ;
; 0.215  ; uartcom:u|cnt_reg[4]          ; uartcom:u|cnt_reg[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.836      ;
; 0.215  ; intercon:i|doutdec_reg[16]    ; intercon:i|doutdec_reg[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.836      ;
; 0.215  ; intercon:i|doutdec_reg[1]     ; intercon:i|doutdec_reg[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.836      ;
; 0.216  ; intercon:i|doutdec_reg[11]    ; intercon:i|doutdec_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.837      ;
; 0.216  ; intercon:i|doutdec_reg[6]     ; intercon:i|doutdec_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.837      ;
; 0.219  ; uartcom:u|i_reg1[3]           ; uartcom:u|i_reg1[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.841      ;
; 0.219  ; uartcom:u|i_reg1[15]          ; uartcom:u|i_reg1[15]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.841      ;
; 0.219  ; uartcom:u|i_reg1[13]          ; uartcom:u|i_reg1[13]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.841      ;
; 0.220  ; uartcom:u|i_reg1[29]          ; uartcom:u|i_reg1[29]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|cnt_reg1[2]         ; uartcom:u|cnt_reg1[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|i_reg1[21]          ; uartcom:u|i_reg1[21]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|i_reg1[19]          ; uartcom:u|i_reg1[19]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|i_reg1[5]           ; uartcom:u|i_reg1[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|i_reg1[11]          ; uartcom:u|i_reg1[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.221  ; uartcom:u|i_reg1[27]          ; uartcom:u|i_reg1[27]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.843      ;
; 0.221  ; uartcom:u|i_reg1[6]           ; uartcom:u|i_reg1[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.843      ;
; 0.222  ; uartcom:u|cnt_reg1[3]         ; uartcom:u|cnt_reg1[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.844      ;
; 0.222  ; uartcom:u|i_reg1[22]          ; uartcom:u|i_reg1[22]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.844      ;
; 0.222  ; uartcom:u|i_reg1[17]          ; uartcom:u|i_reg1[17]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.844      ;
; 0.222  ; uartcom:u|i_reg1[1]           ; uartcom:u|i_reg1[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.844      ;
; 0.223  ; uartcom:u|cnt_reg1[1]         ; uartcom:u|cnt_reg1[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.845      ;
; 0.223  ; uartcom:u|i_reg1[7]           ; uartcom:u|i_reg1[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.845      ;
; 0.223  ; uartcom:u|i_reg1[9]           ; uartcom:u|i_reg1[9]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.845      ;
; 0.223  ; intercon:i|data_reg[0]        ; intercon:i|doutuart_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.845      ;
; 0.224  ; uartcom:u|i_reg1[25]          ; uartcom:u|i_reg1[25]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.846      ;
; 0.224  ; uartcom:u|i_reg1[23]          ; uartcom:u|i_reg1[23]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.846      ;
; 0.224  ; uartcom:u|i_reg1[16]          ; uartcom:u|i_reg1[16]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.846      ;
; 0.224  ; uartcom:u|i_reg1[2]           ; uartcom:u|i_reg1[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.846      ;
; 0.224  ; uartcom:u|i_reg1[14]          ; uartcom:u|i_reg1[14]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.846      ;
; 0.224  ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.846      ;
; 0.225  ; uartcom:u|i_reg1[30]          ; uartcom:u|i_reg1[30]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[20]          ; uartcom:u|i_reg1[20]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[18]          ; uartcom:u|i_reg1[18]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[4]           ; uartcom:u|i_reg1[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[8]           ; uartcom:u|i_reg1[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[10]          ; uartcom:u|i_reg1[10]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[12]          ; uartcom:u|i_reg1[12]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.226  ; uartcom:u|i_reg1[28]          ; uartcom:u|i_reg1[28]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.848      ;
; 0.226  ; uartcom:u|i_reg1[24]          ; uartcom:u|i_reg1[24]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.848      ;
; 0.226  ; uartcom:u|i_reg1[26]          ; uartcom:u|i_reg1[26]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.848      ;
; 0.228  ; uartcom:u|i_reg[0]            ; uartcom:u|i_reg[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.849      ;
; 0.229  ; intercon:i|doutdec_reg[2]     ; intercon:i|doutdec_reg[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.850      ;
; 0.231  ; intercon:i|data_reg[6]        ; intercon:i|doutuart_reg[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.853      ;
; 0.238  ; uartcom:u|i_reg1[0]           ; uartcom:u|i_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.860      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                               ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 6.370 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.098      ; 4.528      ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.541  ; 9.541        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.541  ; 9.541        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.765  ; 9.765        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.942  ; 9.942        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.942  ; 9.942        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.078 ; 10.078       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------+
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[16]          ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[17]          ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[18]          ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[19]          ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[20]          ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[21]          ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[22]          ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[23]          ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[24]          ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[25]          ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[26]          ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[27]          ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[28]          ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[29]          ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[30]          ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[31]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[0]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[1]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[2]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_ch_reg        ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[0]        ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[14]       ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[6]        ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[0]    ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[1]    ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[2]    ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[4]    ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[6]    ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|load_out_reg       ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|round_reg[0]       ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|round_reg[1]       ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|s_reg              ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|start_out_reg      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[0]       ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[1]       ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[2]       ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[0]         ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[1]         ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[2]         ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[3]         ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[4]         ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[0]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[1]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[2]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[3]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[4]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[5]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[6]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[7]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[8]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[0]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[1]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[2]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[3]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[4]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[5]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[6]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[7]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[8]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|data_recout_reg     ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[0]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[10]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[11]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[12]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[13]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[14]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[15]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[1]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[2]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[3]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[4]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[5]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[6]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[7]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[8]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[9]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|load_uart_reg       ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|state_reg1.idle1    ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|state_reg1.loaddata ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|state_reg1.write1   ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|tx_reg              ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[0]        ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[1]        ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[2]        ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[10]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[11]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[12]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[16]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[17]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[18]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[19]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[1]        ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[20]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[22]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[24]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[25]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[26]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[27]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[28]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[2]        ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 5.173 ; 5.566 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -2.820 ; -3.151 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 5.446 ; 4.981 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 4.894 ; 4.430 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.163 ; 0.000         ;
; clock                                                ; 14.364 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056 ; -1.590        ;
; clock                                                ; 4.918  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock                                                ; 9.247  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.522 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+----------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.163 ; rx                   ; uartcom:u|d_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.517      ;
; 14.163 ; rx                   ; uartcom:u|d_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.517      ;
; 14.163 ; rx                   ; uartcom:u|d_reg[7]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.517      ;
; 14.163 ; rx                   ; uartcom:u|d_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.517      ;
; 14.163 ; rx                   ; uartcom:u|d_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.517      ;
; 14.163 ; rx                   ; uartcom:u|d_reg[6]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.517      ;
; 14.163 ; rx                   ; uartcom:u|d_reg[4]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.517      ;
; 14.163 ; rx                   ; uartcom:u|d_reg[5]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.517      ;
; 14.235 ; rx                   ; uartcom:u|i_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.269     ; 3.443      ;
; 14.235 ; rx                   ; uartcom:u|i_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.269     ; 3.443      ;
; 14.235 ; rx                   ; uartcom:u|i_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.269     ; 3.443      ;
; 14.235 ; rx                   ; uartcom:u|i_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.269     ; 3.443      ;
; 14.466 ; rx                   ; uartcom:u|cnt_reg[3]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 3.216      ;
; 14.466 ; rx                   ; uartcom:u|cnt_reg[0]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 3.216      ;
; 14.466 ; rx                   ; uartcom:u|cnt_reg[2]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 3.216      ;
; 14.466 ; rx                   ; uartcom:u|cnt_reg[4]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 3.216      ;
; 14.466 ; rx                   ; uartcom:u|cnt_reg[1]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 3.216      ;
; 14.567 ; rx                   ; uartcom:u|data_recin_reg   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.113      ;
; 14.716 ; rx                   ; uartcom:u|state_reg.start1 ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 2.964      ;
; 14.823 ; rx                   ; uartcom:u|state_reg.idle   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 2.859      ;
; 15.043 ; rx                   ; uartcom:u|state_reg.read1  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 2.639      ;
; 96.560 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.168      ;
; 96.564 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.164      ;
; 96.578 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.150      ;
; 96.582 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.146      ;
; 96.585 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.143      ;
; 96.589 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.139      ;
; 96.628 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.100      ;
; 96.632 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.096      ;
; 96.646 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.082      ;
; 96.650 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.078      ;
; 96.653 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.075      ;
; 96.657 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.071      ;
; 96.657 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.071      ;
; 96.669 ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.060      ;
; 96.673 ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.056      ;
; 96.681 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.047      ;
; 96.683 ; uartcom:u|i_reg1[2]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.045      ;
; 96.687 ; uartcom:u|i_reg1[2]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.041      ;
; 96.696 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.032      ;
; 96.700 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.028      ;
; 96.710 ; uartcom:u|i_reg1[5]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.018      ;
; 96.713 ; uartcom:u|i_reg1[8]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.015      ;
; 96.714 ; uartcom:u|i_reg1[5]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.014      ;
; 96.714 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.014      ;
; 96.717 ; uartcom:u|i_reg1[8]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.011      ;
; 96.718 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.010      ;
; 96.719 ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.009      ;
; 96.721 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.007      ;
; 96.723 ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.005      ;
; 96.725 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.003      ;
; 96.725 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.003      ;
; 96.732 ; uartcom:u|i_reg1[7]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.996      ;
; 96.735 ; uartcom:u|d_reg[3]   ; intercon:i|data_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.252     ; 3.000      ;
; 96.735 ; uartcom:u|d_reg[3]   ; intercon:i|data_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.252     ; 3.000      ;
; 96.735 ; uartcom:u|d_reg[3]   ; intercon:i|data_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.252     ; 3.000      ;
; 96.736 ; uartcom:u|i_reg1[7]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.992      ;
; 96.736 ; uartcom:u|d_reg[4]   ; intercon:i|data_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.252     ; 2.999      ;
; 96.736 ; uartcom:u|d_reg[4]   ; intercon:i|data_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.252     ; 2.999      ;
; 96.736 ; uartcom:u|d_reg[4]   ; intercon:i|data_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.252     ; 2.999      ;
; 96.737 ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.992      ;
; 96.738 ; uartcom:u|i_reg1[17] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.991      ;
; 96.738 ; uartcom:u|d_reg[6]   ; intercon:i|data_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.252     ; 2.997      ;
; 96.738 ; uartcom:u|d_reg[6]   ; intercon:i|data_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.252     ; 2.997      ;
; 96.738 ; uartcom:u|d_reg[6]   ; intercon:i|data_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.252     ; 2.997      ;
; 96.741 ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.988      ;
; 96.742 ; uartcom:u|i_reg1[17] ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.987      ;
; 96.749 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.979      ;
; 96.751 ; uartcom:u|i_reg1[2]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.977      ;
; 96.755 ; uartcom:u|i_reg1[2]  ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.973      ;
; 96.758 ; uartcom:u|i_reg1[1]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.970      ;
; 96.764 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.964      ;
; 96.768 ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[24]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.960      ;
; 96.774 ; uartcom:u|i_reg1[6]  ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.954      ;
; 96.778 ; uartcom:u|i_reg1[6]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.950      ;
; 96.778 ; uartcom:u|i_reg1[5]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.950      ;
; 96.781 ; uartcom:u|i_reg1[8]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.947      ;
; 96.782 ; uartcom:u|i_reg1[5]  ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.946      ;
; 96.782 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.946      ;
; 96.785 ; uartcom:u|i_reg1[1]  ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.943      ;
; 96.785 ; uartcom:u|i_reg1[8]  ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.943      ;
; 96.786 ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[24]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.942      ;
; 96.787 ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.941      ;
; 96.789 ; uartcom:u|d_reg[5]   ; intercon:i|data_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.252     ; 2.946      ;
; 96.789 ; uartcom:u|d_reg[5]   ; intercon:i|data_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.252     ; 2.946      ;
; 96.789 ; uartcom:u|d_reg[5]   ; intercon:i|data_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.252     ; 2.946      ;
; 96.789 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.939      ;
; 96.791 ; uartcom:u|i_reg1[10] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.937      ;
; 96.791 ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.937      ;
; 96.791 ; uartcom:u|i_reg1[23] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.938      ;
; 96.793 ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[24]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.935      ;
; 96.793 ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.935      ;
; 96.795 ; uartcom:u|i_reg1[10] ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.933      ;
; 96.795 ; uartcom:u|i_reg1[23] ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.934      ;
; 96.800 ; uartcom:u|i_reg1[7]  ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.928      ;
; 96.804 ; uartcom:u|i_reg1[7]  ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 2.924      ;
; 96.805 ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.924      ;
; 96.806 ; uartcom:u|i_reg1[17] ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.923      ;
; 96.809 ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.920      ;
; 96.810 ; uartcom:u|i_reg1[22] ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.919      ;
+--------+----------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                               ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 14.364 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.018     ; 3.528      ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.056 ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; intercon:i|contin_reg[2]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.055 ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.write1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|load_out_reg       ; intercon:i|load_out_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|state_reg1.idle1    ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|state_reg1.loaddata ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|cnt_reg1[4]         ; uartcom:u|cnt_reg1[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|state_reg[0]       ; intercon:i|state_reg[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|s_reg              ; intercon:i|s_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|load_uart_reg       ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|cont_reg[2]        ; intercon:i|cont_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|cont_reg[0]        ; intercon:i|cont_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|cont_reg[1]        ; intercon:i|cont_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|data_recout_reg     ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|game_round_reg[1]  ; intercon:i|game_round_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|game_round_reg[2]  ; intercon:i|game_round_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|game_round_reg[0]  ; intercon:i|game_round_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|data_reg[19]       ; intercon:i|data_reg[19]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|data_reg[22]       ; intercon:i|data_reg[22]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|data_reg[17]       ; intercon:i|data_reg[17]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|data_reg[16]       ; intercon:i|data_reg[16]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|data_reg[24]       ; intercon:i|data_reg[24]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|data_reg[18]       ; intercon:i|data_reg[18]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|tx_reg              ; uartcom:u|tx_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|d_reg1[0]           ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|doutuart_reg[5]    ; intercon:i|doutuart_reg[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.054 ; uartcom:u|state_reg.start1    ; uartcom:u|state_reg.start1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.048 ; uartcom:u|counter_reg[6]      ; uartcom:u|counter_reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.314      ;
; 0.026  ; intercon:i|doutdec_reg[12]    ; intercon:i|doutdec_reg[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.387      ;
; 0.026  ; intercon:i|doutdec_reg[18]    ; intercon:i|doutdec_reg[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 0.390      ;
; 0.028  ; intercon:i|doutdec_reg[15]    ; intercon:i|doutdec_reg[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.387      ;
; 0.030  ; intercon:i|doutdec_reg[22]    ; intercon:i|doutdec_reg[30]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.391      ;
; 0.031  ; intercon:i|doutdec_reg[5]     ; intercon:i|doutdec_reg[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.390      ;
; 0.031  ; intercon:i|doutdec_reg[19]    ; intercon:i|doutdec_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.392      ;
; 0.034  ; intercon:i|doutdec_reg[3]     ; intercon:i|doutdec_reg[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.393      ;
; 0.034  ; intercon:i|doutdec_reg[14]    ; intercon:i|doutdec_reg[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.393      ;
; 0.038  ; intercon:i|load_out_reg       ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.401      ;
; 0.046  ; intercon:i|load_out_reg       ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.409      ;
; 0.054  ; intercon:i|doutdec_reg[20]    ; intercon:i|doutdec_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.415      ;
; 0.056  ; uartcom:u|i_reg[3]            ; uartcom:u|i_reg[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.417      ;
; 0.057  ; uartcom:u|counter_reg[5]      ; uartcom:u|counter_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.419      ;
; 0.057  ; uartcom:u|counter_reg[7]      ; uartcom:u|counter_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.419      ;
; 0.057  ; uartcom:u|counter_reg[3]      ; uartcom:u|counter_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.419      ;
; 0.057  ; uartcom:u|counter_reg[2]      ; uartcom:u|counter_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.419      ;
; 0.057  ; uartcom:u|i_reg[1]            ; uartcom:u|i_reg[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.418      ;
; 0.057  ; uartcom:u|cnt_reg[1]          ; uartcom:u|cnt_reg[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.418      ;
; 0.058  ; uartcom:u|counter_reg[8]      ; uartcom:u|counter_reg[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.420      ;
; 0.058  ; uartcom:u|counter_reg[4]      ; uartcom:u|counter_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.420      ;
; 0.058  ; uartcom:u|counter_reg[1]      ; uartcom:u|counter_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.420      ;
; 0.058  ; uartcom:u|i_reg[2]            ; uartcom:u|i_reg[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.419      ;
; 0.059  ; uartcom:u|cnt_reg[2]          ; uartcom:u|cnt_reg[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.420      ;
; 0.059  ; intercon:i|doutdec_reg[13]    ; intercon:i|doutdec_reg[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.420      ;
; 0.059  ; intercon:i|doutdec_reg[21]    ; intercon:i|doutdec_reg[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.420      ;
; 0.060  ; uartcom:u|i_reg1[15]          ; uartcom:u|i_reg1[15]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.423      ;
; 0.060  ; uartcom:u|cnt_reg[4]          ; uartcom:u|cnt_reg[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.421      ;
; 0.060  ; intercon:i|doutdec_reg[16]    ; intercon:i|doutdec_reg[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.422      ;
; 0.060  ; intercon:i|doutdec_reg[6]     ; intercon:i|doutdec_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.422      ;
; 0.060  ; intercon:i|doutdec_reg[10]    ; intercon:i|doutdec_reg[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.421      ;
; 0.060  ; intercon:i|doutdec_reg[1]     ; intercon:i|doutdec_reg[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.422      ;
; 0.060  ; intercon:i|doutdec_reg[23]    ; intercon:i|doutdec_reg[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.421      ;
; 0.061  ; uartcom:u|i_reg1[5]           ; uartcom:u|i_reg1[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.424      ;
; 0.061  ; uartcom:u|i_reg1[3]           ; uartcom:u|i_reg1[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.424      ;
; 0.061  ; uartcom:u|i_reg1[13]          ; uartcom:u|i_reg1[13]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.424      ;
; 0.061  ; intercon:i|doutdec_reg[11]    ; intercon:i|doutdec_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.422      ;
; 0.062  ; uartcom:u|cnt_reg1[2]         ; uartcom:u|cnt_reg1[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.062  ; uartcom:u|cnt_reg1[3]         ; uartcom:u|cnt_reg1[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.062  ; uartcom:u|i_reg1[6]           ; uartcom:u|i_reg1[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.062  ; uartcom:u|i_reg1[7]           ; uartcom:u|i_reg1[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.062  ; uartcom:u|i_reg1[11]          ; uartcom:u|i_reg1[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.062  ; uartcom:u|i_reg1[1]           ; uartcom:u|i_reg1[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[29]          ; uartcom:u|i_reg1[29]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[27]          ; uartcom:u|i_reg1[27]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|cnt_reg1[1]         ; uartcom:u|cnt_reg1[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.426      ;
; 0.063  ; uartcom:u|i_reg1[21]          ; uartcom:u|i_reg1[21]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[19]          ; uartcom:u|i_reg1[19]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[17]          ; uartcom:u|i_reg1[17]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[8]           ; uartcom:u|i_reg1[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.426      ;
; 0.063  ; uartcom:u|i_reg1[9]           ; uartcom:u|i_reg1[9]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.426      ;
; 0.063  ; uartcom:u|i_reg1[2]           ; uartcom:u|i_reg1[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.426      ;
; 0.063  ; uartcom:u|i_reg1[14]          ; uartcom:u|i_reg1[14]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.426      ;
; 0.064  ; uartcom:u|i_reg1[25]          ; uartcom:u|i_reg1[25]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.426      ;
; 0.064  ; uartcom:u|i_reg1[23]          ; uartcom:u|i_reg1[23]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.426      ;
; 0.064  ; uartcom:u|i_reg1[22]          ; uartcom:u|i_reg1[22]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.426      ;
; 0.064  ; uartcom:u|i_reg1[16]          ; uartcom:u|i_reg1[16]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.426      ;
; 0.064  ; uartcom:u|i_reg1[4]           ; uartcom:u|i_reg1[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.427      ;
; 0.064  ; uartcom:u|i_reg1[10]          ; uartcom:u|i_reg1[10]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.427      ;
; 0.064  ; uartcom:u|i_reg1[12]          ; uartcom:u|i_reg1[12]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.427      ;
; 0.064  ; uartcom:u|i_reg[0]            ; uartcom:u|i_reg[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.425      ;
; 0.064  ; intercon:i|data_reg[0]        ; intercon:i|doutuart_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.426      ;
; 0.065  ; uartcom:u|i_reg1[30]          ; uartcom:u|i_reg1[30]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.427      ;
; 0.065  ; uartcom:u|i_reg1[24]          ; uartcom:u|i_reg1[24]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.427      ;
; 0.065  ; uartcom:u|i_reg1[20]          ; uartcom:u|i_reg1[20]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.427      ;
; 0.065  ; uartcom:u|i_reg1[18]          ; uartcom:u|i_reg1[18]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.427      ;
; 0.065  ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.428      ;
; 0.066  ; uartcom:u|i_reg1[28]          ; uartcom:u|i_reg1[28]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.428      ;
; 0.066  ; uartcom:u|i_reg1[26]          ; uartcom:u|i_reg1[26]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.428      ;
; 0.067  ; uartcom:u|i_reg1[0]           ; uartcom:u|i_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.430      ;
; 0.068  ; intercon:i|doutdec_reg[2]     ; intercon:i|doutdec_reg[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.429      ;
; 0.069  ; intercon:i|data_reg[6]        ; intercon:i|doutuart_reg[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.431      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                               ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 4.918 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.240      ; 3.218      ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.247  ; 9.247        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.247  ; 9.247        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.404  ; 9.404        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.446 ; 10.446       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.446 ; 10.446       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[1]       ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[0]    ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[14]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[15]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[16]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[17]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[1]    ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[24]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[25]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[26]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[3]    ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[4]    ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[5]    ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[6]    ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[7]    ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[8]    ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[9]    ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[0]        ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[1]        ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[2]        ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[3]        ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[0]          ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[10]         ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[11]         ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[12]         ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[13]         ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[14]         ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[15]         ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[1]          ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[2]          ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[3]          ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[4]          ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[5]          ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[6]          ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[7]          ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[8]          ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[9]          ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[0]       ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[1]       ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[2]       ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[0]     ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[1]     ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[2]     ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_ch_reg       ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[0]       ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[10]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[11]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[12]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[14]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[16]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[17]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[18]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[19]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[20]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[22]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[24]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[25]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[26]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[27]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[28]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[2]       ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[6]       ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[8]       ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[9]       ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[10]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[11]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[12]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[13]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[18]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[19]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[20]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[21]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[22]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[23]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[27]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[28]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[29]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[2]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[30]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[31]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[0]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[1]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[2]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[3]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[4]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[5]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[6]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[0] ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[1] ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[2] ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|load_out_reg      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|round_reg[0]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|round_reg[1]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|s_reg             ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|start_out_reg     ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[0]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[1]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[2]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[4]        ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[0]         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 3.001 ; 3.777 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -1.746 ; -2.474 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 3.546 ; 3.294 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 3.231 ; 2.978 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                      ; 11.544 ; -0.056 ; N/A      ; N/A     ; 9.247               ;
;  clock                                                ; 11.923 ; 4.918  ; N/A      ; N/A     ; 9.247               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 11.544 ; -0.056 ; N/A      ; N/A     ; 49.224              ;
; Design-wide TNS                                       ; 0.0    ; -1.59  ; 0.0      ; 0.0     ; 0.0                 ;
;  clock                                                ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; -1.590 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 5.897 ; 6.396 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -1.746 ; -2.474 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 5.987 ; 5.578 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 3.231 ; 2.978 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; tx            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rx                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock                                                ; 1        ; 0        ; 0        ; 0        ;
; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6099     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock                                                ; 1        ; 0        ; 0        ; 0        ;
; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6099     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Registers Without Clock Pin     ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
; Unconstrained Reg-to-Reg Paths  ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Tue Oct 22 21:56:38 2013
Info: Command: quartus_sta main -c main
Info: qsta_default_script.tcl version: #1
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'main.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 11.544
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    11.544         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    11.923         0.000 clock 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.024
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.024        -0.671 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     6.918         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.529
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.529         0.000 clock 
    Info:    49.224         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
Info: Worst-case setup slack is 12.374
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    12.374         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    12.464         0.000 clock 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.026
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.026        -0.710 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     6.370         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.541
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.541         0.000 clock 
    Info:    49.283         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
Info: Worst-case setup slack is 14.163
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    14.163         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    14.364         0.000 clock 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.056
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.056        -1.590 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     4.918         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.247
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.247         0.000 clock 
    Info:    49.522         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is fully constrained for setup requirements
Info: Design is fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 312 megabytes
    Info: Processing ended: Tue Oct 22 21:57:04 2013
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:04


