module half_adder(input logic a, b, 
                  output logic sum, carry);
    assign sum = a ^ b;
    assign carry = a & b;
endmodule

module full_adder(input logic a, b, cin, output logic sum, cout);
    wire s1, c1, c2;
    
    half_adder ha1(a, b, s1, c1);
    half_adder ha2(s1, cin, sum, c2);
    
    assign cout = c1 | c2;
endmodule
