// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _read_data_HH_
#define _read_data_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct read_data : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > input_AX_ALG_TDATA;
    sc_in< sc_logic > input_AX_ALG_TVALID;
    sc_out< sc_logic > input_AX_ALG_TREADY;
    sc_in< sc_lv<4> > input_AX_ALG_TKEEP;
    sc_in< sc_lv<4> > input_AX_ALG_TSTRB;
    sc_in< sc_lv<4> > input_AX_ALG_TUSER;
    sc_in< sc_lv<1> > input_AX_ALG_TLAST;
    sc_in< sc_lv<5> > input_AX_ALG_TID;
    sc_in< sc_lv<5> > input_AX_ALG_TDEST;
    sc_out< sc_lv<2> > buf_V_address0;
    sc_out< sc_logic > buf_V_ce0;
    sc_out< sc_logic > buf_V_we0;
    sc_out< sc_lv<32> > buf_V_d0;


    // Module declarations
    read_data(sc_module_name name);
    SC_HAS_PROCESS(read_data);

    ~read_data();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > input_data_V_0_data_out;
    sc_signal< sc_logic > input_data_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_0_vld_out;
    sc_signal< sc_logic > input_data_V_0_ack_in;
    sc_signal< sc_logic > input_data_V_0_ack_out;
    sc_signal< sc_lv<32> > input_data_V_0_payload_A;
    sc_signal< sc_lv<32> > input_data_V_0_payload_B;
    sc_signal< sc_logic > input_data_V_0_sel_rd;
    sc_signal< sc_logic > input_data_V_0_sel_wr;
    sc_signal< sc_logic > input_data_V_0_sel;
    sc_signal< sc_logic > input_data_V_0_load_A;
    sc_signal< sc_logic > input_data_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_V_0_state;
    sc_signal< sc_logic > input_data_V_0_state_cmp_full;
    sc_signal< sc_logic > input_dest_V_0_vld_in;
    sc_signal< sc_logic > input_dest_V_0_ack_out;
    sc_signal< sc_lv<2> > input_dest_V_0_state;
    sc_signal< sc_logic > input_AX_ALG_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<1> > tmp_reg_114;
    sc_signal< sc_lv<3> > i_reg_80;
    sc_signal< sc_lv<1> > tmp_fu_92_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<3> > i_1_fu_98_p2;
    sc_signal< sc_lv<3> > i_1_reg_118;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<3> > i_phi_fu_84_p4;
    sc_signal< sc_lv<32> > tmp_1_fu_104_p1;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_buf_V_address0();
    void thread_buf_V_ce0();
    void thread_buf_V_d0();
    void thread_buf_V_we0();
    void thread_i_1_fu_98_p2();
    void thread_i_phi_fu_84_p4();
    void thread_input_AX_ALG_TDATA_blk_n();
    void thread_input_AX_ALG_TREADY();
    void thread_input_data_V_0_ack_in();
    void thread_input_data_V_0_ack_out();
    void thread_input_data_V_0_data_out();
    void thread_input_data_V_0_load_A();
    void thread_input_data_V_0_load_B();
    void thread_input_data_V_0_sel();
    void thread_input_data_V_0_state_cmp_full();
    void thread_input_data_V_0_vld_in();
    void thread_input_data_V_0_vld_out();
    void thread_input_dest_V_0_ack_out();
    void thread_input_dest_V_0_vld_in();
    void thread_tmp_1_fu_104_p1();
    void thread_tmp_fu_92_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
