# Copyright 2023 Google LLC
#
# This source code is licensed under the BSD-style license found in the
# LICENSE file in the root directory of this source tree.

# Scalar
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_lut8_p4h3_div_x1
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_lut8_p4h3_div_x2
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_lut8_p4h3_div_x4
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_p6h5_div_x1
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_p6h5_div_x2
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__scalar_expm1minus_rr1_p6h5_div_x4
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params

# Scalar+FMA
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_lut8_p4h3_div_x1
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_lut8_p4h3_div_x2
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_lut8_p4h3_div_x4
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_p6h5_div_x1
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_p6h5_div_x2
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__fma_expm1minus_rr1_p6h5_div_x4
  init: xnn_init_f32_tanh_scalar_expm1minus_rr1_p6h5_params

# SSE2
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_lut8_p4h3_div_x4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_lut8_p4h3_div_x8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_lut8_p4h3_div_x12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_lut8_p4h3_div_x16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5_div_x4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5_div_x8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5_div_x12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5_div_x16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5_nr1_x4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5_nr1_x8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5_nr1_x12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5_nr1_x16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5_nr2_x4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5_nr2_x8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5_nr2_x12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse2_expm1minus_rr1_p6h5_nr2_x16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params

# SSE4.1
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3_div_x4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3_div_x8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3_div_x12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3_div_x16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3_div_x20
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_lut8_p4h3_div_x24
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_lut8_p4h3_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_div_x4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_div_x8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_div_x12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_div_x16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_div_x20
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_div_x24
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_nr1_x4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_nr1_x8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_nr1_x12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_nr1_x16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_nr1_x20
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_nr1_x24
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_nr2_x4
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_nr2_x8
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_nr2_x12
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_nr2_x16
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_nr2_x20
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
- name: xnn_f32_vtanh_ukernel__sse41_expm1minus_rr1_p6h5_nr2_x24
  init: xnn_init_f32_tanh_sse_expm1minus_rr1_p6h5_params
