; Top Design: "man_lib:3dB_Wilkinson_Divider_ideal_TL:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="man_lib:3dB_Wilkinson_Divider_ideal_TL:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
Port:Term2  N__8 0 Num=2 Z=50 Ohm Noise=yes 
Port:Term1  N__2 0 Num=1 Z=50 Ohm Noise=yes 
S_Param:SP1 CalcS=yes CalcY=no CalcZ=no GroupDelayAperture=1e-4 FreqConversion=no FreqConversionPort=1 StatusLevel=2 CalcNoise=no SortNoise=0 BandwidthForNoise=1.0 Hz DevOpPtLevel=0 \
SweepVar="freq" SweepPlan="SP1_stim" OutputPlan="SP1_Output" 

SweepPlan: SP1_stim Start=0.001 GHz Stop=2 GHz Step=0.001 GHz 

OutputPlan:SP1_Output \
      Type="Output" \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2

#load "python","LinearCollapse"
Component Module="LinearCollapse" Type="ModelExtractor" NetworkRepresentation=2
Port:Term3  N__1 0 Num=3 Z=50 Ohm Noise=yes 
TLIN:TL1  N__2 N__6 Z=50.0 Ohm E=10 F=1 GHz 
TLIN:TL2  N__6 N__8 Z=(50.0*sqrt(2)) Ohm E=90 F=1 GHz 
TLIN:TL3  N__6 N__1 Z=(50.0*sqrt(2)) Ohm E=90 F=1 GHz 
R:R1  N__8 N__1 R=100 Ohm Noise=yes 
