#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 14 17:21:23 2025
# Process ID: 86344
# Current directory: D:/TJU/tju-digital-design/lab02
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent113524 D:\TJU\tju-digital-design\lab02\UART.xpr
# Log file: D:/TJU/tju-digital-design/lab02/vivado.log
# Journal file: D:/TJU/tju-digital-design/lab02\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/TJU/tju-digital-design/lab02/UART.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TJU/tju-digital-design/lab00/cg_fpga_2018_1_4'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/StrongTools/Xilinx2018/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- educg.net:user:cg_fpga:1.4 - cg_fpga_0
Adding cell -- xilinx.com:module_ref:top:1.0 - top_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /cg_fpga_0/clk_100M(undef) and /top_0/clk(clk)
Successfully read diagram <design_1> from BD file <D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/design_1.bd>
reset_run synth_1
update_module_reference design_1_top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TJU/tju-digital-design/lab00/cg_fpga_2018_1_4'.
Upgrading 'D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_0_0 from top_v1_0 1.0 to top_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /cg_fpga_0/clk_100M(undef) and /top_0_upgraded_ipi/clk(clk)
Wrote  : <D:\TJU\tju-digital-design\lab02\UART.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 12
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/cg_fpga_0/audio
/cg_fpga_0/gpio_led
/cg_fpga_0/ledm_cs
/cg_fpga_0/ledm_data
/cg_fpga_0/seg_cs
/cg_fpga_0/seg_data
/cg_fpga_0/vid_active
/cg_fpga_0/vid_data
/cg_fpga_0/vid_hblank
/cg_fpga_0/vid_hsync
/cg_fpga_0/vid_io_in_clk
/cg_fpga_0/vid_vblank
/cg_fpga_0/vid_vsync

Wrote  : <D:\TJU\tju-digital-design\lab02\UART.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block cg_fpga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_0 .
Exporting to file D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec 14 18:06:54 2025] Launched design_1_top_0_0_synth_1...
Run output will be captured here: D:/TJU/tju-digital-design/lab02/UART.runs/design_1_top_0_0_synth_1/runme.log
[Sun Dec 14 18:06:54 2025] Launched synth_1...
Run output will be captured here: D:/TJU/tju-digital-design/lab02/UART.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Sun Dec 14 18:07:46 2025] Launched impl_1...
Run output will be captured here: D:/TJU/tju-digital-design/lab02/UART.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Dec 14 18:09:23 2025] Launched impl_1...
Run output will be captured here: D:/TJU/tju-digital-design/lab02/UART.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 14 18:11:34 2025...
