=====
SETUP
6.259
6.692
12.950
clk_ibuf
0.000
1.046
led_inst/col_counter_4_s0
2.968
3.350
led_inst/n38_s11
3.495
4.022
led_inst/n36_s12
4.409
4.935
led_inst/oe_s1
6.692
=====
SETUP
6.461
6.233
12.693
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.354
led_inst/n34_s14
3.624
4.085
led_inst/latch_s5
4.088
4.585
led_inst/latch_s1
6.233
=====
SETUP
6.694
6.008
12.703
clk_ibuf
0.000
1.046
led_inst/con_state_2_s3
2.977
3.345
led_inst/display_clk_s4
3.570
4.086
led_inst/oe_s1
6.008
=====
SETUP
7.205
5.736
12.941
clk_ibuf
0.000
1.046
led_inst/con_state_2_s3
2.977
3.345
led_inst/n35_s12
3.570
4.086
led_inst/latch_s1
5.736
=====
SETUP
7.748
4.953
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n40_s5
4.077
4.603
led_inst/row_counter_1_s0
4.953
=====
SETUP
7.748
4.953
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n40_s5
4.077
4.603
led_inst/row_counter_2_s0
4.953
=====
SETUP
7.748
4.953
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n40_s5
4.077
4.603
led_inst/row_counter_3_s0
4.953
=====
SETUP
7.748
4.953
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n40_s5
4.077
4.603
led_inst/row_counter_4_s0
4.953
=====
SETUP
7.753
4.948
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.354
led_inst/n52_s5
3.732
4.258
led_inst/row_addr_2_s0
4.948
=====
SETUP
7.753
4.948
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.354
led_inst/n52_s5
3.732
4.258
led_inst/row_addr_3_s0
4.948
=====
SETUP
7.753
4.948
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.354
led_inst/n52_s5
3.732
4.258
led_inst/row_addr_4_s0
4.948
=====
SETUP
7.952
4.758
12.710
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.354
led_inst/n52_s5
3.732
4.258
led_inst/row_addr_0_s0
4.758
=====
SETUP
7.952
4.758
12.710
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.354
led_inst/n52_s5
3.732
4.258
led_inst/row_addr_1_s0
4.758
=====
SETUP
8.071
4.595
12.666
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.354
led_inst/n52_s5
3.732
4.258
led_inst/col_addr_2_s0
4.595
=====
SETUP
8.071
4.595
12.666
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.354
led_inst/n52_s5
3.732
4.258
led_inst/col_addr_3_s0
4.595
=====
SETUP
8.071
4.595
12.666
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.354
led_inst/n52_s5
3.732
4.258
led_inst/col_addr_4_s0
4.595
=====
SETUP
8.071
4.595
12.666
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.354
led_inst/n52_s5
3.732
4.258
led_inst/col_addr_5_s0
4.595
=====
SETUP
8.182
4.722
12.904
clk_ibuf
0.000
1.046
led_inst/col_counter_1_s0
2.977
3.360
led_inst/n38_s10
3.505
4.031
led_inst/n22_s2
4.196
4.722
led_inst/col_counter_5_s0
4.722
=====
SETUP
8.192
4.712
12.904
clk_ibuf
0.000
1.046
led_inst/col_counter_1_s0
2.977
3.360
led_inst/n38_s10
3.505
4.031
led_inst/n23_s2
4.196
4.712
led_inst/col_counter_4_s0
4.712
=====
SETUP
8.239
4.436
12.675
clk_ibuf
0.000
1.046
led_inst/con_state_2_s3
2.977
3.345
led_inst/display_clk_s4
3.570
4.086
led_inst/con_state_0_s1
4.436
=====
SETUP
8.243
4.680
12.923
clk_ibuf
0.000
1.046
led_inst/col_counter_4_s0
2.968
3.350
led_inst/n38_s11
3.495
4.022
led_inst/n39_s13
4.219
4.680
led_inst/con_state_0_s1
4.680
=====
SETUP
8.259
4.398
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.354
led_inst/n52_s5
3.732
4.258
led_inst/col_addr_0_s0
4.398
=====
SETUP
8.259
4.398
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.354
led_inst/n52_s5
3.732
4.258
led_inst/col_addr_1_s0
4.398
=====
SETUP
8.264
4.392
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_1_s0
2.977
3.360
led_inst/n46_s6
3.518
4.040
led_inst/col_counter_4_s0
4.392
=====
SETUP
8.264
4.392
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_1_s0
2.977
3.360
led_inst/n46_s6
3.518
4.040
led_inst/col_counter_5_s0
4.392
=====
HOLD
0.218
1.725
1.507
clk_ibuf
0.000
0.773
led_inst/row_addr_4_s0
1.496
1.637
fb_inst/mem_b_mem_b_0_0_s0
1.725
=====
HOLD
0.270
1.777
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_2_s0
1.474
1.615
fb_inst/mem_b_mem_b_0_0_s0
1.777
=====
HOLD
0.274
1.781
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_1_s0
1.470
1.611
fb_inst/mem_b_mem_b_0_0_s
1.781
=====
HOLD
0.275
1.778
1.503
clk_ibuf
0.000
0.773
led_inst/display_clk_s3
1.478
1.619
led_inst/n34_s13
1.625
1.778
led_inst/display_clk_s3
1.778
=====
HOLD
0.278
1.799
1.521
clk_ibuf
0.000
0.773
led_inst/re_s5
1.496
1.637
led_inst/n45_s12
1.646
1.799
led_inst/re_s5
1.799
=====
HOLD
0.278
1.773
1.495
clk_ibuf
0.000
0.773
led_inst/col_counter_4_s0
1.470
1.611
led_inst/n23_s2
1.620
1.773
led_inst/col_counter_4_s0
1.773
=====
HOLD
0.281
1.780
1.499
clk_ibuf
0.000
0.773
led_inst/col_counter_1_s0
1.474
1.615
led_inst/n26_s2
1.627
1.780
led_inst/col_counter_1_s0
1.780
=====
HOLD
0.290
1.797
1.507
clk_ibuf
0.000
0.773
led_inst/row_addr_1_s0
1.500
1.641
fb_inst/mem_b_mem_b_0_0_s0
1.797
=====
HOLD
0.290
1.797
1.507
clk_ibuf
0.000
0.773
led_inst/row_addr_0_s0
1.500
1.641
fb_inst/mem_b_mem_b_0_0_s0
1.797
=====
HOLD
0.309
1.714
1.405
clk_ibuf
0.000
0.773
led_inst/con_state_2_s3
1.474
1.618
led_inst/con_state_1_s0
1.714
=====
HOLD
0.310
1.817
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_4_s0
1.474
1.618
fb_inst/mem_b_mem_b_0_0_s0
1.817
=====
HOLD
0.325
1.832
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_0_s0
1.470
1.614
fb_inst/mem_b_mem_b_0_0_s
1.832
=====
HOLD
0.329
1.836
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_3_s0
1.474
1.618
fb_inst/mem_b_mem_b_0_0_s
1.836
=====
HOLD
0.329
1.836
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_2_s0
1.474
1.618
fb_inst/mem_b_mem_b_0_0_s
1.836
=====
HOLD
0.336
1.843
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_0_s0
1.470
1.614
fb_inst/mem_b_mem_b_0_0_s0
1.843
=====
HOLD
0.338
1.859
1.521
clk_ibuf
0.000
0.773
led_inst/row_counter_2_s0
1.496
1.637
led_inst/row_addr_2_s0
1.859
=====
HOLD
0.340
1.847
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_3_s0
1.474
1.618
fb_inst/mem_b_mem_b_0_0_s0
1.847
=====
HOLD
0.341
1.844
1.503
clk_ibuf
0.000
0.773
led_inst/col_counter_2_s0
1.478
1.619
led_inst/n25_s2
1.691
1.844
led_inst/col_counter_2_s0
1.844
=====
HOLD
0.341
1.844
1.503
clk_ibuf
0.000
0.773
led_inst/col_counter_2_s0
1.478
1.619
led_inst/n24_s2
1.691
1.844
led_inst/col_counter_3_s0
1.844
=====
HOLD
0.341
1.836
1.495
clk_ibuf
0.000
0.773
led_inst/col_counter_5_s0
1.470
1.611
led_inst/n22_s2
1.683
1.836
led_inst/col_counter_5_s0
1.836
=====
HOLD
0.344
1.851
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_5_s0
1.474
1.618
fb_inst/mem_b_mem_b_0_0_s
1.851
=====
HOLD
0.344
1.851
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_4_s0
1.474
1.618
fb_inst/mem_b_mem_b_0_0_s
1.851
=====
HOLD
0.346
1.853
1.507
clk_ibuf
0.000
0.773
led_inst/row_addr_4_s0
1.496
1.637
fb_inst/mem_b_mem_b_0_0_s
1.853
=====
HOLD
0.363
1.870
1.507
clk_ibuf
0.000
0.773
led_inst/row_addr_1_s0
1.500
1.641
fb_inst/mem_b_mem_b_0_0_s
1.870
=====
HOLD
0.363
1.862
1.499
clk_ibuf
0.000
0.773
led_inst/con_state_2_s3
1.474
1.615
led_inst/n37_s14
1.709
1.862
led_inst/con_state_2_s3
1.862
