/*
DISCLAIMER
This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products.
No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all
applicable laws, including copyright laws.
THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED
OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
NON-INFRINGEMENT.  ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY
LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT,
INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR
ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability
of this software. By using this software, you agree to the additional terms and conditions found by accessing the
following link:
http://www.renesas.com/disclaimer

*/
// Generated from SVD 1.2, with svd2pac 0.4.0 on Sat, 12 Apr 2025 22:20:32 +0000

#![allow(clippy::identity_op)]
#![allow(clippy::module_inception)]
#![allow(clippy::derivable_impls)]
#[allow(unused_imports)]
use crate::common::sealed;
#[allow(unused_imports)]
use crate::common::*;
#[doc = r"Serial Peripheral Interface 0"]
unsafe impl ::core::marker::Send for super::Spi0 {}
unsafe impl ::core::marker::Sync for super::Spi0 {}
impl super::Spi0 {
    #[allow(unused)]
    #[inline(always)]
    pub(crate) const fn _svd2pac_as_ptr(&self) -> *mut u8 {
        self.ptr
    }
    #[doc = "RSPI Data Register"]
    #[inline(always)]
    pub const fn spdr(&self) -> &'static crate::common::Reg<self::Spdr_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spdr_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(0usize),
            )
        }
    }

    #[doc = "RSPI Delay Control Register"]
    #[inline(always)]
    pub const fn spdecr(
        &self,
    ) -> &'static crate::common::Reg<self::Spdecr_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spdecr_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(4usize),
            )
        }
    }

    #[doc = "RSPI Control Register"]
    #[inline(always)]
    pub const fn spcr(&self) -> &'static crate::common::Reg<self::Spcr_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spcr_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(8usize),
            )
        }
    }

    #[doc = "RSPI Control Register 2"]
    #[inline(always)]
    pub const fn spcr2(&self) -> &'static crate::common::Reg<self::Spcr2_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spcr2_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(12usize),
            )
        }
    }

    #[doc = "RSPI Control Register 3"]
    #[inline(always)]
    pub const fn spcr3(&self) -> &'static crate::common::Reg<self::Spcr3_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spcr3_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(16usize),
            )
        }
    }

    #[doc = "RSPI Command Register 0"]
    #[inline(always)]
    pub const fn spcmd0(
        &self,
    ) -> &'static crate::common::Reg<self::Spcmd0_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spcmd0_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(20usize),
            )
        }
    }

    #[doc = "RSPI Command Register 1"]
    #[inline(always)]
    pub const fn spcmd1(
        &self,
    ) -> &'static crate::common::Reg<self::Spcmd1_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spcmd1_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(24usize),
            )
        }
    }

    #[doc = "RSPI Command Register 2"]
    #[inline(always)]
    pub const fn spcmd2(
        &self,
    ) -> &'static crate::common::Reg<self::Spcmd2_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spcmd2_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(28usize),
            )
        }
    }

    #[doc = "RSPI Command Register 3"]
    #[inline(always)]
    pub const fn spcmd3(
        &self,
    ) -> &'static crate::common::Reg<self::Spcmd3_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spcmd3_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(32usize),
            )
        }
    }

    #[doc = "RSPI Command Register 4"]
    #[inline(always)]
    pub const fn spcmd4(
        &self,
    ) -> &'static crate::common::Reg<self::Spcmd4_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spcmd4_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(36usize),
            )
        }
    }

    #[doc = "RSPI Command Register 5"]
    #[inline(always)]
    pub const fn spcmd5(
        &self,
    ) -> &'static crate::common::Reg<self::Spcmd5_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spcmd5_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(40usize),
            )
        }
    }

    #[doc = "RSPI Command Register 6"]
    #[inline(always)]
    pub const fn spcmd6(
        &self,
    ) -> &'static crate::common::Reg<self::Spcmd6_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spcmd6_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(44usize),
            )
        }
    }

    #[doc = "RSPI Command Register 7"]
    #[inline(always)]
    pub const fn spcmd7(
        &self,
    ) -> &'static crate::common::Reg<self::Spcmd7_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spcmd7_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(48usize),
            )
        }
    }

    #[doc = "RSPI Data Control Register"]
    #[inline(always)]
    pub const fn spdcr(&self) -> &'static crate::common::Reg<self::Spdcr_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spdcr_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(64usize),
            )
        }
    }

    #[doc = "RSPI Data Control Register 2"]
    #[inline(always)]
    pub const fn spdcr2(
        &self,
    ) -> &'static crate::common::Reg<self::Spdcr2_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spdcr2_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(68usize),
            )
        }
    }

    #[doc = "RSPI Status Register"]
    #[inline(always)]
    pub const fn spsr(&self) -> &'static crate::common::Reg<self::Spsr_SPEC, crate::common::R> {
        unsafe {
            crate::common::Reg::<self::Spsr_SPEC, crate::common::R>::from_ptr(
                self._svd2pac_as_ptr().add(80usize),
            )
        }
    }

    #[doc = "RSPI transmit FIFO status register"]
    #[inline(always)]
    pub const fn sptfsr(&self) -> &'static crate::common::Reg<self::Sptfsr_SPEC, crate::common::R> {
        unsafe {
            crate::common::Reg::<self::Sptfsr_SPEC, crate::common::R>::from_ptr(
                self._svd2pac_as_ptr().add(88usize),
            )
        }
    }

    #[doc = "RSPI receive FIFO status register"]
    #[inline(always)]
    pub const fn sprfsr(&self) -> &'static crate::common::Reg<self::Sprfsr_SPEC, crate::common::R> {
        unsafe {
            crate::common::Reg::<self::Sprfsr_SPEC, crate::common::R>::from_ptr(
                self._svd2pac_as_ptr().add(92usize),
            )
        }
    }

    #[doc = "RSPI Poling status regster"]
    #[inline(always)]
    pub const fn sppsr(&self) -> &'static crate::common::Reg<self::Sppsr_SPEC, crate::common::R> {
        unsafe {
            crate::common::Reg::<self::Sppsr_SPEC, crate::common::R>::from_ptr(
                self._svd2pac_as_ptr().add(96usize),
            )
        }
    }

    #[doc = "RSPI Status Clear Register"]
    #[inline(always)]
    pub const fn spsrc(&self) -> &'static crate::common::Reg<self::Spsrc_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spsrc_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(104usize),
            )
        }
    }

    #[doc = "RSPI FIFO clear register"]
    #[inline(always)]
    pub const fn spfcr(&self) -> &'static crate::common::Reg<self::Spfcr_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spfcr_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(108usize),
            )
        }
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spdr_SPEC;
impl crate::sealed::RegSpec for Spdr_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Data Register"]
pub type Spdr = crate::RegValueT<Spdr_SPEC>;

impl Spdr {
    #[doc = "SPDR is the interface with the buffers that hold data for transmission and reception by the SPI.When accessing in word (SPDCR.SPBYT=0 and  SPDCR.SPLW=1), access SPDR."]
    #[inline(always)]
    pub fn spd(
        self,
    ) -> crate::common::RegisterField<0, 0xffffffff, 1, 0, u32, Spdr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<0,0xffffffff,1,0,u32, Spdr_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spdr {
    #[inline(always)]
    fn default() -> Spdr {
        <crate::RegValueT<Spdr_SPEC> as RegisterValue<_>>::new(0)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spdecr_SPEC;
impl crate::sealed::RegSpec for Spdecr_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Delay Control Register"]
pub type Spdecr = crate::RegValueT<Spdecr_SPEC>;

impl Spdecr {
    #[doc = "RSPCK Delay setting bit"]
    #[inline(always)]
    pub fn sckdl(
        self,
    ) -> crate::common::RegisterField<0, 0x7, 1, 0, spdecr::Sckdl, Spdecr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x7,1,0,spdecr::Sckdl, Spdecr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Negation Delay Setting"]
    #[inline(always)]
    pub fn slndl(
        self,
    ) -> crate::common::RegisterField<8, 0x7, 1, 0, spdecr::Slndl, Spdecr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<8,0x7,1,0,spdecr::Slndl, Spdecr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI Next-Access Delay Setting"]
    #[inline(always)]
    pub fn spndl(
        self,
    ) -> crate::common::RegisterField<16, 0x7, 1, 0, spdecr::Spndl, Spdecr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<16,0x7,1,0,spdecr::Spndl, Spdecr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Adjust receive sampling by delaying 0 to 4 TCLK from the center of bit."]
    #[inline(always)]
    pub fn arst(
        self,
    ) -> crate::common::RegisterField<24, 0x7, 1, 0, spdecr::Arst, Spdecr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<24,0x7,1,0,spdecr::Arst, Spdecr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "These bits are read as 0000. The write value should be 0000."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<27, 0xf, 1, 0, u8, Spdecr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<27,0xf,1,0,u8, Spdecr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Receive sampling timing loopback adjustment function selection bit(Private)"]
    #[inline(always)]
    pub fn aslpen(
        self,
    ) -> crate::common::RegisterField<31, 0x1, 1, 0, spdecr::Aslpen, Spdecr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<31,0x1,1,0,spdecr::Aslpen, Spdecr_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spdecr {
    #[inline(always)]
    fn default() -> Spdecr {
        <crate::RegValueT<Spdecr_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod spdecr {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sckdl_SPEC;
    pub type Sckdl = crate::EnumBitfieldStruct<u8, Sckdl_SPEC>;
    impl Sckdl {
        #[doc = "1 RSPCK"]
        pub const _000: Self = Self::new(0);
        #[doc = "2 RSPCK"]
        pub const _001: Self = Self::new(1);
        #[doc = "3 RSPCK"]
        pub const _010: Self = Self::new(2);
        #[doc = "4 RSPCK"]
        pub const _011: Self = Self::new(3);
        #[doc = "5 RSPCK"]
        pub const _100: Self = Self::new(4);
        #[doc = "6 RSPCK"]
        pub const _101: Self = Self::new(5);
        #[doc = "7 RSPCK"]
        pub const _110: Self = Self::new(6);
        #[doc = "8 RSPCK"]
        pub const _111: Self = Self::new(7);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Slndl_SPEC;
    pub type Slndl = crate::EnumBitfieldStruct<u8, Slndl_SPEC>;
    impl Slndl {
        #[doc = "1 RSPCK"]
        pub const _000: Self = Self::new(0);
        #[doc = "2 RSPCK"]
        pub const _001: Self = Self::new(1);
        #[doc = "3 RSPCK"]
        pub const _010: Self = Self::new(2);
        #[doc = "4 RSPCK"]
        pub const _011: Self = Self::new(3);
        #[doc = "5 RSPCK"]
        pub const _100: Self = Self::new(4);
        #[doc = "6 RSPCK"]
        pub const _101: Self = Self::new(5);
        #[doc = "7 RSPCK"]
        pub const _110: Self = Self::new(6);
        #[doc = "8 RSPCK"]
        pub const _111: Self = Self::new(7);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spndl_SPEC;
    pub type Spndl = crate::EnumBitfieldStruct<u8, Spndl_SPEC>;
    impl Spndl {
        #[doc = "1 RSPCK + 2 TCLK"]
        pub const _000: Self = Self::new(0);
        #[doc = "2 RSPCK + 2 TCLK"]
        pub const _001: Self = Self::new(1);
        #[doc = "3 RSPCK + 2 TCLK"]
        pub const _010: Self = Self::new(2);
        #[doc = "4 RSPCK + 2 TCLK"]
        pub const _011: Self = Self::new(3);
        #[doc = "5 RSPCK + 2 TCLK"]
        pub const _100: Self = Self::new(4);
        #[doc = "6 RSPCK + 2 TCLK"]
        pub const _101: Self = Self::new(5);
        #[doc = "7 RSPCK + 2 TCLK"]
        pub const _110: Self = Self::new(6);
        #[doc = "8 RSPCK + 2 TCLK"]
        pub const _111: Self = Self::new(7);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Arst_SPEC;
    pub type Arst = crate::EnumBitfieldStruct<u8, Arst_SPEC>;
    impl Arst {
        #[doc = "0 TCLK delay"]
        pub const _000: Self = Self::new(0);
        #[doc = "1 TCLK delay"]
        pub const _001: Self = Self::new(1);
        #[doc = "2 TCLK delay"]
        pub const _010: Self = Self::new(2);
        #[doc = "3TCLK delay"]
        pub const _011: Self = Self::new(3);
        #[doc = "4 TCLK delay"]
        pub const _100: Self = Self::new(4);
        #[doc = "5 TCLK delay"]
        pub const _101: Self = Self::new(5);
        #[doc = "6 TCLK delay"]
        pub const _110: Self = Self::new(6);
        #[doc = "7 TCLK delay"]
        pub const _111: Self = Self::new(7);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Aslpen_SPEC;
    pub type Aslpen = crate::EnumBitfieldStruct<u8, Aslpen_SPEC>;
    impl Aslpen {
        #[doc = "Receive sampling timing loopback adjustment function enabled"]
        pub const _0: Self = Self::new(0);
        #[doc = "Receive sampling timing loopback adjustment function disabled"]
        pub const _1: Self = Self::new(1);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spcr_SPEC;
impl crate::sealed::RegSpec for Spcr_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Control Register"]
pub type Spcr = crate::RegValueT<Spcr_SPEC>;

impl Spcr {
    #[doc = "RSPI Function Enable"]
    #[inline(always)]
    pub fn spe(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, spcr::Spe, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<0,0x1,1,0,spcr::Spe, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "TI SSP clock format control bit"]
    #[inline(always)]
    pub fn sptick(
        self,
    ) -> crate::common::RegisterField<4, 0x3, 1, 0, spcr::Sptick, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<4,0x3,1,0,spcr::Sptick, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI master receive clock select bit"]
    #[inline(always)]
    pub fn spscksel(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, spcr::Spscksel, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<7,0x1,1,0,spcr::Spscksel, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Parity Enable"]
    #[inline(always)]
    pub fn sppe(
        self,
    ) -> crate::common::RegisterField<8, 0x1, 1, 0, spcr::Sppe, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<8,0x1,1,0,spcr::Sppe, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Parity Mode"]
    #[inline(always)]
    pub fn spoe(
        self,
    ) -> crate::common::RegisterField<9, 0x1, 1, 0, spcr::Spoe, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<9,0x1,1,0,spcr::Spoe, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Parity Self-Testing"]
    #[inline(always)]
    pub fn pte(
        self,
    ) -> crate::common::RegisterField<11, 0x1, 1, 0, spcr::Pte, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<11,0x1,1,0,spcr::Pte, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Auto-Stop Function Enable"]
    #[inline(always)]
    pub fn sckase(
        self,
    ) -> crate::common::RegisterField<12, 0x1, 1, 0, spcr::Sckase, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<12,0x1,1,0,spcr::Sckase, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Delay Selection Bit between frames for Burst Transfer"]
    #[inline(always)]
    pub fn bfds(
        self,
    ) -> crate::common::RegisterField<13, 0x1, 1, 0, spcr::Bfds, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<13,0x1,1,0,spcr::Bfds, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Mode Fault Error Detection Enable"]
    #[inline(always)]
    pub fn modfen(
        self,
    ) -> crate::common::RegisterField<14, 0x1, 1, 0, spcr::Modfen, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<14,0x1,1,0,spcr::Modfen, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Error Interrupt Enable"]
    #[inline(always)]
    pub fn speie(
        self,
    ) -> crate::common::RegisterField<16, 0x1, 1, 0, spcr::Speie, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<16,0x1,1,0,spcr::Speie, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Receive Buffer Full Interrupt Enable"]
    #[inline(always)]
    pub fn sprie(
        self,
    ) -> crate::common::RegisterField<17, 0x1, 1, 0, spcr::Sprie, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<17,0x1,1,0,spcr::Sprie, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Idle Interrupt Enable"]
    #[inline(always)]
    pub fn spiie(
        self,
    ) -> crate::common::RegisterField<18, 0x1, 1, 0, spcr::Spiie, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<18,0x1,1,0,spcr::Spiie, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Receive data ready error select bit"]
    #[inline(always)]
    pub fn spdres(
        self,
    ) -> crate::common::RegisterField<19, 0x1, 1, 0, spcr::Spdres, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<19,0x1,1,0,spcr::Spdres, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Transmit Buffer Empty Interrupt Enable"]
    #[inline(always)]
    pub fn sptie(
        self,
    ) -> crate::common::RegisterField<20, 0x1, 1, 0, spcr::Sptie, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<20,0x1,1,0,spcr::Sptie, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Communication End Interrupt Enable"]
    #[inline(always)]
    pub fn cendie(
        self,
    ) -> crate::common::RegisterField<21, 0x1, 1, 0, spcr::Cendie, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<21,0x1,1,0,spcr::Cendie, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Mode Select"]
    #[inline(always)]
    pub fn spms(
        self,
    ) -> crate::common::RegisterField<24, 0x1, 1, 0, spcr::Spms, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<24,0x1,1,0,spcr::Spms, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI frame format selection bit(Initial value: 1\'b0)"]
    #[inline(always)]
    pub fn spfrf(
        self,
    ) -> crate::common::RegisterField<25, 0x1, 1, 0, spcr::Spfrf, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<25,0x1,1,0,spcr::Spfrf, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "These bits are read as 00. The write value should be 00."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<26, 0x3, 1, 0, u8, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<26,0x3,1,0,u8, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Communications Operating Mode Select"]
    #[inline(always)]
    pub fn txmd(
        self,
    ) -> crate::common::RegisterField<28, 0x3, 1, 0, spcr::Txmd, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<28,0x3,1,0,spcr::Txmd, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Master/Slave Mode Select"]
    #[inline(always)]
    pub fn mstr(
        self,
    ) -> crate::common::RegisterField<30, 0x1, 1, 0, spcr::Mstr, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<30,0x1,1,0,spcr::Mstr, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Synchronization circuit bypass enable bit"]
    #[inline(always)]
    pub fn bpen(
        self,
    ) -> crate::common::RegisterField<31, 0x1, 1, 0, spcr::Bpen, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<31,0x1,1,0,spcr::Bpen, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spcr {
    #[inline(always)]
    fn default() -> Spcr {
        <crate::RegValueT<Spcr_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod spcr {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spe_SPEC;
    pub type Spe = crate::EnumBitfieldStruct<u8, Spe_SPEC>;
    impl Spe {
        #[doc = "Disable RSPI function"]
        pub const _0: Self = Self::new(0);
        #[doc = "Enable RSPI function."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sptick_SPEC;
    pub type Sptick = crate::EnumBitfieldStruct<u8, Sptick_SPEC>;
    impl Sptick {
        #[doc = "Default (no additional clock is output after the last data)"]
        pub const _00: Self = Self::new(0);
        #[doc = "Output 1RSPCK additionally after the last data"]
        pub const _01: Self = Self::new(1);
        #[doc = "Output ∞ RSPCK additionally after the last dataSetting other than above is prohibited"]
        pub const _11: Self = Self::new(3);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spscksel_SPEC;
    pub type Spscksel = crate::EnumBitfieldStruct<u8, Spscksel_SPEC>;
    impl Spscksel {
        #[doc = "MRIOCLK selection (analog delay adjustment)"]
        pub const _0: Self = Self::new(0);
        #[doc = "MRCLK selection (digital delay adjustment)"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sppe_SPEC;
    pub type Sppe = crate::EnumBitfieldStruct<u8, Sppe_SPEC>;
    impl Sppe {
        #[doc = "Do not add parity bit to transmit data and do not check parity bit of receive data"]
        pub const _0: Self = Self::new(0);
        #[doc = "Add parity bit to transmit data and check parity bit of receive data."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spoe_SPEC;
    pub type Spoe = crate::EnumBitfieldStruct<u8, Spoe_SPEC>;
    impl Spoe {
        #[doc = "Select even parity for transmission and reception"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select odd parity for transmission and reception."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Pte_SPEC;
    pub type Pte = crate::EnumBitfieldStruct<u8, Pte_SPEC>;
    impl Pte {
        #[doc = "Disable self-diagnosis function of the parity circuit"]
        pub const _0: Self = Self::new(0);
        #[doc = "Enable self-diagnosis function of the parity circuit."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sckase_SPEC;
    pub type Sckase = crate::EnumBitfieldStruct<u8, Sckase_SPEC>;
    impl Sckase {
        #[doc = "Disable RSPCK auto-stop function"]
        pub const _0: Self = Self::new(0);
        #[doc = "Enable RSPCK auto-stop function."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Bfds_SPEC;
    pub type Bfds = crate::EnumBitfieldStruct<u8, Bfds_SPEC>;
    impl Bfds {
        #[doc = "Delay (RSPCK delay, SSL negation delay and next-access delay) between frames is inserted in burst transfer"]
        pub const _0: Self = Self::new(0);
        #[doc = "Delay between frames is not inserted in burst transfer."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Modfen_SPEC;
    pub type Modfen = crate::EnumBitfieldStruct<u8, Modfen_SPEC>;
    impl Modfen {
        #[doc = "Disable detection of mode fault errors"]
        pub const _0: Self = Self::new(0);
        #[doc = "Enable detection of mode fault errors."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Speie_SPEC;
    pub type Speie = crate::EnumBitfieldStruct<u8, Speie_SPEC>;
    impl Speie {
        #[doc = "Disable RSPI error interrupt requests"]
        pub const _0: Self = Self::new(0);
        #[doc = "Enable RSPI error interrupt requests."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sprie_SPEC;
    pub type Sprie = crate::EnumBitfieldStruct<u8, Sprie_SPEC>;
    impl Sprie {
        #[doc = "Disable RSPI receive buffer full interrupt requests"]
        pub const _0: Self = Self::new(0);
        #[doc = "Enable RSPI receive buffer full interrupt requests."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spiie_SPEC;
    pub type Spiie = crate::EnumBitfieldStruct<u8, Spiie_SPEC>;
    impl Spiie {
        #[doc = "Disable idle interrupt requests"]
        pub const _0: Self = Self::new(0);
        #[doc = "Enable idle interrupt requests."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spdres_SPEC;
    pub type Spdres = crate::EnumBitfieldStruct<u8, Spdres_SPEC>;
    impl Spdres {
        #[doc = "Receive data full interrupt"]
        pub const _0: Self = Self::new(0);
        #[doc = "Error interrupt."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sptie_SPEC;
    pub type Sptie = crate::EnumBitfieldStruct<u8, Sptie_SPEC>;
    impl Sptie {
        #[doc = "Disable transmit buffer empty interrupt requests"]
        pub const _0: Self = Self::new(0);
        #[doc = "Enable transmit buffer empty interrupt requests."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cendie_SPEC;
    pub type Cendie = crate::EnumBitfieldStruct<u8, Cendie_SPEC>;
    impl Cendie {
        #[doc = "Disable communication end interrupt request"]
        pub const _0: Self = Self::new(0);
        #[doc = "Enable communication end interrupt request."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spms_SPEC;
    pub type Spms = crate::EnumBitfieldStruct<u8, Spms_SPEC>;
    impl Spms {
        #[doc = "Select RSPI operation (4-wire method)"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select clock synchronous operation (3-wire method)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spfrf_SPEC;
    pub type Spfrf = crate::EnumBitfieldStruct<u8, Spfrf_SPEC>;
    impl Spfrf {
        #[doc = "Motorola SPI"]
        pub const _0: Self = Self::new(0);
        #[doc = "TI SSP \""]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Txmd_SPEC;
    pub type Txmd = crate::EnumBitfieldStruct<u8, Txmd_SPEC>;
    impl Txmd {
        #[doc = "Transmission / reception serial communication"]
        pub const _00: Self = Self::new(0);
        #[doc = "Transmission only"]
        pub const _01: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Mstr_SPEC;
    pub type Mstr = crate::EnumBitfieldStruct<u8, Mstr_SPEC>;
    impl Mstr {
        #[doc = "Select slave mode"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select master mode."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Bpen_SPEC;
    pub type Bpen = crate::EnumBitfieldStruct<u8, Bpen_SPEC>;
    impl Bpen {
        #[doc = "Non-bypass"]
        pub const _0: Self = Self::new(0);
        #[doc = "Bypass"]
        pub const _1: Self = Self::new(1);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spcr2_SPEC;
impl crate::sealed::RegSpec for Spcr2_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Control Register 2"]
pub type Spcr2 = crate::RegValueT<Spcr2_SPEC>;

impl Spcr2 {
    #[doc = "Receive-only master frame processing count setting bit"]
    #[inline(always)]
    pub fn rmfm(
        self,
    ) -> crate::common::RegisterField<0, 0x1f, 1, 0, u8, Spcr2_SPEC, crate::common::RW> {
        crate::common::RegisterField::<0,0x1f,1,0,u8, Spcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Reception only master end bit"]
    #[inline(always)]
    pub fn rmedtg(
        self,
    ) -> crate::common::RegisterField<6, 0x1, 1, 0, spcr2::Rmedtg, Spcr2_SPEC, crate::common::W>
    {
        crate::common::RegisterField::<6,0x1,1,0,spcr2::Rmedtg, Spcr2_SPEC,crate::common::W>::from_register(self,0)
    }
    #[doc = "Reception only master start bit"]
    #[inline(always)]
    pub fn rmsttg(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, spcr2::Rmsttg, Spcr2_SPEC, crate::common::W>
    {
        crate::common::RegisterField::<7,0x1,1,0,spcr2::Rmsttg, Spcr2_SPEC,crate::common::W>::from_register(self,0)
    }
    #[doc = "RSPI Receive data ready detection adjustment bit"]
    #[inline(always)]
    pub fn spdrc(
        self,
    ) -> crate::common::RegisterField<8, 0xff, 1, 0, u8, Spcr2_SPEC, crate::common::RW> {
        crate::common::RegisterField::<8,0xff,1,0,u8, Spcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Loopback"]
    #[inline(always)]
    pub fn splp(
        self,
    ) -> crate::common::RegisterField<16, 0x1, 1, 0, spcr2::Splp, Spcr2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<16,0x1,1,0,spcr2::Splp, Spcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Loopback 2"]
    #[inline(always)]
    pub fn splp2(
        self,
    ) -> crate::common::RegisterField<17, 0x1, 1, 0, spcr2::Splp2, Spcr2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<17,0x1,1,0,spcr2::Splp2, Spcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Output Pin Mode Select"]
    #[inline(always)]
    pub fn spom(
        self,
    ) -> crate::common::RegisterField<18, 0x1, 1, 0, spcr2::Spom, Spcr2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<18,0x1,1,0,spcr2::Spom, Spcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "MOSI Idle Fixed Value"]
    #[inline(always)]
    pub fn moifv(
        self,
    ) -> crate::common::RegisterField<20, 0x1, 1, 0, spcr2::Moifv, Spcr2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<20,0x1,1,0,spcr2::Moifv, Spcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "MOSI Idle Value Fixing Enable"]
    #[inline(always)]
    pub fn moife(
        self,
    ) -> crate::common::RegisterField<21, 0x1, 1, 0, spcr2::Moife, Spcr2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<21,0x1,1,0,spcr2::Moife, Spcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI master receive clock analog delay setting bit"]
    #[inline(always)]
    pub fn spsckdl(
        self,
    ) -> crate::common::RegisterField<24, 0x7, 1, 0, spcr2::Spsckdl, Spcr2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<24,0x7,1,0,spcr2::Spsckdl, Spcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI transmit data delay setting bit"]
    #[inline(always)]
    pub fn sptddl(
        self,
    ) -> crate::common::RegisterField<28, 0x7, 1, 0, spcr2::Sptddl, Spcr2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<28,0x7,1,0,spcr2::Sptddl, Spcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "This bit is read as 0. The write value should be 0."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterFieldBool<31, 1, 0, Spcr2_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<31, 1, 0, Spcr2_SPEC, crate::common::RW>::from_register(
            self, 0,
        )
    }
}
impl ::core::default::Default for Spcr2 {
    #[inline(always)]
    fn default() -> Spcr2 {
        <crate::RegValueT<Spcr2_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod spcr2 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Rmedtg_SPEC;
    pub type Rmedtg = crate::EnumBitfieldStruct<u8, Rmedtg_SPEC>;
    impl Rmedtg {
        #[doc = "Reception only master and reception stopped"]
        pub const _0: Self = Self::new(0);
        #[doc = "Reception only starts with master(1 is writable only for receive master)"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Rmsttg_SPEC;
    pub type Rmsttg = crate::EnumBitfieldStruct<u8, Rmsttg_SPEC>;
    impl Rmsttg {
        #[doc = "Reception only master and reception stopped"]
        pub const _0: Self = Self::new(0);
        #[doc = "Reception only starts with master(1 is writable only for receive master)"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Splp_SPEC;
    pub type Splp = crate::EnumBitfieldStruct<u8, Splp_SPEC>;
    impl Splp {
        #[doc = "Normal mode"]
        pub const _0: Self = Self::new(0);
        #[doc = "Loopback mode (data is inverted for transmission)"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Splp2_SPEC;
    pub type Splp2 = crate::EnumBitfieldStruct<u8, Splp2_SPEC>;
    impl Splp2 {
        #[doc = "Normal mode"]
        pub const _0: Self = Self::new(0);
        #[doc = "Loopback mode (data is not inverted for transmission)"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spom_SPEC;
    pub type Spom = crate::EnumBitfieldStruct<u8, Spom_SPEC>;
    impl Spom {
        #[doc = "CMOS output"]
        pub const _0: Self = Self::new(0);
        #[doc = "Open-drain output"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Moifv_SPEC;
    pub type Moifv = crate::EnumBitfieldStruct<u8, Moifv_SPEC>;
    impl Moifv {
        #[doc = "Set level output on MOSIn pin during MOSI idling to correspond to low"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set level output on MOSIn pin during MOSI idling to correspond to high"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Moife_SPEC;
    pub type Moife = crate::EnumBitfieldStruct<u8, Moife_SPEC>;
    impl Moife {
        #[doc = "Set MOSI output value to equal final data from previous transfer"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set MOSI output value to equal value set in the MOIFV bit"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spsckdl_SPEC;
    pub type Spsckdl = crate::EnumBitfieldStruct<u8, Spsckdl_SPEC>;
    impl Spsckdl {
        #[doc = "No delay"]
        pub const _000: Self = Self::new(0);
        #[doc = "Enter the delay according to the product specifications."]
        pub const _001: Self = Self::new(1);
        #[doc = "↑"]
        pub const _010: Self = Self::new(2);
        #[doc = "↑"]
        pub const _011: Self = Self::new(3);
        #[doc = "↑"]
        pub const _100: Self = Self::new(4);
        #[doc = "↑"]
        pub const _101: Self = Self::new(5);
        #[doc = "↑"]
        pub const _110: Self = Self::new(6);
        #[doc = "↑"]
        pub const _111: Self = Self::new(7);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sptddl_SPEC;
    pub type Sptddl = crate::EnumBitfieldStruct<u8, Sptddl_SPEC>;
    impl Sptddl {
        #[doc = "No delay"]
        pub const _000: Self = Self::new(0);
        #[doc = "Enter the delay according to the product specifications."]
        pub const _001: Self = Self::new(1);
        #[doc = "↑"]
        pub const _010: Self = Self::new(2);
        #[doc = "↑"]
        pub const _011: Self = Self::new(3);
        #[doc = "↑"]
        pub const _100: Self = Self::new(4);
        #[doc = "↑"]
        pub const _101: Self = Self::new(5);
        #[doc = "↑"]
        pub const _110: Self = Self::new(6);
        #[doc = "↑"]
        pub const _111: Self = Self::new(7);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spcr3_SPEC;
impl crate::sealed::RegSpec for Spcr3_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Control Register 3"]
pub type Spcr3 = crate::RegValueT<Spcr3_SPEC>;

impl Spcr3 {
    #[doc = "SSL0 Signal Polarity Setting"]
    #[inline(always)]
    pub fn ssl0p(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, spcr3::Ssl0P, Spcr3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x1,1,0,spcr3::Ssl0P, Spcr3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL1 Signal Polarity Setting"]
    #[inline(always)]
    pub fn ssl1p(
        self,
    ) -> crate::common::RegisterField<1, 0x1, 1, 0, spcr3::Ssl1P, Spcr3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<1,0x1,1,0,spcr3::Ssl1P, Spcr3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL2 Signal Polarity Setting"]
    #[inline(always)]
    pub fn ssl2p(
        self,
    ) -> crate::common::RegisterField<2, 0x1, 1, 0, spcr3::Ssl2P, Spcr3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<2,0x1,1,0,spcr3::Ssl2P, Spcr3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL3 Signal Polarity Setting"]
    #[inline(always)]
    pub fn ssl3p(
        self,
    ) -> crate::common::RegisterField<3, 0x1, 1, 0, spcr3::Ssl3P, Spcr3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<3,0x1,1,0,spcr3::Ssl3P, Spcr3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL4 Signal Polarity Setting"]
    #[inline(always)]
    pub fn ssl4p(
        self,
    ) -> crate::common::RegisterField<4, 0x1, 1, 0, spcr3::Ssl4P, Spcr3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<4,0x1,1,0,spcr3::Ssl4P, Spcr3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL5 Signal Polarity Setting"]
    #[inline(always)]
    pub fn ssl5p(
        self,
    ) -> crate::common::RegisterField<5, 0x1, 1, 0, spcr3::Ssl5P, Spcr3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<5,0x1,1,0,spcr3::Ssl5P, Spcr3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL6 Signal Polarity Setting"]
    #[inline(always)]
    pub fn ssl6p(
        self,
    ) -> crate::common::RegisterField<6, 0x1, 1, 0, spcr3::Ssl6P, Spcr3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<6,0x1,1,0,spcr3::Ssl6P, Spcr3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL7 Signal Polarity Setting"]
    #[inline(always)]
    pub fn ssl7p(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, spcr3::Ssl7P, Spcr3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<7,0x1,1,0,spcr3::Ssl7P, Spcr3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPBR sets the bit rate in master mode."]
    #[inline(always)]
    pub fn spr(
        self,
    ) -> crate::common::RegisterField<8, 0xff, 1, 0, u8, Spcr3_SPEC, crate::common::RW> {
        crate::common::RegisterField::<8,0xff,1,0,u8, Spcr3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI sequence length setting bit"]
    #[inline(always)]
    pub fn spsln(
        self,
    ) -> crate::common::RegisterField<24, 0x7, 1, 0, spcr3::Spsln, Spcr3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<24,0x7,1,0,spcr3::Spsln, Spcr3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "These bits are read as 00000. The write value should be 00000."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<27, 0x1f, 1, 0, u8, Spcr3_SPEC, crate::common::RW> {
        crate::common::RegisterField::<27,0x1f,1,0,u8, Spcr3_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spcr3 {
    #[inline(always)]
    fn default() -> Spcr3 {
        <crate::RegValueT<Spcr3_SPEC> as RegisterValue<_>>::new(65280)
    }
}
pub mod spcr3 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssl0P_SPEC;
    pub type Ssl0P = crate::EnumBitfieldStruct<u8, Ssl0P_SPEC>;
    impl Ssl0P {
        #[doc = "Set SSL0 signal to active low"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set SSL0 signal to active high."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssl1P_SPEC;
    pub type Ssl1P = crate::EnumBitfieldStruct<u8, Ssl1P_SPEC>;
    impl Ssl1P {
        #[doc = "Set SSL1 signal to active low"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set SSL1 signal to active high."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssl2P_SPEC;
    pub type Ssl2P = crate::EnumBitfieldStruct<u8, Ssl2P_SPEC>;
    impl Ssl2P {
        #[doc = "Set SSL2 signal to active low"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set SSL2 signal to active high."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssl3P_SPEC;
    pub type Ssl3P = crate::EnumBitfieldStruct<u8, Ssl3P_SPEC>;
    impl Ssl3P {
        #[doc = "Set SSL3 signal to active low"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set SSL3 signal to active high."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssl4P_SPEC;
    pub type Ssl4P = crate::EnumBitfieldStruct<u8, Ssl4P_SPEC>;
    impl Ssl4P {
        #[doc = "Set SSL4 signal to active low"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set SSL4 signal to active high."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssl5P_SPEC;
    pub type Ssl5P = crate::EnumBitfieldStruct<u8, Ssl5P_SPEC>;
    impl Ssl5P {
        #[doc = "Set SSL5 signal to active low"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set SSL5 signal to active high."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssl6P_SPEC;
    pub type Ssl6P = crate::EnumBitfieldStruct<u8, Ssl6P_SPEC>;
    impl Ssl6P {
        #[doc = "Set SSL6 signal to active low"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set SSL6 signal to active high."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssl7P_SPEC;
    pub type Ssl7P = crate::EnumBitfieldStruct<u8, Ssl7P_SPEC>;
    impl Ssl7P {
        #[doc = "Set SSL7 signal to active low"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set SSL7 signal to active high."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spsln_SPEC;
    pub type Spsln = crate::EnumBitfieldStruct<u8, Spsln_SPEC>;
    impl Spsln {
        #[doc = "Sequence Length 1     SPDMDx   x = 0->0->..."]
        pub const _000: Self = Self::new(0);
        #[doc = "Sequence Length 2     SPDMDx   x = 0->1->0->..."]
        pub const _001: Self = Self::new(1);
        #[doc = "Sequence Length 3     SPDMDx   x = 0->1->2->0->..."]
        pub const _010: Self = Self::new(2);
        #[doc = "Sequence Length 4     SPDMDx   x = 0->1->2->3->0->..."]
        pub const _011: Self = Self::new(3);
        #[doc = "Sequence Length 5     SPDMDx   x = 0->1->2->3->4->0->..."]
        pub const _100: Self = Self::new(4);
        #[doc = "Sequence Length 6     SPDMDx   x = 0->1->2->3->4->5->0->..."]
        pub const _101: Self = Self::new(5);
        #[doc = "Sequence Length 7     SPDMDx   x = 0->1->2->3->4->5->6->0->..."]
        pub const _110: Self = Self::new(6);
        #[doc = "Sequence Length 8     SPDMDx   x = 0->1->2->3->4->5->6->7->0->..."]
        pub const _111: Self = Self::new(7);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spcmd0_SPEC;
impl crate::sealed::RegSpec for Spcmd0_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Command Register 0"]
pub type Spcmd0 = crate::RegValueT<Spcmd0_SPEC>;

impl Spcmd0 {
    #[doc = "RSPCK Phase Setting"]
    #[inline(always)]
    pub fn cpha0(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, spcmd0::Cpha0, Spcmd0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x1,1,0,spcmd0::Cpha0, Spcmd0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Polarity Setting"]
    #[inline(always)]
    pub fn cpol0(
        self,
    ) -> crate::common::RegisterField<1, 0x1, 1, 0, spcmd0::Cpol0, Spcmd0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<1,0x1,1,0,spcmd0::Cpol0, Spcmd0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Bit Rate Division Setting"]
    #[inline(always)]
    pub fn brdv0(
        self,
    ) -> crate::common::RegisterField<2, 0x3, 1, 0, spcmd0::Brdv0, Spcmd0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<2,0x3,1,0,spcmd0::Brdv0, Spcmd0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Level Keeping"]
    #[inline(always)]
    pub fn sslkp0(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, spcmd0::Sslkp0, Spcmd0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<7,0x1,1,0,spcmd0::Sslkp0, Spcmd0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI LSB First bit"]
    #[inline(always)]
    pub fn lsbf0(
        self,
    ) -> crate::common::RegisterField<12, 0x1, 1, 0, spcmd0::Lsbf0, Spcmd0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<12,0x1,1,0,spcmd0::Lsbf0, Spcmd0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Next-Access Delay Enable"]
    #[inline(always)]
    pub fn spnden0(
        self,
    ) -> crate::common::RegisterField<13, 0x1, 1, 0, spcmd0::Spnden0, Spcmd0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<13,0x1,1,0,spcmd0::Spnden0, Spcmd0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Negation Delay Setting Enable"]
    #[inline(always)]
    pub fn slnden0(
        self,
    ) -> crate::common::RegisterField<14, 0x1, 1, 0, spcmd0::Slnden0, Spcmd0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<14,0x1,1,0,spcmd0::Slnden0, Spcmd0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Delay Setting Enable"]
    #[inline(always)]
    pub fn sckden0(
        self,
    ) -> crate::common::RegisterField<15, 0x1, 1, 0, spcmd0::Sckden0, Spcmd0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<15,0x1,1,0,spcmd0::Sckden0, Spcmd0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI data length setting bit"]
    #[inline(always)]
    pub fn spb0(
        self,
    ) -> crate::common::RegisterField<16, 0x1f, 1, 0, spcmd0::Spb0, Spcmd0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<16,0x1f,1,0,spcmd0::Spb0, Spcmd0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Assertion Setting"]
    #[inline(always)]
    pub fn ssla0(
        self,
    ) -> crate::common::RegisterField<24, 0x7, 1, 0, spcmd0::Ssla0, Spcmd0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<24,0x7,1,0,spcmd0::Ssla0, Spcmd0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "These bits are read as 00000. The write value should be 00000."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<27, 0x1f, 1, 0, u8, Spcmd0_SPEC, crate::common::RW> {
        crate::common::RegisterField::<27,0x1f,1,0,u8, Spcmd0_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spcmd0 {
    #[inline(always)]
    fn default() -> Spcmd0 {
        <crate::RegValueT<Spcmd0_SPEC> as RegisterValue<_>>::new(458752)
    }
}
pub mod spcmd0 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpha0_SPEC;
    pub type Cpha0 = crate::EnumBitfieldStruct<u8, Cpha0_SPEC>;
    impl Cpha0 {
        #[doc = "Select data sampling on leading edge, data change on trailing edge"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select data change on leading edge, data sampling on trailing edge."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpol0_SPEC;
    pub type Cpol0 = crate::EnumBitfieldStruct<u8, Cpol0_SPEC>;
    impl Cpol0 {
        #[doc = "Set RSPCK low during idle"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set RSPCK high during idle."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Brdv0_SPEC;
    pub type Brdv0 = crate::EnumBitfieldStruct<u8, Brdv0_SPEC>;
    impl Brdv0 {
        #[doc = "Base bit rate"]
        pub const _00: Self = Self::new(0);
        #[doc = "Base bit rate divided by 2"]
        pub const _01: Self = Self::new(1);
        #[doc = "Base bit rate divided by 4"]
        pub const _10: Self = Self::new(2);
        #[doc = "Base bit rate divided by 8."]
        pub const _11: Self = Self::new(3);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sslkp0_SPEC;
    pub type Sslkp0 = crate::EnumBitfieldStruct<u8, Sslkp0_SPEC>;
    impl Sslkp0 {
        #[doc = "Negate all SSL signals on completion of transfer"]
        pub const _0: Self = Self::new(0);
        #[doc = "Keep SSL signal level from the end of transfer until the beginning of the next access."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Lsbf0_SPEC;
    pub type Lsbf0 = crate::EnumBitfieldStruct<u8, Lsbf0_SPEC>;
    impl Lsbf0 {
        #[doc = "MSB first"]
        pub const _0: Self = Self::new(0);
        #[doc = "LSB first."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spnden0_SPEC;
    pub type Spnden0 = crate::EnumBitfieldStruct<u8, Spnden0_SPEC>;
    impl Spnden0 {
        #[doc = "Select next-access delay of 1 RSPCK + 2 PCLK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select next-access delay equal to the setting in the SPI Next-Access Delay Register (SPND)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Slnden0_SPEC;
    pub type Slnden0 = crate::EnumBitfieldStruct<u8, Slnden0_SPEC>;
    impl Slnden0 {
        #[doc = "Select SSL negation delay of 1 RSPCK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select SSL negation delay equal to the setting in the SPI Slave Select Negation Delay Register (SSLND)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sckden0_SPEC;
    pub type Sckden0 = crate::EnumBitfieldStruct<u8, Sckden0_SPEC>;
    impl Sckden0 {
        #[doc = "Motolora SPI: RSPCK delay is 1RSPCK"]
        pub const _0: Self = Self::new(0);
        #[doc = "RSPCK delay is the value of the RSPCK delay register (SPCKD).Setting value"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spb0_SPEC;
    pub type Spb0 = crate::EnumBitfieldStruct<u8, Spb0_SPEC>;
    impl Spb0 {
        #[doc = "~ 00010: Setting prohibited(If set, the same operation as 00011)"]
        pub const _00000: Self = Self::new(0);
        #[doc = "4bit"]
        pub const _00011: Self = Self::new(3);
        #[doc = "5bit"]
        pub const _00100: Self = Self::new(4);
        #[doc = "6bit"]
        pub const _00101: Self = Self::new(5);
        #[doc = "31bit"]
        pub const _11110: Self = Self::new(30);
        #[doc = "32bit"]
        pub const _11111: Self = Self::new(31);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssla0_SPEC;
    pub type Ssla0 = crate::EnumBitfieldStruct<u8, Ssla0_SPEC>;
    impl Ssla0 {
        #[doc = "SSL0"]
        pub const _000: Self = Self::new(0);
        #[doc = "SSL1"]
        pub const _001: Self = Self::new(1);
        #[doc = "SSL2"]
        pub const _010: Self = Self::new(2);
        #[doc = "SSL3"]
        pub const _011: Self = Self::new(3);
        #[doc = "SSL4"]
        pub const _100: Self = Self::new(4);
        #[doc = "SSL5"]
        pub const _101: Self = Self::new(5);
        #[doc = "SSL6"]
        pub const _110: Self = Self::new(6);
        #[doc = "SSL7."]
        pub const _111: Self = Self::new(7);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spcmd1_SPEC;
impl crate::sealed::RegSpec for Spcmd1_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Command Register 1"]
pub type Spcmd1 = crate::RegValueT<Spcmd1_SPEC>;

impl Spcmd1 {
    #[doc = "RSPCK Phase Setting"]
    #[inline(always)]
    pub fn cpha1(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, spcmd1::Cpha1, Spcmd1_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x1,1,0,spcmd1::Cpha1, Spcmd1_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Polarity Setting"]
    #[inline(always)]
    pub fn cpol1(
        self,
    ) -> crate::common::RegisterField<1, 0x1, 1, 0, spcmd1::Cpol1, Spcmd1_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<1,0x1,1,0,spcmd1::Cpol1, Spcmd1_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Bit Rate Division Setting"]
    #[inline(always)]
    pub fn brdv1(
        self,
    ) -> crate::common::RegisterField<2, 0x3, 1, 0, spcmd1::Brdv1, Spcmd1_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<2,0x3,1,0,spcmd1::Brdv1, Spcmd1_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Level Keeping"]
    #[inline(always)]
    pub fn sslkp1(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, spcmd1::Sslkp1, Spcmd1_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<7,0x1,1,0,spcmd1::Sslkp1, Spcmd1_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI LSB First bit"]
    #[inline(always)]
    pub fn lsbf1(
        self,
    ) -> crate::common::RegisterField<12, 0x1, 1, 0, spcmd1::Lsbf1, Spcmd1_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<12,0x1,1,0,spcmd1::Lsbf1, Spcmd1_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Next-Access Delay Enable"]
    #[inline(always)]
    pub fn spnden1(
        self,
    ) -> crate::common::RegisterField<13, 0x1, 1, 0, spcmd1::Spnden1, Spcmd1_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<13,0x1,1,0,spcmd1::Spnden1, Spcmd1_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Negation Delay Setting Enable"]
    #[inline(always)]
    pub fn slnden1(
        self,
    ) -> crate::common::RegisterField<14, 0x1, 1, 0, spcmd1::Slnden1, Spcmd1_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<14,0x1,1,0,spcmd1::Slnden1, Spcmd1_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Delay Setting Enable"]
    #[inline(always)]
    pub fn sckden1(
        self,
    ) -> crate::common::RegisterField<15, 0x1, 1, 0, spcmd1::Sckden1, Spcmd1_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<15,0x1,1,0,spcmd1::Sckden1, Spcmd1_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI data length setting bit"]
    #[inline(always)]
    pub fn spb1(
        self,
    ) -> crate::common::RegisterField<16, 0x1f, 1, 0, spcmd1::Spb1, Spcmd1_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<16,0x1f,1,0,spcmd1::Spb1, Spcmd1_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Assertion Setting"]
    #[inline(always)]
    pub fn ssla1(
        self,
    ) -> crate::common::RegisterField<24, 0x7, 1, 0, spcmd1::Ssla1, Spcmd1_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<24,0x7,1,0,spcmd1::Ssla1, Spcmd1_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "These bits are read as 00000. The write value should be 00000."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<27, 0x1f, 1, 0, u8, Spcmd1_SPEC, crate::common::RW> {
        crate::common::RegisterField::<27,0x1f,1,0,u8, Spcmd1_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spcmd1 {
    #[inline(always)]
    fn default() -> Spcmd1 {
        <crate::RegValueT<Spcmd1_SPEC> as RegisterValue<_>>::new(458752)
    }
}
pub mod spcmd1 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpha1_SPEC;
    pub type Cpha1 = crate::EnumBitfieldStruct<u8, Cpha1_SPEC>;
    impl Cpha1 {
        #[doc = "Select data sampling on leading edge, data change on trailing edge"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select data change on leading edge, data sampling on trailing edge."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpol1_SPEC;
    pub type Cpol1 = crate::EnumBitfieldStruct<u8, Cpol1_SPEC>;
    impl Cpol1 {
        #[doc = "Set RSPCK low during idle"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set RSPCK high during idle."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Brdv1_SPEC;
    pub type Brdv1 = crate::EnumBitfieldStruct<u8, Brdv1_SPEC>;
    impl Brdv1 {
        #[doc = "Base bit rate"]
        pub const _00: Self = Self::new(0);
        #[doc = "Base bit rate divided by 2"]
        pub const _01: Self = Self::new(1);
        #[doc = "Base bit rate divided by 4"]
        pub const _10: Self = Self::new(2);
        #[doc = "Base bit rate divided by 8."]
        pub const _11: Self = Self::new(3);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sslkp1_SPEC;
    pub type Sslkp1 = crate::EnumBitfieldStruct<u8, Sslkp1_SPEC>;
    impl Sslkp1 {
        #[doc = "Negate all SSL signals on completion of transfer"]
        pub const _0: Self = Self::new(0);
        #[doc = "Keep SSL signal level from the end of transfer until the beginning of the next access."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Lsbf1_SPEC;
    pub type Lsbf1 = crate::EnumBitfieldStruct<u8, Lsbf1_SPEC>;
    impl Lsbf1 {
        #[doc = "MSB first"]
        pub const _0: Self = Self::new(0);
        #[doc = "LSB first."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spnden1_SPEC;
    pub type Spnden1 = crate::EnumBitfieldStruct<u8, Spnden1_SPEC>;
    impl Spnden1 {
        #[doc = "Select next-access delay of 1 RSPCK + 2 PCLK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select next-access delay equal to the setting in the SPI Next-Access Delay Register (SPND)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Slnden1_SPEC;
    pub type Slnden1 = crate::EnumBitfieldStruct<u8, Slnden1_SPEC>;
    impl Slnden1 {
        #[doc = "Select SSL negation delay of 1 RSPCK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select SSL negation delay equal to the setting in the SPI Slave Select Negation Delay Register (SSLND)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sckden1_SPEC;
    pub type Sckden1 = crate::EnumBitfieldStruct<u8, Sckden1_SPEC>;
    impl Sckden1 {
        #[doc = "Select RSPCK delay of 1RSPCK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select RSPCK delay equal to the setting in the SPI Clock Delay Register (SPCKD)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spb1_SPEC;
    pub type Spb1 = crate::EnumBitfieldStruct<u8, Spb1_SPEC>;
    impl Spb1 {
        #[doc = "~ 00010: Setting prohibited(If set, the same operation as 00011)"]
        pub const _00000: Self = Self::new(0);
        #[doc = "4bit"]
        pub const _00011: Self = Self::new(3);
        #[doc = "5bit"]
        pub const _00100: Self = Self::new(4);
        #[doc = "6bit"]
        pub const _00101: Self = Self::new(5);
        #[doc = "31bit"]
        pub const _11110: Self = Self::new(30);
        #[doc = "32bit"]
        pub const _11111: Self = Self::new(31);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssla1_SPEC;
    pub type Ssla1 = crate::EnumBitfieldStruct<u8, Ssla1_SPEC>;
    impl Ssla1 {
        #[doc = "SSL0"]
        pub const _000: Self = Self::new(0);
        #[doc = "SSL1"]
        pub const _001: Self = Self::new(1);
        #[doc = "SSL2"]
        pub const _010: Self = Self::new(2);
        #[doc = "SSL3"]
        pub const _011: Self = Self::new(3);
        #[doc = "SSL4"]
        pub const _100: Self = Self::new(4);
        #[doc = "SSL5"]
        pub const _101: Self = Self::new(5);
        #[doc = "SSL6"]
        pub const _110: Self = Self::new(6);
        #[doc = "SSL7"]
        pub const _111: Self = Self::new(7);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spcmd2_SPEC;
impl crate::sealed::RegSpec for Spcmd2_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Command Register 2"]
pub type Spcmd2 = crate::RegValueT<Spcmd2_SPEC>;

impl Spcmd2 {
    #[doc = "RSPCK Phase Setting"]
    #[inline(always)]
    pub fn cpha2(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, spcmd2::Cpha2, Spcmd2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x1,1,0,spcmd2::Cpha2, Spcmd2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Polarity Setting"]
    #[inline(always)]
    pub fn cpol2(
        self,
    ) -> crate::common::RegisterField<1, 0x1, 1, 0, spcmd2::Cpol2, Spcmd2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<1,0x1,1,0,spcmd2::Cpol2, Spcmd2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Bit Rate Division Setting"]
    #[inline(always)]
    pub fn brdv2(
        self,
    ) -> crate::common::RegisterField<2, 0x3, 1, 0, spcmd2::Brdv2, Spcmd2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<2,0x3,1,0,spcmd2::Brdv2, Spcmd2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Level Keeping"]
    #[inline(always)]
    pub fn sslkp2(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, spcmd2::Sslkp2, Spcmd2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<7,0x1,1,0,spcmd2::Sslkp2, Spcmd2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI LSB First bit"]
    #[inline(always)]
    pub fn lsbf2(
        self,
    ) -> crate::common::RegisterField<12, 0x1, 1, 0, spcmd2::Lsbf2, Spcmd2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<12,0x1,1,0,spcmd2::Lsbf2, Spcmd2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Next-Access Delay Enable"]
    #[inline(always)]
    pub fn spnden2(
        self,
    ) -> crate::common::RegisterField<13, 0x1, 1, 0, spcmd2::Spnden2, Spcmd2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<13,0x1,1,0,spcmd2::Spnden2, Spcmd2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Negation Delay Setting Enable"]
    #[inline(always)]
    pub fn slnden2(
        self,
    ) -> crate::common::RegisterField<14, 0x1, 1, 0, spcmd2::Slnden2, Spcmd2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<14,0x1,1,0,spcmd2::Slnden2, Spcmd2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Delay Setting Enable"]
    #[inline(always)]
    pub fn sckden2(
        self,
    ) -> crate::common::RegisterField<15, 0x1, 1, 0, spcmd2::Sckden2, Spcmd2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<15,0x1,1,0,spcmd2::Sckden2, Spcmd2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI data length setting bit"]
    #[inline(always)]
    pub fn spb2(
        self,
    ) -> crate::common::RegisterField<16, 0x1f, 1, 0, spcmd2::Spb2, Spcmd2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<16,0x1f,1,0,spcmd2::Spb2, Spcmd2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Assertion Setting"]
    #[inline(always)]
    pub fn ssla2(
        self,
    ) -> crate::common::RegisterField<24, 0x7, 1, 0, spcmd2::Ssla2, Spcmd2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<24,0x7,1,0,spcmd2::Ssla2, Spcmd2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "These bits are read as 00000. The write value should be 00000."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<27, 0x1f, 1, 0, u8, Spcmd2_SPEC, crate::common::RW> {
        crate::common::RegisterField::<27,0x1f,1,0,u8, Spcmd2_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spcmd2 {
    #[inline(always)]
    fn default() -> Spcmd2 {
        <crate::RegValueT<Spcmd2_SPEC> as RegisterValue<_>>::new(458752)
    }
}
pub mod spcmd2 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpha2_SPEC;
    pub type Cpha2 = crate::EnumBitfieldStruct<u8, Cpha2_SPEC>;
    impl Cpha2 {
        #[doc = "Select data sampling on leading edge, data change on trailing edge"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select data change on leading edge, data sampling on trailing edge."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpol2_SPEC;
    pub type Cpol2 = crate::EnumBitfieldStruct<u8, Cpol2_SPEC>;
    impl Cpol2 {
        #[doc = "Set RSPCK low during idle"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set RSPCK high during idle."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Brdv2_SPEC;
    pub type Brdv2 = crate::EnumBitfieldStruct<u8, Brdv2_SPEC>;
    impl Brdv2 {
        #[doc = "Base bit rate"]
        pub const _00: Self = Self::new(0);
        #[doc = "Base bit rate divided by 2"]
        pub const _01: Self = Self::new(1);
        #[doc = "Base bit rate divided by 4"]
        pub const _10: Self = Self::new(2);
        #[doc = "Base bit rate divided by 8."]
        pub const _11: Self = Self::new(3);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sslkp2_SPEC;
    pub type Sslkp2 = crate::EnumBitfieldStruct<u8, Sslkp2_SPEC>;
    impl Sslkp2 {
        #[doc = "Negate all SSL signals on completion of transfer"]
        pub const _0: Self = Self::new(0);
        #[doc = "Keep SSL signal level from the end of transfer until the beginning of the next access."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Lsbf2_SPEC;
    pub type Lsbf2 = crate::EnumBitfieldStruct<u8, Lsbf2_SPEC>;
    impl Lsbf2 {
        #[doc = "MSB first"]
        pub const _0: Self = Self::new(0);
        #[doc = "LSB first."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spnden2_SPEC;
    pub type Spnden2 = crate::EnumBitfieldStruct<u8, Spnden2_SPEC>;
    impl Spnden2 {
        #[doc = "Select next-access delay of 1 RSPCK + 2 PCLK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select next-access delay equal to the setting in the SPI Next-Access Delay Register (SPND)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Slnden2_SPEC;
    pub type Slnden2 = crate::EnumBitfieldStruct<u8, Slnden2_SPEC>;
    impl Slnden2 {
        #[doc = "Select SSL negation delay of 1 RSPCK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select SSL negation delay equal to the setting in the SPI Slave Select Negation Delay Register (SSLND)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sckden2_SPEC;
    pub type Sckden2 = crate::EnumBitfieldStruct<u8, Sckden2_SPEC>;
    impl Sckden2 {
        #[doc = "Select RSPCK delay of 1RSPCK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select RSPCK delay equal to the setting in the SPI Clock Delay Register (SPCKD)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spb2_SPEC;
    pub type Spb2 = crate::EnumBitfieldStruct<u8, Spb2_SPEC>;
    impl Spb2 {
        #[doc = "~ 00010: Setting prohibited(If set, the same operation as 00011)"]
        pub const _00000: Self = Self::new(0);
        #[doc = "4bit"]
        pub const _00011: Self = Self::new(3);
        #[doc = "5bit"]
        pub const _00100: Self = Self::new(4);
        #[doc = "6bit"]
        pub const _00101: Self = Self::new(5);
        #[doc = "31bit"]
        pub const _11110: Self = Self::new(30);
        #[doc = "32bit"]
        pub const _11111: Self = Self::new(31);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssla2_SPEC;
    pub type Ssla2 = crate::EnumBitfieldStruct<u8, Ssla2_SPEC>;
    impl Ssla2 {
        #[doc = "SSL0"]
        pub const _000: Self = Self::new(0);
        #[doc = "SSL1"]
        pub const _001: Self = Self::new(1);
        #[doc = "SSL2"]
        pub const _010: Self = Self::new(2);
        #[doc = "SSL3"]
        pub const _011: Self = Self::new(3);
        #[doc = "SSL4"]
        pub const _100: Self = Self::new(4);
        #[doc = "SSL5"]
        pub const _101: Self = Self::new(5);
        #[doc = "SSL6"]
        pub const _110: Self = Self::new(6);
        #[doc = "SSL7"]
        pub const _111: Self = Self::new(7);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spcmd3_SPEC;
impl crate::sealed::RegSpec for Spcmd3_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Command Register 3"]
pub type Spcmd3 = crate::RegValueT<Spcmd3_SPEC>;

impl Spcmd3 {
    #[doc = "RSPCK Phase Setting"]
    #[inline(always)]
    pub fn cpha3(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, spcmd3::Cpha3, Spcmd3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x1,1,0,spcmd3::Cpha3, Spcmd3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Polarity Setting"]
    #[inline(always)]
    pub fn cpol3(
        self,
    ) -> crate::common::RegisterField<1, 0x1, 1, 0, spcmd3::Cpol3, Spcmd3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<1,0x1,1,0,spcmd3::Cpol3, Spcmd3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Bit Rate Division Setting"]
    #[inline(always)]
    pub fn brdv3(
        self,
    ) -> crate::common::RegisterField<2, 0x3, 1, 0, spcmd3::Brdv3, Spcmd3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<2,0x3,1,0,spcmd3::Brdv3, Spcmd3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Level Keeping"]
    #[inline(always)]
    pub fn sslkp3(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, spcmd3::Sslkp3, Spcmd3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<7,0x1,1,0,spcmd3::Sslkp3, Spcmd3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI LSB First bit"]
    #[inline(always)]
    pub fn lsbf3(
        self,
    ) -> crate::common::RegisterField<12, 0x1, 1, 0, spcmd3::Lsbf3, Spcmd3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<12,0x1,1,0,spcmd3::Lsbf3, Spcmd3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Next-Access Delay Enable"]
    #[inline(always)]
    pub fn spnden3(
        self,
    ) -> crate::common::RegisterField<13, 0x1, 1, 0, spcmd3::Spnden3, Spcmd3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<13,0x1,1,0,spcmd3::Spnden3, Spcmd3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Negation Delay Setting Enable"]
    #[inline(always)]
    pub fn slnden3(
        self,
    ) -> crate::common::RegisterField<14, 0x1, 1, 0, spcmd3::Slnden3, Spcmd3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<14,0x1,1,0,spcmd3::Slnden3, Spcmd3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Delay Setting Enable"]
    #[inline(always)]
    pub fn sckden3(
        self,
    ) -> crate::common::RegisterField<15, 0x1, 1, 0, spcmd3::Sckden3, Spcmd3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<15,0x1,1,0,spcmd3::Sckden3, Spcmd3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI data length setting bit"]
    #[inline(always)]
    pub fn spb3(
        self,
    ) -> crate::common::RegisterField<16, 0x1f, 1, 0, spcmd3::Spb3, Spcmd3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<16,0x1f,1,0,spcmd3::Spb3, Spcmd3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Assertion Setting"]
    #[inline(always)]
    pub fn ssla3(
        self,
    ) -> crate::common::RegisterField<24, 0x7, 1, 0, spcmd3::Ssla3, Spcmd3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<24,0x7,1,0,spcmd3::Ssla3, Spcmd3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "These bits are read as 00000. The write value should be 00000."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<27, 0x1f, 1, 0, u8, Spcmd3_SPEC, crate::common::RW> {
        crate::common::RegisterField::<27,0x1f,1,0,u8, Spcmd3_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spcmd3 {
    #[inline(always)]
    fn default() -> Spcmd3 {
        <crate::RegValueT<Spcmd3_SPEC> as RegisterValue<_>>::new(458752)
    }
}
pub mod spcmd3 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpha3_SPEC;
    pub type Cpha3 = crate::EnumBitfieldStruct<u8, Cpha3_SPEC>;
    impl Cpha3 {
        #[doc = "Select data sampling on leading edge, data change on trailing edge"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select data change on leading edge, data sampling on trailing edge."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpol3_SPEC;
    pub type Cpol3 = crate::EnumBitfieldStruct<u8, Cpol3_SPEC>;
    impl Cpol3 {
        #[doc = "Set RSPCK low during idle"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set RSPCK high during idle."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Brdv3_SPEC;
    pub type Brdv3 = crate::EnumBitfieldStruct<u8, Brdv3_SPEC>;
    impl Brdv3 {
        #[doc = "Base bit rate"]
        pub const _00: Self = Self::new(0);
        #[doc = "Base bit rate divided by 2"]
        pub const _01: Self = Self::new(1);
        #[doc = "Base bit rate divided by 4"]
        pub const _10: Self = Self::new(2);
        #[doc = "Base bit rate divided by 8."]
        pub const _11: Self = Self::new(3);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sslkp3_SPEC;
    pub type Sslkp3 = crate::EnumBitfieldStruct<u8, Sslkp3_SPEC>;
    impl Sslkp3 {
        #[doc = "Negate all SSL signals on completion of transfer"]
        pub const _0: Self = Self::new(0);
        #[doc = "Keep SSL signal level from the end of transfer until the beginning of the next access."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Lsbf3_SPEC;
    pub type Lsbf3 = crate::EnumBitfieldStruct<u8, Lsbf3_SPEC>;
    impl Lsbf3 {
        #[doc = "MSB first"]
        pub const _0: Self = Self::new(0);
        #[doc = "LSB first."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spnden3_SPEC;
    pub type Spnden3 = crate::EnumBitfieldStruct<u8, Spnden3_SPEC>;
    impl Spnden3 {
        #[doc = "Select next-access delay of 1 RSPCK + 2 PCLK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select next-access delay equal to the setting in the SPI Next-Access Delay Register (SPND)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Slnden3_SPEC;
    pub type Slnden3 = crate::EnumBitfieldStruct<u8, Slnden3_SPEC>;
    impl Slnden3 {
        #[doc = "Select SSL negation delay of 1 RSPCK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select SSL negation delay equal to the setting in the SPI Slave Select Negation Delay Register (SSLND)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sckden3_SPEC;
    pub type Sckden3 = crate::EnumBitfieldStruct<u8, Sckden3_SPEC>;
    impl Sckden3 {
        #[doc = "Select RSPCK delay of 1RSPCK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select RSPCK delay equal to the setting in the SPI Clock Delay Register (SPCKD)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spb3_SPEC;
    pub type Spb3 = crate::EnumBitfieldStruct<u8, Spb3_SPEC>;
    impl Spb3 {
        #[doc = "~ 00010: Setting prohibited(If set, the same operation as 00011)"]
        pub const _00000: Self = Self::new(0);
        #[doc = "4bit"]
        pub const _00011: Self = Self::new(3);
        #[doc = "5bit"]
        pub const _00100: Self = Self::new(4);
        #[doc = "6bit"]
        pub const _00101: Self = Self::new(5);
        #[doc = "31bit"]
        pub const _11110: Self = Self::new(30);
        #[doc = "32bit"]
        pub const _11111: Self = Self::new(31);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssla3_SPEC;
    pub type Ssla3 = crate::EnumBitfieldStruct<u8, Ssla3_SPEC>;
    impl Ssla3 {
        #[doc = "SSL0"]
        pub const _000: Self = Self::new(0);
        #[doc = "SSL1"]
        pub const _001: Self = Self::new(1);
        #[doc = "SSL2"]
        pub const _010: Self = Self::new(2);
        #[doc = "SSL3"]
        pub const _011: Self = Self::new(3);
        #[doc = "SSL4"]
        pub const _100: Self = Self::new(4);
        #[doc = "SSL5"]
        pub const _101: Self = Self::new(5);
        #[doc = "SSL6"]
        pub const _110: Self = Self::new(6);
        #[doc = "SSL7"]
        pub const _111: Self = Self::new(7);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spcmd4_SPEC;
impl crate::sealed::RegSpec for Spcmd4_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Command Register 4"]
pub type Spcmd4 = crate::RegValueT<Spcmd4_SPEC>;

impl Spcmd4 {
    #[doc = "RSPCK Phase Setting"]
    #[inline(always)]
    pub fn cpha4(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, spcmd4::Cpha4, Spcmd4_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x1,1,0,spcmd4::Cpha4, Spcmd4_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Polarity Setting"]
    #[inline(always)]
    pub fn cpol4(
        self,
    ) -> crate::common::RegisterField<1, 0x1, 1, 0, spcmd4::Cpol4, Spcmd4_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<1,0x1,1,0,spcmd4::Cpol4, Spcmd4_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Bit Rate Division Setting"]
    #[inline(always)]
    pub fn brdv4(
        self,
    ) -> crate::common::RegisterField<2, 0x3, 1, 0, spcmd4::Brdv4, Spcmd4_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<2,0x3,1,0,spcmd4::Brdv4, Spcmd4_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Level Keeping"]
    #[inline(always)]
    pub fn sslkp4(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, spcmd4::Sslkp4, Spcmd4_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<7,0x1,1,0,spcmd4::Sslkp4, Spcmd4_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI LSB First bit"]
    #[inline(always)]
    pub fn lsbf4(
        self,
    ) -> crate::common::RegisterField<12, 0x1, 1, 0, spcmd4::Lsbf4, Spcmd4_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<12,0x1,1,0,spcmd4::Lsbf4, Spcmd4_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Next-Access Delay Enable"]
    #[inline(always)]
    pub fn spnden4(
        self,
    ) -> crate::common::RegisterField<13, 0x1, 1, 0, spcmd4::Spnden4, Spcmd4_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<13,0x1,1,0,spcmd4::Spnden4, Spcmd4_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Negation Delay Setting Enable"]
    #[inline(always)]
    pub fn slnden4(
        self,
    ) -> crate::common::RegisterField<14, 0x1, 1, 0, spcmd4::Slnden4, Spcmd4_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<14,0x1,1,0,spcmd4::Slnden4, Spcmd4_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Delay Setting Enable"]
    #[inline(always)]
    pub fn sckden4(
        self,
    ) -> crate::common::RegisterField<15, 0x1, 1, 0, spcmd4::Sckden4, Spcmd4_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<15,0x1,1,0,spcmd4::Sckden4, Spcmd4_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI data length setting bit"]
    #[inline(always)]
    pub fn spb4(
        self,
    ) -> crate::common::RegisterField<16, 0x1f, 1, 0, spcmd4::Spb4, Spcmd4_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<16,0x1f,1,0,spcmd4::Spb4, Spcmd4_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Assertion Setting"]
    #[inline(always)]
    pub fn ssla4(
        self,
    ) -> crate::common::RegisterField<24, 0x7, 1, 0, spcmd4::Ssla4, Spcmd4_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<24,0x7,1,0,spcmd4::Ssla4, Spcmd4_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "These bits are read as 00000. The write value should be 00000."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<27, 0x1f, 1, 0, u8, Spcmd4_SPEC, crate::common::RW> {
        crate::common::RegisterField::<27,0x1f,1,0,u8, Spcmd4_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spcmd4 {
    #[inline(always)]
    fn default() -> Spcmd4 {
        <crate::RegValueT<Spcmd4_SPEC> as RegisterValue<_>>::new(458752)
    }
}
pub mod spcmd4 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpha4_SPEC;
    pub type Cpha4 = crate::EnumBitfieldStruct<u8, Cpha4_SPEC>;
    impl Cpha4 {
        #[doc = "Select data sampling on leading edge, data change on trailing edge"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select data change on leading edge, data sampling on trailing edge."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpol4_SPEC;
    pub type Cpol4 = crate::EnumBitfieldStruct<u8, Cpol4_SPEC>;
    impl Cpol4 {
        #[doc = "Set RSPCK low during idle"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set RSPCK high during idle."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Brdv4_SPEC;
    pub type Brdv4 = crate::EnumBitfieldStruct<u8, Brdv4_SPEC>;
    impl Brdv4 {
        #[doc = "Base bit rate"]
        pub const _00: Self = Self::new(0);
        #[doc = "Base bit rate divided by 2"]
        pub const _01: Self = Self::new(1);
        #[doc = "Base bit rate divided by 4"]
        pub const _10: Self = Self::new(2);
        #[doc = "Base bit rate divided by 8."]
        pub const _11: Self = Self::new(3);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sslkp4_SPEC;
    pub type Sslkp4 = crate::EnumBitfieldStruct<u8, Sslkp4_SPEC>;
    impl Sslkp4 {
        #[doc = "Negate all SSL signals on completion of transfer"]
        pub const _0: Self = Self::new(0);
        #[doc = "Keep SSL signal level from the end of transfer until the beginning of the next access."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Lsbf4_SPEC;
    pub type Lsbf4 = crate::EnumBitfieldStruct<u8, Lsbf4_SPEC>;
    impl Lsbf4 {
        #[doc = "MSB first"]
        pub const _0: Self = Self::new(0);
        #[doc = "LSB first."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spnden4_SPEC;
    pub type Spnden4 = crate::EnumBitfieldStruct<u8, Spnden4_SPEC>;
    impl Spnden4 {
        #[doc = "Select next-access delay of 1 RSPCK + 2 PCLK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select next-access delay equal to the setting in the SPI Next-Access Delay Register (SPND)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Slnden4_SPEC;
    pub type Slnden4 = crate::EnumBitfieldStruct<u8, Slnden4_SPEC>;
    impl Slnden4 {
        #[doc = "Select SSL negation delay of 1 RSPCK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select SSL negation delay equal to the setting in the SPI Slave Select Negation Delay Register (SSLND)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sckden4_SPEC;
    pub type Sckden4 = crate::EnumBitfieldStruct<u8, Sckden4_SPEC>;
    impl Sckden4 {
        #[doc = "Select RSPCK delay of 1RSPCK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select RSPCK delay equal to the setting in the SPI Clock Delay Register (SPCKD)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spb4_SPEC;
    pub type Spb4 = crate::EnumBitfieldStruct<u8, Spb4_SPEC>;
    impl Spb4 {
        #[doc = "~ 00010: Setting prohibited(If set, the same operation as 00011)"]
        pub const _00000: Self = Self::new(0);
        #[doc = "4bit"]
        pub const _00011: Self = Self::new(3);
        #[doc = "5bit"]
        pub const _00100: Self = Self::new(4);
        #[doc = "6bit"]
        pub const _00101: Self = Self::new(5);
        #[doc = "31bit"]
        pub const _11110: Self = Self::new(30);
        #[doc = "32bit"]
        pub const _11111: Self = Self::new(31);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssla4_SPEC;
    pub type Ssla4 = crate::EnumBitfieldStruct<u8, Ssla4_SPEC>;
    impl Ssla4 {
        #[doc = "SSL0"]
        pub const _000: Self = Self::new(0);
        #[doc = "SSL1"]
        pub const _001: Self = Self::new(1);
        #[doc = "SSL2"]
        pub const _010: Self = Self::new(2);
        #[doc = "SSL3"]
        pub const _011: Self = Self::new(3);
        #[doc = "SSL4"]
        pub const _100: Self = Self::new(4);
        #[doc = "SSL5"]
        pub const _101: Self = Self::new(5);
        #[doc = "SSL6"]
        pub const _110: Self = Self::new(6);
        #[doc = "SSL7"]
        pub const _111: Self = Self::new(7);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spcmd5_SPEC;
impl crate::sealed::RegSpec for Spcmd5_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Command Register 5"]
pub type Spcmd5 = crate::RegValueT<Spcmd5_SPEC>;

impl Spcmd5 {
    #[doc = "RSPCK Phase Setting"]
    #[inline(always)]
    pub fn cpha5(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, spcmd5::Cpha5, Spcmd5_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x1,1,0,spcmd5::Cpha5, Spcmd5_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Polarity Setting"]
    #[inline(always)]
    pub fn cpol5(
        self,
    ) -> crate::common::RegisterField<1, 0x1, 1, 0, spcmd5::Cpol5, Spcmd5_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<1,0x1,1,0,spcmd5::Cpol5, Spcmd5_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Bit Rate Division Setting"]
    #[inline(always)]
    pub fn brdv5(
        self,
    ) -> crate::common::RegisterField<2, 0x3, 1, 0, spcmd5::Brdv5, Spcmd5_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<2,0x3,1,0,spcmd5::Brdv5, Spcmd5_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Level Keeping"]
    #[inline(always)]
    pub fn sslkp5(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, spcmd5::Sslkp5, Spcmd5_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<7,0x1,1,0,spcmd5::Sslkp5, Spcmd5_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI LSB First bit"]
    #[inline(always)]
    pub fn lsbf5(
        self,
    ) -> crate::common::RegisterField<12, 0x1, 1, 0, spcmd5::Lsbf5, Spcmd5_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<12,0x1,1,0,spcmd5::Lsbf5, Spcmd5_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Next-Access Delay Enable"]
    #[inline(always)]
    pub fn spnden5(
        self,
    ) -> crate::common::RegisterField<13, 0x1, 1, 0, spcmd5::Spnden5, Spcmd5_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<13,0x1,1,0,spcmd5::Spnden5, Spcmd5_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Negation Delay Setting Enable"]
    #[inline(always)]
    pub fn slnden5(
        self,
    ) -> crate::common::RegisterField<14, 0x1, 1, 0, spcmd5::Slnden5, Spcmd5_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<14,0x1,1,0,spcmd5::Slnden5, Spcmd5_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Delay Setting Enable"]
    #[inline(always)]
    pub fn sckden5(
        self,
    ) -> crate::common::RegisterField<15, 0x1, 1, 0, spcmd5::Sckden5, Spcmd5_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<15,0x1,1,0,spcmd5::Sckden5, Spcmd5_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI data length setting bit"]
    #[inline(always)]
    pub fn spb5(
        self,
    ) -> crate::common::RegisterField<16, 0x1f, 1, 0, spcmd5::Spb5, Spcmd5_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<16,0x1f,1,0,spcmd5::Spb5, Spcmd5_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Assertion Setting"]
    #[inline(always)]
    pub fn ssla5(
        self,
    ) -> crate::common::RegisterField<24, 0x7, 1, 0, spcmd5::Ssla5, Spcmd5_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<24,0x7,1,0,spcmd5::Ssla5, Spcmd5_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "These bits are read as 00000. The write value should be 00000."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<27, 0x1f, 1, 0, u8, Spcmd5_SPEC, crate::common::RW> {
        crate::common::RegisterField::<27,0x1f,1,0,u8, Spcmd5_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spcmd5 {
    #[inline(always)]
    fn default() -> Spcmd5 {
        <crate::RegValueT<Spcmd5_SPEC> as RegisterValue<_>>::new(458752)
    }
}
pub mod spcmd5 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpha5_SPEC;
    pub type Cpha5 = crate::EnumBitfieldStruct<u8, Cpha5_SPEC>;
    impl Cpha5 {
        #[doc = "Select data sampling on leading edge, data change on trailing edge"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select data change on leading edge, data sampling on trailing edge."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpol5_SPEC;
    pub type Cpol5 = crate::EnumBitfieldStruct<u8, Cpol5_SPEC>;
    impl Cpol5 {
        #[doc = "Set RSPCK low during idle"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set RSPCK high during idle."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Brdv5_SPEC;
    pub type Brdv5 = crate::EnumBitfieldStruct<u8, Brdv5_SPEC>;
    impl Brdv5 {
        #[doc = "Base bit rate"]
        pub const _00: Self = Self::new(0);
        #[doc = "Base bit rate divided by 2"]
        pub const _01: Self = Self::new(1);
        #[doc = "Base bit rate divided by 4"]
        pub const _10: Self = Self::new(2);
        #[doc = "Base bit rate divided by 8."]
        pub const _11: Self = Self::new(3);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sslkp5_SPEC;
    pub type Sslkp5 = crate::EnumBitfieldStruct<u8, Sslkp5_SPEC>;
    impl Sslkp5 {
        #[doc = "Negate all SSL signals on completion of transfer"]
        pub const _0: Self = Self::new(0);
        #[doc = "Keep SSL signal level from the end of transfer until the beginning of the next access."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Lsbf5_SPEC;
    pub type Lsbf5 = crate::EnumBitfieldStruct<u8, Lsbf5_SPEC>;
    impl Lsbf5 {
        #[doc = "MSB first"]
        pub const _0: Self = Self::new(0);
        #[doc = "LSB first."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spnden5_SPEC;
    pub type Spnden5 = crate::EnumBitfieldStruct<u8, Spnden5_SPEC>;
    impl Spnden5 {
        #[doc = "Select next-access delay of 1 RSPCK + 2 PCLK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select next-access delay equal to the setting in the SPI Next-Access Delay Register (SPND)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Slnden5_SPEC;
    pub type Slnden5 = crate::EnumBitfieldStruct<u8, Slnden5_SPEC>;
    impl Slnden5 {
        #[doc = "Select SSL negation delay of 1 RSPCK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select SSL negation delay equal to the setting in the SPI Slave Select Negation Delay Register (SSLND)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sckden5_SPEC;
    pub type Sckden5 = crate::EnumBitfieldStruct<u8, Sckden5_SPEC>;
    impl Sckden5 {
        #[doc = "Select RSPCK delay of 1RSPCK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select RSPCK delay equal to the setting in the SPI Clock Delay Register (SPCKD)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spb5_SPEC;
    pub type Spb5 = crate::EnumBitfieldStruct<u8, Spb5_SPEC>;
    impl Spb5 {
        #[doc = "~ 00010: Setting prohibited(If set, the same operation as 00011)"]
        pub const _00000: Self = Self::new(0);
        #[doc = "4bit"]
        pub const _00011: Self = Self::new(3);
        #[doc = "5bit"]
        pub const _00100: Self = Self::new(4);
        #[doc = "6bit"]
        pub const _00101: Self = Self::new(5);
        #[doc = "31bit"]
        pub const _11110: Self = Self::new(30);
        #[doc = "32bit"]
        pub const _11111: Self = Self::new(31);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssla5_SPEC;
    pub type Ssla5 = crate::EnumBitfieldStruct<u8, Ssla5_SPEC>;
    impl Ssla5 {
        #[doc = "SSL0"]
        pub const _000: Self = Self::new(0);
        #[doc = "SSL1"]
        pub const _001: Self = Self::new(1);
        #[doc = "SSL2"]
        pub const _010: Self = Self::new(2);
        #[doc = "SSL3"]
        pub const _011: Self = Self::new(3);
        #[doc = "SSL4"]
        pub const _100: Self = Self::new(4);
        #[doc = "SSL5"]
        pub const _101: Self = Self::new(5);
        #[doc = "SSL6"]
        pub const _110: Self = Self::new(6);
        #[doc = "SSL7"]
        pub const _111: Self = Self::new(7);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spcmd6_SPEC;
impl crate::sealed::RegSpec for Spcmd6_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Command Register 6"]
pub type Spcmd6 = crate::RegValueT<Spcmd6_SPEC>;

impl Spcmd6 {
    #[doc = "RSPCK Phase Setting"]
    #[inline(always)]
    pub fn cpha6(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, spcmd6::Cpha6, Spcmd6_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x1,1,0,spcmd6::Cpha6, Spcmd6_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Polarity Setting"]
    #[inline(always)]
    pub fn cpol6(
        self,
    ) -> crate::common::RegisterField<1, 0x1, 1, 0, spcmd6::Cpol6, Spcmd6_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<1,0x1,1,0,spcmd6::Cpol6, Spcmd6_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Bit Rate Division Setting"]
    #[inline(always)]
    pub fn brdv6(
        self,
    ) -> crate::common::RegisterField<2, 0x3, 1, 0, spcmd6::Brdv6, Spcmd6_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<2,0x3,1,0,spcmd6::Brdv6, Spcmd6_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Level Keeping"]
    #[inline(always)]
    pub fn sslkp6(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, spcmd6::Sslkp6, Spcmd6_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<7,0x1,1,0,spcmd6::Sslkp6, Spcmd6_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI LSB First bit"]
    #[inline(always)]
    pub fn lsbf6(
        self,
    ) -> crate::common::RegisterField<12, 0x1, 1, 0, spcmd6::Lsbf6, Spcmd6_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<12,0x1,1,0,spcmd6::Lsbf6, Spcmd6_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Next-Access Delay Enable"]
    #[inline(always)]
    pub fn spnden6(
        self,
    ) -> crate::common::RegisterField<13, 0x1, 1, 0, spcmd6::Spnden6, Spcmd6_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<13,0x1,1,0,spcmd6::Spnden6, Spcmd6_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Negation Delay Setting Enable"]
    #[inline(always)]
    pub fn slnden6(
        self,
    ) -> crate::common::RegisterField<14, 0x1, 1, 0, spcmd6::Slnden6, Spcmd6_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<14,0x1,1,0,spcmd6::Slnden6, Spcmd6_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Delay Setting Enable"]
    #[inline(always)]
    pub fn sckden6(
        self,
    ) -> crate::common::RegisterField<15, 0x1, 1, 0, spcmd6::Sckden6, Spcmd6_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<15,0x1,1,0,spcmd6::Sckden6, Spcmd6_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI data length setting bit"]
    #[inline(always)]
    pub fn spb6(
        self,
    ) -> crate::common::RegisterField<16, 0x1f, 1, 0, spcmd6::Spb6, Spcmd6_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<16,0x1f,1,0,spcmd6::Spb6, Spcmd6_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Assertion Setting"]
    #[inline(always)]
    pub fn ssla6(
        self,
    ) -> crate::common::RegisterField<24, 0x7, 1, 0, spcmd6::Ssla6, Spcmd6_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<24,0x7,1,0,spcmd6::Ssla6, Spcmd6_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "These bits are read as 00000. The write value should be 00000."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<27, 0x1f, 1, 0, u8, Spcmd6_SPEC, crate::common::RW> {
        crate::common::RegisterField::<27,0x1f,1,0,u8, Spcmd6_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spcmd6 {
    #[inline(always)]
    fn default() -> Spcmd6 {
        <crate::RegValueT<Spcmd6_SPEC> as RegisterValue<_>>::new(458752)
    }
}
pub mod spcmd6 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpha6_SPEC;
    pub type Cpha6 = crate::EnumBitfieldStruct<u8, Cpha6_SPEC>;
    impl Cpha6 {
        #[doc = "Select data sampling on leading edge, data change on trailing edge"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select data change on leading edge, data sampling on trailing edge."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpol6_SPEC;
    pub type Cpol6 = crate::EnumBitfieldStruct<u8, Cpol6_SPEC>;
    impl Cpol6 {
        #[doc = "Set RSPCK low during idle"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set RSPCK high during idle."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Brdv6_SPEC;
    pub type Brdv6 = crate::EnumBitfieldStruct<u8, Brdv6_SPEC>;
    impl Brdv6 {
        #[doc = "Base bit rate"]
        pub const _00: Self = Self::new(0);
        #[doc = "Base bit rate divided by 2"]
        pub const _01: Self = Self::new(1);
        #[doc = "Base bit rate divided by 4"]
        pub const _10: Self = Self::new(2);
        #[doc = "Base bit rate divided by 8."]
        pub const _11: Self = Self::new(3);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sslkp6_SPEC;
    pub type Sslkp6 = crate::EnumBitfieldStruct<u8, Sslkp6_SPEC>;
    impl Sslkp6 {
        #[doc = "Negate all SSL signals on completion of transfer"]
        pub const _0: Self = Self::new(0);
        #[doc = "Keep SSL signal level from the end of transfer until the beginning of the next access."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Lsbf6_SPEC;
    pub type Lsbf6 = crate::EnumBitfieldStruct<u8, Lsbf6_SPEC>;
    impl Lsbf6 {
        #[doc = "MSB first"]
        pub const _0: Self = Self::new(0);
        #[doc = "LSB first."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spnden6_SPEC;
    pub type Spnden6 = crate::EnumBitfieldStruct<u8, Spnden6_SPEC>;
    impl Spnden6 {
        #[doc = "Select next-access delay of 1 RSPCK + 2 PCLK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select next-access delay equal to the setting in the SPI Next-Access Delay Register (SPND)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Slnden6_SPEC;
    pub type Slnden6 = crate::EnumBitfieldStruct<u8, Slnden6_SPEC>;
    impl Slnden6 {
        #[doc = "Select SSL negation delay of 1 RSPCK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select SSL negation delay equal to the setting in the SPI Slave Select Negation Delay Register (SSLND)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sckden6_SPEC;
    pub type Sckden6 = crate::EnumBitfieldStruct<u8, Sckden6_SPEC>;
    impl Sckden6 {
        #[doc = "Select RSPCK delay of 1RSPCK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select RSPCK delay equal to the setting in the SPI Clock Delay Register (SPCKD)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spb6_SPEC;
    pub type Spb6 = crate::EnumBitfieldStruct<u8, Spb6_SPEC>;
    impl Spb6 {
        #[doc = "~ 00010: Setting prohibited(If set, the same operation as 00011)"]
        pub const _00000: Self = Self::new(0);
        #[doc = "4bit"]
        pub const _00011: Self = Self::new(3);
        #[doc = "5bit"]
        pub const _00100: Self = Self::new(4);
        #[doc = "6bit"]
        pub const _00101: Self = Self::new(5);
        #[doc = "31bit"]
        pub const _11110: Self = Self::new(30);
        #[doc = "32bit"]
        pub const _11111: Self = Self::new(31);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssla6_SPEC;
    pub type Ssla6 = crate::EnumBitfieldStruct<u8, Ssla6_SPEC>;
    impl Ssla6 {
        #[doc = "SSL0"]
        pub const _000: Self = Self::new(0);
        #[doc = "SSL1"]
        pub const _001: Self = Self::new(1);
        #[doc = "SSL2"]
        pub const _010: Self = Self::new(2);
        #[doc = "SSL3"]
        pub const _011: Self = Self::new(3);
        #[doc = "SSL4"]
        pub const _100: Self = Self::new(4);
        #[doc = "SSL5"]
        pub const _101: Self = Self::new(5);
        #[doc = "SSL6"]
        pub const _110: Self = Self::new(6);
        #[doc = "SSL7"]
        pub const _111: Self = Self::new(7);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spcmd7_SPEC;
impl crate::sealed::RegSpec for Spcmd7_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Command Register 7"]
pub type Spcmd7 = crate::RegValueT<Spcmd7_SPEC>;

impl Spcmd7 {
    #[doc = "RSPCK Phase Setting"]
    #[inline(always)]
    pub fn cpha7(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, spcmd7::Cpha7, Spcmd7_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x1,1,0,spcmd7::Cpha7, Spcmd7_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Polarity Setting"]
    #[inline(always)]
    pub fn cpol7(
        self,
    ) -> crate::common::RegisterField<1, 0x1, 1, 0, spcmd7::Cpol7, Spcmd7_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<1,0x1,1,0,spcmd7::Cpol7, Spcmd7_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Bit Rate Division Setting"]
    #[inline(always)]
    pub fn brdv7(
        self,
    ) -> crate::common::RegisterField<2, 0x3, 1, 0, spcmd7::Brdv7, Spcmd7_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<2,0x3,1,0,spcmd7::Brdv7, Spcmd7_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Level Keeping"]
    #[inline(always)]
    pub fn sslkp7(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, spcmd7::Sslkp7, Spcmd7_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<7,0x1,1,0,spcmd7::Sslkp7, Spcmd7_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI LSB First bit"]
    #[inline(always)]
    pub fn lsbf7(
        self,
    ) -> crate::common::RegisterField<12, 0x1, 1, 0, spcmd7::Lsbf7, Spcmd7_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<12,0x1,1,0,spcmd7::Lsbf7, Spcmd7_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Next-Access Delay Enable"]
    #[inline(always)]
    pub fn spnden7(
        self,
    ) -> crate::common::RegisterField<13, 0x1, 1, 0, spcmd7::Spnden7, Spcmd7_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<13,0x1,1,0,spcmd7::Spnden7, Spcmd7_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Negation Delay Setting Enable"]
    #[inline(always)]
    pub fn slnden7(
        self,
    ) -> crate::common::RegisterField<14, 0x1, 1, 0, spcmd7::Slnden7, Spcmd7_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<14,0x1,1,0,spcmd7::Slnden7, Spcmd7_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Delay Setting Enable"]
    #[inline(always)]
    pub fn sckden7(
        self,
    ) -> crate::common::RegisterField<15, 0x1, 1, 0, spcmd7::Sckden7, Spcmd7_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<15,0x1,1,0,spcmd7::Sckden7, Spcmd7_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI data length setting bit"]
    #[inline(always)]
    pub fn spb7(
        self,
    ) -> crate::common::RegisterField<16, 0x1f, 1, 0, spcmd7::Spb7, Spcmd7_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<16,0x1f,1,0,spcmd7::Spb7, Spcmd7_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Assertion Setting"]
    #[inline(always)]
    pub fn ssla7(
        self,
    ) -> crate::common::RegisterField<24, 0x7, 1, 0, spcmd7::Ssla7, Spcmd7_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<24,0x7,1,0,spcmd7::Ssla7, Spcmd7_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "These bits are read as 00000. The write value should be 00000."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<27, 0x1f, 1, 0, u8, Spcmd7_SPEC, crate::common::RW> {
        crate::common::RegisterField::<27,0x1f,1,0,u8, Spcmd7_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spcmd7 {
    #[inline(always)]
    fn default() -> Spcmd7 {
        <crate::RegValueT<Spcmd7_SPEC> as RegisterValue<_>>::new(458752)
    }
}
pub mod spcmd7 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpha7_SPEC;
    pub type Cpha7 = crate::EnumBitfieldStruct<u8, Cpha7_SPEC>;
    impl Cpha7 {
        #[doc = "Select data sampling on leading edge, data change on trailing edge"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select data change on leading edge, data sampling on trailing edge."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpol7_SPEC;
    pub type Cpol7 = crate::EnumBitfieldStruct<u8, Cpol7_SPEC>;
    impl Cpol7 {
        #[doc = "Set RSPCK low during idle"]
        pub const _0: Self = Self::new(0);
        #[doc = "Set RSPCK high during idle."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Brdv7_SPEC;
    pub type Brdv7 = crate::EnumBitfieldStruct<u8, Brdv7_SPEC>;
    impl Brdv7 {
        #[doc = "Base bit rate"]
        pub const _00: Self = Self::new(0);
        #[doc = "Base bit rate divided by 2"]
        pub const _01: Self = Self::new(1);
        #[doc = "Base bit rate divided by 4"]
        pub const _10: Self = Self::new(2);
        #[doc = "Base bit rate divided by 8."]
        pub const _11: Self = Self::new(3);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sslkp7_SPEC;
    pub type Sslkp7 = crate::EnumBitfieldStruct<u8, Sslkp7_SPEC>;
    impl Sslkp7 {
        #[doc = "Negate all SSL signals on completion of transfer"]
        pub const _0: Self = Self::new(0);
        #[doc = "Keep SSL signal level from the end of transfer until the beginning of the next access."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Lsbf7_SPEC;
    pub type Lsbf7 = crate::EnumBitfieldStruct<u8, Lsbf7_SPEC>;
    impl Lsbf7 {
        #[doc = "MSB first"]
        pub const _0: Self = Self::new(0);
        #[doc = "LSB first."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spnden7_SPEC;
    pub type Spnden7 = crate::EnumBitfieldStruct<u8, Spnden7_SPEC>;
    impl Spnden7 {
        #[doc = "Select next-access delay of 1 RSPCK + 2 PCLK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select next-access delay equal to the setting in the SPI Next-Access Delay Register (SPND)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Slnden7_SPEC;
    pub type Slnden7 = crate::EnumBitfieldStruct<u8, Slnden7_SPEC>;
    impl Slnden7 {
        #[doc = "Select SSL negation delay of 1 RSPCK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select SSL negation delay equal to the setting in the SPI Slave Select Negation Delay Register (SSLND)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sckden7_SPEC;
    pub type Sckden7 = crate::EnumBitfieldStruct<u8, Sckden7_SPEC>;
    impl Sckden7 {
        #[doc = "Select RSPCK delay of 1RSPCK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Select RSPCK delay equal to the setting in the SPI Clock Delay Register (SPCKD)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spb7_SPEC;
    pub type Spb7 = crate::EnumBitfieldStruct<u8, Spb7_SPEC>;
    impl Spb7 {
        #[doc = "~ 00010: Setting prohibited(If set, the same operation as 00011)"]
        pub const _00000: Self = Self::new(0);
        #[doc = "4bit"]
        pub const _00011: Self = Self::new(3);
        #[doc = "5bit"]
        pub const _00100: Self = Self::new(4);
        #[doc = "6bit"]
        pub const _00101: Self = Self::new(5);
        #[doc = "31bit"]
        pub const _11110: Self = Self::new(30);
        #[doc = "32bit"]
        pub const _11111: Self = Self::new(31);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssla7_SPEC;
    pub type Ssla7 = crate::EnumBitfieldStruct<u8, Ssla7_SPEC>;
    impl Ssla7 {
        #[doc = "SSL0"]
        pub const _000: Self = Self::new(0);
        #[doc = "SSL1"]
        pub const _001: Self = Self::new(1);
        #[doc = "SSL2"]
        pub const _010: Self = Self::new(2);
        #[doc = "SSL3"]
        pub const _011: Self = Self::new(3);
        #[doc = "SSL4"]
        pub const _100: Self = Self::new(4);
        #[doc = "SSL5"]
        pub const _101: Self = Self::new(5);
        #[doc = "SSL6"]
        pub const _110: Self = Self::new(6);
        #[doc = "SSL7"]
        pub const _111: Self = Self::new(7);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spdcr_SPEC;
impl crate::sealed::RegSpec for Spdcr_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Data Control Register"]
pub type Spdcr = crate::RegValueT<Spdcr_SPEC>;

impl Spdcr {
    #[doc = "Byte Swap Operating Mode Select"]
    #[inline(always)]
    pub fn bysw(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, spdcr::Bysw, Spdcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x1,1,0,spdcr::Bysw, Spdcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSl Pin Output Specification(In the multi master mode (MODFEN=1), SSL0 (output) is disabled.)"]
    #[inline(always)]
    pub fn slsel(
        self,
    ) -> crate::common::RegisterField<1, 0x3, 1, 0, spdcr::Slsel, Spdcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<1,0x3,1,0,spdcr::Slsel, Spdcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI Receive/Transmit Data Select"]
    #[inline(always)]
    pub fn sprdtd(
        self,
    ) -> crate::common::RegisterField<3, 0x1, 1, 0, spdcr::Sprdtd, Spdcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<3,0x1,1,0,spdcr::Sprdtd, Spdcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Serial data invert"]
    #[inline(always)]
    pub fn sinv(
        self,
    ) -> crate::common::RegisterField<4, 0x1, 1, 0, spdcr::Sinv, Spdcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<4,0x1,1,0,spdcr::Sinv, Spdcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPI write test mode"]
    #[inline(always)]
    pub fn spwral(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, spdcr::Spwral, Spdcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<7,0x1,1,0,spdcr::Spwral, Spdcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Frame number setting bit"]
    #[inline(always)]
    pub fn spfc(
        self,
    ) -> crate::common::RegisterField<8, 0x3, 1, 0, spdcr::Spfc, Spdcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<8,0x3,1,0,spdcr::Spfc, Spdcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "These bits are read as 0000000000000000. The write value should be 0000000000000000."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<16, 0xffff, 1, 0, u16, Spdcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<16,0xffff,1,0,u16, Spdcr_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spdcr {
    #[inline(always)]
    fn default() -> Spdcr {
        <crate::RegValueT<Spdcr_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod spdcr {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Bysw_SPEC;
    pub type Bysw = crate::EnumBitfieldStruct<u8, Bysw_SPEC>;
    impl Bysw {
        #[doc = "Byte Swap OFF"]
        pub const _0: Self = Self::new(0);
        #[doc = "Byte Swap ON."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Slsel_SPEC;
    pub type Slsel = crate::EnumBitfieldStruct<u8, Slsel_SPEC>;
    impl Slsel {
        #[doc = "SSL0(output) is enabled / SSL1(output) is enabled / SSL2-7(Output) is enabled"]
        pub const _00: Self = Self::new(0);
        #[doc = "SSL0(output) is enabled / SSL1(output) is disabled / SSL2-7(Output) is disabled"]
        pub const _01: Self = Self::new(1);
        #[doc = "SSL0(output) is enabled / SSL1(output) is enabled / SSL2-7(Output) is disabled"]
        pub const _10: Self = Self::new(2);
        #[doc = "Setting Prohibited."]
        pub const _11: Self = Self::new(3);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sprdtd_SPEC;
    pub type Sprdtd = crate::EnumBitfieldStruct<u8, Sprdtd_SPEC>;
    impl Sprdtd {
        #[doc = "Read SPDR/SPDR_HA/SPDR_BY values from receive buffer"]
        pub const _0: Self = Self::new(0);
        #[doc = "Read SPDR/SPDR_HA/SPDR_BY values from transmit buffer, but only if the transmit buffer is empty."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sinv_SPEC;
    pub type Sinv = crate::EnumBitfieldStruct<u8, Sinv_SPEC>;
    impl Sinv {
        #[doc = "Not invert serial data"]
        pub const _0: Self = Self::new(0);
        #[doc = "Invert serial data."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spwral_SPEC;
    pub type Spwral = crate::EnumBitfieldStruct<u8, Spwral_SPEC>;
    impl Spwral {
        #[doc = "Data is stored in one buffer by one writing access to SPDR."]
        pub const _0: Self = Self::new(0);
        #[doc = "Data is stored in all buffers by one writing access to SPDR."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spfc_SPEC;
    pub type Spfc = crate::EnumBitfieldStruct<u8, Spfc_SPEC>;
    impl Spfc {
        #[doc = "1 frame"]
        pub const _0000: Self = Self::new(0);
        #[doc = "2 frames"]
        pub const _0001: Self = Self::new(1);
        #[doc = "15 frame"]
        pub const _1110: Self = Self::new(2);
        #[doc = "16 frames"]
        pub const _1111: Self = Self::new(3);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spdcr2_SPEC;
impl crate::sealed::RegSpec for Spdcr2_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Data Control Register 2"]
pub type Spdcr2 = crate::RegValueT<Spdcr2_SPEC>;

impl Spdcr2 {
    #[doc = "Receive FIFO threshold setting bit"]
    #[inline(always)]
    pub fn rtrg(
        self,
    ) -> crate::common::RegisterField<0, 0x3, 1, 0, spdcr2::Rtrg, Spdcr2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x3,1,0,spdcr2::Rtrg, Spdcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Transmission FIFO threshold setting bit"]
    #[inline(always)]
    pub fn ttrg(
        self,
    ) -> crate::common::RegisterField<8, 0x3, 1, 0, spdcr2::Ttrg, Spdcr2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<8,0x3,1,0,spdcr2::Ttrg, Spdcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "These bits are read as 0000000000000000. The write value should be 0000000000000000."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<16, 0xffff, 1, 0, u16, Spdcr2_SPEC, crate::common::RW> {
        crate::common::RegisterField::<16,0xffff,1,0,u16, Spdcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spdcr2 {
    #[inline(always)]
    fn default() -> Spdcr2 {
        <crate::RegValueT<Spdcr2_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod spdcr2 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Rtrg_SPEC;
    pub type Rtrg = crate::EnumBitfieldStruct<u8, Rtrg_SPEC>;
    impl Rtrg {
        #[doc = "Threshold 1"]
        pub const _00: Self = Self::new(0);
        #[doc = "Threshold 2"]
        pub const _01: Self = Self::new(1);
        #[doc = "Threshold 3"]
        pub const _10: Self = Self::new(2);
        #[doc = "Threshold 4"]
        pub const _11: Self = Self::new(3);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ttrg_SPEC;
    pub type Ttrg = crate::EnumBitfieldStruct<u8, Ttrg_SPEC>;
    impl Ttrg {
        #[doc = "Threshold 1"]
        pub const _00: Self = Self::new(0);
        #[doc = "Threshold 2"]
        pub const _01: Self = Self::new(1);
        #[doc = "Threshold 3"]
        pub const _10: Self = Self::new(2);
        #[doc = "Threshold 4"]
        pub const _11: Self = Self::new(3);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spsr_SPEC;
impl crate::sealed::RegSpec for Spsr_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Status Register"]
pub type Spsr = crate::RegValueT<Spsr_SPEC>;

impl Spsr {
    #[doc = "RSPI Command Pointer"]
    #[inline(always)]
    pub fn spcp(
        self,
    ) -> crate::common::RegisterField<8, 0x7, 1, 0, spsr::Spcp, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<8,0x7,1,0,spsr::Spcp, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "RSPI Error Command"]
    #[inline(always)]
    pub fn specm(
        self,
    ) -> crate::common::RegisterField<12, 0x7, 1, 0, spsr::Specm, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<12,0x7,1,0,spsr::Specm, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "These bits are read as 0000000."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<16, 0x7f, 1, 0, u8, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<16,0x7f,1,0,u8, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Receive data delay flag"]
    #[inline(always)]
    pub fn spdrf(
        self,
    ) -> crate::common::RegisterField<23, 0x1, 1, 0, spsr::Spdrf, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<23,0x1,1,0,spsr::Spdrf, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Overrun error flag(Initial value: 1\'b0)"]
    #[inline(always)]
    pub fn ovrf(
        self,
    ) -> crate::common::RegisterField<24, 0x1, 1, 0, spsr::Ovrf, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<24,0x1,1,0,spsr::Ovrf, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "RSPI Idle Flag"]
    #[inline(always)]
    pub fn idlnf(
        self,
    ) -> crate::common::RegisterField<25, 0x1, 1, 0, spsr::Idlnf, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<25,0x1,1,0,spsr::Idlnf, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Mode fault error(Initial value: 1\'b0)"]
    #[inline(always)]
    pub fn modf(
        self,
    ) -> crate::common::RegisterField<26, 0x1, 1, 0, spsr::Modf, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<26,0x1,1,0,spsr::Modf, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Parity error flag(Initial value: 1\'b0)"]
    #[inline(always)]
    pub fn perf(
        self,
    ) -> crate::common::RegisterField<27, 0x1, 1, 0, spsr::Perf, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<27,0x1,1,0,spsr::Perf, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Underrun Error Flag(This bit is invalid when MODF flag is 0.)"]
    #[inline(always)]
    pub fn udrf(
        self,
    ) -> crate::common::RegisterField<28, 0x1, 1, 0, spsr::Udrf, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<28,0x1,1,0,spsr::Udrf, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Send bufferEmpty flag(Initial value: 1\'b0)"]
    #[inline(always)]
    pub fn sptef(
        self,
    ) -> crate::common::RegisterField<29, 0x1, 1, 0, spsr::Sptef, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<29,0x1,1,0,spsr::Sptef, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Communication complete flag(Initial value: 1\'b0)"]
    #[inline(always)]
    pub fn cendf(
        self,
    ) -> crate::common::RegisterField<30, 0x1, 1, 0, spsr::Cendf, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<30,0x1,1,0,spsr::Cendf, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Receive buffer full flag(Initial value: 1\'b0)"]
    #[inline(always)]
    pub fn sprf(
        self,
    ) -> crate::common::RegisterField<31, 0x1, 1, 0, spsr::Sprf, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<31,0x1,1,0,spsr::Sprf, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
}
impl ::core::default::Default for Spsr {
    #[inline(always)]
    fn default() -> Spsr {
        <crate::RegValueT<Spsr_SPEC> as RegisterValue<_>>::new(536870912)
    }
}
pub mod spsr {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spcp_SPEC;
    pub type Spcp = crate::EnumBitfieldStruct<u8, Spcp_SPEC>;
    impl Spcp {
        #[doc = "SPCMD0"]
        pub const _000: Self = Self::new(0);
        #[doc = "SPCMD1"]
        pub const _001: Self = Self::new(1);
        #[doc = "SPCMD2"]
        pub const _010: Self = Self::new(2);
        #[doc = "SPCMD3"]
        pub const _011: Self = Self::new(3);
        #[doc = "SPCMD4"]
        pub const _100: Self = Self::new(4);
        #[doc = "SPCMD5"]
        pub const _101: Self = Self::new(5);
        #[doc = "SPCMD6"]
        pub const _110: Self = Self::new(6);
        #[doc = "SPCMD7"]
        pub const _111: Self = Self::new(7);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Specm_SPEC;
    pub type Specm = crate::EnumBitfieldStruct<u8, Specm_SPEC>;
    impl Specm {
        #[doc = "SPCMD0"]
        pub const _000: Self = Self::new(0);
        #[doc = "SPCMD1"]
        pub const _001: Self = Self::new(1);
        #[doc = "SPCMD2"]
        pub const _010: Self = Self::new(2);
        #[doc = "SPCMD3"]
        pub const _011: Self = Self::new(3);
        #[doc = "SPCMD4"]
        pub const _100: Self = Self::new(4);
        #[doc = "SPCMD5"]
        pub const _101: Self = Self::new(5);
        #[doc = "SPCMD6"]
        pub const _110: Self = Self::new(6);
        #[doc = "SPCMD7"]
        pub const _111: Self = Self::new(7);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spdrf_SPEC;
    pub type Spdrf = crate::EnumBitfieldStruct<u8, Spdrf_SPEC>;
    impl Spdrf {
        #[doc = "It is Receiving now or Rx FIFO is read all data after completed reception normally"]
        pub const _0: Self = Self::new(0);
        #[doc = "Receive data is less than threshold and Next data is not received fixed period."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ovrf_SPEC;
    pub type Ovrf = crate::EnumBitfieldStruct<u8, Ovrf_SPEC>;
    impl Ovrf {
        #[doc = "No overrun error occurred"]
        pub const _0: Self = Self::new(0);
        #[doc = "Overrun error occurred"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Idlnf_SPEC;
    pub type Idlnf = crate::EnumBitfieldStruct<u8, Idlnf_SPEC>;
    impl Idlnf {
        #[doc = "RSPI is in the idle state"]
        pub const _0: Self = Self::new(0);
        #[doc = "RSPI is in the transfer state"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Modf_SPEC;
    pub type Modf = crate::EnumBitfieldStruct<u8, Modf_SPEC>;
    impl Modf {
        #[doc = "No mode fault or underrun error occurred"]
        pub const _0: Self = Self::new(0);
        #[doc = "Mode fault error or underrun error occurred"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Perf_SPEC;
    pub type Perf = crate::EnumBitfieldStruct<u8, Perf_SPEC>;
    impl Perf {
        #[doc = "No parity error occurred"]
        pub const _0: Self = Self::new(0);
        #[doc = "Parity error occurred"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Udrf_SPEC;
    pub type Udrf = crate::EnumBitfieldStruct<u8, Udrf_SPEC>;
    impl Udrf {
        #[doc = "-: No mode fault error or underrun error"]
        pub const _0: Self = Self::new(0);
        #[doc = "Mode fault error occurred"]
        pub const _10: Self = Self::new(0);
        #[doc = "Underrun error occurred"]
        pub const _11: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sptef_SPEC;
    pub type Sptef = crate::EnumBitfieldStruct<u8, Sptef_SPEC>;
    impl Sptef {
        #[doc = "Data is in the transmit buffer"]
        pub const _0: Self = Self::new(0);
        #[doc = "No data is in the transmit buffer"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cendf_SPEC;
    pub type Cendf = crate::EnumBitfieldStruct<u8, Cendf_SPEC>;
    impl Cendf {
        #[doc = "SPI is not communicating or communicating"]
        pub const _0: Self = Self::new(0);
        #[doc = "SPI communication completed"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sprf_SPEC;
    pub type Sprf = crate::EnumBitfieldStruct<u8, Sprf_SPEC>;
    impl Sprf {
        #[doc = "No valid data in the receive buffer"]
        pub const _0: Self = Self::new(0);
        #[doc = "Valid data in the receive buffer"]
        pub const _1: Self = Self::new(1);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Sptfsr_SPEC;
impl crate::sealed::RegSpec for Sptfsr_SPEC {
    type DataType = u32;
}
#[doc = "RSPI transmit FIFO status register"]
pub type Sptfsr = crate::RegValueT<Sptfsr_SPEC>;

impl Sptfsr {
    #[doc = "Transmit FIFO data empty stage indication bit"]
    #[inline(always)]
    pub fn tfdn(
        self,
    ) -> crate::common::RegisterField<0, 0x7, 1, 0, sptfsr::Tfdn, Sptfsr_SPEC, crate::common::R>
    {
        crate::common::RegisterField::<0,0x7,1,0,sptfsr::Tfdn, Sptfsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "These bits are read as 0000000000000000."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<16, 0xffff, 1, 0, u16, Sptfsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<16,0xffff,1,0,u16, Sptfsr_SPEC,crate::common::R>::from_register(self,0)
    }
}
impl ::core::default::Default for Sptfsr {
    #[inline(always)]
    fn default() -> Sptfsr {
        <crate::RegValueT<Sptfsr_SPEC> as RegisterValue<_>>::new(4)
    }
}
pub mod sptfsr {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Tfdn_SPEC;
    pub type Tfdn = crate::EnumBitfieldStruct<u8, Tfdn_SPEC>;
    impl Tfdn {
        #[doc = "Empty stage number 0"]
        pub const _000: Self = Self::new(0);
        #[doc = "Empty stage number 1"]
        pub const _001: Self = Self::new(1);
        #[doc = "Empty stage number 2"]
        pub const _010: Self = Self::new(2);
        #[doc = "Empty stage number 3"]
        pub const _011: Self = Self::new(3);
        #[doc = "Empty stage number 4"]
        pub const _100: Self = Self::new(4);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Sprfsr_SPEC;
impl crate::sealed::RegSpec for Sprfsr_SPEC {
    type DataType = u32;
}
#[doc = "RSPI receive FIFO status register"]
pub type Sprfsr = crate::RegValueT<Sprfsr_SPEC>;

impl Sprfsr {
    #[doc = "Receive FIFO data storage stage number indication bit"]
    #[inline(always)]
    pub fn rfdn(
        self,
    ) -> crate::common::RegisterField<0, 0x7, 1, 0, sprfsr::Rfdn, Sprfsr_SPEC, crate::common::R>
    {
        crate::common::RegisterField::<0,0x7,1,0,sprfsr::Rfdn, Sprfsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "These bits are read as 0000000000000000."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<16, 0xffff, 1, 0, u16, Sprfsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<16,0xffff,1,0,u16, Sprfsr_SPEC,crate::common::R>::from_register(self,0)
    }
}
impl ::core::default::Default for Sprfsr {
    #[inline(always)]
    fn default() -> Sprfsr {
        <crate::RegValueT<Sprfsr_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod sprfsr {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Rfdn_SPEC;
    pub type Rfdn = crate::EnumBitfieldStruct<u8, Rfdn_SPEC>;
    impl Rfdn {
        #[doc = "Empty stage number 0"]
        pub const _000: Self = Self::new(0);
        #[doc = "Empty stage number 1"]
        pub const _001: Self = Self::new(1);
        #[doc = "Empty stage number 2"]
        pub const _010: Self = Self::new(2);
        #[doc = "Empty stage number 3"]
        pub const _011: Self = Self::new(3);
        #[doc = "Empty stage number 4"]
        pub const _100: Self = Self::new(4);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Sppsr_SPEC;
impl crate::sealed::RegSpec for Sppsr_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Poling status regster"]
pub type Sppsr = crate::RegValueT<Sppsr_SPEC>;

impl Sppsr {
    #[doc = "SPE poling status regster"]
    #[inline(always)]
    pub fn speps(self) -> crate::common::RegisterFieldBool<0, 1, 0, Sppsr_SPEC, crate::common::R> {
        crate::common::RegisterFieldBool::<0, 1, 0, Sppsr_SPEC, crate::common::R>::from_register(
            self, 0,
        )
    }
    #[doc = "These bits are read as 0000000000000000."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<16, 0xffff, 1, 0, u16, Sppsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<16,0xffff,1,0,u16, Sppsr_SPEC,crate::common::R>::from_register(self,0)
    }
}
impl ::core::default::Default for Sppsr {
    #[inline(always)]
    fn default() -> Sppsr {
        <crate::RegValueT<Sppsr_SPEC> as RegisterValue<_>>::new(0)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spsrc_SPEC;
impl crate::sealed::RegSpec for Spsrc_SPEC {
    type DataType = u32;
}
#[doc = "RSPI Status Clear Register"]
pub type Spsrc = crate::RegValueT<Spsrc_SPEC>;

impl Spsrc {
    #[doc = "Rx data ready flag clear bit"]
    #[inline(always)]
    pub fn spdrfc(
        self,
    ) -> crate::common::RegisterFieldBool<23, 1, 0, Spsrc_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<23, 1, 0, Spsrc_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
    #[doc = "Clear overrun error flag(Initial value: 1\'b0)"]
    #[inline(always)]
    pub fn ovrfc(self) -> crate::common::RegisterFieldBool<24, 1, 0, Spsrc_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<24, 1, 0, Spsrc_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
    #[doc = "This bit is read as 0. The write value should be 0."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterFieldBool<25, 1, 0, Spsrc_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<25, 1, 0, Spsrc_SPEC, crate::common::RW>::from_register(
            self, 0,
        )
    }
    #[doc = "Mode fault error clear(Initial value: 1\'b0)"]
    #[inline(always)]
    pub fn modfc(self) -> crate::common::RegisterFieldBool<26, 1, 0, Spsrc_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<26, 1, 0, Spsrc_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
    #[doc = "Clear parity error flag(Initial value: 1\'b0)"]
    #[inline(always)]
    pub fn perfc(self) -> crate::common::RegisterFieldBool<27, 1, 0, Spsrc_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<27, 1, 0, Spsrc_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
    #[doc = "Underrun error flag clear(Initial value: 1\'b0)"]
    #[inline(always)]
    pub fn udrfc(self) -> crate::common::RegisterFieldBool<28, 1, 0, Spsrc_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<28, 1, 0, Spsrc_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
    #[doc = "Send bufferEmpty flag clear(Initial value: 1\'b0)"]
    #[inline(always)]
    pub fn sptefc(
        self,
    ) -> crate::common::RegisterFieldBool<29, 1, 0, Spsrc_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<29, 1, 0, Spsrc_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
    #[doc = "Clear communication complete flag(Initial value: 1\'b0)"]
    #[inline(always)]
    pub fn cendfc(
        self,
    ) -> crate::common::RegisterFieldBool<30, 1, 0, Spsrc_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<30, 1, 0, Spsrc_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
    #[doc = "Clear receive buffer full flag(Initial value: 1\'b0)"]
    #[inline(always)]
    pub fn sprfc(self) -> crate::common::RegisterFieldBool<31, 1, 0, Spsrc_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<31, 1, 0, Spsrc_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
}
impl ::core::default::Default for Spsrc {
    #[inline(always)]
    fn default() -> Spsrc {
        <crate::RegValueT<Spsrc_SPEC> as RegisterValue<_>>::new(0)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spfcr_SPEC;
impl crate::sealed::RegSpec for Spfcr_SPEC {
    type DataType = u32;
}
#[doc = "RSPI FIFO clear register"]
pub type Spfcr = crate::RegValueT<Spfcr_SPEC>;

impl Spfcr {
    #[doc = "RSPI FIFO clear bit"]
    #[inline(always)]
    pub fn spfrst(self) -> crate::common::RegisterFieldBool<0, 1, 0, Spfcr_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<0, 1, 0, Spfcr_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
    #[doc = "These bits are read as 0000000000000000. The write value should be 0000000000000000."]
    #[inline(always)]
    pub fn reserved(
        self,
    ) -> crate::common::RegisterField<16, 0xffff, 1, 0, u16, Spfcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<16,0xffff,1,0,u16, Spfcr_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spfcr {
    #[inline(always)]
    fn default() -> Spfcr {
        <crate::RegValueT<Spfcr_SPEC> as RegisterValue<_>>::new(0)
    }
}
