2023,Concurrency and Computation,"Heterogeneous reconfigurable architectures for machine learning dataflows.",Westerley Carvalho; Michael Canesche; Lucas Reis; José Augusto Miranda Nacif; Ricardo S. Ferreira 0001,https://doi.org/10.1002/cpe.6939,null,J,no_arxiv,0
2023,Concurrency and Computation,"High-performance graphics processing unit-based strategy for tuning a unmanned aerial vehicle controller subject to time-delay constraints.",Leonardo Fagundes-Junior; Michael Canesche; Ricardo S. Ferreira 0001; Alexandre Santos Brandão,https://doi.org/10.1002/cpe.7767,null,J,no_arxiv,0
2021,ACM TECS,"You Only Traverse Twice: A YOTT Placement, Routing, and Timing Approach for CGRAs.",Michael Canesche; Westerley Carvalho; Lucas Reis; Matheus Aguilar de Oliveira; Salles V. G. Magalhães; Peter Jamieson; José Augusto Miranda Nacif; Ricardo Ferreira 0001,https://doi.org/10.1145/3477038,top,J,no_arxiv,0
2023,Concurr. & Computation,"Fast flow cloud: A stream dataflow framework for cloud FPGA accelerator overlays at runtime.",Lucas Bragança; Michael Canesche; Jeronimo Costa Penha; Josué Campos; José Augusto Miranda Nacif; Ricardo S. Ferreira 0001,https://doi.org/10.1002/cpe.6977,null,J,no_arxiv,0
2023,Concurr. & Computation,"Gene regulatory accelerators on cloud FPGA.",Jeronimo Costa Penha; Lucas Bragança; Michael Canesche; Dener Ribeiro; José Augusto Miranda Nacif; Ricardo S. Ferreira 0001,https://doi.org/10.1002/cpe.7822,null,J,no_arxiv,0
2021,IEEE TCAD,"TRAVERSAL: A Fast and Adaptive Graph-Based Placement and Routing for CGRAs.",Michael Canesche; Marcelo M. Menezes; Westerley Carvalho; Frank Sill Torres; Peter Jamieson; José Augusto Miranda Nacif; Ricardo S. Ferreira 0001,https://doi.org/10.1109/TCAD.2020.3025513,null,J,no_arxiv,0
