# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGA_lite/Projects/test {D:/intelFPGA_lite/Projects/test/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:42 on Mar 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA_lite/Projects/test" D:/intelFPGA_lite/Projects/test/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 16:55:42 on Mar 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.test
# vsim work.test 
# Start time: 16:55:49 on Mar 26,2020
# Loading work.test
add wave -position insertpoint  \
sim:/test/num
add wave -position insertpoint  \
sim:/test/sqrt
force -freeze sim:/test/num 1000 0
run
force -freeze sim:/test/num 00000000000000000000000000001001 0
run
# End time: 16:56:42 on Mar 26,2020, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
