{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 14:58:37 2023 " "Info: Processing started: Fri Jun 16 14:58:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARMCPU -c ARMCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARMCPU -c ARMCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mdr MDR ARMCPU.v(174) " "Info (10281): Verilog HDL Declaration information at ARMCPU.v(174): object \"mdr\" differs only in case from object \"MDR\" in the same scope" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/PC/Desktop/NewTermProject/ARM_System/ARM/ARMCPU.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/newtermproject/arm_system/arm/armcpu.v 10 10 " "Info: Found 10 design units, including 10 entities, in source file /users/pc/desktop/newtermproject/arm_system/arm/armcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextmux " "Info: Found entity 1: signextmux" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/PC/Desktop/NewTermProject/ARM_System/ARM/ARMCPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 register_1bit " "Info: Found entity 2: register_1bit" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/PC/Desktop/NewTermProject/ARM_System/ARM/ARMCPU.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 register " "Info: Found entity 3: register" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/PC/Desktop/NewTermProject/ARM_System/ARM/ARMCPU.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 decoder_4to16 " "Info: Found entity 4: decoder_4to16" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/PC/Desktop/NewTermProject/ARM_System/ARM/ARMCPU.v" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 registerfile " "Info: Found entity 5: registerfile" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/PC/Desktop/NewTermProject/ARM_System/ARM/ARMCPU.v" 81 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 armreduced " "Info: Found entity 6: armreduced" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/PC/Desktop/NewTermProject/ARM_System/ARM/ARMCPU.v" 137 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 IFID " "Info: Found entity 7: IFID" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/PC/Desktop/NewTermProject/ARM_System/ARM/ARMCPU.v" 355 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 IDEX " "Info: Found entity 8: IDEX" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/PC/Desktop/NewTermProject/ARM_System/ARM/ARMCPU.v" 369 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 EXMEM " "Info: Found entity 9: EXMEM" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/PC/Desktop/NewTermProject/ARM_System/ARM/ARMCPU.v" 428 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 MEMWB " "Info: Found entity 10: MEMWB" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/PC/Desktop/NewTermProject/ARM_System/ARM/ARMCPU.v" 477 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EXMEM_PCbranch ARMCPU.v(285) " "Warning (10236): Verilog HDL Implicit Net warning at ARMCPU.v(285): created implicit net for \"EXMEM_PCbranch\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/PC/Desktop/NewTermProject/ARM_System/ARM/ARMCPU.v" 285 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "ARMCPU " "Error: Top-level design entity \"ARMCPU\" is undefined" {  } {  } 0 0 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Desktop/NewTermProject/ARM_System_Syn/ARMCPU.map.smsg " "Info: Generated suppressed messages file C:/Users/PC/Desktop/NewTermProject/ARM_System_Syn/ARMCPU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Error: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 16 14:58:40 2023 " "Error: Processing ended: Fri Jun 16 14:58:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
