INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Downloads/lab5mon/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Downloads/lab5mon/project_1/project_1.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Downloads/lab5mon/project_1/project_1.srcs/sources_1/new/fsm_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrement_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Downloads/lab5mon/project_1/project_1.srcs/sources_1/new/seven_seg_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Downloads/lab5mon/project_1/project_1.srcs/sources_1/new/switches.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switches
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Downloads/lab5mon/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Downloads/lab5mon/project_1/project_1.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fsm
