module X{}
impl X {
	clock clk; // intentionally not driven
	sync(clk) wire a = 0u1; // uses the undriven clock
}
