HelpInfo,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis;RootName:MSS_top
Implementation;Synthesis|| CL240 ||@W:XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. ||MSS_top.srr(68);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/68||MSS_top_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\FABOSC_0\MSS_top_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. ||MSS_top.srr(69);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/69||MSS_top_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\FABOSC_0\MSS_top_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||MSS_top.srr(70);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/70||MSS_top_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\FABOSC_0\MSS_top_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||MSS_top.srr(71);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/71||MSS_top_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\FABOSC_0\MSS_top_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven ||MSS_top.srr(77);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/77||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD434 ||@W:Signal rx_dout_reg in the sensitivity list is not used in the process||MSS_top.srr(79);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/79||CoreUART.vhd(250);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/250
Implementation;Synthesis|| CD434 ||@W:Signal parity_err_xhdl1 in the sensitivity list is not used in the process||MSS_top.srr(80);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/80||CoreUART.vhd(250);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/250
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||MSS_top.srr(81);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/81||CoreUART.vhd(358);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/358
Implementation;Synthesis|| CD638 ||@W:Signal tx_dout_reg is undriven ||MSS_top.srr(83);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/83||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CD638 ||@W:Signal rx_dout is undriven ||MSS_top.srr(84);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/84||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CD638 ||@W:Signal fifo_empty_tx is undriven ||MSS_top.srr(85);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/85||CoreUART.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/171
Implementation;Synthesis|| CD638 ||@W:Signal fifo_empty_rx is undriven ||MSS_top.srr(86);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/86||CoreUART.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/172
Implementation;Synthesis|| CD638 ||@W:Signal fifo_full_tx is undriven ||MSS_top.srr(87);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/87||CoreUART.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/176
Implementation;Synthesis|| CD638 ||@W:Signal fifo_full_rx is undriven ||MSS_top.srr(88);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/88||CoreUART.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/177
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||MSS_top.srr(92);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/92||Rx_async.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/269
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||MSS_top.srr(93);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/93||Rx_async.vhd(361);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/361
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fifo_read_en0 to a constant 1||MSS_top.srr(99);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/99||Tx_async.vhd(126);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/126
Implementation;Synthesis|| CL169 ||@W:Pruning register fifo_read_en0  ||MSS_top.srr(100);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/100||Tx_async.vhd(126);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/126
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven ||MSS_top.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/102||Clock_gen.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/55
Implementation;Synthesis|| CL240 ||@W:fifo_full_rx is not assigned a value (floating) -- simulation mismatch possible. ||MSS_top.srr(105);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/105||CoreUART.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/177
Implementation;Synthesis|| CL240 ||@W:fifo_full_tx is not assigned a value (floating) -- simulation mismatch possible. ||MSS_top.srr(106);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/106||CoreUART.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/176
Implementation;Synthesis|| CL240 ||@W:fifo_empty_rx is not assigned a value (floating) -- simulation mismatch possible. ||MSS_top.srr(107);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/107||CoreUART.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/172
Implementation;Synthesis|| CL240 ||@W:fifo_empty_tx is not assigned a value (floating) -- simulation mismatch possible. ||MSS_top.srr(108);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/108||CoreUART.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/171
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal rx_dout is floating -- simulation mismatch possible.||MSS_top.srr(109);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/109||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal rx_dout is floating -- simulation mismatch possible.||MSS_top.srr(110);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/110||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal rx_dout is floating -- simulation mismatch possible.||MSS_top.srr(111);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/111||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal rx_dout is floating -- simulation mismatch possible.||MSS_top.srr(112);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/112||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal rx_dout is floating -- simulation mismatch possible.||MSS_top.srr(113);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/113||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal rx_dout is floating -- simulation mismatch possible.||MSS_top.srr(114);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/114||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal rx_dout is floating -- simulation mismatch possible.||MSS_top.srr(115);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/115||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal rx_dout is floating -- simulation mismatch possible.||MSS_top.srr(116);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/116||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal tx_dout_reg is floating -- simulation mismatch possible.||MSS_top.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/117||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal tx_dout_reg is floating -- simulation mismatch possible.||MSS_top.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/118||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal tx_dout_reg is floating -- simulation mismatch possible.||MSS_top.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/119||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal tx_dout_reg is floating -- simulation mismatch possible.||MSS_top.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/120||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal tx_dout_reg is floating -- simulation mismatch possible.||MSS_top.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/121||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal tx_dout_reg is floating -- simulation mismatch possible.||MSS_top.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/122||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal tx_dout_reg is floating -- simulation mismatch possible.||MSS_top.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/123||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal tx_dout_reg is floating -- simulation mismatch possible.||MSS_top.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/124||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL169 ||@W:Pruning register overflow_reg_2  ||MSS_top.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/125||CoreUART.vhd(391);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/391
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_dout_reg_empty_4  ||MSS_top.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/126||CoreUART.vhd(376);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/376
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_dout_reg_4(7 downto 0)  ||MSS_top.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/127||CoreUART.vhd(365);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/365
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_state_3(1 downto 0)  ||MSS_top.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/128||CoreUART.vhd(337);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/337
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_framing_error_reg0_2  ||MSS_top.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/129||CoreUART.vhd(325);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/325
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_framing_error_reg_2  ||MSS_top.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/130||CoreUART.vhd(325);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/325
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_parity_reg0_2  ||MSS_top.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/131||CoreUART.vhd(313);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/313
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_parity_reg_2  ||MSS_top.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/132||CoreUART.vhd(313);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/313
Implementation;Synthesis|| CL169 ||@W:Pruning register fifo_write_tx_4  ||MSS_top.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/133||CoreUART.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/235
Implementation;Synthesis|| CL245 ||@W:Bit 0 of input tx_dout_reg of instance make_TX is floating||MSS_top.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/134||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 1 of input tx_dout_reg of instance make_TX is floating||MSS_top.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/135||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 2 of input tx_dout_reg of instance make_TX is floating||MSS_top.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/136||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 3 of input tx_dout_reg of instance make_TX is floating||MSS_top.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/137||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 4 of input tx_dout_reg of instance make_TX is floating||MSS_top.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/138||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 5 of input tx_dout_reg of instance make_TX is floating||MSS_top.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/139||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 6 of input tx_dout_reg of instance make_TX is floating||MSS_top.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/140||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 7 of input tx_dout_reg of instance make_TX is floating||MSS_top.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/141||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL167 ||@W:Input fifo_empty of instance make_TX is floating||MSS_top.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/142||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL167 ||@W:Input fifo_full of instance make_TX is floating||MSS_top.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/143||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||MSS_top.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/145||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||MSS_top.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/146||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||MSS_top.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/147||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\work\MSS_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process||MSS_top.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/149||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process||MSS_top.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/150||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process||MSS_top.srr(151);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/151||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process||MSS_top.srr(152);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/152||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process||MSS_top.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/153||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process||MSS_top.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/154||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process||MSS_top.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/155||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process||MSS_top.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/156||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process||MSS_top.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/157||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process||MSS_top.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/158||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process||MSS_top.srr(159);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/159||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process||MSS_top.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/160||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process||MSS_top.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/161||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process||MSS_top.srr(162);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/162||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process||MSS_top.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/163||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_2(13 downto 0)  ||MSS_top.srr(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/165||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_2(12 downto 0)  ||MSS_top.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/166||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_2(12 downto 0)  ||MSS_top.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/167||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_2(12 downto 0)  ||MSS_top.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/168||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_2(12 downto 0)  ||MSS_top.srr(169);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/169||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_rcosc_2  ||MSS_top.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/170||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_q1_2  ||MSS_top.srr(171);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/171||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_rcosc_2  ||MSS_top.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/172||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_rcosc_2  ||MSS_top.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/173||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_rcosc_2  ||MSS_top.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/174||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_rcosc_2  ||MSS_top.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/175||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_q1_2  ||MSS_top.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/176||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_q1_2  ||MSS_top.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/177||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_q1_2  ||MSS_top.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/178||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_q1_2  ||MSS_top.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/179||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_3  ||MSS_top.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/180||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_3  ||MSS_top.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/181||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_3  ||MSS_top.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/182||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_3  ||MSS_top.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/183||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_3  ||MSS_top.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/184||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0||MSS_top.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/190||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register release_ext_reset  ||MSS_top.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/191||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL169 ||@W:Pruning register EXT_RESET_OUT_int  ||MSS_top.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/192||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_state(2 downto 0)  ||MSS_top.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/193||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_q1  ||MSS_top.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/194||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_clk_base  ||MSS_top.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/195||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CD638 ||@W:Signal prdata_tach is undriven ||MSS_top.srr(198);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/198||corepwm.vhd(287);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd'/linenumber/287
Implementation;Synthesis|| CD638 ||@W:Signal pwm_stretch_value_int is undriven ||MSS_top.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/199||corepwm.vhd(288);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd'/linenumber/288
Implementation;Synthesis|| CD638 ||@W:Signal tach_edge is undriven ||MSS_top.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/200||corepwm.vhd(289);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd'/linenumber/289
Implementation;Synthesis|| CD638 ||@W:Signal tachint_mask is undriven ||MSS_top.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/201||corepwm.vhd(290);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd'/linenumber/290
Implementation;Synthesis|| CD638 ||@W:Signal tachprescale is undriven ||MSS_top.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/202||corepwm.vhd(291);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd'/linenumber/291
Implementation;Synthesis|| CD638 ||@W:Signal tachirqmask is undriven ||MSS_top.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/203||corepwm.vhd(293);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd'/linenumber/293
Implementation;Synthesis|| CD638 ||@W:Signal tachmode is undriven ||MSS_top.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/204||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis|| CD638 ||@W:Signal tach_prescale_cnt is undriven ||MSS_top.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/205||corepwm.vhd(296);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd'/linenumber/296
Implementation;Synthesis|| CD638 ||@W:Signal tach_prescale_value is undriven ||MSS_top.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/206||corepwm.vhd(297);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd'/linenumber/297
Implementation;Synthesis|| CD638 ||@W:Signal prescale_decode_value is undriven ||MSS_top.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/207||corepwm.vhd(298);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd'/linenumber/298
Implementation;Synthesis|| CD638 ||@W:Signal tach_cnt_clk is undriven ||MSS_top.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/208||corepwm.vhd(299);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd'/linenumber/299
Implementation;Synthesis|| CD638 ||@W:Signal tachpulsedur is undriven ||MSS_top.srr(209);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/209||corepwm.vhd(300);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd'/linenumber/300
Implementation;Synthesis|| CD638 ||@W:Signal update_status is undriven ||MSS_top.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/210||corepwm.vhd(301);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd'/linenumber/301
Implementation;Synthesis|| CD638 ||@W:Signal acc is undriven ||MSS_top.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/212||pwm_gen.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\pwm_gen.vhd'/linenumber/53
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list - assuming completeness||MSS_top.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/218||reg_if.vhd(349);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd'/linenumber/349
Implementation;Synthesis|| CG290 ||@W:Referenced variable pwm_stretch is not in sensitivity list||MSS_top.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/219||reg_if.vhd(369);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd'/linenumber/369
Implementation;Synthesis|| CD796 ||@W:Bit 4 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||MSS_top.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/220||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 5 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||MSS_top.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/221||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 6 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||MSS_top.srr(222);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/222||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 7 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||MSS_top.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/223||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 8 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||MSS_top.srr(224);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/224||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 9 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||MSS_top.srr(225);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/225||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 10 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||MSS_top.srr(226);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/226||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 11 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||MSS_top.srr(227);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/227||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis|| CD796 ||@W:Bit 12 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||MSS_top.srr(228);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\synthesis\MSS_top.srr'/linenumber/228||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis||(null)||Please refer to the log file for details about 369 Warning(s)||MSS_top.srr;liberoaction://open_report/file/MSS_top.srr||(null);(null)
Implementation;Compile;RootName:MSS_top
Implementation;Compile||(null)||Please refer to the log file for details about 7 Info(s)||MSS_top_compile_log.log;liberoaction://open_report/file/MSS_top_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:MSS_top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||MSS_top_layout_log.log;liberoaction://open_report/file/MSS_top_layout_log.log||(null);(null)
Implementation;Generate BitStream;RootName:MSS_top
Implementation;Generate BitStream||(null)||Please refer to the log file for details||MSS_top_generateBitstream.log;liberoaction://open_report/file/MSS_top_generateBitstream.log||(null);(null)
