<module name="GENERAL_WKUP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CONTROL_WKUP_CTRL" acronym="CONTROL_WKUP_CTRL" offset="0x0" width="32" description="register description">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0" description="Reserved field" range="" rwaccess="R"/>
    <bitfield id="GPIO_IO_PWRDNZ" width="1" begin="6" end="6" resetval="0x0" description="Software must keep this signal 0 whenever SIM_VDDS voltage is changing.When GPIO_IO_PWRDNZ is 0, input and output buffers in the gpio126, gpio127, and gpio129 associated exteneded-drain I/O cell are disabled. Pad can be pulled down by asserting the PIPD pin." range="" rwaccess="RW"/>
    <bitfield id="GPIO_1_IN_SEL_SAD2D_NRESWARM_IN_SEL" width="1" begin="5" end="5" resetval="0" description="Mux select for GPIO1/SAD2D_NRESWARM bit" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved field" range="" rwaccess="R"/>
    <bitfield id="MM_FSUSB3_TXEN_N_OUT_POLARITY_CTRL" width="1" begin="2" end="2" resetval="0" description="Polarity control for TXEN signal of multimode USB interface port30 : Active low1 : Active high" range="" rwaccess="RW"/>
    <bitfield id="MM_FSUSB2_TXEN_N_OUT_POLARITY_CTRL" width="1" begin="1" end="1" resetval="0" description="Polarity control for TXEN signal of multimode USB interface port20 : Active low1 : Active high" range="" rwaccess="RW"/>
    <bitfield id="MM_FSUSB1_TXEN_N_OUT_POLARITY_CTRL" width="1" begin="0" end="0" resetval="0" description="Polarity control for TXEN signal of multimode USB interface port10 : Active low1 : Active high" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_DEBOBS_0" acronym="CONTROL_WKUP_DEBOBS_0" offset="0xC" width="32" description="Select the WKUP domain set of signals to be observed for hw_dbg3, hw_dbg2, hw_dbg1, hw_dbg0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX3" width="5" begin="28" end="24" resetval="0x00" description="Select the set of signals to be observed for hw_dbg3" range="" rwaccess="See"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX2" width="5" begin="20" end="16" resetval="0x00" description="Select the set of signals to be observed for hw_dbg2" range="" rwaccess="See"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX1" width="5" begin="12" end="8" resetval="0x00" description="Select the set of signals to be observed for hw_dbg1" range="" rwaccess="See"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX0" width="5" begin="4" end="0" resetval="0x00" description="Select the set of signals to be observed for hw_dbg0" range="" rwaccess="See"/>
  </register>
  <register id="CONTROL_WKUP_DEBOBS_1" acronym="CONTROL_WKUP_DEBOBS_1" offset="0x10" width="32" description="Select the WKUP domain set of signals to be observed for hw_dbg7, hw_dbg6, hw_dbg5, hw_dbg4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX7" width="5" begin="28" end="24" resetval="0x00" description="Select the set of signals to be observed for hw_dbg7" range="" rwaccess="See"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX6" width="5" begin="20" end="16" resetval="0x00" description="Select the set of signals to be observed for hw_dbg6" range="" rwaccess="See"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX5" width="5" begin="12" end="8" resetval="0x00" description="Select the set of signals to be observed for hw_dbg5" range="" rwaccess="See"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX4" width="5" begin="4" end="0" resetval="0x00" description="Select the set of signals to be observed for hw_dbg4" range="" rwaccess="See"/>
  </register>
  <register id="CONTROL_WKUP_DEBOBS_2" acronym="CONTROL_WKUP_DEBOBS_2" offset="0x14" width="32" description="Select the WKUP domain set of signals to be observed for hw_dbg11 hw_dbg10, hw_dbg9, hw_dbg8">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX11" width="5" begin="28" end="24" resetval="0x00" description="Select the set of signals to be observed for hw_dbg11" range="" rwaccess="See"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX10" width="5" begin="20" end="16" resetval="0x00" description="Select the set of signals to be observed for hw_dbg10" range="" rwaccess="See"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX9" width="5" begin="12" end="8" resetval="0x00" description="Select the set of signals to be observed for hw_dbg9" range="" rwaccess="See"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX8" width="5" begin="4" end="0" resetval="0x00" description="Select the set of signals to be observed for hw_dbg8" range="" rwaccess="See"/>
  </register>
  <register id="CONTROL_WKUP_DEBOBS_3" acronym="CONTROL_WKUP_DEBOBS_3" offset="0x18" width="32" description="Select the WKUP domain set of signals to be observed for hw_dbg15 hw_dbg14, hw_dbg13, hw_dbg12">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX15" width="5" begin="28" end="24" resetval="0x00" description="Select the set of signals to be observed for hw_dbg15" range="" rwaccess="See"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX14" width="5" begin="20" end="16" resetval="0x00" description="Select the set of signals to be observed for hw_dbg14" range="" rwaccess="See"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX13" width="5" begin="12" end="8" resetval="0x00" description="Select the set of signals to be observed for hw_dbg13" range="" rwaccess="See"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX12" width="5" begin="4" end="0" resetval="0x00" description="Select the set of signals to be observed for hw_dbg12" range="" rwaccess="See"/>
  </register>
  <register id="CONTROL_WKUP_DEBOBS_4" acronym="CONTROL_WKUP_DEBOBS_4" offset="0x1C" width="32" description="Select the WKUP domain set of signals to be observed for hw_dbg17, hw_dbg16">
    <bitfield id="WKUPOBSERVABILITYDISABLE" width="1" begin="31" end="31" resetval="0x0" description="Control the observability feature" range="" rwaccess="See"/>
    <bitfield id="RESERVED" width="18" begin="30" end="13" resetval="0x00000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX17" width="5" begin="12" end="8" resetval="0x00" description="Select the set of signals to be observed for hw_dbg17" range="" rwaccess="See"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX16" width="5" begin="4" end="0" resetval="0x00" description="Select the set of signals to be observed for hw_dbg16" range="" rwaccess="See"/>
  </register>
  <register id="CONTROL_PROG_IO_WKUP1" acronym="CONTROL_PROG_IO_WKUP1" offset="0x24" width="32" description="register description">
    <bitfield id="PRG_32K_SC" width="2" begin="31" end="30" resetval="0x0" description="Slew rate control bits.Format used in the field name below is : (programmable_group_name)_(configurable_pin on I/O cell) See for the allowed SC vs LB bitfield combinations." range="" rwaccess="RW"/>
    <bitfield id="PRG_32K_LB" width="2" begin="29" end="28" resetval="0x0" description="Effective TL length and farend capacitive load controls. This bit allows control of programmable drive/slew control on I/O cell. Format used in the field name below is: (programmable_group_name)_(configurable_pin on IO cell)See for the allowed SC vs LB bitfield combinations." range="" rwaccess="RW"/>
    <bitfield id="PRG_CLKREQ_SC" width="2" begin="27" end="26" resetval="0x0" description="Slew rate control bits.Format used in the field name below is: (programmable_group_name)_(configurable_pin on I/O cell) See for the allowed SC vs LB bitfield combinations." range="" rwaccess="RW"/>
    <bitfield id="PRG_CLKREQ_LB" width="2" begin="25" end="24" resetval="0x0" description="Effective TL length and farend capacitive load controls. This bit allows control of programmable drive/slew control on I/O cell. Format used in the field name below is: (programmable_group_name)_(configurable_pin on I/O cell)See for the allowed SC vs LB bitfield combinations." range="" rwaccess="RW"/>
    <bitfield id="PRG_NIRQ_SC" width="2" begin="23" end="22" resetval="0x0" description="Slew rate control bits.Format used in the field name below is: (programmable_group_name)_(configurable_pin on I/O cell) See for the allowed SC vs LB bitfield combinations." range="" rwaccess="RW"/>
    <bitfield id="PRG_NIRQ_LB" width="2" begin="21" end="20" resetval="0x0" description="Effective TL length and farend capacitive load controls. This bit allows control of programmable drive/slew control on IO cell. Format used in the field name below is: (programmable_group_name)_(configurable_pin on I/O cell)See for the allowed SC vs LB bitfield combinations." range="" rwaccess="RW"/>
    <bitfield id="PRG_SYSBOOT_LB" width="1" begin="19" end="19" resetval="0" description="Format used in the field name below is: (programmable_group_name)_(configurable_pin on I/O cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm: 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_OFFMODE_SC" width="2" begin="18" end="17" resetval="0x0" description="Slew rate control bits.Format used in the field name below is: (programmable_group_name)_(configurable_pin on I/O cell) See for the allowed SC vs LB bitfield combinations." range="" rwaccess="RW"/>
    <bitfield id="PRG_OFFMODE_LB" width="2" begin="16" end="15" resetval="0x0" description="Effective TL length and farend capacitive load controls. This bit allows control of programmable drive/slew control on I/O cell. Format used in the field name below is: (programmable_group_name)_(configurable_pin on I/O cell)See for the allowed SC vs LB bitfield combinations." range="" rwaccess="RW"/>
    <bitfield id="PRG_CLKOUT1_SC" width="2" begin="14" end="13" resetval="0x0" description="Slew rate control bits.Format used in the field name below is: (programmable_group_name)_(configurable_pin on I/O cell) See for the allowed SC vs LB bitfield combinations." range="" rwaccess="RW"/>
    <bitfield id="PRG_CLKOUT1_LB" width="2" begin="12" end="11" resetval="0x0" description="Effective TL length and farend capacitive load controls. This bit allows control of programmable drive/slew control on IO cell. Format used in the field name below is: (programmable_group_name)_(configurable_pin on I/O cell)See for the allowed SC vs LB bitfield combinations." range="" rwaccess="RW"/>
    <bitfield id="PRG_CHASSIS_PRCM_LB_WKUP" width="1" begin="10" end="10" resetval="0" description="Format used in the field name below is: (programmable_group_name)_(configurable_pin on I/O cell)Far-end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm: 0x0: Far-end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far-end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPIO_128_SC" width="2" begin="9" end="8" resetval="0x0" description="Slew rate control bits. Format used in the field name below is: (programmable_group_name)_(configurable_pin on I/O cell) See for the allowed SC vs LB bit field combinations." range="" rwaccess="RW"/>
    <bitfield id="PRG_GPIO_128_LB" width="2" begin="7" end="6" resetval="0x0" description="Effective TL length and farend capacitive load controls. This bit allows control of programmable drive/slew control on I/O cell.Format used in the field name below is: (programmable_group_name)_(configurable_pin on IO cell) See for the allowed SC vs LB bit field combinations." range="" rwaccess="RW"/>
    <bitfield id="PRG_SR_PULLUPRESX" width="1" begin="5" end="5" resetval="0" description="Format used in the field name below is: (programmable_group_name)_(configurable_pin on IO cell)(SR interface) I2C4 pad group control for external / internal pull-up resistor enable:0x0: Enables internal pull-ups for the I2C4 pad group0x1: Disables internal pull-ups for the I2C4 pad group" range="" rwaccess="RW"/>
    <bitfield id="PRG_SR_LB" width="2" begin="4" end="3" resetval="0x0" description="The bits select a proper resistor value for the (SR interface) I2C4 pull-ups for a given load range at FS / HS modes.Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)FS mode :0b00: 4,5K Ohms / 5-15pF cap.load0b01: 2,1K Ohms /15-50pF cap.load0b10: 860 Ohms / 50-150pF cap.load0b11: ReservedHS mode :0b00: 1,66K Ohms / 5-12pF cap.load0b01: 920 Ohms / 12-25pF cap.load0b10: 500 Ohms/ 25-50pF cap.load0b11: 300 Ohms/ 50-80pF cap.loadSee for example [LB1:LB0] bitfield vs PRG_I2C4_PULLUPRESX bit combinations." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_BGAPTS_WKUP" acronym="CONTROL_BGAPTS_WKUP" offset="0x28" width="32" description="register description">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved field" range="" rwaccess="R"/>
    <bitfield id="BGROFF" width="1" begin="2" end="2" resetval="0" description="Used for ON/OFF control of BGAPTS module0 : BGAP is ON1 : BGAP is OFFNote : BGAP cannot be turned off with TMPS ON. i.e. BGROFF 1 AND TMPSOFF 0 is not allowed" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved field" range="" rwaccess="R"/>
    <bitfield id="TMPSOFF" width="1" begin="0" end="0" resetval="0" description="Used to control the TMPSOFF input of BGAPTS module1 : Temperature sensor and thermal shutdown in OFF mode0 : Temperature sensor and thermal shutdown ON" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_SRAM_LDO_CTRL" acronym="CONTROL_SRAM_LDO_CTRL" offset="0x2C" width="32" description="register description">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x000" description="Reserved field" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0" description="Write the reset value; read returns the reset value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved field" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0" description="Write the reset value; read returns the reset value." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_VBBLDO_SW_CTRL" acronym="CONTROL_VBBLDO_SW_CTRL" offset="0x34" width="32" description="register description">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="Reserved field" range="" rwaccess="R"/>
    <bitfield id="NOCAP_MUX_SEL" width="1" begin="6" end="6" resetval="0" description="Enable NOCAP Override" range="" rwaccess="RW"/>
    <bitfield id="NOCAP" width="1" begin="5" end="5" resetval="0" description="Override NOCAP" range="" rwaccess="RW"/>
    <bitfield id="BBSEL_MUX_SEL" width="1" begin="4" end="4" resetval="0" description="Enables BBSEL Override" range="" rwaccess="RW"/>
    <bitfield id="BBSEL" width="1" begin="3" end="3" resetval="0" description="Override for BBSEL signal" range="" rwaccess="RW"/>
    <bitfield id="LDOBYPASSZ_MUX_SEL" width="1" begin="2" end="2" resetval="0" description="Enable LDOBYPASSZ Override" range="" rwaccess="RW"/>
    <bitfield id="LDOBYPASSZ" width="1" begin="1" end="1" resetval="0" description="Override LDOBYPASSZ" range="" rwaccess="RW"/>
    <bitfield id="AIPOFF" width="1" begin="0" end="0" resetval="0" description="Override AIPOFF input. When high will act as AIPOFF for VBBLDO" range="" rwaccess="RW"/>
  </register>
</module>
