###This is the Xilinx ISE folder with the generated memory and all the testbench files and the implemented modules.
###Since the implmentation uses the FPGA dram, make sure to lower the memory size when running code on the FPGA.

![TB_shot](https://edxuploads.s3.amazonaws.com/14869194197742836.png)
