Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hz_top.ngc ...
WARNING:NetListWriters:298 - No output is written to hz_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file hz_top.edif ...
ngc2edif: Total memory usage is 79612 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hz.ngc ...
WARNING:NetListWriters:298 - No output is written to hz.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file hz.edif ...
ngc2edif: Total memory usage is 87548 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hz_rs232_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to hz_rs232_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus RS232/bus2ip_rdce<3 : 1> on block
   hz_rs232_wrapper is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file hz_rs232_wrapper.edif ...
ngc2edif: Total memory usage is 79356 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hz_proc_sys_reset_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   hz_proc_sys_reset_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus proc_sys_reset_0/SEQ/pr_dec<2 : 0> on
   block hz_proc_sys_reset_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus proc_sys_reset_0/SEQ/bsr_dec<2 : 0> on
   block hz_proc_sys_reset_0_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file hz_proc_sys_reset_0_wrapper.edif ...
ngc2edif: Total memory usage is 79356 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hz_clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   hz_clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file hz_clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 79356 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hz_microblaze_0_ilmb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   hz_microblaze_0_ilmb_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file hz_microblaze_0_ilmb_wrapper.edif ...
ngc2edif: Total memory usage is 79356 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hz_microblaze_0_dlmb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   hz_microblaze_0_dlmb_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file hz_microblaze_0_dlmb_wrapper.edif ...
ngc2edif: Total memory usage is 79676 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hz_axi4lite_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to hz_axi4lite_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_i
   nst/m_amesg_i[48 : 1] on block hz_axi4lite_0_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/n0268[2 : 0] on block
   hz_axi4lite_0_wrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_i
   nst/s_amesg[48 : 1] on block hz_axi4lite_0_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file hz_axi4lite_0_wrapper.edif ...
ngc2edif: Total memory usage is 81084 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hz_microblaze_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   hz_microblaze_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/control_reg<8 : 0> on block hz_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/LOCKSTEP_Out<3817 : 0> on
   block hz_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.mem_MSR<28 : 0> on block
   hz_microblaze_0_wrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.ex_MSR<30 : 0> on block
   hz_microblaze_0_wrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<9 : 1>
   on block hz_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<10 : 2> on
   block hz_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.buffer_or_new<32 : 0> on block hz_microblaze_0_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.srl16<42 : 0> on block hz_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Detect_Commands.sample<6 : 0> on block hz_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/status_reg<27 : 0> on block hz_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Use_SRL16.tdo_config_word1<15 : 0> on block hz_microblaze_0_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/n0084<30 : 0> on block
   hz_microblaze_0_wrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_fwd<30 : 0> on
   block hz_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_cmb<3
   0 : 28> on block hz_microblaze_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<31
   : 17> on block hz_microblaze_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<31
   : 17> on block hz_microblaze_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<31
   : 17> on block hz_microblaze_0_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file hz_microblaze_0_wrapper.edif ...
ngc2edif: Total memory usage is 91900 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hz_microblaze_0_i_bram_ctrl_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   hz_microblaze_0_i_bram_ctrl_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file hz_microblaze_0_i_bram_ctrl_wrapper.edif ...
ngc2edif: Total memory usage is 79356 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hz_microblaze_0_d_bram_ctrl_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   hz_microblaze_0_d_bram_ctrl_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file hz_microblaze_0_d_bram_ctrl_wrapper.edif ...
ngc2edif: Total memory usage is 79804 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hz_debug_module_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   hz_debug_module_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus debug_module/MDM_Core_I1/Config_Reg<31 :
   1> on block hz_debug_module_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file hz_debug_module_wrapper.edif ...
ngc2edif: Total memory usage is 79356 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hz_microblaze_0_bram_block_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   hz_microblaze_0_bram_block_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file hz_microblaze_0_bram_block_wrapper.edif ...
ngc2edif: Total memory usage is 78652 kilobytes

