{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568006654514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568006654534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 07:24:14 2019 " "Processing started: Mon Sep 09 07:24:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568006654534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006654534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Maser_Vibration_Test_Jig -c Maser_Vibration_Test_Jig " "Command: quartus_map --read_settings_files=on --write_settings_files=off Maser_Vibration_Test_Jig -c Maser_Vibration_Test_Jig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006654534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568006656234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568006656234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/monde/documents/avn 2018/2018 cam/fpga firmware/fpga firmware code/projects/maser_vibration_test_jig/src/maserpushbutton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/monde/documents/avn 2018/2018 cam/fpga firmware/fpga firmware code/projects/maser_vibration_test_jig/src/maserpushbutton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maser_PushButton_Controller-Arch_DUT " "Found design unit 1: Maser_PushButton_Controller-Arch_DUT" {  } { { "../src/MaserPushButton.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/MaserPushButton.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568006673323 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maser_PushButton_Controller " "Found entity 1: Maser_PushButton_Controller" {  } { { "../src/MaserPushButton.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/MaserPushButton.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568006673323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/monde/documents/avn 2018/2018 cam/fpga firmware/fpga firmware code/projects/maser_vibration_test_jig/src/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/monde/documents/avn 2018/2018 cam/fpga firmware/fpga firmware code/projects/maser_vibration_test_jig/src/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "../src/i2c_master.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/i2c_master.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568006673333 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../src/i2c_master.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/i2c_master.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568006673333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/monde/documents/avn 2018/2018 cam/fpga firmware/fpga firmware code/projects/maser_vibration_test_jig/src/maser_vibration_test_jig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/monde/documents/avn 2018/2018 cam/fpga firmware/fpga firmware code/projects/maser_vibration_test_jig/src/maser_vibration_test_jig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maser_Vibration_Test_Jig-Arch_DUT " "Found design unit 1: Maser_Vibration_Test_Jig-Arch_DUT" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568006673343 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maser_Vibration_Test_Jig " "Found entity 1: Maser_Vibration_Test_Jig" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568006673343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/monde/documents/avn 2018/2018 cam/fpga firmware/fpga firmware code/projects/maser_vibration_test_jig/src/maser_mux_adxl345.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/monde/documents/avn 2018/2018 cam/fpga firmware/fpga firmware code/projects/maser_vibration_test_jig/src/maser_mux_adxl345.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maser_Mux_ADXL345-Arch_DUT " "Found design unit 1: Maser_Mux_ADXL345-Arch_DUT" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568006673363 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maser_Mux_ADXL345 " "Found entity 1: Maser_Mux_ADXL345" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568006673363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/monde/documents/avn 2018/2018 cam/fpga firmware/fpga firmware code/projects/maser_vibration_test_jig/src/maser_i2c_controller_revb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/monde/documents/avn 2018/2018 cam/fpga firmware/fpga firmware code/projects/maser_vibration_test_jig/src/maser_i2c_controller_revb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maser_i2c_Controller-Arch_DUT " "Found design unit 1: Maser_i2c_Controller-Arch_DUT" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568006673373 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maser_i2c_Controller " "Found entity 1: Maser_i2c_Controller" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568006673373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/monde/documents/avn 2018/2018 cam/fpga firmware/fpga firmware code/projects/maser_vibration_test_jig/src/baud_rate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/monde/documents/avn 2018/2018 cam/fpga firmware/fpga firmware code/projects/maser_vibration_test_jig/src/baud_rate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Baud_Rate_Generator-Arch_DUT " "Found design unit 1: Baud_Rate_Generator-Arch_DUT" {  } { { "../src/Baud_Rate_Generator.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Baud_Rate_Generator.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568006673383 ""} { "Info" "ISGN_ENTITY_NAME" "1 Baud_Rate_Generator " "Found entity 1: Baud_Rate_Generator" {  } { { "../src/Baud_Rate_Generator.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Baud_Rate_Generator.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568006673383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Maser_Vibration_Test_Jig " "Elaborating entity \"Maser_Vibration_Test_Jig\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568006673523 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK Maser_Vibration_Test_Jig.vhd(43) " "VHDL Signal Declaration warning at Maser_Vibration_Test_Jig.vhd(43): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1568006673543 "|Maser_Vibration_Test_Jig"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "One_uS_i Maser_Vibration_Test_Jig.vhd(72) " "Verilog HDL or VHDL warning at Maser_Vibration_Test_Jig.vhd(72): object \"One_uS_i\" assigned a value but never read" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568006673543 "|Maser_Vibration_Test_Jig"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "One_mS_i Maser_Vibration_Test_Jig.vhd(73) " "Verilog HDL or VHDL warning at Maser_Vibration_Test_Jig.vhd(73): object \"One_mS_i\" assigned a value but never read" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568006673543 "|Maser_Vibration_Test_Jig"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ten_mS_i Maser_Vibration_Test_Jig.vhd(74) " "Verilog HDL or VHDL warning at Maser_Vibration_Test_Jig.vhd(74): object \"Ten_mS_i\" assigned a value but never read" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568006673543 "|Maser_Vibration_Test_Jig"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Twenty_mS_i Maser_Vibration_Test_Jig.vhd(75) " "Verilog HDL or VHDL warning at Maser_Vibration_Test_Jig.vhd(75): object \"Twenty_mS_i\" assigned a value but never read" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568006673543 "|Maser_Vibration_Test_Jig"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hunder_mS_i Maser_Vibration_Test_Jig.vhd(76) " "Verilog HDL or VHDL warning at Maser_Vibration_Test_Jig.vhd(76): object \"Hunder_mS_i\" assigned a value but never read" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568006673543 "|Maser_Vibration_Test_Jig"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "One_Sec_i Maser_Vibration_Test_Jig.vhd(78) " "Verilog HDL or VHDL warning at Maser_Vibration_Test_Jig.vhd(78): object \"One_Sec_i\" assigned a value but never read" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568006673543 "|Maser_Vibration_Test_Jig"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Two_ms_i Maser_Vibration_Test_Jig.vhd(79) " "Verilog HDL or VHDL warning at Maser_Vibration_Test_Jig.vhd(79): object \"Two_ms_i\" assigned a value but never read" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568006673543 "|Maser_Vibration_Test_Jig"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDA_i Maser_Vibration_Test_Jig.vhd(173) " "VHDL Signal Declaration warning at Maser_Vibration_Test_Jig.vhd(173): used implicit default value for signal \"SDA_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 173 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1568006673543 "|Maser_Vibration_Test_Jig"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Ready_1_i Maser_Vibration_Test_Jig.vhd(208) " "VHDL Signal Declaration warning at Maser_Vibration_Test_Jig.vhd(208): used implicit default value for signal \"Ready_1_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1568006673553 "|Maser_Vibration_Test_Jig"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Busy_Mux_i Maser_Vibration_Test_Jig.vhd(209) " "Verilog HDL or VHDL warning at Maser_Vibration_Test_Jig.vhd(209): object \"Busy_Mux_i\" assigned a value but never read" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568006673553 "|Maser_Vibration_Test_Jig"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Int_SDA_i Maser_Vibration_Test_Jig.vhd(222) " "Verilog HDL or VHDL warning at Maser_Vibration_Test_Jig.vhd(222): object \"Int_SDA_i\" assigned a value but never read" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568006673553 "|Maser_Vibration_Test_Jig"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_0\[28\] GPIO_0\[1\] Maser_Vibration_Test_Jig.vhd(55) " "Bidirectional port \"GPIO_0\[1\]\" at Maser_Vibration_Test_Jig.vhd(55) has a one-way connection to bidirectional port \"GPIO_0\[28\]\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568006673553 "|Maser_Vibration_Test_Jig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maser_PushButton_Controller Maser_PushButton_Controller:Maser_PushButton_1 " "Elaborating entity \"Maser_PushButton_Controller\" for hierarchy \"Maser_PushButton_Controller:Maser_PushButton_1\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "Maser_PushButton_1" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568006673633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maser_i2c_Controller Maser_i2c_Controller:Maser_i2c_Controller_1 " "Elaborating entity \"Maser_i2c_Controller\" for hierarchy \"Maser_i2c_Controller:Maser_i2c_Controller_1\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "Maser_i2c_Controller_1" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568006673653 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Thresh_TAP_i Maser_i2C_Controller_revB.vhd(60) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(60): used explicit default value for signal \"Thresh_TAP_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "OFSX_i Maser_i2C_Controller_revB.vhd(61) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(61): used explicit default value for signal \"OFSX_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "OFSY_i Maser_i2C_Controller_revB.vhd(62) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(62): used explicit default value for signal \"OFSY_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "OFSZ_i Maser_i2C_Controller_revB.vhd(63) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(63): used explicit default value for signal \"OFSZ_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DUR_i Maser_i2C_Controller_revB.vhd(64) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(64): used explicit default value for signal \"DUR_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Latent_i Maser_i2C_Controller_revB.vhd(65) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(65): used explicit default value for signal \"Latent_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Window_i Maser_i2C_Controller_revB.vhd(66) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(66): used explicit default value for signal \"Window_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Thresh_ACT_i Maser_i2C_Controller_revB.vhd(67) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(67): used explicit default value for signal \"Thresh_ACT_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Thresh_INACT_i Maser_i2C_Controller_revB.vhd(68) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(68): used explicit default value for signal \"Thresh_INACT_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Time_INACT_i Maser_i2C_Controller_revB.vhd(69) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(69): used explicit default value for signal \"Time_INACT_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ACT_INACT_CNT_i Maser_i2C_Controller_revB.vhd(70) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(70): used explicit default value for signal \"ACT_INACT_CNT_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Thresh_FF_i Maser_i2C_Controller_revB.vhd(71) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(71): used explicit default value for signal \"Thresh_FF_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Time_FF_i Maser_i2C_Controller_revB.vhd(72) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(72): used explicit default value for signal \"Time_FF_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TAP_AXES_i Maser_i2C_Controller_revB.vhd(73) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(73): used explicit default value for signal \"TAP_AXES_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BW_Rate_i Maser_i2C_Controller_revB.vhd(74) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(74): used explicit default value for signal \"BW_Rate_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Power_CTL_i Maser_i2C_Controller_revB.vhd(75) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(75): used explicit default value for signal \"Power_CTL_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "INT_ENABLE_i Maser_i2C_Controller_revB.vhd(77) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(77): used explicit default value for signal \"INT_ENABLE_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "INT_MAP_i Maser_i2C_Controller_revB.vhd(78) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(78): used explicit default value for signal \"INT_MAP_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Data_Format_i Maser_i2C_Controller_revB.vhd(79) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(79): used explicit default value for signal \"Data_Format_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "INT_Source_i Maser_i2C_Controller_revB.vhd(83) " "VHDL Signal Declaration warning at Maser_i2C_Controller_revB.vhd(83): used explicit default value for signal \"INT_Source_i\" because signal was never assigned a value" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Slave_Address_i Maser_i2C_Controller_revB.vhd(129) " "VHDL Process Statement warning at Maser_i2C_Controller_revB.vhd(129): inferring latch(es) for signal or variable \"Slave_Address_i\", which holds its previous value in one or more paths through the process" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slave_Address_i\[0\] Maser_i2C_Controller_revB.vhd(129) " "Inferred latch for \"Slave_Address_i\[0\]\" at Maser_i2C_Controller_revB.vhd(129)" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slave_Address_i\[1\] Maser_i2C_Controller_revB.vhd(129) " "Inferred latch for \"Slave_Address_i\[1\]\" at Maser_i2C_Controller_revB.vhd(129)" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slave_Address_i\[2\] Maser_i2C_Controller_revB.vhd(129) " "Inferred latch for \"Slave_Address_i\[2\]\" at Maser_i2C_Controller_revB.vhd(129)" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slave_Address_i\[3\] Maser_i2C_Controller_revB.vhd(129) " "Inferred latch for \"Slave_Address_i\[3\]\" at Maser_i2C_Controller_revB.vhd(129)" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slave_Address_i\[4\] Maser_i2C_Controller_revB.vhd(129) " "Inferred latch for \"Slave_Address_i\[4\]\" at Maser_i2C_Controller_revB.vhd(129)" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slave_Address_i\[5\] Maser_i2C_Controller_revB.vhd(129) " "Inferred latch for \"Slave_Address_i\[5\]\" at Maser_i2C_Controller_revB.vhd(129)" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Slave_Address_i\[6\] Maser_i2C_Controller_revB.vhd(129) " "Inferred latch for \"Slave_Address_i\[6\]\" at Maser_i2C_Controller_revB.vhd(129)" {  } { { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673673 "|Maser_Vibration_Test_Jig|Maser_i2c_Controller:Maser_i2c_Controller_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_1 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_1\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "i2c_master_1" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568006673683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maser_Mux_ADXL345 Maser_Mux_ADXL345:Maser_Mux_ADXL345_1 " "Elaborating entity \"Maser_Mux_ADXL345\" for hierarchy \"Maser_Mux_ADXL345:Maser_Mux_ADXL345_1\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "Maser_Mux_ADXL345_1" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568006673703 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comms_done Maser_Mux_ADXL345.vhd(76) " "Verilog HDL or VHDL warning at Maser_Mux_ADXL345.vhd(76): object \"comms_done\" assigned a value but never read" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done Maser_Mux_ADXL345.vhd(77) " "Verilog HDL or VHDL warning at Maser_Mux_ADXL345.vhd(77): object \"done\" assigned a value but never read" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Gen_Sample_Rate_i Maser_Mux_ADXL345.vhd(80) " "Verilog HDL or VHDL warning at Maser_Mux_ADXL345.vhd(80): object \"Gen_Sample_Rate_i\" assigned a value but never read" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SerData_Byte Maser_Mux_ADXL345.vhd(83) " "Verilog HDL or VHDL warning at Maser_Mux_ADXL345.vhd(83): object \"SerData_Byte\" assigned a value but never read" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CRC_Sum Maser_Mux_ADXL345.vhd(87) " "Verilog HDL or VHDL warning at Maser_Mux_ADXL345.vhd(87): object \"CRC_Sum\" assigned a value but never read" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "add_crc Maser_Mux_ADXL345.vhd(89) " "Verilog HDL or VHDL warning at Maser_Mux_ADXL345.vhd(89): object \"add_crc\" assigned a value but never read" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Message_done Maser_Mux_ADXL345.vhd(93) " "Verilog HDL or VHDL warning at Maser_Mux_ADXL345.vhd(93): object \"Message_done\" assigned a value but never read" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data2send Maser_Mux_ADXL345.vhd(116) " "VHDL Process Statement warning at Maser_Mux_ADXL345.vhd(116): inferring latch(es) for signal or variable \"data2send\", which holds its previous value in one or more paths through the process" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CRC2send Maser_Mux_ADXL345.vhd(116) " "VHDL Process Statement warning at Maser_Mux_ADXL345.vhd(116): inferring latch(es) for signal or variable \"CRC2send\", which holds its previous value in one or more paths through the process" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_counter Maser_Mux_ADXL345.vhd(190) " "Verilog HDL or VHDL warning at Maser_Mux_ADXL345.vhd(190): object \"tx_counter\" assigned a value but never read" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[255\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[255\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[255\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[255\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[255\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[255\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[255\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[255\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[255\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[255\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[255\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[255\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[255\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[255\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[255\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[255\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[254\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[254\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[254\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[254\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[254\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[254\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[254\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[254\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[254\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[254\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[254\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[254\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[254\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[254\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[254\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[254\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[253\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[253\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[253\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[253\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[253\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[253\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[253\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[253\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[253\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[253\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[253\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[253\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[253\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[253\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[253\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[253\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[252\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[252\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[252\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[252\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[252\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[252\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[252\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[252\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[252\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[252\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[252\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[252\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673800 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[252\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[252\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[252\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[252\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[251\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[251\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[251\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[251\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[251\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[251\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[251\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[251\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[251\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[251\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[251\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[251\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[251\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[251\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[251\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[251\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[250\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[250\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[250\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[250\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[250\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[250\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[250\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[250\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[250\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[250\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[250\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[250\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[250\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[250\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[250\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[250\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[249\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[249\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[249\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[249\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[249\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[249\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[249\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[249\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[249\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[249\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[249\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[249\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[249\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[249\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[249\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[249\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[248\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[248\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[248\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[248\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[248\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[248\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[248\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[248\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[248\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[248\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[248\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[248\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[248\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[248\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[248\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[248\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[247\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[247\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[247\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[247\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[247\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[247\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[247\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[247\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[247\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[247\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[247\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[247\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[247\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[247\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[247\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[247\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[246\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[246\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[246\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[246\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[246\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[246\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[246\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[246\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[246\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[246\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[246\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[246\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[246\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[246\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[246\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[246\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[245\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[245\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[245\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[245\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[245\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[245\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[245\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[245\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[245\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[245\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[245\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[245\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[245\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[245\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[245\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[245\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[244\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[244\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[244\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[244\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[244\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[244\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[244\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[244\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[244\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[244\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[244\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[244\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[244\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[244\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[244\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[244\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[243\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[243\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[243\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[243\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[243\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[243\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[243\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[243\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[243\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[243\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[243\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[243\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[243\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[243\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[243\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[243\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[242\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[242\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[242\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[242\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[242\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[242\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[242\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[242\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[242\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[242\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[242\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[242\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[242\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[242\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[242\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[242\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[241\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[241\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[241\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[241\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[241\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[241\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[241\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[241\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[241\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[241\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[241\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[241\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[241\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[241\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[241\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[241\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[240\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[240\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[240\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[240\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[240\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[240\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[240\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[240\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[240\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[240\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[240\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[240\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[240\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[240\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[240\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[240\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[239\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[239\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[239\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[239\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[239\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[239\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[239\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[239\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[239\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[239\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[239\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[239\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[239\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[239\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[239\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[239\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[238\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[238\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[238\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[238\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[238\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[238\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[238\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[238\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[238\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[238\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[238\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[238\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[238\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[238\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[238\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[238\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[237\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[237\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[237\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[237\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[237\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[237\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[237\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[237\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[237\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[237\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[237\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[237\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[237\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[237\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[237\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[237\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[236\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[236\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[236\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[236\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[236\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[236\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[236\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[236\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[236\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[236\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[236\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[236\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[236\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[236\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[236\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[236\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[235\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[235\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[235\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[235\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[235\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[235\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[235\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[235\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[235\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[235\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[235\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[235\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[235\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[235\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[235\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[235\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[234\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[234\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[234\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[234\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[234\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[234\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[234\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[234\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[234\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[234\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[234\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[234\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[234\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[234\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[234\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[234\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[233\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[233\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[233\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[233\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[233\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[233\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[233\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[233\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[233\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[233\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[233\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[233\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[233\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[233\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[233\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[233\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[232\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[232\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[232\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[232\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[232\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[232\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[232\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[232\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[232\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[232\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[232\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[232\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[232\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[232\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[232\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[232\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[231\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[231\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[231\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[231\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[231\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[231\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[231\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[231\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[231\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[231\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[231\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[231\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[231\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[231\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[231\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[231\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[230\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[230\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[230\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[230\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[230\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[230\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[230\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[230\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[230\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[230\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[230\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[230\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[230\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[230\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[230\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[230\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[229\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[229\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[229\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[229\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[229\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[229\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[229\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[229\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[229\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[229\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[229\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[229\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[229\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[229\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[229\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[229\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[228\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[228\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[228\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[228\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[228\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[228\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[228\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[228\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[228\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[228\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[228\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[228\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[228\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[228\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[228\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[228\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673810 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[227\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[227\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[227\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[227\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[227\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[227\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[227\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[227\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[227\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[227\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[227\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[227\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[227\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[227\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[227\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[227\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[226\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[226\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[226\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[226\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[226\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[226\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[226\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[226\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[226\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[226\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[226\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[226\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[226\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[226\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[226\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[226\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[225\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[225\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[225\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[225\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[225\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[225\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[225\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[225\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[225\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[225\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[225\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[225\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[225\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[225\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[225\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[225\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[224\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[224\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[224\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[224\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[224\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[224\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[224\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[224\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[224\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[224\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[224\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[224\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[224\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[224\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[224\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[224\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[223\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[223\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[223\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[223\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[223\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[223\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[223\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[223\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[223\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[223\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[223\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[223\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[223\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[223\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[223\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[223\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[222\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[222\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[222\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[222\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[222\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[222\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[222\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[222\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[222\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[222\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[222\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[222\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[222\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[222\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[222\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[222\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[221\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[221\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[221\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[221\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[221\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[221\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[221\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[221\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[221\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[221\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[221\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[221\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[221\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[221\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[221\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[221\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[220\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[220\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[220\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[220\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[220\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[220\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[220\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[220\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[220\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[220\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[220\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[220\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[220\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[220\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[220\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[220\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[219\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[219\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[219\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[219\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[219\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[219\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[219\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[219\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[219\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[219\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[219\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[219\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[219\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[219\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[219\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[219\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[218\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[218\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[218\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[218\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[218\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[218\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[218\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[218\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[218\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[218\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[218\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[218\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[218\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[218\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[218\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[218\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[217\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[217\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[217\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[217\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[217\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[217\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[217\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[217\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[217\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[217\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[217\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[217\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[217\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[217\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[217\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[217\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[216\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[216\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[216\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[216\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[216\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[216\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[216\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[216\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[216\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[216\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[216\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[216\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[216\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[216\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[216\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[216\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[215\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[215\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[215\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[215\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[215\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[215\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[215\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[215\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[215\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[215\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[215\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[215\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[215\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[215\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[215\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[215\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[214\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[214\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[214\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[214\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[214\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[214\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[214\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[214\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[214\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[214\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[214\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[214\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[214\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[214\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[214\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[214\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[213\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[213\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[213\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[213\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[213\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[213\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[213\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[213\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[213\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[213\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[213\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[213\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[213\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[213\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[213\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[213\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[212\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[212\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[212\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[212\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[212\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[212\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[212\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[212\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[212\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[212\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[212\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[212\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[212\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[212\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[212\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[212\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[211\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[211\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[211\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[211\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[211\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[211\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[211\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[211\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[211\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[211\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[211\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[211\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[211\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[211\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[211\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[211\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[210\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[210\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[210\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[210\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[210\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[210\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[210\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[210\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[210\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[210\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[210\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[210\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673820 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[210\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[210\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[210\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[210\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[209\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[209\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[209\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[209\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[209\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[209\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[209\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[209\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[209\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[209\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[209\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[209\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[209\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[209\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[209\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[209\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[208\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[208\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[208\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[208\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[208\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[208\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[208\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[208\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[208\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[208\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[208\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[208\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[208\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[208\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[208\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[208\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[207\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[207\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[207\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[207\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[207\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[207\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[207\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[207\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[207\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[207\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[207\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[207\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[207\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[207\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[207\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[207\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[206\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[206\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[206\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[206\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[206\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[206\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[206\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[206\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[206\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[206\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[206\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[206\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[206\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[206\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[206\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[206\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[205\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[205\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[205\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[205\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[205\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[205\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[205\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[205\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[205\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[205\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[205\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[205\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[205\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[205\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[205\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[205\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[204\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[204\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[204\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[204\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[204\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[204\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[204\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[204\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[204\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[204\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[204\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[204\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[204\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[204\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[204\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[204\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[203\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[203\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[203\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[203\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[203\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[203\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[203\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[203\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[203\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[203\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[203\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[203\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[203\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[203\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[203\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[203\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[202\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[202\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[202\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[202\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[202\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[202\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[202\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[202\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[202\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[202\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[202\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[202\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[202\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[202\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[202\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[202\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[201\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[201\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[201\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[201\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[201\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[201\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[201\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[201\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[201\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[201\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[201\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[201\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[201\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[201\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[201\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[201\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[200\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[200\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[200\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[200\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[200\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[200\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[200\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[200\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[200\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[200\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[200\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[200\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[200\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[200\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[200\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[200\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[199\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[199\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[199\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[199\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[199\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[199\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[199\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[199\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[199\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[199\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[199\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[199\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[199\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[199\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[199\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[199\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[198\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[198\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[198\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[198\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[198\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[198\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[198\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[198\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[198\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[198\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[198\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[198\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[198\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[198\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[198\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[198\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[197\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[197\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[197\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[197\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[197\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[197\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[197\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[197\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[197\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[197\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[197\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[197\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[197\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[197\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[197\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[197\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[196\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[196\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[196\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[196\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[196\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[196\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[196\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[196\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[196\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[196\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[196\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[196\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[196\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[196\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[196\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[196\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[195\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[195\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[195\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[195\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[195\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[195\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[195\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[195\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[195\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[195\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[195\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[195\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[195\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[195\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[195\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[195\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[194\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[194\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[194\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[194\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[194\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[194\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[194\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[194\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[194\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[194\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[194\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[194\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[194\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[194\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[194\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[194\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[193\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[193\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[193\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[193\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[193\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[193\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[193\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[193\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[193\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[193\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[193\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[193\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[193\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[193\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[193\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[193\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[192\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[192\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673830 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[192\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[192\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[192\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[192\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[192\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[192\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[192\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[192\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[192\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[192\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[192\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[192\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[192\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[192\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[191\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[191\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[191\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[191\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[191\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[191\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[191\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[191\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[191\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[191\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[191\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[191\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[191\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[191\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[191\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[191\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[190\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[190\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[190\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[190\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[190\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[190\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[190\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[190\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[190\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[190\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[190\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[190\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[190\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[190\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[190\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[190\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[189\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[189\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[189\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[189\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[189\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[189\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[189\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[189\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[189\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[189\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[189\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[189\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[189\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[189\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[189\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[189\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[188\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[188\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[188\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[188\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[188\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[188\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[188\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[188\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[188\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[188\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[188\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[188\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[188\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[188\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[188\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[188\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[187\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[187\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[187\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[187\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[187\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[187\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[187\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[187\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[187\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[187\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[187\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[187\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[187\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[187\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[187\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[187\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[186\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[186\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[186\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[186\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[186\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[186\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[186\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[186\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[186\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[186\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[186\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[186\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[186\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[186\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[186\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[186\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[185\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[185\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[185\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[185\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[185\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[185\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[185\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[185\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[185\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[185\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[185\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[185\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[185\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[185\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[185\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[185\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[184\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[184\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[184\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[184\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[184\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[184\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[184\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[184\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[184\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[184\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[184\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[184\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[184\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[184\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[184\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[184\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[183\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[183\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[183\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[183\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[183\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[183\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[183\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[183\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[183\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[183\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[183\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[183\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[183\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[183\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[183\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[183\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[182\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[182\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[182\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[182\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[182\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[182\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[182\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[182\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[182\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[182\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[182\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[182\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[182\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[182\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[182\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[182\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[181\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[181\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[181\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[181\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[181\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[181\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[181\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[181\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[181\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[181\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[181\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[181\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[181\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[181\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[181\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[181\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[180\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[180\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[180\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[180\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[180\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[180\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[180\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[180\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[180\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[180\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[180\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[180\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[180\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[180\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[180\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[180\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[179\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[179\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[179\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[179\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[179\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[179\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[179\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[179\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[179\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[179\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[179\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[179\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[179\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[179\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[179\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[179\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[178\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[178\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[178\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[178\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[178\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[178\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[178\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[178\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[178\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[178\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[178\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[178\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[178\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[178\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[178\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[178\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[177\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[177\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[177\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[177\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[177\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[177\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[177\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[177\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[177\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[177\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[177\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[177\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[177\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[177\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[177\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[177\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[176\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[176\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[176\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[176\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[176\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[176\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[176\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[176\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[176\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[176\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[176\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[176\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[176\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[176\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[176\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[176\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[175\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[175\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[175\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[175\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[175\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[175\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[175\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[175\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[175\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[175\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[175\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[175\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[175\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[175\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[175\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[175\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[174\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[174\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[174\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[174\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673840 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[174\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[174\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[174\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[174\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[174\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[174\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[174\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[174\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[174\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[174\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[174\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[174\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[173\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[173\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[173\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[173\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[173\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[173\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[173\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[173\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[173\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[173\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[173\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[173\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[173\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[173\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[173\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[173\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[172\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[172\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[172\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[172\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[172\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[172\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[172\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[172\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[172\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[172\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[172\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[172\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[172\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[172\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[172\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[172\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[171\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[171\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[171\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[171\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[171\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[171\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[171\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[171\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[171\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[171\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[171\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[171\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[171\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[171\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[171\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[171\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[170\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[170\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[170\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[170\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[170\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[170\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[170\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[170\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[170\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[170\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[170\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[170\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[170\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[170\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[170\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[170\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[169\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[169\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[169\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[169\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[169\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[169\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[169\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[169\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[169\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[169\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[169\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[169\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[169\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[169\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[169\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[169\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[168\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[168\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[168\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[168\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[168\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[168\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[168\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[168\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[168\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[168\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[168\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[168\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[168\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[168\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[168\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[168\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[167\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[167\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[167\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[167\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[167\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[167\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[167\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[167\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[167\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[167\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[167\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[167\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[167\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[167\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[167\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[167\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[166\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[166\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[166\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[166\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[166\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[166\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[166\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[166\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[166\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[166\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[166\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[166\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[166\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[166\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[166\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[166\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[165\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[165\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[165\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[165\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[165\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[165\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[165\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[165\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[165\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[165\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[165\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[165\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[165\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[165\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[165\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[165\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[164\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[164\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[164\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[164\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[164\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[164\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[164\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[164\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[164\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[164\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[164\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[164\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[164\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[164\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[164\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[164\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[163\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[163\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[163\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[163\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[163\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[163\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[163\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[163\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[163\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[163\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[163\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[163\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[163\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[163\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[163\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[163\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[162\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[162\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[162\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[162\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[162\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[162\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[162\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[162\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[162\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[162\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[162\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[162\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[162\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[162\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[162\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[162\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[161\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[161\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[161\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[161\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[161\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[161\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[161\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[161\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[161\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[161\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[161\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[161\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[161\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[161\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[161\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[161\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[160\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[160\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[160\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[160\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[160\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[160\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[160\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[160\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[160\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[160\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[160\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[160\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[160\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[160\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[160\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[160\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[159\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[159\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[159\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[159\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[159\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[159\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[159\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[159\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[159\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[159\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[159\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[159\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[159\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[159\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[159\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[159\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[158\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[158\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[158\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[158\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[158\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[158\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[158\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[158\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[158\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[158\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[158\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[158\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[158\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[158\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[158\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[158\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[157\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[157\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[157\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[157\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[157\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[157\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[157\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[157\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[157\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[157\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[157\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[157\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[157\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[157\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[157\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[157\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[156\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[156\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[156\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[156\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[156\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[156\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[156\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[156\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[156\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[156\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[156\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[156\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[156\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[156\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[156\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[156\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[155\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[155\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[155\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[155\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[155\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[155\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[155\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[155\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[155\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[155\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[155\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[155\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[155\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[155\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[155\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[155\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[154\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[154\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[154\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[154\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[154\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[154\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[154\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[154\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[154\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[154\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[154\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[154\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[154\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[154\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[154\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[154\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[153\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[153\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[153\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[153\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[153\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[153\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[153\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[153\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[153\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[153\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[153\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[153\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[153\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[153\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[153\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[153\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[152\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[152\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[152\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[152\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[152\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[152\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[152\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[152\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[152\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[152\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[152\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[152\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[152\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[152\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[152\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[152\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[151\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[151\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[151\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[151\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[151\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[151\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[151\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[151\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[151\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[151\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[151\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[151\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[151\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[151\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[151\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[151\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[150\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[150\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[150\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[150\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[150\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[150\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[150\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[150\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[150\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[150\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[150\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[150\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[150\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[150\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[150\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[150\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[149\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[149\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[149\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[149\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[149\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[149\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[149\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[149\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[149\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[149\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[149\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[149\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[149\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[149\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[149\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[149\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[148\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[148\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[148\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[148\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[148\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[148\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[148\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[148\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[148\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[148\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[148\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[148\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[148\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[148\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[148\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[148\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[147\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[147\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[147\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[147\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673850 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[147\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[147\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[147\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[147\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[147\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[147\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[147\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[147\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[147\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[147\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[147\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[147\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[146\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[146\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[146\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[146\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[146\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[146\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[146\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[146\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[146\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[146\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[146\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[146\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[146\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[146\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[146\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[146\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[145\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[145\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[145\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[145\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[145\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[145\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[145\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[145\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[145\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[145\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[145\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[145\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[145\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[145\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[145\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[145\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[144\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[144\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[144\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[144\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[144\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[144\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[144\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[144\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[144\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[144\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[144\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[144\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[144\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[144\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[144\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[144\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[143\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[143\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[143\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[143\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[143\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[143\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[143\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[143\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[143\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[143\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[143\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[143\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[143\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[143\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[143\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[143\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[142\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[142\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[142\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[142\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[142\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[142\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[142\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[142\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[142\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[142\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[142\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[142\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[142\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[142\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[142\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[142\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[141\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[141\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[141\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[141\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[141\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[141\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[141\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[141\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[141\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[141\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[141\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[141\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[141\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[141\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[141\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[141\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[140\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[140\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[140\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[140\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[140\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[140\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[140\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[140\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[140\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[140\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[140\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[140\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[140\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[140\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[140\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[140\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[139\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[139\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[139\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[139\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[139\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[139\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[139\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[139\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[139\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[139\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[139\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[139\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[139\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[139\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[139\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[139\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[138\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[138\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[138\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[138\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[138\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[138\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[138\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[138\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[138\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[138\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[138\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[138\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[138\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[138\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[138\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[138\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[137\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[137\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[137\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[137\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[137\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[137\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[137\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[137\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[137\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[137\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[137\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[137\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[137\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[137\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[137\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[137\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[136\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[136\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[136\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[136\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[136\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[136\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[136\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[136\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[136\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[136\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[136\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[136\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[136\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[136\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[136\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[136\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[135\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[135\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[135\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[135\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[135\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[135\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[135\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[135\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[135\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[135\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[135\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[135\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[135\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[135\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[135\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[135\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[134\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[134\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[134\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[134\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[134\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[134\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[134\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[134\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[134\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[134\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[134\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[134\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[134\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[134\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[134\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[134\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[133\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[133\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[133\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[133\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[133\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[133\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[133\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[133\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[133\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[133\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[133\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[133\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[133\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[133\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[133\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[133\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[132\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[132\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[132\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[132\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[132\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[132\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[132\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[132\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[132\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[132\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[132\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[132\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[132\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[132\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[132\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[132\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[131\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[131\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[131\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[131\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[131\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[131\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[131\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[131\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[131\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[131\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[131\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[131\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[131\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[131\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[131\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[131\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[130\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[130\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[130\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[130\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[130\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[130\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[130\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[130\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[130\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[130\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[130\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[130\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[130\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[130\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[130\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[130\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[129\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[129\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[129\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[129\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[129\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[129\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[129\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[129\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[129\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[129\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[129\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[129\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[129\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[129\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[129\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[129\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[128\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[128\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[128\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[128\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[128\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[128\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[128\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[128\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[128\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[128\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[128\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[128\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[128\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[128\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[128\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[128\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[127\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[127\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[127\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[127\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[127\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[127\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[127\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[127\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[127\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[127\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[127\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[127\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[127\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[127\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[127\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[127\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[126\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[126\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[126\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[126\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[126\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[126\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[126\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[126\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[126\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[126\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[126\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[126\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[126\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[126\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[126\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[126\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[125\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[125\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[125\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[125\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[125\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[125\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[125\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[125\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[125\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[125\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[125\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[125\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[125\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[125\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[125\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[125\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[124\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[124\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[124\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[124\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[124\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[124\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[124\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[124\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673860 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[124\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[124\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[124\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[124\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[124\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[124\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[124\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[124\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[123\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[123\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[123\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[123\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[123\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[123\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[123\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[123\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[123\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[123\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[123\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[123\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[123\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[123\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[123\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[123\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[122\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[122\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[122\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[122\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[122\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[122\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[122\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[122\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[122\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[122\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[122\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[122\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[122\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[122\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[122\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[122\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[121\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[121\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[121\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[121\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[121\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[121\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[121\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[121\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[121\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[121\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[121\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[121\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[121\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[121\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[121\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[121\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[120\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[120\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[120\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[120\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[120\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[120\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[120\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[120\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[120\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[120\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[120\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[120\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[120\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[120\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[120\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[120\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[119\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[119\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[119\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[119\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[119\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[119\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[119\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[119\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[119\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[119\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[119\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[119\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[119\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[119\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[119\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[119\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[118\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[118\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[118\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[118\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[118\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[118\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[118\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[118\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[118\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[118\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[118\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[118\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[118\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[118\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[118\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[118\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[117\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[117\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[117\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[117\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[117\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[117\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[117\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[117\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[117\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[117\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[117\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[117\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[117\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[117\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[117\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[117\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[116\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[116\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[116\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[116\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[116\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[116\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[116\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[116\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[116\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[116\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[116\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[116\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[116\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[116\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[116\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[116\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[115\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[115\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[115\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[115\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[115\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[115\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[115\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[115\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[115\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[115\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[115\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[115\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[115\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[115\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[115\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[115\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[114\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[114\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[114\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[114\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[114\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[114\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[114\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[114\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[114\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[114\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[114\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[114\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[114\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[114\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[114\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[114\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[113\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[113\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[113\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[113\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[113\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[113\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[113\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[113\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[113\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[113\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[113\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[113\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[113\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[113\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[113\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[113\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[112\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[112\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[112\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[112\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[112\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[112\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[112\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[112\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[112\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[112\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[112\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[112\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[112\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[112\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[112\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[112\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[111\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[111\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[111\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[111\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[111\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[111\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[111\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[111\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[111\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[111\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[111\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[111\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[111\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[111\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[111\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[111\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[110\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[110\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[110\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[110\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[110\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[110\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[110\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[110\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[110\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[110\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[110\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[110\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[110\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[110\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[110\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[110\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[109\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[109\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[109\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[109\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[109\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[109\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[109\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[109\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[109\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[109\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[109\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[109\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[109\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[109\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[109\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[109\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[108\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[108\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[108\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[108\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[108\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[108\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[108\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[108\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[108\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[108\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[108\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[108\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[108\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[108\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[108\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[108\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[107\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[107\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[107\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[107\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[107\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[107\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[107\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[107\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[107\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[107\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[107\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[107\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[107\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[107\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[107\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[107\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[106\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[106\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673870 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[106\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[106\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[106\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[106\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[106\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[106\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[106\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[106\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[106\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[106\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[106\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[106\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[106\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[106\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[105\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[105\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[105\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[105\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[105\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[105\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[105\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[105\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[105\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[105\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[105\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[105\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[105\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[105\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[105\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[105\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[104\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[104\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[104\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[104\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[104\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[104\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[104\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[104\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[104\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[104\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[104\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[104\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[104\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[104\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[104\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[104\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[103\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[103\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[103\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[103\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[103\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[103\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[103\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[103\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[103\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[103\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[103\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[103\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[103\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[103\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[103\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[103\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[102\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[102\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[102\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[102\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[102\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[102\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[102\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[102\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[102\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[102\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[102\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[102\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[102\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[102\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[102\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[102\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[101\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[101\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[101\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[101\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[101\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[101\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[101\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[101\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[101\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[101\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[101\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[101\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[101\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[101\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[101\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[101\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[100\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[100\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[100\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[100\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[100\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[100\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[100\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[100\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[100\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[100\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[100\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[100\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[100\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[100\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[100\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[100\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[99\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[99\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[99\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[99\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[99\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[99\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[99\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[99\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[99\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[99\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[99\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[99\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[99\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[99\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[99\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[99\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[98\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[98\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[98\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[98\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[98\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[98\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[98\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[98\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[98\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[98\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[98\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[98\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[98\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[98\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[98\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[98\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[97\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[97\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[97\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[97\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[97\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[97\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[97\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[97\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[97\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[97\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[97\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[97\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[97\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[97\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[97\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[97\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[96\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[96\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[96\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[96\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[96\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[96\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[96\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[96\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[96\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[96\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[96\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[96\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[96\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[96\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[96\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[96\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[95\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[95\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[95\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[95\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[95\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[95\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[95\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[95\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[95\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[95\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[95\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[95\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[95\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[95\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[95\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[95\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[94\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[94\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[94\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[94\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[94\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[94\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[94\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[94\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[94\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[94\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[94\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[94\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[94\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[94\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[94\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[94\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[93\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[93\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[93\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[93\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[93\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[93\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[93\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[93\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[93\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[93\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[93\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[93\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[93\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[93\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[93\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[93\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[92\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[92\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[92\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[92\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[92\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[92\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[92\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[92\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[92\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[92\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[92\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[92\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[92\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[92\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[92\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[92\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[91\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[91\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[91\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[91\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[91\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[91\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[91\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[91\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[91\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[91\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[91\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[91\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[91\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[91\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[91\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[91\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[90\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[90\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[90\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[90\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[90\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[90\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[90\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[90\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[90\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[90\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[90\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[90\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[90\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[90\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[90\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[90\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[89\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[89\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[89\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[89\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673880 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[89\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[89\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[89\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[89\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[89\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[89\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[89\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[89\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[89\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[89\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[89\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[89\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[88\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[88\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[88\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[88\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[88\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[88\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[88\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[88\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[88\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[88\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[88\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[88\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[88\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[88\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[88\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[88\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[87\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[87\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[87\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[87\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[87\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[87\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[87\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[87\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[87\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[87\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[87\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[87\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[87\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[87\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[87\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[87\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[86\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[86\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[86\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[86\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[86\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[86\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[86\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[86\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[86\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[86\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[86\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[86\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[86\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[86\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[86\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[86\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[85\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[85\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[85\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[85\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[85\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[85\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[85\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[85\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[85\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[85\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[85\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[85\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[85\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[85\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[85\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[85\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[84\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[84\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[84\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[84\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[84\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[84\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[84\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[84\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[84\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[84\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[84\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[84\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[84\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[84\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[84\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[84\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[83\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[83\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[83\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[83\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[83\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[83\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[83\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[83\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[83\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[83\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[83\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[83\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[83\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[83\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[83\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[83\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[82\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[82\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[82\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[82\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[82\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[82\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[82\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[82\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[82\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[82\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[82\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[82\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[82\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[82\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[82\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[82\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[81\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[81\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[81\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[81\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[81\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[81\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[81\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[81\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[81\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[81\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[81\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[81\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[81\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[81\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[81\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[81\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[80\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[80\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[80\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[80\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[80\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[80\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[80\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[80\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[80\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[80\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[80\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[80\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[80\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[80\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[80\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[80\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[79\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[79\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[79\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[79\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[79\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[79\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[79\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[79\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[79\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[79\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[79\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[79\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[79\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[79\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[79\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[79\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[78\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[78\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[78\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[78\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[78\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[78\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[78\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[78\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[78\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[78\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[78\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[78\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[78\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[78\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[78\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[78\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[77\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[77\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[77\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[77\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[77\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[77\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[77\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[77\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[77\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[77\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[77\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[77\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[77\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[77\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[77\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[77\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[76\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[76\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[76\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[76\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[76\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[76\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[76\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[76\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[76\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[76\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[76\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[76\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[76\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[76\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[76\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[76\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[75\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[75\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[75\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[75\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[75\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[75\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[75\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[75\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[75\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[75\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[75\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[75\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[75\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[75\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[75\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[75\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[74\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[74\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[74\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[74\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[74\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[74\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[74\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[74\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[74\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[74\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[74\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[74\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[74\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[74\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[74\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[74\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[73\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[73\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[73\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[73\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[73\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[73\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[73\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[73\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[73\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[73\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[73\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[73\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[73\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[73\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[73\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[73\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[72\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[72\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[72\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[72\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[72\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[72\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[72\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[72\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[72\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[72\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[72\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[72\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[72\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[72\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[72\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[72\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[71\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[71\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[71\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[71\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[71\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[71\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[71\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[71\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[71\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[71\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[71\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[71\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[71\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[71\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[71\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[71\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[70\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[70\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[70\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[70\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[70\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[70\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[70\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[70\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[70\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[70\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[70\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[70\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[70\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[70\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[70\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[70\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[69\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[69\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[69\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[69\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[69\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[69\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[69\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[69\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[69\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[69\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[69\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[69\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[69\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[69\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[69\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[69\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[68\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[68\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[68\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[68\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[68\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[68\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[68\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[68\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[68\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[68\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[68\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[68\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[68\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[68\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[68\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[68\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[67\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[67\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[67\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[67\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[67\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[67\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[67\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[67\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[67\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[67\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[67\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[67\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[67\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[67\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[67\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[67\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[66\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[66\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[66\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[66\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[66\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[66\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[66\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[66\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[66\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[66\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[66\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[66\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[66\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[66\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[66\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[66\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[65\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[65\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[65\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[65\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[65\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[65\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[65\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[65\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[65\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[65\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[65\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[65\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[65\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[65\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[65\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[65\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[64\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[64\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[64\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[64\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[64\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[64\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[64\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[64\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[64\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[64\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[64\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[64\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[64\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[64\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[64\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[64\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[63\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[63\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[63\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[63\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[63\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[63\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[63\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[63\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[63\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[63\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[63\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[63\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[63\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[63\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[63\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[63\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[62\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[62\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[62\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[62\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[62\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[62\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[62\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[62\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673890 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[62\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[62\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[62\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[62\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[62\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[62\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[62\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[62\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[61\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[61\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[61\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[61\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[61\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[61\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[61\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[61\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[61\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[61\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[61\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[61\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[61\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[61\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[61\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[61\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[60\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[60\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[60\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[60\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[60\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[60\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[60\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[60\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[60\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[60\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[60\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[60\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[60\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[60\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[60\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[60\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[59\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[59\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[59\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[59\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[59\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[59\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[59\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[59\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[59\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[59\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[59\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[59\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[59\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[59\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[59\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[59\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[58\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[58\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[58\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[58\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[58\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[58\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[58\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[58\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[58\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[58\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[58\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[58\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[58\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[58\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[58\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[58\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[57\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[57\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[57\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[57\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[57\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[57\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[57\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[57\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[57\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[57\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[57\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[57\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[57\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[57\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[57\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[57\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[56\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[56\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[56\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[56\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[56\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[56\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[56\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[56\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[56\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[56\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[56\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[56\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[56\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[56\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[56\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[56\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[55\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[55\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[55\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[55\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[55\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[55\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[55\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[55\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[55\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[55\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[55\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[55\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[55\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[55\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[55\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[55\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[54\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[54\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[54\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[54\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[54\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[54\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[54\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[54\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[54\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[54\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[54\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[54\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[54\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[54\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[54\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[54\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[53\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[53\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[53\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[53\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[53\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[53\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[53\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[53\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[53\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[53\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[53\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[53\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[53\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[53\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[53\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[53\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[52\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[52\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[52\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[52\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[52\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[52\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[52\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[52\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[52\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[52\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[52\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[52\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[52\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[52\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[52\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[52\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[51\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[51\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[51\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[51\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[51\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[51\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[51\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[51\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[51\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[51\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[51\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[51\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[51\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[51\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[51\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[51\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[50\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[50\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[50\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[50\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[50\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[50\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[50\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[50\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[50\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[50\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[50\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[50\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[50\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[50\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[50\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[50\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[49\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[49\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[49\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[49\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[49\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[49\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[49\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[49\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[49\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[49\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[49\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[49\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[49\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[49\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[49\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[49\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[48\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[48\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[48\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[48\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[48\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[48\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[48\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[48\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[48\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[48\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[48\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[48\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[48\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[48\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[48\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[48\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[47\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[47\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[47\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[47\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[47\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[47\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[47\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[47\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[47\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[47\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[47\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[47\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[47\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[47\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[47\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[47\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[46\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[46\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[46\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[46\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[46\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[46\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[46\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[46\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[46\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[46\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[46\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[46\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[46\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[46\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[46\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[46\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[45\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[45\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[45\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[45\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[45\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[45\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[45\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[45\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[45\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[45\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[45\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[45\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[45\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[45\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[45\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[45\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[44\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[44\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[44\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[44\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[44\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[44\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[44\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[44\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[44\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[44\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[44\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[44\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[44\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[44\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[44\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[44\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[43\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[43\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[43\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[43\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[43\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[43\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[43\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[43\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[43\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[43\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[43\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[43\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[43\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[43\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[43\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[43\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[42\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[42\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[42\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[42\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[42\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[42\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[42\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[42\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[42\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[42\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[42\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[42\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[42\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[42\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[42\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[42\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[41\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[41\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[41\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[41\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[41\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[41\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[41\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[41\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[41\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[41\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[41\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[41\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[41\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[41\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[41\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[41\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[40\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[40\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[40\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[40\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[40\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[40\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[40\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[40\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[40\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[40\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[40\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[40\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[40\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[40\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[40\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[40\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[39\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[39\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[39\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[39\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[39\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[39\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[39\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[39\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[39\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[39\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[39\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[39\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[39\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[39\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[39\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[39\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[38\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[38\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[38\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[38\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[38\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[38\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[38\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[38\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[38\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[38\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[38\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[38\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[38\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[38\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[38\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[38\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[37\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[37\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[37\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[37\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[37\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[37\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[37\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[37\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[37\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[37\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[37\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[37\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[37\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[37\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[37\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[37\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[36\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[36\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[36\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[36\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[36\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[36\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[36\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[36\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[36\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[36\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[36\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[36\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[36\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[36\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[36\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[36\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[35\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[35\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[35\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[35\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[35\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[35\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[35\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[35\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[35\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[35\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[35\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[35\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[35\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[35\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[35\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[35\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[34\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[34\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[34\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[34\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[34\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[34\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[34\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[34\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[34\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[34\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[34\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[34\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[34\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[34\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[34\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[34\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[33\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[33\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[33\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[33\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[33\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[33\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[33\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[33\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[33\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[33\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[33\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[33\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[33\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[33\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[33\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[33\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[32\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[32\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[32\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[32\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[32\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[32\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[32\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[32\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[32\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[32\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[32\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[32\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[32\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[32\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[32\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[32\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[31\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[31\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[31\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[31\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[31\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[31\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[31\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[31\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[31\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[31\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[31\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[31\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[31\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[31\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673900 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[31\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[31\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[30\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[30\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[30\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[30\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[30\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[30\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[30\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[30\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[30\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[30\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[30\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[30\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[30\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[30\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[30\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[30\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[29\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[29\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[29\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[29\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[29\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[29\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[29\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[29\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[29\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[29\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[29\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[29\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[29\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[29\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[29\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[29\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[28\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[28\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[28\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[28\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[28\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[28\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[28\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[28\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[28\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[28\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[28\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[28\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[28\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[28\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[28\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[28\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[27\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[27\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[27\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[27\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[27\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[27\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[27\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[27\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[27\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[27\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[27\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[27\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[27\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[27\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[27\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[27\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[26\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[26\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[26\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[26\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[26\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[26\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[26\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[26\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[26\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[26\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[26\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[26\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[26\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[26\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[26\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[26\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[25\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[25\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[25\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[25\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[25\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[25\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[25\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[25\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[25\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[25\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[25\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[25\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[25\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[25\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[25\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[25\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[24\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[24\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[24\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[24\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[24\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[24\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[24\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[24\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[24\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[24\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[24\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[24\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[24\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[24\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[24\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[24\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[23\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[23\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[23\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[23\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[23\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[23\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[23\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[23\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[23\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[23\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[23\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[23\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[23\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[23\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[23\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[23\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[22\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[22\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[22\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[22\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[22\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[22\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[22\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[22\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[22\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[22\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[22\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[22\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[22\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[22\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[22\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[22\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[21\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[21\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[21\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[21\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[21\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[21\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[21\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[21\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[21\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[21\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[21\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[21\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[21\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[21\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[21\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[21\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[20\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[20\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[20\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[20\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[20\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[20\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[20\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[20\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[20\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[20\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[20\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[20\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[20\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[20\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[20\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[20\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[19\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[19\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[19\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[19\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[19\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[19\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[19\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[19\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[19\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[19\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[19\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[19\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[19\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[19\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[19\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[19\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[18\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[18\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[18\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[18\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[18\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[18\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[18\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[18\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[18\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[18\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[18\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[18\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[18\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[18\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[18\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[18\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[17\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[17\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[17\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[17\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[17\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[17\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[17\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[17\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[17\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[17\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[17\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[17\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[17\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[17\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[17\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[17\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[16\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[16\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[16\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[16\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[16\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[16\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[16\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[16\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[16\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[16\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[16\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[16\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[16\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[16\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[16\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[16\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[15\]\[0\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[15\]\[0\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[15\]\[1\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[15\]\[1\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[15\]\[2\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[15\]\[2\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[15\]\[3\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[15\]\[3\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[15\]\[4\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[15\]\[4\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[15\]\[5\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[15\]\[5\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[15\]\[6\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[15\]\[6\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2send\[15\]\[7\] Maser_Mux_ADXL345.vhd(116) " "Inferred latch for \"data2send\[15\]\[7\]\" at Maser_Mux_ADXL345.vhd(116)" {  } { { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006673910 "|Maser_Vibration_Test_Jig|Maser_Mux_ADXL345:Maser_Mux_ADXL345_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_Rate_Generator Baud_Rate_Generator:Baud_Rate_Generator_1 " "Elaborating entity \"Baud_Rate_Generator\" for hierarchy \"Baud_Rate_Generator:Baud_Rate_Generator_1\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "Baud_Rate_Generator_1" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568006673920 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1568006674400 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1568006674400 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[31\]\" and its non-tri-state driver." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[32\]\" and its non-tri-state driver." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[33\]\" and its non-tri-state driver." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1568006675329 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1568006675329 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2_UP\[0\] " "bidirectional pin \"GPIO_2_UP\[0\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2_UP\[1\] " "bidirectional pin \"GPIO_2_UP\[1\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2_UP\[2\] " "bidirectional pin \"GPIO_2_UP\[2\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1568006675329 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1568006675329 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[15\] GND pin " "The pin \"GPIO_0\[15\]\" is fed by GND" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1568006675332 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1568006675332 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "i2c_master:i2c_master_1\|scl Int_SCL_i " "Converted the fanout from the open-drain buffer \"i2c_master:i2c_master_1\|scl\" to the node \"Int_SCL_i\" into a wire" {  } { { "../src/i2c_master.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/i2c_master.vhd" 30 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1568006675334 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1568006675334 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/i2c_master.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/i2c_master.vhd" 26 -1 0 } } { "../src/i2c_master.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/i2c_master.vhd" 95 -1 0 } } { "../src/i2c_master.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/i2c_master.vhd" 41 -1 0 } } { "../src/Maser_Mux_ADXL345.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Mux_ADXL345.vhd" 81 -1 0 } } { "../src/Maser_i2C_Controller_revB.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_i2C_Controller_revB.vhd" 135 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1568006675341 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1568006675342 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006675574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006675574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006675574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006675574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006675574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006675574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006675574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006675574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006675574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[28\]~synth " "Node \"GPIO_0\[28\]~synth\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006675574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006675574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006675574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[31\]~synth " "Node \"GPIO_0\[31\]~synth\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006675574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[32\]~synth " "Node \"GPIO_0\[32\]~synth\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006675574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[33\]~synth " "Node \"GPIO_0\[33\]~synth\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006675574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[2\]~synth " "Node \"GPIO_1\[2\]~synth\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006675574 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1568006675574 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568006675574 "|Maser_Vibration_Test_Jig|I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1568006675574 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568006675684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568006678365 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568006678365 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006678793 "|Maser_Vibration_Test_Jig|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006678793 "|Maser_Vibration_Test_Jig|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006678793 "|Maser_Vibration_Test_Jig|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006678793 "|Maser_Vibration_Test_Jig|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006678793 "|Maser_Vibration_Test_Jig|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006678793 "|Maser_Vibration_Test_Jig|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006678793 "|Maser_Vibration_Test_Jig|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006678793 "|Maser_Vibration_Test_Jig|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006678793 "|Maser_Vibration_Test_Jig|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006678793 "|Maser_Vibration_Test_Jig|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "../src/Maser_Vibration_Test_Jig.vhd" "" { Text "C:/Users/Monde/Documents/AVN 2018/2018 CAM/FPGA Firmware/FPGA Firmware Code/Projects/Maser_Vibration_Test_Jig/src/Maser_Vibration_Test_Jig.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568006678793 "|Maser_Vibration_Test_Jig|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1568006678793 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "656 " "Implemented 656 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568006678793 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568006678793 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "81 " "Implemented 81 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1568006678793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "552 " "Implemented 552 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568006678793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568006678793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 157 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568006678965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 07:24:38 2019 " "Processing ended: Mon Sep 09 07:24:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568006678965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568006678965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568006678965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568006678965 ""}
