{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682836914011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682836914011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 12:11:53 2023 " "Processing started: Sun Apr 30 12:11:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682836914011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836914011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCee -c Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCee -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836914011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682836914200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682836914200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signExtender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signExtender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender-arch_SignExtender " "Found design unit 1: SignExtender-arch_SignExtender" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921422 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RegisterFile_arch " "Found design unit 1: RegisterFile-RegisterFile_arch" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921422 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16bit-arch_register_16bit " "Found design unit 1: register_16bit-arch_register_16bit" {  } { { "register_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921423 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16bit " "Found entity 1: register_16bit" {  } { { "register_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1bit-arch_register_1bit " "Found design unit 1: register_1bit-arch_register_1bit" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921423 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelineRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PipelineRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelineRegister-arch_PipelineRegister " "Found design unit 1: PipelineRegister-arch_PipelineRegister" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921424 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelineRegister " "Found entity 1: PipelineRegister" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_4to1_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux_4to1_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_4to1_16bit-arch_Mux_4to1_16bit " "Found design unit 1: Mux_4to1_16bit-arch_Mux_4to1_16bit" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921424 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1_16bit " "Found entity 1: Mux_4to1_16bit" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-InstructionMemory_arch " "Found design unit 1: InstructionMemory-InstructionMemory_arch" {  } { { "InstructionMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/InstructionMemory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921425 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/InstructionMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-arch_Datapath " "Found design unit 1: Datapath-arch_Datapath" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921426 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-DataMemory_arch " "Found design unit 1: DataMemory-DataMemory_arch" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921426 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arch " "Found design unit 1: ALU-ALU_arch" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921427 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_tb-test_arch " "Found design unit 1: testbench_tb-test_arch" {  } { { "testbench.vhd" "" { Text "/home/kartik/RISC_Pipelined/testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921427 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_tb " "Found entity 1: testbench_tb" {  } { { "testbench.vhd" "" { Text "/home/kartik/RISC_Pipelined/testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682836921427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682836921474 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DataAdd Datapath.vhd(88) " "VHDL Signal Declaration warning at Datapath.vhd(88): used implicit default value for signal \"DataAdd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682836921475 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DataIn Datapath.vhd(88) " "VHDL Signal Declaration warning at Datapath.vhd(88): used implicit default value for signal \"DataIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682836921476 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DataOut Datapath.vhd(88) " "Verilog HDL or VHDL warning at Datapath.vhd(88): object \"DataOut\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682836921476 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cflagout Datapath.vhd(91) " "Verilog HDL or VHDL warning at Datapath.vhd(91): object \"Cflagout\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682836921476 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C_WE Datapath.vhd(91) " "VHDL Signal Declaration warning at Datapath.vhd(91): used implicit default value for signal \"C_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682836921476 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zflagout Datapath.vhd(91) " "Verilog HDL or VHDL warning at Datapath.vhd(91): object \"Zflagout\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682836921476 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Z_WE Datapath.vhd(91) " "VHDL Signal Declaration warning at Datapath.vhd(91): used implicit default value for signal \"Z_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682836921476 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DMem_WE Datapath.vhd(91) " "VHDL Signal Declaration warning at Datapath.vhd(91): used implicit default value for signal \"DMem_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682836921476 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RF_WE Datapath.vhd(91) " "VHDL Signal Declaration warning at Datapath.vhd(91): used implicit default value for signal \"RF_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682836921476 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muxAluA_con Datapath.vhd(92) " "VHDL Signal Declaration warning at Datapath.vhd(92): used implicit default value for signal \"muxAluA_con\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682836921477 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muxAluB_con Datapath.vhd(92) " "VHDL Signal Declaration warning at Datapath.vhd(92): used implicit default value for signal \"muxAluB_con\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682836921477 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu2con Datapath.vhd(92) " "VHDL Signal Declaration warning at Datapath.vhd(92): used implicit default value for signal \"alu2con\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682836921477 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IFID_out Datapath.vhd(129) " "VHDL Process Statement warning at Datapath.vhd(129): signal \"IFID_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IFID_out Datapath.vhd(130) " "VHDL Process Statement warning at Datapath.vhd(130): signal \"IFID_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_out Datapath.vhd(133) " "VHDL Process Statement warning at Datapath.vhd(133): signal \"IDRR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_out Datapath.vhd(134) " "VHDL Process Statement warning at Datapath.vhd(134): signal \"IDRR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_in Datapath.vhd(137) " "VHDL Process Statement warning at Datapath.vhd(137): signal \"IDRR_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_in Datapath.vhd(138) " "VHDL Process Statement warning at Datapath.vhd(138): signal \"IDRR_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Datapath.vhd(139) " "VHDL Process Statement warning at Datapath.vhd(139): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Datapath.vhd(140) " "VHDL Process Statement warning at Datapath.vhd(140): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_out Datapath.vhd(143) " "VHDL Process Statement warning at Datapath.vhd(143): signal \"RREX_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_out Datapath.vhd(144) " "VHDL Process Statement warning at Datapath.vhd(144): signal \"RREX_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_out Datapath.vhd(145) " "VHDL Process Statement warning at Datapath.vhd(145): signal \"RREX_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_out Datapath.vhd(146) " "VHDL Process Statement warning at Datapath.vhd(146): signal \"RREX_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu2out Datapath.vhd(147) " "VHDL Process Statement warning at Datapath.vhd(147): signal \"alu2out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMEM_out Datapath.vhd(153) " "VHDL Process Statement warning at Datapath.vhd(153): signal \"EXMEM_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMEM_out Datapath.vhd(154) " "VHDL Process Statement warning at Datapath.vhd(154): signal \"EXMEM_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMEM_out Datapath.vhd(155) " "VHDL Process Statement warning at Datapath.vhd(155): signal \"EXMEM_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMEM_out Datapath.vhd(156) " "VHDL Process Statement warning at Datapath.vhd(156): signal \"EXMEM_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMEM_out Datapath.vhd(157) " "VHDL Process Statement warning at Datapath.vhd(157): signal \"EXMEM_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEMWB_out Datapath.vhd(159) " "VHDL Process Statement warning at Datapath.vhd(159): signal \"MEMWB_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEMWB_out Datapath.vhd(160) " "VHDL Process Statement warning at Datapath.vhd(160): signal \"MEMWB_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921486 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IFID_in\[100..85\] Datapath.vhd(90) " "Using initial value X (don't care) for net \"IFID_in\[100..85\]\" at Datapath.vhd(90)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 90 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921490 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IFID_in\[68..16\] Datapath.vhd(90) " "Using initial value X (don't care) for net \"IFID_in\[68..16\]\" at Datapath.vhd(90)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 90 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921490 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IDRR_in\[100..85\] Datapath.vhd(90) " "Using initial value X (don't care) for net \"IDRR_in\[100..85\]\" at Datapath.vhd(90)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 90 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921490 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IDRR_in\[68..16\] Datapath.vhd(90) " "Using initial value X (don't care) for net \"IDRR_in\[68..16\]\" at Datapath.vhd(90)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 90 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921490 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RREX_in\[100..85\] Datapath.vhd(90) " "Using initial value X (don't care) for net \"RREX_in\[100..85\]\" at Datapath.vhd(90)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 90 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921490 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RREX_in\[68..48\] Datapath.vhd(90) " "Using initial value X (don't care) for net \"RREX_in\[68..48\]\" at Datapath.vhd(90)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 90 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921490 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EXMEM_in\[68..48\] Datapath.vhd(90) " "Using initial value X (don't care) for net \"EXMEM_in\[68..48\]\" at Datapath.vhd(90)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 90 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921490 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MEMWB_in\[68..48\] Datapath.vhd(90) " "Using initial value X (don't care) for net \"MEMWB_in\[68..48\]\" at Datapath.vhd(90)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 90 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921490 "|Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineRegister PipelineRegister:IFID " "Elaborating entity \"PipelineRegister\" for hierarchy \"PipelineRegister:IFID\"" {  } { { "Datapath.vhd" "IFID" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682836921504 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data PipelineRegister.vhd(14) " "Verilog HDL or VHDL warning at PipelineRegister.vhd(14): object \"data\" assigned a value but never read" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682836921506 "|Datapath|PipelineRegister:IFID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:IMem " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:IMem\"" {  } { { "Datapath.vhd" "IMem" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682836921507 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instructions InstructionMemory.vhd(20) " "VHDL Process Statement warning at InstructionMemory.vhd(20): signal \"Instructions\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InstructionMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/InstructionMemory.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921508 "|Datapath|InstructionMemory:IMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DMem\"" {  } { { "Datapath.vhd" "DMem" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682836921508 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory_write_enable DataMemory.vhd(22) " "VHDL Process Statement warning at DataMemory.vhd(22): signal \"Memory_write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921509 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in_memory DataMemory.vhd(23) " "VHDL Process Statement warning at DataMemory.vhd(23): signal \"data_in_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921509 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory_data DataMemory.vhd(24) " "VHDL Process Statement warning at DataMemory.vhd(24): signal \"Memory_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921509 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory_write_enable DataMemory.vhd(25) " "VHDL Process Statement warning at DataMemory.vhd(25): signal \"Memory_write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921509 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory_data DataMemory.vhd(26) " "VHDL Process Statement warning at DataMemory.vhd(26): signal \"Memory_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921509 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out_memory DataMemory.vhd(20) " "VHDL Process Statement warning at DataMemory.vhd(20): inferring latch(es) for signal or variable \"data_out_memory\", which holds its previous value in one or more paths through the process" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682836921509 "|Datapath|DataMemory:DMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RF\"" {  } { { "Datapath.vhd" "RF" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682836921509 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regzero RegisterFile.vhd(50) " "VHDL Process Statement warning at RegisterFile.vhd(50): signal \"regzero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921510 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_data RegisterFile.vhd(52) " "VHDL Process Statement warning at RegisterFile.vhd(52): signal \"RF_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921510 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out1 RegisterFile.vhd(47) " "VHDL Process Statement warning at RegisterFile.vhd(47): inferring latch(es) for signal or variable \"data_out1\", which holds its previous value in one or more paths through the process" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682836921510 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regzero RegisterFile.vhd(59) " "VHDL Process Statement warning at RegisterFile.vhd(59): signal \"regzero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921510 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out2 RegisterFile.vhd(56) " "VHDL Process Statement warning at RegisterFile.vhd(56): inferring latch(es) for signal or variable \"data_out2\", which holds its previous value in one or more paths through the process" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682836921510 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[0\] RegisterFile.vhd(56) " "Inferred latch for \"data_out2\[0\]\" at RegisterFile.vhd(56)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921510 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[1\] RegisterFile.vhd(56) " "Inferred latch for \"data_out2\[1\]\" at RegisterFile.vhd(56)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921510 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[2\] RegisterFile.vhd(56) " "Inferred latch for \"data_out2\[2\]\" at RegisterFile.vhd(56)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921510 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[3\] RegisterFile.vhd(56) " "Inferred latch for \"data_out2\[3\]\" at RegisterFile.vhd(56)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921510 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[4\] RegisterFile.vhd(56) " "Inferred latch for \"data_out2\[4\]\" at RegisterFile.vhd(56)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921510 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[5\] RegisterFile.vhd(56) " "Inferred latch for \"data_out2\[5\]\" at RegisterFile.vhd(56)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921510 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[6\] RegisterFile.vhd(56) " "Inferred latch for \"data_out2\[6\]\" at RegisterFile.vhd(56)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921510 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[7\] RegisterFile.vhd(56) " "Inferred latch for \"data_out2\[7\]\" at RegisterFile.vhd(56)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921510 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[8\] RegisterFile.vhd(56) " "Inferred latch for \"data_out2\[8\]\" at RegisterFile.vhd(56)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921510 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[9\] RegisterFile.vhd(56) " "Inferred latch for \"data_out2\[9\]\" at RegisterFile.vhd(56)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921510 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[10\] RegisterFile.vhd(56) " "Inferred latch for \"data_out2\[10\]\" at RegisterFile.vhd(56)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921510 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[11\] RegisterFile.vhd(56) " "Inferred latch for \"data_out2\[11\]\" at RegisterFile.vhd(56)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[12\] RegisterFile.vhd(56) " "Inferred latch for \"data_out2\[12\]\" at RegisterFile.vhd(56)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[13\] RegisterFile.vhd(56) " "Inferred latch for \"data_out2\[13\]\" at RegisterFile.vhd(56)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[14\] RegisterFile.vhd(56) " "Inferred latch for \"data_out2\[14\]\" at RegisterFile.vhd(56)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[15\] RegisterFile.vhd(56) " "Inferred latch for \"data_out2\[15\]\" at RegisterFile.vhd(56)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[0\] RegisterFile.vhd(47) " "Inferred latch for \"data_out1\[0\]\" at RegisterFile.vhd(47)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[1\] RegisterFile.vhd(47) " "Inferred latch for \"data_out1\[1\]\" at RegisterFile.vhd(47)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[2\] RegisterFile.vhd(47) " "Inferred latch for \"data_out1\[2\]\" at RegisterFile.vhd(47)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[3\] RegisterFile.vhd(47) " "Inferred latch for \"data_out1\[3\]\" at RegisterFile.vhd(47)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[4\] RegisterFile.vhd(47) " "Inferred latch for \"data_out1\[4\]\" at RegisterFile.vhd(47)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[5\] RegisterFile.vhd(47) " "Inferred latch for \"data_out1\[5\]\" at RegisterFile.vhd(47)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[6\] RegisterFile.vhd(47) " "Inferred latch for \"data_out1\[6\]\" at RegisterFile.vhd(47)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[7\] RegisterFile.vhd(47) " "Inferred latch for \"data_out1\[7\]\" at RegisterFile.vhd(47)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[8\] RegisterFile.vhd(47) " "Inferred latch for \"data_out1\[8\]\" at RegisterFile.vhd(47)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[9\] RegisterFile.vhd(47) " "Inferred latch for \"data_out1\[9\]\" at RegisterFile.vhd(47)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[10\] RegisterFile.vhd(47) " "Inferred latch for \"data_out1\[10\]\" at RegisterFile.vhd(47)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[11\] RegisterFile.vhd(47) " "Inferred latch for \"data_out1\[11\]\" at RegisterFile.vhd(47)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[12\] RegisterFile.vhd(47) " "Inferred latch for \"data_out1\[12\]\" at RegisterFile.vhd(47)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[13\] RegisterFile.vhd(47) " "Inferred latch for \"data_out1\[13\]\" at RegisterFile.vhd(47)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[14\] RegisterFile.vhd(47) " "Inferred latch for \"data_out1\[14\]\" at RegisterFile.vhd(47)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[15\] RegisterFile.vhd(47) " "Inferred latch for \"data_out1\[15\]\" at RegisterFile.vhd(47)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 "|Datapath|RegisterFile:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1_16bit Mux_4to1_16bit:muxAluA " "Elaborating entity \"Mux_4to1_16bit\" for hierarchy \"Mux_4to1_16bit:muxAluA\"" {  } { { "Datapath.vhd" "muxAluA" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682836921511 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output Mux_4to1_16bit.vhd(16) " "VHDL Process Statement warning at Mux_4to1_16bit.vhd(16): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682836921512 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[0\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921512 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[1\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921512 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[2\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921512 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[3\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921512 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[4\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921512 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[5\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921512 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[6\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921512 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[7\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921512 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[8\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921512 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[9\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921512 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[10\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921512 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[11\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921512 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[12\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921512 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[13\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921512 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[14\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921512 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[15\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921512 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1bit register_1bit:cflag " "Elaborating entity \"register_1bit\" for hierarchy \"register_1bit:cflag\"" {  } { { "Datapath.vhd" "cflag" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682836921513 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_WE register_1bit.vhd(21) " "VHDL Process Statement warning at register_1bit.vhd(21): signal \"reg_WE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921513 "|Datapath|register_1bit:cflag"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_WE register_1bit.vhd(24) " "VHDL Process Statement warning at register_1bit.vhd(24): signal \"reg_WE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921513 "|Datapath|register_1bit:cflag"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data register_1bit.vhd(25) " "VHDL Process Statement warning at register_1bit.vhd(25): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921513 "|Datapath|register_1bit:cflag"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data register_1bit.vhd(19) " "VHDL Process Statement warning at register_1bit.vhd(19): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682836921513 "|Datapath|register_1bit:cflag"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out register_1bit.vhd(19) " "VHDL Process Statement warning at register_1bit.vhd(19): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682836921513 "|Datapath|register_1bit:cflag"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data register_1bit.vhd(19) " "Inferred latch for \"data\" at register_1bit.vhd(19)" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921513 "|Datapath|register_1bit:cflag"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:se " "Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:se\"" {  } { { "Datapath.vhd" "se" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682836921514 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode signExtender.vhd(21) " "VHDL Process Statement warning at signExtender.vhd(21): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input signExtender.vhd(22) " "VHDL Process Statement warning at signExtender.vhd(22): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input signExtender.vhd(24) " "VHDL Process Statement warning at signExtender.vhd(24): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode signExtender.vhd(26) " "VHDL Process Statement warning at signExtender.vhd(26): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input signExtender.vhd(27) " "VHDL Process Statement warning at signExtender.vhd(27): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input signExtender.vhd(29) " "VHDL Process Statement warning at signExtender.vhd(29): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode signExtender.vhd(31) " "VHDL Process Statement warning at signExtender.vhd(31): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input signExtender.vhd(32) " "VHDL Process Statement warning at signExtender.vhd(32): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output signExtender.vhd(17) " "VHDL Process Statement warning at signExtender.vhd(17): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] signExtender.vhd(17) " "Inferred latch for \"output\[0\]\" at signExtender.vhd(17)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] signExtender.vhd(17) " "Inferred latch for \"output\[1\]\" at signExtender.vhd(17)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] signExtender.vhd(17) " "Inferred latch for \"output\[2\]\" at signExtender.vhd(17)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] signExtender.vhd(17) " "Inferred latch for \"output\[3\]\" at signExtender.vhd(17)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] signExtender.vhd(17) " "Inferred latch for \"output\[4\]\" at signExtender.vhd(17)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] signExtender.vhd(17) " "Inferred latch for \"output\[5\]\" at signExtender.vhd(17)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] signExtender.vhd(17) " "Inferred latch for \"output\[6\]\" at signExtender.vhd(17)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] signExtender.vhd(17) " "Inferred latch for \"output\[7\]\" at signExtender.vhd(17)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] signExtender.vhd(17) " "Inferred latch for \"output\[8\]\" at signExtender.vhd(17)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] signExtender.vhd(17) " "Inferred latch for \"output\[9\]\" at signExtender.vhd(17)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] signExtender.vhd(17) " "Inferred latch for \"output\[10\]\" at signExtender.vhd(17)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] signExtender.vhd(17) " "Inferred latch for \"output\[11\]\" at signExtender.vhd(17)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] signExtender.vhd(17) " "Inferred latch for \"output\[12\]\" at signExtender.vhd(17)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] signExtender.vhd(17) " "Inferred latch for \"output\[13\]\" at signExtender.vhd(17)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] signExtender.vhd(17) " "Inferred latch for \"output\[14\]\" at signExtender.vhd(17)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] signExtender.vhd(17) " "Inferred latch for \"output\[15\]\" at signExtender.vhd(17)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 "|Datapath|SignExtender:se"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu1\"" {  } { { "Datapath.vhd" "alu1" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682836921515 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control_sel ALU.vhd(82) " "VHDL Process Statement warning at ALU.vhd(82): signal \"control_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921516 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C ALU.vhd(114) " "VHDL Process Statement warning at ALU.vhd(114): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921516 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z ALU.vhd(115) " "VHDL Process Statement warning at ALU.vhd(115): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921516 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E ALU.vhd(116) " "VHDL Process Statement warning at ALU.vhd(116): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682836921516 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_out ALU.vhd(76) " "VHDL Process Statement warning at ALU.vhd(76): inferring latch(es) for signal or variable \"ALU_out\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682836921516 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ALU.vhd(76) " "VHDL Process Statement warning at ALU.vhd(76): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682836921516 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z ALU.vhd(76) " "VHDL Process Statement warning at ALU.vhd(76): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682836921516 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E ALU.vhd(76) " "VHDL Process Statement warning at ALU.vhd(76): inferring latch(es) for signal or variable \"E\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682836921516 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E ALU.vhd(76) " "Inferred latch for \"E\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921516 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ALU.vhd(76) " "Inferred latch for \"Z\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921516 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C ALU.vhd(76) " "Inferred latch for \"C\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921516 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[0\] ALU.vhd(76) " "Inferred latch for \"ALU_out\[0\]\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921516 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[1\] ALU.vhd(76) " "Inferred latch for \"ALU_out\[1\]\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921516 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[2\] ALU.vhd(76) " "Inferred latch for \"ALU_out\[2\]\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921517 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[3\] ALU.vhd(76) " "Inferred latch for \"ALU_out\[3\]\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921517 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[4\] ALU.vhd(76) " "Inferred latch for \"ALU_out\[4\]\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921517 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[5\] ALU.vhd(76) " "Inferred latch for \"ALU_out\[5\]\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921517 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[6\] ALU.vhd(76) " "Inferred latch for \"ALU_out\[6\]\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921517 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[7\] ALU.vhd(76) " "Inferred latch for \"ALU_out\[7\]\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921517 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[8\] ALU.vhd(76) " "Inferred latch for \"ALU_out\[8\]\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921517 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[9\] ALU.vhd(76) " "Inferred latch for \"ALU_out\[9\]\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921517 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[10\] ALU.vhd(76) " "Inferred latch for \"ALU_out\[10\]\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921517 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[11\] ALU.vhd(76) " "Inferred latch for \"ALU_out\[11\]\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921517 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[12\] ALU.vhd(76) " "Inferred latch for \"ALU_out\[12\]\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921517 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[13\] ALU.vhd(76) " "Inferred latch for \"ALU_out\[13\]\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921517 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[14\] ALU.vhd(76) " "Inferred latch for \"ALU_out\[14\]\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921517 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[15\] ALU.vhd(76) " "Inferred latch for \"ALU_out\[15\]\" at ALU.vhd(76)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836921517 "|Datapath|ALU:alu1"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682836922099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682836922099 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682836922124 "|Datapath|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682836922124 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682836922124 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682836922124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682836922124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "431 " "Peak virtual memory: 431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682836922134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 12:12:02 2023 " "Processing ended: Sun Apr 30 12:12:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682836922134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682836922134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682836922134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682836922134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682836923014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682836923015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 12:12:02 2023 " "Processing started: Sun Apr 30 12:12:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682836923015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682836923015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISCee -c Datapath " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISCee -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682836923015 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682836923048 ""}
{ "Info" "0" "" "Project  = RISCee" {  } {  } 0 0 "Project  = RISCee" 0 0 "Fitter" 0 0 1682836923049 ""}
{ "Info" "0" "" "Revision = Datapath" {  } {  } 0 0 "Revision = Datapath" 0 0 "Fitter" 0 0 1682836923049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682836923126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682836923126 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Datapath 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"Datapath\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682836923130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682836923171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682836923171 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682836923340 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682836923344 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1682836923384 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682836923387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682836923387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682836923387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682836923387 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682836923387 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/kartik/RISC_Pipelined/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682836923390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/kartik/RISC_Pipelined/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682836923390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/kartik/RISC_Pipelined/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682836923390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/kartik/RISC_Pipelined/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682836923390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/kartik/RISC_Pipelined/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682836923390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/kartik/RISC_Pipelined/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682836923390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/kartik/RISC_Pipelined/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682836923390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/kartik/RISC_Pipelined/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682836923390 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682836923390 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682836923390 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682836923390 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682836923390 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682836923390 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682836923391 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1682836923485 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Datapath.sdc " "Synopsys Design Constraints File file not found: 'Datapath.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1682836923677 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1682836923677 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1682836923677 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1682836923678 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1682836923678 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1682836923679 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1682836923679 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682836923681 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682836923681 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682836923681 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682836923681 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682836923682 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682836923682 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682836923682 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682836923682 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682836923682 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1682836923682 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682836923682 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1682836923683 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1682836923683 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1682836923683 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682836923684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682836923684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682836923684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682836923684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682836923684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682836923684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682836923684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682836923684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682836923684 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1682836923684 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1682836923684 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682836923689 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1682836923691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682836924472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682836924506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682836924523 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682836924682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682836924682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682836925089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X24_Y24 X35_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36" {  } { { "loc" "" { Generic "/home/kartik/RISC_Pipelined/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36"} { { 12 { 0 ""} 24 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682836925969 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682836925969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1682836926017 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1682836926017 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682836926017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682836926019 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682836926176 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682836926182 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682836926357 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682836926357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682836926546 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682836926802 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kartik/RISC_Pipelined/output_files/Datapath.fit.smsg " "Generated suppressed messages file /home/kartik/RISC_Pipelined/output_files/Datapath.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682836926870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1603 " "Peak virtual memory: 1603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682836927085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 12:12:07 2023 " "Processing ended: Sun Apr 30 12:12:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682836927085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682836927085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682836927085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682836927085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682836927621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682836927621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 12:12:07 2023 " "Processing started: Sun Apr 30 12:12:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682836927621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682836927621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISCee -c Datapath " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISCee -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682836927621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682836927729 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682836928287 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682836928307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682836928599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 12:12:08 2023 " "Processing ended: Sun Apr 30 12:12:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682836928599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682836928599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682836928599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682836928599 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682836929060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682836929060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 12:12:08 2023 " "Processing started: Sun Apr 30 12:12:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682836929060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1682836929060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off RISCee -c Datapath " "Command: quartus_pow --read_settings_files=off --write_settings_files=off RISCee -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1682836929060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1682836929165 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1682836929166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1682836929166 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Datapath.sdc " "Synopsys Design Constraints File file not found: 'Datapath.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1682836929374 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1682836929375 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1682836929378 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1682836929378 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1682836929378 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1682836929543 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1682836929562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1682836929741 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1682836929841 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "229.80 mW " "Total thermal power estimate for the design is 229.80 mW" {  } { { "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/kartik/intelFPGA_lite/20.1/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1682836929857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "894 " "Peak virtual memory: 894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682836929966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 12:12:09 2023 " "Processing ended: Sun Apr 30 12:12:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682836929966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682836929966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682836929966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1682836929966 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1682836930468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682836930468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 12:12:10 2023 " "Processing started: Sun Apr 30 12:12:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682836930468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682836930468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISCee -c Datapath " "Command: quartus_sta RISCee -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682836930468 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682836930490 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682836930548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682836930548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682836930578 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682836930578 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Datapath.sdc " "Synopsys Design Constraints File file not found: 'Datapath.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1682836930703 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1682836930703 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1682836930703 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1682836930704 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1682836930704 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1682836930704 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682836930704 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1682836930706 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682836930706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682836930707 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1682836930707 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682836930707 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682836930708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682836930708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682836930708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682836930709 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682836930710 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682836930725 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682836930895 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1682836930926 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1682836930926 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1682836930926 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1682836930926 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682836930926 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682836930927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682836930927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682836930927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682836930928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682836930928 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682836930929 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1682836931022 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1682836931022 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1682836931022 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1682836931022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682836931023 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682836931023 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682836931024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682836931024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682836931024 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682836931463 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682836931463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682836931472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 12:12:11 2023 " "Processing ended: Sun Apr 30 12:12:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682836931472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682836931472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682836931472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682836931472 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1682836932009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682836932010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 12:12:11 2023 " "Processing started: Sun Apr 30 12:12:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682836932010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682836932010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISCee -c Datapath " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISCee -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682836932010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1682836932142 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Datapath.vho /home/kartik/RISC_Pipelined/simulation/modelsim/ simulation " "Generated file Datapath.vho in folder \"/home/kartik/RISC_Pipelined/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682836932174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "605 " "Peak virtual memory: 605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682836932181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 12:12:12 2023 " "Processing ended: Sun Apr 30 12:12:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682836932181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682836932181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682836932181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682836932181 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Quartus Prime Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682836932253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682843365761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682843365762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 13:59:25 2023 " "Processing started: Sun Apr 30 13:59:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682843365762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1682843365762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RISCee -c Datapath --netlist_type=sgate " "Command: quartus_npp RISCee -c Datapath --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1682843365762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1682843365831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682843365899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 13:59:25 2023 " "Processing ended: Sun Apr 30 13:59:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682843365899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682843365899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682843365899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1682843365899 ""}
