<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Input / Output - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="inputoutput"><a class="header" href="#inputoutput">Input/Output</a></h1>
<h2 id="io-banks-and-special-functions"><a class="header" href="#io-banks-and-special-functions">I/O banks and special functions</a></h2>
<p>Virtex 4 devices have exactly three I/O columns:</p>
<ul>
<li>the left I/O column, containing only IO tiles; if the device has no transceivers, it is the leftmost column of the device; otherwise, it is somewhat to the right of the left GT column</li>
<li>the center column, part of which contains IO tiles; the IO tiles in this column come in two segments:
<ul>
<li>the lower segment, between lower DCMs/CCMs and the configuration center</li>
<li>the upper segment, between the configuration center and the upper DCMs/CCMs</li>
</ul>
</li>
<li>the right I/O column, containing only IO tiles; if the device has no transceivers, it is the rightmost column of the device; otherwise, it is somewhat to the left of the right GT column</li>
</ul>
<p>Virtex 4 has the following banks:</p>
<ul>
<li>
<p>bank 0 is the configuration bank; it contains only dedicated configuration I/O pins, as follows:</p>
<ul>
<li><code>CCLK</code></li>
<li><code>CS_B</code></li>
<li><code>DONE</code></li>
<li><code>DOUT_BUSY</code></li>
<li><code>D_IN</code></li>
<li><code>HSWAP_EN</code></li>
<li><code>INIT</code></li>
<li><code>M0</code></li>
<li><code>M1</code></li>
<li><code>M2</code></li>
<li><code>PROGRAM_B</code></li>
<li><code>PWRDWN_B</code></li>
<li><code>RDWR_B</code></li>
<li><code>TCK</code></li>
<li><code>TDI</code></li>
<li><code>TDO</code></li>
<li><code>TMS</code></li>
</ul>
<p>bank 0 is not associated with any IO tiles</p>
</li>
<li>
<p>banks 1-4 are central column banks, with no support for true differential output; they are:</p>
<ul>
<li>bank 1: right above configuration center; has 8, 24, or 40 I/O tiles</li>
<li>bank 2: right below configuration center; has 8, 24, or 40 I/O tiles</li>
<li>bank 3: above bank 1, below top DCMs/CCMs; always has 8 I/O tiles</li>
<li>bank 4: below bank 2, above bottom DCMs/CCMs; always has 8 I/O tiles</li>
</ul>
</li>
<li>
<p>banks 5-16: left and right column banks; the number of present banks in these column varies between devices, but each bank has a constant size of 32 I/O tiles (ie. is two regions high); the HCLK tile in bottom region of the bank contains DCI control circuitry, while the HCLK tile in top region of the bank contains contains LVDS output circuitry</p>
<ul>
<li>odd-numbered banks belong to the left column; the banks, in order from the bottom, will be numbered as follows depending on height of the device:
<ul>
<li>4 regions: 7, 5</li>
<li>6 regions: 7, 9, 5</li>
<li>8 regions: 7, 11, 9, 5</li>
<li>10 regions: 7, 11, 13, 9, 5</li>
<li>12 regions: 7, 11, 15, 13, 9, 5</li>
</ul>
</li>
<li>even-numbered banks belong to the right column; the banks, in order from the bottom, will be numbered as follows depending on height of the device:
<ul>
<li>4 regions: 8, 6</li>
<li>6 regions: 8, 10, 6</li>
<li>8 regions: 8, 12, 10, 6</li>
<li>10 regions: 8, 12, 14, 10, 6</li>
<li>12 regions: 8, 12, 16, 14, 10, 6</li>
</ul>
</li>
</ul>
</li>
</ul>
<p>All IOBs in the device are grouped into differential pairs, one pair per IO tile.  <code>IOB1</code> is the "true" pin of the pair, while <code>IOB0</code> is the "complemented" pin.  Differential input is supported on all pins of the device.  True differential output is supported only in the left and right columns, in all tiles except for rows 7 and 8 of every region (ie. except the "clock-capable" pads).</p>
<p><code>IOB1</code> pads next to the HCLK row (that is, in row 7 and 8 of every clock region) are considered "clock-capable". They can drive <code>BUFIO</code> and <code>BUFR</code> buffers via dedicated connections. While Xilinx documentation also considers <code>IOB0</code> pads clock-capable, this only means that they can be used together with <code>IOB1</code> as a differential pair.</p>
<p>The 16 bottommost <code>IOB1</code> pads and 16 topmost <code>IOB1</code> pads in the central column are considered "global clock-capable". They can drive <code>BUFGCTRL</code> buffers and <code>DCM</code> primitives via dedicated connections.  Likewise, Xilinx considers <code>IOB0</code> pads to be clock-capable, but they can only drive clocks as part of differential pair with <code>IOB1</code>.</p>
<p>The <code>IOB0</code> in rows 4 and 12 of every region is capable of being used as a VREF pad.</p>
<p>Each bank, with some exceptions on the smaller devices, has two IOBs that can be used for reference resistors in DCI operation. They are both located in the same I/O tile, with VRP located on <code>IOB0</code> and VRN located on <code>IOB1</code>. The relevant tile is located as follows:</p>
<ul>
<li>bank 1, if the bank has 8 I/O tiles: DCI is not supported in this bank</li>
<li>bank 1, if the bank has 24 I/O tiles: row 14 of the bank (row 6 of the topmost region of the bank)</li>
<li>bank 1, if the bank has 40 I/O tiles: row 30 of the bank (row 6 of the topmost region of the bank)</li>
<li>bank 2, if the bank has 8 I/O tiles: DCI is not supported in this bank</li>
<li>bank 2, if the bank has 24 I/O tiles: row 9 of the bank (row 9 of the bottom region of the bank)</li>
<li>bank 2, if the bank has 40 I/O tiles: row 9 of the bank (row 9 of the bottom region of the bank)</li>
<li>bank 3: row 6 of the bank (row 6 of the region)</li>
<li>bank 4: row 1 of the bank (row 9 of the region)</li>
<li>banks 5-16: row 9 of the bank (row 9 of the bottom region of the bank)</li>
</ul>
<p>In parallel configuration modes, some I/O pads in banks 1 and 2 are borrowed for configuration use, as the parallel data pins:</p>
<ul>
<li><code>D[i]</code>, <code>i % 2 == 0</code>, <code>0 &lt;= i &lt; 16</code>: <code>IOB0</code> of row <code>i / 2</code> of topmost region of bank 2</li>
<li><code>D[i]</code>, <code>i % 2 == 1</code>, <code>0 &lt;= i &lt; 16</code>: <code>IOB1</code> of row <code>(i - 1) / 2</code> of topmost region of bank 2</li>
<li><code>D[i]</code>, <code>i % 2 == 0</code>, <code>16 &lt;= i &lt; 32</code>: <code>IOB0</code> of row <code>i / 2</code> of bottom region of bank 1 (or, row <code>(i - 16) / 2</code> of the bank)</li>
<li><code>D[i]</code>, <code>i % 2 == 1</code>, <code>16 &lt;= i &lt; 32</code>: <code>IOB1</code> of row <code>(i - 1) / 2</code> of bottom region of bank 1 (or, row <code>(i - 17) / 2</code> of the bank)</li>
</ul>
<p>Every <code>SYSMON</code> present on the device can use up to seven IOB pairs from the left I/O column as auxiliary analog differential inputs. The <code>VPx</code> input corresponds to <code>IOB1</code> and <code>VNx</code> corresponds to <code>IOB0</code> within the same tile. The IOBs are in the following tiles, where <code>r</code> is the bottom row of the <code>SYSMON</code>:</p>
<ul>
<li><code>VP1/VN1</code>: left I/O column, row <code>r</code></li>
<li><code>VP2/VN2</code>: left I/O column, row <code>r + 1</code></li>
<li><code>VP3/VN3</code>: left I/O column, row <code>r + 2</code></li>
<li><code>VP4/VN4</code>: left I/O column, row <code>r + 3</code></li>
<li><code>VP5/VN5</code>: left I/O column, row <code>r + 5</code></li>
<li><code>VP6/VN6</code>: left I/O column, row <code>r + 6</code></li>
<li><code>VP7/VN7</code>: left I/O column, row <code>r + 7</code></li>
</ul>
<p>Row <code>r + 4</code> is not used as <code>SYSMON</code> input — the "analog function" of that pin is considered to be VREF instead (they are controlled by the same bit).</p>
<h2 id="tile-io"><a class="header" href="#tile-io">Tile IO</a></h2>
<p>Cells: 1</p>
<h3 id="bel-ilogic0"><a class="header" href="#bel-ilogic0">Bel ILOGIC0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex4 IO bel ILOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>BITSLIP</td><td>input</td><td>IMUX.IMUX21</td></tr>
<tr><td>CE1</td><td>input</td><td>IMUX.IMUX6</td></tr>
<tr><td>CE2</td><td>input</td><td>IMUX.IMUX14</td></tr>
<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK0</td></tr>
<tr><td>CLKMUX</td><td>output</td><td>TEST1</td></tr>
<tr><td>CLKMUX_INT</td><td>input</td><td>IMUX.BYP3</td></tr>
<tr><td>DLYCE</td><td>input</td><td>IMUX.IMUX0</td></tr>
<tr><td>DLYINC</td><td>input</td><td>IMUX.IMUX29</td></tr>
<tr><td>DLYRST</td><td>input</td><td>IMUX.IMUX4</td></tr>
<tr><td>O</td><td>output</td><td>OUT.BEST2.TMIN</td></tr>
<tr><td>Q1</td><td>output</td><td>OUT.BEST4.TMIN</td></tr>
<tr><td>Q2</td><td>output</td><td>OUT.BEST3.TMIN</td></tr>
<tr><td>Q3</td><td>output</td><td>OUT.BEST5.TMIN</td></tr>
<tr><td>Q4</td><td>output</td><td>OUT.SEC0.TMIN</td></tr>
<tr><td>Q5</td><td>output</td><td>OUT.SEC4.TMIN</td></tr>
<tr><td>Q6</td><td>output</td><td>OUT.SEC5.TMIN</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.SR2</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-ilogic1"><a class="header" href="#bel-ilogic1">Bel ILOGIC1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex4 IO bel ILOGIC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>BITSLIP</td><td>input</td><td>IMUX.IMUX17</td></tr>
<tr><td>CE1</td><td>input</td><td>IMUX.IMUX2</td></tr>
<tr><td>CE2</td><td>input</td><td>IMUX.IMUX10</td></tr>
<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK2</td></tr>
<tr><td>CLKMUX</td><td>output</td><td>TEST3</td></tr>
<tr><td>CLKMUX_INT</td><td>input</td><td>IMUX.BYP1</td></tr>
<tr><td>DLYCE</td><td>input</td><td>IMUX.IMUX7</td></tr>
<tr><td>DLYINC</td><td>input</td><td>IMUX.IMUX3</td></tr>
<tr><td>DLYRST</td><td>input</td><td>IMUX.IMUX11</td></tr>
<tr><td>O</td><td>output</td><td>OUT.BEST0.TMIN</td></tr>
<tr><td>Q1</td><td>output</td><td>OUT.BEST6.TMIN</td></tr>
<tr><td>Q2</td><td>output</td><td>OUT.BEST1.TMIN</td></tr>
<tr><td>Q3</td><td>output</td><td>OUT.BEST7.TMIN</td></tr>
<tr><td>Q4</td><td>output</td><td>OUT.SEC2.TMIN</td></tr>
<tr><td>Q5</td><td>output</td><td>OUT.SEC7.TMIN</td></tr>
<tr><td>Q6</td><td>output</td><td>OUT.SEC6.TMIN</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.SR3</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-ologic0"><a class="header" href="#bel-ologic0">Bel OLOGIC0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex4 IO bel OLOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK1</td></tr>
<tr><td>CLKMUX</td><td>output</td><td>TEST0</td></tr>
<tr><td>CLKMUX_INT</td><td>input</td><td>IMUX.BYP6</td></tr>
<tr><td>D1</td><td>input</td><td>IMUX.IMUX28</td></tr>
<tr><td>D2</td><td>input</td><td>IMUX.IMUX24</td></tr>
<tr><td>D3</td><td>input</td><td>IMUX.IMUX20</td></tr>
<tr><td>D4</td><td>input</td><td>IMUX.IMUX16</td></tr>
<tr><td>D5</td><td>input</td><td>IMUX.IMUX12</td></tr>
<tr><td>D6</td><td>input</td><td>IMUX.IMUX8</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE0</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.SR2</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR0</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.IMUX13</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.IMUX5</td></tr>
<tr><td>T3</td><td>input</td><td>IMUX.IMUX30</td></tr>
<tr><td>T4</td><td>input</td><td>IMUX.IMUX22</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.CE2</td></tr>
<tr><td>TQ</td><td>output</td><td>OUT.SEC1.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-ologic1"><a class="header" href="#bel-ologic1">Bel OLOGIC1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex4 IO bel OLOGIC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK3</td></tr>
<tr><td>CLKMUX</td><td>output</td><td>TEST2</td></tr>
<tr><td>CLKMUX_INT</td><td>input</td><td>IMUX.BYP5</td></tr>
<tr><td>D1</td><td>input</td><td>IMUX.IMUX25</td></tr>
<tr><td>D2</td><td>input</td><td>IMUX.IMUX31</td></tr>
<tr><td>D3</td><td>input</td><td>IMUX.IMUX27</td></tr>
<tr><td>D4</td><td>input</td><td>IMUX.IMUX23</td></tr>
<tr><td>D5</td><td>input</td><td>IMUX.IMUX19</td></tr>
<tr><td>D6</td><td>input</td><td>IMUX.IMUX15</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE1</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.SR3</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR1</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.IMUX9</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.IMUX1</td></tr>
<tr><td>T3</td><td>input</td><td>IMUX.IMUX26</td></tr>
<tr><td>T4</td><td>input</td><td>IMUX.IMUX18</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.CE3</td></tr>
<tr><td>TQ</td><td>output</td><td>OUT.SEC3.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-iob0"><a class="header" href="#bel-iob0">Bel IOB0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex4 IO bel IOB0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-iob1"><a class="header" href="#bel-iob1">Bel IOB1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex4 IO bel IOB1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-ioi"><a class="header" href="#bel-ioi">Bel IOI</a></h3>
<div class="table-wrapper"><table>
<caption>virtex4 IO bel IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex4 IO bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX.SR0</td><td>ILOGIC0.SR, OLOGIC0.SR</td></tr>
<tr><td>IMUX.SR1</td><td>ILOGIC1.SR, OLOGIC1.SR</td></tr>
<tr><td>IMUX.SR2</td><td>ILOGIC0.REV, OLOGIC0.REV</td></tr>
<tr><td>IMUX.SR3</td><td>ILOGIC1.REV, OLOGIC1.REV</td></tr>
<tr><td>IMUX.CLK0</td><td>ILOGIC0.CLKDIV</td></tr>
<tr><td>IMUX.CLK1</td><td>OLOGIC0.CLKDIV</td></tr>
<tr><td>IMUX.CLK2</td><td>ILOGIC1.CLKDIV</td></tr>
<tr><td>IMUX.CLK3</td><td>OLOGIC1.CLKDIV</td></tr>
<tr><td>IMUX.CE0</td><td>OLOGIC0.OCE</td></tr>
<tr><td>IMUX.CE1</td><td>OLOGIC1.OCE</td></tr>
<tr><td>IMUX.CE2</td><td>OLOGIC0.TCE</td></tr>
<tr><td>IMUX.CE3</td><td>OLOGIC1.TCE</td></tr>
<tr><td>IMUX.BYP1</td><td>ILOGIC1.CLKMUX_INT</td></tr>
<tr><td>IMUX.BYP3</td><td>ILOGIC0.CLKMUX_INT</td></tr>
<tr><td>IMUX.BYP5</td><td>OLOGIC1.CLKMUX_INT</td></tr>
<tr><td>IMUX.BYP6</td><td>OLOGIC0.CLKMUX_INT</td></tr>
<tr><td>IMUX.IMUX0</td><td>ILOGIC0.DLYCE</td></tr>
<tr><td>IMUX.IMUX1</td><td>OLOGIC1.T2</td></tr>
<tr><td>IMUX.IMUX2</td><td>ILOGIC1.CE1</td></tr>
<tr><td>IMUX.IMUX3</td><td>ILOGIC1.DLYINC</td></tr>
<tr><td>IMUX.IMUX4</td><td>ILOGIC0.DLYRST</td></tr>
<tr><td>IMUX.IMUX5</td><td>OLOGIC0.T2</td></tr>
<tr><td>IMUX.IMUX6</td><td>ILOGIC0.CE1</td></tr>
<tr><td>IMUX.IMUX7</td><td>ILOGIC1.DLYCE</td></tr>
<tr><td>IMUX.IMUX8</td><td>OLOGIC0.D6</td></tr>
<tr><td>IMUX.IMUX9</td><td>OLOGIC1.T1</td></tr>
<tr><td>IMUX.IMUX10</td><td>ILOGIC1.CE2</td></tr>
<tr><td>IMUX.IMUX11</td><td>ILOGIC1.DLYRST</td></tr>
<tr><td>IMUX.IMUX12</td><td>OLOGIC0.D5</td></tr>
<tr><td>IMUX.IMUX13</td><td>OLOGIC0.T1</td></tr>
<tr><td>IMUX.IMUX14</td><td>ILOGIC0.CE2</td></tr>
<tr><td>IMUX.IMUX15</td><td>OLOGIC1.D6</td></tr>
<tr><td>IMUX.IMUX16</td><td>OLOGIC0.D4</td></tr>
<tr><td>IMUX.IMUX17</td><td>ILOGIC1.BITSLIP</td></tr>
<tr><td>IMUX.IMUX18</td><td>OLOGIC1.T4</td></tr>
<tr><td>IMUX.IMUX19</td><td>OLOGIC1.D5</td></tr>
<tr><td>IMUX.IMUX20</td><td>OLOGIC0.D3</td></tr>
<tr><td>IMUX.IMUX21</td><td>ILOGIC0.BITSLIP</td></tr>
<tr><td>IMUX.IMUX22</td><td>OLOGIC0.T4</td></tr>
<tr><td>IMUX.IMUX23</td><td>OLOGIC1.D4</td></tr>
<tr><td>IMUX.IMUX24</td><td>OLOGIC0.D2</td></tr>
<tr><td>IMUX.IMUX25</td><td>OLOGIC1.D1</td></tr>
<tr><td>IMUX.IMUX26</td><td>OLOGIC1.T3</td></tr>
<tr><td>IMUX.IMUX27</td><td>OLOGIC1.D3</td></tr>
<tr><td>IMUX.IMUX28</td><td>OLOGIC0.D1</td></tr>
<tr><td>IMUX.IMUX29</td><td>ILOGIC0.DLYINC</td></tr>
<tr><td>IMUX.IMUX30</td><td>OLOGIC0.T3</td></tr>
<tr><td>IMUX.IMUX31</td><td>OLOGIC1.D2</td></tr>
<tr><td>OUT.BEST0.TMIN</td><td>ILOGIC1.O</td></tr>
<tr><td>OUT.BEST1.TMIN</td><td>ILOGIC1.Q2</td></tr>
<tr><td>OUT.BEST2.TMIN</td><td>ILOGIC0.O</td></tr>
<tr><td>OUT.BEST3.TMIN</td><td>ILOGIC0.Q2</td></tr>
<tr><td>OUT.BEST4.TMIN</td><td>ILOGIC0.Q1</td></tr>
<tr><td>OUT.BEST5.TMIN</td><td>ILOGIC0.Q3</td></tr>
<tr><td>OUT.BEST6.TMIN</td><td>ILOGIC1.Q1</td></tr>
<tr><td>OUT.BEST7.TMIN</td><td>ILOGIC1.Q3</td></tr>
<tr><td>OUT.SEC0.TMIN</td><td>ILOGIC0.Q4</td></tr>
<tr><td>OUT.SEC1.TMIN</td><td>OLOGIC0.TQ</td></tr>
<tr><td>OUT.SEC2.TMIN</td><td>ILOGIC1.Q4</td></tr>
<tr><td>OUT.SEC3.TMIN</td><td>OLOGIC1.TQ</td></tr>
<tr><td>OUT.SEC4.TMIN</td><td>ILOGIC0.Q5</td></tr>
<tr><td>OUT.SEC5.TMIN</td><td>ILOGIC0.Q6</td></tr>
<tr><td>OUT.SEC6.TMIN</td><td>ILOGIC1.Q6</td></tr>
<tr><td>OUT.SEC7.TMIN</td><td>ILOGIC1.Q5</td></tr>
<tr><td>TEST0</td><td>OLOGIC0.CLKMUX</td></tr>
<tr><td>TEST1</td><td>ILOGIC0.CLKMUX</td></tr>
<tr><td>TEST2</td><td>OLOGIC1.CLKMUX</td></tr>
<tr><td>TEST3</td><td>ILOGIC1.CLKMUX</td></tr>
</tbody>
</table></div>
<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex4 IO bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="27">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>16</th>
<th>17</th>
<th>18</th>
<th>19</th>
<th>20</th>
<th>21</th>
<th>22</th>
<th>23</th>
<th>24</th>
<th>25</th>
<th>26</th>
</tr>
</thead>
<tbody>
<tr><td>79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.79">
<a href="#tile-virtex4-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.79">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_INIT">~OLOGIC1:TFF_INIT[4]</a>
</td>
<td title="0.25.79">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SERDES">OLOGIC1:OFF_SERDES[3]</a>
</td>
<td title="0.26.79">
<a href="#tile-virtex4-IO-IOB1:PSLEW">IOB1:PSLEW[0]</a>
</td>
</tr>
<tr><td>78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.78">
<a href="#tile-virtex4-IO-ILOGIC1:DATA_RATE">ILOGIC1:DATA_RATE[0]</a>
</td>
<td>-</td>
<td title="0.21.78">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_INIT">ILOGIC1:IOBDELAY_VALUE_INIT[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.78">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_INIT">~OLOGIC1:OFF_INIT[2]</a>
</td>
<td title="0.25.78">
<a href="#tile-virtex4-IO-OLOGIC1:INIT_LOADCNT">~OLOGIC1:INIT_LOADCNT[3]</a>
</td>
<td title="0.26.78">
<a href="#tile-virtex4-IO-IOB1:NSLEW">IOB1:NSLEW[0]</a>
</td>
</tr>
<tr><td>77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.20.77">
<a href="#tile-virtex4-IO-ILOGIC1:BITSLIP_SYNC">ILOGIC1:BITSLIP_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.77">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_INIT">~OLOGIC1:TFF_INIT[3]</a>
</td>
<td title="0.25.77">
<a href="#tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[0]</a>
</td>
<td title="0.26.77">
<a href="#tile-virtex4-IO-IOB1:IBUF_MODE">IOB1:IBUF_MODE[2]</a>
</td>
</tr>
<tr><td>76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.76">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_INIT">~OLOGIC1:OFF_INIT[1]</a>
</td>
<td>-</td>
<td title="0.26.76">
<a href="#tile-virtex4-IO-IOB1:IBUF_MODE">IOB1:IBUF_MODE[1]</a>
</td>
</tr>
<tr><td>75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.75">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_CUR">~ILOGIC1:IOBDELAY_VALUE_CUR[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.75">
<a href="#tile-virtex4-IO-OLOGIC1:INV.T1">~OLOGIC1:INV.T1</a>
</td>
<td title="0.25.75">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SERDES">OLOGIC1:OFF_SERDES[2]</a>
</td>
<td title="0.26.75">
<a href="#tile-virtex4-IO-IOB1:IBUF_MODE">IOB1:IBUF_MODE[0]</a>
</td>
</tr>
<tr><td>74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.74">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_INIT">ILOGIC1:IOBDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.74">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_SR_SYNC">OLOGIC1:TFF_SR_SYNC[1]</a>
</td>
<td title="0.25.74">
<a href="#tile-virtex4-IO-OLOGIC1:INIT_LOADCNT">~OLOGIC1:INIT_LOADCNT[2]</a>
</td>
<td>-</td>
</tr>
<tr><td>73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.73">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_BITSLIPCNT">ILOGIC1:INIT_BITSLIPCNT[0]</a>
</td>
<td>-</td>
<td title="0.21.73">
<a href="#tile-virtex4-IO-OLOGIC1:INV.CLK1">~OLOGIC1:INV.CLK1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.73">
<a href="#tile-virtex4-IO-OLOGIC1:INV.T2">~OLOGIC1:INV.T2</a>
</td>
<td title="0.25.73">
<a href="#tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[7]</a>
</td>
<td title="0.26.73">
<a href="#tile-virtex4-IO-IOB1:PSLEW">IOB1:PSLEW[1]</a>
</td>
</tr>
<tr><td>72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.72">
<a href="#tile-virtex4-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE[1]</a>
</td>
<td title="0.20.72">
<a href="#tile-virtex4-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE[6]</a>
</td>
<td title="0.21.72">
<a href="#tile-virtex4-IO-OLOGIC1:INV.CLK2">~OLOGIC1:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.72">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_INIT">~OLOGIC1:TFF_INIT[2]</a>
</td>
<td>-</td>
<td title="0.26.72">
<a href="#tile-virtex4-IO-IOB1:NSLEW">~IOB1:NSLEW[1]</a>
</td>
</tr>
<tr><td>71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.71">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[5]</a>
</td>
<td title="0.20.71">
<a href="#tile-virtex4-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE[5]</a>
</td>
<td title="0.21.71">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_CUR">~ILOGIC1:IOBDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.71">
<a href="#tile-virtex4-IO-OLOGIC1:INV.T3">~OLOGIC1:INV.T3</a>
</td>
<td title="0.25.71">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SERDES">OLOGIC1:OFF_SERDES[1]</a>
</td>
<td title="0.26.71">
<a href="#tile-virtex4-IO-IOB1:DCI_T">IOB1:DCI_T</a>
</td>
</tr>
<tr><td>70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.70">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.70">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_INIT">~OLOGIC1:OFF_INIT[0]</a>
</td>
<td title="0.25.70">
<a href="#tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[2]</a>
</td>
<td title="0.26.70">
<a href="#tile-virtex4-IO-IOB1:LVDS">IOB1:LVDS[0]</a>
</td>
</tr>
<tr><td>69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.69">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[1]</a>
</td>
<td title="0.20.69">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[3]</a>
</td>
<td title="0.21.69">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_INIT">ILOGIC1:IOBDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.69">
<a href="#tile-virtex4-IO-OLOGIC1:TMUX">OLOGIC1:TMUX[1]</a>
</td>
<td title="0.25.69">
<a href="#tile-virtex4-IO-OLOGIC1:INIT_LOADCNT">~OLOGIC1:INIT_LOADCNT[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.68">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.68">
<a href="#tile-virtex4-IO-OLOGIC1:TMUX">OLOGIC1:TMUX[2]</a>
</td>
<td title="0.25.68">
<a href="#tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.67">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[2]</a>
</td>
<td>-</td>
<td title="0.21.67">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_CUR">~ILOGIC1:IOBDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.67">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC[1]</a>
</td>
<td title="0.25.67">
<a href="#tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[5]</a>
</td>
<td title="0.26.67">
<a href="#tile-virtex4-IO-IOB1:PSLEW">IOB1:PSLEW[2]</a>
</td>
</tr>
<tr><td>66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.66">
<a href="#tile-virtex4-IO-OLOGIC1:INV.T4">~OLOGIC1:INV.T4</a>
</td>
<td title="0.25.66">
<a href="#tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[4]</a>
</td>
<td title="0.26.66">
<a href="#tile-virtex4-IO-IOB1:NSLEW">IOB1:NSLEW[2]</a>
</td>
</tr>
<tr><td>65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.25.65">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SERDES">OLOGIC1:OFF_SERDES[0]</a>
</td>
<td title="0.26.65">
<a href="#tile-virtex4-IO-IOB1:DCIUPDATEMODE_ASREQUIRED">~IOB1:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>
<tr><td>64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.64">
<a href="#tile-virtex4-IO-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[2]</a>
</td>
<td title="0.20.64">
<a href="#tile-virtex4-IO-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[0]</a>
</td>
<td title="0.21.64">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_INIT">ILOGIC1:IOBDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.64">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_INIT">~OLOGIC1:TFF_INIT[1]</a>
</td>
<td title="0.25.64">
<a href="#tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[3]</a>
</td>
<td title="0.26.64">
<a href="#tile-virtex4-IO-IOB1:PULL">IOB1:PULL[1]</a>
</td>
</tr>
<tr><td>63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.63">
<a href="#tile-virtex4-IO-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[3]</a>
</td>
<td title="0.20.63">
<a href="#tile-virtex4-IO-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.63">
<a href="#tile-virtex4-IO-OLOGIC1:INV.D6">~OLOGIC1:INV.D6</a>
</td>
<td>-</td>
<td title="0.26.63">
<a href="#tile-virtex4-IO-IOB1:PULL">IOB1:PULL[2]</a>
</td>
</tr>
<tr><td>62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.20.62">
<a href="#tile-virtex4-IO-ILOGIC1:INV.SR">ILOGIC1:INV.SR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.62">
<a href="#tile-virtex4-IO-OLOGIC1:INV.D2">~OLOGIC1:INV.D2</a>
</td>
<td title="0.25.62">
<a href="#tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[6]</a>
</td>
<td title="0.26.62">
<a href="#tile-virtex4-IO-IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE[1]</a>
</td>
</tr>
<tr><td>61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.61">
<a href="#tile-virtex4-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE[0]</a>
</td>
<td title="0.20.61">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_BITSLIPCNT">ILOGIC1:INIT_BITSLIPCNT[1]</a>
</td>
<td title="0.21.61">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_CUR">~ILOGIC1:IOBDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.61">
<a href="#tile-virtex4-IO-OLOGIC1:INV.D5">~OLOGIC1:INV.D5</a>
</td>
<td title="0.25.61">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC[3]</a>
</td>
<td title="0.26.61">
<a href="#tile-virtex4-IO-IOB1:PSLEW">IOB1:PSLEW[3]</a>
</td>
</tr>
<tr><td>60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.60">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[5]</a>
</td>
<td title="0.20.60">
<a href="#tile-virtex4-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.60">
<a href="#tile-virtex4-IO-OLOGIC1:INV.D4">~OLOGIC1:INV.D4</a>
</td>
<td title="0.25.60">
<a href="#tile-virtex4-IO-IOB1:NSLEW">IOB1:NSLEW[3]</a>
</td>
<td title="0.26.60">
<a href="#tile-virtex4-IO-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC[0]</a>
</td>
</tr>
<tr><td>59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.59">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[4]</a>
</td>
<td title="0.20.59">
<a href="#tile-virtex4-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE[3]</a>
</td>
<td title="0.21.59">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_INIT">ILOGIC1:IOBDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.59">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_LATCH">OLOGIC1:TFF_LATCH</a>
</td>
<td title="0.25.59">
<a href="#tile-virtex4-IO-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC[1]</a>
</td>
<td title="0.26.59">
<a href="#tile-virtex4-IO-IOB1:LVDS">IOB1:LVDS[2]</a>
</td>
</tr>
<tr><td>58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.58">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[0]</a>
</td>
<td title="0.20.58">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.58">
<a href="#tile-virtex4-IO-OLOGIC1:INV.D3">~OLOGIC1:INV.D3</a>
</td>
<td title="0.25.58">
<a href="#tile-virtex4-IO-IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE[0]</a>
</td>
<td title="0.26.58">
<a href="#tile-virtex4-IO-IOB1:PULL">IOB1:PULL[0]</a>
</td>
</tr>
<tr><td>57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.57">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[1]</a>
</td>
<td title="0.20.57">
<a href="#tile-virtex4-IO-ILOGIC1:DDR_CLK_EDGE">ILOGIC1:DDR_CLK_EDGE[1]</a>
</td>
<td title="0.21.57">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_TYPE">ILOGIC1:IOBDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.25.57">
<a href="#tile-virtex4-IO-IOB1:LVDS">IOB1:LVDS[3]</a>
</td>
<td title="0.26.57">
<a href="#tile-virtex4-IO-IOB1:LVDS">IOB1:LVDS[1]</a>
</td>
</tr>
<tr><td>56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.56">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[2]</a>
</td>
<td title="0.20.56">
<a href="#tile-virtex4-IO-ILOGIC1:DDR_CLK_EDGE">ILOGIC1:DDR_CLK_EDGE[0]</a>
</td>
<td title="0.21.56">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_CUR">~ILOGIC1:IOBDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.56">
<a href="#tile-virtex4-IO-OLOGIC1:INV.D1">~OLOGIC1:INV.D1</a>
</td>
<td>-</td>
<td title="0.26.56">
<a href="#tile-virtex4-IO-IOB1:DCI_MISC">IOB1:DCI_MISC[0]</a>
</td>
</tr>
<tr><td>55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.55">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_BITSLIPCNT">ILOGIC1:INIT_BITSLIPCNT[3]</a>
</td>
<td title="0.20.55">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_BITSLIPCNT">ILOGIC1:INIT_BITSLIPCNT[2]</a>
</td>
<td title="0.21.55">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_INIT">ILOGIC1:IOBDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.55">
<a href="#tile-virtex4-IO-OLOGIC1:TMUX">OLOGIC1:TMUX[0]</a>
</td>
<td title="0.25.55">
<a href="#tile-virtex4-IO-OLOGIC1:INIT_LOADCNT">~OLOGIC1:INIT_LOADCNT[0]</a>
</td>
<td title="0.26.55">
<a href="#tile-virtex4-IO-IOB1:NDRIVE">IOB1:NDRIVE[0]</a>
</td>
</tr>
<tr><td>54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.54">
<a href="#tile-virtex4-IO-ILOGIC1:INV.OCLK2">ILOGIC1:INV.OCLK2</a>
</td>
<td title="0.20.54">
<a href="#tile-virtex4-IO-ILOGIC1:INV.CLK">~ILOGIC1:INV.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.54">
<a href="#tile-virtex4-IO-OLOGIC1:TFF3_SRVAL">~OLOGIC1:TFF3_SRVAL</a>
</td>
<td title="0.25.54">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SRVAL">~OLOGIC1:OFF_SRVAL[2]</a>
</td>
<td title="0.26.54">
<a href="#tile-virtex4-IO-IOB1:PDRIVE">IOB1:PDRIVE[0]</a>
</td>
</tr>
<tr><td>53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.53">
<a href="#tile-virtex4-IO-ILOGIC1:INV.CLK">~ILOGIC1:INV.CLK[0]</a>
</td>
<td title="0.20.53">
<a href="#tile-virtex4-IO-ILOGIC1:INV.OCLK1">ILOGIC1:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.53">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_INIT">~OLOGIC1:TFF_INIT[0]</a>
</td>
<td title="0.25.53">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_INIT">~OLOGIC1:OFF_INIT[3]</a>
</td>
<td title="0.26.53">
<a href="#tile-virtex4-IO-IOB1:NDRIVE">~IOB1:NDRIVE[1]</a>
</td>
</tr>
<tr><td>52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.52">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK1_PARTIAL">~ILOGIC1:INIT_RANK1_PARTIAL[3]</a>
</td>
<td title="0.20.52">
<a href="#tile-virtex4-IO-ILOGIC1:IFF1_SRVAL">~ILOGIC1:IFF1_SRVAL</a>
</td>
<td title="0.21.52">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_CUR">~ILOGIC1:IOBDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.52">
<a href="#tile-virtex4-IO-OLOGIC1:TFF2_SRVAL">~OLOGIC1:TFF2_SRVAL</a>
</td>
<td title="0.25.52">
<a href="#tile-virtex4-IO-OLOGIC1:OMUX">OLOGIC1:OMUX[1]</a>
</td>
<td title="0.26.52">
<a href="#tile-virtex4-IO-IOB1:PDRIVE">~IOB1:PDRIVE[1]</a>
</td>
</tr>
<tr><td>51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.51">
<a href="#tile-virtex4-IO-ILOGIC1:IFF2_INIT">~ILOGIC1:IFF2_INIT</a>
</td>
<td title="0.20.51">
<a href="#tile-virtex4-IO-ILOGIC1:IFF4_SRVAL">~ILOGIC1:IFF4_SRVAL</a>
</td>
<td title="0.21.51">
<a href="#tile-virtex4-IO-ILOGIC1:IOBDELAY_TYPE">ILOGIC1:IOBDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.51">
<a href="#tile-virtex4-IO-OLOGIC1:TFF1_SRVAL">~OLOGIC1:TFF1_SRVAL</a>
</td>
<td title="0.25.51">
<a href="#tile-virtex4-IO-OLOGIC1:OMUX">OLOGIC1:OMUX[2]</a>
</td>
<td title="0.26.51">
<a href="#tile-virtex4-IO-IOB1:NDRIVE">~IOB1:NDRIVE[2]</a>
</td>
</tr>
<tr><td>50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.50">
<a href="#tile-virtex4-IO-ILOGIC1:IFF3_INIT">~ILOGIC1:IFF3_INIT</a>
</td>
<td title="0.20.50">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK1_PARTIAL">~ILOGIC1:INIT_RANK1_PARTIAL[1]</a>
</td>
<td>-</td>
<td title="0.22.50">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[8]</a>
</td>
<td>-</td>
<td title="0.24.50">
<a href="#tile-virtex4-IO-OLOGIC1:TRISTATE_WIDTH">OLOGIC1:TRISTATE_WIDTH[1]</a>
</td>
<td>-</td>
<td title="0.26.50">
<a href="#tile-virtex4-IO-IOB1:PDRIVE">IOB1:PDRIVE[2]</a>
</td>
</tr>
<tr><td>49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.49">
<a href="#tile-virtex4-IO-ILOGIC1:SERDES">ILOGIC1:SERDES</a>
</td>
<td title="0.20.49">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK1_PARTIAL">~ILOGIC1:INIT_RANK1_PARTIAL[0]</a>
</td>
<td title="0.21.49">
<a href="#tile-virtex4-IO-ILOGIC1:IFF_ENABLE">ILOGIC1:IFF_ENABLE</a>
</td>
<td title="0.22.49">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[4]</a>
</td>
<td title="0.23.49">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[1]</a>
</td>
<td title="0.24.49">
<a href="#tile-virtex4-IO-OLOGIC1:TRISTATE_WIDTH">OLOGIC1:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td title="0.26.49">
<a href="#tile-virtex4-IO-IOB1:NDRIVE">IOB1:NDRIVE[3]</a>
</td>
</tr>
<tr><td>48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.20.48">
<a href="#tile-virtex4-IO-ILOGIC1:INV.CLK">~ILOGIC1:INV.CLK[1]</a>
</td>
<td title="0.21.48">
<a href="#tile-virtex4-IO-ILOGIC1:IDELAYMUX">ILOGIC1:IDELAYMUX[0]</a>
</td>
<td title="0.22.48">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[3]</a>
</td>
<td title="0.23.48">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[2]</a>
</td>
<td title="0.24.48">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_SR_USED">OLOGIC1:TFF_SR_USED</a>
</td>
<td title="0.25.48">
<a href="#tile-virtex4-IO-OLOGIC1:OMUX">OLOGIC1:OMUX[0]</a>
</td>
<td title="0.26.48">
<a href="#tile-virtex4-IO-IOB1:PDRIVE">~IOB1:PDRIVE[3]</a>
</td>
</tr>
<tr><td>47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.47">
<a href="#tile-virtex4-IO-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE[0]</a>
</td>
<td title="0.20.47">
<a href="#tile-virtex4-IO-ILOGIC1:SERDES_MODE">ILOGIC1:SERDES_MODE[0]</a>
</td>
<td title="0.21.47">
<a href="#tile-virtex4-IO-ILOGIC0:READBACK_I">ILOGIC0:READBACK_I</a>
</td>
<td title="0.22.47">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[5]</a>
</td>
<td title="0.23.47">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[0]</a>
</td>
<td title="0.24.47">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_INIT_SERDES">~OLOGIC1:OFF_INIT_SERDES[2]</a>
</td>
<td title="0.25.47">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_LATCH">OLOGIC1:OFF_LATCH</a>
</td>
<td title="0.26.47">
<a href="#tile-virtex4-IO-IOB1:NDRIVE">IOB1:NDRIVE[4]</a>
</td>
</tr>
<tr><td>46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.46">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK1_PARTIAL">~ILOGIC1:INIT_RANK1_PARTIAL[4]</a>
</td>
<td title="0.20.46">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_CE">~ILOGIC1:INIT_CE[1]</a>
</td>
<td title="0.21.46">
<a href="#tile-virtex4-IO-ILOGIC1:I_TSBYPASS_ENABLE">ILOGIC1:I_TSBYPASS_ENABLE</a>
</td>
<td title="0.22.46">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[6]</a>
</td>
<td title="0.23.46">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[5]</a>
</td>
<td title="0.24.46">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_SR_SYNC">OLOGIC1:TFF_SR_SYNC[0]</a>
</td>
<td title="0.25.46">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SRVAL">~OLOGIC1:OFF_SRVAL[1]</a>
</td>
<td title="0.26.46">
<a href="#tile-virtex4-IO-IOB1:PDRIVE">IOB1:PDRIVE[4]</a>
</td>
</tr>
<tr><td>45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.45">
<a href="#tile-virtex4-IO-ILOGIC1:INV.REV">ILOGIC1:INV.REV</a>
</td>
<td title="0.20.45">
<a href="#tile-virtex4-IO-ILOGIC1:IFF1_INIT">~ILOGIC1:IFF1_INIT</a>
</td>
<td title="0.21.45">
<a href="#tile-virtex4-IO-ILOGIC1:IDELAYMUX">ILOGIC1:IDELAYMUX[1]</a>
</td>
<td title="0.22.45">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[7]</a>
</td>
<td title="0.23.45">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[6]</a>
</td>
<td title="0.24.45">
<a href="#tile-virtex4-IO-OLOGIC1:TFF_REV_USED">OLOGIC1:TFF_REV_USED</a>
</td>
<td title="0.25.45">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SRVAL">~OLOGIC1:OFF_SRVAL[0]</a>
</td>
<td title="0.26.45">
<a href="#tile-virtex4-IO-IOB1:DCI_MISC">IOB1:DCI_MISC[1]</a>
</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.44">
<a href="#tile-virtex4-IO-ILOGIC1:NUM_CE">ILOGIC1:NUM_CE[0]</a>
</td>
<td title="0.20.44">
<a href="#tile-virtex4-IO-ILOGIC1:IFF4_INIT">~ILOGIC1:IFF4_INIT</a>
</td>
<td title="0.21.44">
<a href="#tile-virtex4-IO-ILOGIC1:I_DELAY_DEFAULT">ILOGIC1:I_DELAY_DEFAULT</a>
</td>
<td title="0.22.44">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[8]</a>
</td>
<td title="0.23.44">
<a href="#tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[7]</a>
</td>
<td title="0.24.44">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC[0]</a>
</td>
<td title="0.25.44">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SR_USED">OLOGIC1:OFF_SR_USED</a>
</td>
<td title="0.26.44">
<a href="#tile-virtex4-IO-IOB1:DCI_MODE">IOB1:DCI_MODE[0]</a>
</td>
</tr>
<tr><td>43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.43">
<a href="#tile-virtex4-IO-ILOGIC1:IFF_LATCH">~ILOGIC1:IFF_LATCH</a>
</td>
<td title="0.20.43">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_CE">~ILOGIC1:INIT_CE[0]</a>
</td>
<td title="0.21.43">
<a href="#tile-virtex4-IO-ILOGIC1:I_DELAY_ENABLE">ILOGIC1:I_DELAY_ENABLE</a>
</td>
<td title="0.22.43">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[3]</a>
</td>
<td title="0.23.43">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[0]</a>
</td>
<td title="0.24.43">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_INIT_SERDES">~OLOGIC1:OFF_INIT_SERDES[1]</a>
</td>
<td>-</td>
<td title="0.26.43">
<a href="#tile-virtex4-IO-IOB1:DCI_MODE">IOB1:DCI_MODE[1]</a>
</td>
</tr>
<tr><td>42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.42">
<a href="#tile-virtex4-IO-ILOGIC1:IFF_SR_SYNC">~ILOGIC1:IFF_SR_SYNC</a>
</td>
<td title="0.20.42">
<a href="#tile-virtex4-IO-ILOGIC1:INIT_RANK1_PARTIAL">~ILOGIC1:INIT_RANK1_PARTIAL[2]</a>
</td>
<td title="0.21.42">
<a href="#tile-virtex4-IO-ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX[0]</a>
</td>
<td title="0.22.42">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[4]</a>
</td>
<td title="0.23.42">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[1]</a>
</td>
<td title="0.24.42">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_INIT_SERDES">~OLOGIC1:OFF_INIT_SERDES[0]</a>
</td>
<td>-</td>
<td title="0.26.42">
<a href="#tile-virtex4-IO-IOB1:DCI_MODE">IOB1:DCI_MODE[2]</a>
</td>
</tr>
<tr><td>41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.41">
<a href="#tile-virtex4-IO-ILOGIC1:INV.CE2">~ILOGIC1:INV.CE2</a>
</td>
<td title="0.20.41">
<a href="#tile-virtex4-IO-ILOGIC1:IFF2_SRVAL">~ILOGIC1:IFF2_SRVAL</a>
</td>
<td title="0.21.41">
<a href="#tile-virtex4-IO-ILOGIC1:IFF_DELAY_ENABLE">ILOGIC1:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td title="0.23.41">
<a href="#tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[2]</a>
</td>
<td title="0.24.41">
<a href="#tile-virtex4-IO-OLOGIC1:SERDES">OLOGIC1:SERDES</a>
</td>
<td title="0.25.41">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC[2]</a>
</td>
<td title="0.26.41">
<a href="#tile-virtex4-IO-IOB1:VR">IOB1:VR</a>
</td>
</tr>
<tr><td>40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.40">
<a href="#tile-virtex4-IO-ILOGIC1:INV.CE1">~ILOGIC1:INV.CE1</a>
</td>
<td title="0.20.40">
<a href="#tile-virtex4-IO-ILOGIC1:IFF3_SRVAL">~ILOGIC1:IFF3_SRVAL</a>
</td>
<td title="0.21.40">
<a href="#tile-virtex4-IO-ILOGIC1:IFF_TSBYPASS_ENABLE">ILOGIC1:IFF_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.40">
<a href="#tile-virtex4-IO-OLOGIC1:SERDES_MODE">OLOGIC1:SERDES_MODE[0]</a>
</td>
<td title="0.25.40">
<a href="#tile-virtex4-IO-OLOGIC1:OFF_REV_USED">OLOGIC1:OFF_REV_USED</a>
</td>
<td title="0.26.40">
<a href="#tile-virtex4-IO-IOB1:VREF_SYSMON">IOB1:VREF_SYSMON</a>
</td>
</tr>
<tr><td>39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.39">
<a href="#tile-virtex4-IO-ILOGIC0:INV.CE1">~ILOGIC0:INV.CE1</a>
</td>
<td title="0.20.39">
<a href="#tile-virtex4-IO-ILOGIC0:IFF3_SRVAL">~ILOGIC0:IFF3_SRVAL</a>
</td>
<td title="0.21.39">
<a href="#tile-virtex4-IO-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.39">
<a href="#tile-virtex4-IO-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE[0]</a>
</td>
<td title="0.25.39">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_REV_USED">OLOGIC0:OFF_REV_USED</a>
</td>
<td title="0.26.39">
<a href="#tile-virtex4-IO-IOB0:VREF_SYSMON">IOB0:VREF_SYSMON</a>
</td>
</tr>
<tr><td>38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.38">
<a href="#tile-virtex4-IO-ILOGIC0:INV.CE2">~ILOGIC0:INV.CE2</a>
</td>
<td title="0.20.38">
<a href="#tile-virtex4-IO-ILOGIC0:IFF2_SRVAL">~ILOGIC0:IFF2_SRVAL</a>
</td>
<td title="0.21.38">
<a href="#tile-virtex4-IO-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td title="0.23.38">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[2]</a>
</td>
<td title="0.24.38">
<a href="#tile-virtex4-IO-OLOGIC0:SERDES">OLOGIC0:SERDES</a>
</td>
<td title="0.25.38">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC[3]</a>
</td>
<td title="0.26.38">
<a href="#tile-virtex4-IO-IOB0:VR">IOB0:VR</a>
</td>
</tr>
<tr><td>37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.37">
<a href="#tile-virtex4-IO-ILOGIC0:IFF_SR_SYNC">~ILOGIC0:IFF_SR_SYNC</a>
</td>
<td title="0.20.37">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK1_PARTIAL">~ILOGIC0:INIT_RANK1_PARTIAL[2]</a>
</td>
<td title="0.21.37">
<a href="#tile-virtex4-IO-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX[0]</a>
</td>
<td title="0.22.37">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[4]</a>
</td>
<td title="0.23.37">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[1]</a>
</td>
<td title="0.24.37">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_INIT_SERDES">~OLOGIC0:OFF_INIT_SERDES[2]</a>
</td>
<td>-</td>
<td title="0.26.37">
<a href="#tile-virtex4-IO-IOB0:DCI_MODE">IOB0:DCI_MODE[2]</a>
</td>
</tr>
<tr><td>36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.36">
<a href="#tile-virtex4-IO-ILOGIC0:IFF_LATCH">~ILOGIC0:IFF_LATCH</a>
</td>
<td title="0.20.36">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_CE">~ILOGIC0:INIT_CE[0]</a>
</td>
<td title="0.21.36">
<a href="#tile-virtex4-IO-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</a>
</td>
<td title="0.22.36">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[3]</a>
</td>
<td title="0.23.36">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[0]</a>
</td>
<td title="0.24.36">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_INIT_SERDES">~OLOGIC0:OFF_INIT_SERDES[1]</a>
</td>
<td>-</td>
<td title="0.26.36">
<a href="#tile-virtex4-IO-IOB0:DCI_MODE">IOB0:DCI_MODE[1]</a>
</td>
</tr>
<tr><td>35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.35">
<a href="#tile-virtex4-IO-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE[0]</a>
</td>
<td title="0.20.35">
<a href="#tile-virtex4-IO-ILOGIC0:IFF4_INIT">~ILOGIC0:IFF4_INIT</a>
</td>
<td title="0.21.35">
<a href="#tile-virtex4-IO-ILOGIC0:I_DELAY_DEFAULT">ILOGIC0:I_DELAY_DEFAULT</a>
</td>
<td title="0.22.35">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[8]</a>
</td>
<td title="0.23.35">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[7]</a>
</td>
<td title="0.24.35">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC[1]</a>
</td>
<td title="0.25.35">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</a>
</td>
<td title="0.26.35">
<a href="#tile-virtex4-IO-IOB0:DCI_MODE">IOB0:DCI_MODE[0]</a>
</td>
</tr>
<tr><td>34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.34">
<a href="#tile-virtex4-IO-ILOGIC0:INV.REV">ILOGIC0:INV.REV</a>
</td>
<td title="0.20.34">
<a href="#tile-virtex4-IO-ILOGIC0:IFF1_INIT">~ILOGIC0:IFF1_INIT</a>
</td>
<td title="0.21.34">
<a href="#tile-virtex4-IO-ILOGIC0:IDELAYMUX">ILOGIC0:IDELAYMUX[1]</a>
</td>
<td title="0.22.34">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[7]</a>
</td>
<td title="0.23.34">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[6]</a>
</td>
<td title="0.24.34">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_REV_USED">OLOGIC0:TFF_REV_USED</a>
</td>
<td title="0.25.34">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[2]</a>
</td>
<td title="0.26.34">
<a href="#tile-virtex4-IO-IOB0:DCI_MISC">IOB0:DCI_MISC[1]</a>
</td>
</tr>
<tr><td>33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.33">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK1_PARTIAL">~ILOGIC0:INIT_RANK1_PARTIAL[4]</a>
</td>
<td title="0.20.33">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_CE">~ILOGIC0:INIT_CE[1]</a>
</td>
<td title="0.21.33">
<a href="#tile-virtex4-IO-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</a>
</td>
<td title="0.22.33">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[6]</a>
</td>
<td title="0.23.33">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[5]</a>
</td>
<td title="0.24.33">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC[1]</a>
</td>
<td title="0.25.33">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[1]</a>
</td>
<td title="0.26.33">
<a href="#tile-virtex4-IO-IOB0:PDRIVE">IOB0:PDRIVE[4]</a>
</td>
</tr>
<tr><td>32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.32">
<a href="#tile-virtex4-IO-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[0]</a>
</td>
<td title="0.20.32">
<a href="#tile-virtex4-IO-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE[0]</a>
</td>
<td title="0.21.32">
<a href="#tile-virtex4-IO-ILOGIC1:READBACK_I">ILOGIC1:READBACK_I</a>
</td>
<td title="0.22.32">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[5]</a>
</td>
<td title="0.23.32">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[0]</a>
</td>
<td title="0.24.32">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_INIT_SERDES">~OLOGIC0:OFF_INIT_SERDES[0]</a>
</td>
<td title="0.25.32">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_LATCH">OLOGIC0:OFF_LATCH</a>
</td>
<td title="0.26.32">
<a href="#tile-virtex4-IO-IOB0:NDRIVE">IOB0:NDRIVE[4]</a>
</td>
</tr>
<tr><td>31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.20.31">
<a href="#tile-virtex4-IO-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[2]</a>
</td>
<td title="0.21.31">
<a href="#tile-virtex4-IO-ILOGIC0:IDELAYMUX">ILOGIC0:IDELAYMUX[0]</a>
</td>
<td title="0.22.31">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[3]</a>
</td>
<td title="0.23.31">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[2]</a>
</td>
<td title="0.24.31">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</a>
</td>
<td title="0.25.31">
<a href="#tile-virtex4-IO-OLOGIC0:OMUX">OLOGIC0:OMUX[0]</a>
</td>
<td title="0.26.31">
<a href="#tile-virtex4-IO-IOB0:PDRIVE">~IOB0:PDRIVE[3]</a>
</td>
</tr>
<tr><td>30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.30">
<a href="#tile-virtex4-IO-ILOGIC0:SERDES">ILOGIC0:SERDES</a>
</td>
<td title="0.20.30">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK1_PARTIAL">~ILOGIC0:INIT_RANK1_PARTIAL[0]</a>
</td>
<td title="0.21.30">
<a href="#tile-virtex4-IO-ILOGIC0:IFF_ENABLE">ILOGIC0:IFF_ENABLE</a>
</td>
<td title="0.22.30">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[4]</a>
</td>
<td title="0.23.30">
<a href="#tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[1]</a>
</td>
<td title="0.24.30">
<a href="#tile-virtex4-IO-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td title="0.26.30">
<a href="#tile-virtex4-IO-IOB0:NDRIVE">IOB0:NDRIVE[3]</a>
</td>
</tr>
<tr><td>29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.29">
<a href="#tile-virtex4-IO-ILOGIC0:IFF3_INIT">~ILOGIC0:IFF3_INIT</a>
</td>
<td title="0.20.29">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK1_PARTIAL">~ILOGIC0:INIT_RANK1_PARTIAL[1]</a>
</td>
<td>-</td>
<td title="0.22.29">
<a href="#tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[8]</a>
</td>
<td>-</td>
<td title="0.24.29">
<a href="#tile-virtex4-IO-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH[1]</a>
</td>
<td>-</td>
<td title="0.26.29">
<a href="#tile-virtex4-IO-IOB0:PDRIVE">IOB0:PDRIVE[2]</a>
</td>
</tr>
<tr><td>28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.28">
<a href="#tile-virtex4-IO-ILOGIC0:IFF2_INIT">~ILOGIC0:IFF2_INIT</a>
</td>
<td title="0.20.28">
<a href="#tile-virtex4-IO-ILOGIC0:IFF4_SRVAL">~ILOGIC0:IFF4_SRVAL</a>
</td>
<td title="0.21.28">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_TYPE">ILOGIC0:IOBDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.28">
<a href="#tile-virtex4-IO-OLOGIC0:TFF1_SRVAL">~OLOGIC0:TFF1_SRVAL</a>
</td>
<td title="0.25.28">
<a href="#tile-virtex4-IO-OLOGIC0:OMUX">OLOGIC0:OMUX[2]</a>
</td>
<td title="0.26.28">
<a href="#tile-virtex4-IO-IOB0:NDRIVE">~IOB0:NDRIVE[2]</a>
</td>
</tr>
<tr><td>27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.27">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK1_PARTIAL">~ILOGIC0:INIT_RANK1_PARTIAL[3]</a>
</td>
<td title="0.20.27">
<a href="#tile-virtex4-IO-ILOGIC0:IFF1_SRVAL">~ILOGIC0:IFF1_SRVAL</a>
</td>
<td title="0.21.27">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_CUR">~ILOGIC0:IOBDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.27">
<a href="#tile-virtex4-IO-OLOGIC0:TFF2_SRVAL">~OLOGIC0:TFF2_SRVAL</a>
</td>
<td title="0.25.27">
<a href="#tile-virtex4-IO-OLOGIC0:OMUX">OLOGIC0:OMUX[1]</a>
</td>
<td title="0.26.27">
<a href="#tile-virtex4-IO-IOB0:PDRIVE">~IOB0:PDRIVE[1]</a>
</td>
</tr>
<tr><td>26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.26">
<a href="#tile-virtex4-IO-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[0]</a>
</td>
<td title="0.20.26">
<a href="#tile-virtex4-IO-ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.26">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT[4]</a>
</td>
<td title="0.25.26">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT[3]</a>
</td>
<td title="0.26.26">
<a href="#tile-virtex4-IO-IOB0:NDRIVE">~IOB0:NDRIVE[1]</a>
</td>
</tr>
<tr><td>25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.25">
<a href="#tile-virtex4-IO-ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</a>
</td>
<td title="0.20.25">
<a href="#tile-virtex4-IO-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.25">
<a href="#tile-virtex4-IO-OLOGIC0:TFF3_SRVAL">~OLOGIC0:TFF3_SRVAL</a>
</td>
<td title="0.25.25">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[0]</a>
</td>
<td title="0.26.25">
<a href="#tile-virtex4-IO-IOB0:PDRIVE">IOB0:PDRIVE[0]</a>
</td>
</tr>
<tr><td>24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.24">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_BITSLIPCNT">~ILOGIC0:INIT_BITSLIPCNT[3]</a>
</td>
<td title="0.20.24">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_BITSLIPCNT">~ILOGIC0:INIT_BITSLIPCNT[2]</a>
</td>
<td title="0.21.24">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_INIT">ILOGIC0:IOBDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.24">
<a href="#tile-virtex4-IO-OLOGIC0:TMUX">OLOGIC0:TMUX[0]</a>
</td>
<td title="0.25.24">
<a href="#tile-virtex4-IO-OLOGIC0:INIT_LOADCNT">~OLOGIC0:INIT_LOADCNT[0]</a>
</td>
<td title="0.26.24">
<a href="#tile-virtex4-IO-IOB0:NDRIVE">IOB0:NDRIVE[0]</a>
</td>
</tr>
<tr><td>23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.23">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[2]</a>
</td>
<td title="0.20.23">
<a href="#tile-virtex4-IO-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[0]</a>
</td>
<td title="0.21.23">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_CUR">~ILOGIC0:IOBDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.23">
<a href="#tile-virtex4-IO-OLOGIC0:INV.D1">~OLOGIC0:INV.D1</a>
</td>
<td>-</td>
<td title="0.26.23">
<a href="#tile-virtex4-IO-IOB0:DCI_MISC">IOB0:DCI_MISC[0]</a>
</td>
</tr>
<tr><td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.22">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[1]</a>
</td>
<td title="0.20.22">
<a href="#tile-virtex4-IO-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[1]</a>
</td>
<td title="0.21.22">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_TYPE">ILOGIC0:IOBDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.25.22">
<a href="#tile-virtex4-IO-IOB0:LVDS">IOB0:LVDS[3]</a>
</td>
<td title="0.26.22">
<a href="#tile-virtex4-IO-IOB0:LVDS">IOB0:LVDS[1]</a>
</td>
</tr>
<tr><td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.21">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[0]</a>
</td>
<td title="0.20.21">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.21">
<a href="#tile-virtex4-IO-OLOGIC0:INV.D3">~OLOGIC0:INV.D3</a>
</td>
<td title="0.25.21">
<a href="#tile-virtex4-IO-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[0]</a>
</td>
<td title="0.26.21">
<a href="#tile-virtex4-IO-IOB0:PULL">IOB0:PULL[0]</a>
</td>
</tr>
<tr><td>20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.20">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[4]</a>
</td>
<td title="0.20.20">
<a href="#tile-virtex4-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE[6]</a>
</td>
<td title="0.21.20">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_INIT">ILOGIC0:IOBDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.20">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_LATCH">OLOGIC0:TFF_LATCH</a>
</td>
<td title="0.25.20">
<a href="#tile-virtex4-IO-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[1]</a>
</td>
<td title="0.26.20">
<a href="#tile-virtex4-IO-IOB0:LVDS">IOB0:LVDS[2]</a>
</td>
</tr>
<tr><td>19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.19">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[5]</a>
</td>
<td title="0.20.19">
<a href="#tile-virtex4-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.19">
<a href="#tile-virtex4-IO-OLOGIC0:INV.D4">~OLOGIC0:INV.D4</a>
</td>
<td title="0.25.19">
<a href="#tile-virtex4-IO-IOB0:NSLEW">IOB0:NSLEW[3]</a>
</td>
<td title="0.26.19">
<a href="#tile-virtex4-IO-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[0]</a>
</td>
</tr>
<tr><td>18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.18">
<a href="#tile-virtex4-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE[2]</a>
</td>
<td title="0.20.18">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_BITSLIPCNT">~ILOGIC0:INIT_BITSLIPCNT[1]</a>
</td>
<td title="0.21.18">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_CUR">~ILOGIC0:IOBDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.18">
<a href="#tile-virtex4-IO-OLOGIC0:INV.D5">~OLOGIC0:INV.D5</a>
</td>
<td title="0.25.18">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC[2]</a>
</td>
<td title="0.26.18">
<a href="#tile-virtex4-IO-IOB0:PSLEW">IOB0:PSLEW[3]</a>
</td>
</tr>
<tr><td>17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.20.17">
<a href="#tile-virtex4-IO-ILOGIC0:INV.SR">ILOGIC0:INV.SR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.17">
<a href="#tile-virtex4-IO-OLOGIC0:INV.D2">~OLOGIC0:INV.D2</a>
</td>
<td title="0.25.17">
<a href="#tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[6]</a>
</td>
<td title="0.26.17">
<a href="#tile-virtex4-IO-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[1]</a>
</td>
</tr>
<tr><td>16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.16">
<a href="#tile-virtex4-IO-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[3]</a>
</td>
<td title="0.20.16">
<a href="#tile-virtex4-IO-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.16">
<a href="#tile-virtex4-IO-OLOGIC0:INV.D6">~OLOGIC0:INV.D6</a>
</td>
<td>-</td>
<td title="0.26.16">
<a href="#tile-virtex4-IO-IOB0:PULL">IOB0:PULL[2]</a>
</td>
</tr>
<tr><td>15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.15">
<a href="#tile-virtex4-IO-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[2]</a>
</td>
<td title="0.20.15">
<a href="#tile-virtex4-IO-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[0]</a>
</td>
<td title="0.21.15">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_INIT">ILOGIC0:IOBDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.15">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT[3]</a>
</td>
<td title="0.25.15">
<a href="#tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[3]</a>
</td>
<td title="0.26.15">
<a href="#tile-virtex4-IO-IOB0:PULL">IOB0:PULL[1]</a>
</td>
</tr>
<tr><td>14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.25.14">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SERDES">OLOGIC0:OFF_SERDES[3]</a>
</td>
<td title="0.26.14">
<a href="#tile-virtex4-IO-IOB0:DCIUPDATEMODE_ASREQUIRED">~IOB0:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.13">
<a href="#tile-virtex4-IO-OLOGIC0:INV.T4">~OLOGIC0:INV.T4</a>
</td>
<td title="0.25.13">
<a href="#tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[4]</a>
</td>
<td title="0.26.13">
<a href="#tile-virtex4-IO-IOB0:NSLEW">IOB0:NSLEW[2]</a>
</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.12">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[2]</a>
</td>
<td>-</td>
<td title="0.21.12">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_CUR">~ILOGIC0:IOBDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.12">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC[0]</a>
</td>
<td title="0.25.12">
<a href="#tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[5]</a>
</td>
<td title="0.26.12">
<a href="#tile-virtex4-IO-IOB0:PSLEW">IOB0:PSLEW[2]</a>
</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.11">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.11">
<a href="#tile-virtex4-IO-OLOGIC0:TMUX">OLOGIC0:TMUX[2]</a>
</td>
<td title="0.25.11">
<a href="#tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.10">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[1]</a>
</td>
<td title="0.20.10">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[3]</a>
</td>
<td title="0.21.10">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_INIT">ILOGIC0:IOBDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.10">
<a href="#tile-virtex4-IO-OLOGIC0:TMUX">OLOGIC0:TMUX[1]</a>
</td>
<td title="0.25.10">
<a href="#tile-virtex4-IO-OLOGIC0:INIT_LOADCNT">~OLOGIC0:INIT_LOADCNT[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.9">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.9">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT[2]</a>
</td>
<td title="0.25.9">
<a href="#tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[2]</a>
</td>
<td title="0.26.9">
<a href="#tile-virtex4-IO-IOB0:LVDS">IOB0:LVDS[0]</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.8">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[5]</a>
</td>
<td title="0.20.8">
<a href="#tile-virtex4-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE[4]</a>
</td>
<td title="0.21.8">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_CUR">~ILOGIC0:IOBDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.8">
<a href="#tile-virtex4-IO-OLOGIC0:INV.T3">~OLOGIC0:INV.T3</a>
</td>
<td title="0.25.8">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SERDES">OLOGIC0:OFF_SERDES[2]</a>
</td>
<td title="0.26.8">
<a href="#tile-virtex4-IO-IOB0:DCI_T">IOB0:DCI_T</a>
</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.7">
<a href="#tile-virtex4-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE[1]</a>
</td>
<td title="0.20.7">
<a href="#tile-virtex4-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE[3]</a>
</td>
<td title="0.21.7">
<a href="#tile-virtex4-IO-OLOGIC0:INV.CLK2">~OLOGIC0:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.7">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT[2]</a>
</td>
<td>-</td>
<td title="0.26.7">
<a href="#tile-virtex4-IO-IOB0:NSLEW">~IOB0:NSLEW[1]</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.6">
<a href="#tile-virtex4-IO-ILOGIC0:INIT_BITSLIPCNT">~ILOGIC0:INIT_BITSLIPCNT[0]</a>
</td>
<td>-</td>
<td title="0.21.6">
<a href="#tile-virtex4-IO-OLOGIC0:INV.CLK1">~OLOGIC0:INV.CLK1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.6">
<a href="#tile-virtex4-IO-OLOGIC0:INV.T2">~OLOGIC0:INV.T2</a>
</td>
<td title="0.25.6">
<a href="#tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[7]</a>
</td>
<td title="0.26.6">
<a href="#tile-virtex4-IO-IOB0:PSLEW">IOB0:PSLEW[1]</a>
</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.5">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_INIT">ILOGIC0:IOBDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.5">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC[0]</a>
</td>
<td title="0.25.5">
<a href="#tile-virtex4-IO-OLOGIC0:INIT_LOADCNT">~OLOGIC0:INIT_LOADCNT[2]</a>
</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.4">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_CUR">~ILOGIC0:IOBDELAY_VALUE_CUR[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.4">
<a href="#tile-virtex4-IO-OLOGIC0:INV.T1">~OLOGIC0:INV.T1</a>
</td>
<td title="0.25.4">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SERDES">OLOGIC0:OFF_SERDES[1]</a>
</td>
<td title="0.26.4">
<a href="#tile-virtex4-IO-IOB0:IBUF_MODE">IOB0:IBUF_MODE[0]</a>
</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.3">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT[1]</a>
</td>
<td>-</td>
<td title="0.26.3">
<a href="#tile-virtex4-IO-IOB0:IBUF_MODE">IOB0:IBUF_MODE[1]</a>
</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.20.2">
<a href="#tile-virtex4-IO-ILOGIC0:BITSLIP_SYNC">ILOGIC0:BITSLIP_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.2">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT[1]</a>
</td>
<td title="0.25.2">
<a href="#tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[0]</a>
</td>
<td title="0.26.2">
<a href="#tile-virtex4-IO-IOB0:IBUF_MODE">IOB0:IBUF_MODE[2]</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.1">
<a href="#tile-virtex4-IO-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE[0]</a>
</td>
<td>-</td>
<td title="0.21.1">
<a href="#tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_INIT">ILOGIC0:IOBDELAY_VALUE_INIT[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.24.1">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT[0]</a>
</td>
<td title="0.25.1">
<a href="#tile-virtex4-IO-OLOGIC0:INIT_LOADCNT">~OLOGIC0:INIT_LOADCNT[3]</a>
</td>
<td title="0.26.1">
<a href="#tile-virtex4-IO-IOB0:NSLEW">IOB0:NSLEW[0]</a>
</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.19.0">
<a href="#tile-virtex4-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.0">
<a href="#tile-virtex4-IO-OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT[0]</a>
</td>
<td title="0.25.0">
<a href="#tile-virtex4-IO-OLOGIC0:OFF_SERDES">OLOGIC0:OFF_SERDES[0]</a>
</td>
<td title="0.26.0">
<a href="#tile-virtex4-IO-IOB0:PSLEW">IOB0:PSLEW[0]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</th>
<th>0.20.20</th>
<th>0.20.19</th>
<th>0.20.8</th>
<th>0.20.7</th>
<th>0.19.18</th>
<th>0.19.7</th>
<th>0.19.0</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE</th>
<th>0.20.72</th>
<th>0.20.71</th>
<th>0.20.60</th>
<th>0.20.59</th>
<th>0.19.79</th>
<th>0.19.72</th>
<th>0.19.61</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:BITSLIP_SYNC">ILOGIC0:BITSLIP_SYNC</th>
<th>0.20.2</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</th>
<th>0.21.38</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:IFF_ENABLE">ILOGIC0:IFF_ENABLE</th>
<th>0.21.30</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</th>
<th>0.21.39</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</th>
<th>0.20.26</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</th>
<th>0.19.25</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:INV.REV">ILOGIC0:INV.REV</th>
<th>0.19.34</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:INV.SR">ILOGIC0:INV.SR</th>
<th>0.20.17</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:I_DELAY_DEFAULT">ILOGIC0:I_DELAY_DEFAULT</th>
<th>0.21.35</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</th>
<th>0.21.36</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</th>
<th>0.21.33</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:READBACK_I">ILOGIC0:READBACK_I</th>
<th>0.21.47</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:SERDES">ILOGIC0:SERDES</th>
<th>0.19.30</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:BITSLIP_SYNC">ILOGIC1:BITSLIP_SYNC</th>
<th>0.20.77</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:IFF_DELAY_ENABLE">ILOGIC1:IFF_DELAY_ENABLE</th>
<th>0.21.41</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:IFF_ENABLE">ILOGIC1:IFF_ENABLE</th>
<th>0.21.49</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:IFF_TSBYPASS_ENABLE">ILOGIC1:IFF_TSBYPASS_ENABLE</th>
<th>0.21.40</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:INV.OCLK1">ILOGIC1:INV.OCLK1</th>
<th>0.20.53</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:INV.OCLK2">ILOGIC1:INV.OCLK2</th>
<th>0.19.54</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:INV.REV">ILOGIC1:INV.REV</th>
<th>0.19.45</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:INV.SR">ILOGIC1:INV.SR</th>
<th>0.20.62</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:I_DELAY_DEFAULT">ILOGIC1:I_DELAY_DEFAULT</th>
<th>0.21.44</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:I_DELAY_ENABLE">ILOGIC1:I_DELAY_ENABLE</th>
<th>0.21.43</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:I_TSBYPASS_ENABLE">ILOGIC1:I_TSBYPASS_ENABLE</th>
<th>0.21.46</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:READBACK_I">ILOGIC1:READBACK_I</th>
<th>0.21.32</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:SERDES">ILOGIC1:SERDES</th>
<th>0.19.49</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB0:DCI_T">IOB0:DCI_T</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB0:VR">IOB0:VR</th>
<th>0.26.38</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB0:VREF_SYSMON">IOB0:VREF_SYSMON</th>
<th>0.26.39</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB1:DCI_T">IOB1:DCI_T</th>
<th>0.26.71</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB1:VR">IOB1:VR</th>
<th>0.26.41</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB1:VREF_SYSMON">IOB1:VREF_SYSMON</th>
<th>0.26.40</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:OFF_LATCH">OLOGIC0:OFF_LATCH</th>
<th>0.25.32</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:OFF_REV_USED">OLOGIC0:OFF_REV_USED</th>
<th>0.25.39</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</th>
<th>0.25.35</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:SERDES">OLOGIC0:SERDES</th>
<th>0.24.38</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:TFF_LATCH">OLOGIC0:TFF_LATCH</th>
<th>0.24.20</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:TFF_REV_USED">OLOGIC0:TFF_REV_USED</th>
<th>0.24.34</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</th>
<th>0.24.31</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:OFF_LATCH">OLOGIC1:OFF_LATCH</th>
<th>0.25.47</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:OFF_REV_USED">OLOGIC1:OFF_REV_USED</th>
<th>0.25.40</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:OFF_SR_USED">OLOGIC1:OFF_SR_USED</th>
<th>0.25.44</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:SERDES">OLOGIC1:SERDES</th>
<th>0.24.41</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:TFF_LATCH">OLOGIC1:TFF_LATCH</th>
<th>0.24.59</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:TFF_REV_USED">OLOGIC1:TFF_REV_USED</th>
<th>0.24.45</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:TFF_SR_USED">OLOGIC1:TFF_SR_USED</th>
<th>0.24.48</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:DATA_RATE">ILOGIC1:DATA_RATE</th>
<th>0.19.78</th>
</tr>
</thead>
<tbody>
<tr><td>DDR</td>
<td>0</td>
</tr>
<tr><td>SDR</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH</th>
<th>0.19.16</th>
<th>0.19.15</th>
<th>0.20.16</th>
<th>0.20.15</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH</th>
<th>0.19.63</th>
<th>0.19.64</th>
<th>0.20.63</th>
<th>0.20.64</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE</th>
<th>0.20.22</th>
<th>0.20.23</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:DDR_CLK_EDGE">ILOGIC1:DDR_CLK_EDGE</th>
<th>0.20.57</th>
<th>0.20.56</th>
</tr>
</thead>
<tbody>
<tr><td>SAME_EDGE_PIPELINED</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OPPOSITE_EDGE</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>SAME_EDGE</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:IDELAYMUX">ILOGIC0:IDELAYMUX</th>
<th>0.21.34</th>
<th>0.21.31</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:IDELAYMUX">ILOGIC1:IDELAYMUX</th>
<th>0.21.45</th>
<th>0.21.48</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>D</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>OFB</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:IFF1_INIT">ILOGIC0:IFF1_INIT</th>
<th>0.20.34</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:IFF1_SRVAL">ILOGIC0:IFF1_SRVAL</th>
<th>0.20.27</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:IFF2_INIT">ILOGIC0:IFF2_INIT</th>
<th>0.19.28</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:IFF2_SRVAL">ILOGIC0:IFF2_SRVAL</th>
<th>0.20.38</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:IFF3_INIT">ILOGIC0:IFF3_INIT</th>
<th>0.19.29</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:IFF3_SRVAL">ILOGIC0:IFF3_SRVAL</th>
<th>0.20.39</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:IFF4_INIT">ILOGIC0:IFF4_INIT</th>
<th>0.20.35</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:IFF4_SRVAL">ILOGIC0:IFF4_SRVAL</th>
<th>0.20.28</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:IFF_LATCH">ILOGIC0:IFF_LATCH</th>
<th>0.19.36</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:IFF_SR_SYNC">ILOGIC0:IFF_SR_SYNC</th>
<th>0.19.37</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:INV.CE1">ILOGIC0:INV.CE1</th>
<th>0.19.39</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:INV.CE2">ILOGIC0:INV.CE2</th>
<th>0.19.38</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:IFF1_INIT">ILOGIC1:IFF1_INIT</th>
<th>0.20.45</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:IFF1_SRVAL">ILOGIC1:IFF1_SRVAL</th>
<th>0.20.52</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:IFF2_INIT">ILOGIC1:IFF2_INIT</th>
<th>0.19.51</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:IFF2_SRVAL">ILOGIC1:IFF2_SRVAL</th>
<th>0.20.41</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:IFF3_INIT">ILOGIC1:IFF3_INIT</th>
<th>0.19.50</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:IFF3_SRVAL">ILOGIC1:IFF3_SRVAL</th>
<th>0.20.40</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:IFF4_INIT">ILOGIC1:IFF4_INIT</th>
<th>0.20.44</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:IFF4_SRVAL">ILOGIC1:IFF4_SRVAL</th>
<th>0.20.51</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:IFF_LATCH">ILOGIC1:IFF_LATCH</th>
<th>0.19.43</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:IFF_SR_SYNC">ILOGIC1:IFF_SR_SYNC</th>
<th>0.19.42</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:INV.CE1">ILOGIC1:INV.CE1</th>
<th>0.19.40</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:INV.CE2">ILOGIC1:INV.CE2</th>
<th>0.19.41</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB0:DCIUPDATEMODE_ASREQUIRED">IOB0:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.26.14</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB1:DCIUPDATEMODE_ASREQUIRED">IOB1:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.26.65</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:INV.CLK1">OLOGIC0:INV.CLK1</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:INV.CLK2">OLOGIC0:INV.CLK2</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:INV.D1">OLOGIC0:INV.D1</th>
<th>0.24.23</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:INV.D2">OLOGIC0:INV.D2</th>
<th>0.24.17</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:INV.D3">OLOGIC0:INV.D3</th>
<th>0.24.21</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:INV.D4">OLOGIC0:INV.D4</th>
<th>0.24.19</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:INV.D5">OLOGIC0:INV.D5</th>
<th>0.24.18</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:INV.D6">OLOGIC0:INV.D6</th>
<th>0.24.16</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:INV.T1">OLOGIC0:INV.T1</th>
<th>0.24.4</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:INV.T2">OLOGIC0:INV.T2</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:INV.T3">OLOGIC0:INV.T3</th>
<th>0.24.8</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:INV.T4">OLOGIC0:INV.T4</th>
<th>0.24.13</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:TFF1_SRVAL">OLOGIC0:TFF1_SRVAL</th>
<th>0.24.28</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:TFF2_SRVAL">OLOGIC0:TFF2_SRVAL</th>
<th>0.24.27</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:TFF3_SRVAL">OLOGIC0:TFF3_SRVAL</th>
<th>0.24.25</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:INV.CLK1">OLOGIC1:INV.CLK1</th>
<th>0.21.73</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:INV.CLK2">OLOGIC1:INV.CLK2</th>
<th>0.21.72</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:INV.D1">OLOGIC1:INV.D1</th>
<th>0.24.56</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:INV.D2">OLOGIC1:INV.D2</th>
<th>0.24.62</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:INV.D3">OLOGIC1:INV.D3</th>
<th>0.24.58</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:INV.D4">OLOGIC1:INV.D4</th>
<th>0.24.60</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:INV.D5">OLOGIC1:INV.D5</th>
<th>0.24.61</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:INV.D6">OLOGIC1:INV.D6</th>
<th>0.24.63</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:INV.T1">OLOGIC1:INV.T1</th>
<th>0.24.75</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:INV.T2">OLOGIC1:INV.T2</th>
<th>0.24.73</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:INV.T3">OLOGIC1:INV.T3</th>
<th>0.24.71</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:INV.T4">OLOGIC1:INV.T4</th>
<th>0.24.66</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:TFF1_SRVAL">OLOGIC1:TFF1_SRVAL</th>
<th>0.24.51</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:TFF2_SRVAL">OLOGIC1:TFF2_SRVAL</th>
<th>0.24.52</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:TFF3_SRVAL">OLOGIC1:TFF3_SRVAL</th>
<th>0.24.54</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:INIT_BITSLIPCNT">ILOGIC0:INIT_BITSLIPCNT</th>
<th>0.19.24</th>
<th>0.20.24</th>
<th>0.20.18</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:INIT_LOADCNT">OLOGIC0:INIT_LOADCNT</th>
<th>0.25.1</th>
<th>0.25.5</th>
<th>0.25.10</th>
<th>0.25.24</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:OFF_INIT">OLOGIC0:OFF_INIT</th>
<th>0.25.26</th>
<th>0.24.9</th>
<th>0.24.3</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:INIT_LOADCNT">OLOGIC1:INIT_LOADCNT</th>
<th>0.25.78</th>
<th>0.25.74</th>
<th>0.25.69</th>
<th>0.25.55</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:OFF_INIT">OLOGIC1:OFF_INIT</th>
<th>0.25.53</th>
<th>0.24.78</th>
<th>0.24.76</th>
<th>0.24.70</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:INIT_CE">ILOGIC0:INIT_CE</th>
<th>0.20.33</th>
<th>0.20.36</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:INIT_CE">ILOGIC1:INIT_CE</th>
<th>0.20.46</th>
<th>0.20.43</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:INIT_RANK1_PARTIAL">ILOGIC0:INIT_RANK1_PARTIAL</th>
<th>0.19.33</th>
<th>0.19.27</th>
<th>0.20.37</th>
<th>0.20.29</th>
<th>0.20.30</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:INIT_RANK1_PARTIAL">ILOGIC1:INIT_RANK1_PARTIAL</th>
<th>0.19.46</th>
<th>0.19.52</th>
<th>0.20.42</th>
<th>0.20.50</th>
<th>0.20.49</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:TFF_INIT">OLOGIC0:TFF_INIT</th>
<th>0.24.26</th>
<th>0.24.15</th>
<th>0.24.7</th>
<th>0.24.2</th>
<th>0.24.0</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:TFF_INIT">OLOGIC1:TFF_INIT</th>
<th>0.24.79</th>
<th>0.24.77</th>
<th>0.24.72</th>
<th>0.24.64</th>
<th>0.24.53</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:INIT_RANK2">ILOGIC0:INIT_RANK2</th>
<th>0.19.8</th>
<th>0.19.9</th>
<th>0.20.10</th>
<th>0.19.12</th>
<th>0.19.10</th>
<th>0.19.11</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:INIT_RANK3">ILOGIC0:INIT_RANK3</th>
<th>0.19.19</th>
<th>0.19.20</th>
<th>0.20.21</th>
<th>0.19.23</th>
<th>0.19.22</th>
<th>0.19.21</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_CUR">ILOGIC0:IOBDELAY_VALUE_CUR</th>
<th>0.21.4</th>
<th>0.21.8</th>
<th>0.21.12</th>
<th>0.21.18</th>
<th>0.21.23</th>
<th>0.21.27</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:INIT_RANK2">ILOGIC1:INIT_RANK2</th>
<th>0.19.71</th>
<th>0.19.70</th>
<th>0.20.69</th>
<th>0.19.67</th>
<th>0.19.69</th>
<th>0.19.68</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:INIT_RANK3">ILOGIC1:INIT_RANK3</th>
<th>0.19.60</th>
<th>0.19.59</th>
<th>0.20.58</th>
<th>0.19.56</th>
<th>0.19.57</th>
<th>0.19.58</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_CUR">ILOGIC1:IOBDELAY_VALUE_CUR</th>
<th>0.21.75</th>
<th>0.21.71</th>
<th>0.21.67</th>
<th>0.21.61</th>
<th>0.21.56</th>
<th>0.21.52</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE</th>
<th>0.19.32</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE</th>
<th>0.19.47</th>
</tr>
</thead>
<tbody>
<tr><td>MEMORY</td>
<td>0</td>
</tr>
<tr><td>NETWORKING</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:INV.CLK">ILOGIC0:INV.CLK</th>
<th>0.20.31</th>
<th>0.20.25</th>
<th>0.19.26</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:INV.CLK">ILOGIC1:INV.CLK</th>
<th>0.20.54</th>
<th>0.20.48</th>
<th>0.19.53</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:OFF_INIT_SERDES">OLOGIC0:OFF_INIT_SERDES</th>
<th>0.24.37</th>
<th>0.24.36</th>
<th>0.24.32</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:OFF_SRVAL">OLOGIC0:OFF_SRVAL</th>
<th>0.25.34</th>
<th>0.25.33</th>
<th>0.25.25</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:OFF_INIT_SERDES">OLOGIC1:OFF_INIT_SERDES</th>
<th>0.24.47</th>
<th>0.24.43</th>
<th>0.24.42</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:OFF_SRVAL">OLOGIC1:OFF_SRVAL</th>
<th>0.25.54</th>
<th>0.25.46</th>
<th>0.25.45</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:IOBDELAY_TYPE">ILOGIC0:IOBDELAY_TYPE</th>
<th>0.21.28</th>
<th>0.21.22</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:IOBDELAY_TYPE">ILOGIC1:IOBDELAY_TYPE</th>
<th>0.21.51</th>
<th>0.21.57</th>
</tr>
</thead>
<tbody>
<tr><td>DEFAULT</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>FIXED</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VARIABLE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:IOBDELAY_VALUE_INIT">ILOGIC0:IOBDELAY_VALUE_INIT</th>
<th>0.21.1</th>
<th>0.21.5</th>
<th>0.21.10</th>
<th>0.21.15</th>
<th>0.21.20</th>
<th>0.21.24</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:IOBDELAY_VALUE_INIT">ILOGIC1:IOBDELAY_VALUE_INIT</th>
<th>0.21.78</th>
<th>0.21.74</th>
<th>0.21.69</th>
<th>0.21.64</th>
<th>0.21.59</th>
<th>0.21.55</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK</th>
<th>0.22.35</th>
<th>0.23.35</th>
<th>0.23.34</th>
<th>0.23.33</th>
<th>0.22.30</th>
<th>0.22.31</th>
<th>0.23.31</th>
<th>0.23.30</th>
<th>0.23.32</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK</th>
<th>0.22.44</th>
<th>0.23.44</th>
<th>0.23.45</th>
<th>0.23.46</th>
<th>0.22.49</th>
<th>0.22.48</th>
<th>0.23.48</th>
<th>0.23.49</th>
<th>0.23.47</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK</th>
<th>0.22.29</th>
<th>0.22.34</th>
<th>0.22.33</th>
<th>0.22.32</th>
<th>0.22.37</th>
<th>0.22.36</th>
<th>0.23.38</th>
<th>0.23.37</th>
<th>0.23.36</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK</th>
<th>0.22.50</th>
<th>0.22.45</th>
<th>0.22.46</th>
<th>0.22.47</th>
<th>0.22.42</th>
<th>0.22.43</th>
<th>0.23.41</th>
<th>0.23.42</th>
<th>0.23.43</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>CKINT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>RCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>IOCLK_S0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>RCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>IOCLK_S1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HCLK6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>IOCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>IOCLK_N0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HCLK7</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>IOCLK1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>IOCLK_N1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE</th>
<th>0.19.35</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:NUM_CE">ILOGIC1:NUM_CE</th>
<th>0.19.44</th>
</tr>
</thead>
<tbody>
<tr><td>1</td>
<td>0</td>
</tr>
<tr><td>2</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE</th>
<th>0.20.32</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:SERDES_MODE">ILOGIC1:SERDES_MODE</th>
<th>0.20.47</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE</th>
<th>0.24.39</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:SERDES_MODE">OLOGIC1:SERDES_MODE</th>
<th>0.24.40</th>
</tr>
</thead>
<tbody>
<tr><td>MASTER</td>
<td>0</td>
</tr>
<tr><td>SLAVE</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</th>
<th>0.21.37</th>
</tr>
<tr><th id="tile-virtex4-IO-ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX</th>
<th>0.21.42</th>
</tr>
</thead>
<tbody>
<tr><td>T</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-ILOGIC1:INIT_BITSLIPCNT">ILOGIC1:INIT_BITSLIPCNT</th>
<th>0.19.55</th>
<th>0.20.55</th>
<th>0.20.61</th>
<th>0.19.73</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB0:LVDS">IOB0:LVDS</th>
<th>0.25.22</th>
<th>0.26.20</th>
<th>0.26.22</th>
<th>0.26.9</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB0:PSLEW">IOB0:PSLEW</th>
<th>0.26.18</th>
<th>0.26.12</th>
<th>0.26.6</th>
<th>0.26.0</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB1:LVDS">IOB1:LVDS</th>
<th>0.25.57</th>
<th>0.26.59</th>
<th>0.26.57</th>
<th>0.26.70</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB1:PSLEW">IOB1:PSLEW</th>
<th>0.26.61</th>
<th>0.26.67</th>
<th>0.26.73</th>
<th>0.26.79</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:OFF_SERDES">OLOGIC0:OFF_SERDES</th>
<th>0.25.14</th>
<th>0.25.8</th>
<th>0.25.4</th>
<th>0.25.0</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</th>
<th>0.25.38</th>
<th>0.25.18</th>
<th>0.24.35</th>
<th>0.24.12</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:OFF_SERDES">OLOGIC1:OFF_SERDES</th>
<th>0.25.79</th>
<th>0.25.75</th>
<th>0.25.71</th>
<th>0.25.65</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC</th>
<th>0.25.61</th>
<th>0.25.41</th>
<th>0.24.67</th>
<th>0.24.44</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-IOB0:DCI_MISC">IOB0:DCI_MISC</th>
<th>0.26.34</th>
<th>0.26.23</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE</th>
<th>0.26.17</th>
<th>0.25.21</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</th>
<th>0.25.20</th>
<th>0.26.19</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB1:DCI_MISC">IOB1:DCI_MISC</th>
<th>0.26.45</th>
<th>0.26.56</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE</th>
<th>0.26.62</th>
<th>0.25.58</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC</th>
<th>0.25.59</th>
<th>0.26.60</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</th>
<th>0.24.33</th>
<th>0.24.5</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:TFF_SR_SYNC">OLOGIC1:TFF_SR_SYNC</th>
<th>0.24.74</th>
<th>0.24.46</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-IOB0:DCI_MODE">IOB0:DCI_MODE</th>
<th>0.26.37</th>
<th>0.26.36</th>
<th>0.26.35</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB1:DCI_MODE">IOB1:DCI_MODE</th>
<th>0.26.42</th>
<th>0.26.43</th>
<th>0.26.44</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TERM_VCC</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>TERM_SPLIT</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-IOB0:IBUF_MODE">IOB0:IBUF_MODE</th>
<th>0.26.2</th>
<th>0.26.3</th>
<th>0.26.4</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB1:IBUF_MODE">IOB1:IBUF_MODE</th>
<th>0.26.77</th>
<th>0.26.76</th>
<th>0.26.75</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>VREF</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>DIFF</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>CMOS</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-IOB0:NDRIVE">IOB0:NDRIVE</th>
<th>0.26.32</th>
<th>0.26.30</th>
<th>0.26.28</th>
<th>0.26.26</th>
<th>0.26.24</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB1:NDRIVE">IOB1:NDRIVE</th>
<th>0.26.47</th>
<th>0.26.49</th>
<th>0.26.51</th>
<th>0.26.53</th>
<th>0.26.55</th>
</tr>
</thead>
<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-IOB0:NSLEW">IOB0:NSLEW</th>
<th>0.25.19</th>
<th>0.26.13</th>
<th>0.26.7</th>
<th>0.26.1</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB1:NSLEW">IOB1:NSLEW</th>
<th>0.25.60</th>
<th>0.26.66</th>
<th>0.26.72</th>
<th>0.26.78</th>
</tr>
</thead>
<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-IOB0:PDRIVE">IOB0:PDRIVE</th>
<th>0.26.33</th>
<th>0.26.31</th>
<th>0.26.29</th>
<th>0.26.27</th>
<th>0.26.25</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB1:PDRIVE">IOB1:PDRIVE</th>
<th>0.26.46</th>
<th>0.26.48</th>
<th>0.26.50</th>
<th>0.26.52</th>
<th>0.26.54</th>
</tr>
</thead>
<tbody>
<tr><td>
mixed inversion
</td>
<td>[4]</td>
<td>~[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-IOB0:PULL">IOB0:PULL</th>
<th>0.26.16</th>
<th>0.26.15</th>
<th>0.26.21</th>
</tr>
<tr><th id="tile-virtex4-IO-IOB1:PULL">IOB1:PULL</th>
<th>0.26.63</th>
<th>0.26.64</th>
<th>0.26.58</th>
</tr>
</thead>
<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH</th>
<th>0.25.6</th>
<th>0.25.17</th>
<th>0.25.12</th>
<th>0.25.13</th>
<th>0.25.15</th>
<th>0.25.9</th>
<th>0.25.11</th>
<th>0.25.2</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH</th>
<th>0.25.73</th>
<th>0.25.62</th>
<th>0.25.67</th>
<th>0.25.66</th>
<th>0.25.64</th>
<th>0.25.70</th>
<th>0.25.68</th>
<th>0.25.77</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-OLOGIC0:OMUX">OLOGIC0:OMUX</th>
<th>0.25.28</th>
<th>0.25.27</th>
<th>0.25.31</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:OMUX">OLOGIC1:OMUX</th>
<th>0.25.51</th>
<th>0.25.52</th>
<th>0.25.48</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>D1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>OFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>OFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-OLOGIC0:TMUX">OLOGIC0:TMUX</th>
<th>0.24.11</th>
<th>0.24.10</th>
<th>0.24.24</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:TMUX">OLOGIC1:TMUX</th>
<th>0.24.68</th>
<th>0.24.69</th>
<th>0.24.55</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>TFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex4-IO-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH</th>
<th>0.24.29</th>
<th>0.24.30</th>
</tr>
<tr><th id="tile-virtex4-IO-OLOGIC1:TRISTATE_WIDTH">OLOGIC1:TRISTATE_WIDTH</th>
<th>0.24.50</th>
<th>0.24.49</th>
</tr>
</thead>
<tbody>
<tr><td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tables"><a class="header" href="#tables">Tables</a></h2>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="5">IOSTD:PDRIVE</th>
<th colspan="5">IOSTD:NDRIVE</th>
</tr>
<tr>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>BLVDS_25</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>GTL</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GTLP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>GTLP_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>GTL_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_III</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HSTL_III_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_III_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HSTL_III_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II_18</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II_DCI</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II_DCI_18</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II_T_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_IV</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_IV_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HSTL_IV_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_IV_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HSTL_I_12</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_I_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS15.12</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS15.16</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS15.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.8</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS18.12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS18.16</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS18.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS25.12</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS25.16</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.24</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS25.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS25.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS33.12</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS33.16</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS33.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS33.24</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS33.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS33.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS33.8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVPECL_25</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVTTL.12</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVTTL.16</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVTTL.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVTTL.24</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVTTL.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVTTL.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVTTL.8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>PCI33_3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PCI66_3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PCIX</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_II</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL2_I</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_II</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SSTL2_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>VR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>VREF</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="4">IOSTD:PSLEW</th>
<th colspan="4">IOSTD:NSLEW</th>
</tr>
<tr>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>BLVDS_25</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GTL</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GTLP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>GTLP_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GTL_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSLVDCI_15</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSLVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSLVDCI_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSLVDCI_33</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HSTL_I</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_III</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_III_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_III_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_III_DCI_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_T_DCI</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_IV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_IV_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_IV_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_IV_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_I_12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_I_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_I_DCI</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.12.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.16.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.2.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.4.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.6.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.8.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.12.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.16.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.2.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.4.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.6.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.8.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS25.12.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS25.16.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS25.2.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.24.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.24.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.4.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.6.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.8.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS33.12.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS33.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS33.16.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS33.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS33.2.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS33.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS33.24.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS33.24.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS33.4.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS33.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS33.6.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS33.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS33.8.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS33.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVDCI_15</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVDCI_33</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVDCI_DV2_15</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVDCI_DV2_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVDCI_DV2_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVPECL_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVTTL.12.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVTTL.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVTTL.16.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVTTL.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVTTL.2.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVTTL.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVTTL.24.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVTTL.24.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVTTL.4.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVTTL.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVTTL.6.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVTTL.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVTTL.8.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVTTL.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>PCI33_3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PCI66_3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PCIX</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL18_I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SSTL18_II</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_I</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL2_II</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>SSTL2_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VR</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>VREF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="2">IOSTD:OUTPUT_MISC</th>
</tr>
<tr>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>BLVDS_25</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>GTL</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GTLP</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GTLP_DCI</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>GTL_DCI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSLVDCI_15</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSLVDCI_18</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSLVDCI_25</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSLVDCI_33</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_I</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_III</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_III_18</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_III_DCI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_III_DCI_18</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_18</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II_DCI</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_DCI_18</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II_T_DCI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_IV</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_IV_18</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_IV_DCI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_IV_DCI_18</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_I_12</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_I_18</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS18</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS25</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS33</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_15</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_18</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_25</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_33</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_DV2_15</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_DV2_18</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_DV2_25</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVPECL_25</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVTTL</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>PCI33_3</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>PCI66_3</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>PCIX</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_I</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>SSTL18_II</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_I</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>SSTL2_II</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_II_T_DCI</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="4">IOSTD:LVDS_T</th>
<th colspan="4">IOSTD:LVDS_C</th>
</tr>
<tr>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OUTPUT_LDT_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>OUTPUT_LVDSEXT_25</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>OUTPUT_LVDSEXT_25_DCI</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OUTPUT_LVDS_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>OUTPUT_LVDS_25_DCI</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OUTPUT_RSDS_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>OUTPUT_ULVDS_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TERM_LDT_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TERM_LVDSEXT_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TERM_LVDS_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TERM_RSDS_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TERM_ULVDS_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="10">IOSTD:LVDSBIAS</th>
</tr>
<tr>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>LDT_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVDSEXT_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVDSEXT_25_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVDS_25_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>RSDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>ULVDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="2">IOSTD:DCI:LVDIV2</th>
</tr>
<tr>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>LVDCI_DV2_15</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_DV2_18</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVDCI_DV2_25</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="5">IOSTD:DCI:PMASK_TERM_VCC</th>
</tr>
<tr>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>GTLP_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>GTL_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_III_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_III_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_IV_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_IV_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="5">IOSTD:DCI:PMASK_TERM_SPLIT</th>
<th colspan="5">IOSTD:DCI:NMASK_TERM_SPLIT</th>
</tr>
<tr>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>HSTL_II_DCI</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_DCI_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDSEXT_25_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDS_25_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex4/clock/spine.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../virtex4/center.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex4/clock/spine.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../virtex4/center.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
