Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2_AR72614 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jul  4 19:38:11 2022
| Host         : chiro-pc running 64-bit unknown
| Command      : report_control_sets -verbose -file design_sender_wrapper_control_sets_placed.rpt
| Design       : design_sender_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              15 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                             Enable Signal                             |                         Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+
|  design_sender_i/SenderWrapper_0/inst/sender/adcRead/cnt_reg[6] |                                                                       |                                                                 |                1 |              3 |
|  design_sender_i/clk_wiz_0/inst/clk_out1                        |                                                                       |                                                                 |                2 |              5 |
|  design_sender_i/clk_wiz_0/inst/clk_out1                        |                                                                       | design_sender_i/SenderWrapper_0/inst/sender/cnt[6]_i_1_n_0      |                3 |              7 |
|  design_sender_i/clk_wiz_0/inst/clk_out1                        |                                                                       | design_sender_i/SenderWrapper_0/inst/sender/duc/cnt[7]_i_1_n_0  |                4 |              8 |
|  design_sender_i/clk_wiz_0/inst/clk_out1                        | design_sender_i/SenderWrapper_0/inst/sender/duc/duc_calibrationEnable | design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2[7]_i_1_n_0 |                4 |              8 |
|  design_sender_i/SenderWrapper_0/inst/sender/adcRead/cnt_reg[6] | design_sender_i/SenderWrapper_0/inst/sender/adcRead/data_0            | design_sender_i/SenderWrapper_0/inst/sender/slowerReset         |                2 |              8 |
|  design_sender_i/clk_wiz_0/inst/clk_out1                        | design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte0            | design_sender_i/SenderWrapper_0/inst/sender/started             |                3 |              9 |
|  design_sender_i/clk_wiz_0/inst/clk_out1                        | design_sender_i/SenderWrapper_0/inst/sender/exiting                   | design_sender_i/SenderWrapper_0/inst/sender/sender_reset        |                3 |             10 |
+-----------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+


