{
  "family": "STM32G4",
  "architecture": "arm-cortex-m4f",
  "vendor": "Unknown",
  "mcus": {
    "STM32G441xx": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40023000"
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data register"
            },
            "IDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Independent data register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register"
            },
            "INIT": {
              "offset": "0x10",
              "size": 32,
              "description": "Initial CRC value"
            },
            "POL": {
              "offset": "0x14",
              "size": 32,
              "description": "polynomial"
            }
          },
          "bits": {
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register bits",
                "width": 32
              }
            },
            "IDR": {
              "IDR": {
                "bit": 0,
                "description": "General-purpose 8-bit data register               bits",
                "width": 32
              }
            },
            "CR": {
              "REV_OUT": {
                "bit": 7,
                "description": "Reverse output data"
              },
              "REV_IN": {
                "bit": 5,
                "description": "Reverse input data",
                "width": 2
              },
              "POLYSIZE": {
                "bit": 3,
                "description": "Polynomial size",
                "width": 2
              },
              "RESET": {
                "bit": 0,
                "description": "RESET bit"
              }
            },
            "INIT": {
              "CRC_INIT": {
                "bit": 0,
                "description": "Programmable initial CRC               value",
                "width": 32
              }
            },
            "POL": {
              "POL": {
                "bit": 0,
                "description": "Programmable polynomial",
                "width": 32
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "IWDG",
              "base": "0x40003000"
            },
            {
              "name": "WWDG",
              "base": "0x40002C00"
            }
          ],
          "registers": {
            "KR": {
              "offset": "0x00",
              "size": 32,
              "description": "Key register"
            },
            "PR": {
              "offset": "0x04",
              "size": 32,
              "description": "Prescaler register"
            },
            "RLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Reload register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register"
            },
            "WINR": {
              "offset": "0x10",
              "size": 32,
              "description": "Window register"
            }
          },
          "bits": {
            "KR": {
              "KEY": {
                "bit": 0,
                "description": "Key value (write only, read               0x0000)",
                "width": 16
              }
            },
            "PR": {
              "PR": {
                "bit": 0,
                "description": "Prescaler divider",
                "width": 3
              }
            },
            "RLR": {
              "RL": {
                "bit": 0,
                "description": "Watchdog counter reload               value",
                "width": 12
              }
            },
            "SR": {
              "WVU": {
                "bit": 2,
                "description": "Watchdog counter window value               update"
              },
              "RVU": {
                "bit": 1,
                "description": "Watchdog counter reload value               update"
              },
              "PVU": {
                "bit": 0,
                "description": "Watchdog prescaler value               update"
              }
            },
            "WINR": {
              "WIN": {
                "bit": 0,
                "description": "Watchdog counter window               value",
                "width": 12
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C1",
              "base": "0x40005400",
              "irq": 31
            },
            {
              "name": "I2C2",
              "base": "0x40005800",
              "irq": 0
            },
            {
              "name": "I2C3",
              "base": "0x40007800",
              "irq": 92
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "OAR1": {
              "offset": "0x08",
              "size": 32,
              "description": "Own address register 1"
            },
            "OAR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Own address register 2"
            },
            "TIMINGR": {
              "offset": "0x10",
              "size": 32,
              "description": "Timing register"
            },
            "TIMEOUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "Status register 1"
            },
            "ISR": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt and Status register"
            },
            "ICR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt clear register"
            },
            "PECR": {
              "offset": "0x20",
              "size": 32,
              "description": "PEC register"
            },
            "RXDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive data register"
            },
            "TXDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmit data register"
            }
          },
          "bits": {
            "CR1": {
              "PE": {
                "bit": 0,
                "description": "Peripheral enable"
              },
              "TXIE": {
                "bit": 1,
                "description": "TX Interrupt enable"
              },
              "RXIE": {
                "bit": 2,
                "description": "RX Interrupt enable"
              },
              "ADDRIE": {
                "bit": 3,
                "description": "Address match interrupt enable (slave               only)"
              },
              "NACKIE": {
                "bit": 4,
                "description": "Not acknowledge received interrupt               enable"
              },
              "STOPIE": {
                "bit": 5,
                "description": "STOP detection Interrupt               enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transfer Complete interrupt               enable"
              },
              "ERRIE": {
                "bit": 7,
                "description": "Error interrupts enable"
              },
              "DNF": {
                "bit": 8,
                "description": "Digital noise filter",
                "width": 4
              },
              "ANFOFF": {
                "bit": 12,
                "description": "Analog noise filter OFF"
              },
              "TXDMAEN": {
                "bit": 14,
                "description": "DMA transmission requests               enable"
              },
              "RXDMAEN": {
                "bit": 15,
                "description": "DMA reception requests               enable"
              },
              "SBC": {
                "bit": 16,
                "description": "Slave byte control"
              },
              "NOSTRETCH": {
                "bit": 17,
                "description": "Clock stretching disable"
              },
              "WUPEN": {
                "bit": 18,
                "description": "Wakeup from STOP enable"
              },
              "GCEN": {
                "bit": 19,
                "description": "General call enable"
              },
              "SMBHEN": {
                "bit": 20,
                "description": "SMBus Host address enable"
              },
              "SMBDEN": {
                "bit": 21,
                "description": "SMBus Device Default address               enable"
              },
              "ALERTEN": {
                "bit": 22,
                "description": "SMBUS alert enable"
              },
              "PECEN": {
                "bit": 23,
                "description": "PEC enable"
              }
            },
            "CR2": {
              "PECBYTE": {
                "bit": 26,
                "description": "Packet error checking byte"
              },
              "AUTOEND": {
                "bit": 25,
                "description": "Automatic end mode (master               mode)"
              },
              "RELOAD": {
                "bit": 24,
                "description": "NBYTES reload mode"
              },
              "NBYTES": {
                "bit": 16,
                "description": "Number of bytes",
                "width": 8
              },
              "NACK": {
                "bit": 15,
                "description": "NACK generation (slave               mode)"
              },
              "STOP": {
                "bit": 14,
                "description": "Stop generation (master               mode)"
              },
              "START": {
                "bit": 13,
                "description": "Start generation"
              },
              "HEAD10R": {
                "bit": 12,
                "description": "10-bit address header only read               direction (master receiver mode)"
              },
              "ADD10": {
                "bit": 11,
                "description": "10-bit addressing mode (master               mode)"
              },
              "RD_WRN": {
                "bit": 10,
                "description": "Transfer direction (master               mode)"
              },
              "SADD": {
                "bit": 0,
                "description": "Slave address bit (master               mode)",
                "width": 10
              }
            },
            "OAR1": {
              "OA1": {
                "bit": 0,
                "description": "Interface address",
                "width": 10
              },
              "OA1MODE": {
                "bit": 10,
                "description": "Own Address 1 10-bit mode"
              },
              "OA1EN": {
                "bit": 15,
                "description": "Own Address 1 enable"
              }
            },
            "OAR2": {
              "OA2": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "OA2MSK": {
                "bit": 8,
                "description": "Own Address 2 masks",
                "width": 3
              },
              "OA2EN": {
                "bit": 15,
                "description": "Own Address 2 enable"
              }
            },
            "TIMINGR": {
              "SCLL": {
                "bit": 0,
                "description": "SCL low period (master               mode)",
                "width": 8
              },
              "SCLH": {
                "bit": 8,
                "description": "SCL high period (master               mode)",
                "width": 8
              },
              "SDADEL": {
                "bit": 16,
                "description": "Data hold time",
                "width": 4
              },
              "SCLDEL": {
                "bit": 20,
                "description": "Data setup time",
                "width": 4
              },
              "PRESC": {
                "bit": 28,
                "description": "Timing prescaler",
                "width": 4
              }
            },
            "TIMEOUTR": {
              "TIMEOUTA": {
                "bit": 0,
                "description": "Bus timeout A",
                "width": 12
              },
              "TIDLE": {
                "bit": 12,
                "description": "Idle clock timeout               detection"
              },
              "TIMOUTEN": {
                "bit": 15,
                "description": "Clock timeout enable"
              },
              "TIMEOUTB": {
                "bit": 16,
                "description": "Bus timeout B",
                "width": 12
              },
              "TEXTEN": {
                "bit": 31,
                "description": "Extended clock timeout               enable"
              }
            },
            "ISR": {
              "ADDCODE": {
                "bit": 17,
                "description": "Address match code (Slave               mode)",
                "width": 7
              },
              "DIR": {
                "bit": 16,
                "description": "Transfer direction (Slave               mode)"
              },
              "BUSY": {
                "bit": 15,
                "description": "Bus busy"
              },
              "ALERT": {
                "bit": 13,
                "description": "SMBus alert"
              },
              "TIMEOUT": {
                "bit": 12,
                "description": "Timeout or t_low detection               flag"
              },
              "PECERR": {
                "bit": 11,
                "description": "PEC Error in reception"
              },
              "OVR": {
                "bit": 10,
                "description": "Overrun/Underrun (slave               mode)"
              },
              "ARLO": {
                "bit": 9,
                "description": "Arbitration lost"
              },
              "BERR": {
                "bit": 8,
                "description": "Bus error"
              },
              "TCR": {
                "bit": 7,
                "description": "Transfer Complete Reload"
              },
              "TC": {
                "bit": 6,
                "description": "Transfer Complete (master               mode)"
              },
              "STOPF": {
                "bit": 5,
                "description": "Stop detection flag"
              },
              "NACKF": {
                "bit": 4,
                "description": "Not acknowledge received               flag"
              },
              "ADDR": {
                "bit": 3,
                "description": "Address matched (slave               mode)"
              },
              "RXNE": {
                "bit": 2,
                "description": "Receive data register not empty               (receivers)"
              },
              "TXIS": {
                "bit": 1,
                "description": "Transmit interrupt status               (transmitters)"
              },
              "TXE": {
                "bit": 0,
                "description": "Transmit data register empty               (transmitters)"
              }
            },
            "ICR": {
              "ALERTCF": {
                "bit": 13,
                "description": "Alert flag clear"
              },
              "TIMOUTCF": {
                "bit": 12,
                "description": "Timeout detection flag               clear"
              },
              "PECCF": {
                "bit": 11,
                "description": "PEC Error flag clear"
              },
              "OVRCF": {
                "bit": 10,
                "description": "Overrun/Underrun flag               clear"
              },
              "ARLOCF": {
                "bit": 9,
                "description": "Arbitration lost flag               clear"
              },
              "BERRCF": {
                "bit": 8,
                "description": "Bus error flag clear"
              },
              "STOPCF": {
                "bit": 5,
                "description": "Stop detection flag clear"
              },
              "NACKCF": {
                "bit": 4,
                "description": "Not Acknowledge flag clear"
              },
              "ADDRCF": {
                "bit": 3,
                "description": "Address Matched flag clear"
              }
            },
            "PECR": {
              "PEC": {
                "bit": 0,
                "description": "Packet error checking               register",
                "width": 8
              }
            },
            "RXDR": {
              "RXDATA": {
                "bit": 0,
                "description": "8-bit receive data",
                "width": 8
              }
            },
            "TXDR": {
              "TXDATA": {
                "bit": 0,
                "description": "8-bit transmit data",
                "width": 8
              }
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASH",
              "base": "0x40022000",
              "irq": 4
            }
          ],
          "registers": {
            "ACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Access control register"
            },
            "PDKEYR": {
              "offset": "0x04",
              "size": 32,
              "description": "Power down key register"
            },
            "KEYR": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash key register"
            },
            "OPTKEYR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Option byte key register"
            },
            "SR": {
              "offset": "0x10",
              "size": 32,
              "description": "Status register"
            },
            "CR": {
              "offset": "0x14",
              "size": 32,
              "description": "Flash control register"
            },
            "ECCR": {
              "offset": "0x18",
              "size": 32,
              "description": "Flash ECC register"
            },
            "OPTR": {
              "offset": "0x20",
              "size": 32,
              "description": "Flash option register"
            },
            "PCROP1SR": {
              "offset": "0x24",
              "size": 32,
              "description": "Flash Bank 1 PCROP Start address           register"
            },
            "PCROP1ER": {
              "offset": "0x28",
              "size": 32,
              "description": "Flash Bank 1 PCROP End address           register"
            },
            "WRP1AR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Flash Bank 1 WRP area A address           register"
            },
            "WRP1BR": {
              "offset": "0x30",
              "size": 32,
              "description": "Flash Bank 1 WRP area B address           register"
            },
            "SEC1R": {
              "offset": "0x70",
              "size": 32,
              "description": "securable area bank1 register"
            }
          },
          "bits": {
            "ACR": {
              "LATENCY": {
                "bit": 0,
                "description": "Latency",
                "width": 4
              },
              "PRFTEN": {
                "bit": 8,
                "description": "Prefetch enable"
              },
              "ICEN": {
                "bit": 9,
                "description": "Instruction cache enable"
              },
              "DCEN": {
                "bit": 10,
                "description": "Data cache enable"
              },
              "ICRST": {
                "bit": 11,
                "description": "Instruction cache reset"
              },
              "DCRST": {
                "bit": 12,
                "description": "Data cache reset"
              },
              "RUN_PD": {
                "bit": 13,
                "description": "Flash Power-down mode during Low-power               run mode"
              },
              "SLEEP_PD": {
                "bit": 14,
                "description": "Flash Power-down mode during Low-power               sleep mode"
              },
              "DBG_SWEN": {
                "bit": 18,
                "description": "Debug software enable"
              }
            },
            "PDKEYR": {
              "PDKEYR": {
                "bit": 0,
                "description": "RUN_PD in FLASH_ACR key",
                "width": 32
              }
            },
            "KEYR": {
              "KEYR": {
                "bit": 0,
                "description": "KEYR",
                "width": 32
              }
            },
            "OPTKEYR": {
              "OPTKEYR": {
                "bit": 0,
                "description": "Option byte key",
                "width": 32
              }
            },
            "SR": {
              "EOP": {
                "bit": 0,
                "description": "End of operation"
              },
              "OPERR": {
                "bit": 1,
                "description": "Operation error"
              },
              "PROGERR": {
                "bit": 3,
                "description": "Programming error"
              },
              "WRPERR": {
                "bit": 4,
                "description": "Write protected error"
              },
              "PGAERR": {
                "bit": 5,
                "description": "Programming alignment               error"
              },
              "SIZERR": {
                "bit": 6,
                "description": "Size error"
              },
              "PGSERR": {
                "bit": 7,
                "description": "Programming sequence error"
              },
              "MISERR": {
                "bit": 8,
                "description": "Fast programming data miss               error"
              },
              "FASTERR": {
                "bit": 9,
                "description": "Fast programming error"
              },
              "RDERR": {
                "bit": 14,
                "description": "PCROP read error"
              },
              "OPTVERR": {
                "bit": 15,
                "description": "Option validity error"
              },
              "BSY": {
                "bit": 16,
                "description": "Busy"
              }
            },
            "CR": {
              "PG": {
                "bit": 0,
                "description": "Programming"
              },
              "PER": {
                "bit": 1,
                "description": "Page erase"
              },
              "MER1": {
                "bit": 2,
                "description": "Bank 1 Mass erase"
              },
              "PNB": {
                "bit": 3,
                "description": "Page number",
                "width": 7
              },
              "STRT": {
                "bit": 16,
                "description": "Start"
              },
              "OPTSTRT": {
                "bit": 17,
                "description": "Options modification start"
              },
              "FSTPG": {
                "bit": 18,
                "description": "Fast programming"
              },
              "EOPIE": {
                "bit": 24,
                "description": "End of operation interrupt               enable"
              },
              "ERRIE": {
                "bit": 25,
                "description": "Error interrupt enable"
              },
              "RDERRIE": {
                "bit": 26,
                "description": "PCROP read error interrupt               enable"
              },
              "OBL_LAUNCH": {
                "bit": 27,
                "description": "Force the option byte               loading"
              },
              "SEC_PROT1": {
                "bit": 28,
                "description": "SEC_PROT1"
              },
              "OPTLOCK": {
                "bit": 30,
                "description": "Options Lock"
              },
              "LOCK": {
                "bit": 31,
                "description": "FLASH_CR Lock"
              }
            },
            "ECCR": {
              "ADDR_ECC": {
                "bit": 0,
                "description": "ECC fail address",
                "width": 19
              },
              "BK_ECC": {
                "bit": 21,
                "description": "BK_ECC"
              },
              "SYSF_ECC": {
                "bit": 22,
                "description": "SYSF_ECC"
              },
              "ECCIE": {
                "bit": 24,
                "description": "ECCIE"
              },
              "ECCC2": {
                "bit": 28,
                "description": "ECC correction"
              },
              "ECCD2": {
                "bit": 29,
                "description": "ECC2 detection"
              },
              "ECCC": {
                "bit": 30,
                "description": "ECC correction"
              },
              "ECCD": {
                "bit": 31,
                "description": "ECC detection"
              }
            },
            "OPTR": {
              "RDP": {
                "bit": 0,
                "description": "Read protection level",
                "width": 8
              },
              "BOR_LEV": {
                "bit": 8,
                "description": "BOR reset Level",
                "width": 3
              },
              "nRST_STOP": {
                "bit": 12,
                "description": "nRST_STOP"
              },
              "nRST_STDBY": {
                "bit": 13,
                "description": "nRST_STDBY"
              },
              "nRST_SHDW": {
                "bit": 14,
                "description": "nRST_SHDW"
              },
              "IDWG_SW": {
                "bit": 16,
                "description": "Independent watchdog               selection"
              },
              "IWDG_STOP": {
                "bit": 17,
                "description": "Independent watchdog counter freeze in               Stop mode"
              },
              "IWDG_STDBY": {
                "bit": 18,
                "description": "Independent watchdog counter freeze in               Standby mode"
              },
              "WWDG_SW": {
                "bit": 19,
                "description": "Window watchdog selection"
              },
              "nBOOT1": {
                "bit": 23,
                "description": "Boot configuration"
              },
              "SRAM2_PE": {
                "bit": 24,
                "description": "SRAM2 parity check enable"
              },
              "SRAM2_RST": {
                "bit": 25,
                "description": "SRAM2 Erase when system               reset"
              },
              "nSWBOOT0": {
                "bit": 26,
                "description": "nSWBOOT0"
              },
              "nBOOT0": {
                "bit": 27,
                "description": "nBOOT0"
              },
              "NRST_MODE": {
                "bit": 28,
                "description": "NRST_MODE",
                "width": 2
              },
              "IRHEN": {
                "bit": 30,
                "description": "IRHEN"
              }
            },
            "PCROP1SR": {
              "PCROP1_STRT": {
                "bit": 0,
                "description": "Bank 1 PCROP area start               offset",
                "width": 15
              }
            },
            "PCROP1ER": {
              "PCROP1_END": {
                "bit": 0,
                "description": "Bank 1 PCROP area end               offset",
                "width": 15
              },
              "PCROP_RDP": {
                "bit": 31,
                "description": "PCROP area preserved when RDP level               decreased"
              }
            },
            "WRP1AR": {
              "WRP1A_STRT": {
                "bit": 0,
                "description": "Bank 1 WRP first area start               offset",
                "width": 7
              },
              "WRP1A_END": {
                "bit": 16,
                "description": "Bank 1 WRP first area A end               offset",
                "width": 7
              }
            },
            "WRP1BR": {
              "WRP1B_STRT": {
                "bit": 0,
                "description": "Bank 1 WRP second area B end               offset",
                "width": 7
              },
              "WRP1B_END": {
                "bit": 16,
                "description": "Bank 1 WRP second area B start               offset",
                "width": 7
              }
            },
            "SEC1R": {
              "BOOT_LOCK": {
                "bit": 16,
                "description": "BOOT_LOCK"
              },
              "SEC_SIZE1": {
                "bit": 0,
                "description": "SEC_SIZE1",
                "width": 8
              }
            }
          }
        },
        "DBGMCU": {
          "instances": [
            {
              "name": "DBGMCU",
              "base": "0xE0042000"
            }
          ],
          "registers": {
            "IDCODE": {
              "offset": "0x00",
              "size": 32,
              "description": "MCU Device ID Code Register"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Debug MCU Configuration           Register"
            },
            "APB1L_FZ": {
              "offset": "0x08",
              "size": 32,
              "description": "APB Low Freeze Register 1"
            },
            "APB1H_FZ": {
              "offset": "0x0C",
              "size": 32,
              "description": "APB Low Freeze Register 2"
            },
            "APB2_FZ": {
              "offset": "0x10",
              "size": 32,
              "description": "APB High Freeze Register"
            }
          },
          "bits": {
            "IDCODE": {
              "DEV_ID": {
                "bit": 0,
                "description": "Device Identifier",
                "width": 16
              },
              "REV_ID": {
                "bit": 16,
                "description": "Revision Identifier",
                "width": 16
              }
            },
            "CR": {
              "DBG_SLEEP": {
                "bit": 0,
                "description": "Debug Sleep Mode"
              },
              "DBG_STOP": {
                "bit": 1,
                "description": "Debug Stop Mode"
              },
              "DBG_STANDBY": {
                "bit": 2,
                "description": "Debug Standby Mode"
              },
              "TRACE_IOEN": {
                "bit": 5,
                "description": "Trace pin assignment               control"
              },
              "TRACE_MODE": {
                "bit": 6,
                "description": "Trace pin assignment               control",
                "width": 2
              }
            },
            "APB1L_FZ": {
              "DBG_TIMER2_STOP": {
                "bit": 0,
                "description": "Debug Timer 2 stopped when Core is               halted"
              },
              "DBG_TIM3_STOP": {
                "bit": 1,
                "description": "TIM3 counter stopped when core is               halted"
              },
              "DBG_TIM4_STOP": {
                "bit": 2,
                "description": "TIM4 counter stopped when core is               halted"
              },
              "DBG_TIM5_STOP": {
                "bit": 3,
                "description": "TIM5 counter stopped when core is               halted"
              },
              "DBG_TIMER6_STOP": {
                "bit": 4,
                "description": "Debug Timer 6 stopped when Core is               halted"
              },
              "DBG_TIM7_STOP": {
                "bit": 5,
                "description": "TIM7 counter stopped when core is               halted"
              },
              "DBG_RTC_STOP": {
                "bit": 10,
                "description": "Debug RTC stopped when Core is               halted"
              },
              "DBG_WWDG_STOP": {
                "bit": 11,
                "description": "Debug Window Wachdog stopped when Core               is halted"
              },
              "DBG_IWDG_STOP": {
                "bit": 12,
                "description": "Debug Independent Wachdog stopped when               Core is halted"
              },
              "DBG_I2C1_STOP": {
                "bit": 21,
                "description": "I2C1 SMBUS timeout mode stopped when               core is halted"
              },
              "DBG_I2C2_STOP": {
                "bit": 22,
                "description": "I2C2 SMBUS timeout mode stopped when               core is halted"
              },
              "DBG_I2C3_STOP": {
                "bit": 30,
                "description": "I2C3 SMBUS timeout mode stopped when               core is halted"
              },
              "DBG_LPTIMER_STOP": {
                "bit": 31,
                "description": "LPTIM1 counter stopped when core is               halted"
              }
            },
            "APB1H_FZ": {
              "DBG_I2C4_STOP": {
                "bit": 1,
                "description": "DBG_I2C4_STOP"
              }
            },
            "APB2_FZ": {
              "DBG_TIM1_STOP": {
                "bit": 11,
                "description": "TIM1 counter stopped when core is               halted"
              },
              "DBG_TIM8_STOP": {
                "bit": 13,
                "description": "TIM8 counter stopped when core is               halted"
              },
              "DBG_TIM15_STOP": {
                "bit": 16,
                "description": "TIM15 counter stopped when core is               halted"
              },
              "DBG_TIM16_STOP": {
                "bit": 17,
                "description": "TIM16 counter stopped when core is               halted"
              },
              "DBG_TIM17_STOP": {
                "bit": 18,
                "description": "TIM17 counter stopped when core is               halted"
              },
              "DBG_TIM20_STOP": {
                "bit": 20,
                "description": "TIM20counter stopped when core is               halted"
              },
              "DBG_HRTIM0_STOP": {
                "bit": 26,
                "description": "DBG_HRTIM0_STOP"
              },
              "DBG_HRTIM1_STOP": {
                "bit": 27,
                "description": "DBG_HRTIM0_STOP"
              },
              "DBG_HRTIM2_STOP": {
                "bit": 28,
                "description": "DBG_HRTIM0_STOP"
              },
              "DBG_HRTIM3_STOP": {
                "bit": 29,
                "description": "DBG_HRTIM0_STOP"
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "RCC",
              "base": "0x40021000",
              "irq": 5
            }
          ],
          "registers": {
            "RCC_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock control register"
            },
            "RCC_ICSCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Internal clock sources calibration register"
            },
            "RCC_CFGR": {
              "offset": "0x08",
              "size": 32,
              "description": "Clock configuration register"
            },
            "RCC_PLLCFGR": {
              "offset": "0x0C",
              "size": 32,
              "description": "PLL configuration register"
            },
            "RCC_CIER": {
              "offset": "0x18",
              "size": 32,
              "description": "Clock interrupt enable register"
            },
            "RCC_CIFR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Clock interrupt flag register"
            },
            "RCC_CICR": {
              "offset": "0x20",
              "size": 32,
              "description": "Clock interrupt clear register"
            },
            "RCC_AHB1RSTR": {
              "offset": "0x28",
              "size": 32,
              "description": "AHB1 peripheral reset register"
            },
            "RCC_AHB2RSTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "AHB2 peripheral reset register"
            },
            "RCC_AHB3RSTR": {
              "offset": "0x30",
              "size": 32,
              "description": "AHB3 peripheral reset register"
            },
            "RCC_APB1RSTR1": {
              "offset": "0x38",
              "size": 32,
              "description": "APB1 peripheral reset register 1"
            },
            "RCC_APB1RSTR2": {
              "offset": "0x3C",
              "size": 32,
              "description": "APB1 peripheral reset register 2"
            },
            "RCC_APB2RSTR": {
              "offset": "0x40",
              "size": 32,
              "description": "APB2 peripheral reset register"
            },
            "RCC_AHB1ENR": {
              "offset": "0x48",
              "size": 32,
              "description": "AHB1 peripheral clock enable register"
            },
            "RCC_AHB2ENR": {
              "offset": "0x4C",
              "size": 32,
              "description": "AHB2 peripheral clock enable register"
            },
            "RCC_AHB3ENR": {
              "offset": "0x50",
              "size": 32,
              "description": "AHB3 peripheral clock enable register"
            },
            "RCC_APB1ENR1": {
              "offset": "0x58",
              "size": 32,
              "description": "APB1 peripheral clock enable register 1"
            },
            "RCC_APB1ENR2": {
              "offset": "0x5C",
              "size": 32,
              "description": "APB1 peripheral clock enable register 2"
            },
            "RCC_APB2ENR": {
              "offset": "0x60",
              "size": 32,
              "description": "APB2 peripheral clock enable register"
            },
            "RCC_AHB1SMENR": {
              "offset": "0x68",
              "size": 32,
              "description": "AHB1 peripheral clocks enable in Sleep and Stop modes register"
            },
            "RCC_AHB2SMENR": {
              "offset": "0x6C",
              "size": 32,
              "description": "AHB2 peripheral clocks enable in Sleep and Stop modes register"
            },
            "RCC_AHB3SMENR": {
              "offset": "0x70",
              "size": 32,
              "description": "AHB3 peripheral clocks enable in Sleep and Stop modes register"
            },
            "RCC_APB1SMENR1": {
              "offset": "0x78",
              "size": 32,
              "description": "APB1 peripheral clocks enable in Sleep and Stop modes register 1"
            },
            "RCC_APB1SMENR2": {
              "offset": "0x7C",
              "size": 32,
              "description": "APB1 peripheral clocks enable in Sleep and Stop modes register 2"
            },
            "RCC_APB2SMENR": {
              "offset": "0x80",
              "size": 32,
              "description": "APB2 peripheral clocks enable in Sleep and Stop modes register"
            },
            "RCC_CCIPR": {
              "offset": "0x88",
              "size": 32,
              "description": "Peripherals independent clock configuration register"
            },
            "RCC_BDCR": {
              "offset": "0x90",
              "size": 32,
              "description": "RTC domain control register"
            },
            "RCC_CSR": {
              "offset": "0x94",
              "size": 32,
              "description": "Control/status register"
            },
            "RCC_CRRCR": {
              "offset": "0x98",
              "size": 32,
              "description": "Clock recovery RC register"
            },
            "RCC_CCIPR2": {
              "offset": "0x9C",
              "size": 32,
              "description": "Peripherals independent clock configuration register"
            }
          },
          "bits": {
            "RCC_CR": {
              "HSION": {
                "bit": 8,
                "description": "HSI16 clock enable\nSet and cleared by software.\nCleared by hardware to stop the HSI16 oscillator when entering Stop, Standby or Shutdown mode.\nSet by hardware to force the HSI16 oscillator ON when STOPWUCK=1 or HSIASFS = 1 when leaving Stop modes, or in case of failure of the HSE crystal oscillator.\nThis bit is set by hardware if the HSI16 is used directly or indirectly as system clock."
              },
              "HSIKERON": {
                "bit": 9,
                "description": "HSI16 always enable for peripheral kernels.\nSet and cleared by software to force HSI16 ON even in Stop modes. The HSI16 can only feed USARTs and I<sup>2</sup>Cs peripherals configured with HSI16 as kernel clock. Keeping the HSI16 ON in Stop mode allows to avoid slowing down the communication speed because of the HSI16 startup time. This bit has no effect on HSION value."
              },
              "HSIRDY": {
                "bit": 10,
                "description": "HSI16 clock ready flag\nSet by hardware to indicate that HSI16 oscillator is stable. This bit is set only when HSI16 is enabled by software by setting HSION. \nNote: Once the HSION bit is cleared, HSIRDY goes low after 6 HSI16 clock cycles."
              },
              "HSEON": {
                "bit": 16,
                "description": "HSE clock enable\nSet and cleared by software.\nCleared by hardware to stop the HSE oscillator when entering Stop, Standby or Shutdown mode. This bit cannot be reset if the HSE oscillator is used directly or indirectly as the system clock."
              },
              "HSERDY": {
                "bit": 17,
                "description": "HSE clock ready flag\nSet by hardware to indicate that the HSE oscillator is stable. \nNote: Once the HSEON bit is cleared, HSERDY goes low after 6 HSE clock cycles."
              },
              "HSEBYP": {
                "bit": 18,
                "description": "HSE crystal oscillator bypass\nSet and cleared by software to bypass the oscillator with an external clock. The external clock must be enabled with the HSEON bit set, to be used by the device. The HSEBYP bit can be written only if the HSE oscillator is disabled."
              },
              "CSSON": {
                "bit": 19,
                "description": "Clock security system enable\nSet by software to enable the clock security system. When CSSON is set, the clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by hardware if a HSE clock failure is detected. This bit is set only and is cleared by reset."
              },
              "PLLON": {
                "bit": 24,
                "description": "Main PLL enable\nSet and cleared by software to enable the main PLL.\nCleared by hardware when entering Stop, Standby or Shutdown mode. This bit cannot be reset if the PLL clock is used as the system clock."
              },
              "PLLRDY": {
                "bit": 25,
                "description": "Main PLL clock ready flag\nSet by hardware to indicate that the main PLL is locked."
              }
            },
            "RCC_ICSCR": {
              "HSICAL": {
                "bit": 16,
                "description": "HSI16 clock calibration\nThese bits are initialized at startup with the factory-programmed HSI16 calibration trim value. When HSITRIM is written, HSICAL is updated with the sum of HSITRIM and the factory trim value.",
                "width": 8
              },
              "HSITRIM": {
                "bit": 24,
                "description": "HSI16 clock trimming\nThese bits provide an additional user-programmable trimming value that is added to the HSICAL[7:0] bits. It can be programmed to adjust to variations in voltage and temperature that influence the frequency of the HSI16.\nThe default value is 16, which, when added to the HSICAL value, should trim the HSI16 to 16 MHz \ufffd 1 %.",
                "width": 7
              }
            },
            "RCC_CFGR": {
              "SW": {
                "bit": 0,
                "description": "System clock switch\nSet and cleared by software to select system clock source (SYSCLK).\nConfigured by hardware to force HSI16 oscillator selection when exiting stop and standby modes or in case of failure of the HSE oscillator.",
                "width": 2
              },
              "SWS": {
                "bit": 2,
                "description": "System clock switch status\nSet and cleared by hardware to indicate which clock source is used as system clock.",
                "width": 2
              },
              "HPRE": {
                "bit": 4,
                "description": "AHB prescaler\nSet and cleared by software to control the division factor of the AHB clock.\nNote: Depending on the device voltage range, the software has to set correctly these bits to ensure that the system frequency does not exceed the maximum allowed frequency (for more details please refer to Section 6.1.5: Dynamic voltage scaling management). After a write operation to these bits and before decreasing the voltage range, this register must be read to be sure that the new value has been taken into account.\n0xxx: SYSCLK not divided",
                "width": 4
              },
              "PPRE1": {
                "bit": 8,
                "description": "APB1 prescaler\nSet and cleared by software to control the division factor of the APB1 clock (PCLK1).\n0xx: HCLK not divided",
                "width": 3
              },
              "PPRE2": {
                "bit": 11,
                "description": "APB2 prescaler\nSet and cleared by software to control the division factor of the APB2 clock (PCLK2).\n0xx: HCLK not divided",
                "width": 3
              },
              "MCOSEL": {
                "bit": 24,
                "description": "Microcontroller clock output \nSet and cleared by software.\nOthers: Reserved\nNote: This clock output may have some truncated cycles at startup or during MCO clock source switching.",
                "width": 4
              },
              "MCOPRE": {
                "bit": 28,
                "description": "Microcontroller clock output prescaler\nThese bits are set and cleared by software.\nIt is highly recommended to change this prescaler before MCO output is enabled.\nOthers: not allowed",
                "width": 3
              }
            },
            "RCC_PLLCFGR": {
              "PLLSRC": {
                "bit": 0,
                "description": "Main PLL entry clock source\nSet and cleared by software to select PLL clock source. These bits can be written only when PLL is disabled.\nIn order to save power, when no PLL is used, the value of PLLSRC should be 00.",
                "width": 2
              },
              "PLLM": {
                "bit": 4,
                "description": "Division factor for the main PLL input clock\nSet and cleared by software to divide the PLL input clock before the VCO. These bits can be written only when all PLLs are disabled.\nVCO input frequency = PLL input clock frequency / PLLM with 1 <= PLLM <= 16\n...\nNote: The software has to set these bits correctly to ensure that the VCO input frequency is within the range defined in the device datasheet.",
                "width": 4
              },
              "PLLN": {
                "bit": 8,
                "description": "Main PLL multiplication factor for VCO\nSet and cleared by software to control the multiplication factor of the VCO. These bits can be written only when the PLL is disabled. \nVCO output frequency = VCO input frequency x PLLN with 8 =< PLLN =< 127\n...\n...\nNote: The software has to set correctly these bits to assure that the VCO output frequency is within the range defined in the device datasheet.",
                "width": 7
              },
              "PLLPEN": {
                "bit": 16,
                "description": "Main PLL PLL \u201cP\u201d clock output enable\nSet and reset by software to enable the PLL \u201cP\u201d clock output of the PLL.\nIn order to save power, when the PLL \u201cP\u201d clock output of the PLL is not used, the value of PLLPEN should be 0."
              },
              "PLLP": {
                "bit": 17,
                "description": "Main PLL division factor for PLL \u201cP\u201d clock.\nSet and cleared by software to control the frequency of the main PLL output clock PLL \u201cP\u201d clock. These bits can be written only if PLL is disabled.\nWhen the PLLPDIV[4:0] is set to \u201c00000\u201dPLL \u201cP\u201d output clock frequency = VCO frequency / PLLP with PLLP =7, or 17\nNote: The software has to set these bits correctly not to exceed 170 MHz on this domain."
              },
              "PLLQEN": {
                "bit": 20,
                "description": "Main PLL \u201cQ\u201d clock output enable\nSet and reset by software to enable the PLL \u201cQ\u201d clock output of the PLL.\nIn order to save power, when the PLL \u201cQ\u201d clock output of the PLL is not used, the value of PLLQEN should be 0."
              },
              "PLLQ": {
                "bit": 21,
                "description": "Main PLL division factor for PLL \u201cQ\u201d clock.\nSet and cleared by software to control the frequency of the main PLL output clock PLL \u201cQ\u201d clock. This output can be selected for USB, RNG, SAI (48 MHz clock). These bits can be written only if PLL is disabled.\nPLL \u201cQ\u201d output clock frequency = VCO frequency / PLLQ with PLLQ = 2, 4, 6, or 8\nNote: The software has to set these bits correctly not to exceed 170 MHz on this domain.",
                "width": 2
              },
              "PLLREN": {
                "bit": 24,
                "description": "PLL \u201cR\u201d clock output enable\nSet and reset by software to enable the PLL \u201cR\u201d clock output of the PLL (used as system clock).\nThis bit cannot be written when PLL \u201cR\u201d clock output of the PLL is used as System Clock.\nIn order to save power, when the PLL \u201cR\u201d clock output of the PLL is not used, the value of PLLREN should be 0."
              },
              "PLLR": {
                "bit": 25,
                "description": "Main PLL division factor for PLL \u201cR\u201d clock (system clock)\nSet and cleared by software to control the frequency of the main PLL output clock PLLCLK. This output can be selected as system clock. These bits can be written only if PLL is disabled.\nPLL \u201cR\u201d output clock frequency = VCO frequency / PLLR with PLLR = 2, 4, 6, or 8\nNote: The software has to set these bits correctly not to exceed 170 MHz on this domain.",
                "width": 2
              },
              "PLLPDIV": {
                "bit": 27,
                "description": "Main PLLP division factor\nSet and cleared by software to control the PLL \u201cP\u201d frequency. PLL \u201cP\u201d output clock frequency = VCO frequency / PLLPDIV.\n....",
                "width": 5
              }
            },
            "RCC_CIER": {
              "LSIRDYIE": {
                "bit": 0,
                "description": "LSI ready interrupt enable\nSet and cleared by software to enable/disable interrupt caused by the LSI oscillator stabilization."
              },
              "LSERDYIE": {
                "bit": 1,
                "description": "LSE ready interrupt enable\nSet and cleared by software to enable/disable interrupt caused by the LSE oscillator stabilization."
              },
              "HSIRDYIE": {
                "bit": 3,
                "description": "HSI16 ready interrupt enable\nSet and cleared by software to enable/disable interrupt caused by the HSI16 oscillator stabilization."
              },
              "HSERDYIE": {
                "bit": 4,
                "description": "HSE ready interrupt enable\nSet and cleared by software to enable/disable interrupt caused by the HSE oscillator stabilization."
              },
              "PLLRDYIE": {
                "bit": 5,
                "description": "PLL ready interrupt enable\nSet and cleared by software to enable/disable interrupt caused by PLL lock."
              },
              "LSECSSIE": {
                "bit": 9,
                "description": "LSE clock security system interrupt enable\nSet and cleared by software to enable/disable interrupt caused by the clock security system on LSE."
              },
              "HSI48RDYIE": {
                "bit": 10,
                "description": "HSI48 ready interrupt enable \nSet and cleared by software to enable/disable interrupt caused by the internal HSI48 oscillator."
              }
            },
            "RCC_CIFR": {
              "LSIRDYF": {
                "bit": 0,
                "description": "LSI ready interrupt flag\nSet by hardware when the LSI clock becomes stable and LSIRDYDIE is set.\nCleared by software setting the LSIRDYC bit."
              },
              "LSERDYF": {
                "bit": 1,
                "description": "LSE ready interrupt flag\nSet by hardware when the LSE clock becomes stable and LSERDYDIE is set.\nCleared by software setting the LSERDYC bit."
              },
              "HSIRDYF": {
                "bit": 3,
                "description": "HSI16 ready interrupt flag\nSet by hardware when the HSI16 clock becomes stable and HSIRDYDIE is set in a response to setting the HSION (refer to Clock control register (RCC_CR)). When HSION is not set but the HSI16 oscillator is enabled by the peripheral through a clock request, this bit is not set and no interrupt is generated.\nCleared by software setting the HSIRDYC bit."
              },
              "HSERDYF": {
                "bit": 4,
                "description": "HSE ready interrupt flag\nSet by hardware when the HSE clock becomes stable and HSERDYDIE is set.\nCleared by software setting the HSERDYC bit."
              },
              "PLLRDYF": {
                "bit": 5,
                "description": "PLL ready interrupt flag\nSet by hardware when the PLL locks and PLLRDYDIE is set.\nCleared by software setting the PLLRDYC bit."
              },
              "CSSF": {
                "bit": 8,
                "description": "Clock security system interrupt flag\nSet by hardware when a failure is detected in the HSE oscillator.\nCleared by software setting the CSSC bit."
              },
              "LSECSSF": {
                "bit": 9,
                "description": "LSE Clock security system interrupt flag\nSet by hardware when a failure is detected in the LSE oscillator.\nCleared by software setting the LSECSSC bit."
              },
              "HSI48RDYF": {
                "bit": 10,
                "description": "HSI48 ready interrupt flag \nSet by hardware when the HSI48 clock becomes stable and HSI48RDYIE is set in a response to setting the HSI48ON (refer to Clock recovery RC register (RCC_CRRCR)). \nCleared by software setting the HSI48RDYC bit."
              }
            },
            "RCC_CICR": {
              "LSIRDYC": {
                "bit": 0,
                "description": "LSI ready interrupt clear\nThis bit is set by software to clear the LSIRDYF flag."
              },
              "LSERDYC": {
                "bit": 1,
                "description": "LSE ready interrupt clear\nThis bit is set by software to clear the LSERDYF flag."
              },
              "HSIRDYC": {
                "bit": 3,
                "description": "HSI16 ready interrupt clear\nThis bit is set software to clear the HSIRDYF flag."
              },
              "HSERDYC": {
                "bit": 4,
                "description": "HSE ready interrupt clear\nThis bit is set by software to clear the HSERDYF flag."
              },
              "PLLRDYC": {
                "bit": 5,
                "description": "PLL ready interrupt clear\nThis bit is set by software to clear the PLLRDYF flag."
              },
              "CSSC": {
                "bit": 8,
                "description": "Clock security system interrupt clear\nThis bit is set by software to clear the CSSF flag."
              },
              "LSECSSC": {
                "bit": 9,
                "description": "LSE Clock security system interrupt clear\nThis bit is set by software to clear the LSECSSF flag."
              },
              "HSI48RDYC": {
                "bit": 10,
                "description": "HSI48 oscillator ready interrupt clear \nThis bit is set by software to clear the HSI48RDYF flag."
              }
            },
            "RCC_AHB1RSTR": {
              "DMA1RST": {
                "bit": 0,
                "description": "DMA1 reset\nSet and cleared by software."
              },
              "DMA2RST": {
                "bit": 1,
                "description": "DMA2 reset\nSet and cleared by software."
              },
              "DMAMUX1RST": {
                "bit": 2,
                "description": "Set and cleared by software."
              },
              "CORDICRST": {
                "bit": 3,
                "description": "Set and cleared by software"
              },
              "FMACRST": {
                "bit": 4,
                "description": "Set and cleared by software"
              },
              "FLASHRST": {
                "bit": 8,
                "description": "Flash memory interface reset\nSet and cleared by software. This bit can be activated only when the Flash memory is in power down mode."
              },
              "CRCRST": {
                "bit": 12,
                "description": "CRC reset\nSet and cleared by software."
              }
            },
            "RCC_AHB2RSTR": {
              "GPIOARST": {
                "bit": 0,
                "description": "IO port A reset\nSet and cleared by software."
              },
              "GPIOBRST": {
                "bit": 1,
                "description": "IO port B reset\nSet and cleared by software."
              },
              "GPIOCRST": {
                "bit": 2,
                "description": "IO port C reset\nSet and cleared by software."
              },
              "GPIODRST": {
                "bit": 3,
                "description": "IO port D reset\nSet and cleared by software."
              },
              "GPIOERST": {
                "bit": 4,
                "description": "IO port E reset\nSet and cleared by software."
              },
              "GPIOFRST": {
                "bit": 5,
                "description": "IO port F reset\nSet and cleared by software."
              },
              "GPIOGRST": {
                "bit": 6,
                "description": "IO port G reset\nSet and cleared by software."
              },
              "ADC12RST": {
                "bit": 13,
                "description": "ADC12 reset\nSet and cleared by software."
              },
              "ADC345RST": {
                "bit": 14,
                "description": "ADC345 reset\nSet and cleared by software."
              },
              "DAC1RST": {
                "bit": 16,
                "description": "DAC1 reset\nSet and cleared by software."
              },
              "DAC2RST": {
                "bit": 17,
                "description": "DAC2 reset\nSet and cleared by software."
              },
              "DAC3RST": {
                "bit": 18,
                "description": "DAC3 reset\nSet and cleared by software."
              },
              "DAC4RST": {
                "bit": 19,
                "description": "DAC4 reset\nSet and cleared by software."
              },
              "AESRST": {
                "bit": 24,
                "description": "AESRST reset \nSet and cleared by software."
              },
              "RNGRST": {
                "bit": 26,
                "description": "RNG reset\nSet and cleared by software."
              }
            },
            "RCC_AHB3RSTR": {
              "FMCRST": {
                "bit": 0,
                "description": "Flexible static memory controller reset\nSet and cleared by software."
              },
              "QSPIRST": {
                "bit": 8,
                "description": "QUADSPI reset\nSet and cleared by software."
              }
            },
            "RCC_APB1RSTR1": {
              "TIM2RST": {
                "bit": 0,
                "description": "TIM2 timer reset\nSet and cleared by software."
              },
              "TIM3RST": {
                "bit": 1,
                "description": "TIM3 timer reset\nSet and cleared by software."
              },
              "TIM4RST": {
                "bit": 2,
                "description": "TIM3 timer reset\nSet and cleared by software."
              },
              "TIM5RST": {
                "bit": 3,
                "description": "TIM5 timer reset\nSet and cleared by software."
              },
              "TIM6RST": {
                "bit": 4,
                "description": "TIM6 timer reset\nSet and cleared by software."
              },
              "TIM7RST": {
                "bit": 5,
                "description": "TIM7 timer reset\nSet and cleared by software."
              },
              "CRSRST": {
                "bit": 8,
                "description": "CRS reset\nSet and cleared by software."
              },
              "SPI2RST": {
                "bit": 14,
                "description": "SPI2 reset\nSet and cleared by software."
              },
              "SPI3RST": {
                "bit": 15,
                "description": "SPI3 reset\nSet and cleared by software."
              },
              "USART2RST": {
                "bit": 17,
                "description": "USART2 reset\nSet and cleared by software."
              },
              "USART3RST": {
                "bit": 18,
                "description": "USART3 reset\nSet and cleared by software."
              },
              "UART4RST": {
                "bit": 19,
                "description": "UART4 reset\nSet and cleared by software."
              },
              "UART5RST": {
                "bit": 20,
                "description": "UART5 reset\nSet and cleared by software."
              },
              "I2C1RST": {
                "bit": 21,
                "description": "I2C1 reset\nSet and cleared by software."
              },
              "I2C2RST": {
                "bit": 22,
                "description": "I2C2 reset\nSet and cleared by software."
              },
              "USBRST": {
                "bit": 23,
                "description": "USB device reset\nSet and reset by software."
              },
              "FDCANRST": {
                "bit": 25,
                "description": "FDCAN reset\nSet and reset by software."
              },
              "PWRRST": {
                "bit": 28,
                "description": "Power interface reset\nSet and cleared by software."
              },
              "I2C3RST": {
                "bit": 30,
                "description": "I2C3 reset\nSet and cleared by software."
              },
              "LPTIM1RST": {
                "bit": 31,
                "description": "Low Power Timer 1 reset\nSet and cleared by software."
              }
            },
            "RCC_APB1RSTR2": {
              "LPUART1RST": {
                "bit": 0,
                "description": "Low-power UART 1 reset\nSet and cleared by software."
              },
              "I2C4RST": {
                "bit": 1,
                "description": "I2C4 reset\n   Set and cleared by software"
              },
              "UCPD1RST": {
                "bit": 8,
                "description": "UCPD1 reset\nSet and cleared by software."
              }
            },
            "RCC_APB2RSTR": {
              "SYSCFGRST": {
                "bit": 0,
                "description": "SYSCFG + COMP + OPAMP + VREFBUF reset"
              },
              "TIM1RST": {
                "bit": 11,
                "description": "TIM1 timer reset\nSet and cleared by software."
              },
              "SPI1RST": {
                "bit": 12,
                "description": "SPI1 reset\nSet and cleared by software."
              },
              "TIM8RST": {
                "bit": 13,
                "description": "TIM8 timer reset\nSet and cleared by software."
              },
              "USART1RST": {
                "bit": 14,
                "description": "USART1 reset\nSet and cleared by software."
              },
              "SPI4RST": {
                "bit": 15,
                "description": "SPI4 reset\nSet and cleared by software."
              },
              "TIM15RST": {
                "bit": 16,
                "description": "TIM15 timer reset\nSet and cleared by software."
              },
              "TIM16RST": {
                "bit": 17,
                "description": "TIM16 timer reset\nSet and cleared by software."
              },
              "TIM17RST": {
                "bit": 18,
                "description": "TIM17 timer reset\nSet and cleared by software."
              },
              "TIM20RST": {
                "bit": 20,
                "description": "TIM20 reset\nSet and cleared by software."
              },
              "SAI1RST": {
                "bit": 21,
                "description": "Serial audio interface 1 (SAI1) reset\nSet and cleared by software."
              },
              "HRTIM1RST": {
                "bit": 26,
                "description": "HRTIM1 reset\nSet and cleared by software."
              }
            },
            "RCC_AHB1ENR": {
              "DMA1EN": {
                "bit": 0,
                "description": "DMA1 clock enable\nSet and cleared by software."
              },
              "DMA2EN": {
                "bit": 1,
                "description": "DMA2 clock enable\nSet and cleared by software."
              },
              "DMAMUX1EN": {
                "bit": 2,
                "description": "DMAMUX1 clock enable\nSet and reset by software."
              },
              "CORDICEN": {
                "bit": 3,
                "description": "CORDIC clock enable\nSet and reset by software."
              },
              "FMACEN": {
                "bit": 4,
                "description": "FMAC enable\nSet and reset by software."
              },
              "FLASHEN": {
                "bit": 8,
                "description": "Flash memory interface clock enable\nSet and cleared by software. This bit can be disabled only when the Flash is in power down mode."
              },
              "CRCEN": {
                "bit": 12,
                "description": "CRC clock enable\nSet and cleared by software."
              }
            },
            "RCC_AHB2ENR": {
              "GPIOAEN": {
                "bit": 0,
                "description": "IO port A clock enable\nSet and cleared by software."
              },
              "GPIOBEN": {
                "bit": 1,
                "description": "IO port B clock enable\nSet and cleared by software."
              },
              "GPIOCEN": {
                "bit": 2,
                "description": "IO port C clock enable\nSet and cleared by software."
              },
              "GPIODEN": {
                "bit": 3,
                "description": "IO port D clock enable\nSet and cleared by software."
              },
              "GPIOEEN": {
                "bit": 4,
                "description": "IO port E clock enable\nSet and cleared by software."
              },
              "GPIOFEN": {
                "bit": 5,
                "description": "IO port F clock enable\nSet and cleared by software."
              },
              "GPIOGEN": {
                "bit": 6,
                "description": "IO port G clock enable\nSet and cleared by software."
              },
              "ADC12EN": {
                "bit": 13,
                "description": "ADC12 clock enable\nSet and cleared by software."
              },
              "ADC345EN": {
                "bit": 14,
                "description": "ADC345 clock enable \n   Set and cleared by software"
              },
              "DAC1EN": {
                "bit": 16,
                "description": "DAC1 clock enable\nSet and cleared by software."
              },
              "DAC2EN": {
                "bit": 17,
                "description": "DAC2 clock enable\nSet and cleared by software."
              },
              "DAC3EN": {
                "bit": 18,
                "description": "DAC3 clock enable\nSet and cleared by software."
              },
              "DAC4EN": {
                "bit": 19,
                "description": "DAC4 clock enable\nSet and cleared by software."
              },
              "AESEN": {
                "bit": 24,
                "description": "AES clock enable\nSet and cleared by software."
              },
              "RNGEN": {
                "bit": 26,
                "description": "RNG enable\nSet and cleared by software."
              }
            },
            "RCC_AHB3ENR": {
              "FMCEN": {
                "bit": 0,
                "description": "Flexible static memory controller clock enable\nSet and cleared by software."
              },
              "QSPIEN": {
                "bit": 8,
                "description": "QUADSPI memory interface clock enable\nSet and cleared by software."
              }
            },
            "RCC_APB1ENR1": {
              "TIM2EN": {
                "bit": 0,
                "description": "TIM2 timer clock enable\nSet and cleared by software."
              },
              "TIM3EN": {
                "bit": 1,
                "description": "TIM3 timer clock enable\nSet and cleared by software."
              },
              "TIM4EN": {
                "bit": 2,
                "description": "TIM4 timer clock enable\nSet and cleared by software."
              },
              "TIM5EN": {
                "bit": 3,
                "description": "TIM5 timer clock enable\nSet and cleared by software."
              },
              "TIM6EN": {
                "bit": 4,
                "description": "TIM6 timer clock enable\nSet and cleared by software."
              },
              "TIM7EN": {
                "bit": 5,
                "description": "TIM7 timer clock enable\nSet and cleared by software."
              },
              "CRSEN": {
                "bit": 8,
                "description": "CRS Recovery System clock enable\nSet and cleared by software."
              },
              "RTCAPBEN": {
                "bit": 10,
                "description": "RTC APB clock enable \nSet and cleared by software"
              },
              "WWDGEN": {
                "bit": 11,
                "description": "Window watchdog clock enable\nSet by software to enable the window watchdog clock. Reset by hardware system reset. This bit can also be set by hardware if the WWDG_SW option bit is reset."
              },
              "SPI2EN": {
                "bit": 14,
                "description": "SPI2 clock enable\nSet and cleared by software."
              },
              "SPI3EN": {
                "bit": 15,
                "description": "SPI3 clock enable\nSet and cleared by software."
              },
              "USART2EN": {
                "bit": 17,
                "description": "USART2 clock enable\nSet and cleared by software."
              },
              "USART3EN": {
                "bit": 18,
                "description": "USART3 clock enable\nSet and cleared by software."
              },
              "UART4EN": {
                "bit": 19,
                "description": "UART4 clock enable\nSet and cleared by software."
              },
              "UART5EN": {
                "bit": 20,
                "description": "UART5 clock enable\nSet and cleared by software."
              },
              "I2C1EN": {
                "bit": 21,
                "description": "I2C1 clock enable\nSet and cleared by software."
              },
              "I2C2EN": {
                "bit": 22,
                "description": "I2C2 clock enable\nSet and cleared by software."
              },
              "USBEN": {
                "bit": 23,
                "description": "USB device clock enable\nSet and cleared by software."
              },
              "FDCANEN": {
                "bit": 25,
                "description": "FDCAN clock enable\nSet and cleared by software."
              },
              "PWREN": {
                "bit": 28,
                "description": "Power interface clock enable\nSet and cleared by software."
              },
              "I2C3EN": {
                "bit": 30,
                "description": "I2C3 clock enable\nSet and cleared by software."
              },
              "LPTIM1EN": {
                "bit": 31,
                "description": "Low power timer 1 clock enable\nSet and cleared by software."
              }
            },
            "RCC_APB1ENR2": {
              "LPUART1EN": {
                "bit": 0,
                "description": "Low power UART 1 clock enable\nSet and cleared by software."
              },
              "I2C4EN": {
                "bit": 1,
                "description": "I2C4 clock enable \nSet and cleared by software"
              },
              "UCPD1EN": {
                "bit": 8,
                "description": "UCPD1 clock enable\nSet and cleared by software."
              }
            },
            "RCC_APB2ENR": {
              "SYSCFGEN": {
                "bit": 0,
                "description": "SYSCFG + COMP + VREFBUF + OPAMP clock enable\nSet and cleared by software."
              },
              "TIM1EN": {
                "bit": 11,
                "description": "TIM1 timer clock enable\nSet and cleared by software."
              },
              "SPI1EN": {
                "bit": 12,
                "description": "SPI1 clock enable\nSet and cleared by software."
              },
              "TIM8EN": {
                "bit": 13,
                "description": "TIM8 timer clock enable\nSet and cleared by software."
              },
              "USART1EN": {
                "bit": 14,
                "description": "USART1clock enable\nSet and cleared by software."
              },
              "SPI4EN": {
                "bit": 15,
                "description": "SPI4 clock enable\nSet and cleared by software."
              },
              "TIM15EN": {
                "bit": 16,
                "description": "TIM15 timer clock enable\nSet and cleared by software."
              },
              "TIM16EN": {
                "bit": 17,
                "description": "TIM16 timer clock enable\nSet and cleared by software."
              },
              "TIM17EN": {
                "bit": 18,
                "description": "TIM17 timer clock enable\nSet and cleared by software."
              },
              "TIM20EN": {
                "bit": 20,
                "description": "TIM20 timer clock enable\nSet and cleared by software."
              },
              "SAI1EN": {
                "bit": 21,
                "description": "SAI1 clock enable\nSet and cleared by software."
              },
              "HRTIM1EN": {
                "bit": 26,
                "description": "HRTIM1 clock enable\nSet and cleared by software."
              }
            },
            "RCC_AHB1SMENR": {
              "DMA1SMEN": {
                "bit": 0,
                "description": "DMA1 clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "DMA2SMEN": {
                "bit": 1,
                "description": "DMA2 clocks enable during Sleep and Stop modes\nSet and cleared by software during Sleep mode."
              },
              "DMAMUX1SMEN": {
                "bit": 2,
                "description": "DMAMUX1 clock enable during Sleep and Stop modes.\nSet and cleared by software."
              },
              "CORDICSMEN": {
                "bit": 3,
                "description": "CORDICSM clock enable.\nSet and cleared by software."
              },
              "FMACSMEN": {
                "bit": 4,
                "description": "FMACSM clock enable.\nSet and cleared by software."
              },
              "FLASHSMEN": {
                "bit": 8,
                "description": "Flash memory interface clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "SRAM1SMEN": {
                "bit": 9,
                "description": "SRAM1 interface clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "CRCSMEN": {
                "bit": 12,
                "description": "CRC clocks enable during Sleep and Stop modes\nSet and cleared by software."
              }
            },
            "RCC_AHB2SMENR": {
              "GPIOASMEN": {
                "bit": 0,
                "description": "IO port A clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "GPIOBSMEN": {
                "bit": 1,
                "description": "IO port B clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "GPIOCSMEN": {
                "bit": 2,
                "description": "IO port C clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "GPIODSMEN": {
                "bit": 3,
                "description": "IO port D clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "GPIOESMEN": {
                "bit": 4,
                "description": "IO port E clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "GPIOFSMEN": {
                "bit": 5,
                "description": "IO port F clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "GPIOGSMEN": {
                "bit": 6,
                "description": "IO port G clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "CCMSRAMSMEN": {
                "bit": 9,
                "description": "CCM SRAM interface clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "SRAM2SMEN": {
                "bit": 10,
                "description": "SRAM2 interface clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "ADC12SMEN": {
                "bit": 13,
                "description": "ADC12 clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "ADC345SMEN": {
                "bit": 14,
                "description": "ADC345 clock enable\nSet and cleared by software."
              },
              "DAC1SMEN": {
                "bit": 16,
                "description": "DAC1 clock enable\nSet and cleared by software."
              },
              "DAC2SMEN": {
                "bit": 17,
                "description": "DAC2 clock enable\nSet and cleared by software."
              },
              "DAC3SMEN": {
                "bit": 18,
                "description": "DAC3 clock enable\nSet and cleared by software."
              },
              "DAC4SMEN": {
                "bit": 19,
                "description": "DAC4 clock enable\nSet and cleared by software."
              },
              "AESSMEN": {
                "bit": 24,
                "description": "AESM clocks enable\nSet and cleared by software."
              },
              "RNGEN": {
                "bit": 26,
                "description": "RNG enable\nSet and cleared by software."
              }
            },
            "RCC_AHB3SMENR": {
              "FMCSMEN": {
                "bit": 0,
                "description": "Flexible static memory controller clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "QSPISMEN": {
                "bit": 8,
                "description": "QUADSPI memory interface clock enable during Sleep and Stop modes\nSet and cleared by software."
              }
            },
            "RCC_APB1SMENR1": {
              "TIM2SMEN": {
                "bit": 0,
                "description": "TIM2 timer clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "TIM3SMEN": {
                "bit": 1,
                "description": "TIM3 timer clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "TIM4SMEN": {
                "bit": 2,
                "description": "TIM4 timer clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "TIM5SMEN": {
                "bit": 3,
                "description": "TIM5 timer clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "TIM6SMEN": {
                "bit": 4,
                "description": "TIM6 timer clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "TIM7SMEN": {
                "bit": 5,
                "description": "TIM7 timer clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "CRSSMEN": {
                "bit": 8,
                "description": "CRS timer clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "RTCAPBSMEN": {
                "bit": 10,
                "description": "RTC APB clock enable during Sleep and Stop modes\nSet and cleared by software"
              },
              "WWDGSMEN": {
                "bit": 11,
                "description": "Window watchdog clocks enable during Sleep and Stop modes\nSet and cleared by software. This bit is forced to \u20181\u2019 by hardware when the hardware WWDG option is activated."
              },
              "SPI2SMEN": {
                "bit": 14,
                "description": "SPI2 clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "SPI3SMEN": {
                "bit": 15,
                "description": "SPI3 clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "USART2SMEN": {
                "bit": 17,
                "description": "USART2 clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "USART3SMEN": {
                "bit": 18,
                "description": "USART3 clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "UART4SMEN": {
                "bit": 19,
                "description": "UART4 clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "UART5SMEN": {
                "bit": 20,
                "description": "UART5 clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "I2C1SMEN": {
                "bit": 21,
                "description": "I2C1 clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "I2C2SMEN": {
                "bit": 22,
                "description": "I2C2 clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "USBSMEN": {
                "bit": 23,
                "description": "USB device clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "FDCANSMEN": {
                "bit": 25,
                "description": "FDCAN clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "PWRSMEN": {
                "bit": 28,
                "description": "Power interface clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "I2C3SMEN": {
                "bit": 30,
                "description": "I2C3 clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "LPTIM1SMEN": {
                "bit": 31,
                "description": "Low power timer 1 clocks enable during Sleep and Stop modes\nSet and cleared by software."
              }
            },
            "RCC_APB1SMENR2": {
              "LPUART1SMEN": {
                "bit": 0,
                "description": "Low power UART 1 clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "I2C4SMEN": {
                "bit": 1,
                "description": "I2C4 clocks enable during Sleep and Stop modes \n   Set and cleared by software"
              },
              "UCPD1SMEN": {
                "bit": 8,
                "description": "UCPD1 clocks enable during Sleep and Stop modes\nSet and cleared by software."
              }
            },
            "RCC_APB2SMENR": {
              "SYSCFGSMEN": {
                "bit": 0,
                "description": "SYSCFG + COMP + VREFBUF + OPAMP clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "TIM1SMEN": {
                "bit": 11,
                "description": "TIM1 timer clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "SPI1SMEN": {
                "bit": 12,
                "description": "SPI1 clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "TIM8SMEN": {
                "bit": 13,
                "description": "TIM8 timer clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "USART1SMEN": {
                "bit": 14,
                "description": "USART1clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "SPI4SMEN": {
                "bit": 15,
                "description": "SPI4 timer clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "TIM15SMEN": {
                "bit": 16,
                "description": "TIM15 timer clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "TIM16SMEN": {
                "bit": 17,
                "description": "TIM16 timer clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "TIM17SMEN": {
                "bit": 18,
                "description": "TIM17 timer clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "TIM20SMEN": {
                "bit": 20,
                "description": "TIM20 timer clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "SAI1SMEN": {
                "bit": 21,
                "description": "SAI1 clocks enable during Sleep and Stop modes\nSet and cleared by software."
              },
              "HRTIM1SMEN": {
                "bit": 26,
                "description": "HRTIM1 timer clocks enable during Sleep and Stop modes\nSet and cleared by software."
              }
            },
            "RCC_CCIPR": {
              "USART1SEL": {
                "bit": 0,
                "description": "USART1 clock source selection\nThis bit is set and cleared by software to select the USART1 clock source.",
                "width": 2
              },
              "USART2SEL": {
                "bit": 2,
                "description": "USART2 clock source selection\nThis bit is set and cleared by software to select the USART2 clock source.",
                "width": 2
              },
              "USART3SEL": {
                "bit": 4,
                "description": "USART3 clock source selection\nThis bit is set and cleared by software to select the USART3 clock source.",
                "width": 2
              },
              "UART4SEL": {
                "bit": 6,
                "description": "UART4 clock source selection\nThis bit is set and cleared by software to select the UART4 clock source.",
                "width": 2
              },
              "UART5SEL": {
                "bit": 8,
                "description": "UART5 clock source selection\nThese bits are set and cleared by software to select the UART5 clock source.",
                "width": 2
              },
              "LPUART1SEL": {
                "bit": 10,
                "description": "LPUART1 clock source selection\nThese bits are set and cleared by software to select the LPUART1 clock source.",
                "width": 2
              },
              "I2C1SEL": {
                "bit": 12,
                "description": "I2C1 clock source selection\nThese bits are set and cleared by software to select the I2C1 clock source.",
                "width": 2
              },
              "I2C2SEL": {
                "bit": 14,
                "description": "I2C2 clock source selection\nThese bits are set and cleared by software to select the I2C2 clock source.",
                "width": 2
              },
              "I2C3SEL": {
                "bit": 16,
                "description": "I2C3 clock source selection\nThese bits are set and cleared by software to select the I2C3 clock source.",
                "width": 2
              },
              "LPTIM1SEL": {
                "bit": 18,
                "description": "Low power timer 1 clock source selection\nThese bits are set and cleared by software to select the LPTIM1 clock source.",
                "width": 2
              },
              "SAI1SEL": {
                "bit": 20,
                "description": "clock source selection\nThese bits are set and cleared by software to select the SAI clock source.",
                "width": 2
              },
              "I2S23SEL": {
                "bit": 22,
                "description": "clock source selection\nThese bits are set and cleared by software to select the I2S23 clock source.",
                "width": 2
              },
              "FDCANSEL": {
                "bit": 24,
                "description": "None",
                "width": 2
              },
              "CLK48SEL": {
                "bit": 26,
                "description": "48 MHz clock source selection\nThese bits are set and cleared by software to select the 48 MHz clock source used by USB device FS and RNG.",
                "width": 2
              },
              "ADC12SEL": {
                "bit": 28,
                "description": "ADC1/2 clock source selection\nThese bits are set and cleared by software to select the clock source used by the ADC interface.",
                "width": 2
              },
              "ADC345SEL": {
                "bit": 30,
                "description": "ADC3/4/5 clock source selection\nThese bits are set and cleared by software to select the clock source used by the ADC345 interface.",
                "width": 2
              }
            },
            "RCC_BDCR": {
              "LSEON": {
                "bit": 0,
                "description": "LSE oscillator enable\nSet and cleared by software."
              },
              "LSERDY": {
                "bit": 1,
                "description": "LSE oscillator ready\nSet and cleared by hardware to indicate when the external 32 kHz oscillator is stable. After the LSEON bit is cleared, LSERDY goes low after 6 external low-speed oscillator clock cycles."
              },
              "LSEBYP": {
                "bit": 2,
                "description": "LSE oscillator bypass\nSet and cleared by software to bypass oscillator in debug mode. This bit can be written only when the external 32 kHz oscillator is disabled (LSEON=0 and LSERDY=0)."
              },
              "LSEDRV": {
                "bit": 3,
                "description": "LSE oscillator drive capability\nSet by software to modulate the LSE oscillator\u2019s drive capability. \nThe oscillator is in Xtal mode when it is not in bypass mode.",
                "width": 2
              },
              "LSECSSON": {
                "bit": 5,
                "description": "CSS on LSE enable\nSet by software to enable the Clock Security System on LSE (32 kHz oscillator).\nLSECSSON must be enabled after the LSE oscillator is enabled (LSEON bit enabled) and ready (LSERDY flag set by hardware), and after the RTCSEL bit is selected.\nOnce enabled this bit cannot be disabled, except after a LSE failure detection (LSECSSD\n=1). In that case the software MUST disable the LSECSSON bit."
              },
              "LSECSSD": {
                "bit": 6,
                "description": "CSS on LSE failure Detection\nSet by hardware to indicate when a failure has been detected by the Clock Security System\non the external 32 kHz oscillator (LSE)."
              },
              "RTCSEL": {
                "bit": 8,
                "description": "RTC clock source selection\nSet by software to select the clock source for the RTC. Once the RTC clock source has been selected, it cannot be changed anymore unless the RTC domain is reset, or unless a failure is detected on LSE (LSECSSD is set). The BDRST bit can be used to reset them.",
                "width": 2
              },
              "RTCEN": {
                "bit": 15,
                "description": "RTC clock enable\nSet and cleared by software."
              },
              "BDRST": {
                "bit": 16,
                "description": "RTC domain software reset\nSet and cleared by software."
              },
              "LSCOEN": {
                "bit": 24,
                "description": "Low speed clock output enable\nSet and cleared by software."
              },
              "LSCOSEL": {
                "bit": 25,
                "description": "Low speed clock output selection\nSet and cleared by software."
              }
            },
            "RCC_CSR": {
              "LSION": {
                "bit": 0,
                "description": "LSI oscillator enable\nSet and cleared by software."
              },
              "LSIRDY": {
                "bit": 1,
                "description": "LSI oscillator ready\nSet and cleared by hardware to indicate when the LSI oscillator is stable. After the LSION bit is cleared, LSIRDY goes low after 3 LSI oscillator clock cycles. This bit can be set even if LSION = 0 if the LSI is requested by the Clock Security System on LSE, by the Independent Watchdog or by the RTC."
              },
              "RMVF": {
                "bit": 23,
                "description": "Remove reset flag\nSet by software to clear the reset flags."
              },
              "OBLRSTF": {
                "bit": 25,
                "description": "Option byte loader reset flag\nSet by hardware when a reset from the Option Byte loading occurs.\nCleared by writing to the RMVF bit."
              },
              "PINRSTF": {
                "bit": 26,
                "description": "Pin reset flag\nSet by hardware when a reset from the NRST pin occurs.\nCleared by writing to the RMVF bit."
              },
              "BORRSTF": {
                "bit": 27,
                "description": "BOR flag\nSet by hardware when a BOR occurs.\nCleared by writing to the RMVF bit."
              },
              "SFTRSTF": {
                "bit": 28,
                "description": "Software reset flag\nSet by hardware when a software reset occurs.\nCleared by writing to the RMVF bit."
              },
              "IWDGRSTF": {
                "bit": 29,
                "description": "Independent window watchdog reset flag\nSet by hardware when an independent watchdog reset domain occurs.\nCleared by writing to the RMVF bit."
              },
              "WWDGRSTF": {
                "bit": 30,
                "description": "Window watchdog reset flag\nSet by hardware when a window watchdog reset occurs.\nCleared by writing to the RMVF bit."
              },
              "LPWRRSTF": {
                "bit": 31,
                "description": "Low-power reset flag\nSet by hardware when a reset occurs due to illegal Stop, Standby or Shutdown mode entry.\nCleared by writing to the RMVF bit."
              }
            },
            "RCC_CRRCR": {
              "HSI48ON": {
                "bit": 0,
                "description": "HSI48 clock enable\nSet and cleared by software.\nCleared by hardware to stop the HSI48 when entering in Stop, Standby or Shutdown modes."
              },
              "HSI48RDY": {
                "bit": 1,
                "description": "HSI48 clock ready flag\nSet by hardware to indicate that HSI48 oscillator is stable. This bit is set only when HSI48 is enabled by software by setting HSI48ON."
              },
              "HSI48CAL": {
                "bit": 7,
                "description": "HSI48 clock calibration\nThese bits are initialized at startup with the factory-programmed HSI48 calibration trim value.\nThey are ready only.",
                "width": 9
              }
            },
            "RCC_CCIPR2": {
              "I2C4SEL": {
                "bit": 0,
                "description": "I2C4 clock source selection\nThese bits are set and cleared by software to select the I2C4 clock source.",
                "width": 2
              },
              "QSPISEL": {
                "bit": 20,
                "description": "QUADSPI clock source selection\nSet and reset by software.",
                "width": 2
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "PWR",
              "base": "0x40007000"
            }
          ],
          "registers": {
            "PWR_CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Power control register 1"
            },
            "PWR_CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Power control register 2"
            },
            "PWR_CR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Power control register 3"
            },
            "PWR_CR4": {
              "offset": "0x0C",
              "size": 32,
              "description": "Power control register 4"
            },
            "PWR_SR1": {
              "offset": "0x10",
              "size": 32,
              "description": "Power status register 1"
            },
            "PWR_SR2": {
              "offset": "0x14",
              "size": 32,
              "description": "Power status register 2"
            },
            "PWR_SCR": {
              "offset": "0x18",
              "size": 32,
              "description": "Power status clear register"
            },
            "PWR_PUCRA": {
              "offset": "0x20",
              "size": 32,
              "description": "Power Port A pull-up control register"
            },
            "PWR_PDCRA": {
              "offset": "0x24",
              "size": 32,
              "description": "Power Port A pull-down control register"
            },
            "PWR_PUCRB": {
              "offset": "0x28",
              "size": 32,
              "description": "Power Port B pull-up control register"
            },
            "PWR_PDCRB": {
              "offset": "0x2C",
              "size": 32,
              "description": "Power Port B pull-down control register"
            },
            "PWR_PUCRC": {
              "offset": "0x30",
              "size": 32,
              "description": "Power Port C pull-up control register"
            },
            "PWR_PDCRC": {
              "offset": "0x34",
              "size": 32,
              "description": "Power Port C pull-down control register"
            },
            "PWR_PUCRD": {
              "offset": "0x38",
              "size": 32,
              "description": "Power Port D pull-up control register"
            },
            "PWR_PDCRD": {
              "offset": "0x3C",
              "size": 32,
              "description": "Power Port D pull-down control register"
            },
            "PWR_PUCRE": {
              "offset": "0x40",
              "size": 32,
              "description": "Power Port E pull-up control register"
            },
            "PWR_PDCRE": {
              "offset": "0x44",
              "size": 32,
              "description": "Power Port E pull-down control register"
            },
            "PWR_PUCRF": {
              "offset": "0x48",
              "size": 32,
              "description": "Power Port F pull-up control register"
            },
            "PWR_PDCRF": {
              "offset": "0x4C",
              "size": 32,
              "description": "Power Port F pull-down control register"
            },
            "PWR_PUCRG": {
              "offset": "0x50",
              "size": 32,
              "description": "Power Port G pull-up control register"
            },
            "PWR_PDCRG": {
              "offset": "0x54",
              "size": 32,
              "description": "Power Port G pull-down control register"
            },
            "PWR_CR5": {
              "offset": "0x80",
              "size": 32,
              "description": "Power control register"
            }
          },
          "bits": {
            "PWR_CR1": {
              "LPMS": {
                "bit": 0,
                "description": "Low-power mode selection\nThese bits select the low-power mode entered when CPU enters the deepsleep mode.\n1xx: Shutdown mode\nNote: In Standby mode, SRAM2 can be preserved or not, depending on RRS bit configuration in PWR_CR3.",
                "width": 3
              },
              "FPD_STOP": {
                "bit": 3,
                "description": "FPD_STOP"
              },
              "DBP": {
                "bit": 8,
                "description": "Disable backup domain write protection\nIn reset state, the RTC and backup registers are protected against parasitic write access. This bit must be set to enable write access to these registers."
              },
              "VOS": {
                "bit": 9,
                "description": "Voltage scaling range selection",
                "width": 2
              },
              "LPR": {
                "bit": 14,
                "description": "Low-power run\nWhen this bit is set, the regulator is switched from main mode (MR) to low-power mode (LPR)."
              }
            },
            "PWR_CR2": {
              "PVDE": {
                "bit": 0,
                "description": "Programmable voltage detector enable\nNote: This bit is write-protected when the PVDL bit is set in the SYSCFG_CFGR2 register. The protection can be reset only by a system reset."
              },
              "PVDLS": {
                "bit": 1,
                "description": "Programmable voltage detector level selection.\nThese bits select the PVD falling threshold:\nNote: These bits are write-protected when the PVDL bit is set in the SYSCFG_CFGR2 register. The protection can be reset only by a system reset.",
                "width": 3
              },
              "PVMEN1": {
                "bit": 6,
                "description": "Peripheral voltage monitoring 3 enable: V<sub>DDA</sub> vs. ADC/COMP min voltage 1.62V"
              },
              "PVMEN2": {
                "bit": 7,
                "description": "Peripheral voltage monitoring 4 enable: V<sub>DDA</sub> vs. DAC 1MSPS /DAC 15MSPS min voltage."
              }
            },
            "PWR_CR3": {
              "EWUP1": {
                "bit": 0,
                "description": "Enable Wakeup pin WKUP1\nWhen this bit is set, the external wakeup pin WKUP1 is enabled and triggers a wakeup from Standby or Shutdown event when a rising or a falling edge occurs. The active edge is configured via the WP1 bit in the PWR_CR4 register."
              },
              "EWUP2": {
                "bit": 1,
                "description": "Enable Wakeup pin WKUP2\nWhen this bit is set, the external wakeup pin WKUP2 is enabled and triggers a wakeup from Standby or Shutdown event when a rising or a falling edge occurs. The active edge is configured via the WP2 bit in the PWR_CR4 register."
              },
              "EWUP3": {
                "bit": 2,
                "description": "Enable Wakeup pin WKUP3\nWhen this bit is set, the external wakeup pin WKUP3 is enabled and triggers a wakeup from Standby or Shutdown event when a rising or a falling edge occurs. The active edge is configured via the WP3 bit in the PWR_CR4 register."
              },
              "EWUP4": {
                "bit": 3,
                "description": "Enable Wakeup pin WKUP4\nWhen this bit is set, the external wakeup pin WKUP4 is enabled and triggers a wakeup from Standby or Shutdown event when a rising or a falling edge occurs. The active edge is configured via the WP4 bit in the PWR_CR4 register."
              },
              "EWUP5": {
                "bit": 4,
                "description": "Enable Wakeup pin WKUP5\nWhen this bit is set, the external wakeup pin WKUP5 is enabled and triggers a wakeup from Standby or Shutdown event when a rising or a falling edge occurs.The active edge is configured via the WP5 bit in the PWR_CR4 register."
              },
              "RRS": {
                "bit": 8,
                "description": "SRAM2 retention in Standby mode"
              },
              "APC": {
                "bit": 10,
                "description": "Apply pull-up and pull-down configuration\nWhen this bit is set, the I/O pull-up and pull-down configurations defined in the PWR_PUCRx\nand PWR_PDCRx registers are applied. When this bit is cleared, the PWR_PUCRx and\nPWR_PDCRx registers are not applied to the I/Os."
              },
              "UCPD1_STDBY": {
                "bit": 13,
                "description": "UCPD1_STDBY USB Type-C and Power Delivery standby mode."
              },
              "UCPD1_DBDIS": {
                "bit": 14,
                "description": "USB Type-C and Power Delivery Dead Battery disable.\nAfter exiting reset, the USB Type-C \u201cdead battery\u201d behavior is enabled, which may have\na pull-down effect on CC1 and CC2 pins. It is recommended to disable it in all cases, either\nto stop this pull-down or to hand over control to the UCPD1 (which should therefore be\ninitialized before doing the disable)."
              },
              "EIWUL": {
                "bit": 15,
                "description": "Enable internal wakeup line"
              }
            },
            "PWR_CR4": {
              "WP1": {
                "bit": 0,
                "description": "Wakeup pin WKUP1 polarity\nThis bit defines the polarity used for an event detection on external wake-up pin, WKUP1"
              },
              "WP2": {
                "bit": 1,
                "description": "Wakeup pin WKUP2 polarity\nThis bit defines the polarity used for an event detection on external wake-up pin, WKUP2"
              },
              "WP3": {
                "bit": 2,
                "description": "Wakeup pin WKUP3 polarity\nThis bit defines the polarity used for an event detection on external wake-up pin, WKUP3"
              },
              "WP4": {
                "bit": 3,
                "description": "Wakeup pin WKUP4 polarity\nThis bit defines the polarity used for an event detection on external wake-up pin, WKUP4"
              },
              "WP5": {
                "bit": 4,
                "description": "Wakeup pin WKUP5 polarity\nThis bit defines the polarity used for an event detection on external wake-up pin, WKUP5"
              },
              "VBE": {
                "bit": 8,
                "description": "V<sub>BAT</sub> battery charging enable"
              },
              "VBRS": {
                "bit": 9,
                "description": "V<sub>BAT</sub> battery charging resistor selection"
              }
            },
            "PWR_SR1": {
              "WUF1": {
                "bit": 0,
                "description": "Wakeup flag 1\nThis bit is set when a wakeup event is detected on wakeup pin, WKUP1. It is cleared by writing \u20181\u2019 in the CWUF1 bit of the PWR_SCR register."
              },
              "WUF2": {
                "bit": 1,
                "description": "Wakeup flag 2\nThis bit is set when a wakeup event is detected on wakeup pin, WKUP2. It is cleared by writing \u20181\u2019 in the CWUF2 bit of the PWR_SCR register."
              },
              "WUF3": {
                "bit": 2,
                "description": "Wakeup flag 3\nThis bit is set when a wakeup event is detected on wakeup pin, WKUP3. It is cleared by writing \u20181\u2019 in the CWUF3 bit of the PWR_SCR register."
              },
              "WUF4": {
                "bit": 3,
                "description": "Wakeup flag 4\nThis bit is set when a wakeup event is detected on wakeup pin,WKUP4. It is cleared by writing \u20181\u2019 in the CWUF4 bit of the PWR_SCR register."
              },
              "WUF5": {
                "bit": 4,
                "description": "Wakeup flag 5\nThis bit is set when a wakeup event is detected on wakeup pin, WKUP5. It is cleared by writing \u20181\u2019 in the CWUF5 bit of the PWR_SCR register."
              },
              "SBF": {
                "bit": 8,
                "description": "Standby flag\nThis bit is set by hardware when the device enters the Standby mode and is cleared by setting the CSBF bit in the PWR_SCR register, or by a power-on reset. It is not cleared by the system reset."
              },
              "WUFI": {
                "bit": 15,
                "description": "Wakeup flag internal\nThis bit is set when a wakeup is detected on the internal wakeup line. It is cleared when all internal wakeup sources are cleared."
              }
            },
            "PWR_SR2": {
              "REGLPS": {
                "bit": 8,
                "description": "Low-power regulator started\nThis bit provides the information whether the low-power regulator is ready after a power-on\nreset or a Standby/Shutdown. If the Standby mode is entered while REGLPS bit is still cleared, the wakeup from Standby mode time may be increased."
              },
              "REGLPF": {
                "bit": 9,
                "description": "Low-power regulator flag\nThis bit is set by hardware when the MCU is in Low-power run mode. When the MCU exits\nthe Low-power run mode, this bit remains at 1 until the regulator is ready in main mode. A polling on this bit must be done before increasing the product frequency.\nThis bit is cleared by hardware when the regulator is ready."
              },
              "VOSF": {
                "bit": 10,
                "description": "Voltage scaling flag\nA delay is required for the internal regulator to be ready after the voltage scaling has been changed. VOSF indicates that the regulator reached the voltage level defined with VOS bits of the PWR_CR1 register."
              },
              "PVDO": {
                "bit": 11,
                "description": "Programmable voltage detector output"
              },
              "PVMO1": {
                "bit": 14,
                "description": "Peripheral voltage monitoring output: V<sub>DDA</sub> vs. 1.62 V\nNote: PVMO1 is cleared when PVM1 is disabled (PVME = 0). After enabling PVM1, the PVM1 output is valid after the PVM1 wakeup time."
              },
              "PVMO2": {
                "bit": 15,
                "description": "Peripheral voltage monitoring output: V<sub>DDA</sub> vs. 1.8 V\nNote: PVMO2 is cleared when PVM2 is disabled (PVME = 0). After enabling PVM2, the PVM2 output is valid after the PVM2 wakeup time."
              }
            },
            "PWR_SCR": {
              "CWUF1": {
                "bit": 0,
                "description": "Clear wakeup flag 1\nSetting this bit clears the WUF1 flag in the PWR_SR1 register."
              },
              "CWUF2": {
                "bit": 1,
                "description": "Clear wakeup flag 2\nSetting this bit clears the WUF2 flag in the PWR_SR1 register."
              },
              "CWUF3": {
                "bit": 2,
                "description": "Clear wakeup flag 3\nSetting this bit clears the WUF3 flag in the PWR_SR1 register."
              },
              "CWUF4": {
                "bit": 3,
                "description": "Clear wakeup flag 4\nSetting this bit clears the WUF4 flag in the PWR_SR1 register."
              },
              "CWUF5": {
                "bit": 4,
                "description": "Clear wakeup flag 5\nSetting this bit clears the WUF5 flag in the PWR_SR1 register."
              },
              "CSBF": {
                "bit": 8,
                "description": "Clear standby flag\nSetting this bit clears the SBF flag in the PWR_SR1 register."
              }
            },
            "PWR_PUCRA": {
              "PU0": {
                "bit": 0,
                "description": "Port A pull-up bit y (y=0..13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU1": {
                "bit": 1,
                "description": "Port A pull-up bit y (y=0..13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU2": {
                "bit": 2,
                "description": "Port A pull-up bit y (y=0..13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU3": {
                "bit": 3,
                "description": "Port A pull-up bit y (y=0..13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU4": {
                "bit": 4,
                "description": "Port A pull-up bit y (y=0..13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU5": {
                "bit": 5,
                "description": "Port A pull-up bit y (y=0..13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU6": {
                "bit": 6,
                "description": "Port A pull-up bit y (y=0..13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU7": {
                "bit": 7,
                "description": "Port A pull-up bit y (y=0..13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU8": {
                "bit": 8,
                "description": "Port A pull-up bit y (y=0..13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU9": {
                "bit": 9,
                "description": "Port A pull-up bit y (y=0..13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU10": {
                "bit": 10,
                "description": "Port A pull-up bit y (y=0..13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU11": {
                "bit": 11,
                "description": "Port A pull-up bit y (y=0..13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU12": {
                "bit": 12,
                "description": "Port A pull-up bit y (y=0..13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU13": {
                "bit": 13,
                "description": "Port A pull-up bit y (y=0..13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU15": {
                "bit": 15,
                "description": "Port A pull-up bit 15\nWhen set, this bit activates the pull-up on PA[15] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PD15 bit is also set."
              }
            },
            "PWR_PDCRA": {
              "PD0": {
                "bit": 0,
                "description": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
              },
              "PD1": {
                "bit": 1,
                "description": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
              },
              "PD2": {
                "bit": 2,
                "description": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
              },
              "PD3": {
                "bit": 3,
                "description": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
              },
              "PD4": {
                "bit": 4,
                "description": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
              },
              "PD5": {
                "bit": 5,
                "description": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
              },
              "PD6": {
                "bit": 6,
                "description": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
              },
              "PD7": {
                "bit": 7,
                "description": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
              },
              "PD8": {
                "bit": 8,
                "description": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
              },
              "PD9": {
                "bit": 9,
                "description": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
              },
              "PD10": {
                "bit": 10,
                "description": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
              },
              "PD11": {
                "bit": 11,
                "description": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
              },
              "PD12": {
                "bit": 12,
                "description": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
              },
              "PD14": {
                "bit": 14,
                "description": "Port A pull-down bit 14\nWhen set, this bit activates the pull-down on PA[14] when APC bit is set in PWR_CR3 register."
              }
            },
            "PWR_PUCRB": {
              "PU0": {
                "bit": 0,
                "description": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU1": {
                "bit": 1,
                "description": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU2": {
                "bit": 2,
                "description": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU3": {
                "bit": 3,
                "description": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU4": {
                "bit": 4,
                "description": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU5": {
                "bit": 5,
                "description": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU6": {
                "bit": 6,
                "description": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU7": {
                "bit": 7,
                "description": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU8": {
                "bit": 8,
                "description": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU9": {
                "bit": 9,
                "description": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU10": {
                "bit": 10,
                "description": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU11": {
                "bit": 11,
                "description": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU12": {
                "bit": 12,
                "description": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU13": {
                "bit": 13,
                "description": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU14": {
                "bit": 14,
                "description": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU15": {
                "bit": 15,
                "description": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              }
            },
            "PWR_PDCRB": {
              "PD0": {
                "bit": 0,
                "description": "Port B pull-down bit y (y=0..3)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
              },
              "PD1": {
                "bit": 1,
                "description": "Port B pull-down bit y (y=0..3)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
              },
              "PD2": {
                "bit": 2,
                "description": "Port B pull-down bit y (y=0..3)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
              },
              "PD3": {
                "bit": 3,
                "description": "Port B pull-down bit y (y=0..3)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
              },
              "PD5": {
                "bit": 5,
                "description": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
              },
              "PD6": {
                "bit": 6,
                "description": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
              },
              "PD7": {
                "bit": 7,
                "description": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
              },
              "PD8": {
                "bit": 8,
                "description": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
              },
              "PD9": {
                "bit": 9,
                "description": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
              },
              "PD10": {
                "bit": 10,
                "description": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
              },
              "PD11": {
                "bit": 11,
                "description": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
              },
              "PD12": {
                "bit": 12,
                "description": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
              },
              "PD13": {
                "bit": 13,
                "description": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
              },
              "PD14": {
                "bit": 14,
                "description": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
              },
              "PD15": {
                "bit": 15,
                "description": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
              }
            },
            "PWR_PUCRC": {
              "PU0": {
                "bit": 0,
                "description": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU1": {
                "bit": 1,
                "description": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU2": {
                "bit": 2,
                "description": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU3": {
                "bit": 3,
                "description": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU4": {
                "bit": 4,
                "description": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU5": {
                "bit": 5,
                "description": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU6": {
                "bit": 6,
                "description": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU7": {
                "bit": 7,
                "description": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU8": {
                "bit": 8,
                "description": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU9": {
                "bit": 9,
                "description": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU10": {
                "bit": 10,
                "description": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU11": {
                "bit": 11,
                "description": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU12": {
                "bit": 12,
                "description": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU13": {
                "bit": 13,
                "description": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU14": {
                "bit": 14,
                "description": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU15": {
                "bit": 15,
                "description": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              }
            },
            "PWR_PDCRC": {
              "PD0": {
                "bit": 0,
                "description": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
              },
              "PD1": {
                "bit": 1,
                "description": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
              },
              "PD2": {
                "bit": 2,
                "description": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
              },
              "PD3": {
                "bit": 3,
                "description": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
              },
              "PD4": {
                "bit": 4,
                "description": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
              },
              "PD5": {
                "bit": 5,
                "description": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
              },
              "PD6": {
                "bit": 6,
                "description": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
              },
              "PD7": {
                "bit": 7,
                "description": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
              },
              "PD8": {
                "bit": 8,
                "description": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
              },
              "PD9": {
                "bit": 9,
                "description": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
              },
              "PD10": {
                "bit": 10,
                "description": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
              },
              "PD11": {
                "bit": 11,
                "description": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
              },
              "PD12": {
                "bit": 12,
                "description": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
              },
              "PD13": {
                "bit": 13,
                "description": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
              },
              "PD14": {
                "bit": 14,
                "description": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
              },
              "PD15": {
                "bit": 15,
                "description": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
              }
            },
            "PWR_PUCRD": {
              "PU0": {
                "bit": 0,
                "description": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU1": {
                "bit": 1,
                "description": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU2": {
                "bit": 2,
                "description": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU3": {
                "bit": 3,
                "description": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU4": {
                "bit": 4,
                "description": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU5": {
                "bit": 5,
                "description": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU6": {
                "bit": 6,
                "description": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU7": {
                "bit": 7,
                "description": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU8": {
                "bit": 8,
                "description": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU9": {
                "bit": 9,
                "description": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU10": {
                "bit": 10,
                "description": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU11": {
                "bit": 11,
                "description": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU12": {
                "bit": 12,
                "description": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU13": {
                "bit": 13,
                "description": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU14": {
                "bit": 14,
                "description": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU15": {
                "bit": 15,
                "description": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              }
            },
            "PWR_PDCRD": {
              "PD0": {
                "bit": 0,
                "description": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
              },
              "PD1": {
                "bit": 1,
                "description": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
              },
              "PD2": {
                "bit": 2,
                "description": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
              },
              "PD3": {
                "bit": 3,
                "description": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
              },
              "PD4": {
                "bit": 4,
                "description": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
              },
              "PD5": {
                "bit": 5,
                "description": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
              },
              "PD6": {
                "bit": 6,
                "description": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
              },
              "PD7": {
                "bit": 7,
                "description": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
              },
              "PD8": {
                "bit": 8,
                "description": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
              },
              "PD9": {
                "bit": 9,
                "description": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
              },
              "PD10": {
                "bit": 10,
                "description": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
              },
              "PD11": {
                "bit": 11,
                "description": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
              },
              "PD12": {
                "bit": 12,
                "description": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
              },
              "PD13": {
                "bit": 13,
                "description": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
              },
              "PD14": {
                "bit": 14,
                "description": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
              },
              "PD15": {
                "bit": 15,
                "description": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
              }
            },
            "PWR_PUCRE": {
              "PU0": {
                "bit": 0,
                "description": "Port E pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU1": {
                "bit": 1,
                "description": "Port E pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU2": {
                "bit": 2,
                "description": "Port E pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU3": {
                "bit": 3,
                "description": "Port E pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU4": {
                "bit": 4,
                "description": "Port E pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU5": {
                "bit": 5,
                "description": "Port E pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU6": {
                "bit": 6,
                "description": "Port E pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU7": {
                "bit": 7,
                "description": "Port E pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU8": {
                "bit": 8,
                "description": "Port E pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU9": {
                "bit": 9,
                "description": "Port E pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU10": {
                "bit": 10,
                "description": "Port E pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU11": {
                "bit": 11,
                "description": "Port E pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU12": {
                "bit": 12,
                "description": "Port E pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU13": {
                "bit": 13,
                "description": "Port E pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU14": {
                "bit": 14,
                "description": "Port E pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU15": {
                "bit": 15,
                "description": "Port E pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PE[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              }
            },
            "PWR_PDCRE": {
              "PD0": {
                "bit": 0,
                "description": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
              },
              "PD1": {
                "bit": 1,
                "description": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
              },
              "PD2": {
                "bit": 2,
                "description": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
              },
              "PD3": {
                "bit": 3,
                "description": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
              },
              "PD4": {
                "bit": 4,
                "description": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
              },
              "PD5": {
                "bit": 5,
                "description": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
              },
              "PD6": {
                "bit": 6,
                "description": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
              },
              "PD7": {
                "bit": 7,
                "description": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
              },
              "PD8": {
                "bit": 8,
                "description": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
              },
              "PD9": {
                "bit": 9,
                "description": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
              },
              "PD10": {
                "bit": 10,
                "description": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
              },
              "PD11": {
                "bit": 11,
                "description": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
              },
              "PD12": {
                "bit": 12,
                "description": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
              },
              "PD13": {
                "bit": 13,
                "description": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
              },
              "PD14": {
                "bit": 14,
                "description": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
              },
              "PD15": {
                "bit": 15,
                "description": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
              }
            },
            "PWR_PUCRF": {
              "PU0": {
                "bit": 0,
                "description": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU1": {
                "bit": 1,
                "description": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU2": {
                "bit": 2,
                "description": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU3": {
                "bit": 3,
                "description": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU4": {
                "bit": 4,
                "description": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU5": {
                "bit": 5,
                "description": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU6": {
                "bit": 6,
                "description": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU7": {
                "bit": 7,
                "description": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU8": {
                "bit": 8,
                "description": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU9": {
                "bit": 9,
                "description": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU10": {
                "bit": 10,
                "description": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU11": {
                "bit": 11,
                "description": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU12": {
                "bit": 12,
                "description": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU13": {
                "bit": 13,
                "description": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU14": {
                "bit": 14,
                "description": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU15": {
                "bit": 15,
                "description": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              }
            },
            "PWR_PDCRF": {
              "PD0": {
                "bit": 0,
                "description": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
              },
              "PD1": {
                "bit": 1,
                "description": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
              },
              "PD2": {
                "bit": 2,
                "description": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
              },
              "PD3": {
                "bit": 3,
                "description": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
              },
              "PD4": {
                "bit": 4,
                "description": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
              },
              "PD5": {
                "bit": 5,
                "description": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
              },
              "PD6": {
                "bit": 6,
                "description": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
              },
              "PD7": {
                "bit": 7,
                "description": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
              },
              "PD8": {
                "bit": 8,
                "description": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
              },
              "PD9": {
                "bit": 9,
                "description": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
              },
              "PD10": {
                "bit": 10,
                "description": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
              },
              "PD11": {
                "bit": 11,
                "description": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
              },
              "PD12": {
                "bit": 12,
                "description": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
              },
              "PD13": {
                "bit": 13,
                "description": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
              },
              "PD14": {
                "bit": 14,
                "description": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
              },
              "PD15": {
                "bit": 15,
                "description": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
              }
            },
            "PWR_PUCRG": {
              "PU0": {
                "bit": 0,
                "description": "Port G pull-up bit y (y=0..10)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU1": {
                "bit": 1,
                "description": "Port G pull-up bit y (y=0..10)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU2": {
                "bit": 2,
                "description": "Port G pull-up bit y (y=0..10)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU3": {
                "bit": 3,
                "description": "Port G pull-up bit y (y=0..10)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU4": {
                "bit": 4,
                "description": "Port G pull-up bit y (y=0..10)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU5": {
                "bit": 5,
                "description": "Port G pull-up bit y (y=0..10)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU6": {
                "bit": 6,
                "description": "Port G pull-up bit y (y=0..10)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU7": {
                "bit": 7,
                "description": "Port G pull-up bit y (y=0..10)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU8": {
                "bit": 8,
                "description": "Port G pull-up bit y (y=0..10)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU9": {
                "bit": 9,
                "description": "Port G pull-up bit y (y=0..10)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              },
              "PU10": {
                "bit": 10,
                "description": "Port G pull-up bit y (y=0..10)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
              }
            },
            "PWR_PDCRG": {
              "PD0": {
                "bit": 0,
                "description": "Port G pull-down bit y (y=0..10)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
              },
              "PD1": {
                "bit": 1,
                "description": "Port G pull-down bit y (y=0..10)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
              },
              "PD2": {
                "bit": 2,
                "description": "Port G pull-down bit y (y=0..10)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
              },
              "PD3": {
                "bit": 3,
                "description": "Port G pull-down bit y (y=0..10)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
              },
              "PD4": {
                "bit": 4,
                "description": "Port G pull-down bit y (y=0..10)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
              },
              "PD5": {
                "bit": 5,
                "description": "Port G pull-down bit y (y=0..10)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
              },
              "PD6": {
                "bit": 6,
                "description": "Port G pull-down bit y (y=0..10)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
              },
              "PD7": {
                "bit": 7,
                "description": "Port G pull-down bit y (y=0..10)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
              },
              "PD8": {
                "bit": 8,
                "description": "Port G pull-down bit y (y=0..10)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
              },
              "PD9": {
                "bit": 9,
                "description": "Port G pull-down bit y (y=0..10)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
              },
              "PD10": {
                "bit": 10,
                "description": "Port G pull-down bit y (y=0..10)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
              }
            },
            "PWR_CR5": {
              "R1MODE": {
                "bit": 8,
                "description": "Main regular range 1 mode\nThis bit is only valid for the main regulator in range 1 and has no effect on range 2. It is recommended to reset this bit when the system frequency is greater than 150 MHz. Refer to"
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x50060800",
              "irq": 90
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x08",
              "size": 32,
              "description": "data register"
            }
          },
          "bits": {
            "CR": {
              "CED": {
                "bit": 5,
                "description": "Clock error detection"
              },
              "IE": {
                "bit": 3,
                "description": "Interrupt enable"
              },
              "RNGEN": {
                "bit": 2,
                "description": "Random number generator               enable"
              }
            },
            "SR": {
              "SEIS": {
                "bit": 6,
                "description": "Seed error interrupt               status"
              },
              "CEIS": {
                "bit": 5,
                "description": "Clock error interrupt               status"
              },
              "SECS": {
                "bit": 2,
                "description": "Seed error current status"
              },
              "CECS": {
                "bit": 1,
                "description": "Clock error current status"
              },
              "DRDY": {
                "bit": 0,
                "description": "Data ready"
              }
            },
            "DR": {
              "RNDATA": {
                "bit": 0,
                "description": "Random data",
                "width": 32
              }
            }
          }
        },
        "CRYPTO": {
          "instances": [
            {
              "name": "AES",
              "base": "0x50060000",
              "irq": 85
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "DINR": {
              "offset": "0x08",
              "size": 32,
              "description": "data input register"
            },
            "DOUTR": {
              "offset": "0x0C",
              "size": 32,
              "description": "data output register"
            },
            "KEYR0": {
              "offset": "0x10",
              "size": 32,
              "description": "key register 0"
            },
            "KEYR1": {
              "offset": "0x14",
              "size": 32,
              "description": "key register 1"
            },
            "KEYR2": {
              "offset": "0x18",
              "size": 32,
              "description": "key register 2"
            },
            "KEYR3": {
              "offset": "0x1C",
              "size": 32,
              "description": "key register 3"
            },
            "IVR0": {
              "offset": "0x20",
              "size": 32,
              "description": "initialization vector register           0"
            },
            "IVR1": {
              "offset": "0x24",
              "size": 32,
              "description": "initialization vector register           1"
            },
            "IVR2": {
              "offset": "0x28",
              "size": 32,
              "description": "initialization vector register           2"
            },
            "IVR3": {
              "offset": "0x2C",
              "size": 32,
              "description": "initialization vector register           3"
            },
            "KEYR4": {
              "offset": "0x30",
              "size": 32,
              "description": "key register 4"
            },
            "KEYR5": {
              "offset": "0x34",
              "size": 32,
              "description": "key register 5"
            },
            "KEYR6": {
              "offset": "0x38",
              "size": 32,
              "description": "key register 6"
            },
            "KEYR7": {
              "offset": "0x3C",
              "size": 32,
              "description": "key register 7"
            },
            "SUSP0R": {
              "offset": "0x40",
              "size": 32,
              "description": "suspend registers"
            },
            "SUSP1R": {
              "offset": "0x44",
              "size": 32,
              "description": "suspend registers"
            },
            "SUSP2R": {
              "offset": "0x48",
              "size": 32,
              "description": "suspend registers"
            },
            "SUSP3R": {
              "offset": "0x4C",
              "size": 32,
              "description": "suspend registers"
            },
            "SUSP4R": {
              "offset": "0x50",
              "size": 32,
              "description": "suspend registers"
            },
            "SUSP5R": {
              "offset": "0x54",
              "size": 32,
              "description": "suspend registers"
            },
            "SUSP6R": {
              "offset": "0x58",
              "size": 32,
              "description": "suspend registers"
            },
            "SUSP7R": {
              "offset": "0x5C",
              "size": 32,
              "description": "suspend registers"
            }
          },
          "bits": {
            "CR": {
              "NPBLB": {
                "bit": 20,
                "description": "NPBLB",
                "width": 4
              },
              "KEYSIZE": {
                "bit": 18,
                "description": "KEYSIZE"
              },
              "CHMOD_2": {
                "bit": 16,
                "description": "CHMOD_2"
              },
              "GCMPH": {
                "bit": 13,
                "description": "GCMPH",
                "width": 2
              },
              "DMAOUTEN": {
                "bit": 12,
                "description": "Enable DMA management of data output               phase"
              },
              "DMAINEN": {
                "bit": 11,
                "description": "Enable DMA management of data input               phase"
              },
              "ERRIE": {
                "bit": 10,
                "description": "Error interrupt enable"
              },
              "CCFIE": {
                "bit": 9,
                "description": "CCF flag interrupt enable"
              },
              "ERRC": {
                "bit": 8,
                "description": "Error clear"
              },
              "CCFC": {
                "bit": 7,
                "description": "Computation Complete Flag               Clear"
              },
              "CHMOD": {
                "bit": 5,
                "description": "AES chaining mode",
                "width": 2
              },
              "MODE": {
                "bit": 3,
                "description": "AES operating mode",
                "width": 2
              },
              "DATATYPE": {
                "bit": 1,
                "description": "Data type selection (for data in and               data out to/from the cryptographic               block)",
                "width": 2
              },
              "EN": {
                "bit": 0,
                "description": "AES enable"
              }
            },
            "SR": {
              "BUSY": {
                "bit": 3,
                "description": "BUSY"
              },
              "WRERR": {
                "bit": 2,
                "description": "Write error flag"
              },
              "RDERR": {
                "bit": 1,
                "description": "Read error flag"
              },
              "CCF": {
                "bit": 0,
                "description": "Computation complete flag"
              }
            },
            "DINR": {
              "AES_DINR": {
                "bit": 0,
                "description": "Data Input Register",
                "width": 32
              }
            },
            "DOUTR": {
              "AES_DOUTR": {
                "bit": 0,
                "description": "Data output register",
                "width": 32
              }
            },
            "KEYR0": {
              "AES_KEYR0": {
                "bit": 0,
                "description": "Data Output Register (LSB key               [31:0])",
                "width": 32
              }
            },
            "KEYR1": {
              "AES_KEYR1": {
                "bit": 0,
                "description": "AES key register (key               [63:32])",
                "width": 32
              }
            },
            "KEYR2": {
              "AES_KEYR2": {
                "bit": 0,
                "description": "AES key register (key               [95:64])",
                "width": 32
              }
            },
            "KEYR3": {
              "AES_KEYR3": {
                "bit": 0,
                "description": "AES key register (MSB key               [127:96])",
                "width": 32
              }
            },
            "IVR0": {
              "AES_IVR0": {
                "bit": 0,
                "description": "initialization vector register (LSB IVR               [31:0])",
                "width": 32
              }
            },
            "IVR1": {
              "AES_IVR1": {
                "bit": 0,
                "description": "Initialization Vector Register (IVR               [63:32])",
                "width": 32
              }
            },
            "IVR2": {
              "AES_IVR2": {
                "bit": 0,
                "description": "Initialization Vector Register (IVR               [95:64])",
                "width": 32
              }
            },
            "IVR3": {
              "AES_IVR3": {
                "bit": 0,
                "description": "Initialization Vector Register (MSB IVR               [127:96])",
                "width": 32
              }
            },
            "KEYR4": {
              "KEY": {
                "bit": 0,
                "description": "AES key",
                "width": 32
              }
            },
            "KEYR5": {
              "KEY": {
                "bit": 0,
                "description": "AES key",
                "width": 32
              }
            },
            "KEYR6": {
              "KEY": {
                "bit": 0,
                "description": "AES key",
                "width": 32
              }
            },
            "KEYR7": {
              "KEY": {
                "bit": 0,
                "description": "AES key",
                "width": 32
              }
            },
            "SUSP0R": {
              "SUSP": {
                "bit": 0,
                "description": "AES suspend",
                "width": 32
              }
            },
            "SUSP1R": {
              "SUSP": {
                "bit": 0,
                "description": "AES suspend",
                "width": 32
              }
            },
            "SUSP2R": {
              "SUSP": {
                "bit": 0,
                "description": "AES suspend",
                "width": 32
              }
            },
            "SUSP3R": {
              "SUSP": {
                "bit": 0,
                "description": "AES suspend",
                "width": 32
              }
            },
            "SUSP4R": {
              "SUSP": {
                "bit": 0,
                "description": "AES suspend",
                "width": 32
              }
            },
            "SUSP5R": {
              "SUSP": {
                "bit": 0,
                "description": "AES suspend",
                "width": 32
              }
            },
            "SUSP6R": {
              "SUSP": {
                "bit": 0,
                "description": "AES suspend",
                "width": 32
              }
            },
            "SUSP7R": {
              "SUSP": {
                "bit": 0,
                "description": "AES suspend",
                "width": 32
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOA",
              "base": "0x48000000"
            },
            {
              "name": "GPIOB",
              "base": "0x48000400"
            },
            {
              "name": "GPIOC",
              "base": "0x48000800"
            },
            {
              "name": "GPIOD",
              "base": "0x48000C00"
            },
            {
              "name": "GPIOE",
              "base": "0x48001000"
            },
            {
              "name": "GPIOF",
              "base": "0x48001400"
            },
            {
              "name": "GPIOG",
              "base": "0x48001800"
            }
          ],
          "registers": {
            "MODER": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO port mode register"
            },
            "OTYPER": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO port output type register"
            },
            "OSPEEDR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO port output speed           register"
            },
            "PUPDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO port pull-up/pull-down           register"
            },
            "IDR": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO port input data register"
            },
            "ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO port output data register"
            },
            "BSRR": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIO port bit set/reset           register"
            },
            "LCKR": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO port configuration lock           register"
            },
            "AFRL": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO alternate function low           register"
            },
            "AFRH": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO alternate function high           register"
            },
            "BRR": {
              "offset": "0x28",
              "size": 32,
              "description": "GPIO port bit reset register"
            }
          },
          "bits": {
            "MODER": {
              "MODER15": {
                "bit": 30,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER14": {
                "bit": 28,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER13": {
                "bit": 26,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER12": {
                "bit": 24,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER11": {
                "bit": 22,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER10": {
                "bit": 20,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER9": {
                "bit": 18,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER8": {
                "bit": 16,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER7": {
                "bit": 14,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER6": {
                "bit": 12,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER5": {
                "bit": 10,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER4": {
                "bit": 8,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER3": {
                "bit": 6,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER2": {
                "bit": 4,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER1": {
                "bit": 2,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "MODER0": {
                "bit": 0,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              }
            },
            "OTYPER": {
              "OT15": {
                "bit": 15,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT14": {
                "bit": 14,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT13": {
                "bit": 13,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT12": {
                "bit": 12,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT11": {
                "bit": 11,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT10": {
                "bit": 10,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT9": {
                "bit": 9,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT8": {
                "bit": 8,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT7": {
                "bit": 7,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT6": {
                "bit": 6,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT5": {
                "bit": 5,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT4": {
                "bit": 4,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT3": {
                "bit": 3,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT2": {
                "bit": 2,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT1": {
                "bit": 1,
                "description": "Port x configuration bits (y =               0..15)"
              },
              "OT0": {
                "bit": 0,
                "description": "Port x configuration bits (y =               0..15)"
              }
            },
            "OSPEEDR": {
              "OSPEEDR15": {
                "bit": 30,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR14": {
                "bit": 28,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR13": {
                "bit": 26,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR12": {
                "bit": 24,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR11": {
                "bit": 22,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR10": {
                "bit": 20,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR9": {
                "bit": 18,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR8": {
                "bit": 16,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR7": {
                "bit": 14,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR6": {
                "bit": 12,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR5": {
                "bit": 10,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR4": {
                "bit": 8,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR3": {
                "bit": 6,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR2": {
                "bit": 4,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR1": {
                "bit": 2,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "OSPEEDR0": {
                "bit": 0,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              }
            },
            "PUPDR": {
              "PUPDR15": {
                "bit": 30,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR14": {
                "bit": 28,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR13": {
                "bit": 26,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR12": {
                "bit": 24,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR11": {
                "bit": 22,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR10": {
                "bit": 20,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR9": {
                "bit": 18,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR8": {
                "bit": 16,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR7": {
                "bit": 14,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR6": {
                "bit": 12,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR5": {
                "bit": 10,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR4": {
                "bit": 8,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR3": {
                "bit": 6,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR2": {
                "bit": 4,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR1": {
                "bit": 2,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              },
              "PUPDR0": {
                "bit": 0,
                "description": "Port x configuration bits (y =               0..15)",
                "width": 2
              }
            },
            "IDR": {
              "IDR15": {
                "bit": 15,
                "description": "Port input data (y =               0..15)"
              },
              "IDR14": {
                "bit": 14,
                "description": "Port input data (y =               0..15)"
              },
              "IDR13": {
                "bit": 13,
                "description": "Port input data (y =               0..15)"
              },
              "IDR12": {
                "bit": 12,
                "description": "Port input data (y =               0..15)"
              },
              "IDR11": {
                "bit": 11,
                "description": "Port input data (y =               0..15)"
              },
              "IDR10": {
                "bit": 10,
                "description": "Port input data (y =               0..15)"
              },
              "IDR9": {
                "bit": 9,
                "description": "Port input data (y =               0..15)"
              },
              "IDR8": {
                "bit": 8,
                "description": "Port input data (y =               0..15)"
              },
              "IDR7": {
                "bit": 7,
                "description": "Port input data (y =               0..15)"
              },
              "IDR6": {
                "bit": 6,
                "description": "Port input data (y =               0..15)"
              },
              "IDR5": {
                "bit": 5,
                "description": "Port input data (y =               0..15)"
              },
              "IDR4": {
                "bit": 4,
                "description": "Port input data (y =               0..15)"
              },
              "IDR3": {
                "bit": 3,
                "description": "Port input data (y =               0..15)"
              },
              "IDR2": {
                "bit": 2,
                "description": "Port input data (y =               0..15)"
              },
              "IDR1": {
                "bit": 1,
                "description": "Port input data (y =               0..15)"
              },
              "IDR0": {
                "bit": 0,
                "description": "Port input data (y =               0..15)"
              }
            },
            "ODR": {
              "ODR15": {
                "bit": 15,
                "description": "Port output data (y =               0..15)"
              },
              "ODR14": {
                "bit": 14,
                "description": "Port output data (y =               0..15)"
              },
              "ODR13": {
                "bit": 13,
                "description": "Port output data (y =               0..15)"
              },
              "ODR12": {
                "bit": 12,
                "description": "Port output data (y =               0..15)"
              },
              "ODR11": {
                "bit": 11,
                "description": "Port output data (y =               0..15)"
              },
              "ODR10": {
                "bit": 10,
                "description": "Port output data (y =               0..15)"
              },
              "ODR9": {
                "bit": 9,
                "description": "Port output data (y =               0..15)"
              },
              "ODR8": {
                "bit": 8,
                "description": "Port output data (y =               0..15)"
              },
              "ODR7": {
                "bit": 7,
                "description": "Port output data (y =               0..15)"
              },
              "ODR6": {
                "bit": 6,
                "description": "Port output data (y =               0..15)"
              },
              "ODR5": {
                "bit": 5,
                "description": "Port output data (y =               0..15)"
              },
              "ODR4": {
                "bit": 4,
                "description": "Port output data (y =               0..15)"
              },
              "ODR3": {
                "bit": 3,
                "description": "Port output data (y =               0..15)"
              },
              "ODR2": {
                "bit": 2,
                "description": "Port output data (y =               0..15)"
              },
              "ODR1": {
                "bit": 1,
                "description": "Port output data (y =               0..15)"
              },
              "ODR0": {
                "bit": 0,
                "description": "Port output data (y =               0..15)"
              }
            },
            "BSRR": {
              "BR15": {
                "bit": 31,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR14": {
                "bit": 30,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR13": {
                "bit": 29,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR12": {
                "bit": 28,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR11": {
                "bit": 27,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR10": {
                "bit": 26,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR9": {
                "bit": 25,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR8": {
                "bit": 24,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR7": {
                "bit": 23,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR6": {
                "bit": 22,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR5": {
                "bit": 21,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR4": {
                "bit": 20,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR3": {
                "bit": 19,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR2": {
                "bit": 18,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR1": {
                "bit": 17,
                "description": "Port x reset bit y (y =               0..15)"
              },
              "BR0": {
                "bit": 16,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS15": {
                "bit": 15,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS14": {
                "bit": 14,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS13": {
                "bit": 13,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS12": {
                "bit": 12,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS11": {
                "bit": 11,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS10": {
                "bit": 10,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS9": {
                "bit": 9,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS8": {
                "bit": 8,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS7": {
                "bit": 7,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS6": {
                "bit": 6,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS5": {
                "bit": 5,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS4": {
                "bit": 4,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS3": {
                "bit": 3,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS2": {
                "bit": 2,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS1": {
                "bit": 1,
                "description": "Port x set bit y (y=               0..15)"
              },
              "BS0": {
                "bit": 0,
                "description": "Port x set bit y (y=               0..15)"
              }
            },
            "LCKR": {
              "LCKK": {
                "bit": 16,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK15": {
                "bit": 15,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK14": {
                "bit": 14,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK13": {
                "bit": 13,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK12": {
                "bit": 12,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK11": {
                "bit": 11,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK10": {
                "bit": 10,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK9": {
                "bit": 9,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK8": {
                "bit": 8,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK7": {
                "bit": 7,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK6": {
                "bit": 6,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK5": {
                "bit": 5,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK4": {
                "bit": 4,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK3": {
                "bit": 3,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK2": {
                "bit": 2,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK1": {
                "bit": 1,
                "description": "Port x lock bit y (y=               0..15)"
              },
              "LCK0": {
                "bit": 0,
                "description": "Port x lock bit y (y=               0..15)"
              }
            },
            "AFRL": {
              "AFRL7": {
                "bit": 28,
                "description": "Alternate function selection for port x               bit y (y = 0..7)",
                "width": 4
              },
              "AFRL6": {
                "bit": 24,
                "description": "Alternate function selection for port x               bit y (y = 0..7)",
                "width": 4
              },
              "AFRL5": {
                "bit": 20,
                "description": "Alternate function selection for port x               bit y (y = 0..7)",
                "width": 4
              },
              "AFRL4": {
                "bit": 16,
                "description": "Alternate function selection for port x               bit y (y = 0..7)",
                "width": 4
              },
              "AFRL3": {
                "bit": 12,
                "description": "Alternate function selection for port x               bit y (y = 0..7)",
                "width": 4
              },
              "AFRL2": {
                "bit": 8,
                "description": "Alternate function selection for port x               bit y (y = 0..7)",
                "width": 4
              },
              "AFRL1": {
                "bit": 4,
                "description": "Alternate function selection for port x               bit y (y = 0..7)",
                "width": 4
              },
              "AFRL0": {
                "bit": 0,
                "description": "Alternate function selection for port x               bit y (y = 0..7)",
                "width": 4
              }
            },
            "AFRH": {
              "AFRH15": {
                "bit": 28,
                "description": "Alternate function selection for port x               bit y (y = 8..15)",
                "width": 4
              },
              "AFRH14": {
                "bit": 24,
                "description": "Alternate function selection for port x               bit y (y = 8..15)",
                "width": 4
              },
              "AFRH13": {
                "bit": 20,
                "description": "Alternate function selection for port x               bit y (y = 8..15)",
                "width": 4
              },
              "AFRH12": {
                "bit": 16,
                "description": "Alternate function selection for port x               bit y (y = 8..15)",
                "width": 4
              },
              "AFRH11": {
                "bit": 12,
                "description": "Alternate function selection for port x               bit y (y = 8..15)",
                "width": 4
              },
              "AFRH10": {
                "bit": 8,
                "description": "Alternate function selection for port x               bit y (y = 8..15)",
                "width": 4
              },
              "AFRH9": {
                "bit": 4,
                "description": "Alternate function selection for port x               bit y (y = 8..15)",
                "width": 4
              },
              "AFRH8": {
                "bit": 0,
                "description": "Alternate function selection for port x               bit y (y = 8..15)",
                "width": 4
              }
            },
            "BRR": {
              "BR0": {
                "bit": 0,
                "description": "Port Reset bit"
              },
              "BR1": {
                "bit": 1,
                "description": "Port Reset bit"
              },
              "BR2": {
                "bit": 2,
                "description": "Port Reset bit"
              },
              "BR3": {
                "bit": 3,
                "description": "Port Reset bit"
              },
              "BR4": {
                "bit": 4,
                "description": "Port Reset bit"
              },
              "BR5": {
                "bit": 5,
                "description": "Port Reset bit"
              },
              "BR6": {
                "bit": 6,
                "description": "Port Reset bit"
              },
              "BR7": {
                "bit": 7,
                "description": "Port Reset bit"
              },
              "BR8": {
                "bit": 8,
                "description": "Port Reset bit"
              },
              "BR9": {
                "bit": 9,
                "description": "Port Reset bit"
              },
              "BR10": {
                "bit": 10,
                "description": "Port Reset bit"
              },
              "BR11": {
                "bit": 11,
                "description": "Port Reset bit"
              },
              "BR12": {
                "bit": 12,
                "description": "Port Reset bit"
              },
              "BR13": {
                "bit": 13,
                "description": "Port Reset bit"
              },
              "BR14": {
                "bit": 14,
                "description": "Port Reset bit"
              },
              "BR15": {
                "bit": 15,
                "description": "Port Reset bit"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIM15",
              "base": "0x40014000"
            },
            {
              "name": "TIM16",
              "base": "0x40014400"
            },
            {
              "name": "TIM17",
              "base": "0x40014800"
            },
            {
              "name": "TIM1",
              "base": "0x40012C00",
              "irq": 24
            },
            {
              "name": "TIM8",
              "base": "0x40013400",
              "irq": 43
            },
            {
              "name": "TIM2",
              "base": "0x40000000",
              "irq": 28
            },
            {
              "name": "TIM3",
              "base": "0x40000400",
              "irq": 29
            },
            {
              "name": "TIM4",
              "base": "0x40000800",
              "irq": 30
            },
            {
              "name": "TIM6",
              "base": "0x40001000",
              "irq": 54
            },
            {
              "name": "TIM7",
              "base": "0x40001400",
              "irq": 55
            },
            {
              "name": "LPTIMER1",
              "base": "0x40007C00"
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SMCR": {
              "offset": "0x08",
              "size": 32,
              "description": "slave mode control register"
            },
            "DIER": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA/Interrupt enable register"
            },
            "SR": {
              "offset": "0x10",
              "size": 32,
              "description": "status register"
            },
            "EGR": {
              "offset": "0x14",
              "size": 32,
              "description": "event generation register"
            },
            "CCMR1_Output": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register (output           mode)"
            },
            "CCMR1_Input": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register 1 (input           mode)"
            },
            "CCER": {
              "offset": "0x20",
              "size": 32,
              "description": "capture/compare enable           register"
            },
            "CNT": {
              "offset": "0x24",
              "size": 32,
              "description": "counter"
            },
            "PSC": {
              "offset": "0x28",
              "size": 32,
              "description": "prescaler"
            },
            "ARR": {
              "offset": "0x2C",
              "size": 32,
              "description": "auto-reload register"
            },
            "RCR": {
              "offset": "0x30",
              "size": 32,
              "description": "repetition counter register"
            },
            "CCR1": {
              "offset": "0x34",
              "size": 32,
              "description": "capture/compare register 1"
            },
            "CCR2": {
              "offset": "0x38",
              "size": 32,
              "description": "capture/compare register 2"
            },
            "BDTR": {
              "offset": "0x44",
              "size": 32,
              "description": "break and dead-time register"
            },
            "DTR2": {
              "offset": "0x54",
              "size": 32,
              "description": "timer Deadtime Register 2"
            },
            "TISEL": {
              "offset": "0x5C",
              "size": 32,
              "description": "TIM timer input selection           register"
            },
            "AF1": {
              "offset": "0x60",
              "size": 32,
              "description": "TIM alternate function option register           1"
            },
            "AF2": {
              "offset": "0x64",
              "size": 32,
              "description": "TIM alternate function option register           2"
            },
            "DCR": {
              "offset": "0x3DC",
              "size": 32,
              "description": "DMA control register"
            },
            "DMAR": {
              "offset": "0x3E0",
              "size": 32,
              "description": "DMA address for full transfer"
            }
          },
          "bits": {
            "CR1": {
              "CEN": {
                "bit": 0,
                "description": "Counter enable"
              },
              "UDIS": {
                "bit": 1,
                "description": "Update disable"
              },
              "URS": {
                "bit": 2,
                "description": "Update request source"
              },
              "OPM": {
                "bit": 3,
                "description": "One-pulse mode"
              },
              "ARPE": {
                "bit": 7,
                "description": "Auto-reload preload enable"
              },
              "CKD": {
                "bit": 8,
                "description": "Clock division",
                "width": 2
              },
              "UIFREMAP": {
                "bit": 11,
                "description": "UIF status bit remapping"
              },
              "DITHEN": {
                "bit": 12,
                "description": "Dithering Enable"
              }
            },
            "CR2": {
              "OIS2": {
                "bit": 10,
                "description": "Output idle state 2 (OC2               output)"
              },
              "OIS1N": {
                "bit": 9,
                "description": "Output Idle state 1"
              },
              "OIS1": {
                "bit": 8,
                "description": "Output Idle state 1"
              },
              "TI1S": {
                "bit": 7,
                "description": "TI1 selection"
              },
              "MMS": {
                "bit": 4,
                "description": "Master mode selection",
                "width": 3
              },
              "CCDS": {
                "bit": 3,
                "description": "Capture/compare DMA               selection"
              },
              "CCUS": {
                "bit": 2,
                "description": "Capture/compare control update               selection"
              },
              "CCPC": {
                "bit": 0,
                "description": "Capture/compare preloaded               control"
              }
            },
            "SMCR": {
              "TS_4_3": {
                "bit": 20,
                "description": "Trigger selection - bit               4:3",
                "width": 2
              },
              "SMS_3": {
                "bit": 16,
                "description": "Slave mode selection - bit               3"
              },
              "MSM": {
                "bit": 7,
                "description": "Master/Slave mode"
              },
              "TS": {
                "bit": 4,
                "description": "Trigger selection",
                "width": 3
              },
              "SMS": {
                "bit": 0,
                "description": "Slave mode selection",
                "width": 3
              }
            },
            "DIER": {
              "TDE": {
                "bit": 14,
                "description": "Trigger DMA request enable"
              },
              "COMDE": {
                "bit": 13,
                "description": "COM DMA request enable"
              },
              "CC2DE": {
                "bit": 10,
                "description": "Capture/Compare 2 DMA request               enable"
              },
              "CC1DE": {
                "bit": 9,
                "description": "Capture/Compare 1 DMA request               enable"
              },
              "UDE": {
                "bit": 8,
                "description": "Update DMA request enable"
              },
              "BIE": {
                "bit": 7,
                "description": "Break interrupt enable"
              },
              "TIE": {
                "bit": 6,
                "description": "Trigger interrupt enable"
              },
              "COMIE": {
                "bit": 5,
                "description": "COM interrupt enable"
              },
              "CC2IE": {
                "bit": 2,
                "description": "Capture/Compare 2 interrupt               enable"
              },
              "CC1IE": {
                "bit": 1,
                "description": "Capture/Compare 1 interrupt               enable"
              },
              "UIE": {
                "bit": 0,
                "description": "Update interrupt enable"
              }
            },
            "SR": {
              "CC2OF": {
                "bit": 10,
                "description": "Capture/Compare 2 overcapture               flag"
              },
              "CC1OF": {
                "bit": 9,
                "description": "Capture/Compare 1 overcapture               flag"
              },
              "BIF": {
                "bit": 7,
                "description": "Break interrupt flag"
              },
              "TIF": {
                "bit": 6,
                "description": "Trigger interrupt flag"
              },
              "COMIF": {
                "bit": 5,
                "description": "COM interrupt flag"
              },
              "CC2IF": {
                "bit": 2,
                "description": "Capture/compare 2 interrupt               flag"
              },
              "CC1IF": {
                "bit": 1,
                "description": "Capture/compare 1 interrupt               flag"
              },
              "UIF": {
                "bit": 0,
                "description": "Update interrupt flag"
              }
            },
            "EGR": {
              "BG": {
                "bit": 7,
                "description": "Break generation"
              },
              "TG": {
                "bit": 6,
                "description": "Trigger generation"
              },
              "COMG": {
                "bit": 5,
                "description": "Capture/Compare control update               generation"
              },
              "CC2G": {
                "bit": 2,
                "description": "Capture/compare 2               generation"
              },
              "CC1G": {
                "bit": 1,
                "description": "Capture/compare 1               generation"
              },
              "UG": {
                "bit": 0,
                "description": "Update generation"
              }
            },
            "CCMR1_Output": {
              "OC2M_3": {
                "bit": 24,
                "description": "Output Compare 2 mode - bit               3"
              },
              "OC1M_3": {
                "bit": 16,
                "description": "Output Compare 1 mode"
              },
              "OC2M": {
                "bit": 12,
                "description": "OC2M",
                "width": 3
              },
              "OC2PE": {
                "bit": 11,
                "description": "OC2PE"
              },
              "OC2FE": {
                "bit": 10,
                "description": "OC2FE"
              },
              "CC2S": {
                "bit": 8,
                "description": "CC2S",
                "width": 2
              },
              "OC1CE": {
                "bit": 7,
                "description": "OC1CE"
              },
              "OC1M": {
                "bit": 4,
                "description": "Output Compare 1 mode",
                "width": 3
              },
              "OC1PE": {
                "bit": 3,
                "description": "Output Compare 1 preload               enable"
              },
              "OC1FE": {
                "bit": 2,
                "description": "Output Compare 1 fast               enable"
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1               selection",
                "width": 2
              }
            },
            "CCMR1_Input": {
              "IC2F": {
                "bit": 12,
                "description": "IC2F",
                "width": 4
              },
              "IC2PSC": {
                "bit": 10,
                "description": "IC2PSC",
                "width": 2
              },
              "CC2S": {
                "bit": 8,
                "description": "CC2S",
                "width": 2
              },
              "IC1F": {
                "bit": 4,
                "description": "Input capture 1 filter",
                "width": 4
              },
              "IC1PSC": {
                "bit": 2,
                "description": "Input capture 1 prescaler",
                "width": 2
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1               selection",
                "width": 2
              }
            },
            "CCER": {
              "CC2NP": {
                "bit": 7,
                "description": "Capture/Compare 2 complementary output               polarity"
              },
              "CC2P": {
                "bit": 5,
                "description": "Capture/Compare 2 output               polarity"
              },
              "CC2E": {
                "bit": 4,
                "description": "Capture/Compare 2 output               enable"
              },
              "CC1NP": {
                "bit": 3,
                "description": "Capture/Compare 1 output               Polarity"
              },
              "CC1NE": {
                "bit": 2,
                "description": "Capture/Compare 1 complementary output               enable"
              },
              "CC1P": {
                "bit": 1,
                "description": "Capture/Compare 1 output               Polarity"
              },
              "CC1E": {
                "bit": 0,
                "description": "Capture/Compare 1 output               enable"
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "counter value",
                "width": 16
              },
              "UIFCPY": {
                "bit": 31,
                "description": "UIF Copy"
              }
            },
            "PSC": {
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 16
              }
            },
            "ARR": {
              "ARR": {
                "bit": 0,
                "description": "Auto-reload value",
                "width": 16
              }
            },
            "RCR": {
              "REP": {
                "bit": 0,
                "description": "Repetition counter value",
                "width": 8
              }
            },
            "CCR1": {
              "CCR1": {
                "bit": 0,
                "description": "Capture/Compare 1 value",
                "width": 16
              }
            },
            "CCR2": {
              "CCR2": {
                "bit": 0,
                "description": "Capture/Compare 1 value",
                "width": 16
              }
            },
            "BDTR": {
              "DTG": {
                "bit": 0,
                "description": "Dead-time generator setup",
                "width": 8
              },
              "LOCK": {
                "bit": 8,
                "description": "Lock configuration",
                "width": 2
              },
              "OSSI": {
                "bit": 10,
                "description": "Off-state selection for Idle               mode"
              },
              "OSSR": {
                "bit": 11,
                "description": "Off-state selection for Run               mode"
              },
              "BKE": {
                "bit": 12,
                "description": "Break enable"
              },
              "BKP": {
                "bit": 13,
                "description": "Break polarity"
              },
              "AOE": {
                "bit": 14,
                "description": "Automatic output enable"
              },
              "MOE": {
                "bit": 15,
                "description": "Main output enable"
              },
              "BKF": {
                "bit": 16,
                "description": "Break filter",
                "width": 4
              },
              "BKDSRM": {
                "bit": 26,
                "description": "BKDSRM"
              },
              "BKBID": {
                "bit": 28,
                "description": "BKBID"
              }
            },
            "DTR2": {
              "DTGF": {
                "bit": 0,
                "description": "Dead-time generator setup",
                "width": 8
              },
              "DTAE": {
                "bit": 16,
                "description": "Deadtime Asymmetric Enable"
              },
              "DTPE": {
                "bit": 17,
                "description": "Deadtime Preload Enable"
              }
            },
            "TISEL": {
              "TI1SEL": {
                "bit": 0,
                "description": "TI1[0] to TI1[15] input               selection",
                "width": 4
              },
              "TI2SEL": {
                "bit": 8,
                "description": "TI2[0] to TI2[15] input               selection",
                "width": 4
              }
            },
            "AF1": {
              "BKCMP4P": {
                "bit": 13,
                "description": "BRK COMP4 input polarity"
              },
              "BKCMP3P": {
                "bit": 12,
                "description": "BRK COMP3 input polarity"
              },
              "BKCMP2P": {
                "bit": 11,
                "description": "BRK COMP2 input polarity"
              },
              "BKCMP1P": {
                "bit": 10,
                "description": "BRK COMP1 input polarity"
              },
              "BKINP": {
                "bit": 9,
                "description": "BRK BKIN input polarity"
              },
              "BKCMP7E": {
                "bit": 7,
                "description": "BRK COMP7 enable"
              },
              "BKCMP6E": {
                "bit": 6,
                "description": "BRK COMP6 enable"
              },
              "BKCMP5E": {
                "bit": 5,
                "description": "BRK COMP5 enable"
              },
              "BKCMP4E": {
                "bit": 4,
                "description": "BRK COMP4 enable"
              },
              "BKCMP3E": {
                "bit": 3,
                "description": "BRK COMP3 enable"
              },
              "BKCMP2E": {
                "bit": 2,
                "description": "BRK COMP2 enable"
              },
              "BKCMP1E": {
                "bit": 1,
                "description": "BRK COMP1 enable"
              },
              "BKINE": {
                "bit": 0,
                "description": "BRK BKIN input enable"
              }
            },
            "AF2": {
              "OCRSEL": {
                "bit": 16,
                "description": "OCREF_CLR source selection",
                "width": 3
              }
            },
            "DCR": {
              "DBL": {
                "bit": 8,
                "description": "DMA burst length",
                "width": 5
              },
              "DBA": {
                "bit": 0,
                "description": "DMA base address",
                "width": 5
              }
            },
            "DMAR": {
              "DMAB": {
                "bit": 0,
                "description": "DMA register for burst               accesses",
                "width": 32
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "USART1",
              "base": "0x40013800",
              "irq": 37
            },
            {
              "name": "USART2",
              "base": "0x40004400",
              "irq": 38
            },
            {
              "name": "USART3",
              "base": "0x40004800",
              "irq": 39
            },
            {
              "name": "UART4",
              "base": "0x40004C00",
              "irq": 52
            },
            {
              "name": "LPUART1",
              "base": "0x40008000",
              "irq": 49
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "CR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register 3"
            },
            "BRR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Baud rate register"
            },
            "GTPR": {
              "offset": "0x10",
              "size": 32,
              "description": "Guard time and prescaler           register"
            },
            "RTOR": {
              "offset": "0x14",
              "size": 32,
              "description": "Receiver timeout register"
            },
            "RQR": {
              "offset": "0x18",
              "size": 32,
              "description": "Request register"
            },
            "ISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt & status           register"
            },
            "ICR": {
              "offset": "0x20",
              "size": 32,
              "description": "Interrupt flag clear register"
            },
            "RDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive data register"
            },
            "TDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmit data register"
            },
            "PRESC": {
              "offset": "0x2C",
              "size": 32,
              "description": "USART prescaler register"
            }
          },
          "bits": {
            "CR1": {
              "RXFFIE": {
                "bit": 31,
                "description": "RXFFIE"
              },
              "TXFEIE": {
                "bit": 30,
                "description": "TXFEIE"
              },
              "FIFOEN": {
                "bit": 29,
                "description": "FIFOEN"
              },
              "M1": {
                "bit": 28,
                "description": "M1"
              },
              "EOBIE": {
                "bit": 27,
                "description": "End of Block interrupt               enable"
              },
              "RTOIE": {
                "bit": 26,
                "description": "Receiver timeout interrupt               enable"
              },
              "DEAT4": {
                "bit": 25,
                "description": "Driver Enable assertion               time"
              },
              "DEAT3": {
                "bit": 24,
                "description": "DEAT3"
              },
              "DEAT2": {
                "bit": 23,
                "description": "DEAT2"
              },
              "DEAT1": {
                "bit": 22,
                "description": "DEAT1"
              },
              "DEAT0": {
                "bit": 21,
                "description": "DEAT0"
              },
              "DEDT4": {
                "bit": 20,
                "description": "Driver Enable de-assertion               time"
              },
              "DEDT3": {
                "bit": 19,
                "description": "DEDT3"
              },
              "DEDT2": {
                "bit": 18,
                "description": "DEDT2"
              },
              "DEDT1": {
                "bit": 17,
                "description": "DEDT1"
              },
              "DEDT0": {
                "bit": 16,
                "description": "DEDT0"
              },
              "OVER8": {
                "bit": 15,
                "description": "Oversampling mode"
              },
              "CMIE": {
                "bit": 14,
                "description": "Character match interrupt               enable"
              },
              "MME": {
                "bit": 13,
                "description": "Mute mode enable"
              },
              "M0": {
                "bit": 12,
                "description": "Word length"
              },
              "WAKE": {
                "bit": 11,
                "description": "Receiver wakeup method"
              },
              "PCE": {
                "bit": 10,
                "description": "Parity control enable"
              },
              "PS": {
                "bit": 9,
                "description": "Parity selection"
              },
              "PEIE": {
                "bit": 8,
                "description": "PE interrupt enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "interrupt enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission complete interrupt               enable"
              },
              "RXNEIE": {
                "bit": 5,
                "description": "RXNE interrupt enable"
              },
              "IDLEIE": {
                "bit": 4,
                "description": "IDLE interrupt enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter enable"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver enable"
              },
              "UESM": {
                "bit": 1,
                "description": "USART enable in Stop mode"
              },
              "UE": {
                "bit": 0,
                "description": "USART enable"
              }
            },
            "CR2": {
              "ADD4_7": {
                "bit": 28,
                "description": "Address of the USART node",
                "width": 4
              },
              "ADD0_3": {
                "bit": 24,
                "description": "Address of the USART node",
                "width": 4
              },
              "RTOEN": {
                "bit": 23,
                "description": "Receiver timeout enable"
              },
              "ABRMOD1": {
                "bit": 22,
                "description": "Auto baud rate mode"
              },
              "ABRMOD0": {
                "bit": 21,
                "description": "ABRMOD0"
              },
              "ABREN": {
                "bit": 20,
                "description": "Auto baud rate enable"
              },
              "MSBFIRST": {
                "bit": 19,
                "description": "Most significant bit first"
              },
              "TAINV": {
                "bit": 18,
                "description": "Binary data inversion"
              },
              "TXINV": {
                "bit": 17,
                "description": "TX pin active level               inversion"
              },
              "RXINV": {
                "bit": 16,
                "description": "RX pin active level               inversion"
              },
              "SWAP": {
                "bit": 15,
                "description": "Swap TX/RX pins"
              },
              "LINEN": {
                "bit": 14,
                "description": "LIN mode enable"
              },
              "STOP": {
                "bit": 12,
                "description": "STOP bits",
                "width": 2
              },
              "CLKEN": {
                "bit": 11,
                "description": "Clock enable"
              },
              "CPOL": {
                "bit": 10,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 9,
                "description": "Clock phase"
              },
              "LBCL": {
                "bit": 8,
                "description": "Last bit clock pulse"
              },
              "LBDIE": {
                "bit": 6,
                "description": "LIN break detection interrupt               enable"
              },
              "LBDL": {
                "bit": 5,
                "description": "LIN break detection length"
              },
              "ADDM7": {
                "bit": 4,
                "description": "7-bit Address Detection/4-bit Address               Detection"
              },
              "DIS_NSS": {
                "bit": 3,
                "description": "DIS_NSS"
              },
              "SLVEN": {
                "bit": 0,
                "description": "SLVEN"
              }
            },
            "CR3": {
              "TXFTCFG": {
                "bit": 29,
                "description": "TXFTCFG",
                "width": 3
              },
              "RXFTIE": {
                "bit": 28,
                "description": "RXFTIE"
              },
              "RXFTCFG": {
                "bit": 25,
                "description": "RXFTCFG",
                "width": 3
              },
              "TCBGTIE": {
                "bit": 24,
                "description": "TCBGTIE"
              },
              "TXFTIE": {
                "bit": 23,
                "description": "TXFTIE"
              },
              "WUFIE": {
                "bit": 22,
                "description": "Wakeup from Stop mode interrupt               enable"
              },
              "WUS": {
                "bit": 20,
                "description": "Wakeup from Stop mode interrupt flag               selection",
                "width": 2
              },
              "SCARCNT": {
                "bit": 17,
                "description": "Smartcard auto-retry count",
                "width": 3
              },
              "DEP": {
                "bit": 15,
                "description": "Driver enable polarity               selection"
              },
              "DEM": {
                "bit": 14,
                "description": "Driver enable mode"
              },
              "DDRE": {
                "bit": 13,
                "description": "DMA Disable on Reception               Error"
              },
              "OVRDIS": {
                "bit": 12,
                "description": "Overrun Disable"
              },
              "ONEBIT": {
                "bit": 11,
                "description": "One sample bit method               enable"
              },
              "CTSIE": {
                "bit": 10,
                "description": "CTS interrupt enable"
              },
              "CTSE": {
                "bit": 9,
                "description": "CTS enable"
              },
              "RTSE": {
                "bit": 8,
                "description": "RTS enable"
              },
              "DMAT": {
                "bit": 7,
                "description": "DMA enable transmitter"
              },
              "DMAR": {
                "bit": 6,
                "description": "DMA enable receiver"
              },
              "SCEN": {
                "bit": 5,
                "description": "Smartcard mode enable"
              },
              "NACK": {
                "bit": 4,
                "description": "Smartcard NACK enable"
              },
              "HDSEL": {
                "bit": 3,
                "description": "Half-duplex selection"
              },
              "IRLP": {
                "bit": 2,
                "description": "Ir low-power"
              },
              "IREN": {
                "bit": 1,
                "description": "Ir mode enable"
              },
              "EIE": {
                "bit": 0,
                "description": "Error interrupt enable"
              }
            },
            "BRR": {
              "DIV_Mantissa": {
                "bit": 4,
                "description": "DIV_Mantissa",
                "width": 12
              },
              "DIV_Fraction": {
                "bit": 0,
                "description": "DIV_Fraction",
                "width": 4
              }
            },
            "GTPR": {
              "GT": {
                "bit": 8,
                "description": "Guard time value",
                "width": 8
              },
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 8
              }
            },
            "RTOR": {
              "BLEN": {
                "bit": 24,
                "description": "Block Length",
                "width": 8
              },
              "RTO": {
                "bit": 0,
                "description": "Receiver timeout value",
                "width": 24
              }
            },
            "RQR": {
              "TXFRQ": {
                "bit": 4,
                "description": "Transmit data flush               request"
              },
              "RXFRQ": {
                "bit": 3,
                "description": "Receive data flush request"
              },
              "MMRQ": {
                "bit": 2,
                "description": "Mute mode request"
              },
              "SBKRQ": {
                "bit": 1,
                "description": "Send break request"
              },
              "ABRRQ": {
                "bit": 0,
                "description": "Auto baud rate request"
              }
            },
            "ISR": {
              "TXFT": {
                "bit": 27,
                "description": "TXFT"
              },
              "RXFT": {
                "bit": 26,
                "description": "RXFT"
              },
              "TCBGT": {
                "bit": 25,
                "description": "TCBGT"
              },
              "RXFF": {
                "bit": 24,
                "description": "RXFF"
              },
              "TXFE": {
                "bit": 23,
                "description": "TXFE"
              },
              "REACK": {
                "bit": 22,
                "description": "REACK"
              },
              "TEACK": {
                "bit": 21,
                "description": "TEACK"
              },
              "WUF": {
                "bit": 20,
                "description": "WUF"
              },
              "RWU": {
                "bit": 19,
                "description": "RWU"
              },
              "SBKF": {
                "bit": 18,
                "description": "SBKF"
              },
              "CMF": {
                "bit": 17,
                "description": "CMF"
              },
              "BUSY": {
                "bit": 16,
                "description": "BUSY"
              },
              "ABRF": {
                "bit": 15,
                "description": "ABRF"
              },
              "ABRE": {
                "bit": 14,
                "description": "ABRE"
              },
              "UDR": {
                "bit": 13,
                "description": "UDR"
              },
              "EOBF": {
                "bit": 12,
                "description": "EOBF"
              },
              "RTOF": {
                "bit": 11,
                "description": "RTOF"
              },
              "CTS": {
                "bit": 10,
                "description": "CTS"
              },
              "CTSIF": {
                "bit": 9,
                "description": "CTSIF"
              },
              "LBDF": {
                "bit": 8,
                "description": "LBDF"
              },
              "TXE": {
                "bit": 7,
                "description": "TXE"
              },
              "TC": {
                "bit": 6,
                "description": "TC"
              },
              "RXNE": {
                "bit": 5,
                "description": "RXNE"
              },
              "IDLE": {
                "bit": 4,
                "description": "IDLE"
              },
              "ORE": {
                "bit": 3,
                "description": "ORE"
              },
              "NF": {
                "bit": 2,
                "description": "NF"
              },
              "FE": {
                "bit": 1,
                "description": "FE"
              },
              "PE": {
                "bit": 0,
                "description": "PE"
              }
            },
            "ICR": {
              "WUCF": {
                "bit": 20,
                "description": "Wakeup from Stop mode clear               flag"
              },
              "CMCF": {
                "bit": 17,
                "description": "Character match clear flag"
              },
              "UDRCF": {
                "bit": 13,
                "description": "UDRCF"
              },
              "EOBCF": {
                "bit": 12,
                "description": "End of block clear flag"
              },
              "RTOCF": {
                "bit": 11,
                "description": "Receiver timeout clear               flag"
              },
              "CTSCF": {
                "bit": 9,
                "description": "CTS clear flag"
              },
              "LBDCF": {
                "bit": 8,
                "description": "LIN break detection clear               flag"
              },
              "TCBGTCF": {
                "bit": 7,
                "description": "TCBGTCF"
              },
              "TCCF": {
                "bit": 6,
                "description": "Transmission complete clear               flag"
              },
              "TXFECF": {
                "bit": 5,
                "description": "TXFECF"
              },
              "IDLECF": {
                "bit": 4,
                "description": "Idle line detected clear               flag"
              },
              "ORECF": {
                "bit": 3,
                "description": "Overrun error clear flag"
              },
              "NCF": {
                "bit": 2,
                "description": "Noise detected clear flag"
              },
              "FECF": {
                "bit": 1,
                "description": "Framing error clear flag"
              },
              "PECF": {
                "bit": 0,
                "description": "Parity error clear flag"
              }
            },
            "RDR": {
              "RDR": {
                "bit": 0,
                "description": "Receive data value",
                "width": 9
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "Transmit data value",
                "width": 9
              }
            },
            "PRESC": {
              "PRESCALER": {
                "bit": 0,
                "description": "PRESCALER",
                "width": 4
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI1",
              "base": "0x40013000",
              "irq": 35
            },
            {
              "name": "SPI3",
              "base": "0x40003C00",
              "irq": 51
            },
            {
              "name": "SPI2",
              "base": "0x40003800",
              "irq": 36
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x0C",
              "size": 32,
              "description": "data register"
            },
            "CRCPR": {
              "offset": "0x10",
              "size": 32,
              "description": "CRC polynomial register"
            },
            "RXCRCR": {
              "offset": "0x14",
              "size": 32,
              "description": "RX CRC register"
            },
            "TXCRCR": {
              "offset": "0x18",
              "size": 32,
              "description": "TX CRC register"
            },
            "I2SCFGR": {
              "offset": "0x1C",
              "size": 32,
              "description": "configuration register"
            },
            "I2SPR": {
              "offset": "0x20",
              "size": 32,
              "description": "prescaler register"
            }
          },
          "bits": {
            "CR1": {
              "BIDIMODE": {
                "bit": 15,
                "description": "Bidirectional data mode               enable"
              },
              "BIDIOE": {
                "bit": 14,
                "description": "Output enable in bidirectional               mode"
              },
              "CRCEN": {
                "bit": 13,
                "description": "Hardware CRC calculation               enable"
              },
              "CRCNEXT": {
                "bit": 12,
                "description": "CRC transfer next"
              },
              "DFF": {
                "bit": 11,
                "description": "Data frame format"
              },
              "RXONLY": {
                "bit": 10,
                "description": "Receive only"
              },
              "SSM": {
                "bit": 9,
                "description": "Software slave management"
              },
              "SSI": {
                "bit": 8,
                "description": "Internal slave select"
              },
              "LSBFIRST": {
                "bit": 7,
                "description": "Frame format"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI enable"
              },
              "BR": {
                "bit": 3,
                "description": "Baud rate control",
                "width": 3
              },
              "MSTR": {
                "bit": 2,
                "description": "Master selection"
              },
              "CPOL": {
                "bit": 1,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 0,
                "description": "Clock phase"
              }
            },
            "CR2": {
              "RXDMAEN": {
                "bit": 0,
                "description": "Rx buffer DMA enable"
              },
              "TXDMAEN": {
                "bit": 1,
                "description": "Tx buffer DMA enable"
              },
              "SSOE": {
                "bit": 2,
                "description": "SS output enable"
              },
              "NSSP": {
                "bit": 3,
                "description": "NSS pulse management"
              },
              "FRF": {
                "bit": 4,
                "description": "Frame format"
              },
              "ERRIE": {
                "bit": 5,
                "description": "Error interrupt enable"
              },
              "RXNEIE": {
                "bit": 6,
                "description": "RX buffer not empty interrupt               enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "Tx buffer empty interrupt               enable"
              },
              "DS": {
                "bit": 8,
                "description": "Data size",
                "width": 4
              },
              "FRXTH": {
                "bit": 12,
                "description": "FIFO reception threshold"
              },
              "LDMA_RX": {
                "bit": 13,
                "description": "Last DMA transfer for               reception"
              },
              "LDMA_TX": {
                "bit": 14,
                "description": "Last DMA transfer for               transmission"
              }
            },
            "SR": {
              "RXNE": {
                "bit": 0,
                "description": "Receive buffer not empty"
              },
              "TXE": {
                "bit": 1,
                "description": "Transmit buffer empty"
              },
              "CRCERR": {
                "bit": 4,
                "description": "CRC error flag"
              },
              "MODF": {
                "bit": 5,
                "description": "Mode fault"
              },
              "OVR": {
                "bit": 6,
                "description": "Overrun flag"
              },
              "BSY": {
                "bit": 7,
                "description": "Busy flag"
              },
              "TIFRFE": {
                "bit": 8,
                "description": "TI frame format error"
              },
              "FRLVL": {
                "bit": 9,
                "description": "FIFO reception level",
                "width": 2
              },
              "FTLVL": {
                "bit": 11,
                "description": "FIFO transmission level",
                "width": 2
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register",
                "width": 16
              }
            },
            "CRCPR": {
              "CRCPOLY": {
                "bit": 0,
                "description": "CRC polynomial register",
                "width": 16
              }
            },
            "RXCRCR": {
              "RxCRC": {
                "bit": 0,
                "description": "Rx CRC register",
                "width": 16
              }
            },
            "TXCRCR": {
              "TxCRC": {
                "bit": 0,
                "description": "Tx CRC register",
                "width": 16
              }
            },
            "I2SCFGR": {
              "CHLEN": {
                "bit": 0,
                "description": "CHLEN"
              },
              "DATLEN": {
                "bit": 1,
                "description": "DATLEN",
                "width": 2
              },
              "CKPOL": {
                "bit": 3,
                "description": "CKPOL"
              },
              "I2SSTD": {
                "bit": 4,
                "description": "I2SSTD",
                "width": 2
              },
              "PCMSYNC": {
                "bit": 7,
                "description": "PCMSYNC"
              },
              "I2SCFG": {
                "bit": 8,
                "description": "I2SCFG",
                "width": 2
              },
              "I2SE": {
                "bit": 10,
                "description": "I2SE"
              },
              "I2SMOD": {
                "bit": 11,
                "description": "I2SMOD"
              }
            },
            "I2SPR": {
              "I2SDIV": {
                "bit": 0,
                "description": "I2SDIV",
                "width": 8
              },
              "ODD": {
                "bit": 8,
                "description": "ODD"
              },
              "MCKOE": {
                "bit": 9,
                "description": "MCKOE"
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x40010400",
              "irq": 1
            }
          ],
          "registers": {
            "IMR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt mask register"
            },
            "EMR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Event mask register"
            },
            "RTSR1": {
              "offset": "0x08",
              "size": 32,
              "description": "Rising Trigger selection           register"
            },
            "FTSR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "Falling Trigger selection           register"
            },
            "SWIER1": {
              "offset": "0x10",
              "size": 32,
              "description": "Software interrupt event           register"
            },
            "PR1": {
              "offset": "0x14",
              "size": 32,
              "description": "Pending register"
            },
            "IMR2": {
              "offset": "0x20",
              "size": 32,
              "description": "Interrupt mask register"
            },
            "EMR2": {
              "offset": "0x24",
              "size": 32,
              "description": "Event mask register"
            },
            "RTSR2": {
              "offset": "0x28",
              "size": 32,
              "description": "Rising Trigger selection           register"
            },
            "FTSR2": {
              "offset": "0x2C",
              "size": 32,
              "description": "Falling Trigger selection           register"
            },
            "SWIER2": {
              "offset": "0x30",
              "size": 32,
              "description": "Software interrupt event           register"
            },
            "PR2": {
              "offset": "0x34",
              "size": 32,
              "description": "Pending register"
            }
          },
          "bits": {
            "IMR1": {
              "IM0": {
                "bit": 0,
                "description": "Interrupt Mask on line 0"
              },
              "IM1": {
                "bit": 1,
                "description": "Interrupt Mask on line 1"
              },
              "IM2": {
                "bit": 2,
                "description": "Interrupt Mask on line 2"
              },
              "IM3": {
                "bit": 3,
                "description": "Interrupt Mask on line 3"
              },
              "IM4": {
                "bit": 4,
                "description": "Interrupt Mask on line 4"
              },
              "IM5": {
                "bit": 5,
                "description": "Interrupt Mask on line 5"
              },
              "IM6": {
                "bit": 6,
                "description": "Interrupt Mask on line 6"
              },
              "IM7": {
                "bit": 7,
                "description": "Interrupt Mask on line 7"
              },
              "IM8": {
                "bit": 8,
                "description": "Interrupt Mask on line 8"
              },
              "IM9": {
                "bit": 9,
                "description": "Interrupt Mask on line 9"
              },
              "IM10": {
                "bit": 10,
                "description": "Interrupt Mask on line 10"
              },
              "IM11": {
                "bit": 11,
                "description": "Interrupt Mask on line 11"
              },
              "IM12": {
                "bit": 12,
                "description": "Interrupt Mask on line 12"
              },
              "IM13": {
                "bit": 13,
                "description": "Interrupt Mask on line 13"
              },
              "IM14": {
                "bit": 14,
                "description": "Interrupt Mask on line 14"
              },
              "IM15": {
                "bit": 15,
                "description": "Interrupt Mask on line 15"
              },
              "IM16": {
                "bit": 16,
                "description": "Interrupt Mask on line 16"
              },
              "IM17": {
                "bit": 17,
                "description": "Interrupt Mask on line 17"
              },
              "IM18": {
                "bit": 18,
                "description": "Interrupt Mask on line 18"
              },
              "IM19": {
                "bit": 19,
                "description": "Interrupt Mask on line 19"
              },
              "IM20": {
                "bit": 20,
                "description": "Interrupt Mask on line 20"
              },
              "IM21": {
                "bit": 21,
                "description": "Interrupt Mask on line 21"
              },
              "IM22": {
                "bit": 22,
                "description": "Interrupt Mask on line 22"
              },
              "IM23": {
                "bit": 23,
                "description": "Interrupt Mask on line 23"
              },
              "IM24": {
                "bit": 24,
                "description": "Interrupt Mask on line 24"
              },
              "IM25": {
                "bit": 25,
                "description": "Interrupt Mask on line 25"
              },
              "IM26": {
                "bit": 26,
                "description": "Interrupt Mask on line 26"
              },
              "IM27": {
                "bit": 27,
                "description": "Interrupt Mask on line 27"
              },
              "IM28": {
                "bit": 28,
                "description": "Interrupt Mask on line 28"
              },
              "IM29": {
                "bit": 29,
                "description": "Interrupt Mask on line 29"
              },
              "IM30": {
                "bit": 30,
                "description": "Interrupt Mask on line 30"
              },
              "IM31": {
                "bit": 31,
                "description": "Interrupt Mask on line 31"
              }
            },
            "EMR1": {
              "EM0": {
                "bit": 0,
                "description": "Event Mask on line 0"
              },
              "EM1": {
                "bit": 1,
                "description": "Event Mask on line 1"
              },
              "EM2": {
                "bit": 2,
                "description": "Event Mask on line 2"
              },
              "EM3": {
                "bit": 3,
                "description": "Event Mask on line 3"
              },
              "EM4": {
                "bit": 4,
                "description": "Event Mask on line 4"
              },
              "EM5": {
                "bit": 5,
                "description": "Event Mask on line 5"
              },
              "EM6": {
                "bit": 6,
                "description": "Event Mask on line 6"
              },
              "EM7": {
                "bit": 7,
                "description": "Event Mask on line 7"
              },
              "EM8": {
                "bit": 8,
                "description": "Event Mask on line 8"
              },
              "EM9": {
                "bit": 9,
                "description": "Event Mask on line 9"
              },
              "EM10": {
                "bit": 10,
                "description": "Event Mask on line 10"
              },
              "EM11": {
                "bit": 11,
                "description": "Event Mask on line 11"
              },
              "EM12": {
                "bit": 12,
                "description": "Event Mask on line 12"
              },
              "EM13": {
                "bit": 13,
                "description": "Event Mask on line 13"
              },
              "EM14": {
                "bit": 14,
                "description": "Event Mask on line 14"
              },
              "EM15": {
                "bit": 15,
                "description": "Event Mask on line 15"
              },
              "EM16": {
                "bit": 16,
                "description": "Event Mask on line 16"
              },
              "EM17": {
                "bit": 17,
                "description": "Event Mask on line 17"
              },
              "EM18": {
                "bit": 18,
                "description": "Event Mask on line 18"
              },
              "EM19": {
                "bit": 19,
                "description": "Event Mask on line 19"
              },
              "EM20": {
                "bit": 20,
                "description": "Event Mask on line 20"
              },
              "EM21": {
                "bit": 21,
                "description": "Event Mask on line 21"
              },
              "EM22": {
                "bit": 22,
                "description": "Event Mask on line 22"
              },
              "EM23": {
                "bit": 23,
                "description": "Event Mask on line 23"
              },
              "EM24": {
                "bit": 24,
                "description": "Event Mask on line 24"
              },
              "EM25": {
                "bit": 25,
                "description": "Event Mask on line 25"
              },
              "EM26": {
                "bit": 26,
                "description": "Event Mask on line 26"
              },
              "EM27": {
                "bit": 27,
                "description": "Event Mask on line 27"
              },
              "EM28": {
                "bit": 28,
                "description": "Event Mask on line 28"
              },
              "EM29": {
                "bit": 29,
                "description": "Event Mask on line 29"
              },
              "EM30": {
                "bit": 30,
                "description": "Event Mask on line 30"
              },
              "EM31": {
                "bit": 31,
                "description": "Event Mask on line 31"
              }
            },
            "RTSR1": {
              "RT0": {
                "bit": 0,
                "description": "Rising trigger event configuration of               line 0"
              },
              "RT1": {
                "bit": 1,
                "description": "Rising trigger event configuration of               line 1"
              },
              "RT2": {
                "bit": 2,
                "description": "Rising trigger event configuration of               line 2"
              },
              "RT3": {
                "bit": 3,
                "description": "Rising trigger event configuration of               line 3"
              },
              "RT4": {
                "bit": 4,
                "description": "Rising trigger event configuration of               line 4"
              },
              "RT5": {
                "bit": 5,
                "description": "Rising trigger event configuration of               line 5"
              },
              "RT6": {
                "bit": 6,
                "description": "Rising trigger event configuration of               line 6"
              },
              "RT7": {
                "bit": 7,
                "description": "Rising trigger event configuration of               line 7"
              },
              "RT8": {
                "bit": 8,
                "description": "Rising trigger event configuration of               line 8"
              },
              "RT9": {
                "bit": 9,
                "description": "Rising trigger event configuration of               line 9"
              },
              "RT10": {
                "bit": 10,
                "description": "Rising trigger event configuration of               line 10"
              },
              "RT11": {
                "bit": 11,
                "description": "Rising trigger event configuration of               line 11"
              },
              "RT12": {
                "bit": 12,
                "description": "Rising trigger event configuration of               line 12"
              },
              "RT13": {
                "bit": 13,
                "description": "Rising trigger event configuration of               line 13"
              },
              "RT14": {
                "bit": 14,
                "description": "Rising trigger event configuration of               line 14"
              },
              "RT15": {
                "bit": 15,
                "description": "Rising trigger event configuration of               line 15"
              },
              "RT16": {
                "bit": 16,
                "description": "Rising trigger event configuration of               line 16"
              },
              "RT18": {
                "bit": 18,
                "description": "Rising trigger event configuration of               line 18"
              },
              "RT19": {
                "bit": 19,
                "description": "Rising trigger event configuration of               line 19"
              },
              "RT20": {
                "bit": 20,
                "description": "Rising trigger event configuration of               line 20"
              },
              "RT21": {
                "bit": 21,
                "description": "Rising trigger event configuration of               line 21"
              },
              "RT22": {
                "bit": 22,
                "description": "Rising trigger event configuration of               line 22"
              },
              "RT": {
                "bit": 29,
                "description": "RT",
                "width": 3
              }
            },
            "FTSR1": {
              "FT0": {
                "bit": 0,
                "description": "Falling trigger event configuration of               line 0"
              },
              "FT1": {
                "bit": 1,
                "description": "Falling trigger event configuration of               line 1"
              },
              "FT2": {
                "bit": 2,
                "description": "Falling trigger event configuration of               line 2"
              },
              "FT3": {
                "bit": 3,
                "description": "Falling trigger event configuration of               line 3"
              },
              "FT4": {
                "bit": 4,
                "description": "Falling trigger event configuration of               line 4"
              },
              "FT5": {
                "bit": 5,
                "description": "Falling trigger event configuration of               line 5"
              },
              "FT6": {
                "bit": 6,
                "description": "Falling trigger event configuration of               line 6"
              },
              "FT7": {
                "bit": 7,
                "description": "Falling trigger event configuration of               line 7"
              },
              "FT8": {
                "bit": 8,
                "description": "Falling trigger event configuration of               line 8"
              },
              "FT9": {
                "bit": 9,
                "description": "Falling trigger event configuration of               line 9"
              },
              "FT10": {
                "bit": 10,
                "description": "Falling trigger event configuration of               line 10"
              },
              "FT11": {
                "bit": 11,
                "description": "Falling trigger event configuration of               line 11"
              },
              "FT12": {
                "bit": 12,
                "description": "Falling trigger event configuration of               line 12"
              },
              "FT13": {
                "bit": 13,
                "description": "Falling trigger event configuration of               line 13"
              },
              "FT14": {
                "bit": 14,
                "description": "Falling trigger event configuration of               line 14"
              },
              "FT15": {
                "bit": 15,
                "description": "Falling trigger event configuration of               line 15"
              },
              "FT16": {
                "bit": 16,
                "description": "Falling trigger event configuration of               line 16"
              },
              "FT18": {
                "bit": 18,
                "description": "Falling trigger event configuration of               line 18"
              },
              "FT19": {
                "bit": 19,
                "description": "Falling trigger event configuration of               line 19"
              },
              "FT20": {
                "bit": 20,
                "description": "Falling trigger event configuration of               line 20"
              },
              "FT21": {
                "bit": 21,
                "description": "Falling trigger event configuration of               line 21"
              },
              "FT22": {
                "bit": 22,
                "description": "Falling trigger event configuration of               line 22"
              }
            },
            "SWIER1": {
              "SWI0": {
                "bit": 0,
                "description": "Software Interrupt on line               0"
              },
              "SWI1": {
                "bit": 1,
                "description": "Software Interrupt on line               1"
              },
              "SWI2": {
                "bit": 2,
                "description": "Software Interrupt on line               2"
              },
              "SWI3": {
                "bit": 3,
                "description": "Software Interrupt on line               3"
              },
              "SWI4": {
                "bit": 4,
                "description": "Software Interrupt on line               4"
              },
              "SWI5": {
                "bit": 5,
                "description": "Software Interrupt on line               5"
              },
              "SWI6": {
                "bit": 6,
                "description": "Software Interrupt on line               6"
              },
              "SWI7": {
                "bit": 7,
                "description": "Software Interrupt on line               7"
              },
              "SWI8": {
                "bit": 8,
                "description": "Software Interrupt on line               8"
              },
              "SWI9": {
                "bit": 9,
                "description": "Software Interrupt on line               9"
              },
              "SWI10": {
                "bit": 10,
                "description": "Software Interrupt on line               10"
              },
              "SWI11": {
                "bit": 11,
                "description": "Software Interrupt on line               11"
              },
              "SWI12": {
                "bit": 12,
                "description": "Software Interrupt on line               12"
              },
              "SWI13": {
                "bit": 13,
                "description": "Software Interrupt on line               13"
              },
              "SWI14": {
                "bit": 14,
                "description": "Software Interrupt on line               14"
              },
              "SWI15": {
                "bit": 15,
                "description": "Software Interrupt on line               15"
              },
              "SWI16": {
                "bit": 16,
                "description": "Software Interrupt on line               16"
              },
              "SWI18": {
                "bit": 18,
                "description": "Software Interrupt on line               18"
              },
              "SWI19": {
                "bit": 19,
                "description": "Software Interrupt on line               19"
              },
              "SWI20": {
                "bit": 20,
                "description": "Software Interrupt on line               20"
              },
              "SWI21": {
                "bit": 21,
                "description": "Software Interrupt on line               21"
              },
              "SWI22": {
                "bit": 22,
                "description": "Software Interrupt on line               22"
              }
            },
            "PR1": {
              "PIF0": {
                "bit": 0,
                "description": "Pending bit 0"
              },
              "PIF1": {
                "bit": 1,
                "description": "Pending bit 1"
              },
              "PIF2": {
                "bit": 2,
                "description": "Pending bit 2"
              },
              "PIF3": {
                "bit": 3,
                "description": "Pending bit 3"
              },
              "PIF4": {
                "bit": 4,
                "description": "Pending bit 4"
              },
              "PIF5": {
                "bit": 5,
                "description": "Pending bit 5"
              },
              "PIF6": {
                "bit": 6,
                "description": "Pending bit 6"
              },
              "PIF7": {
                "bit": 7,
                "description": "Pending bit 7"
              },
              "PIF8": {
                "bit": 8,
                "description": "Pending bit 8"
              },
              "PIF9": {
                "bit": 9,
                "description": "Pending bit 9"
              },
              "PIF10": {
                "bit": 10,
                "description": "Pending bit 10"
              },
              "PIF11": {
                "bit": 11,
                "description": "Pending bit 11"
              },
              "PIF12": {
                "bit": 12,
                "description": "Pending bit 12"
              },
              "PIF13": {
                "bit": 13,
                "description": "Pending bit 13"
              },
              "PIF14": {
                "bit": 14,
                "description": "Pending bit 14"
              },
              "PIF15": {
                "bit": 15,
                "description": "Pending bit 15"
              },
              "PIF16": {
                "bit": 16,
                "description": "Pending bit 16"
              },
              "PIF18": {
                "bit": 18,
                "description": "Pending bit 18"
              },
              "PIF19": {
                "bit": 19,
                "description": "Pending bit 19"
              },
              "PIF20": {
                "bit": 20,
                "description": "Pending bit 20"
              },
              "PIF21": {
                "bit": 21,
                "description": "Pending bit 21"
              },
              "PIF22": {
                "bit": 22,
                "description": "Pending bit 22"
              }
            },
            "IMR2": {
              "IM32": {
                "bit": 0,
                "description": "Interrupt Mask on external/internal line               32"
              },
              "IM33": {
                "bit": 1,
                "description": "Interrupt Mask on external/internal line               33"
              },
              "IM34": {
                "bit": 2,
                "description": "Interrupt Mask on external/internal line               34"
              },
              "IM35": {
                "bit": 3,
                "description": "Interrupt Mask on external/internal line               35"
              },
              "IM36": {
                "bit": 4,
                "description": "Interrupt Mask on external/internal line               36"
              },
              "IM37": {
                "bit": 5,
                "description": "Interrupt Mask on external/internal line               37"
              },
              "IM38": {
                "bit": 6,
                "description": "Interrupt Mask on external/internal line               38"
              },
              "IM39": {
                "bit": 7,
                "description": "Interrupt Mask on external/internal line               39"
              },
              "IM40": {
                "bit": 8,
                "description": "Interrupt Mask on external/internal line               40"
              },
              "IM41": {
                "bit": 9,
                "description": "Interrupt Mask on external/internal line               41"
              },
              "IM42": {
                "bit": 10,
                "description": "Interrupt Mask on external/internal line               42"
              },
              "IM43": {
                "bit": 11,
                "description": "Interrupt Mask on external/internal line               43"
              }
            },
            "EMR2": {
              "EM32": {
                "bit": 0,
                "description": "Event mask on external/internal line               32"
              },
              "EM33": {
                "bit": 1,
                "description": "Event mask on external/internal line               33"
              },
              "EM34": {
                "bit": 2,
                "description": "Event mask on external/internal line               34"
              },
              "EM35": {
                "bit": 3,
                "description": "Event mask on external/internal line               35"
              },
              "EM36": {
                "bit": 4,
                "description": "Event mask on external/internal line               36"
              },
              "EM37": {
                "bit": 5,
                "description": "Event mask on external/internal line               37"
              },
              "EM38": {
                "bit": 6,
                "description": "Event mask on external/internal line               38"
              },
              "EM39": {
                "bit": 7,
                "description": "Event mask on external/internal line               39"
              },
              "EM40": {
                "bit": 8,
                "description": "Event mask on external/internal line               40"
              }
            },
            "RTSR2": {
              "RT32": {
                "bit": 0,
                "description": "Rising trigger event configuration bit               of line 32"
              },
              "RT33": {
                "bit": 1,
                "description": "Rising trigger event configuration bit               of line 32"
              },
              "RT38": {
                "bit": 6,
                "description": "Rising trigger event configuration bit               of line 38"
              },
              "RT39": {
                "bit": 7,
                "description": "Rising trigger event configuration bit               of line 39"
              },
              "RT40": {
                "bit": 8,
                "description": "Rising trigger event configuration bit               of line 40"
              },
              "RT41": {
                "bit": 9,
                "description": "Rising trigger event configuration bit               of line 41"
              }
            },
            "FTSR2": {
              "FT35": {
                "bit": 3,
                "description": "Falling trigger event configuration bit               of line 35"
              },
              "FT36": {
                "bit": 4,
                "description": "Falling trigger event configuration bit               of line 36"
              },
              "FT37": {
                "bit": 5,
                "description": "Falling trigger event configuration bit               of line 37"
              },
              "FT38": {
                "bit": 6,
                "description": "Falling trigger event configuration bit               of line 38"
              }
            },
            "SWIER2": {
              "SWI35": {
                "bit": 3,
                "description": "Software interrupt on line               35"
              },
              "SWI36": {
                "bit": 4,
                "description": "Software interrupt on line               36"
              },
              "SWI37": {
                "bit": 5,
                "description": "Software interrupt on line               37"
              },
              "SWI38": {
                "bit": 6,
                "description": "Software interrupt on line               38"
              }
            },
            "PR2": {
              "PIF35": {
                "bit": 3,
                "description": "Pending interrupt flag on line               35"
              },
              "PIF36": {
                "bit": 4,
                "description": "Pending interrupt flag on line               36"
              },
              "PIF37": {
                "bit": 5,
                "description": "Pending interrupt flag on line               37"
              },
              "PIF38": {
                "bit": 6,
                "description": "Pending interrupt flag on line               38"
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40002800",
              "irq": 2
            }
          ],
          "registers": {
            "TR": {
              "offset": "0x00",
              "size": 32,
              "description": "time register"
            },
            "DR": {
              "offset": "0x04",
              "size": 32,
              "description": "date register"
            },
            "SSR": {
              "offset": "0x08",
              "size": 32,
              "description": "sub second register"
            },
            "ICSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "initialization and status           register"
            },
            "PRER": {
              "offset": "0x10",
              "size": 32,
              "description": "prescaler register"
            },
            "WUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "wakeup timer register"
            },
            "CR": {
              "offset": "0x18",
              "size": 32,
              "description": "control register"
            },
            "WPR": {
              "offset": "0x24",
              "size": 32,
              "description": "write protection register"
            },
            "CALR": {
              "offset": "0x28",
              "size": 32,
              "description": "calibration register"
            },
            "SHIFTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "shift control register"
            },
            "TSTR": {
              "offset": "0x30",
              "size": 32,
              "description": "time stamp time register"
            },
            "TSDR": {
              "offset": "0x34",
              "size": 32,
              "description": "time stamp date register"
            },
            "TSSSR": {
              "offset": "0x38",
              "size": 32,
              "description": "timestamp sub second register"
            },
            "ALRMAR": {
              "offset": "0x40",
              "size": 32,
              "description": "alarm A register"
            },
            "ALRMASSR": {
              "offset": "0x44",
              "size": 32,
              "description": "alarm A sub second register"
            },
            "ALRMBR": {
              "offset": "0x48",
              "size": 32,
              "description": "alarm B register"
            },
            "ALRMBSSR": {
              "offset": "0x4C",
              "size": 32,
              "description": "alarm B sub second register"
            },
            "SR": {
              "offset": "0x50",
              "size": 32,
              "description": "status register"
            },
            "MISR": {
              "offset": "0x54",
              "size": 32,
              "description": "status register"
            },
            "SCR": {
              "offset": "0x5C",
              "size": 32,
              "description": "status register"
            }
          },
          "bits": {
            "TR": {
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "DR": {
              "YT": {
                "bit": 20,
                "description": "Year tens in BCD format",
                "width": 4
              },
              "YU": {
                "bit": 16,
                "description": "Year units in BCD format",
                "width": 4
              },
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "SSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "ICSR": {
              "ALRAWF": {
                "bit": 0,
                "description": "Alarm A write flag"
              },
              "ALRBWF": {
                "bit": 1,
                "description": "Alarm B write flag"
              },
              "WUTWF": {
                "bit": 2,
                "description": "Wakeup timer write flag"
              },
              "SHPF": {
                "bit": 3,
                "description": "Shift operation pending"
              },
              "INITS": {
                "bit": 4,
                "description": "Initialization status flag"
              },
              "RSF": {
                "bit": 5,
                "description": "Registers synchronization               flag"
              },
              "INITF": {
                "bit": 6,
                "description": "Initialization flag"
              },
              "INIT": {
                "bit": 7,
                "description": "Initialization mode"
              },
              "RECALPF": {
                "bit": 16,
                "description": "Recalibration pending Flag"
              }
            },
            "PRER": {
              "PREDIV_A": {
                "bit": 16,
                "description": "Asynchronous prescaler               factor",
                "width": 7
              },
              "PREDIV_S": {
                "bit": 0,
                "description": "Synchronous prescaler               factor",
                "width": 15
              }
            },
            "WUTR": {
              "WUT": {
                "bit": 0,
                "description": "Wakeup auto-reload value               bits",
                "width": 16
              }
            },
            "CR": {
              "WCKSEL": {
                "bit": 0,
                "description": "Wakeup clock selection",
                "width": 3
              },
              "TSEDGE": {
                "bit": 3,
                "description": "Time-stamp event active               edge"
              },
              "REFCKON": {
                "bit": 4,
                "description": "Reference clock detection enable (50 or               60 Hz)"
              },
              "BYPSHAD": {
                "bit": 5,
                "description": "Bypass the shadow               registers"
              },
              "FMT": {
                "bit": 6,
                "description": "Hour format"
              },
              "ALRAE": {
                "bit": 8,
                "description": "Alarm A enable"
              },
              "ALRBE": {
                "bit": 9,
                "description": "Alarm B enable"
              },
              "WUTE": {
                "bit": 10,
                "description": "Wakeup timer enable"
              },
              "TSE": {
                "bit": 11,
                "description": "Time stamp enable"
              },
              "ALRAIE": {
                "bit": 12,
                "description": "Alarm A interrupt enable"
              },
              "ALRBIE": {
                "bit": 13,
                "description": "Alarm B interrupt enable"
              },
              "WUTIE": {
                "bit": 14,
                "description": "Wakeup timer interrupt               enable"
              },
              "TSIE": {
                "bit": 15,
                "description": "Time-stamp interrupt               enable"
              },
              "ADD1H": {
                "bit": 16,
                "description": "Add 1 hour (summer time               change)"
              },
              "SUB1H": {
                "bit": 17,
                "description": "Subtract 1 hour (winter time               change)"
              },
              "BKP": {
                "bit": 18,
                "description": "Backup"
              },
              "COSEL": {
                "bit": 19,
                "description": "Calibration output               selection"
              },
              "POL": {
                "bit": 20,
                "description": "Output polarity"
              },
              "OSEL": {
                "bit": 21,
                "description": "Output selection",
                "width": 2
              },
              "COE": {
                "bit": 23,
                "description": "Calibration output enable"
              },
              "ITSE": {
                "bit": 24,
                "description": "timestamp on internal event               enable"
              },
              "TAMPTS": {
                "bit": 25,
                "description": "TAMPTS"
              },
              "TAMPOE": {
                "bit": 26,
                "description": "TAMPOE"
              },
              "TAMPALRM_PU": {
                "bit": 29,
                "description": "TAMPALRM_PU"
              },
              "TAMPALRM_TYPE": {
                "bit": 30,
                "description": "TAMPALRM_TYPE"
              },
              "OUT2EN": {
                "bit": 31,
                "description": "OUT2EN"
              }
            },
            "WPR": {
              "KEY": {
                "bit": 0,
                "description": "Write protection key",
                "width": 8
              }
            },
            "CALR": {
              "CALP": {
                "bit": 15,
                "description": "Increase frequency of RTC by 488.5               ppm"
              },
              "CALW8": {
                "bit": 14,
                "description": "Use an 8-second calibration cycle               period"
              },
              "CALW16": {
                "bit": 13,
                "description": "Use a 16-second calibration cycle               period"
              },
              "CALM": {
                "bit": 0,
                "description": "Calibration minus",
                "width": 9
              }
            },
            "SHIFTR": {
              "ADD1S": {
                "bit": 31,
                "description": "Add one second"
              },
              "SUBFS": {
                "bit": 0,
                "description": "Subtract a fraction of a               second",
                "width": 15
              }
            },
            "TSTR": {
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              }
            },
            "TSDR": {
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "TSSSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "ALRMAR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm A date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD               format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm A hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm A minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm A seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "ALRMASSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting               at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "ALRMBR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm B date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD               format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm B hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm B minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm B seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "ALRMBSSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting               at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "SR": {
              "ALRAF": {
                "bit": 0,
                "description": "ALRAF"
              },
              "ALRBF": {
                "bit": 1,
                "description": "ALRBF"
              },
              "WUTF": {
                "bit": 2,
                "description": "WUTF"
              },
              "TSF": {
                "bit": 3,
                "description": "TSF"
              },
              "TSOVF": {
                "bit": 4,
                "description": "TSOVF"
              },
              "ITSF": {
                "bit": 5,
                "description": "ITSF"
              }
            },
            "MISR": {
              "ALRAMF": {
                "bit": 0,
                "description": "ALRAMF"
              },
              "ALRBMF": {
                "bit": 1,
                "description": "ALRBMF"
              },
              "WUTMF": {
                "bit": 2,
                "description": "WUTMF"
              },
              "TSMF": {
                "bit": 3,
                "description": "TSMF"
              },
              "TSOVMF": {
                "bit": 4,
                "description": "TSOVMF"
              },
              "ITSMF": {
                "bit": 5,
                "description": "ITSMF"
              }
            },
            "SCR": {
              "CALRAF": {
                "bit": 0,
                "description": "CALRAF"
              },
              "CALRBF": {
                "bit": 1,
                "description": "CALRBF"
              },
              "CWUTF": {
                "bit": 2,
                "description": "CWUTF"
              },
              "CTSF": {
                "bit": 3,
                "description": "CTSF"
              },
              "CTSOVF": {
                "bit": 4,
                "description": "CTSOVF"
              },
              "CITSF": {
                "bit": 5,
                "description": "CITSF"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA1",
              "base": "0x40020000",
              "irq": 11
            },
            {
              "name": "DMA2",
              "base": "0x40020400",
              "irq": 56
            },
            {
              "name": "DMAMUX",
              "base": "0x40020800",
              "irq": 94
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "interrupt status register"
            },
            "IFCR": {
              "offset": "0x04",
              "size": 32,
              "description": "DMA interrupt flag clear           register"
            },
            "CCR1": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA channel 1 configuration           register"
            },
            "CCR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA channel 2 configuration           register"
            },
            "CCR3": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA channel 3 configuration           register"
            },
            "CCR4": {
              "offset": "0x44",
              "size": 32,
              "description": "DMA channel 3 configuration           register"
            },
            "CCR5": {
              "offset": "0x58",
              "size": 32,
              "description": "DMA channel 4 configuration           register"
            },
            "CCR6": {
              "offset": "0x6C",
              "size": 32,
              "description": "DMA channel 5 configuration           register"
            },
            "CCR7": {
              "offset": "0x80",
              "size": 32,
              "description": "DMA channel 6 configuration           register"
            },
            "CCR8": {
              "offset": "0x94",
              "size": 32,
              "description": "DMA channel 7 configuration           register"
            },
            "CNDTR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "channel x number of data to transfer           register"
            },
            "CNDTR2": {
              "offset": "0x20",
              "size": 32,
              "description": "channel x number of data to transfer           register"
            },
            "CNDTR3": {
              "offset": "0x34",
              "size": 32,
              "description": "channel x number of data to transfer           register"
            },
            "CNDTR4": {
              "offset": "0x48",
              "size": 32,
              "description": "channel x number of data to transfer           register"
            },
            "CNDTR5": {
              "offset": "0x5C",
              "size": 32,
              "description": "channel x number of data to transfer           register"
            },
            "CNDTR6": {
              "offset": "0x70",
              "size": 32,
              "description": "channel x number of data to transfer           register"
            },
            "CNDTR7": {
              "offset": "0x84",
              "size": 32,
              "description": "channel x number of data to transfer           register"
            },
            "CNDTR8": {
              "offset": "0x98",
              "size": 32,
              "description": "channel x number of data to transfer           register"
            },
            "CPAR1": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA channel x peripheral address           register"
            },
            "CPAR2": {
              "offset": "0x24",
              "size": 32,
              "description": "DMA channel x peripheral address           register"
            },
            "CPAR3": {
              "offset": "0x38",
              "size": 32,
              "description": "DMA channel x peripheral address           register"
            },
            "CPAR4": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA channel x peripheral address           register"
            },
            "CPAR5": {
              "offset": "0x60",
              "size": 32,
              "description": "DMA channel x peripheral address           register"
            },
            "CPAR6": {
              "offset": "0x74",
              "size": 32,
              "description": "DMA channel x peripheral address           register"
            },
            "CPAR7": {
              "offset": "0x88",
              "size": 32,
              "description": "DMA channel x peripheral address           register"
            },
            "CPAR8": {
              "offset": "0x9C",
              "size": 32,
              "description": "DMA channel x peripheral address           register"
            },
            "CMAR1": {
              "offset": "0x14",
              "size": 32,
              "description": "DMA channel x memory address           register"
            },
            "CMAR2": {
              "offset": "0x28",
              "size": 32,
              "description": "DMA channel x memory address           register"
            },
            "CMAR3": {
              "offset": "0x3C",
              "size": 32,
              "description": "DMA channel x memory address           register"
            },
            "CMAR4": {
              "offset": "0x50",
              "size": 32,
              "description": "DMA channel x memory address           register"
            },
            "CMAR5": {
              "offset": "0x64",
              "size": 32,
              "description": "DMA channel x memory address           register"
            },
            "CMAR6": {
              "offset": "0x78",
              "size": 32,
              "description": "DMA channel x memory address           register"
            },
            "CMAR7": {
              "offset": "0x8C",
              "size": 32,
              "description": "DMA channel x memory address           register"
            },
            "CMAR8": {
              "offset": "0xA0",
              "size": 32,
              "description": "DMA channel x memory address           register"
            }
          },
          "bits": {
            "ISR": {
              "TEIF8": {
                "bit": 31,
                "description": "TEIF8"
              },
              "HTIF8": {
                "bit": 30,
                "description": "HTIF8"
              },
              "TCIF8": {
                "bit": 29,
                "description": "TCIF8"
              },
              "GIF8": {
                "bit": 28,
                "description": "GIF8"
              },
              "TEIF7": {
                "bit": 27,
                "description": "TEIF7"
              },
              "HTIF7": {
                "bit": 26,
                "description": "HTIF7"
              },
              "TCIF7": {
                "bit": 25,
                "description": "TCIF7"
              },
              "GIF7": {
                "bit": 24,
                "description": "GIF7"
              },
              "TEIF6": {
                "bit": 23,
                "description": "TEIF6"
              },
              "HTIF6": {
                "bit": 22,
                "description": "HTIF6"
              },
              "TCIF6": {
                "bit": 21,
                "description": "TCIF6"
              },
              "GIF6": {
                "bit": 20,
                "description": "GIF6"
              },
              "TEIF5": {
                "bit": 19,
                "description": "TEIF5"
              },
              "HTIF5": {
                "bit": 18,
                "description": "HTIF5"
              },
              "TCIF5": {
                "bit": 17,
                "description": "TCIF5"
              },
              "GIF5": {
                "bit": 16,
                "description": "GIF5"
              },
              "TEIF4": {
                "bit": 15,
                "description": "TEIF4"
              },
              "HTIF4": {
                "bit": 14,
                "description": "HTIF4"
              },
              "TCIF4": {
                "bit": 13,
                "description": "TCIF4"
              },
              "GIF4": {
                "bit": 12,
                "description": "GIF4"
              },
              "TEIF3": {
                "bit": 11,
                "description": "TEIF3"
              },
              "HTIF3": {
                "bit": 10,
                "description": "HTIF3"
              },
              "TCIF3": {
                "bit": 9,
                "description": "TCIF3"
              },
              "GIF3": {
                "bit": 8,
                "description": "GIF3"
              },
              "TEIF2": {
                "bit": 7,
                "description": "TEIF2"
              },
              "HTIF2": {
                "bit": 6,
                "description": "HTIF2"
              },
              "TCIF2": {
                "bit": 5,
                "description": "TCIF2"
              },
              "GIF2": {
                "bit": 4,
                "description": "GIF2"
              },
              "TEIF1": {
                "bit": 3,
                "description": "TEIF1"
              },
              "HTIF1": {
                "bit": 2,
                "description": "HTIF1"
              },
              "TCIF1": {
                "bit": 1,
                "description": "TCIF1"
              },
              "GIF1": {
                "bit": 0,
                "description": "GIF1"
              }
            },
            "IFCR": {
              "TEIF8": {
                "bit": 31,
                "description": "TEIF8"
              },
              "HTIF8": {
                "bit": 30,
                "description": "HTIF8"
              },
              "TCIF8": {
                "bit": 29,
                "description": "TCIF8"
              },
              "GIF8": {
                "bit": 28,
                "description": "GIF8"
              },
              "TEIF7": {
                "bit": 27,
                "description": "TEIF7"
              },
              "HTIF7": {
                "bit": 26,
                "description": "HTIF7"
              },
              "TCIF7": {
                "bit": 25,
                "description": "TCIF7"
              },
              "GIF7": {
                "bit": 24,
                "description": "GIF7"
              },
              "TEIF6": {
                "bit": 23,
                "description": "TEIF6"
              },
              "HTIF6": {
                "bit": 22,
                "description": "HTIF6"
              },
              "TCIF6": {
                "bit": 21,
                "description": "TCIF6"
              },
              "GIF6": {
                "bit": 20,
                "description": "GIF6"
              },
              "TEIF5": {
                "bit": 19,
                "description": "TEIF5"
              },
              "HTIF5": {
                "bit": 18,
                "description": "HTIF5"
              },
              "TCIF5": {
                "bit": 17,
                "description": "TCIF5"
              },
              "GIF5": {
                "bit": 16,
                "description": "GIF5"
              },
              "TEIF4": {
                "bit": 15,
                "description": "TEIF4"
              },
              "HTIF4": {
                "bit": 14,
                "description": "HTIF4"
              },
              "TCIF4": {
                "bit": 13,
                "description": "TCIF4"
              },
              "GIF4": {
                "bit": 12,
                "description": "GIF4"
              },
              "TEIF3": {
                "bit": 11,
                "description": "TEIF3"
              },
              "HTIF3": {
                "bit": 10,
                "description": "HTIF3"
              },
              "TCIF3": {
                "bit": 9,
                "description": "TCIF3"
              },
              "GIF3": {
                "bit": 8,
                "description": "GIF3"
              },
              "TEIF2": {
                "bit": 7,
                "description": "TEIF2"
              },
              "HTIF2": {
                "bit": 6,
                "description": "HTIF2"
              },
              "TCIF2": {
                "bit": 5,
                "description": "TCIF2"
              },
              "GIF2": {
                "bit": 4,
                "description": "GIF2"
              },
              "TEIF1": {
                "bit": 3,
                "description": "TEIF1"
              },
              "HTIF1": {
                "bit": 2,
                "description": "HTIF1"
              },
              "TCIF1": {
                "bit": 1,
                "description": "TCIF1"
              },
              "GIF1": {
                "bit": 0,
                "description": "GIF1"
              }
            },
            "CCR1": {
              "EN": {
                "bit": 0,
                "description": "channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "TCIE"
              },
              "HTIE": {
                "bit": 2,
                "description": "HTIE"
              },
              "TEIE": {
                "bit": 3,
                "description": "TEIE"
              },
              "DIR": {
                "bit": 4,
                "description": "DIR"
              },
              "CIRC": {
                "bit": 5,
                "description": "CIRC"
              },
              "PINC": {
                "bit": 6,
                "description": "PINC"
              },
              "MINC": {
                "bit": 7,
                "description": "MINC"
              },
              "PSIZE": {
                "bit": 8,
                "description": "PSIZE",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "MSIZE",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "PL",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "MEM2MEM"
              }
            },
            "CCR2": {
              "EN": {
                "bit": 0,
                "description": "channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "TCIE"
              },
              "HTIE": {
                "bit": 2,
                "description": "HTIE"
              },
              "TEIE": {
                "bit": 3,
                "description": "TEIE"
              },
              "DIR": {
                "bit": 4,
                "description": "DIR"
              },
              "CIRC": {
                "bit": 5,
                "description": "CIRC"
              },
              "PINC": {
                "bit": 6,
                "description": "PINC"
              },
              "MINC": {
                "bit": 7,
                "description": "MINC"
              },
              "PSIZE": {
                "bit": 8,
                "description": "PSIZE",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "MSIZE",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "PL",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "MEM2MEM"
              }
            },
            "CCR3": {
              "EN": {
                "bit": 0,
                "description": "channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "TCIE"
              },
              "HTIE": {
                "bit": 2,
                "description": "HTIE"
              },
              "TEIE": {
                "bit": 3,
                "description": "TEIE"
              },
              "DIR": {
                "bit": 4,
                "description": "DIR"
              },
              "CIRC": {
                "bit": 5,
                "description": "CIRC"
              },
              "PINC": {
                "bit": 6,
                "description": "PINC"
              },
              "MINC": {
                "bit": 7,
                "description": "MINC"
              },
              "PSIZE": {
                "bit": 8,
                "description": "PSIZE",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "MSIZE",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "PL",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "MEM2MEM"
              }
            },
            "CCR4": {
              "EN": {
                "bit": 0,
                "description": "channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "TCIE"
              },
              "HTIE": {
                "bit": 2,
                "description": "HTIE"
              },
              "TEIE": {
                "bit": 3,
                "description": "TEIE"
              },
              "DIR": {
                "bit": 4,
                "description": "DIR"
              },
              "CIRC": {
                "bit": 5,
                "description": "CIRC"
              },
              "PINC": {
                "bit": 6,
                "description": "PINC"
              },
              "MINC": {
                "bit": 7,
                "description": "MINC"
              },
              "PSIZE": {
                "bit": 8,
                "description": "PSIZE",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "MSIZE",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "PL",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "MEM2MEM"
              }
            },
            "CCR5": {
              "EN": {
                "bit": 0,
                "description": "channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "TCIE"
              },
              "HTIE": {
                "bit": 2,
                "description": "HTIE"
              },
              "TEIE": {
                "bit": 3,
                "description": "TEIE"
              },
              "DIR": {
                "bit": 4,
                "description": "DIR"
              },
              "CIRC": {
                "bit": 5,
                "description": "CIRC"
              },
              "PINC": {
                "bit": 6,
                "description": "PINC"
              },
              "MINC": {
                "bit": 7,
                "description": "MINC"
              },
              "PSIZE": {
                "bit": 8,
                "description": "PSIZE",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "MSIZE",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "PL",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "MEM2MEM"
              }
            },
            "CCR6": {
              "EN": {
                "bit": 0,
                "description": "channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "TCIE"
              },
              "HTIE": {
                "bit": 2,
                "description": "HTIE"
              },
              "TEIE": {
                "bit": 3,
                "description": "TEIE"
              },
              "DIR": {
                "bit": 4,
                "description": "DIR"
              },
              "CIRC": {
                "bit": 5,
                "description": "CIRC"
              },
              "PINC": {
                "bit": 6,
                "description": "PINC"
              },
              "MINC": {
                "bit": 7,
                "description": "MINC"
              },
              "PSIZE": {
                "bit": 8,
                "description": "PSIZE",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "MSIZE",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "PL",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "MEM2MEM"
              }
            },
            "CCR7": {
              "EN": {
                "bit": 0,
                "description": "channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "TCIE"
              },
              "HTIE": {
                "bit": 2,
                "description": "HTIE"
              },
              "TEIE": {
                "bit": 3,
                "description": "TEIE"
              },
              "DIR": {
                "bit": 4,
                "description": "DIR"
              },
              "CIRC": {
                "bit": 5,
                "description": "CIRC"
              },
              "PINC": {
                "bit": 6,
                "description": "PINC"
              },
              "MINC": {
                "bit": 7,
                "description": "MINC"
              },
              "PSIZE": {
                "bit": 8,
                "description": "PSIZE",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "MSIZE",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "PL",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "MEM2MEM"
              }
            },
            "CCR8": {
              "EN": {
                "bit": 0,
                "description": "channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "TCIE"
              },
              "HTIE": {
                "bit": 2,
                "description": "HTIE"
              },
              "TEIE": {
                "bit": 3,
                "description": "TEIE"
              },
              "DIR": {
                "bit": 4,
                "description": "DIR"
              },
              "CIRC": {
                "bit": 5,
                "description": "CIRC"
              },
              "PINC": {
                "bit": 6,
                "description": "PINC"
              },
              "MINC": {
                "bit": 7,
                "description": "MINC"
              },
              "PSIZE": {
                "bit": 8,
                "description": "PSIZE",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "MSIZE",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "PL",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "MEM2MEM"
              }
            },
            "CNDTR1": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to               transfer",
                "width": 16
              }
            },
            "CNDTR2": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to               transfer",
                "width": 16
              }
            },
            "CNDTR3": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to               transfer",
                "width": 16
              }
            },
            "CNDTR4": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to               transfer",
                "width": 16
              }
            },
            "CNDTR5": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to               transfer",
                "width": 16
              }
            },
            "CNDTR6": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to               transfer",
                "width": 16
              }
            },
            "CNDTR7": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to               transfer",
                "width": 16
              }
            },
            "CNDTR8": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to               transfer",
                "width": 16
              }
            },
            "CPAR1": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CPAR2": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CPAR3": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CPAR4": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CPAR5": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CPAR6": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CPAR7": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CPAR8": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR1": {
              "MA": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double               buffer mode)",
                "width": 32
              }
            },
            "CMAR2": {
              "MA": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double               buffer mode)",
                "width": 32
              }
            },
            "CMAR3": {
              "MA": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double               buffer mode)",
                "width": 32
              }
            },
            "CMAR4": {
              "MA": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double               buffer mode)",
                "width": 32
              }
            },
            "CMAR5": {
              "MA": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double               buffer mode)",
                "width": 32
              }
            },
            "CMAR6": {
              "MA": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double               buffer mode)",
                "width": 32
              }
            },
            "CMAR7": {
              "MA": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double               buffer mode)",
                "width": 32
              }
            },
            "CMAR8": {
              "MA": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double               buffer mode)",
                "width": 32
              }
            }
          }
        },
        "SYSCFG": {
          "instances": [
            {
              "name": "SYSCFG",
              "base": "0x40010000"
            }
          ],
          "registers": {
            "MEMRMP": {
              "offset": "0x00",
              "size": 32,
              "description": "Remap Memory register"
            },
            "CFGR1": {
              "offset": "0x04",
              "size": 32,
              "description": "peripheral mode configuration           register"
            },
            "EXTICR1": {
              "offset": "0x08",
              "size": 32,
              "description": "external interrupt configuration register           1"
            },
            "EXTICR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "external interrupt configuration register           2"
            },
            "EXTICR3": {
              "offset": "0x10",
              "size": 32,
              "description": "external interrupt configuration register           3"
            },
            "EXTICR4": {
              "offset": "0x14",
              "size": 32,
              "description": "external interrupt configuration register           4"
            },
            "SCSR": {
              "offset": "0x18",
              "size": 32,
              "description": "CCM SRAM control and status           register"
            },
            "CFGR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "configuration register 2"
            },
            "SWPR": {
              "offset": "0x20",
              "size": 32,
              "description": "SRAM Write protection register           1"
            },
            "SKR": {
              "offset": "0x24",
              "size": 32,
              "description": "SRAM2 Key Register"
            }
          },
          "bits": {
            "MEMRMP": {
              "MEM_MODE": {
                "bit": 0,
                "description": "Memory mapping selection",
                "width": 3
              },
              "FB_mode": {
                "bit": 8,
                "description": "User Flash Bank mode"
              }
            },
            "CFGR1": {
              "BOOSTEN": {
                "bit": 8,
                "description": "BOOSTEN"
              },
              "ANASWVDD": {
                "bit": 9,
                "description": "GPIO analog switch control voltage               selection"
              },
              "I2C_PB6_FMP": {
                "bit": 16,
                "description": "FM+ drive capability on               PB6"
              },
              "I2C_PB7_FMP": {
                "bit": 17,
                "description": "FM+ drive capability on               PB6"
              },
              "I2C_PB8_FMP": {
                "bit": 18,
                "description": "FM+ drive capability on               PB6"
              },
              "I2C_PB9_FMP": {
                "bit": 19,
                "description": "FM+ drive capability on               PB6"
              },
              "I2C1_FMP": {
                "bit": 20,
                "description": "I2C1 FM+ drive capability               enable"
              },
              "I2C2_FMP": {
                "bit": 21,
                "description": "I2C1 FM+ drive capability               enable"
              },
              "I2C3_FMP": {
                "bit": 22,
                "description": "I2C1 FM+ drive capability               enable"
              },
              "I2C4_FMP": {
                "bit": 23,
                "description": "I2C1 FM+ drive capability               enable"
              },
              "FPU_IE": {
                "bit": 26,
                "description": "FPU Interrupts Enable",
                "width": 6
              }
            },
            "EXTICR1": {
              "EXTI3": {
                "bit": 12,
                "description": "EXTI x configuration (x = 0 to               3)",
                "width": 4
              },
              "EXTI2": {
                "bit": 8,
                "description": "EXTI x configuration (x = 0 to               3)",
                "width": 4
              },
              "EXTI1": {
                "bit": 4,
                "description": "EXTI x configuration (x = 0 to               3)",
                "width": 4
              },
              "EXTI0": {
                "bit": 0,
                "description": "EXTI x configuration (x = 0 to               3)",
                "width": 4
              }
            },
            "EXTICR2": {
              "EXTI7": {
                "bit": 12,
                "description": "EXTI x configuration (x = 4 to               7)",
                "width": 4
              },
              "EXTI6": {
                "bit": 8,
                "description": "EXTI x configuration (x = 4 to               7)",
                "width": 4
              },
              "EXTI5": {
                "bit": 4,
                "description": "EXTI x configuration (x = 4 to               7)",
                "width": 4
              },
              "EXTI4": {
                "bit": 0,
                "description": "EXTI x configuration (x = 4 to               7)",
                "width": 4
              }
            },
            "EXTICR3": {
              "EXTI11": {
                "bit": 12,
                "description": "EXTI x configuration (x = 8 to               11)",
                "width": 4
              },
              "EXTI10": {
                "bit": 8,
                "description": "EXTI10",
                "width": 4
              },
              "EXTI9": {
                "bit": 4,
                "description": "EXTI x configuration (x = 8 to               11)",
                "width": 4
              },
              "EXTI8": {
                "bit": 0,
                "description": "EXTI x configuration (x = 8 to               11)",
                "width": 4
              }
            },
            "EXTICR4": {
              "EXTI15": {
                "bit": 12,
                "description": "EXTI x configuration (x = 12 to               15)",
                "width": 4
              },
              "EXTI14": {
                "bit": 8,
                "description": "EXTI x configuration (x = 12 to               15)",
                "width": 4
              },
              "EXTI13": {
                "bit": 4,
                "description": "EXTI x configuration (x = 12 to               15)",
                "width": 4
              },
              "EXTI12": {
                "bit": 0,
                "description": "EXTI x configuration (x = 12 to               15)",
                "width": 4
              }
            },
            "SCSR": {
              "CCMER": {
                "bit": 0,
                "description": "CCM SRAM Erase"
              },
              "CCMBSY": {
                "bit": 1,
                "description": "CCM SRAM busy by erase operation"
              }
            },
            "CFGR2": {
              "CLL": {
                "bit": 0,
                "description": "Core Lockup Lock"
              },
              "SPL": {
                "bit": 1,
                "description": "SRAM Parity Lock"
              },
              "PVDL": {
                "bit": 2,
                "description": "PVD Lock"
              },
              "ECCL": {
                "bit": 3,
                "description": "ECC Lock"
              },
              "SPF": {
                "bit": 8,
                "description": "SRAM Parity Flag"
              }
            },
            "SWPR": {
              "Page0_WP": {
                "bit": 0,
                "description": "Write protection"
              },
              "Page1_WP": {
                "bit": 1,
                "description": "Write protection"
              },
              "Page2_WP": {
                "bit": 2,
                "description": "Write protection"
              },
              "Page3_WP": {
                "bit": 3,
                "description": "Write protection"
              },
              "Page4_WP": {
                "bit": 4,
                "description": "Write protection"
              },
              "Page5_WP": {
                "bit": 5,
                "description": "Write protection"
              },
              "Page6_WP": {
                "bit": 6,
                "description": "Write protection"
              },
              "Page7_WP": {
                "bit": 7,
                "description": "Write protection"
              },
              "Page8_WP": {
                "bit": 8,
                "description": "Write protection"
              },
              "Page9_WP": {
                "bit": 9,
                "description": "Write protection"
              },
              "Page10_WP": {
                "bit": 10,
                "description": "Write protection"
              },
              "Page11_WP": {
                "bit": 11,
                "description": "Write protection"
              },
              "Page12_WP": {
                "bit": 12,
                "description": "Write protection"
              },
              "Page13_WP": {
                "bit": 13,
                "description": "Write protection"
              },
              "Page14_WP": {
                "bit": 14,
                "description": "Write protection"
              },
              "Page15_WP": {
                "bit": 15,
                "description": "Write protection"
              },
              "Page16_WP": {
                "bit": 16,
                "description": "Write protection"
              },
              "Page17_WP": {
                "bit": 17,
                "description": "Write protection"
              },
              "Page18_WP": {
                "bit": 18,
                "description": "Write protection"
              },
              "Page19_WP": {
                "bit": 19,
                "description": "Write protection"
              },
              "Page20_WP": {
                "bit": 20,
                "description": "Write protection"
              },
              "Page21_WP": {
                "bit": 21,
                "description": "Write protection"
              },
              "Page22_WP": {
                "bit": 22,
                "description": "Write protection"
              },
              "Page23_WP": {
                "bit": 23,
                "description": "Write protection"
              },
              "Page24_WP": {
                "bit": 24,
                "description": "Write protection"
              },
              "Page25_WP": {
                "bit": 25,
                "description": "Write protection"
              },
              "Page26_WP": {
                "bit": 26,
                "description": "Write protection"
              },
              "Page27_WP": {
                "bit": 27,
                "description": "Write protection"
              },
              "Page28_WP": {
                "bit": 28,
                "description": "Write protection"
              },
              "Page29_WP": {
                "bit": 29,
                "description": "Write protection"
              },
              "Page30_WP": {
                "bit": 30,
                "description": "Write protection"
              },
              "Page31_WP": {
                "bit": 31,
                "description": "Write protection"
              }
            },
            "SKR": {
              "KEY": {
                "bit": 0,
                "description": "SRAM2 Key for software               erase",
                "width": 8
              }
            }
          }
        },
        "VREFBUF": {
          "instances": [
            {
              "name": "VREFBUF",
              "base": "0x40010030"
            }
          ],
          "registers": {
            "VREFBUF_CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "VREF_BUF Control and Status           Register"
            },
            "VREFBUF_CCR": {
              "offset": "0x04",
              "size": 32,
              "description": "VREF_BUF Calibration Control           Register"
            }
          },
          "bits": {
            "VREFBUF_CSR": {
              "ENVR": {
                "bit": 0,
                "description": "Enable Voltage Reference"
              },
              "HIZ": {
                "bit": 1,
                "description": "High impedence mode for the               VREF_BUF"
              },
              "VRR": {
                "bit": 3,
                "description": "Voltage reference buffer ready"
              },
              "VRS": {
                "bit": 4,
                "description": "Voltage reference scale",
                "width": 2
              }
            },
            "VREFBUF_CCR": {
              "TRIM": {
                "bit": 0,
                "description": "Trimming code",
                "width": 6
              }
            }
          }
        },
        "COMP": {
          "instances": [
            {
              "name": "COMP",
              "base": "0x40010200",
              "irq": 64
            }
          ],
          "registers": {
            "COMP_C1CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "Comparator control/status           register"
            },
            "COMP_C2CSR": {
              "offset": "0x04",
              "size": 32,
              "description": "Comparator control/status           register"
            },
            "COMP_C3CSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Comparator control/status           register"
            },
            "COMP_C4CSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Comparator control/status           register"
            }
          },
          "bits": {
            "COMP_C1CSR": {
              "EN": {
                "bit": 0,
                "description": "EN"
              },
              "INMSEL": {
                "bit": 4,
                "description": "INMSEL",
                "width": 3
              },
              "INPSEL": {
                "bit": 8,
                "description": "INPSEL"
              },
              "POL": {
                "bit": 15,
                "description": "POL"
              },
              "HYST": {
                "bit": 16,
                "description": "HYST",
                "width": 3
              },
              "BLANKSEL": {
                "bit": 19,
                "description": "BLANKSEL",
                "width": 3
              },
              "BRGEN": {
                "bit": 22,
                "description": "BRGEN"
              },
              "SCALEN": {
                "bit": 23,
                "description": "SCALEN"
              },
              "VALUE": {
                "bit": 30,
                "description": "VALUE"
              },
              "LOCK": {
                "bit": 31,
                "description": "LOCK"
              }
            },
            "COMP_C2CSR": {
              "EN": {
                "bit": 0,
                "description": "EN"
              },
              "INMSEL": {
                "bit": 4,
                "description": "INMSEL",
                "width": 3
              },
              "INPSEL": {
                "bit": 8,
                "description": "INPSEL"
              },
              "POL": {
                "bit": 15,
                "description": "POL"
              },
              "HYST": {
                "bit": 16,
                "description": "HYST",
                "width": 3
              },
              "BLANKSEL": {
                "bit": 19,
                "description": "BLANKSEL",
                "width": 3
              },
              "BRGEN": {
                "bit": 22,
                "description": "BRGEN"
              },
              "SCALEN": {
                "bit": 23,
                "description": "SCALEN"
              },
              "VALUE": {
                "bit": 30,
                "description": "VALUE"
              },
              "LOCK": {
                "bit": 31,
                "description": "LOCK"
              }
            },
            "COMP_C3CSR": {
              "EN": {
                "bit": 0,
                "description": "EN"
              },
              "INMSEL": {
                "bit": 4,
                "description": "INMSEL",
                "width": 3
              },
              "INPSEL": {
                "bit": 8,
                "description": "INPSEL"
              },
              "POL": {
                "bit": 15,
                "description": "POL"
              },
              "HYST": {
                "bit": 16,
                "description": "HYST",
                "width": 3
              },
              "BLANKSEL": {
                "bit": 19,
                "description": "BLANKSEL",
                "width": 3
              },
              "BRGEN": {
                "bit": 22,
                "description": "BRGEN"
              },
              "SCALEN": {
                "bit": 23,
                "description": "SCALEN"
              },
              "VALUE": {
                "bit": 30,
                "description": "VALUE"
              },
              "LOCK": {
                "bit": 31,
                "description": "LOCK"
              }
            },
            "COMP_C4CSR": {
              "EN": {
                "bit": 0,
                "description": "EN"
              },
              "INMSEL": {
                "bit": 4,
                "description": "INMSEL",
                "width": 3
              },
              "INPSEL": {
                "bit": 8,
                "description": "INPSEL"
              },
              "POL": {
                "bit": 15,
                "description": "POL"
              },
              "HYST": {
                "bit": 16,
                "description": "HYST",
                "width": 3
              },
              "BLANKSEL": {
                "bit": 19,
                "description": "BLANKSEL",
                "width": 3
              },
              "BRGEN": {
                "bit": 22,
                "description": "BRGEN"
              },
              "SCALEN": {
                "bit": 23,
                "description": "SCALEN"
              },
              "VALUE": {
                "bit": 30,
                "description": "VALUE"
              },
              "LOCK": {
                "bit": 31,
                "description": "LOCK"
              }
            }
          }
        },
        "OPAMP": {
          "instances": [
            {
              "name": "OPAMP",
              "base": "0x40010300"
            }
          ],
          "registers": {
            "OPAMP1_CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "OPAMP1 control/status register"
            },
            "OPAMP2_CSR": {
              "offset": "0x04",
              "size": 32,
              "description": "OPAMP2 control/status register"
            },
            "OPAMP3_CSR": {
              "offset": "0x08",
              "size": 32,
              "description": "OPAMP3 control/status register"
            },
            "OPAMP1_TCMR": {
              "offset": "0x18",
              "size": 32,
              "description": "OPAMP1 control/status register"
            },
            "OPAMP2_TCMR": {
              "offset": "0x1C",
              "size": 32,
              "description": "OPAMP2 control/status register"
            },
            "OPAMP3_TCMR": {
              "offset": "0x20",
              "size": 32,
              "description": "OPAMP3 control/status register"
            }
          },
          "bits": {
            "OPAMP1_CSR": {
              "OPAEN": {
                "bit": 0,
                "description": "Operational amplifier               Enable"
              },
              "FORCE_VP": {
                "bit": 1,
                "description": "FORCE_VP"
              },
              "VP_SEL": {
                "bit": 2,
                "description": "VP_SEL",
                "width": 2
              },
              "USERTRIM": {
                "bit": 4,
                "description": "USERTRIM"
              },
              "VM_SEL": {
                "bit": 5,
                "description": "VM_SEL",
                "width": 2
              },
              "OPAHSM": {
                "bit": 7,
                "description": "OPAHSM"
              },
              "OPAINTOEN": {
                "bit": 8,
                "description": "OPAINTOEN"
              },
              "CALON": {
                "bit": 11,
                "description": "CALON"
              },
              "CALSEL": {
                "bit": 12,
                "description": "CALSEL",
                "width": 2
              },
              "PGA_GAIN": {
                "bit": 14,
                "description": "PGA_GAIN",
                "width": 5
              },
              "TRIMOFFSETP": {
                "bit": 19,
                "description": "TRIMOFFSETP",
                "width": 5
              },
              "TRIMOFFSETN": {
                "bit": 24,
                "description": "TRIMOFFSETN",
                "width": 5
              },
              "CALOUT": {
                "bit": 30,
                "description": "CALOUT"
              },
              "LOCK": {
                "bit": 31,
                "description": "LOCK"
              }
            },
            "OPAMP2_CSR": {
              "OPAEN": {
                "bit": 0,
                "description": "Operational amplifier               Enable"
              },
              "FORCE_VP": {
                "bit": 1,
                "description": "FORCE_VP"
              },
              "VP_SEL": {
                "bit": 2,
                "description": "VP_SEL",
                "width": 2
              },
              "USERTRIM": {
                "bit": 4,
                "description": "USERTRIM"
              },
              "VM_SEL": {
                "bit": 5,
                "description": "VM_SEL",
                "width": 2
              },
              "OPAHSM": {
                "bit": 7,
                "description": "OPAHSM"
              },
              "OPAINTOEN": {
                "bit": 8,
                "description": "OPAINTOEN"
              },
              "CALON": {
                "bit": 11,
                "description": "CALON"
              },
              "CALSEL": {
                "bit": 12,
                "description": "CALSEL",
                "width": 2
              },
              "PGA_GAIN": {
                "bit": 14,
                "description": "PGA_GAIN",
                "width": 5
              },
              "TRIMOFFSETP": {
                "bit": 19,
                "description": "TRIMOFFSETP",
                "width": 5
              },
              "TRIMOFFSETN": {
                "bit": 24,
                "description": "TRIMOFFSETN",
                "width": 5
              },
              "CALOUT": {
                "bit": 30,
                "description": "CALOUT"
              },
              "LOCK": {
                "bit": 31,
                "description": "LOCK"
              }
            },
            "OPAMP3_CSR": {
              "OPAEN": {
                "bit": 0,
                "description": "Operational amplifier               Enable"
              },
              "FORCE_VP": {
                "bit": 1,
                "description": "FORCE_VP"
              },
              "VP_SEL": {
                "bit": 2,
                "description": "VP_SEL",
                "width": 2
              },
              "USERTRIM": {
                "bit": 4,
                "description": "USERTRIM"
              },
              "VM_SEL": {
                "bit": 5,
                "description": "VM_SEL",
                "width": 2
              },
              "OPAHSM": {
                "bit": 7,
                "description": "OPAHSM"
              },
              "OPAINTOEN": {
                "bit": 8,
                "description": "OPAINTOEN"
              },
              "CALON": {
                "bit": 11,
                "description": "CALON"
              },
              "CALSEL": {
                "bit": 12,
                "description": "CALSEL",
                "width": 2
              },
              "PGA_GAIN": {
                "bit": 14,
                "description": "PGA_GAIN",
                "width": 5
              },
              "TRIMOFFSETP": {
                "bit": 19,
                "description": "TRIMOFFSETP",
                "width": 5
              },
              "TRIMOFFSETN": {
                "bit": 24,
                "description": "TRIMOFFSETN",
                "width": 5
              },
              "CALOUT": {
                "bit": 30,
                "description": "CALOUT"
              },
              "LOCK": {
                "bit": 31,
                "description": "LOCK"
              }
            },
            "OPAMP1_TCMR": {
              "VMS_SEL": {
                "bit": 0,
                "description": "VMS_SEL"
              },
              "VPS_SEL": {
                "bit": 1,
                "description": "VPS_SEL",
                "width": 2
              },
              "T1CM_EN": {
                "bit": 3,
                "description": "T1CM_EN"
              },
              "T8CM_EN": {
                "bit": 4,
                "description": "T8CM_EN"
              },
              "T20CM_EN": {
                "bit": 5,
                "description": "T20CM_EN"
              },
              "LOCK": {
                "bit": 31,
                "description": "LOCK"
              }
            },
            "OPAMP2_TCMR": {
              "VMS_SEL": {
                "bit": 0,
                "description": "VMS_SEL"
              },
              "VPS_SEL": {
                "bit": 1,
                "description": "VPS_SEL",
                "width": 2
              },
              "T1CM_EN": {
                "bit": 3,
                "description": "T1CM_EN"
              },
              "T8CM_EN": {
                "bit": 4,
                "description": "T8CM_EN"
              },
              "T20CM_EN": {
                "bit": 5,
                "description": "T20CM_EN"
              },
              "LOCK": {
                "bit": 31,
                "description": "LOCK"
              }
            },
            "OPAMP3_TCMR": {
              "VMS_SEL": {
                "bit": 0,
                "description": "VMS_SEL"
              },
              "VPS_SEL": {
                "bit": 1,
                "description": "VPS_SEL",
                "width": 2
              },
              "T1CM_EN": {
                "bit": 3,
                "description": "T1CM_EN"
              },
              "T8CM_EN": {
                "bit": 4,
                "description": "T8CM_EN"
              },
              "T20CM_EN": {
                "bit": 5,
                "description": "T20CM_EN"
              },
              "LOCK": {
                "bit": 31,
                "description": "LOCK"
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC1",
              "base": "0x50000800"
            },
            {
              "name": "DAC2",
              "base": "0x50000C00"
            },
            {
              "name": "DAC3",
              "base": "0x50001000"
            },
            {
              "name": "DAC4",
              "base": "0x50001400"
            }
          ],
          "registers": {
            "DAC_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "DAC control register"
            },
            "DAC_SWTRGR": {
              "offset": "0x04",
              "size": 32,
              "description": "DAC software trigger register"
            },
            "DAC_DHR12R1": {
              "offset": "0x08",
              "size": 32,
              "description": "DAC channel1 12-bit right-aligned data           holding register"
            },
            "DAC_DHR12L1": {
              "offset": "0x0C",
              "size": 32,
              "description": "DAC channel1 12-bit left aligned data           holding register"
            },
            "DAC_DHR8R1": {
              "offset": "0x10",
              "size": 32,
              "description": "DAC channel1 8-bit right aligned data           holding register"
            },
            "DAC_DHR12R2": {
              "offset": "0x14",
              "size": 32,
              "description": "DAC channel2 12-bit right aligned data           holding register"
            },
            "DAC_DHR12L2": {
              "offset": "0x18",
              "size": 32,
              "description": "DAC channel2 12-bit left aligned data           holding register"
            },
            "DAC_DHR8R2": {
              "offset": "0x1C",
              "size": 32,
              "description": "DAC channel2 8-bit right-aligned data           holding register"
            },
            "DAC_DHR12RD": {
              "offset": "0x20",
              "size": 32,
              "description": "Dual DAC 12-bit right-aligned data holding           register"
            },
            "DAC_DHR12LD": {
              "offset": "0x24",
              "size": 32,
              "description": "DUAL DAC 12-bit left aligned data holding           register"
            },
            "DAC_DHR8RD": {
              "offset": "0x28",
              "size": 32,
              "description": "DUAL DAC 8-bit right aligned data holding           register"
            },
            "DAC_DOR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "DAC channel1 data output           register"
            },
            "DAC_DOR2": {
              "offset": "0x30",
              "size": 32,
              "description": "DAC channel2 data output           register"
            },
            "DAC_SR": {
              "offset": "0x34",
              "size": 32,
              "description": "DAC status register"
            },
            "DAC_CCR": {
              "offset": "0x38",
              "size": 32,
              "description": "DAC calibration control           register"
            },
            "DAC_MCR": {
              "offset": "0x3C",
              "size": 32,
              "description": "DAC mode control register"
            },
            "DAC_SHSR1": {
              "offset": "0x40",
              "size": 32,
              "description": "DAC Sample and Hold sample time register           1"
            },
            "DAC_SHSR2": {
              "offset": "0x44",
              "size": 32,
              "description": "DAC Sample and Hold sample time register           2"
            },
            "DAC_SHHR": {
              "offset": "0x48",
              "size": 32,
              "description": "DAC Sample and Hold hold time           register"
            },
            "DAC_SHRR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DAC Sample and Hold refresh time           register"
            },
            "DAC_STR1": {
              "offset": "0x58",
              "size": 32,
              "description": "Sawtooth register"
            },
            "DAC_STR2": {
              "offset": "0x5C",
              "size": 32,
              "description": "Sawtooth register"
            },
            "DAC_STMODR": {
              "offset": "0x60",
              "size": 32,
              "description": "Sawtooth Mode register"
            }
          },
          "bits": {
            "DAC_CR": {
              "EN1": {
                "bit": 0,
                "description": "DAC channel1 enable This bit is set and               cleared by software to enable/disable DAC               channel1."
              },
              "TEN1": {
                "bit": 1,
                "description": "DAC channel1 trigger               enable"
              },
              "TSEL1": {
                "bit": 2,
                "description": "DAC channel1 trigger selection These               bits select the external event used to trigger DAC               channel1. Note: Only used if bit TEN1 = 1 (DAC               channel1 trigger enabled).",
                "width": 4
              },
              "WAVE1": {
                "bit": 6,
                "description": "DAC channel1 noise/triangle wave               generation enable These bits are set and cleared by               software. Note: Only used if bit TEN1 = 1 (DAC               channel1 trigger enabled).",
                "width": 2
              },
              "MAMP1": {
                "bit": 8,
                "description": "DAC channel1 mask/amplitude selector               These bits are written by software to select mask in               wave generation mode or amplitude in triangle               generation mode. = 1011: Unmask bits[11:0] of LFSR/               triangle amplitude equal to 4095",
                "width": 4
              },
              "DMAEN1": {
                "bit": 12,
                "description": "DAC channel1 DMA enable This bit is set               and cleared by software."
              },
              "DMAUDRIE1": {
                "bit": 13,
                "description": "DAC channel1 DMA Underrun Interrupt               enable This bit is set and cleared by               software."
              },
              "CEN1": {
                "bit": 14,
                "description": "DAC Channel 1 calibration enable This               bit is set and cleared by software to enable/disable               DAC channel 1 calibration, it can be written only if               bit EN1=0 into DAC_CR (the calibration mode can be               entered/exit only when the DAC channel is disabled)               Otherwise, the write operation is               ignored."
              },
              "EN2": {
                "bit": 16,
                "description": "DAC channel2 enable This bit is set and               cleared by software to enable/disable DAC               channel2."
              },
              "TEN2": {
                "bit": 17,
                "description": "DAC channel2 trigger               enable"
              },
              "TSEL2": {
                "bit": 18,
                "description": "DAC channel2 trigger selection These               bits select the external event used to trigger DAC               channel2 Note: Only used if bit TEN2 = 1 (DAC               channel2 trigger enabled).",
                "width": 4
              },
              "WAVE2": {
                "bit": 22,
                "description": "DAC channel2 noise/triangle wave               generation enable These bits are set/reset by               software. 1x: Triangle wave generation enabled Note:               Only used if bit TEN2 = 1 (DAC channel2 trigger               enabled)",
                "width": 2
              },
              "MAMP2": {
                "bit": 24,
                "description": "DAC channel2 mask/amplitude selector               These bits are written by software to select mask in               wave generation mode or amplitude in triangle               generation mode. = 1011: Unmask bits[11:0] of LFSR/               triangle amplitude equal to 4095",
                "width": 4
              },
              "DMAEN2": {
                "bit": 28,
                "description": "DAC channel2 DMA enable This bit is set               and cleared by software."
              },
              "DMAUDRIE2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun interrupt               enable This bit is set and cleared by               software."
              },
              "CEN2": {
                "bit": 30,
                "description": "DAC Channel 2 calibration enable This               bit is set and cleared by software to enable/disable               DAC channel 2 calibration, it can be written only if               bit EN2=0 into DAC_CR (the calibration mode can be               entered/exit only when the DAC channel is disabled)               Otherwise, the write operation is               ignored."
              }
            },
            "DAC_SWTRGR": {
              "SWTRIG1": {
                "bit": 0,
                "description": "DAC channel1 software trigger This bit               is set by software to trigger the DAC in software               trigger mode. Note: This bit is cleared by hardware               (one APB1 clock cycle later) once the DAC_DHR1               register value has been loaded into the DAC_DOR1               register."
              },
              "SWTRIG2": {
                "bit": 1,
                "description": "DAC channel2 software trigger This bit               is set by software to trigger the DAC in software               trigger mode. Note: This bit is cleared by hardware               (one APB1 clock cycle later) once the DAC_DHR2               register value has been loaded into the DAC_DOR2               register."
              },
              "SWTRIGB1": {
                "bit": 16,
                "description": "DAC channel1 software trigger               B"
              },
              "SWTRIGB2": {
                "bit": 17,
                "description": "DAC channel2 software trigger               B"
              }
            },
            "DAC_DHR12R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned data               These bits are written by software which specifies               12-bit data for DAC channel1.",
                "width": 12
              },
              "DACC1DHRB": {
                "bit": 16,
                "description": "DAC channel1 12-bit right-aligned data               B",
                "width": 12
              }
            },
            "DAC_DHR12L1": {
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned data               These bits are written by software which specifies               12-bit data for DAC channel1.",
                "width": 12
              },
              "DACC1DHRB": {
                "bit": 20,
                "description": "DAC channel1 12-bit left-aligned data               B",
                "width": 12
              }
            },
            "DAC_DHR8R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned data               These bits are written by software which specifies               8-bit data for DAC channel1.",
                "width": 8
              },
              "DACC1DHRB": {
                "bit": 8,
                "description": "DAC channel1 8-bit right-aligned               data",
                "width": 8
              }
            },
            "DAC_DHR12R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 12-bit right-aligned data               These bits are written by software which specifies               12-bit data for DAC channel2.",
                "width": 12
              },
              "DACC2DHRB": {
                "bit": 16,
                "description": "DAC channel2 12-bit right-aligned               data",
                "width": 12
              }
            },
            "DAC_DHR12L2": {
              "DACC2DHR": {
                "bit": 4,
                "description": "DAC channel2 12-bit left-aligned data               These bits are written by software which specify               12-bit data for DAC channel2.",
                "width": 12
              },
              "DACC2DHRB": {
                "bit": 20,
                "description": "DAC channel2 12-bit left-aligned data               B",
                "width": 12
              }
            },
            "DAC_DHR8R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 8-bit right-aligned data               These bits are written by software which specifies               8-bit data for DAC channel2.",
                "width": 8
              },
              "DACC2DHRB": {
                "bit": 8,
                "description": "DAC channel2 8-bit right-aligned               data",
                "width": 8
              }
            },
            "DAC_DHR12RD": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned data               These bits are written by software which specifies               12-bit data for DAC channel1.",
                "width": 12
              },
              "DACC2DHR": {
                "bit": 16,
                "description": "DAC channel2 12-bit right-aligned data               These bits are written by software which specifies               12-bit data for DAC channel2.",
                "width": 12
              }
            },
            "DAC_DHR12LD": {
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned data               These bits are written by software which specifies               12-bit data for DAC channel1.",
                "width": 12
              },
              "DACC2DHR": {
                "bit": 20,
                "description": "DAC channel2 12-bit left-aligned data               These bits are written by software which specifies               12-bit data for DAC channel2.",
                "width": 12
              }
            },
            "DAC_DHR8RD": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned data               These bits are written by software which specifies               8-bit data for DAC channel1.",
                "width": 8
              },
              "DACC2DHR": {
                "bit": 8,
                "description": "DAC channel2 8-bit right-aligned data               These bits are written by software which specifies               8-bit data for DAC channel2.",
                "width": 8
              }
            },
            "DAC_DOR1": {
              "DACC1DOR": {
                "bit": 0,
                "description": "DAC channel1 data output These bits are               read-only, they contain data output for DAC               channel1.",
                "width": 12
              },
              "DACC1DORB": {
                "bit": 16,
                "description": "DAC channel1 data output",
                "width": 12
              }
            },
            "DAC_DOR2": {
              "DACC2DOR": {
                "bit": 0,
                "description": "DAC channel2 data output These bits are               read-only, they contain data output for DAC               channel2.",
                "width": 12
              },
              "DACC2DORB": {
                "bit": 16,
                "description": "DAC channel2 data output",
                "width": 12
              }
            },
            "DAC_SR": {
              "DAC1RDY": {
                "bit": 11,
                "description": "DAC channel1 ready status               bit"
              },
              "DORSTAT1": {
                "bit": 12,
                "description": "DAC channel1 output register status               bit"
              },
              "DMAUDR1": {
                "bit": 13,
                "description": "DAC channel1 DMA underrun flag This bit               is set by hardware and cleared by software (by               writing it to 1)."
              },
              "CAL_FLAG1": {
                "bit": 14,
                "description": "DAC Channel 1 calibration offset status               This bit is set and cleared by hardware"
              },
              "BWST1": {
                "bit": 15,
                "description": "DAC Channel 1 busy writing sample time               flag This bit is systematically set just after Sample               & Hold mode enable and is set each time the               software writes the register DAC_SHSR1, It is cleared               by hardware when the write operation of DAC_SHSR1 is               complete. (It takes about 3LSI periods of               synchronization)."
              },
              "DAC2RDY": {
                "bit": 27,
                "description": "DAC channel 2 ready status               bit"
              },
              "DORSTAT2": {
                "bit": 28,
                "description": "DAC channel 2 output register status               bit"
              },
              "DMAUDR2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun flag This bit               is set by hardware and cleared by software (by               writing it to 1)."
              },
              "CAL_FLAG2": {
                "bit": 30,
                "description": "DAC Channel 2 calibration offset status               This bit is set and cleared by hardware"
              },
              "BWST2": {
                "bit": 31,
                "description": "DAC Channel 2 busy writing sample time               flag This bit is systematically set just after Sample               & Hold mode enable and is set each time the               software writes the register DAC_SHSR2, It is cleared               by hardware when the write operation of DAC_SHSR2 is               complete. (It takes about 3 LSI periods of               synchronization)."
              }
            },
            "DAC_CCR": {
              "OTRIM1": {
                "bit": 0,
                "description": "DAC Channel 1 offset trimming               value",
                "width": 5
              },
              "OTRIM2": {
                "bit": 16,
                "description": "DAC Channel 2 offset trimming               value",
                "width": 5
              }
            },
            "DAC_MCR": {
              "MODE1": {
                "bit": 0,
                "description": "DAC Channel 1 mode These bits can be               written only when the DAC is disabled and not in the               calibration mode (when bit EN1=0 and bit CEN1 =0 in               the DAC_CR register). If EN1=1 or CEN1 =1 the write               operation is ignored. They can be set and cleared by               software to select the DAC Channel 1 mode: DAC               Channel 1 in normal Mode DAC Channel 1 in sample               &amp; hold mode",
                "width": 3
              },
              "DMADOUBLE1": {
                "bit": 8,
                "description": "DAC Channel1 DMA double data               mode"
              },
              "SINFORMAT1": {
                "bit": 9,
                "description": "Enable signed format for DAC               channel1"
              },
              "HFSEL": {
                "bit": 14,
                "description": "High frequency interface mode               selection",
                "width": 2
              },
              "MODE2": {
                "bit": 16,
                "description": "DAC Channel 2 mode These bits can be               written only when the DAC is disabled and not in the               calibration mode (when bit EN2=0 and bit CEN2 =0 in               the DAC_CR register). If EN2=1 or CEN2 =1 the write               operation is ignored. They can be set and cleared by               software to select the DAC Channel 2 mode: DAC               Channel 2 in normal Mode DAC Channel 2 in sample               &amp; hold mode",
                "width": 3
              },
              "DMADOUBLE2": {
                "bit": 24,
                "description": "DAC Channel2 DMA double data               mode"
              },
              "SINFORMAT2": {
                "bit": 25,
                "description": "Enable signed format for DAC               channel2"
              }
            },
            "DAC_SHSR1": {
              "TSAMPLE1": {
                "bit": 0,
                "description": "DAC Channel 1 sample Time (only valid in               sample &amp; hold mode) These bits can be written               when the DAC channel1 is disabled or also during               normal operation. in the latter case, the write can               be done only when BWSTx of DAC_SR register is low, If               BWSTx=1, the write operation is               ignored.",
                "width": 10
              }
            },
            "DAC_SHSR2": {
              "TSAMPLE2": {
                "bit": 0,
                "description": "DAC Channel 2 sample Time (only valid in               sample &amp; hold mode) These bits can be written               when the DAC channel2 is disabled or also during               normal operation. in the latter case, the write can               be done only when BWSTx of DAC_SR register is low, if               BWSTx=1, the write operation is               ignored.",
                "width": 10
              }
            },
            "DAC_SHHR": {
              "THOLD1": {
                "bit": 0,
                "description": "DAC Channel 1 hold Time (only valid in               sample &amp; hold mode) Hold time= (THOLD[9:0]) x               T LSI",
                "width": 10
              },
              "THOLD2": {
                "bit": 16,
                "description": "DAC Channel 2 hold time (only valid in               sample &amp; hold mode). Hold time= (THOLD[9:0])               x T LSI",
                "width": 10
              }
            },
            "DAC_SHRR": {
              "TREFRESH1": {
                "bit": 0,
                "description": "DAC Channel 1 refresh Time (only valid               in sample &amp; hold mode) Refresh time=               (TREFRESH[7:0]) x T LSI",
                "width": 8
              },
              "TREFRESH2": {
                "bit": 16,
                "description": "DAC Channel 2 refresh Time (only valid               in sample &amp; hold mode) Refresh time=               (TREFRESH[7:0]) x T LSI",
                "width": 8
              }
            },
            "DAC_STR1": {
              "STRSTDATA1": {
                "bit": 0,
                "description": "DAC Channel 1 Sawtooth reset               value",
                "width": 12
              },
              "STDIR1": {
                "bit": 12,
                "description": "DAC Channel1 Sawtooth direction               setting"
              },
              "STINCDATA1": {
                "bit": 16,
                "description": "DAC CH1 Sawtooth increment value (12.4               bit format)",
                "width": 16
              }
            },
            "DAC_STR2": {
              "STRSTDATA2": {
                "bit": 0,
                "description": "DAC Channel 2 Sawtooth reset               value",
                "width": 12
              },
              "STDIR2": {
                "bit": 12,
                "description": "DAC Channel2 Sawtooth direction               setting"
              },
              "STINCDATA2": {
                "bit": 16,
                "description": "DAC CH2 Sawtooth increment value (12.4               bit format)",
                "width": 16
              }
            },
            "DAC_STMODR": {
              "STRSTTRIGSEL1": {
                "bit": 0,
                "description": "DAC Channel 1 Sawtooth Reset trigger               selection",
                "width": 4
              },
              "STINCTRIGSEL1": {
                "bit": 8,
                "description": "DAC Channel 1 Sawtooth Increment trigger               selection",
                "width": 4
              },
              "STRSTTRIGSEL2": {
                "bit": 16,
                "description": "DAC Channel 1 Sawtooth Reset trigger               selection",
                "width": 4
              },
              "STINCTRIGSEL2": {
                "bit": 24,
                "description": "DAC Channel 2 Sawtooth Increment trigger               selection",
                "width": 4
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC1",
              "base": "0x50000000",
              "irq": 18
            },
            {
              "name": "ADC2",
              "base": "0x50000100"
            },
            {
              "name": "ADC12_Common",
              "base": "0x50000300"
            },
            {
              "name": "ADC345_Common",
              "base": "0x50000700"
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "interrupt and status register"
            },
            "IER": {
              "offset": "0x04",
              "size": 32,
              "description": "interrupt enable register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "control register"
            },
            "CFGR": {
              "offset": "0x0C",
              "size": 32,
              "description": "configuration register"
            },
            "CFGR2": {
              "offset": "0x10",
              "size": 32,
              "description": "configuration register"
            },
            "SMPR1": {
              "offset": "0x14",
              "size": 32,
              "description": "sample time register 1"
            },
            "SMPR2": {
              "offset": "0x18",
              "size": 32,
              "description": "sample time register 2"
            },
            "TR1": {
              "offset": "0x20",
              "size": 32,
              "description": "watchdog threshold register 1"
            },
            "TR2": {
              "offset": "0x24",
              "size": 32,
              "description": "watchdog threshold register"
            },
            "TR3": {
              "offset": "0x28",
              "size": 32,
              "description": "watchdog threshold register 3"
            },
            "SQR1": {
              "offset": "0x30",
              "size": 32,
              "description": "regular sequence register 1"
            },
            "SQR2": {
              "offset": "0x34",
              "size": 32,
              "description": "regular sequence register 2"
            },
            "SQR3": {
              "offset": "0x38",
              "size": 32,
              "description": "regular sequence register 3"
            },
            "SQR4": {
              "offset": "0x3C",
              "size": 32,
              "description": "regular sequence register 4"
            },
            "DR": {
              "offset": "0x40",
              "size": 32,
              "description": "regular Data Register"
            },
            "JSQR": {
              "offset": "0x4C",
              "size": 32,
              "description": "injected sequence register"
            },
            "OFR1": {
              "offset": "0x60",
              "size": 32,
              "description": "offset register 1"
            },
            "OFR2": {
              "offset": "0x64",
              "size": 32,
              "description": "offset register 2"
            },
            "OFR3": {
              "offset": "0x68",
              "size": 32,
              "description": "offset register 3"
            },
            "OFR4": {
              "offset": "0x6C",
              "size": 32,
              "description": "offset register 4"
            },
            "JDR1": {
              "offset": "0x80",
              "size": 32,
              "description": "injected data register 1"
            },
            "JDR2": {
              "offset": "0x84",
              "size": 32,
              "description": "injected data register 2"
            },
            "JDR3": {
              "offset": "0x88",
              "size": 32,
              "description": "injected data register 3"
            },
            "JDR4": {
              "offset": "0x8C",
              "size": 32,
              "description": "injected data register 4"
            },
            "AWD2CR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Analog Watchdog 2 Configuration           Register"
            },
            "AWD3CR": {
              "offset": "0xA4",
              "size": 32,
              "description": "Analog Watchdog 3 Configuration           Register"
            },
            "DIFSEL": {
              "offset": "0xB0",
              "size": 32,
              "description": "Differential Mode Selection Register           2"
            },
            "CALFACT": {
              "offset": "0xB4",
              "size": 32,
              "description": "Calibration Factors"
            },
            "GCOMP": {
              "offset": "0xC0",
              "size": 32,
              "description": "Gain compensation Register"
            }
          },
          "bits": {
            "ISR": {
              "JQOVF": {
                "bit": 10,
                "description": "JQOVF"
              },
              "AWD3": {
                "bit": 9,
                "description": "AWD3"
              },
              "AWD2": {
                "bit": 8,
                "description": "AWD2"
              },
              "AWD1": {
                "bit": 7,
                "description": "AWD1"
              },
              "JEOS": {
                "bit": 6,
                "description": "JEOS"
              },
              "JEOC": {
                "bit": 5,
                "description": "JEOC"
              },
              "OVR": {
                "bit": 4,
                "description": "OVR"
              },
              "EOS": {
                "bit": 3,
                "description": "EOS"
              },
              "EOC": {
                "bit": 2,
                "description": "EOC"
              },
              "EOSMP": {
                "bit": 1,
                "description": "EOSMP"
              },
              "ADRDY": {
                "bit": 0,
                "description": "ADRDY"
              }
            },
            "IER": {
              "JQOVFIE": {
                "bit": 10,
                "description": "JQOVFIE"
              },
              "AWD3IE": {
                "bit": 9,
                "description": "AWD3IE"
              },
              "AWD2IE": {
                "bit": 8,
                "description": "AWD2IE"
              },
              "AWD1IE": {
                "bit": 7,
                "description": "AWD1IE"
              },
              "JEOSIE": {
                "bit": 6,
                "description": "JEOSIE"
              },
              "JEOCIE": {
                "bit": 5,
                "description": "JEOCIE"
              },
              "OVRIE": {
                "bit": 4,
                "description": "OVRIE"
              },
              "EOSIE": {
                "bit": 3,
                "description": "EOSIE"
              },
              "EOCIE": {
                "bit": 2,
                "description": "EOCIE"
              },
              "EOSMPIE": {
                "bit": 1,
                "description": "EOSMPIE"
              },
              "ADRDYIE": {
                "bit": 0,
                "description": "ADRDYIE"
              }
            },
            "CR": {
              "ADCAL": {
                "bit": 31,
                "description": "ADCAL"
              },
              "ADCALDIF": {
                "bit": 30,
                "description": "ADCALDIF"
              },
              "DEEPPWD": {
                "bit": 29,
                "description": "DEEPPWD"
              },
              "ADVREGEN": {
                "bit": 28,
                "description": "ADVREGEN"
              },
              "JADSTP": {
                "bit": 5,
                "description": "JADSTP"
              },
              "ADSTP": {
                "bit": 4,
                "description": "ADSTP"
              },
              "JADSTART": {
                "bit": 3,
                "description": "JADSTART"
              },
              "ADSTART": {
                "bit": 2,
                "description": "ADSTART"
              },
              "ADDIS": {
                "bit": 1,
                "description": "ADDIS"
              },
              "ADEN": {
                "bit": 0,
                "description": "ADEN"
              }
            },
            "CFGR": {
              "JQDIS": {
                "bit": 31,
                "description": "Injected Queue disable"
              },
              "AWD1CH": {
                "bit": 26,
                "description": "Analog watchdog 1 channel selection",
                "width": 5
              },
              "JAUTO": {
                "bit": 25,
                "description": "JAUTO"
              },
              "JAWD1EN": {
                "bit": 24,
                "description": "JAWD1EN"
              },
              "AWD1EN": {
                "bit": 23,
                "description": "AWD1EN"
              },
              "AWD1SGL": {
                "bit": 22,
                "description": "AWD1SGL"
              },
              "JQM": {
                "bit": 21,
                "description": "JQM"
              },
              "JDISCEN": {
                "bit": 20,
                "description": "JDISCEN"
              },
              "DISCNUM": {
                "bit": 17,
                "description": "DISCNUM",
                "width": 3
              },
              "DISCEN": {
                "bit": 16,
                "description": "DISCEN"
              },
              "ALIGN": {
                "bit": 15,
                "description": "ALIGN"
              },
              "AUTDLY": {
                "bit": 14,
                "description": "AUTDLY"
              },
              "CONT": {
                "bit": 13,
                "description": "CONT"
              },
              "OVRMOD": {
                "bit": 12,
                "description": "OVRMOD"
              },
              "EXTEN": {
                "bit": 10,
                "description": "EXTEN",
                "width": 2
              },
              "EXTSEL": {
                "bit": 5,
                "description": "External trigger selection for regular group",
                "width": 5
              },
              "RES": {
                "bit": 3,
                "description": "RES",
                "width": 2
              },
              "DMACFG": {
                "bit": 1,
                "description": "DMACFG"
              },
              "DMAEN": {
                "bit": 0,
                "description": "DMAEN"
              }
            },
            "CFGR2": {
              "SMPTRIG": {
                "bit": 27,
                "description": "SMPTRIG"
              },
              "BULB": {
                "bit": 26,
                "description": "BULB"
              },
              "SWTRIG": {
                "bit": 25,
                "description": "SWTRIG"
              },
              "GCOMP": {
                "bit": 16,
                "description": "GCOMP"
              },
              "ROVSM": {
                "bit": 10,
                "description": "EXTEN"
              },
              "TROVS": {
                "bit": 9,
                "description": "Triggered Regular               Oversampling"
              },
              "OVSS": {
                "bit": 5,
                "description": "ALIGN",
                "width": 4
              },
              "OVSR": {
                "bit": 2,
                "description": "RES",
                "width": 3
              },
              "JOVSE": {
                "bit": 1,
                "description": "DMACFG"
              },
              "ROVSE": {
                "bit": 0,
                "description": "DMAEN"
              }
            },
            "SMPR1": {
              "SMP9": {
                "bit": 27,
                "description": "SMP9",
                "width": 3
              },
              "SMP8": {
                "bit": 24,
                "description": "SMP8",
                "width": 3
              },
              "SMP7": {
                "bit": 21,
                "description": "SMP7",
                "width": 3
              },
              "SMP6": {
                "bit": 18,
                "description": "SMP6",
                "width": 3
              },
              "SMP5": {
                "bit": 15,
                "description": "SMP5",
                "width": 3
              },
              "SMP4": {
                "bit": 12,
                "description": "SMP4",
                "width": 3
              },
              "SMP3": {
                "bit": 9,
                "description": "SMP3",
                "width": 3
              },
              "SMP2": {
                "bit": 6,
                "description": "SMP2",
                "width": 3
              },
              "SMP1": {
                "bit": 3,
                "description": "SMP1",
                "width": 3
              },
              "SMPPLUS": {
                "bit": 31,
                "description": "Addition of one clock cycle to the               sampling time"
              },
              "SMP0": {
                "bit": 0,
                "description": "SMP0",
                "width": 3
              }
            },
            "SMPR2": {
              "SMP18": {
                "bit": 24,
                "description": "SMP18",
                "width": 3
              },
              "SMP17": {
                "bit": 21,
                "description": "SMP17",
                "width": 3
              },
              "SMP16": {
                "bit": 18,
                "description": "SMP16",
                "width": 3
              },
              "SMP15": {
                "bit": 15,
                "description": "SMP15",
                "width": 3
              },
              "SMP14": {
                "bit": 12,
                "description": "SMP14",
                "width": 3
              },
              "SMP13": {
                "bit": 9,
                "description": "SMP13",
                "width": 3
              },
              "SMP12": {
                "bit": 6,
                "description": "SMP12",
                "width": 3
              },
              "SMP11": {
                "bit": 3,
                "description": "SMP11",
                "width": 3
              },
              "SMP10": {
                "bit": 0,
                "description": "SMP10",
                "width": 3
              }
            },
            "TR1": {
              "HT1": {
                "bit": 16,
                "description": "HT1",
                "width": 12
              },
              "AWDFILT": {
                "bit": 12,
                "description": "AWDFILT",
                "width": 3
              },
              "LT1": {
                "bit": 0,
                "description": "LT1",
                "width": 12
              }
            },
            "TR2": {
              "HT2": {
                "bit": 16,
                "description": "HT2",
                "width": 8
              },
              "LT2": {
                "bit": 0,
                "description": "LT2",
                "width": 8
              }
            },
            "TR3": {
              "HT3": {
                "bit": 16,
                "description": "HT3",
                "width": 8
              },
              "LT3": {
                "bit": 0,
                "description": "LT3",
                "width": 8
              }
            },
            "SQR1": {
              "SQ4": {
                "bit": 24,
                "description": "SQ4",
                "width": 5
              },
              "SQ3": {
                "bit": 18,
                "description": "SQ3",
                "width": 5
              },
              "SQ2": {
                "bit": 12,
                "description": "SQ2",
                "width": 5
              },
              "SQ1": {
                "bit": 6,
                "description": "SQ1",
                "width": 5
              },
              "L": {
                "bit": 0,
                "description": "Regular channel sequence               length",
                "width": 4
              }
            },
            "SQR2": {
              "SQ9": {
                "bit": 24,
                "description": "SQ9",
                "width": 5
              },
              "SQ8": {
                "bit": 18,
                "description": "SQ8",
                "width": 5
              },
              "SQ7": {
                "bit": 12,
                "description": "SQ7",
                "width": 5
              },
              "SQ6": {
                "bit": 6,
                "description": "SQ6",
                "width": 5
              },
              "SQ5": {
                "bit": 0,
                "description": "SQ5",
                "width": 5
              }
            },
            "SQR3": {
              "SQ14": {
                "bit": 24,
                "description": "SQ14",
                "width": 5
              },
              "SQ13": {
                "bit": 18,
                "description": "SQ13",
                "width": 5
              },
              "SQ12": {
                "bit": 12,
                "description": "SQ12",
                "width": 5
              },
              "SQ11": {
                "bit": 6,
                "description": "SQ11",
                "width": 5
              },
              "SQ10": {
                "bit": 0,
                "description": "SQ10",
                "width": 5
              }
            },
            "SQR4": {
              "SQ16": {
                "bit": 6,
                "description": "SQ16",
                "width": 5
              },
              "SQ15": {
                "bit": 0,
                "description": "SQ15",
                "width": 5
              }
            },
            "DR": {
              "RDATA": {
                "bit": 0,
                "description": "Regular Data converted",
                "width": 16
              }
            },
            "JSQR": {
              "JSQ4": {
                "bit": 27,
                "description": "JSQ4",
                "width": 5
              },
              "JSQ3": {
                "bit": 21,
                "description": "JSQ3",
                "width": 5
              },
              "JSQ2": {
                "bit": 15,
                "description": "JSQ2",
                "width": 5
              },
              "JSQ1": {
                "bit": 9,
                "description": "JSQ1",
                "width": 5
              },
              "JEXTEN": {
                "bit": 7,
                "description": "JEXTEN",
                "width": 2
              },
              "JEXTSEL": {
                "bit": 2,
                "description": "JEXTSEL",
                "width": 5
              },
              "JL": {
                "bit": 0,
                "description": "JL",
                "width": 2
              }
            },
            "OFR1": {
              "OFFSET1_EN": {
                "bit": 31,
                "description": "OFFSET1_EN"
              },
              "OFFSET1_CH": {
                "bit": 26,
                "description": "OFFSET1_CH",
                "width": 5
              },
              "SATEN": {
                "bit": 25,
                "description": "SATEN"
              },
              "OFFSETPOS": {
                "bit": 24,
                "description": "OFFSETPOS"
              },
              "OFFSET1": {
                "bit": 0,
                "description": "OFFSET1",
                "width": 12
              }
            },
            "OFR2": {
              "OFFSET1_EN": {
                "bit": 31,
                "description": "OFFSET1_EN"
              },
              "OFFSET1_CH": {
                "bit": 26,
                "description": "OFFSET1_CH",
                "width": 5
              },
              "SATEN": {
                "bit": 25,
                "description": "SATEN"
              },
              "OFFSETPOS": {
                "bit": 24,
                "description": "OFFSETPOS"
              },
              "OFFSET1": {
                "bit": 0,
                "description": "OFFSET1",
                "width": 12
              }
            },
            "OFR3": {
              "OFFSET1_EN": {
                "bit": 31,
                "description": "OFFSET1_EN"
              },
              "OFFSET1_CH": {
                "bit": 26,
                "description": "OFFSET1_CH",
                "width": 5
              },
              "SATEN": {
                "bit": 25,
                "description": "SATEN"
              },
              "OFFSETPOS": {
                "bit": 24,
                "description": "OFFSETPOS"
              },
              "OFFSET1": {
                "bit": 0,
                "description": "OFFSET1",
                "width": 12
              }
            },
            "OFR4": {
              "OFFSET1_EN": {
                "bit": 31,
                "description": "OFFSET1_EN"
              },
              "OFFSET1_CH": {
                "bit": 26,
                "description": "OFFSET1_CH",
                "width": 5
              },
              "SATEN": {
                "bit": 25,
                "description": "SATEN"
              },
              "OFFSETPOS": {
                "bit": 24,
                "description": "OFFSETPOS"
              },
              "OFFSET1": {
                "bit": 0,
                "description": "OFFSET1",
                "width": 12
              }
            },
            "JDR1": {
              "JDATA1": {
                "bit": 0,
                "description": "JDATA1",
                "width": 16
              }
            },
            "JDR2": {
              "JDATA2": {
                "bit": 0,
                "description": "JDATA2",
                "width": 16
              }
            },
            "JDR3": {
              "JDATA3": {
                "bit": 0,
                "description": "JDATA3",
                "width": 16
              }
            },
            "JDR4": {
              "JDATA4": {
                "bit": 0,
                "description": "JDATA4",
                "width": 16
              }
            },
            "AWD2CR": {
              "AWD2CH": {
                "bit": 0,
                "description": "AWD2CH",
                "width": 19
              }
            },
            "AWD3CR": {
              "AWD3CH": {
                "bit": 0,
                "description": "AWD3CH",
                "width": 19
              }
            },
            "DIFSEL": {
              "DIFSEL_0": {
                "bit": 0,
                "description": "Differential mode for channels               0"
              },
              "DIFSEL_1_18": {
                "bit": 1,
                "description": "Differential mode for channels 15 to               1",
                "width": 18
              }
            },
            "CALFACT": {
              "CALFACT_D": {
                "bit": 16,
                "description": "CALFACT_D",
                "width": 7
              },
              "CALFACT_S": {
                "bit": 0,
                "description": "CALFACT_S",
                "width": 7
              }
            },
            "GCOMP": {
              "GCOMPCOEFF": {
                "bit": 0,
                "description": "GCOMPCOEFF",
                "width": 14
              }
            }
          }
        },
        "FMAC": {
          "instances": [
            {
              "name": "FMAC",
              "base": "0x40021400",
              "irq": 101
            }
          ],
          "registers": {
            "X1BUFCFG": {
              "offset": "0x00",
              "size": 32,
              "description": "FMAC X1 Buffer Configuration           register"
            },
            "X2BUFCFG": {
              "offset": "0x04",
              "size": 32,
              "description": "FMAC X2 Buffer Configuration           register"
            },
            "YBUFCFG": {
              "offset": "0x08",
              "size": 32,
              "description": "FMAC Y Buffer Configuration           register"
            },
            "PARAM": {
              "offset": "0x0C",
              "size": 32,
              "description": "FMAC Parameter register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "FMAC Control register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "FMAC Status register"
            },
            "WDATA": {
              "offset": "0x18",
              "size": 32,
              "description": "FMAC Write Data register"
            },
            "RDATA": {
              "offset": "0x1C",
              "size": 32,
              "description": "FMAC Read Data register"
            }
          },
          "bits": {
            "X1BUFCFG": {
              "X1_BASE": {
                "bit": 0,
                "description": "X1_BASE",
                "width": 8
              },
              "X1_BUF_SIZE": {
                "bit": 8,
                "description": "X1_BUF_SIZE",
                "width": 8
              },
              "FULL_WM": {
                "bit": 24,
                "description": "FULL_WM",
                "width": 2
              }
            },
            "X2BUFCFG": {
              "X2_BASE": {
                "bit": 0,
                "description": "X1_BASE",
                "width": 8
              },
              "X2_BUF_SIZE": {
                "bit": 8,
                "description": "X1_BUF_SIZE",
                "width": 8
              }
            },
            "YBUFCFG": {
              "Y_BASE": {
                "bit": 0,
                "description": "X1_BASE",
                "width": 8
              },
              "Y_BUF_SIZE": {
                "bit": 8,
                "description": "X1_BUF_SIZE",
                "width": 8
              },
              "EMPTY_WM": {
                "bit": 24,
                "description": "EMPTY_WM",
                "width": 2
              }
            },
            "PARAM": {
              "START": {
                "bit": 31,
                "description": "START"
              },
              "FUNC": {
                "bit": 24,
                "description": "FUNC",
                "width": 7
              },
              "R": {
                "bit": 16,
                "description": "R",
                "width": 8
              },
              "Q": {
                "bit": 8,
                "description": "Q",
                "width": 8
              },
              "P": {
                "bit": 0,
                "description": "P",
                "width": 8
              }
            },
            "CR": {
              "RESET": {
                "bit": 16,
                "description": "RESET"
              },
              "CLIPEN": {
                "bit": 15,
                "description": "CLIPEN"
              },
              "DMAWEN": {
                "bit": 9,
                "description": "DMAWEN"
              },
              "DMAREN": {
                "bit": 8,
                "description": "DMAREN"
              },
              "SATIEN": {
                "bit": 4,
                "description": "SATIEN"
              },
              "UNFLIEN": {
                "bit": 3,
                "description": "UNFLIEN"
              },
              "OVFLIEN": {
                "bit": 2,
                "description": "OVFLIEN"
              },
              "WIEN": {
                "bit": 1,
                "description": "WIEN"
              },
              "RIEN": {
                "bit": 0,
                "description": "RIEN"
              }
            },
            "SR": {
              "YEMPTY": {
                "bit": 0,
                "description": "YEMPTY"
              },
              "X1FULL": {
                "bit": 1,
                "description": "X1FULL"
              },
              "OVFL": {
                "bit": 8,
                "description": "OVFL"
              },
              "UNFL": {
                "bit": 9,
                "description": "UNFL"
              },
              "SAT": {
                "bit": 10,
                "description": "SAT"
              }
            },
            "WDATA": {
              "WDATA": {
                "bit": 0,
                "description": "WDATA",
                "width": 16
              }
            },
            "RDATA": {
              "RDATA": {
                "bit": 0,
                "description": "RDATA",
                "width": 16
              }
            }
          }
        },
        "CORDIC": {
          "instances": [
            {
              "name": "CORDIC",
              "base": "0x40020C00",
              "irq": 100
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "CORDIC Control Status register"
            },
            "WDATA": {
              "offset": "0x04",
              "size": 32,
              "description": "FMAC Write Data register"
            },
            "RDATA": {
              "offset": "0x08",
              "size": 32,
              "description": "FMAC Read Data register"
            }
          },
          "bits": {
            "CSR": {
              "FUNC": {
                "bit": 0,
                "description": "FUNC",
                "width": 4
              },
              "PRECISION": {
                "bit": 4,
                "description": "PRECISION",
                "width": 4
              },
              "SCALE": {
                "bit": 8,
                "description": "SCALE",
                "width": 3
              },
              "IEN": {
                "bit": 16,
                "description": "IEN"
              },
              "DMAREN": {
                "bit": 17,
                "description": "DMAREN"
              },
              "DMAWEN": {
                "bit": 18,
                "description": "DMAWEN"
              },
              "NRES": {
                "bit": 19,
                "description": "NRES"
              },
              "NARGS": {
                "bit": 20,
                "description": "NARGS"
              },
              "RESSIZE": {
                "bit": 21,
                "description": "RESSIZE"
              },
              "ARGSIZE": {
                "bit": 22,
                "description": "ARGSIZE"
              },
              "RRDY": {
                "bit": 31,
                "description": "RRDY"
              }
            },
            "WDATA": {
              "ARG": {
                "bit": 0,
                "description": "ARG",
                "width": 32
              }
            },
            "RDATA": {
              "RES": {
                "bit": 0,
                "description": "RES",
                "width": 32
              }
            }
          }
        },
        "SAI": {
          "instances": [
            {
              "name": "SAI",
              "base": "0x40015400",
              "irq": 76
            }
          ],
          "registers": {
            "BCR1": {
              "offset": "0x24",
              "size": 32,
              "description": "BConfiguration register 1"
            },
            "BCR2": {
              "offset": "0x28",
              "size": 32,
              "description": "BConfiguration register 2"
            },
            "BFRCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "BFRCR"
            },
            "BSLOTR": {
              "offset": "0x30",
              "size": 32,
              "description": "BSlot register"
            },
            "BIM": {
              "offset": "0x34",
              "size": 32,
              "description": "BInterrupt mask register2"
            },
            "BSR": {
              "offset": "0x38",
              "size": 32,
              "description": "BStatus register"
            },
            "BCLRFR": {
              "offset": "0x3C",
              "size": 32,
              "description": "BClear flag register"
            },
            "BDR": {
              "offset": "0x40",
              "size": 32,
              "description": "BData register"
            },
            "ACR1": {
              "offset": "0x04",
              "size": 32,
              "description": "AConfiguration register 1"
            },
            "ACR2": {
              "offset": "0x08",
              "size": 32,
              "description": "AConfiguration register 2"
            },
            "AFRCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "AFRCR"
            },
            "ASLOTR": {
              "offset": "0x10",
              "size": 32,
              "description": "ASlot register"
            },
            "AIM": {
              "offset": "0x14",
              "size": 32,
              "description": "AInterrupt mask register2"
            },
            "ASR": {
              "offset": "0x18",
              "size": 32,
              "description": "AStatus register"
            },
            "ACLRFR": {
              "offset": "0x1C",
              "size": 32,
              "description": "AClear flag register"
            },
            "ADR": {
              "offset": "0x20",
              "size": 32,
              "description": "AData register"
            },
            "PDMCR": {
              "offset": "0x44",
              "size": 32,
              "description": "PDM control register"
            },
            "PDMDLY": {
              "offset": "0x48",
              "size": 32,
              "description": "PDM delay register"
            }
          },
          "bits": {
            "BCR1": {
              "MCKEN": {
                "bit": 27,
                "description": "MCKEN"
              },
              "OSR": {
                "bit": 26,
                "description": "OSR"
              },
              "MCJDIV": {
                "bit": 20,
                "description": "Master clock divider",
                "width": 6
              },
              "NODIV": {
                "bit": 19,
                "description": "No divider"
              },
              "DMAEN": {
                "bit": 17,
                "description": "DMA enable"
              },
              "SAIBEN": {
                "bit": 16,
                "description": "Audio block B enable"
              },
              "OutDri": {
                "bit": 13,
                "description": "Output drive"
              },
              "MONO": {
                "bit": 12,
                "description": "Mono mode"
              },
              "SYNCEN": {
                "bit": 10,
                "description": "Synchronization enable",
                "width": 2
              },
              "CKSTR": {
                "bit": 9,
                "description": "Clock strobing edge"
              },
              "LSBFIRST": {
                "bit": 8,
                "description": "Least significant bit               first"
              },
              "DS": {
                "bit": 5,
                "description": "Data size",
                "width": 3
              },
              "PRTCFG": {
                "bit": 2,
                "description": "Protocol configuration",
                "width": 2
              },
              "MODE": {
                "bit": 0,
                "description": "Audio block mode",
                "width": 2
              }
            },
            "BCR2": {
              "COMP": {
                "bit": 14,
                "description": "Companding mode",
                "width": 2
              },
              "CPL": {
                "bit": 13,
                "description": "Complement bit"
              },
              "MUTECN": {
                "bit": 7,
                "description": "Mute counter",
                "width": 6
              },
              "MUTEVAL": {
                "bit": 6,
                "description": "Mute value"
              },
              "MUTE": {
                "bit": 5,
                "description": "Mute"
              },
              "TRIS": {
                "bit": 4,
                "description": "Tristate management on data               line"
              },
              "FFLUS": {
                "bit": 3,
                "description": "FIFO flush"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold",
                "width": 3
              }
            },
            "BFRCR": {
              "FSOFF": {
                "bit": 18,
                "description": "Frame synchronization               offset"
              },
              "FSPOL": {
                "bit": 17,
                "description": "Frame synchronization               polarity"
              },
              "FSDEF": {
                "bit": 16,
                "description": "Frame synchronization               definition"
              },
              "FSALL": {
                "bit": 8,
                "description": "Frame synchronization active level               length",
                "width": 7
              },
              "FRL": {
                "bit": 0,
                "description": "Frame length",
                "width": 8
              }
            },
            "BSLOTR": {
              "SLOTEN": {
                "bit": 16,
                "description": "Slot enable",
                "width": 16
              },
              "NBSLOT": {
                "bit": 8,
                "description": "Number of slots in an audio               frame",
                "width": 4
              },
              "SLOTSZ": {
                "bit": 6,
                "description": "Slot size",
                "width": 2
              },
              "FBOFF": {
                "bit": 0,
                "description": "First bit offset",
                "width": 5
              }
            },
            "BIM": {
              "LFSDETIE": {
                "bit": 6,
                "description": "Late frame synchronization detection               interrupt enable"
              },
              "AFSDETIE": {
                "bit": 5,
                "description": "Anticipated frame synchronization               detection interrupt enable"
              },
              "CNRDYIE": {
                "bit": 4,
                "description": "Codec not ready interrupt               enable"
              },
              "FREQIE": {
                "bit": 3,
                "description": "FIFO request interrupt               enable"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration interrupt               enable"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection interrupt               enable"
              },
              "OVRUDRIE": {
                "bit": 0,
                "description": "Overrun/underrun interrupt               enable"
              }
            },
            "BSR": {
              "FLVL": {
                "bit": 16,
                "description": "FIFO level threshold",
                "width": 3
              },
              "LFSDET": {
                "bit": 6,
                "description": "Late frame synchronization               detection"
              },
              "AFSDET": {
                "bit": 5,
                "description": "Anticipated frame synchronization               detection"
              },
              "CNRDY": {
                "bit": 4,
                "description": "Codec not ready"
              },
              "FREQ": {
                "bit": 3,
                "description": "FIFO request"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration               flag"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Overrun / underrun"
              }
            },
            "BCLRFR": {
              "LFSDET": {
                "bit": 6,
                "description": "Clear late frame synchronization               detection flag"
              },
              "CAFSDET": {
                "bit": 5,
                "description": "Clear anticipated frame synchronization               detection flag"
              },
              "CNRDY": {
                "bit": 4,
                "description": "Clear codec not ready flag"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Clear wrong clock configuration               flag"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection flag"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Clear overrun / underrun"
              }
            },
            "BDR": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 32
              }
            },
            "ACR1": {
              "MCKEN": {
                "bit": 27,
                "description": "MCKEN"
              },
              "OSR": {
                "bit": 26,
                "description": "OSR"
              },
              "MCJDIV": {
                "bit": 20,
                "description": "Master clock divider",
                "width": 6
              },
              "NODIV": {
                "bit": 19,
                "description": "No divider"
              },
              "DMAEN": {
                "bit": 17,
                "description": "DMA enable"
              },
              "SAIAEN": {
                "bit": 16,
                "description": "Audio block A enable"
              },
              "OutDri": {
                "bit": 13,
                "description": "Output drive"
              },
              "MONO": {
                "bit": 12,
                "description": "Mono mode"
              },
              "SYNCEN": {
                "bit": 10,
                "description": "Synchronization enable",
                "width": 2
              },
              "CKSTR": {
                "bit": 9,
                "description": "Clock strobing edge"
              },
              "LSBFIRST": {
                "bit": 8,
                "description": "Least significant bit               first"
              },
              "DS": {
                "bit": 5,
                "description": "Data size",
                "width": 3
              },
              "PRTCFG": {
                "bit": 2,
                "description": "Protocol configuration",
                "width": 2
              },
              "MODE": {
                "bit": 0,
                "description": "Audio block mode",
                "width": 2
              }
            },
            "ACR2": {
              "COMP": {
                "bit": 14,
                "description": "Companding mode",
                "width": 2
              },
              "CPL": {
                "bit": 13,
                "description": "Complement bit"
              },
              "MUTECN": {
                "bit": 7,
                "description": "Mute counter",
                "width": 6
              },
              "MUTEVAL": {
                "bit": 6,
                "description": "Mute value"
              },
              "MUTE": {
                "bit": 5,
                "description": "Mute"
              },
              "TRIS": {
                "bit": 4,
                "description": "Tristate management on data               line"
              },
              "FFLUS": {
                "bit": 3,
                "description": "FIFO flush"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold",
                "width": 3
              }
            },
            "AFRCR": {
              "FSOFF": {
                "bit": 18,
                "description": "Frame synchronization               offset"
              },
              "FSPOL": {
                "bit": 17,
                "description": "Frame synchronization               polarity"
              },
              "FSDEF": {
                "bit": 16,
                "description": "Frame synchronization               definition"
              },
              "FSALL": {
                "bit": 8,
                "description": "Frame synchronization active level               length",
                "width": 7
              },
              "FRL": {
                "bit": 0,
                "description": "Frame length",
                "width": 8
              }
            },
            "ASLOTR": {
              "SLOTEN": {
                "bit": 16,
                "description": "Slot enable",
                "width": 16
              },
              "NBSLOT": {
                "bit": 8,
                "description": "Number of slots in an audio               frame",
                "width": 4
              },
              "SLOTSZ": {
                "bit": 6,
                "description": "Slot size",
                "width": 2
              },
              "FBOFF": {
                "bit": 0,
                "description": "First bit offset",
                "width": 5
              }
            },
            "AIM": {
              "LFSDET": {
                "bit": 6,
                "description": "Late frame synchronization detection               interrupt enable"
              },
              "AFSDETIE": {
                "bit": 5,
                "description": "Anticipated frame synchronization               detection interrupt enable"
              },
              "CNRDYIE": {
                "bit": 4,
                "description": "Codec not ready interrupt               enable"
              },
              "FREQIE": {
                "bit": 3,
                "description": "FIFO request interrupt               enable"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration interrupt               enable"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection interrupt               enable"
              },
              "OVRUDRIE": {
                "bit": 0,
                "description": "Overrun/underrun interrupt               enable"
              }
            },
            "ASR": {
              "FLVL": {
                "bit": 16,
                "description": "FIFO level threshold",
                "width": 3
              },
              "LFSDET": {
                "bit": 6,
                "description": "Late frame synchronization               detection"
              },
              "AFSDET": {
                "bit": 5,
                "description": "Anticipated frame synchronization               detection"
              },
              "CNRDY": {
                "bit": 4,
                "description": "Codec not ready"
              },
              "FREQ": {
                "bit": 3,
                "description": "FIFO request"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration flag. This bit               is read only"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Overrun / underrun"
              }
            },
            "ACLRFR": {
              "LFSDET": {
                "bit": 6,
                "description": "Clear late frame synchronization               detection flag"
              },
              "CAFSDET": {
                "bit": 5,
                "description": "Clear anticipated frame synchronization               detection flag"
              },
              "CNRDY": {
                "bit": 4,
                "description": "Clear codec not ready flag"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Clear wrong clock configuration               flag"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection flag"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Clear overrun / underrun"
              }
            },
            "ADR": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 32
              }
            },
            "PDMCR": {
              "PDMEN": {
                "bit": 0,
                "description": "PDMEN"
              },
              "MICNBR": {
                "bit": 4,
                "description": "MICNBR",
                "width": 2
              },
              "CKEN1": {
                "bit": 8,
                "description": "CKEN1"
              },
              "CKEN2": {
                "bit": 9,
                "description": "CKEN2"
              },
              "CKEN3": {
                "bit": 10,
                "description": "CKEN3"
              },
              "CKEN4": {
                "bit": 11,
                "description": "CKEN4"
              }
            },
            "PDMDLY": {
              "DLYM1L": {
                "bit": 0,
                "description": "DLYM1L",
                "width": 3
              },
              "DLYM1R": {
                "bit": 4,
                "description": "DLYM1R",
                "width": 3
              },
              "DLYM2L": {
                "bit": 8,
                "description": "DLYM2L",
                "width": 3
              },
              "DLYM2R": {
                "bit": 12,
                "description": "DLYM2R",
                "width": 3
              },
              "DLYM3L": {
                "bit": 16,
                "description": "DLYM3L",
                "width": 3
              },
              "DLYM3R": {
                "bit": 20,
                "description": "DLYM3R",
                "width": 3
              },
              "DLYM4L": {
                "bit": 24,
                "description": "DLYM4L",
                "width": 3
              },
              "DLYM4R": {
                "bit": 28,
                "description": "DLYM4R",
                "width": 3
              }
            }
          }
        },
        "TAMP": {
          "instances": [
            {
              "name": "TAMP",
              "base": "0x40002400"
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "FLTCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "TAMP filter control register"
            },
            "IER": {
              "offset": "0x2C",
              "size": 32,
              "description": "TAMP interrupt enable register"
            },
            "SR": {
              "offset": "0x30",
              "size": 32,
              "description": "TAMP status register"
            },
            "MISR": {
              "offset": "0x34",
              "size": 32,
              "description": "TAMP masked interrupt status           register"
            },
            "SCR": {
              "offset": "0x3C",
              "size": 32,
              "description": "TAMP status clear register"
            },
            "BKP0R": {
              "offset": "0x100",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP1R": {
              "offset": "0x104",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP2R": {
              "offset": "0x108",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP3R": {
              "offset": "0x10C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP4R": {
              "offset": "0x110",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP5R": {
              "offset": "0x114",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP6R": {
              "offset": "0x118",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP7R": {
              "offset": "0x11C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP8R": {
              "offset": "0x120",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP9R": {
              "offset": "0x124",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP10R": {
              "offset": "0x128",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP11R": {
              "offset": "0x12C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP12R": {
              "offset": "0x130",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP13R": {
              "offset": "0x134",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP14R": {
              "offset": "0x138",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP15R": {
              "offset": "0x13C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP16R": {
              "offset": "0x140",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP17R": {
              "offset": "0x144",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP18R": {
              "offset": "0x148",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP19R": {
              "offset": "0x14C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP20R": {
              "offset": "0x150",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP21R": {
              "offset": "0x154",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP22R": {
              "offset": "0x158",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP23R": {
              "offset": "0x15C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP24R": {
              "offset": "0x160",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP25R": {
              "offset": "0x164",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP26R": {
              "offset": "0x168",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP27R": {
              "offset": "0x16C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP28R": {
              "offset": "0x170",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP29R": {
              "offset": "0x174",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP30R": {
              "offset": "0x178",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP31R": {
              "offset": "0x17C",
              "size": 32,
              "description": "TAMP backup register"
            }
          },
          "bits": {
            "CR1": {
              "TAMP1E": {
                "bit": 0,
                "description": "TAMP1E"
              },
              "TAMP2E": {
                "bit": 1,
                "description": "TAMP2E"
              },
              "TAMP3E": {
                "bit": 2,
                "description": "TAMP2E"
              },
              "ITAMP3E": {
                "bit": 18,
                "description": "ITAMP3E"
              },
              "ITAMP4E": {
                "bit": 19,
                "description": "ITAMP4E"
              },
              "ITAMP5E": {
                "bit": 20,
                "description": "ITAMP5E"
              },
              "ITAMP6E": {
                "bit": 21,
                "description": "ITAMP6E"
              }
            },
            "CR2": {
              "TAMP1NOER": {
                "bit": 0,
                "description": "TAMP1NOER"
              },
              "TAMP2NOER": {
                "bit": 1,
                "description": "TAMP2NOER"
              },
              "TAMP3NOER": {
                "bit": 2,
                "description": "TAMP3NOER"
              },
              "TAMP1MSK": {
                "bit": 16,
                "description": "TAMP1MSK"
              },
              "TAMP2MSK": {
                "bit": 17,
                "description": "TAMP2MSK"
              },
              "TAMP3MSK": {
                "bit": 18,
                "description": "TAMP3MSK"
              },
              "TAMP1TRG": {
                "bit": 24,
                "description": "TAMP1TRG"
              },
              "TAMP2TRG": {
                "bit": 25,
                "description": "TAMP2TRG"
              },
              "TAMP3TRG": {
                "bit": 26,
                "description": "TAMP3TRG"
              }
            },
            "FLTCR": {
              "TAMPFREQ": {
                "bit": 0,
                "description": "TAMPFREQ",
                "width": 3
              },
              "TAMPFLT": {
                "bit": 3,
                "description": "TAMPFLT",
                "width": 2
              },
              "TAMPPRCH": {
                "bit": 5,
                "description": "TAMPPRCH",
                "width": 2
              },
              "TAMPPUDIS": {
                "bit": 7,
                "description": "TAMPPUDIS"
              }
            },
            "IER": {
              "TAMP1IE": {
                "bit": 0,
                "description": "TAMP1IE"
              },
              "TAMP2IE": {
                "bit": 1,
                "description": "TAMP2IE"
              },
              "TAMP3IE": {
                "bit": 2,
                "description": "TAMP3IE"
              },
              "ITAMP3IE": {
                "bit": 18,
                "description": "ITAMP3IE"
              },
              "ITAMP4IE": {
                "bit": 19,
                "description": "ITAMP4IE"
              },
              "ITAMP5IE": {
                "bit": 20,
                "description": "ITAMP5IE"
              },
              "ITAMP6IE": {
                "bit": 21,
                "description": "ITAMP6IE"
              }
            },
            "SR": {
              "TAMP1F": {
                "bit": 0,
                "description": "TAMP1F"
              },
              "TAMP2F": {
                "bit": 1,
                "description": "TAMP2F"
              },
              "TAMP3F": {
                "bit": 2,
                "description": "TAMP3F"
              },
              "ITAMP3F": {
                "bit": 18,
                "description": "ITAMP3F"
              },
              "ITAMP4F": {
                "bit": 19,
                "description": "ITAMP4F"
              },
              "ITAMP5F": {
                "bit": 20,
                "description": "ITAMP5F"
              },
              "ITAMP6F": {
                "bit": 21,
                "description": "ITAMP6F"
              }
            },
            "MISR": {
              "TAMP1MF": {
                "bit": 0,
                "description": "TAMP1MF:"
              },
              "TAMP2MF": {
                "bit": 1,
                "description": "TAMP2MF"
              },
              "TAMP3MF": {
                "bit": 2,
                "description": "TAMP3MF"
              },
              "ITAMP3MF": {
                "bit": 18,
                "description": "ITAMP3MF"
              },
              "ITAMP4MF": {
                "bit": 19,
                "description": "ITAMP4MF"
              },
              "ITAMP5MF": {
                "bit": 20,
                "description": "ITAMP5MF"
              },
              "ITAMP6MF": {
                "bit": 21,
                "description": "ITAMP6MF"
              }
            },
            "SCR": {
              "CTAMP1F": {
                "bit": 0,
                "description": "CTAMP1F"
              },
              "CTAMP2F": {
                "bit": 1,
                "description": "CTAMP2F"
              },
              "CTAMP3F": {
                "bit": 2,
                "description": "CTAMP3F"
              },
              "CITAMP3F": {
                "bit": 18,
                "description": "CITAMP3F"
              },
              "CITAMP4F": {
                "bit": 19,
                "description": "CITAMP4F"
              },
              "CITAMP5F": {
                "bit": 20,
                "description": "CITAMP5F"
              },
              "CITAMP6F": {
                "bit": 21,
                "description": "CITAMP6F"
              }
            },
            "BKP0R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP1R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP2R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP3R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP4R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP5R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP6R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP7R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP8R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP9R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP10R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP11R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP12R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP13R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP14R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP15R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP16R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP17R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP18R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP19R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP20R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP21R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP22R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP23R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP24R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP25R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP26R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP27R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP28R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP29R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP30R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP31R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            }
          }
        },
        "FPU": {
          "instances": [
            {
              "name": "FPU",
              "base": "0xE000EF34",
              "irq": 81
            },
            {
              "name": "FPU_CPACR",
              "base": "0xE000ED88"
            }
          ],
          "registers": {
            "FPCCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Floating-point context control           register"
            },
            "FPCAR": {
              "offset": "0x04",
              "size": 32,
              "description": "Floating-point context address           register"
            },
            "FPSCR": {
              "offset": "0x08",
              "size": 32,
              "description": "Floating-point status control           register"
            }
          },
          "bits": {
            "FPCCR": {
              "LSPACT": {
                "bit": 0,
                "description": "LSPACT"
              },
              "USER": {
                "bit": 1,
                "description": "USER"
              },
              "THREAD": {
                "bit": 3,
                "description": "THREAD"
              },
              "HFRDY": {
                "bit": 4,
                "description": "HFRDY"
              },
              "MMRDY": {
                "bit": 5,
                "description": "MMRDY"
              },
              "BFRDY": {
                "bit": 6,
                "description": "BFRDY"
              },
              "MONRDY": {
                "bit": 8,
                "description": "MONRDY"
              },
              "LSPEN": {
                "bit": 30,
                "description": "LSPEN"
              },
              "ASPEN": {
                "bit": 31,
                "description": "ASPEN"
              }
            },
            "FPCAR": {
              "ADDRESS": {
                "bit": 3,
                "description": "Location of unpopulated               floating-point",
                "width": 29
              }
            },
            "FPSCR": {
              "IOC": {
                "bit": 0,
                "description": "Invalid operation cumulative exception               bit"
              },
              "DZC": {
                "bit": 1,
                "description": "Division by zero cumulative exception               bit."
              },
              "OFC": {
                "bit": 2,
                "description": "Overflow cumulative exception               bit"
              },
              "UFC": {
                "bit": 3,
                "description": "Underflow cumulative exception               bit"
              },
              "IXC": {
                "bit": 4,
                "description": "Inexact cumulative exception               bit"
              },
              "IDC": {
                "bit": 7,
                "description": "Input denormal cumulative exception               bit."
              },
              "RMode": {
                "bit": 22,
                "description": "Rounding Mode control               field",
                "width": 2
              },
              "FZ": {
                "bit": 24,
                "description": "Flush-to-zero mode control               bit:"
              },
              "DN": {
                "bit": 25,
                "description": "Default NaN mode control               bit"
              },
              "AHP": {
                "bit": 26,
                "description": "Alternative half-precision control               bit"
              },
              "V": {
                "bit": 28,
                "description": "Overflow condition code               flag"
              },
              "C": {
                "bit": 29,
                "description": "Carry condition code flag"
              },
              "Z": {
                "bit": 30,
                "description": "Zero condition code flag"
              },
              "N": {
                "bit": 31,
                "description": "Negative condition code               flag"
              }
            }
          }
        },
        "MPU": {
          "instances": [
            {
              "name": "MPU",
              "base": "0xE000E084"
            }
          ],
          "registers": {
            "TYPER": {
              "offset": "0x00",
              "size": 32,
              "description": "MPU type register"
            },
            "CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "MPU control register"
            },
            "RNR": {
              "offset": "0x08",
              "size": 32,
              "description": "MPU region number register"
            },
            "RBAR": {
              "offset": "0x0C",
              "size": 32,
              "description": "MPU region base address           register"
            },
            "RASR": {
              "offset": "0x10",
              "size": 32,
              "description": "MPU region attribute and size           register"
            }
          },
          "bits": {
            "TYPER": {
              "SEPARATE": {
                "bit": 0,
                "description": "Separate flag"
              },
              "DREGION": {
                "bit": 8,
                "description": "Number of MPU data regions",
                "width": 8
              },
              "IREGION": {
                "bit": 16,
                "description": "Number of MPU instruction               regions",
                "width": 8
              }
            },
            "CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "Enables the MPU"
              },
              "HFNMIENA": {
                "bit": 1,
                "description": "Enables the operation of MPU during hard               fault"
              },
              "PRIVDEFENA": {
                "bit": 2,
                "description": "Enable priviliged software access to               default memory map"
              }
            },
            "RNR": {
              "REGION": {
                "bit": 0,
                "description": "MPU region",
                "width": 8
              }
            },
            "RBAR": {
              "REGION": {
                "bit": 0,
                "description": "MPU region field",
                "width": 4
              },
              "VALID": {
                "bit": 4,
                "description": "MPU region number valid"
              },
              "ADDR": {
                "bit": 5,
                "description": "Region base address field",
                "width": 27
              }
            },
            "RASR": {
              "ENABLE": {
                "bit": 0,
                "description": "Region enable bit."
              },
              "SIZE": {
                "bit": 1,
                "description": "Size of the MPU protection               region",
                "width": 5
              },
              "SRD": {
                "bit": 8,
                "description": "Subregion disable bits",
                "width": 8
              },
              "B": {
                "bit": 16,
                "description": "memory attribute"
              },
              "C": {
                "bit": 17,
                "description": "memory attribute"
              },
              "S": {
                "bit": 18,
                "description": "Shareable memory attribute"
              },
              "TEX": {
                "bit": 19,
                "description": "memory attribute",
                "width": 3
              },
              "AP": {
                "bit": 24,
                "description": "Access permission",
                "width": 3
              },
              "XN": {
                "bit": 28,
                "description": "Instruction access disable               bit"
              }
            }
          }
        },
        "STK": {
          "instances": [
            {
              "name": "STK",
              "base": "0xE000E010"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "SysTick control and status           register"
            },
            "LOAD": {
              "offset": "0x04",
              "size": 32,
              "description": "SysTick reload value register"
            },
            "VAL": {
              "offset": "0x08",
              "size": 32,
              "description": "SysTick current value register"
            },
            "CALIB": {
              "offset": "0x0C",
              "size": 32,
              "description": "SysTick calibration value           register"
            }
          },
          "bits": {
            "CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "Counter enable"
              },
              "TICKINT": {
                "bit": 1,
                "description": "SysTick exception request               enable"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "Clock source selection"
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "COUNTFLAG"
              }
            },
            "LOAD": {
              "RELOAD": {
                "bit": 0,
                "description": "RELOAD value",
                "width": 24
              }
            },
            "VAL": {
              "CURRENT": {
                "bit": 0,
                "description": "Current counter value",
                "width": 24
              }
            },
            "CALIB": {
              "TENMS": {
                "bit": 0,
                "description": "Calibration value",
                "width": 24
              },
              "SKEW": {
                "bit": 30,
                "description": "SKEW flag: Indicates whether the TENMS               value is exact"
              },
              "NOREF": {
                "bit": 31,
                "description": "NOREF flag. Reads as zero"
              }
            }
          }
        },
        "SCB": {
          "instances": [
            {
              "name": "SCB",
              "base": "0xE000ED00"
            },
            {
              "name": "SCB_ACTLR",
              "base": "0xE000E008"
            }
          ],
          "registers": {
            "CPUID": {
              "offset": "0x00",
              "size": 32,
              "description": "CPUID base register"
            },
            "ICSR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt control and state           register"
            },
            "VTOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Vector table offset register"
            },
            "AIRCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Application interrupt and reset control           register"
            },
            "SCR": {
              "offset": "0x10",
              "size": 32,
              "description": "System control register"
            },
            "CCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Configuration and control           register"
            },
            "SHPR1": {
              "offset": "0x18",
              "size": 32,
              "description": "System handler priority           registers"
            },
            "SHPR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "System handler priority           registers"
            },
            "SHPR3": {
              "offset": "0x20",
              "size": 32,
              "description": "System handler priority           registers"
            },
            "SHCSR": {
              "offset": "0x24",
              "size": 32,
              "description": "System handler control and state           register"
            },
            "CFSR_UFSR_BFSR_MMFSR": {
              "offset": "0x28",
              "size": 32,
              "description": "Configurable fault status           register"
            },
            "HFSR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Hard fault status register"
            },
            "MMFAR": {
              "offset": "0x34",
              "size": 32,
              "description": "Memory management fault address           register"
            },
            "BFAR": {
              "offset": "0x38",
              "size": 32,
              "description": "Bus fault address register"
            },
            "AFSR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Auxiliary fault status           register"
            }
          },
          "bits": {
            "CPUID": {
              "Revision": {
                "bit": 0,
                "description": "Revision number",
                "width": 4
              },
              "PartNo": {
                "bit": 4,
                "description": "Part number of the               processor",
                "width": 12
              },
              "Constant": {
                "bit": 16,
                "description": "Reads as 0xF",
                "width": 4
              },
              "Variant": {
                "bit": 20,
                "description": "Variant number",
                "width": 4
              },
              "Implementer": {
                "bit": 24,
                "description": "Implementer code",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "Active vector",
                "width": 9
              },
              "RETTOBASE": {
                "bit": 11,
                "description": "Return to base level"
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Pending vector",
                "width": 7
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "Interrupt pending flag"
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "SysTick exception clear-pending               bit"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "SysTick exception set-pending               bit"
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "PendSV clear-pending bit"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "PendSV set-pending bit"
              },
              "NMIPENDSET": {
                "bit": 31,
                "description": "NMI set-pending bit."
              }
            },
            "VTOR": {
              "TBLOFF": {
                "bit": 9,
                "description": "Vector table base offset               field",
                "width": 21
              }
            },
            "AIRCR": {
              "VECTRESET": {
                "bit": 0,
                "description": "VECTRESET"
              },
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "VECTCLRACTIVE"
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "SYSRESETREQ"
              },
              "PRIGROUP": {
                "bit": 8,
                "description": "PRIGROUP",
                "width": 3
              },
              "ENDIANESS": {
                "bit": 15,
                "description": "ENDIANESS"
              },
              "VECTKEYSTAT": {
                "bit": 16,
                "description": "Register key",
                "width": 16
              }
            },
            "SCR": {
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "SLEEPONEXIT"
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "SLEEPDEEP"
              },
              "SEVEONPEND": {
                "bit": 4,
                "description": "Send Event on Pending bit"
              }
            },
            "CCR": {
              "NONBASETHRDENA": {
                "bit": 0,
                "description": "Configures how the processor enters               Thread mode"
              },
              "USERSETMPEND": {
                "bit": 1,
                "description": "USERSETMPEND"
              },
              "UNALIGN__TRP": {
                "bit": 3,
                "description": "UNALIGN_ TRP"
              },
              "DIV_0_TRP": {
                "bit": 4,
                "description": "DIV_0_TRP"
              },
              "BFHFNMIGN": {
                "bit": 8,
                "description": "BFHFNMIGN"
              },
              "STKALIGN": {
                "bit": 9,
                "description": "STKALIGN"
              }
            },
            "SHPR1": {
              "PRI_4": {
                "bit": 0,
                "description": "Priority of system handler               4",
                "width": 8
              },
              "PRI_5": {
                "bit": 8,
                "description": "Priority of system handler               5",
                "width": 8
              },
              "PRI_6": {
                "bit": 16,
                "description": "Priority of system handler               6",
                "width": 8
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 24,
                "description": "Priority of system handler               11",
                "width": 8
              }
            },
            "SHPR3": {
              "PRI_14": {
                "bit": 16,
                "description": "Priority of system handler               14",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "Priority of system handler               15",
                "width": 8
              }
            },
            "SHCSR": {
              "MEMFAULTACT": {
                "bit": 0,
                "description": "Memory management fault exception active               bit"
              },
              "BUSFAULTACT": {
                "bit": 1,
                "description": "Bus fault exception active               bit"
              },
              "USGFAULTACT": {
                "bit": 3,
                "description": "Usage fault exception active               bit"
              },
              "SVCALLACT": {
                "bit": 7,
                "description": "SVC call active bit"
              },
              "MONITORACT": {
                "bit": 8,
                "description": "Debug monitor active bit"
              },
              "PENDSVACT": {
                "bit": 10,
                "description": "PendSV exception active               bit"
              },
              "SYSTICKACT": {
                "bit": 11,
                "description": "SysTick exception active               bit"
              },
              "USGFAULTPENDED": {
                "bit": 12,
                "description": "Usage fault exception pending               bit"
              },
              "MEMFAULTPENDED": {
                "bit": 13,
                "description": "Memory management fault exception               pending bit"
              },
              "BUSFAULTPENDED": {
                "bit": 14,
                "description": "Bus fault exception pending               bit"
              },
              "SVCALLPENDED": {
                "bit": 15,
                "description": "SVC call pending bit"
              },
              "MEMFAULTENA": {
                "bit": 16,
                "description": "Memory management fault enable               bit"
              },
              "BUSFAULTENA": {
                "bit": 17,
                "description": "Bus fault enable bit"
              },
              "USGFAULTENA": {
                "bit": 18,
                "description": "Usage fault enable bit"
              }
            },
            "CFSR_UFSR_BFSR_MMFSR": {
              "IACCVIOL": {
                "bit": 1,
                "description": "Instruction access violation               flag"
              },
              "MUNSTKERR": {
                "bit": 3,
                "description": "Memory manager fault on unstacking for a               return from exception"
              },
              "MSTKERR": {
                "bit": 4,
                "description": "Memory manager fault on stacking for               exception entry."
              },
              "MLSPERR": {
                "bit": 5,
                "description": "MLSPERR"
              },
              "MMARVALID": {
                "bit": 7,
                "description": "Memory Management Fault Address Register               (MMAR) valid flag"
              },
              "IBUSERR": {
                "bit": 8,
                "description": "Instruction bus error"
              },
              "PRECISERR": {
                "bit": 9,
                "description": "Precise data bus error"
              },
              "IMPRECISERR": {
                "bit": 10,
                "description": "Imprecise data bus error"
              },
              "UNSTKERR": {
                "bit": 11,
                "description": "Bus fault on unstacking for a return               from exception"
              },
              "STKERR": {
                "bit": 12,
                "description": "Bus fault on stacking for exception               entry"
              },
              "LSPERR": {
                "bit": 13,
                "description": "Bus fault on floating-point lazy state               preservation"
              },
              "BFARVALID": {
                "bit": 15,
                "description": "Bus Fault Address Register (BFAR) valid               flag"
              },
              "UNDEFINSTR": {
                "bit": 16,
                "description": "Undefined instruction usage               fault"
              },
              "INVSTATE": {
                "bit": 17,
                "description": "Invalid state usage fault"
              },
              "INVPC": {
                "bit": 18,
                "description": "Invalid PC load usage               fault"
              },
              "NOCP": {
                "bit": 19,
                "description": "No coprocessor usage               fault."
              },
              "UNALIGNED": {
                "bit": 24,
                "description": "Unaligned access usage               fault"
              },
              "DIVBYZERO": {
                "bit": 25,
                "description": "Divide by zero usage fault"
              }
            },
            "HFSR": {
              "VECTTBL": {
                "bit": 1,
                "description": "Vector table hard fault"
              },
              "FORCED": {
                "bit": 30,
                "description": "Forced hard fault"
              },
              "DEBUG_VT": {
                "bit": 31,
                "description": "Reserved for Debug use"
              }
            },
            "MMFAR": {
              "MMFAR": {
                "bit": 0,
                "description": "Memory management fault               address",
                "width": 32
              }
            },
            "BFAR": {
              "BFAR": {
                "bit": 0,
                "description": "Bus fault address",
                "width": 32
              }
            },
            "AFSR": {
              "IMPDEF": {
                "bit": 0,
                "description": "Implementation defined",
                "width": 32
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E100"
            },
            {
              "name": "NVIC_STIR",
              "base": "0xE000EF00"
            }
          ],
          "registers": {
            "ISER0": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER1": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER2": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ICER0": {
              "offset": "0x80",
              "size": 32,
              "description": "Interrupt Clear-Enable           Register"
            },
            "ICER1": {
              "offset": "0x84",
              "size": 32,
              "description": "Interrupt Clear-Enable           Register"
            },
            "ICER2": {
              "offset": "0x88",
              "size": 32,
              "description": "Interrupt Clear-Enable           Register"
            },
            "ICER3": {
              "offset": "0x8C",
              "size": 32,
              "description": "Interrupt Clear-Enable   Register"
            },
            "ISPR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR1": {
              "offset": "0x104",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR2": {
              "offset": "0x108",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR3": {
              "offset": "0x10C",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ICPR0": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear-Pending           Register"
            },
            "ICPR1": {
              "offset": "0x184",
              "size": 32,
              "description": "Interrupt Clear-Pending           Register"
            },
            "ICPR2": {
              "offset": "0x188",
              "size": 32,
              "description": "Interrupt Clear-Pending           Register"
            },
            "ICPR3": {
              "offset": "0x18C",
              "size": 32,
              "description": "Interrupt Clear-Pending           Register"
            },
            "IABR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR2": {
              "offset": "0x208",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR3": {
              "offset": "0x20C",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IPR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR2": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR3": {
              "offset": "0x30C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR4": {
              "offset": "0x310",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR5": {
              "offset": "0x314",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR6": {
              "offset": "0x318",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR7": {
              "offset": "0x31C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR8": {
              "offset": "0x320",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR9": {
              "offset": "0x324",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR10": {
              "offset": "0x328",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR11": {
              "offset": "0x32C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR12": {
              "offset": "0x330",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR13": {
              "offset": "0x334",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR14": {
              "offset": "0x338",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR15": {
              "offset": "0x33C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR16": {
              "offset": "0x340",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR17": {
              "offset": "0x344",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR18": {
              "offset": "0x348",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR19": {
              "offset": "0x34C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR20": {
              "offset": "0x350",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR21": {
              "offset": "0x354",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR22": {
              "offset": "0x358",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR23": {
              "offset": "0x35C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR24": {
              "offset": "0x360",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR25": {
              "offset": "0x364",
              "size": 32,
              "description": "Interrupt Priority Register"
            }
          },
          "bits": {
            "ISER0": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ISER1": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ISER2": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ISER3": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ICER0": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ICER1": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ICER2": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ICER3": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ISPR0": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ISPR1": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ISPR2": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ISPR3": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ICPR0": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "ICPR1": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "ICPR2": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "ICPR3": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "IABR0": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IABR1": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IABR2": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IABR3": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IPR0": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR1": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR2": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR3": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR4": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR5": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR6": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR7": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR8": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR9": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR10": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR11": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR12": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR13": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR14": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR15": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR16": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR17": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR18": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR19": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR20": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "FDCAN",
              "base": "0x4000A400"
            },
            {
              "name": "FDCAN1",
              "base": "0x40006400",
              "irq": 21
            }
          ],
          "registers": {
            "CREL": {
              "offset": "0x00",
              "size": 32,
              "description": "FDCAN Core Release Register"
            },
            "ENDN": {
              "offset": "0x04",
              "size": 32,
              "description": "FDCAN Core Release Register"
            },
            "DBTP": {
              "offset": "0x0C",
              "size": 32,
              "description": "This register is only writable if bits           CCCR.CCE and CCCR.INIT are set. The CAN bit time may be           programed in the range of 4 to 25 time quanta. The CAN           time quantum may be programmed in the range of 1 to 1024           FDCAN clock periods. tq = (DBRP + 1) FDCAN clock period.           DTSEG1 is the sum of Prop_Seg and Phase_Seg1. DTSEG2 is           Phase_Seg2. Therefore the length of the bit time is           (programmed values) [DTSEG1 + DTSEG2 + 3] tq or           (functional values) [Sync_Seg + Prop_Seg + Phase_Seg1 +           Phase_Seg2] tq. The Information Processing Time (IPT) is           zero, meaning the data for the next bit is available at           the first clock edge after the sample           point."
            },
            "TEST": {
              "offset": "0x10",
              "size": 32,
              "description": "Write access to the Test Register has to be           enabled by setting bit CCCR[TEST] to 1 . All Test           Register functions are set to their reset values when bit           CCCR[TEST] is reset. Loop Back mode and software control           of Tx pin FDCANx_TX are hardware test modes. Programming           TX differently from 00 may disturb the message transfer           on the CAN bus."
            },
            "RWD": {
              "offset": "0x14",
              "size": 32,
              "description": "The RAM Watchdog monitors the READY output           of the Message RAM. A Message RAM access starts the           Message RAM Watchdog Counter with the value configured by           the RWD[WDC] bits. The counter is reloaded with RWD[WDC]           bits when the Message RAM signals successful completion           by activating its READY output. In case there is no           response from the Message RAM until the counter has           counted down to 0, the counter stops and interrupt flag           IR[WDI] bit is set. The RAM Watchdog Counter is clocked           by the fdcan_pclk clock."
            },
            "CCCR": {
              "offset": "0x18",
              "size": 32,
              "description": "For details about setting and resetting of           single bits see Software initialization."
            },
            "NBTP": {
              "offset": "0x1C",
              "size": 32,
              "description": "FDCAN_NBTP"
            },
            "TSCC": {
              "offset": "0x20",
              "size": 32,
              "description": "FDCAN Timestamp Counter Configuration           Register"
            },
            "TSCV": {
              "offset": "0x24",
              "size": 32,
              "description": "FDCAN Timestamp Counter Value           Register"
            },
            "TOCC": {
              "offset": "0x28",
              "size": 32,
              "description": "FDCAN Timeout Counter Configuration           Register"
            },
            "TOCV": {
              "offset": "0x2C",
              "size": 32,
              "description": "FDCAN Timeout Counter Value           Register"
            },
            "ECR": {
              "offset": "0x40",
              "size": 32,
              "description": "FDCAN Error Counter Register"
            },
            "PSR": {
              "offset": "0x44",
              "size": 32,
              "description": "FDCAN Protocol Status Register"
            },
            "TDCR": {
              "offset": "0x48",
              "size": 32,
              "description": "FDCAN Transmitter Delay Compensation           Register"
            },
            "IR": {
              "offset": "0x50",
              "size": 32,
              "description": "The flags are set when one of the listed           conditions is detected (edge-sensitive). The flags remain           set until the Host clears them. A flag is cleared by           writing a 1 to the corresponding bit position. Writing a           0 has no effect. A hard reset will clear the register.           The configuration of IE controls whether an interrupt is           generated. The configuration of ILS controls on which           interrupt line an interrupt is signaled."
            },
            "IE": {
              "offset": "0x54",
              "size": 32,
              "description": "The settings in the Interrupt Enable           register determine which status changes in the Interrupt           Register will be signaled on an interrupt           line."
            },
            "ILS": {
              "offset": "0x58",
              "size": 32,
              "description": "The Interrupt Line Select register assigns           an interrupt generated by a specific interrupt flag from           the Interrupt Register to one of the two module interrupt           lines. For interrupt generation the respective interrupt           line has to be enabled via ILE[EINT0] and           ILE[EINT1]."
            },
            "ILE": {
              "offset": "0x5C",
              "size": 32,
              "description": "Each of the two interrupt lines to the CPU           can be enabled/disabled separately by programming bits           EINT0 and EINT1."
            },
            "RXGFC": {
              "offset": "0x80",
              "size": 32,
              "description": "Global settings for Message ID filtering.           The Global Filter Configuration controls the filter path           for standard and extended messages as described in           Figure706: Standard Message ID filter path and Figure707:           Extended Message ID filter path."
            },
            "XIDAM": {
              "offset": "0x84",
              "size": 32,
              "description": "FDCAN Extended ID and Mask   Register"
            },
            "HPMS": {
              "offset": "0x88",
              "size": 32,
              "description": "This register is updated every time a    Message ID filter element configured to generate a    priority event match. This can be used to monitor the    status of incoming high priority messages and to enable           fast access to these messages."
            },
            "RXF0S": {
              "offset": "0x90",
              "size": 32,
              "description": "FDCAN Rx FIFO 0 Status Register"
            },
            "RXF0A": {
              "offset": "0x94",
              "size": 32,
              "description": "CAN Rx FIFO 0 Acknowledge Register"
            },
            "RXF1S": {
              "offset": "0x98",
              "size": 32,
              "description": "FDCAN Rx FIFO 1 Status  Register"
            },
            "RXF1A": {
              "offset": "0x9C",
              "size": 32,
              "description": "FDCAN Rx FIFO 1 Acknowledge Register"
            },
            "TXBC": {
              "offset": "0xC0",
              "size": 32,
              "description": "FDCAN Tx Buffer Configuration  Register"
            },
            "TXFQS": {
              "offset": "0xC4",
              "size": 32,
              "description": "The Tx FIFO/Queue status is related to the    pending Tx requests listed in register TXBRP. Therefore     the effect of Add/Cancellation requests may be delayed   due to a running Tx scan (TXBRP not yet           updated)."
            },
            "TXBRP": {
              "offset": "0xC8",
              "size": 32,
              "description": "FDCAN Tx Buffer Request Pending           Register"
            },
            "TXBAR": {
              "offset": "0xCC",
              "size": 32,
              "description": "FDCAN Tx Buffer Add Request           Register"
            },
            "TXBCR": {
              "offset": "0xD0",
              "size": 32,
              "description": "FDCAN Tx Buffer Cancellation Request           Register"
            },
            "TXBTO": {
              "offset": "0xD4",
              "size": 32,
              "description": "FDCAN Tx Buffer Transmission Occurred           Register"
            },
            "TXBCF": {
              "offset": "0xD8",
              "size": 32,
              "description": "FDCAN Tx Buffer Cancellation Finished           Register"
            },
            "TXBTIE": {
              "offset": "0xDC",
              "size": 32,
              "description": "FDCAN Tx Buffer Transmission Interrupt           Enable Register"
            },
            "TXBCIE": {
              "offset": "0xE0",
              "size": 32,
              "description": "FDCAN Tx Buffer Cancellation Finished           Interrupt Enable Register"
            },
            "TXEFS": {
              "offset": "0xE4",
              "size": 32,
              "description": "FDCAN Tx Event FIFO Status           Register"
            },
            "TXEFA": {
              "offset": "0xE8",
              "size": 32,
              "description": "FDCAN Tx Event FIFO Acknowledge           Register"
            },
            "CKDIV": {
              "offset": "0x100",
              "size": 32,
              "description": "FDCAN CFG clock divider           register"
            }
          },
          "bits": {
            "CREL": {
              "DAY": {
                "bit": 0,
                "description": "DAY",
                "width": 8
              },
              "MON": {
                "bit": 8,
                "description": "MON",
                "width": 8
              },
              "YEAR": {
                "bit": 16,
                "description": "YEAR",
                "width": 4
              },
              "SUBSTEP": {
                "bit": 20,
                "description": "SUBSTEP",
                "width": 4
              },
              "STEP": {
                "bit": 24,
                "description": "STEP",
                "width": 4
              },
              "REL": {
                "bit": 28,
                "description": "REL",
                "width": 4
              }
            },
            "ENDN": {
              "ETV": {
                "bit": 0,
                "description": "ETV",
                "width": 32
              }
            },
            "DBTP": {
              "DSJW": {
                "bit": 0,
                "description": "DSJW",
                "width": 4
              },
              "DTSEG2": {
                "bit": 4,
                "description": "DTSEG2",
                "width": 4
              },
              "DTSEG1": {
                "bit": 8,
                "description": "DTSEG1",
                "width": 5
              },
              "DBRP": {
                "bit": 16,
                "description": "DBRP",
                "width": 5
              },
              "TDC": {
                "bit": 23,
                "description": "TDC"
              }
            },
            "TEST": {
              "LBCK": {
                "bit": 4,
                "description": "LBCK"
              },
              "TX": {
                "bit": 5,
                "description": "TX",
                "width": 2
              },
              "RX": {
                "bit": 7,
                "description": "RX"
              }
            },
            "RWD": {
              "WDC": {
                "bit": 0,
                "description": "WDC",
                "width": 8
              },
              "WDV": {
                "bit": 8,
                "description": "WDV",
                "width": 8
              }
            },
            "CCCR": {
              "INIT": {
                "bit": 0,
                "description": "INIT"
              },
              "CCE": {
                "bit": 1,
                "description": "CCE"
              },
              "ASM": {
                "bit": 2,
                "description": "ASM"
              },
              "CSA": {
                "bit": 3,
                "description": "CSA"
              },
              "CSR": {
                "bit": 4,
                "description": "CSR"
              },
              "MON": {
                "bit": 5,
                "description": "MON"
              },
              "DAR": {
                "bit": 6,
                "description": "DAR"
              },
              "TEST": {
                "bit": 7,
                "description": "TEST"
              },
              "FDOE": {
                "bit": 8,
                "description": "FDOE"
              },
              "BRSE": {
                "bit": 9,
                "description": "BRSE"
              },
              "PXHD": {
                "bit": 12,
                "description": "PXHD"
              },
              "EFBI": {
                "bit": 13,
                "description": "EFBI"
              },
              "TXP": {
                "bit": 14,
                "description": "TXP"
              },
              "NISO": {
                "bit": 15,
                "description": "NISO"
              }
            },
            "NBTP": {
              "NTSEG2": {
                "bit": 0,
                "description": "NTSEG2",
                "width": 7
              },
              "NTSEG1": {
                "bit": 8,
                "description": "NTSEG1",
                "width": 8
              },
              "NBRP": {
                "bit": 16,
                "description": "NBRP",
                "width": 9
              },
              "NSJW": {
                "bit": 25,
                "description": "NSJW",
                "width": 7
              }
            },
            "TSCC": {
              "TSS": {
                "bit": 0,
                "description": "TSS",
                "width": 2
              },
              "TCP": {
                "bit": 16,
                "description": "TCP",
                "width": 4
              }
            },
            "TSCV": {
              "TSC": {
                "bit": 0,
                "description": "TSC",
                "width": 16
              }
            },
            "TOCC": {
              "ETOC": {
                "bit": 0,
                "description": "ETOC"
              },
              "TOS": {
                "bit": 1,
                "description": "TOS",
                "width": 2
              },
              "TOP": {
                "bit": 16,
                "description": "TOP",
                "width": 16
              }
            },
            "TOCV": {
              "TOC": {
                "bit": 0,
                "description": "TOC",
                "width": 16
              }
            },
            "ECR": {
              "TEC": {
                "bit": 0,
                "description": "TEC",
                "width": 8
              },
              "REC": {
                "bit": 8,
                "description": "TREC",
                "width": 7
              },
              "RP": {
                "bit": 15,
                "description": "RP"
              },
              "CEL": {
                "bit": 16,
                "description": "CEL",
                "width": 8
              }
            },
            "PSR": {
              "LEC": {
                "bit": 0,
                "description": "LEC",
                "width": 3
              },
              "ACT": {
                "bit": 3,
                "description": "ACT",
                "width": 2
              },
              "EP": {
                "bit": 5,
                "description": "EP"
              },
              "EW": {
                "bit": 6,
                "description": "EW"
              },
              "BO": {
                "bit": 7,
                "description": "BO"
              },
              "DLEC": {
                "bit": 8,
                "description": "DLEC",
                "width": 3
              },
              "RESI": {
                "bit": 11,
                "description": "RESI"
              },
              "RBRS": {
                "bit": 12,
                "description": "RBRS"
              },
              "REDL": {
                "bit": 13,
                "description": "REDL"
              },
              "PXE": {
                "bit": 14,
                "description": "PXE"
              },
              "TDCV": {
                "bit": 16,
                "description": "TDCV",
                "width": 7
              }
            },
            "TDCR": {
              "TDCF": {
                "bit": 0,
                "description": "TDCF",
                "width": 7
              },
              "TDCO": {
                "bit": 8,
                "description": "TDCO",
                "width": 7
              }
            },
            "IR": {
              "RF0N": {
                "bit": 0,
                "description": "RF0N"
              },
              "RF0F": {
                "bit": 1,
                "description": "RF0F"
              },
              "RF0L": {
                "bit": 2,
                "description": "RF0L"
              },
              "RF1N": {
                "bit": 3,
                "description": "RF1N"
              },
              "RF1F": {
                "bit": 4,
                "description": "RF1F"
              },
              "RF1L": {
                "bit": 5,
                "description": "RF1L"
              },
              "HPM": {
                "bit": 6,
                "description": "HPM"
              },
              "TC": {
                "bit": 7,
                "description": "TC"
              },
              "TCF": {
                "bit": 8,
                "description": "TCF"
              },
              "TFE": {
                "bit": 9,
                "description": "TFE"
              },
              "TEFN": {
                "bit": 10,
                "description": "TEFN"
              },
              "TEFF": {
                "bit": 11,
                "description": "TEFF"
              },
              "TEFL": {
                "bit": 12,
                "description": "TEFL"
              },
              "TSW": {
                "bit": 13,
                "description": "TSW"
              },
              "MRAF": {
                "bit": 14,
                "description": "MRAF"
              },
              "TOO": {
                "bit": 15,
                "description": "TOO"
              },
              "ELO": {
                "bit": 16,
                "description": "ELO"
              },
              "EP": {
                "bit": 17,
                "description": "EP"
              },
              "EW": {
                "bit": 18,
                "description": "EW"
              },
              "BO": {
                "bit": 19,
                "description": "BO"
              },
              "WDI": {
                "bit": 20,
                "description": "WDI"
              },
              "PEA": {
                "bit": 21,
                "description": "PEA"
              },
              "PED": {
                "bit": 22,
                "description": "PED"
              },
              "ARA": {
                "bit": 23,
                "description": "ARA"
              }
            },
            "IE": {
              "RF0NE": {
                "bit": 0,
                "description": "RF0NE"
              },
              "RF0FE": {
                "bit": 1,
                "description": "RF0FE"
              },
              "RF0LE": {
                "bit": 2,
                "description": "RF0LE"
              },
              "RF1NE": {
                "bit": 3,
                "description": "RF1NE"
              },
              "RF1FE": {
                "bit": 4,
                "description": "RF1FE"
              },
              "RF1LE": {
                "bit": 5,
                "description": "RF1LE"
              },
              "HPME": {
                "bit": 6,
                "description": "HPME"
              },
              "TCE": {
                "bit": 7,
                "description": "TCE"
              },
              "TCFE": {
                "bit": 8,
                "description": "TCFE"
              },
              "TFEE": {
                "bit": 9,
                "description": "TFEE"
              },
              "TEFNE": {
                "bit": 10,
                "description": "TEFNE"
              },
              "TEFFE": {
                "bit": 11,
                "description": "TEFFE"
              },
              "TEFLE": {
                "bit": 12,
                "description": "TEFLE"
              },
              "TSWE": {
                "bit": 13,
                "description": "TSWE"
              },
              "MRAFE": {
                "bit": 14,
                "description": "MRAFE"
              },
              "TOOE": {
                "bit": 15,
                "description": "TOOE"
              },
              "ELOE": {
                "bit": 16,
                "description": "ELOE"
              },
              "EPE": {
                "bit": 17,
                "description": "EPE"
              },
              "EWE": {
                "bit": 18,
                "description": "EWE"
              },
              "BOE": {
                "bit": 19,
                "description": "BOE"
              },
              "WDIE": {
                "bit": 20,
                "description": "WDIE"
              },
              "PEAE": {
                "bit": 21,
                "description": "PEAE"
              },
              "PEDE": {
                "bit": 22,
                "description": "PEDE"
              },
              "ARAE": {
                "bit": 23,
                "description": "ARAE"
              }
            },
            "ILS": {
              "RxFIFO0": {
                "bit": 0,
                "description": "RxFIFO0"
              },
              "RxFIFO1": {
                "bit": 1,
                "description": "RxFIFO1"
              },
              "SMSG": {
                "bit": 2,
                "description": "SMSG"
              },
              "TFERR": {
                "bit": 3,
                "description": "TFERR"
              },
              "MISC": {
                "bit": 4,
                "description": "MISC"
              },
              "BERR": {
                "bit": 5,
                "description": "BERR"
              },
              "PERR": {
                "bit": 6,
                "description": "PERR"
              }
            },
            "ILE": {
              "EINT0": {
                "bit": 0,
                "description": "EINT0"
              },
              "EINT1": {
                "bit": 1,
                "description": "EINT1"
              }
            },
            "RXGFC": {
              "RRFE": {
                "bit": 0,
                "description": "RRFE"
              },
              "RRFS": {
                "bit": 1,
                "description": "RRFS"
              },
              "ANFE": {
                "bit": 2,
                "description": "ANFE",
                "width": 2
              },
              "ANFS": {
                "bit": 4,
                "description": "ANFS",
                "width": 2
              },
              "F1OM": {
                "bit": 8,
                "description": "F1OM"
              },
              "F0OM": {
                "bit": 9,
                "description": "F0OM"
              },
              "LSS": {
                "bit": 16,
                "description": "LSS",
                "width": 5
              },
              "LSE": {
                "bit": 24,
                "description": "LSE",
                "width": 4
              }
            },
            "XIDAM": {
              "EIDM": {
                "bit": 0,
                "description": "EIDM",
                "width": 29
              }
            },
            "HPMS": {
              "BIDX": {
                "bit": 0,
                "description": "BIDX",
                "width": 3
              },
              "MSI": {
                "bit": 6,
                "description": "MSI",
                "width": 2
              },
              "FIDX": {
                "bit": 8,
                "description": "FIDX",
                "width": 5
              },
              "FLST": {
                "bit": 15,
                "description": "FLST"
              }
            },
            "RXF0S": {
              "F0FL": {
                "bit": 0,
                "description": "F0FL",
                "width": 4
              },
              "F0GI": {
                "bit": 8,
                "description": "F0GI",
                "width": 2
              },
              "F0PI": {
                "bit": 16,
                "description": "F0PI",
                "width": 2
              },
              "F0F": {
                "bit": 24,
                "description": "F0F"
              },
              "RF0L": {
                "bit": 25,
                "description": "RF0L"
              }
            },
            "RXF0A": {
              "F0AI": {
                "bit": 0,
                "description": "F0AI",
                "width": 3
              }
            },
            "RXF1S": {
              "F1FL": {
                "bit": 0,
                "description": "F1FL",
                "width": 4
              },
              "F1GI": {
                "bit": 8,
                "description": "F1GI",
                "width": 2
              },
              "F1PI": {
                "bit": 16,
                "description": "F1PI",
                "width": 2
              },
              "F1F": {
                "bit": 24,
                "description": "F1F"
              },
              "RF1L": {
                "bit": 25,
                "description": "RF1L"
              }
            },
            "RXF1A": {
              "F1AI": {
                "bit": 0,
                "description": "F1AI",
                "width": 3
              }
            },
            "TXBC": {
              "TFQM": {
                "bit": 24,
                "description": "TFQM"
              }
            },
            "TXFQS": {
              "TFFL": {
                "bit": 0,
                "description": "TFFL",
                "width": 3
              },
              "TFGI": {
                "bit": 8,
                "description": "TFGI",
                "width": 2
              },
              "TFQPI": {
                "bit": 16,
                "description": "TFQPI",
                "width": 2
              },
              "TFQF": {
                "bit": 21,
                "description": "TFQF"
              }
            },
            "TXBRP": {
              "TRP": {
                "bit": 0,
                "description": "TRP",
                "width": 3
              }
            },
            "TXBAR": {
              "AR": {
                "bit": 0,
                "description": "AR",
                "width": 3
              }
            },
            "TXBCR": {
              "CR": {
                "bit": 0,
                "description": "CR",
                "width": 3
              }
            },
            "TXBTO": {
              "TO": {
                "bit": 0,
                "description": "TO",
                "width": 3
              }
            },
            "TXBCF": {
              "CF": {
                "bit": 0,
                "description": "CF",
                "width": 3
              }
            },
            "TXBTIE": {
              "TIE": {
                "bit": 0,
                "description": "TIE",
                "width": 3
              }
            },
            "TXBCIE": {
              "CFIE": {
                "bit": 0,
                "description": "CFIE",
                "width": 3
              }
            },
            "TXEFS": {
              "EFFL": {
                "bit": 0,
                "description": "EFFL",
                "width": 3
              },
              "EFGI": {
                "bit": 8,
                "description": "EFGI",
                "width": 2
              },
              "EFPI": {
                "bit": 16,
                "description": "EFPI",
                "width": 2
              },
              "EFF": {
                "bit": 24,
                "description": "EFF"
              },
              "TEFL": {
                "bit": 25,
                "description": "TEFL"
              }
            },
            "TXEFA": {
              "EFAI": {
                "bit": 0,
                "description": "EFAI",
                "width": 2
              }
            },
            "CKDIV": {
              "PDIV": {
                "bit": 0,
                "description": "input clock divider. the APB clock could               be divided prior to be used by the CAN               sub",
                "width": 4
              }
            }
          }
        },
        "UCPD1": {
          "instances": [
            {
              "name": "UCPD1",
              "base": "0x4000A000",
              "irq": 63
            }
          ],
          "registers": {
            "CFG1": {
              "offset": "0x00",
              "size": 32,
              "description": "UCPD configuration register 1"
            },
            "CFG2": {
              "offset": "0x04",
              "size": 32,
              "description": "UCPD configuration register 2"
            },
            "CR": {
              "offset": "0x0C",
              "size": 32,
              "description": "UCPD configuration register 2"
            },
            "IMR": {
              "offset": "0x10",
              "size": 32,
              "description": "UCPD Interrupt Mask Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "UCPD Status Register"
            },
            "ICR": {
              "offset": "0x18",
              "size": 32,
              "description": "UCPD Interrupt Clear Register"
            },
            "TX_ORDSET": {
              "offset": "0x1C",
              "size": 32,
              "description": "UCPD Tx Ordered Set Type           Register"
            },
            "TX_PAYSZ": {
              "offset": "0x20",
              "size": 32,
              "description": "UCPD Tx Paysize Register"
            },
            "TXDR": {
              "offset": "0x24",
              "size": 32,
              "description": "UCPD Tx Data Register"
            },
            "RX_ORDSET": {
              "offset": "0x28",
              "size": 32,
              "description": "UCPD Rx Ordered Set Register"
            },
            "RX_PAYSZ": {
              "offset": "0x2C",
              "size": 32,
              "description": "UCPD Rx Paysize Register"
            },
            "RXDR": {
              "offset": "0x30",
              "size": 32,
              "description": "UCPD Rx Data Register"
            },
            "RX_ORDEXT1": {
              "offset": "0x34",
              "size": 32,
              "description": "UCPD Rx Ordered Set Extension Register           1"
            },
            "RX_ORDEXT2": {
              "offset": "0x38",
              "size": 32,
              "description": "UCPD Rx Ordered Set Extension Register           2"
            }
          },
          "bits": {
            "CFG1": {
              "HBITCLKDIV": {
                "bit": 0,
                "description": "HBITCLKDIV",
                "width": 6
              },
              "IFRGAP": {
                "bit": 6,
                "description": "IFRGAP",
                "width": 5
              },
              "TRANSWIN": {
                "bit": 11,
                "description": "TRANSWIN",
                "width": 5
              },
              "PSC_USBPDCLK": {
                "bit": 17,
                "description": "PSC_USBPDCLK",
                "width": 3
              },
              "RXORDSETEN": {
                "bit": 20,
                "description": "RXORDSETEN",
                "width": 9
              },
              "TXDMAEN": {
                "bit": 29,
                "description": "TXDMAEN"
              },
              "RXDMAEN": {
                "bit": 30,
                "description": "RXDMAEN"
              },
              "UCPDEN": {
                "bit": 31,
                "description": "UCPDEN"
              }
            },
            "CFG2": {
              "RXFILTDIS": {
                "bit": 0,
                "description": "RXFILTDIS"
              },
              "RXFILT2N3": {
                "bit": 1,
                "description": "RXFILT2N3"
              },
              "FORCECLK": {
                "bit": 2,
                "description": "FORCECLK"
              },
              "WUPEN": {
                "bit": 3,
                "description": "WUPEN"
              }
            },
            "CR": {
              "TXMODE": {
                "bit": 0,
                "description": "TXMODE",
                "width": 2
              },
              "TXSEND": {
                "bit": 2,
                "description": "TXSEND"
              },
              "TXHRST": {
                "bit": 3,
                "description": "TXHRST"
              },
              "RXMODE": {
                "bit": 4,
                "description": "RXMODE"
              },
              "PHYRXEN": {
                "bit": 5,
                "description": "PHYRXEN"
              },
              "PHYCCSEL": {
                "bit": 6,
                "description": "PHYCCSEL"
              },
              "ANASUBMODE": {
                "bit": 7,
                "description": "ANASUBMODE",
                "width": 2
              },
              "ANAMODE": {
                "bit": 9,
                "description": "ANAMODE"
              },
              "CCENABLE": {
                "bit": 10,
                "description": "CCENABLE",
                "width": 2
              },
              "FRSRXEN": {
                "bit": 16,
                "description": "FRSRXEN"
              },
              "FRSTX": {
                "bit": 17,
                "description": "FRSTX"
              },
              "RDCH": {
                "bit": 18,
                "description": "RDCH"
              },
              "CC1TCDIS": {
                "bit": 20,
                "description": "CC1TCDIS"
              },
              "CC2TCDIS": {
                "bit": 21,
                "description": "CC2TCDIS"
              }
            },
            "IMR": {
              "TXISIE": {
                "bit": 0,
                "description": "TXISIE"
              },
              "TXMSGDISCIE": {
                "bit": 1,
                "description": "TXMSGDISCIE"
              },
              "TXMSGSENTIE": {
                "bit": 2,
                "description": "TXMSGSENTIE"
              },
              "TXMSGABTIE": {
                "bit": 3,
                "description": "TXMSGABTIE"
              },
              "HRSTDISCIE": {
                "bit": 4,
                "description": "HRSTDISCIE"
              },
              "HRSTSENTIE": {
                "bit": 5,
                "description": "HRSTSENTIE"
              },
              "TXUNDIE": {
                "bit": 6,
                "description": "TXUNDIE"
              },
              "RXNEIE": {
                "bit": 8,
                "description": "RXNEIE"
              },
              "RXORDDETIE": {
                "bit": 9,
                "description": "RXORDDETIE"
              },
              "RXHRSTDETIE": {
                "bit": 10,
                "description": "RXHRSTDETIE"
              },
              "RXOVRIE": {
                "bit": 11,
                "description": "RXOVRIE"
              },
              "RXMSGENDIE": {
                "bit": 12,
                "description": "RXMSGENDIE"
              },
              "TYPECEVT1IE": {
                "bit": 14,
                "description": "TYPECEVT1IE"
              },
              "TYPECEVT2IE": {
                "bit": 15,
                "description": "TYPECEVT2IE"
              },
              "FRSEVTIE": {
                "bit": 20,
                "description": "FRSEVTIE"
              }
            },
            "SR": {
              "TXIS": {
                "bit": 0,
                "description": "TXIS"
              },
              "TXMSGDISC": {
                "bit": 1,
                "description": "TXMSGDISC"
              },
              "TXMSGSENT": {
                "bit": 2,
                "description": "TXMSGSENT"
              },
              "TXMSGABT": {
                "bit": 3,
                "description": "TXMSGABT"
              },
              "HRSTDISC": {
                "bit": 4,
                "description": "HRSTDISC"
              },
              "HRSTSENT": {
                "bit": 5,
                "description": "HRSTSENT"
              },
              "TXUND": {
                "bit": 6,
                "description": "TXUND"
              },
              "RXNE": {
                "bit": 8,
                "description": "RXNE"
              },
              "RXORDDET": {
                "bit": 9,
                "description": "RXORDDET"
              },
              "RXHRSTDET": {
                "bit": 10,
                "description": "RXHRSTDET"
              },
              "RXOVR": {
                "bit": 11,
                "description": "RXOVR"
              },
              "RXMSGEND": {
                "bit": 12,
                "description": "RXMSGEND"
              },
              "RXERR": {
                "bit": 13,
                "description": "RXERR"
              },
              "TYPECEVT1": {
                "bit": 14,
                "description": "TYPECEVT1"
              },
              "TYPECEVT2": {
                "bit": 15,
                "description": "TYPECEVT2"
              },
              "TYPEC_VSTATE_CC1": {
                "bit": 16,
                "description": "TYPEC_VSTATE_CC1",
                "width": 2
              },
              "TYPEC_VSTATE_CC2": {
                "bit": 18,
                "description": "TYPEC_VSTATE_CC2",
                "width": 2
              },
              "FRSEVT": {
                "bit": 20,
                "description": "FRSEVT"
              }
            },
            "ICR": {
              "TXMSGDISCCF": {
                "bit": 1,
                "description": "TXMSGDISCCF"
              },
              "TXMSGSENTCF": {
                "bit": 2,
                "description": "TXMSGSENTCF"
              },
              "TXMSGABTCF": {
                "bit": 3,
                "description": "TXMSGABTCF"
              },
              "HRSTDISCCF": {
                "bit": 4,
                "description": "HRSTDISCCF"
              },
              "HRSTSENTCF": {
                "bit": 5,
                "description": "HRSTSENTCF"
              },
              "TXUNDCF": {
                "bit": 6,
                "description": "TXUNDCF"
              },
              "RXORDDETCF": {
                "bit": 9,
                "description": "RXORDDETCF"
              },
              "RXHRSTDETCF": {
                "bit": 10,
                "description": "RXHRSTDETCF"
              },
              "RXOVRCF": {
                "bit": 11,
                "description": "RXOVRCF"
              },
              "RXMSGENDCF": {
                "bit": 12,
                "description": "RXMSGENDCF"
              },
              "TYPECEVT1CF": {
                "bit": 14,
                "description": "TYPECEVT1CF"
              },
              "TYPECEVT2CF": {
                "bit": 15,
                "description": "TYPECEVT2CF"
              },
              "FRSEVTCF": {
                "bit": 20,
                "description": "FRSEVTCF"
              }
            },
            "TX_ORDSET": {
              "TXORDSET": {
                "bit": 0,
                "description": "TXORDSET",
                "width": 20
              }
            },
            "TX_PAYSZ": {
              "TXPAYSZ": {
                "bit": 0,
                "description": "TXPAYSZ",
                "width": 10
              }
            },
            "TXDR": {
              "TXDATA": {
                "bit": 0,
                "description": "TXDATA",
                "width": 8
              }
            },
            "RX_ORDSET": {
              "RXORDSET": {
                "bit": 0,
                "description": "RXORDSET",
                "width": 3
              },
              "RXSOP3OF4": {
                "bit": 3,
                "description": "RXSOP3OF4"
              },
              "RXSOPKINVALID": {
                "bit": 4,
                "description": "RXSOPKINVALID",
                "width": 3
              }
            },
            "RX_PAYSZ": {
              "RXPAYSZ": {
                "bit": 0,
                "description": "RXPAYSZ",
                "width": 10
              }
            },
            "RXDR": {
              "RXDATA": {
                "bit": 0,
                "description": "RXDATA",
                "width": 8
              }
            },
            "RX_ORDEXT1": {
              "RXSOPX1": {
                "bit": 0,
                "description": "RXSOPX1",
                "width": 20
              }
            },
            "RX_ORDEXT2": {
              "RXSOPX2": {
                "bit": 0,
                "description": "RXSOPX2",
                "width": 20
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB_FS_device",
              "base": "0x40005C00"
            }
          ],
          "registers": {
            "EP0R": {
              "offset": "0x00",
              "size": 32,
              "description": "USB endpoint n register"
            },
            "EP1R": {
              "offset": "0x04",
              "size": 32,
              "description": "USB endpoint n register"
            },
            "EP2R": {
              "offset": "0x08",
              "size": 32,
              "description": "USB endpoint n register"
            },
            "EP3R": {
              "offset": "0x0C",
              "size": 32,
              "description": "USB endpoint n register"
            },
            "EP4R": {
              "offset": "0x10",
              "size": 32,
              "description": "USB endpoint n register"
            },
            "EP5R": {
              "offset": "0x14",
              "size": 32,
              "description": "USB endpoint n register"
            },
            "EP6R": {
              "offset": "0x18",
              "size": 32,
              "description": "USB endpoint n register"
            },
            "EP7R": {
              "offset": "0x1C",
              "size": 32,
              "description": "USB endpoint n register"
            },
            "CNTR": {
              "offset": "0x40",
              "size": 32,
              "description": "USB control register"
            },
            "ISTR": {
              "offset": "0x44",
              "size": 32,
              "description": "USB interrupt status register"
            },
            "FNR": {
              "offset": "0x48",
              "size": 32,
              "description": "USB frame number register"
            },
            "DADDR": {
              "offset": "0x4C",
              "size": 32,
              "description": "USB device address"
            },
            "BTABLE": {
              "offset": "0x50",
              "size": 32,
              "description": "Buffer table address"
            }
          },
          "bits": {
            "EP0R": {
              "EA": {
                "bit": 0,
                "description": "EA",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "STAT_TX",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "DTOG_TX"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "CTR_TX"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "EP_KIND"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "EP_TYPE",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "SETUP"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "STAT_RX",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "DTOG_RX"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "CTR_RX"
              }
            },
            "EP1R": {
              "EA": {
                "bit": 0,
                "description": "EA",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "STAT_TX",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "DTOG_TX"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "CTR_TX"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "EP_KIND"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "EP_TYPE",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "SETUP"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "STAT_RX",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "DTOG_RX"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "CTR_RX"
              }
            },
            "EP2R": {
              "EA": {
                "bit": 0,
                "description": "EA",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "STAT_TX",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "DTOG_TX"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "CTR_TX"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "EP_KIND"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "EP_TYPE",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "SETUP"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "STAT_RX",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "DTOG_RX"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "CTR_RX"
              }
            },
            "EP3R": {
              "EA": {
                "bit": 0,
                "description": "EA",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "STAT_TX",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "DTOG_TX"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "CTR_TX"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "EP_KIND"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "EP_TYPE",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "SETUP"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "STAT_RX",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "DTOG_RX"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "CTR_RX"
              }
            },
            "EP4R": {
              "EA": {
                "bit": 0,
                "description": "EA",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "STAT_TX",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "DTOG_TX"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "CTR_TX"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "EP_KIND"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "EP_TYPE",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "SETUP"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "STAT_RX",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "DTOG_RX"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "CTR_RX"
              }
            },
            "EP5R": {
              "EA": {
                "bit": 0,
                "description": "EA",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "STAT_TX",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "DTOG_TX"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "CTR_TX"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "EP_KIND"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "EP_TYPE",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "SETUP"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "STAT_RX",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "DTOG_RX"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "CTR_RX"
              }
            },
            "EP6R": {
              "EA": {
                "bit": 0,
                "description": "EA",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "STAT_TX",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "DTOG_TX"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "CTR_TX"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "EP_KIND"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "EP_TYPE",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "SETUP"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "STAT_RX",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "DTOG_RX"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "CTR_RX"
              }
            },
            "EP7R": {
              "EA": {
                "bit": 0,
                "description": "EA",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "STAT_TX",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "DTOG_TX"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "CTR_TX"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "EP_KIND"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "EP_TYPE",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "SETUP"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "STAT_RX",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "DTOG_RX"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "CTR_RX"
              }
            },
            "CNTR": {
              "FRES": {
                "bit": 0,
                "description": "FRES"
              },
              "PDWN": {
                "bit": 1,
                "description": "PDWN"
              },
              "LP_MODE": {
                "bit": 2,
                "description": "LP_MODE"
              },
              "FSUSP": {
                "bit": 3,
                "description": "FSUSP"
              },
              "RESUME": {
                "bit": 4,
                "description": "RESUME"
              },
              "L1RESUME": {
                "bit": 5,
                "description": "L1RESUME"
              },
              "L1REQM": {
                "bit": 7,
                "description": "L1REQM"
              },
              "ESOFM": {
                "bit": 8,
                "description": "ESOFM"
              },
              "SOFM": {
                "bit": 9,
                "description": "SOFM"
              },
              "RESETM": {
                "bit": 10,
                "description": "RESETM"
              },
              "SUSPM": {
                "bit": 11,
                "description": "SUSPM"
              },
              "WKUPM": {
                "bit": 12,
                "description": "WKUPM"
              },
              "ERRM": {
                "bit": 13,
                "description": "ERRM"
              },
              "PMAOVRM": {
                "bit": 14,
                "description": "PMAOVRM"
              },
              "CTRM": {
                "bit": 15,
                "description": "CTRM"
              }
            },
            "ISTR": {
              "EP_ID": {
                "bit": 0,
                "description": "EP_ID",
                "width": 4
              },
              "DIR": {
                "bit": 4,
                "description": "DIR"
              },
              "L1REQ": {
                "bit": 7,
                "description": "L1REQ"
              },
              "ESOF": {
                "bit": 8,
                "description": "ESOF"
              },
              "SOF": {
                "bit": 9,
                "description": "SOF"
              },
              "RESET": {
                "bit": 10,
                "description": "RESET"
              },
              "SUSP": {
                "bit": 11,
                "description": "SUSP"
              },
              "WKUP": {
                "bit": 12,
                "description": "WKUP"
              },
              "ERR": {
                "bit": 13,
                "description": "ERR"
              },
              "PMAOVR": {
                "bit": 14,
                "description": "PMAOVR"
              },
              "CTR": {
                "bit": 15,
                "description": "CTR"
              }
            },
            "FNR": {
              "FN": {
                "bit": 0,
                "description": "FN",
                "width": 11
              },
              "LSOF": {
                "bit": 11,
                "description": "LSOF",
                "width": 2
              },
              "LCK": {
                "bit": 13,
                "description": "LCK"
              },
              "RXDM": {
                "bit": 14,
                "description": "RXDM"
              },
              "RXDP": {
                "bit": 15,
                "description": "RXDP"
              }
            },
            "DADDR": {
              "ADD": {
                "bit": 0,
                "description": "ADD",
                "width": 7
              },
              "EF": {
                "bit": 7,
                "description": "EF"
              }
            },
            "BTABLE": {
              "BTABLE": {
                "bit": 3,
                "description": "BTABLE",
                "width": 13
              }
            }
          }
        },
        "CRS": {
          "instances": [
            {
              "name": "CRS",
              "base": "0x40002000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "CRS control register"
            },
            "CFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "This register can be written only when the           frequency error counter is disabled (CEN bit is cleared           in CRS_CR). When the counter is enabled, this register is           write-protected."
            },
            "ISR": {
              "offset": "0x08",
              "size": 32,
              "description": "CRS interrupt and status    register"
            },
            "ICR": {
              "offset": "0x0C",
              "size": 32,
              "description": "CRS interrupt flag clear register"
            }
          },
          "bits": {
            "CR": {
              "SYNCOKIE": {
                "bit": 0,
                "description": "SYNC event OK interrupt    enable"
              },
              "SYNCWARNIE": {
                "bit": 1,
                "description": "SYNC warning interrupt   enable"
              },
              "ERRIE": {
                "bit": 2,
                "description": "Synchronization or trimming error  interrupt enable"
              },
              "ESYNCIE": {
                "bit": 3,
                "description": "Expected SYNC interrupt   enable"
              },
              "CEN": {
                "bit": 5,
                "description": "Frequency error counter enable This bit     enables the oscillator clock for the frequency error    counter. When this bit is set, the CRS_CFGR register    is write-protected and cannot be               modified."
              },
              "AUTOTRIMEN": {
                "bit": 6,
                "description": "Automatic trimming enable This bit   enables the automatic hardware adjustment of TRIM    bits according to the measured frequency error   between two SYNC events. If this bit is set, the TRIM               bits are read-only. The TRIM value can be adjusted by               hardware by one or two steps at a time, depending on               the measured frequency error value. Refer to               Section7.3.4: Frequency error evaluation and               automatic trimming for more details."
              },
              "SWSYNC": {
                "bit": 7,
                "description": "Generate software SYNC event This bit is               set by software in order to generate a software SYNC               event. It is automatically cleared by               hardware."
              },
              "TRIM": {
                "bit": 8,
                "description": "HSI48 oscillator smooth trimming These               bits provide a user-programmable trimming value to               the HSI48 oscillator. They can be programmed to               adjust to variations in voltage and temperature that               influence the frequency of the HSI48. The default               value is 32, which corresponds to the middle of the               trimming interval. The trimming step is around 67 kHz               between two consecutive TRIM steps. A higher TRIM               value corresponds to a higher output frequency. When               the AUTOTRIMEN bit is set, this field is controlled               by hardware and is read-only.",
                "width": 7
              }
            },
            "CFGR": {
              "RELOAD": {
                "bit": 0,
                "description": "Counter reload value RELOAD is the value   to be loaded in the frequency error counter with each   SYNC event. Refer to Section7.3.3: Frequency error  measurement for more details about counter               behavior.",
                "width": 16
              },
              "FELIM": {
                "bit": 16,
                "description": "Frequency error limit FELIM contains the   value to be used to evaluate the captured frequency error value latched in the FECAP[15:0] bits of the   CRS_ISR register. Refer to Section7.3.4: Frequency               error evaluation and automatic trimming for more               details about FECAP evaluation.",
                "width": 8
              },
              "SYNCDIV": {
                "bit": 24,
                "description": "SYNC divider These bits are set and     cleared by software to control the division factor of   the SYNC signal.",
                "width": 3
              },
              "SYNCSRC": {
                "bit": 28,
                "description": "SYNC signal source selection These bits      are set and cleared by software to select the SYNC  signal source. Note: When using USB LPM (Link Power  Management) and the device is in Sleep mode, the               periodic USB SOF will not be generated by the host.               No SYNC signal will therefore be provided to the CRS               to calibrate the HSI48 on the run. To guarantee the               required clock precision after waking up from Sleep               mode, the LSE or reference clock on the GPIOs should               be used as SYNC signal.",
                "width": 2
              },
              "SYNCPOL": {
                "bit": 31,
                "description": "SYNC polarity selection This bit is set  and cleared by software to select the input polarity   for the SYNC signal source."
              }
            },
            "ISR": {
              "SYNCOKF": {
                "bit": 0,
                "description": "SYNC event OK flag This flag is set by  hardware when the measured frequency error is smaller   than FELIM * 3. This means that either no adjustment   of the TRIM value is needed or that an adjustment by               one trimming step is enough to compensate the               frequency error. An interrupt is generated if the               SYNCOKIE bit is set in the CRS_CR register. It is               cleared by software by setting the SYNCOKC bit in the               CRS_ICR register."
              },
              "SYNCWARNF": {
                "bit": 1,
                "description": "SYNC warning flag This flag is set by  hardware when the measured frequency error is greater than or equal to FELIM * 3, but smaller than FELIM *   128. This means that to compensate the frequency               error, the TRIM value must be adjusted by two steps               or more. An interrupt is generated if the SYNCWARNIE               bit is set in the CRS_CR register. It is cleared by               software by setting the SYNCWARNC bit in the CRS_ICR               register."
              },
              "ERRF": {
                "bit": 2,
                "description": "Error flag This flag is set by hardware     in case of any synchronization or trimming error. It    is the logical OR of the TRIMOVF, SYNCMISS and SYNCERR bits. An interrupt is generated if the ERRIE               bit is set in the CRS_CR register. It is cleared by               software in reaction to setting the ERRC bit in the               CRS_ICR register, which clears the TRIMOVF, SYNCMISS               and SYNCERR bits."
              },
              "ESYNCF": {
                "bit": 3,
                "description": "Expected SYNC flag This flag is set by    hardware when the frequency error counter reached a    zero value. An interrupt is generated if the ESYNCIE bit is set in the CRS_CR register. It is cleared by               software by setting the ESYNCC bit in the CRS_ICR               register."
              },
              "SYNCERR": {
                "bit": 8,
                "description": "SYNC error This flag is set by hardware   when the SYNC pulse arrives before the ESYNC event    and the measured frequency error is greater than or   equal to FELIM * 128. This means that the frequency               error is too big (internal frequency too low) to be               compensated by adjusting the TRIM value, and that               some other action should be taken. An interrupt is               generated if the ERRIE bit is set in the CRS_CR               register. It is cleared by software by setting the               ERRC bit in the CRS_ICR register."
              },
              "SYNCMISS": {
                "bit": 9,
                "description": "SYNC missed This flag is set by hardware  when the frequency error counter reached value FELIM * 128 and no SYNC was detected, meaning either that a  SYNC pulse was missed or that the frequency error is               too big (internal frequency too high) to be               compensated by adjusting the TRIM value, and that               some other action should be taken. At this point, the               frequency error counter is stopped (waiting for a               next SYNC) and an interrupt is generated if the ERRIE               bit is set in the CRS_CR register. It is cleared by               software by setting the ERRC bit in the CRS_ICR               register."
              },
              "TRIMOVF": {
                "bit": 10,
                "description": "Trimming overflow or underflow This flag is set by hardware when the automatic trimming tries to over- or under-flow the TRIM value. An interrupt  is generated if the ERRIE bit is set in the CRS_CR               register. It is cleared by software by setting the               ERRC bit in the CRS_ICR register."
              },
              "FEDIR": {
                "bit": 15,
                "description": "Frequency error direction FEDIR is the  counting direction of the frequency error counter   latched in the time of the last SYNC event. It shows  whether the actual frequency is below or above the               target."
              },
              "FECAP": {
                "bit": 16,
                "description": "Frequency error capture FECAP is the frequency error counter value latched in the time ofthe last SYNC event. Refer to Section7.3.4: Frequency error evaluation and automatic trimming for more               details about FECAP usage.",
                "width": 16
              }
            },
            "ICR": {
              "SYNCOKC": {
                "bit": 0,
                "description": "SYNC event OK clear flag Writing 1 to this bit clears the SYNCOKF flag in the CRS_ISR  register."
              },
              "SYNCWARNC": {
                "bit": 1,
                "description": "SYNC warning clear flag Writing 1 to this bit clears the SYNCWARNF flag in the CRS_ISR  register."
              },
              "ERRC": {
                "bit": 2,
                "description": "Error clear flag Writing 1 to this bit   clears TRIMOVF, SYNCMISS and SYNCERR bits and  consequently also the ERRF flag in the CRS_ISR  register."
              },
              "ESYNCC": {
                "bit": 3,
                "description": "Expected SYNC clear flag Writing 1 to this bit clears the ESYNCF flag in the CRS_ISR   register."
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 118,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WWDG_IRQHandler"
          },
          {
            "number": 17,
            "name": "PVD_PVM_IRQHandler"
          },
          {
            "number": 18,
            "name": "RTC_TAMP_CSS_LSE_IRQHandler"
          },
          {
            "number": 19,
            "name": "RTC_WKUP_IRQHandler"
          },
          {
            "number": 20,
            "name": "FLASH_IRQHandler"
          },
          {
            "number": 21,
            "name": "RCC_IRQHandler"
          },
          {
            "number": 22,
            "name": "EXTI0_IRQHandler"
          },
          {
            "number": 23,
            "name": "EXTI1_IRQHandler"
          },
          {
            "number": 24,
            "name": "EXTI2_IRQHandler"
          },
          {
            "number": 25,
            "name": "EXTI3_IRQHandler"
          },
          {
            "number": 26,
            "name": "EXTI4_IRQHandler"
          },
          {
            "number": 27,
            "name": "DMA1_CH1_IRQHandler"
          },
          {
            "number": 28,
            "name": "DMA1_CH2_IRQHandler"
          },
          {
            "number": 29,
            "name": "DMA1_CH3_IRQHandler"
          },
          {
            "number": 30,
            "name": "DMA1_CH4_IRQHandler"
          },
          {
            "number": 31,
            "name": "DMA1_CH5_IRQHandler"
          },
          {
            "number": 32,
            "name": "DMA1_CH6_IRQHandler"
          },
          {
            "number": 34,
            "name": "ADC1_2_IRQHandler"
          },
          {
            "number": 35,
            "name": "USB_HP_IRQHandler"
          },
          {
            "number": 36,
            "name": "USB_LP_IRQHandler"
          },
          {
            "number": 37,
            "name": "FDCAN1_IT0_IRQHandler"
          },
          {
            "number": 38,
            "name": "FDCAN1_IT1_IRQHandler"
          },
          {
            "number": 39,
            "name": "EXTI9_5_IRQHandler"
          },
          {
            "number": 40,
            "name": "TIM1_BRK_TIM15_IRQHandler"
          },
          {
            "number": 41,
            "name": "TIM1_UP_TIM16_IRQHandler"
          },
          {
            "number": 42,
            "name": "TIM1_TRG_COM_IRQHandler"
          },
          {
            "number": 43,
            "name": "TIM1_CC_IRQHandler"
          },
          {
            "number": 44,
            "name": "TIM2_IRQHandler"
          },
          {
            "number": 45,
            "name": "TIM3_IRQHandler"
          },
          {
            "number": 46,
            "name": "TIM4_IRQHandler"
          },
          {
            "number": 47,
            "name": "I2C1_EV_IRQHandler"
          },
          {
            "number": 48,
            "name": "I2C1_ER_IRQHandler"
          },
          {
            "number": 49,
            "name": "I2C2_EV_IRQHandler"
          },
          {
            "number": 50,
            "name": "I2C2_ER_IRQHandler"
          },
          {
            "number": 51,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 52,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 53,
            "name": "USART1_IRQHandler"
          },
          {
            "number": 54,
            "name": "USART2_IRQHandler"
          },
          {
            "number": 55,
            "name": "USART3_IRQHandler"
          },
          {
            "number": 56,
            "name": "EXTI15_10_IRQHandler"
          },
          {
            "number": 57,
            "name": "RTC_ALARM_IRQHandler"
          },
          {
            "number": 58,
            "name": "USBWakeUP_IRQHandler"
          },
          {
            "number": 59,
            "name": "TIM8_BRK_IRQHandler"
          },
          {
            "number": 60,
            "name": "TIM8_UP_IRQHandler"
          },
          {
            "number": 61,
            "name": "TIM8_TRG_COM_IRQHandler"
          },
          {
            "number": 62,
            "name": "TIM8_CC_IRQHandler"
          },
          {
            "number": 65,
            "name": "LPTIM1_IRQHandler"
          },
          {
            "number": 67,
            "name": "SPI3_IRQHandler"
          },
          {
            "number": 68,
            "name": "UART4_IRQHandler"
          },
          {
            "number": 70,
            "name": "TIM6_DACUNDER_IRQHandler"
          },
          {
            "number": 71,
            "name": "TIM7_IRQHandler"
          },
          {
            "number": 72,
            "name": "DMA2_CH1_IRQHandler"
          },
          {
            "number": 73,
            "name": "DMA2_CH2_IRQHandler"
          },
          {
            "number": 74,
            "name": "DMA2_CH3_IRQHandler"
          },
          {
            "number": 75,
            "name": "DMA2_CH4_IRQHandler"
          },
          {
            "number": 76,
            "name": "DMA2_CH5_IRQHandler"
          },
          {
            "number": 79,
            "name": "UCPD1_IRQHandler"
          },
          {
            "number": 80,
            "name": "COMP1_2_3_IRQHandler"
          },
          {
            "number": 81,
            "name": "COMP4_5_6_IRQHandler"
          },
          {
            "number": 82,
            "name": "COMP7_IRQHandler"
          },
          {
            "number": 91,
            "name": "CRS_IRQHandler"
          },
          {
            "number": 92,
            "name": "SAI_IRQHandler"
          },
          {
            "number": 97,
            "name": "FPU_IRQHandler"
          },
          {
            "number": 101,
            "name": "AES_IRQHandler"
          },
          {
            "number": 106,
            "name": "RNG_IRQHandler"
          },
          {
            "number": 107,
            "name": "LPUART_IRQHandler"
          },
          {
            "number": 108,
            "name": "I2C3_EV_IRQHandler"
          },
          {
            "number": 109,
            "name": "I2C3_ER_IRQHandler"
          },
          {
            "number": 110,
            "name": "DMAMUX_OVR_IRQHandler"
          },
          {
            "number": 113,
            "name": "DMA2_CH6_IRQHandler"
          },
          {
            "number": 116,
            "name": "Cordic_IRQHandler"
          },
          {
            "number": 117,
            "name": "FMAC_IRQHandler"
          }
        ]
      }
    }
  }
}