// Seed: 3465635207
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  inout id_3;
  inout id_2;
  output id_1;
  reg id_5, id_6, id_7;
  assign id_3 = "" - "";
  logic id_8;
  assign id_2 = id_7 && id_8;
  type_19(
      .id_0(1),
      .id_1(1'd0),
      .id_2(id_1 ? 1'b0 : 1),
      .id_3({1'd0, id_6, id_2}),
      .id_4(id_5),
      .id_5(""),
      .id_6(id_5),
      .id_7(id_2),
      .id_8(id_5),
      .id_9(1)
  );
  assign id_6 = 1;
  assign id_8 = 1;
  logic id_9, id_10;
  always id_5 <= id_3;
  type_21(
      .id_0(id_8),
      .id_1(id_6),
      .id_2({1}),
      .id_3(id_3),
      .id_4(id_6),
      .id_5(id_5),
      .id_6(1),
      .id_7(id_4)
  );
  logic id_11;
  logic id_12 = id_10;
  logic id_13;
  assign id_10 = id_9;
  logic id_14, id_15;
  logic id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    sample
);
  inout id_7;
  input id_6;
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_7;
  assign id_2 = id_2;
  `define pp_7 0
endmodule
