INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:06:33 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 mem_controller3/read_arbiter/data/out_reg_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.665ns period=5.330ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.665ns period=5.330ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.330ns  (clk rise@5.330ns - clk rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 1.512ns (30.630%)  route 3.424ns (69.370%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.813 - 5.330 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=821, unset)          0.508     0.508    mem_controller3/read_arbiter/data/clk
    SLICE_X17Y99         FDRE                                         r  mem_controller3/read_arbiter/data/out_reg_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  mem_controller3/read_arbiter/data/out_reg_reg[0][28]/Q
                         net (fo=2, routed)           0.516     1.240    load1/data_tehb/control/EffSub_c1_reg[28]
    SLICE_X17Y100        LUT5 (Prop_lut5_I4_O)        0.043     1.283 f  load1/data_tehb/control/ltOp_carry__2_i_13/O
                         net (fo=9, routed)           0.271     1.554    load1/data_tehb/control/dataReg_reg[28]
    SLICE_X16Y100        LUT4 (Prop_lut4_I0_O)        0.043     1.597 f  load1/data_tehb/control/level4_c1[25]_i_19/O
                         net (fo=1, routed)           0.161     1.758    load1/data_tehb/control/level4_c1[25]_i_19_n_0
    SLICE_X19Y100        LUT5 (Prop_lut5_I4_O)        0.043     1.801 r  load1/data_tehb/control/level4_c1[25]_i_12/O
                         net (fo=3, routed)           0.184     1.985    load1/data_tehb/control/level4_c1[25]_i_12_n_0
    SLICE_X18Y98         LUT6 (Prop_lut6_I0_O)        0.043     2.028 r  load1/data_tehb/control/level4_c1[9]_i_7/O
                         net (fo=22, routed)          0.208     2.236    load1/data_tehb/control/level4_c1[9]_i_7_n_0
    SLICE_X16Y98         LUT3 (Prop_lut3_I1_O)        0.043     2.279 r  load1/data_tehb/control/level4_c1[13]_i_3/O
                         net (fo=4, routed)           0.227     2.506    load5/data_tehb/control/level5_c1_reg[13]
    SLICE_X16Y99         LUT6 (Prop_lut6_I4_O)        0.043     2.549 r  load5/data_tehb/control/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.354     2.903    addf0/operator/ltOp_carry__1_0[1]
    SLICE_X18Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.148 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.148    addf0/operator/ltOp_carry__0_n_0
    SLICE_X18Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.198 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.198    addf0/operator/ltOp_carry__1_n_0
    SLICE_X18Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.248 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.248    addf0/operator/ltOp_carry__2_n_0
    SLICE_X18Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     3.370 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.293     3.662    load5/data_tehb/control/CO[0]
    SLICE_X18Y104        LUT6 (Prop_lut6_I0_O)        0.127     3.789 r  load5/data_tehb/control/i__carry__0_i_2/O
                         net (fo=1, routed)           0.331     4.121    addf0/operator/p_1_in[5]
    SLICE_X19Y104        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.281     4.402 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=7, routed)           0.369     4.771    load5/data_tehb/control/ps_c1_reg[3]_0[3]
    SLICE_X19Y105        LUT5 (Prop_lut5_I3_O)        0.120     4.891 f  load5/data_tehb/control/level4_c1[25]_i_6/O
                         net (fo=12, routed)          0.219     5.110    load5/data_tehb/control/level4_c1[25]_i_6_n_0
    SLICE_X18Y105        LUT6 (Prop_lut6_I5_O)        0.043     5.153 r  load5/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.292     5.444    addf0/operator/RightShifterComponent/level4_c1_reg[10]_0
    SLICE_X19Y104        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.330     5.330 r  
                                                      0.000     5.330 r  clk (IN)
                         net (fo=821, unset)          0.483     5.813    addf0/operator/RightShifterComponent/clk
    SLICE_X19Y104        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/C
                         clock pessimism              0.000     5.813    
                         clock uncertainty           -0.035     5.777    
    SLICE_X19Y104        FDRE (Setup_fdre_C_R)       -0.295     5.482    addf0/operator/RightShifterComponent/level4_c1_reg[18]
  -------------------------------------------------------------------
                         required time                          5.482    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  0.038    




