array argno1[496] : w32 -> w8 = symbolic
array argno2[1] : w32 -> w8 = symbolic
array argno3[144] : w32 -> w8 = symbolic
array macke_sizeof_argno1[4] : w32 -> w8 = symbolic
array macke_sizeof_argno2[4] : w32 -> w8 = symbolic
array macke_sizeof_argno3[4] : w32 -> w8 = symbolic
array macke_sym_switch_cycle_check[4] : w32 -> w8 = symbolic
array model_version[4] : w32 -> w8 = symbolic
(query [(Eq 1
             (ReadLSB w32 0 model_version))
         (Sle 1
              N0:(ReadLSB w32 0 macke_sizeof_argno1))
         (Slt N0 1025)
         (Eq false (Eq 4 N0))
         (Eq false (Eq 16 N0))
         (Eq false (Eq 128 N0))
         (Eq false (Eq 2 N0))
         (Sle 1
              N1:(ReadLSB w32 0 macke_sizeof_argno2))
         (Slt N1 1025)
         (Eq false (Eq 4 N1))
         (Eq false (Eq 16 N1))
         (Eq false (Eq 128 N1))
         (Eq false (Eq 2 N1))
         (Sle 1
              N2:(ReadLSB w32 0 macke_sizeof_argno3))
         (Slt N2 1025)
         (Eq false (Eq 4 N2))
         (Eq false (Eq 16 N2))
         (Eq false (Eq 128 N2))
         (Eq false (Eq 2 N2))
         (Eq 0 (Read w8 0 argno2))
         (Eq false
             (Ult N3:(ReadLSB w64 32 argno1)
                  N4:(ReadLSB w64 24 argno1)))
         (Eq false
             (Ult N3 (Add w64 1 N4)))
         (Eq false
             (Ult (Add w64 18446603785801914584 N4) 8))
         (Eq false
             (Ult (Add w64 18446603785801914592 N4) 8))
         (Eq false
             (Ult (Add w64 18446603785801914600 N4) 8))
         (Ult (Add w64 18446603785801914608 N4) 4)
         (Eq false
             (Ult (ReadLSB w64 120 argno1)
                  (Add w64 8
                           N5:(ReadLSB w64 112 argno1))))
         (Eq false
             (Ult (Add w64 18446603785801914584 N5) 1))
         (Eq false
             (Ult (Add w64 18446603785801914592 N5) 1))
         (Eq false
             (Ult (Add w64 18446603785801914600 N5) 1))
         (Eq false
             (Ult (Add w64 18446603785843393600 N5) 761))
         (Eq false
             (Ult (Add w64 18446603785843396160 N5) 1529))
         (Eq false
             (Ult (Add w64 18446603785843397696 N5) 1529))
         (Ult (Add w64 18446744073637265488 N5) 17)
         (Eq false
             (Eq 1
                 (ReadLSB w32 0 macke_sym_switch_cycle_check)))
         (Eq 9827862
             (ReadLSB w32 288 argno1))
         (Eq false
             (Eq 0
                 N6:(ReadLSB w64 280 argno1)))
         (Eq (ReadLSB w64 8 argno3)
             (ReadLSB w64 264 argno1))
         (Eq false
             (Eq (ReadLSB w64 0 argno3)
                 (ReadLSB w64 272 argno1)))
         (Eq false
             (Eq 0
                 (And w64 N6 (Add w64 1 N6))))
         (Eq false
             (Slt (Sub w64 (ReadLSB w64 208 argno1)
                           N7:(ReadLSB w64 200 argno1))
                  32))
         (Eq (And w64 (LShr w64 (Add w64 32
                                         (Sub w64 N7
                                                  (ReadLSB w64 192 argno1)))
                                5)
                      134217727)
             (Add w64 1
                      (And w64 (LShr w64 (Add w64 8
                                                  (Sub w64 N5
                                                           (ReadLSB w64 104 argno1)))
                                         3)
                               536870911)))
         (Eq false
             (Ult (Add w64 18446744073637265512 N7) 17))
         (Eq false
             (Ult (Add w64 18446744073637336120 N7) 45))
         (Eq false
             (Ult (Add w64 18446744073637505864 N7) 29))
         (Eq false
             (Ult (Add w64 18446744073637887160 N7) 1))
         (Eq false
             (Ult (Add w64 18446744073638228536 N7) 24))
         (Eq false
             (Ult (Add w64 18446744073638228792 N7) 13))
         (Eq false
             (Ult (Add w64 18446744073638891272 N7) 50))
         (Eq false
             (Ult (Add w64 18446744073639115080 N7) 61))
         (Eq false
             (Ult (Add w64 18446744073639115176 N7) 22))
         (Eq false
             (Ult (Add w64 18446744073639168936 N7) 1))
         (Eq false
             (Ult (Add w64 18446744073639204472 N7) 1))
         (Eq false
             (Ult (Add w64 18446744073639465592 N7) 8))
         (Eq false
             (Ult (Add w64 18446744073639479512 N7) 1))
         (Eq false
             (Ult (Add w64 18446744073639479816 N7) 13))
         (Eq false
             (Ult (Add w64 18446744073639748216 N7) 52))
         (Eq false
             (Ult (Add w64 18446744073639748968 N7) 14))
         (Eq false
             (Ult (Add w64 18446744073639749368 N7) 17))
         (Eq false
             (Ult (Add w64 18446744073639749720 N7) 8))
         (Eq false
             (Ult (Add w64 18446744073640075656 N7) 34))
         (Eq false
             (Ult (Add w64 18446744073640114312 N7) 93))
         (Eq false
             (Ult (Add w64 18446744073640114808 N7) 61))
         (Eq false
             (Ult (Add w64 18446744073640825128 N7) 137))
         (Eq false
             (Ult (Add w64 18446744073640850264 N7) 1))
         (Eq false
             (Ult (Add w64 18446744073641040568 N7) 3))
         (Eq false
             (Ult (Add w64 18446744073641328536 N7) 108))
         (Eq false
             (Ult (Add w64 18446744073641628280 N7) 12))
         (Eq false
             (Ult (Add w64 18446744073642012040 N7) 10))
         (Eq false
             (Ult (Add w64 18446744073642297640 N7) 37))
         (Eq false
             (Ult (Add w64 18446744073642297864 N7) 16))
         (Eq false
             (Ult (Add w64 18446744073642298216 N7) 53))
         (Eq false
             (Ult (Add w64 18446744073642444216 N7) 8))
         (Eq false
             (Ult (Add w64 18446744073642947384 N7) 1))
         (Eq false
             (Ult (Add w64 18446744073642947752 N7) 1))
         (Eq false
             (Ult (Add w64 18446744073644381416 N7) 17))
         (Eq false
             (Ult (Add w64 18446744073644381464 N7) 25))
         (Eq false
             (Ult (Add w64 18446744073644958344 N7) 64))
         (Eq false
             (Ult (Add w64 18446744073644972168 N7) 34))
         (Eq false
             (Ult (Add w64 18446744073645035480 N7) 1))
         (Eq false
             (Ult (Add w64 18446744073645036008 N7) 1))
         (Eq false
             (Ult (Add w64 18446744073645139016 N7) 11))
         (Eq false
             (Ult (Add w64 18446744073645139656 N7) 3))
         (Eq false
             (Ult (Add w64 18446744073645229560 N7) 3))
         (Eq false
             (Ult (Add w64 18446744073645392584 N7) 7))
         (Eq false
             (Ult (Add w64 18446744073645423560 N7) 47))
         (Eq false
             (Ult (Add w64 18446744073645423992 N7) 3))
         (Eq false
             (Ult (Add w64 18446744073645451896 N7) 28))
         (Eq false
             (Ult (Add w64 18446744073645452264 N7) 39))
         (Eq false
             (Ult (Add w64 18446744073645452312 N7) 19))
         (Eq false
             (Ult (Add w64 18446744073645619384 N7) 5))
         (Eq false
             (Ult (Add w64 18446744073646023576 N7) 13))
         (Eq false
             (Ult (Add w64 18446744073646951608 N7) 1))
         (Eq false
             (Ult (Add w64 18446744073646993656 N7) 3))
         (Eq false
             (Ult (Add w64 18446744073646994360 N7) 3))
         (Eq false
             (Ult (Add w64 18446744073648603256 N7) 1))
         (Eq false
             (Ult (Add w64 18446744073648603624 N7) 2))
         (Eq false
             (Ult (Add w64 18446744073648989544 N7) 160))
         (Eq false
             (Ult (Add w64 18446744073649073064 N7) 8))
         (Eq false
             (Ult (Add w64 18446744073649076392 N7) 249))
         (Eq false
             (Ult (Add w64 18446744073649089512 N7) 16))
         (Eq false
             (Ult (Add w64 18446744073649089560 N7) 24))
         (Eq false
             (Ult (Add w64 18446744073649090008 N7) 51))
         (Eq false
             (Ult (Add w64 18446744073649292008 N7) 11))
         (Eq false
             (Ult (Add w64 18446744073649292424 N7) 12))
         (Eq false
             (Ult (Add w64 18446744073649299528 N7) 17))
         (Eq false
             (Ult (Add w64 18446744073649299832 N7) 13))
         (Eq false
             (Ult (Add w64 18446744073649300312 N7) 9))
         (Eq false
             (Ult (Add w64 18446744073649467960 N7) 11))
         (Eq false
             (Ult (Add w64 18446744073649468280 N7) 5))
         (Eq false
             (Ult (Add w64 18446744073649551288 N7) 505))
         (Eq false
             (Ult (Add w64 18446744073649871592 N7) 4))
         (Ult (Add w64 18446744073649871768 N7) 30)
         (Ult (Add w64 18446744073649871760 N7) 30)
         (Eq false
             (Ult (Add w64 18446744073649871744 N7) 30))]
        false)
