Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 31 09:13:36 2023
| Host         : BIPIN-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Eight_bit_shifter_timing_summary_routed.rpt -pb Eight_bit_shifter_timing_summary_routed.pb -rpx Eight_bit_shifter_timing_summary_routed.rpx -warn_on_violation
| Design       : Eight_bit_shifter
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.242ns  (logic 5.211ns (46.352%)  route 6.031ns (53.648%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[5]_inst/O
                         net (fo=9, routed)           2.642     4.089    sw_IBUF[5]
    SLICE_X65Y53         LUT5 (Prop_lut5_I2_O)        0.124     4.213 r  led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.667     4.880    led_OBUF[7]_inst_i_3_n_0
    SLICE_X65Y53         LUT6 (Prop_lut6_I1_O)        0.124     5.004 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.723     7.727    led_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         3.516    11.242 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.242    led[7]
    E5                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.127ns  (logic 5.611ns (50.422%)  route 5.517ns (49.578%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[2]_inst/O
                         net (fo=10, routed)          3.245     4.698    sw_IBUF[2]
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.822 r  led_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.822    p_3_in[6]
    SLICE_X65Y54         MUXF7 (Prop_muxf7_I1_O)      0.217     5.039 r  led_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.039    led_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y54         MUXF8 (Prop_muxf8_I1_O)      0.094     5.133 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.272     7.404    led_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         3.723    11.127 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.127    led[6]
    E3                                                                r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.828ns  (logic 5.656ns (52.234%)  route 5.172ns (47.766%))
  Logic Levels:           5  (IBUF=1 LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[2]_inst/O
                         net (fo=10, routed)          2.965     4.418    sw_IBUF[2]
    SLICE_X65Y55         LUT5 (Prop_lut5_I4_O)        0.124     4.542 r  led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.000     4.542    led_OBUF[5]_inst_i_4_n_0
    SLICE_X65Y55         MUXF7 (Prop_muxf7_I0_O)      0.238     4.780 r  led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.780    led_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     4.884 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.207     7.091    led_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         3.737    10.828 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.828    led[5]
    E2                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.548ns  (logic 5.631ns (53.384%)  route 4.917ns (46.616%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[5]_inst/O
                         net (fo=9, routed)           2.651     4.098    sw_IBUF[5]
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124     4.222 r  led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000     4.222    p_0_in[4]
    SLICE_X64Y54         MUXF7 (Prop_muxf7_I1_O)      0.247     4.469 r  led_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.469    led_OBUF[4]_inst_i_2_n_0
    SLICE_X64Y54         MUXF8 (Prop_muxf8_I0_O)      0.098     4.567 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.266     6.833    led_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         3.714    10.548 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.548    led[4]
    E1                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.336ns  (logic 5.231ns (50.610%)  route 5.105ns (49.390%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=10, routed)          2.385     3.845    sw_IBUF[0]
    SLICE_X65Y53         LUT5 (Prop_lut5_I2_O)        0.124     3.969 r  led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.798     4.768    led_OBUF[2]_inst_i_2_n_0
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124     4.892 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.922     6.814    led_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.523    10.336 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.336    led[2]
    F1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.294ns  (logic 5.215ns (50.663%)  route 5.079ns (49.337%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[5]_inst/O
                         net (fo=9, routed)           2.696     4.144    sw_IBUF[5]
    SLICE_X64Y53         LUT6 (Prop_lut6_I2_O)        0.124     4.268 r  led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.670     4.938    p_0_in[1]
    SLICE_X64Y53         LUT5 (Prop_lut5_I2_O)        0.124     5.062 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.712     6.774    led_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.520    10.294 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.294    led[1]
    G2                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.241ns  (logic 5.230ns (51.071%)  route 5.011ns (48.929%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=10, routed)          2.152     3.612    sw_IBUF[0]
    SLICE_X65Y53         LUT5 (Prop_lut5_I4_O)        0.124     3.736 r  led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.797     4.533    led_OBUF[3]_inst_i_4_n_0
    SLICE_X65Y52         LUT5 (Prop_lut5_I4_O)        0.124     4.657 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.062     6.720    led_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         3.522    10.241 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.241    led[3]
    F2                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.532ns  (logic 5.222ns (54.786%)  route 4.310ns (45.214%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[1]_inst/O
                         net (fo=10, routed)          2.310     3.764    sw_IBUF[1]
    SLICE_X64Y52         LUT6 (Prop_lut6_I1_O)        0.124     3.888 r  led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.286     4.175    p_0_in[0]
    SLICE_X64Y52         LUT5 (Prop_lut5_I2_O)        0.124     4.299 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.713     6.012    led_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.520     9.532 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.532    led[0]
    G1                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.491ns (63.806%)  route 0.846ns (36.194%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    H2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           0.489     0.714    btn_IBUF[2]
    SLICE_X64Y53         LUT5 (Prop_lut5_I1_O)        0.045     0.759 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.116    led_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.221     2.337 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.337    led[1]
    G2                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.522ns (64.846%)  route 0.825ns (35.154%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  btn_IBUF[1]_inst/O
                         net (fo=26, routed)          0.376     0.587    btn_IBUF[1]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.045     0.632 r  led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.091     0.724    p_0_in[0]
    SLICE_X64Y52         LUT5 (Prop_lut5_I2_O)        0.045     0.769 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.126    led_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.221     2.347 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.347    led[0]
    G1                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.498ns (63.756%)  route 0.852ns (36.244%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  btn_IBUF[3]_inst/O
                         net (fo=11, routed)          0.402     0.631    btn_IBUF[3]
    SLICE_X63Y53         LUT5 (Prop_lut5_I3_O)        0.045     0.676 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.450     1.126    led_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         1.223     2.350 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.350    led[2]
    F1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.497ns (60.897%)  route 0.961ns (39.103%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  btn_IBUF[3]_inst/O
                         net (fo=11, routed)          0.460     0.690    btn_IBUF[3]
    SLICE_X65Y52         LUT5 (Prop_lut5_I3_O)        0.045     0.735 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.501     1.236    led_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         1.223     2.459 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.459    led[3]
    F2                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.604ns (61.360%)  route 1.010ns (38.640%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    H2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           0.419     0.644    btn_IBUF[2]
    SLICE_X65Y54         MUXF8 (Prop_muxf8_S_O)       0.080     0.724 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.592     1.316    led_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         1.299     2.614 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.614    led[6]
    E3                                                                r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.625ns  (logic 1.618ns (61.636%)  route 1.007ns (38.364%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    H2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           0.448     0.674    btn_IBUF[2]
    SLICE_X65Y55         MUXF8 (Prop_muxf8_S_O)       0.080     0.754 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.559     1.313    led_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         1.313     2.625 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.625    led[5]
    E2                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.595ns (59.976%)  route 1.064ns (40.024%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    H2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           0.479     0.704    btn_IBUF[2]
    SLICE_X64Y54         MUXF8 (Prop_muxf8_S_O)       0.081     0.785 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.585     1.371    led_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         1.288     2.659 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.659    led[4]
    E1                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.491ns (55.594%)  route 1.191ns (44.406%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  btn_IBUF[3]_inst/O
                         net (fo=11, routed)          0.389     0.619    btn_IBUF[3]
    SLICE_X65Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.664 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.802     1.466    led_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         1.217     2.682 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.682    led[7]
    E5                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





