# æ­£ç¡®è¿è¡Œä»¿çœŸçš„æ–¹æ³•

## âš ï¸ é‡è¦ï¼šå·¥ä½œç›®å½•é—®é¢˜

testbench éœ€è¦è¯»å– `instruction.bin` æ–‡ä»¶ï¼Œå®ƒä¼šåœ¨**å½“å‰å·¥ä½œç›®å½•**ä¸­æŸ¥æ‰¾ã€‚

## âœ… æ–¹æ³•1ï¼šä» testbench ç›®å½•è¿è¡Œï¼ˆæ¨èï¼‰

```bash
# 1. åˆ‡æ¢åˆ° testbench ç›®å½•
cd ../tb/vec_add

# 2. å¯åŠ¨ä»¿çœŸï¼ˆéœ€è¦æŒ‡å®šåº“è·¯å¾„ï¼‰
vsim -suppress 1549 -voptargs=+acc -L ../../rtl/work work.testbench

# 3. åœ¨QuestaSimä¸­è¿è¡Œæ³¢å½¢è„šæœ¬
# éœ€è¦ä¿®æ”¹è·¯å¾„ï¼Œå› ä¸ºç°åœ¨åœ¨ testbench ç›®å½•
set DPU_PATH {/testbench/DUT/MTRF_COLS(0)/MTRF_ROWS(0)/if_drra_top_l_corner/Silago_top_l_corner_inst/SILEGO_cell/MTRF_cell/dpu_gen}
add wave -radix decimal $DPU_PATH/dpu_out_0
add wave -radix decimal $DPU_PATH/dpu_out_1
run 10000ns
```

## âœ… æ–¹æ³•2ï¼šå¤åˆ¶ instruction.bin åˆ° rtl ç›®å½•ï¼ˆæœ€ç®€å•ï¼‰

```bash
# åœ¨ rtl ç›®å½•ä¸‹
cd rtl
copy ..\tb\vec_add\instruction.bin .

# ç„¶åæ­£å¸¸è¿è¡Œ
vsim -do simulate_working.do work.testbench
```

## âœ… æ–¹æ³•3ï¼šä½¿ç”¨ç»å¯¹è·¯å¾„ä¿®æ”¹ testbenchï¼ˆä¸æ¨èï¼‰

å¦‚æœéœ€è¦ï¼Œå¯ä»¥ä¿®æ”¹ testbench.vhd ä¸­çš„æ–‡ä»¶è·¯å¾„ï¼Œä½†è¿™ä¸æ˜¯æ¨èçš„æ–¹æ³•ã€‚

## ğŸ¯ æ¨èæµç¨‹

**æœ€ç®€å•çš„æ–¹æ³•ï¼š**

```bash
# 1. ç¼–è¯‘ï¼ˆåœ¨ rtl ç›®å½•ï¼‰
cd rtl
vsim -c -do compile_video.do

# 2. å¤åˆ¶ instruction.bin
copy ..\tb\vec_add\instruction.bin .

# 3. ä»¿çœŸï¼ˆåœ¨ rtl ç›®å½•ï¼‰
vsim -do simulate_working.do work.testbench
```

è¿™æ ·å°±ä¸éœ€è¦åˆ‡æ¢ç›®å½•äº†ï¼


