Archive Project report for chip
Sat Oct 11 13:22:31 2014
Quartus II 64-Bit Version 14.0.1 Build 205 08/13/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Sat Oct 11 13:22:31 2014 ;
; Revision Name          ; chip                                  ;
; Top-level Entity Name  ; CHIP                                  ;
; Family                 ; Arria V                               ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Custom' contains:
    Info: Programming output files
    Info: Incremental compilation and Rapid Recompile database files (version-incompatible)
    Info: Automatically detected source files
    Info: Version-incompatible compilation database files
    Info: Report files
    Info: Project source and settings files
    Info: Version-compatible database files
Warning: Version compatible database files do not exist -- excluding 'Version-compatible database files'. You need to run Export Database before you can archive 'Version-compatible database files'.
Info: Archive will store files relative to the closest common parent directory
Info (13213): Using common directory D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'C:/Users/Feng/Desktop/chip.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'chip.archive.rpt'
Info (23030): Evaluation of Tcl script c:/altera/14.0/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus II 64-Bit Shell was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 556 megabytes
    Info: Processing ended: Sat Oct 11 13:22:31 2014
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:10


+---------------------------------------------------------------------------------------------------------------------------------+
; Files Archived                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------+
; avalon_gen.sopcinfo                                                                                                             ;
; avalon_gen/synthesis/avalon_gen.qip                                                                                             ;
; avalon_gen/synthesis/avalon_gen.v                                                                                               ;
; avalon_gen/synthesis/avalon_st_gen.v                                                                                            ;
; avalon_gen/synthesis/shiftreg_ctrl.v                                                                                            ;
; avalon_gen/synthesis/shiftreg_data.v                                                                                            ;
; avalon_gen/synthesis/submodules/altera_avalon_mm_bridge.v                                                                       ;
; avalon_gen/synthesis/submodules/altera_merlin_master_translator.sv                                                              ;
; avalon_gen/synthesis/submodules/altera_merlin_slave_translator.sv                                                               ;
; avalon_gen/synthesis/submodules/altera_reset_controller.sdc                                                                     ;
; avalon_gen/synthesis/submodules/altera_reset_controller.v                                                                       ;
; avalon_gen/synthesis/submodules/altera_reset_synchronizer.v                                                                     ;
; avalon_gen/synthesis/submodules/avalon_gen_mm_interconnect_0.v                                                                  ;
; avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.hex                                                                 ;
; avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v                                                                   ;
; avalon_mon.sopcinfo                                                                                                             ;
; avalon_mon/synthesis/avalon_mon.qip                                                                                             ;
; avalon_mon/synthesis/avalon_mon.v                                                                                               ;
; avalon_mon/synthesis/avalon_st_mon.v                                                                                            ;
; avalon_mon/synthesis/submodules/altera_avalon_mm_bridge.v                                                                       ;
; avalon_mon/synthesis/submodules/altera_merlin_master_translator.sv                                                              ;
; avalon_mon/synthesis/submodules/altera_merlin_slave_translator.sv                                                               ;
; avalon_mon/synthesis/submodules/altera_reset_controller.sdc                                                                     ;
; avalon_mon/synthesis/submodules/altera_reset_controller.v                                                                       ;
; avalon_mon/synthesis/submodules/altera_reset_synchronizer.v                                                                     ;
; avalon_mon/synthesis/submodules/avalon_mon_mm_interconnect_0.v                                                                  ;
; avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.hex                                                                 ;
; avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v                                                                   ;
; chip.asm.rpt                                                                                                                    ;
; chip.fit.rpt                                                                                                                    ;
; chip.fit.smsg                                                                                                                   ;
; chip.fit.summary                                                                                                                ;
; chip.flow.rpt                                                                                                                   ;
; chip.jdi                                                                                                                        ;
; chip.map.rpt                                                                                                                    ;
; chip.map.smsg                                                                                                                   ;
; chip.map.summary                                                                                                                ;
; chip.merge.rpt                                                                                                                  ;
; chip.merge.summary                                                                                                              ;
; chip.pin                                                                                                                        ;
; chip.qpf                                                                                                                        ;
; chip.qsf                                                                                                                        ;
; chip.restore.rpt                                                                                                                ;
; CHIP.sdc                                                                                                                        ;
; chip.sdc                                                                                                                        ;
; chip.sof                                                                                                                        ;
; chip.sta.rpt                                                                                                                    ;
; chip.sta.summary                                                                                                                ;
; CHIP.v                                                                                                                          ;
; chip_assignment_defaults.qdf                                                                                                    ;
; db/a_gray2bin_f2b.tdf                                                                                                           ;
; db/a_graycounter_a5c.tdf                                                                                                        ;
; db/a_graycounter_en6.tdf                                                                                                        ;
; db/add_sub_c2h.tdf                                                                                                              ;
; db/add_sub_n1i.tdf                                                                                                              ;
; db/alt_synch_pipe_nc8.tdf                                                                                                       ;
; db/alt_synch_pipe_oc8.tdf                                                                                                       ;
; db/alt_synch_pipe_pc8.tdf                                                                                                       ;
; db/alt_synch_pipe_qc8.tdf                                                                                                       ;
; db/alt_u_div_ere.tdf                                                                                                            ;
; db/altsyncram_7qi1.tdf                                                                                                          ;
; db/altsyncram_9sm1.tdf                                                                                                          ;
; db/altsyncram_49i1.tdf                                                                                                          ;
; db/altsyncram_aj91.tdf                                                                                                          ;
; db/altsyncram_ape1.tdf                                                                                                          ;
; db/altsyncram_eci1.tdf                                                                                                          ;
; db/altsyncram_ej91.tdf                                                                                                          ;
; db/altsyncram_f8c1.tdf                                                                                                          ;
; db/altsyncram_f184.tdf                                                                                                          ;
; db/altsyncram_fti1.tdf                                                                                                          ;
; db/altsyncram_ici1.tdf                                                                                                          ;
; db/altsyncram_ipm1.tdf                                                                                                          ;
; db/altsyncram_l8c1.tdf                                                                                                          ;
; db/altsyncram_n8c1.tdf                                                                                                          ;
; db/altsyncram_tvm1.tdf                                                                                                          ;
; db/chip.archive.qmsg                                                                                                            ;
; db/chip.db_info                                                                                                                 ;
; db/cmpr_b2c.tdf                                                                                                                 ;
; db/cmpr_c2c.tdf                                                                                                                 ;
; db/cmpr_d2c.tdf                                                                                                                 ;
; db/cmpr_f2c.tdf                                                                                                                 ;
; db/cmpr_j2c.tdf                                                                                                                 ;
; db/cmpr_tn5.tdf                                                                                                                 ;
; db/cntr_04i.tdf                                                                                                                 ;
; db/cntr_9oi.tdf                                                                                                                 ;
; db/cntr_52i.tdf                                                                                                                 ;
; db/cntr_dqg.tdf                                                                                                                 ;
; db/cntr_jqg.tdf                                                                                                                 ;
; db/cntr_mki.tdf                                                                                                                 ;
; db/cntr_qaf.tdf                                                                                                                 ;
; db/cntr_taf.tdf                                                                                                                 ;
; db/dcfifo_pkp1.tdf                                                                                                              ;
; db/dcfifo_tkp1.tdf                                                                                                              ;
; db/decode_1hf.tdf                                                                                                               ;
; db/dffpipe_3dc.tdf                                                                                                              ;
; db/dffpipe_dd9.tdf                                                                                                              ;
; db/dffpipe_gd9.tdf                                                                                                              ;
; db/dffpipe_hd9.tdf                                                                                                              ;
; db/dffpipe_kd9.tdf                                                                                                              ;
; db/dffpipe_ld9.tdf                                                                                                              ;
; db/lpm_divide_2ul.tdf                                                                                                           ;
; db/mux_7k7.tdf                                                                                                                  ;
; db/mux_iec.tdf                                                                                                                  ;
; db/shift_taps_4m21.tdf                                                                                                          ;
; db/shift_taps_36v.tdf                                                                                                           ;
; db/shift_taps_cnv.tdf                                                                                                           ;
; db/shift_taps_fnv.tdf                                                                                                           ;
; db/shift_taps_gk21.tdf                                                                                                          ;
; db/sign_div_unsign_3nh.tdf                                                                                                      ;
; ETH10G_TOP.sopcinfo                                                                                                             ;
; incremental_db/compiled_partitions/chip.db_info                                                                                 ;
; incremental_db/compiled_partitions/chip.root_partition.cmp.cdb                                                                  ;
; incremental_db/compiled_partitions/chip.root_partition.cmp.dfp                                                                  ;
; incremental_db/compiled_partitions/chip.root_partition.cmp.hbdb.cdb                                                             ;
; incremental_db/compiled_partitions/chip.root_partition.cmp.hbdb.hdb                                                             ;
; incremental_db/compiled_partitions/chip.root_partition.cmp.hbdb.sig                                                             ;
; incremental_db/compiled_partitions/chip.root_partition.cmp.hdb                                                                  ;
; incremental_db/compiled_partitions/chip.root_partition.cmp.logdb                                                                ;
; incremental_db/compiled_partitions/chip.root_partition.cmp.rcfdb                                                                ;
; incremental_db/compiled_partitions/chip.root_partition.map.cdb                                                                  ;
; incremental_db/compiled_partitions/chip.root_partition.map.dpi                                                                  ;
; incremental_db/compiled_partitions/chip.root_partition.map.hbdb.cdb                                                             ;
; incremental_db/compiled_partitions/chip.root_partition.map.hbdb.hb_info                                                         ;
; incremental_db/compiled_partitions/chip.root_partition.map.hbdb.hdb                                                             ;
; incremental_db/compiled_partitions/chip.root_partition.map.hbdb.sig                                                             ;
; incremental_db/compiled_partitions/chip.root_partition.map.hdb                                                                  ;
; incremental_db/compiled_partitions/chip.root_partition.map.kpt                                                                  ;
; incremental_db/compiled_partitions/chip.root_partition.map.olf.cdb                                                              ;
; incremental_db/compiled_partitions/chip.root_partition.map.olm.cdb                                                              ;
; incremental_db/compiled_partitions/chip.root_partition.map.oln.cdb                                                              ;
; incremental_db/compiled_partitions/chip.root_partition.map.opi                                                                  ;
; incremental_db/compiled_partitions/chip.root_partition.map.orf.cdb                                                              ;
; incremental_db/compiled_partitions/chip.root_partition.map.orm.cdb                                                              ;
; incremental_db/compiled_partitions/chip.root_partition.map.orn.cdb                                                              ;
; incremental_db/compiled_partitions/chip.root_partition.rrp.cdb                                                                  ;
; incremental_db/compiled_partitions/chip.root_partition.rrp.hbdb.cdb                                                             ;
; incremental_db/compiled_partitions/chip.root_partition.rrp.hbdb.hdb                                                             ;
; incremental_db/compiled_partitions/chip.root_partition.rrp.hdb                                                                  ;
; incremental_db/compiled_partitions/chip.root_partition.rrp.kpt                                                                  ;
; incremental_db/compiled_partitions/chip.rrp.hdb                                                                                 ;
; incremental_db/compiled_partitions/chip.rrs.cdb                                                                                 ;
; jtag_system.sopcinfo                                                                                                            ;
; jtag_system/synthesis/jtag_system.qip                                                                                           ;
; jtag_system/synthesis/jtag_system.v                                                                                             ;
; jtag_system/synthesis/submodules/altera_avalon_mm_bridge.v                                                                      ;
; jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v                                                              ;
; jtag_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                                        ;
; jtag_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                                            ;
; jtag_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                                               ;
; jtag_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                                                               ;
; jtag_system/synthesis/submodules/altera_avalon_st_idle_remover.v                                                                ;
; jtag_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc                                                            ;
; jtag_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                                                              ;
; jtag_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                                            ;
; jtag_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                                               ;
; jtag_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                                             ;
; jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v                                                                     ;
; jtag_system/synthesis/submodules/altera_jtag_sld_node.v                                                                         ;
; jtag_system/synthesis/submodules/altera_jtag_streaming.v                                                                        ;
; jtag_system/synthesis/submodules/altera_merlin_arbitrator.sv                                                                    ;
; jtag_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                                            ;
; jtag_system/synthesis/submodules/altera_merlin_master_agent.sv                                                                  ;
; jtag_system/synthesis/submodules/altera_merlin_master_translator.sv                                                             ;
; jtag_system/synthesis/submodules/altera_merlin_reorder_memory.sv                                                                ;
; jtag_system/synthesis/submodules/altera_merlin_slave_agent.sv                                                                   ;
; jtag_system/synthesis/submodules/altera_merlin_slave_translator.sv                                                              ;
; jtag_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                               ;
; jtag_system/synthesis/submodules/altera_pli_streaming.v                                                                         ;
; jtag_system/synthesis/submodules/altera_reset_controller.sdc                                                                    ;
; jtag_system/synthesis/submodules/altera_reset_controller.v                                                                      ;
; jtag_system/synthesis/submodules/altera_reset_synchronizer.v                                                                    ;
; jtag_system/synthesis/submodules/jtag_system_jtag_master.v                                                                      ;
; jtag_system/synthesis/submodules/jtag_system_jtag_master_b2p_adapter.sv                                                         ;
; jtag_system/synthesis/submodules/jtag_system_jtag_master_p2b_adapter.sv                                                         ;
; jtag_system/synthesis/submodules/jtag_system_jtag_master_timing_adt.sv                                                          ;
; jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v                                                                ;
; jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_demux.sv                                                     ;
; jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_mux.sv                                                       ;
; jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv                                                        ;
; jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv                                                    ;
; jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_rsp_mux.sv                                                       ;
; jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v                                                                ;
; jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_demux.sv                                                     ;
; jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_mux.sv                                                       ;
; jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv                                                        ;
; jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv                                                    ;
; jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_demux.sv                                                     ;
; jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_mux.sv                                                       ;
; LED_CONTROL.v                                                                                                                   ;
; LED_CTRL_MUX.v                                                                                                                  ;
; phy_10gbaser.sopcinfo                                                                                                           ;
; PLL/sys_pll.qip                                                                                                                 ;
; PLL/sys_pll.v                                                                                                                   ;
; qsys_10g.sopcinfo                                                                                                               ;
; qsys_10g/synthesis/qsys_10g.qip                                                                                                 ;
; qsys_10g/synthesis/qsys_10g.v                                                                                                   ;
; qsys_10g/synthesis/submodules/alt_10gbaser_pcs.ocp                                                                              ;
; qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v                                                                                ;
; qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc                                                                              ;
; qsys_10g/synthesis/submodules/alt_reset_ctrl_lego.sv                                                                            ;
; qsys_10g/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv                                                                     ;
; qsys_10g/synthesis/submodules/alt_xcvr_arbiter.sv                                                                               ;
; qsys_10g/synthesis/submodules/alt_xcvr_csr_common.sv                                                                            ;
; qsys_10g/synthesis/submodules/alt_xcvr_csr_common_h.sv                                                                          ;
; qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g.sv                                                                             ;
; qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv                                                                           ;
; qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv                                                                          ;
; qsys_10g/synthesis/submodules/alt_xcvr_m2s.sv                                                                                   ;
; qsys_10g/synthesis/submodules/alt_xcvr_mgmt2dec.sv                                                                              ;
; qsys_10g/synthesis/submodules/alt_xcvr_reset_counter.sv                                                                         ;
; qsys_10g/synthesis/submodules/alt_xcvr_resync.sv                                                                                ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv                                                               ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv                                                            ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber.v                                                                         ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_cnt_ns.v                                                                  ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_sm.v                                                                      ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync.v                                                                     ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync2.v                                                                    ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync.v                                                                     ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync_datapath.v                                                            ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_clk_ctrl.v                                                                    ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv                                                                  ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv                                                                     ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode_type.sv                                                                ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_descramble.v                                                                  ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv                                                                     ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode_type.sv                                                                ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_exp.v                                                                 ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v                                                                 ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_lock_sm.v                                                                     ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_nto1mux.v                                                                     ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_params.sv                                                                     ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v                                                                     ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv                                                                ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_gen_xg.v                                                                 ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_ver_xg.v                                                                 ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_err_cnt_ns.sv                                                          ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_gen.sv                                                                 ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver.sv                                                                 ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver_10g.sv                                                             ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_reg_map_av.sv                                                                 ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_register_with_byte_enable.v                                                   ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv                                                                    ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v                                                                ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_datapath.sv                                                             ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_ns.sv                                                                   ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v                                                                      ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_scramble.v                                                                    ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_square_wave_gen.v                                                             ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_datapath.sv                                                             ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_ns.sv                                                                   ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v                                                                      ;
; qsys_10g/synthesis/submodules/altera_10gbaser_phy_word_align.v                                                                  ;
; qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.sdc                                                                         ;
; qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.v                                                                           ;
; qsys_10g/synthesis/submodules/altera_avalon_mm_bridge.v                                                                         ;
; qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v                                                                           ;
; qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v                                                                  ;
; qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv                                                                         ;
; qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                                        ;
; qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v                                                                  ;
; qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                                                ;
; qsys_10g/synthesis/submodules/altera_avalon_st_splitter.sv                                                                      ;
; qsys_10g/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v                                                               ;
; qsys_10g/synthesis/submodules/altera_default_burst_converter.sv                                                                 ;
; qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.ocp                                                                ;
; qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.v                                                                  ;
; qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.ocp                                                                ;
; qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.v                                                                  ;
; qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.ocp                                                        ;
; qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.v                                                          ;
; qsys_10g/synthesis/submodules/altera_eth_address_inserter.ocp                                                                   ;
; qsys_10g/synthesis/submodules/altera_eth_address_inserter.v                                                                     ;
; qsys_10g/synthesis/submodules/altera_eth_crc.ocp                                                                                ;
; qsys_10g/synthesis/submodules/altera_eth_crc.v                                                                                  ;
; qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.ocp                                                                        ;
; qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.v                                                                          ;
; qsys_10g/synthesis/submodules/altera_eth_crc_rem.v                                                                              ;
; qsys_10g/synthesis/submodules/altera_eth_fifo_pause_ctrl_adapter.v                                                              ;
; qsys_10g/synthesis/submodules/altera_eth_frame_decoder.ocp                                                                      ;
; qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v                                                                        ;
; qsys_10g/synthesis/submodules/altera_eth_frame_status_merger.v                                                                  ;
; qsys_10g/synthesis/submodules/altera_eth_lane_decoder.ocp                                                                       ;
; qsys_10g/synthesis/submodules/altera_eth_lane_decoder.v                                                                         ;
; qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.ocp                                                               ;
; qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.v                                                                 ;
; qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.ocp                                                              ;
; qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.v                                                                ;
; qsys_10g/synthesis/submodules/altera_eth_loopback.v                                                                             ;
; qsys_10g/synthesis/submodules/altera_eth_mdio.v                                                                                 ;
; qsys_10g/synthesis/submodules/altera_eth_packet_formatter.ocp                                                                   ;
; qsys_10g/synthesis/submodules/altera_eth_packet_formatter.v                                                                     ;
; qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.ocp                                                            ;
; qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.v                                                              ;
; qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.ocp                                                           ;
; qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.v                                                             ;
; qsys_10g/synthesis/submodules/altera_eth_pad_inserter.ocp                                                                       ;
; qsys_10g/synthesis/submodules/altera_eth_pad_inserter.v                                                                         ;
; qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v                                                                ;
; qsys_10g/synthesis/submodules/altera_eth_pause_controller.v                                                                     ;
; qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.ocp                                                                     ;
; qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.v                                                                       ;
; qsys_10g/synthesis/submodules/altera_eth_pause_gen.v                                                                            ;
; qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.ocp                                                           ;
; qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.v                                                             ;
; qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.ocp                                                                  ;
; qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.v                                                                    ;
; qsys_10g/synthesis/submodules/altera_incr_burst_converter.sv                                                                    ;
; qsys_10g/synthesis/submodules/altera_merlin_address_alignment.sv                                                                ;
; qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv                                                                       ;
; qsys_10g/synthesis/submodules/altera_merlin_burst_adapter.sv                                                                    ;
; qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                                               ;
; qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv                                                                ;
; qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                                               ;
; qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv                                                                     ;
; qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv                                                                ;
; qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv                                                                   ;
; qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv                                                                      ;
; qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv                                                                 ;
; qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                                  ;
; qsys_10g/synthesis/submodules/altera_packet_stripper.v                                                                          ;
; qsys_10g/synthesis/submodules/altera_reset_controller.sdc                                                                       ;
; qsys_10g/synthesis/submodules/altera_reset_controller.v                                                                         ;
; qsys_10g/synthesis/submodules/altera_reset_synchronizer.v                                                                       ;
; qsys_10g/synthesis/submodules/altera_wait_generate.v                                                                            ;
; qsys_10g/synthesis/submodules/altera_wrap_burst_converter.sv                                                                    ;
; qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv                                                                           ;
; qsys_10g/synthesis/submodules/altera_xcvr_functions.sv                                                                          ;
; qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv                                                                          ;
; qsys_10g/synthesis/submodules/altera_xcvr_native_av_functions_h.sv                                                              ;
; qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv                                                                      ;
; qsys_10g/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv                                                                          ;
; qsys_10g/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv                                                                          ;
; qsys_10g/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv                                                           ;
; qsys_10g/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv                                                           ;
; qsys_10g/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv                                                                        ;
; qsys_10g/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv                                                               ;
; qsys_10g/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv                                                               ;
; qsys_10g/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv                                                               ;
; qsys_10g/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv                                                               ;
; qsys_10g/synthesis/submodules/av_pcs.sv                                                                                         ;
; qsys_10g/synthesis/submodules/av_pcs_ch.sv                                                                                      ;
; qsys_10g/synthesis/submodules/av_pma.sv                                                                                         ;
; qsys_10g/synthesis/submodules/av_reconfig_bundle_to_basic.sv                                                                    ;
; qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv                                                                     ;
; qsys_10g/synthesis/submodules/av_rx_pma.sv                                                                                      ;
; qsys_10g/synthesis/submodules/av_tx_pma.sv                                                                                      ;
; qsys_10g/synthesis/submodules/av_tx_pma_ch.sv                                                                                   ;
; qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv                                                                        ;
; qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv                                                                            ;
; qsys_10g/synthesis/submodules/av_xcvr_avmm.sv                                                                                   ;
; qsys_10g/synthesis/submodules/av_xcvr_avmm_csr.sv                                                                               ;
; qsys_10g/synthesis/submodules/av_xcvr_data_adapter.sv                                                                           ;
; qsys_10g/synthesis/submodules/av_xcvr_h.sv                                                                                      ;
; qsys_10g/synthesis/submodules/av_xcvr_native.sv                                                                                 ;
; qsys_10g/synthesis/submodules/av_xcvr_plls.sv                                                                                   ;
; qsys_10g/synthesis/submodules/crc32.v                                                                                           ;
; qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv                                                                                ;
; qsys_10g/synthesis/submodules/csr_pcs10gbaser_h.sv                                                                              ;
; qsys_10g/synthesis/submodules/gf_mult32_kc.v                                                                                    ;
; qsys_10g/synthesis/submodules/plain_files.txt                                                                                   ;
; qsys_10g/synthesis/submodules/qencrypt_files.txt                                                                                ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v                                                               ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v                                                   ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v                                 ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux.sv                      ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux.sv                        ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv                         ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv                     ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux.sv                      ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux.sv                        ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v                                 ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux.sv                      ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux.sv                        ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv                         ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv                     ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux.sv                      ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux.sv                        ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v                                 ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux.sv                      ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux.sv                        ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv                         ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv                     ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux.sv                      ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux.sv                        ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat.sv                         ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv             ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder.sv ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv                  ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx.sv                  ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat.sv                         ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv                ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter.sv                   ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder.sv               ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in.sv                 ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv              ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv          ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output.sv      ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv     ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx.sv         ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v                                         ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter.sv             ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv                 ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v                       ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux.sv            ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux.sv              ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv               ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv           ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux.sv            ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux.sv              ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v                                             ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux.sv                                  ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux.sv                                    ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv                                     ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv                                 ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux.sv                                  ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux.sv                                    ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter.sv                                   ;
; qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter.sv                                  ;
; qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v                                                                      ;
; qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_demux.sv                                                           ;
; qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_mux.sv                                                             ;
; qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv                                                              ;
; qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv                                                          ;
; qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_rsp_mux.sv                                                             ;
; qsys_10g/synthesis/submodules/sv_reconfig_bundle_merger.sv                                                                      ;
; qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_ip.sv                                                                       ;
; qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv                                                                     ;
; qsys_bridge.sopcinfo                                                                                                            ;
; qsys_led.sopcinfo                                                                                                               ;
; qsys_led/synthesis/qsys_led.qip                                                                                                 ;
; qsys_led/synthesis/qsys_led.v                                                                                                   ;
; qsys_led/synthesis/submodules/altera_avalon_mm_bridge.v                                                                         ;
; qsys_led/synthesis/submodules/altera_merlin_master_translator.sv                                                                ;
; qsys_led/synthesis/submodules/altera_merlin_slave_translator.sv                                                                 ;
; qsys_led/synthesis/submodules/altera_reset_controller.sdc                                                                       ;
; qsys_led/synthesis/submodules/altera_reset_controller.v                                                                         ;
; qsys_led/synthesis/submodules/altera_reset_synchronizer.v                                                                       ;
; qsys_led/synthesis/submodules/qsys_led_mm_interconnect_0.v                                                                      ;
; qsys_led/synthesis/submodules/qsys_led_pio_0.v                                                                                  ;
; qsys_led_2.sopcinfo                                                                                                             ;
; qsys_led_3.sopcinfo                                                                                                             ;
; qsys_system.sopcinfo                                                                                                            ;
; spi_test.sopcinfo                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------+


