<stg><name>lenet</name>


<trans_list>

<trans id="842" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="11" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="12" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="14" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="15" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="16" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="17" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="19" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i1" val="1"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i1" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="20" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="21" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="22" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="23" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="25" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="25" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="26" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="27" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="28" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="29" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="30" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i8_i_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i8_i_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="31" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i19_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i19_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="33" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="33" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i2" val="1"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i2" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="34" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="35" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="36" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="37" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="40" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_117_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="40" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_117_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="41" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="42" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="44" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="44" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i5" val="1"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i5" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="45" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="47" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_115_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="47" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_115_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="48" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="49" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="50" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="50" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="51" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="52" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="52" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="53" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="54" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="54" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="55" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="56" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="56" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="58" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="59" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="61" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="62" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="64" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="65" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="67" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="68" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="70" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="71" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="72" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="73" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="75" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="78" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %inStream_V_V), !map !109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %outStream_V_V), !map !115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %c1w_V_V), !map !119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %c3w_V_V), !map !123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %c5w_V_V), !map !127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %fcw_V_V), !map !131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %start), !map !135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @lenet_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
:9  %c1_input_data_V = alloca [1024 x i16], align 2

]]></Node>
<StgValue><ssdm name="c1_input_data_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
:10  %c1_output_data_V = alloca [4704 x i16], align 2

]]></Node>
<StgValue><ssdm name="c1_output_data_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
:11  %c1_W_data_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="c1_W_data_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
:12  %c1_inpad_data_V = alloca [1024 x i16], align 2

]]></Node>
<StgValue><ssdm name="c1_inpad_data_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="64">
<![CDATA[
:13  %c1_relu1_input_data = alloca [4704 x i16], align 2

]]></Node>
<StgValue><ssdm name="c1_relu1_input_data"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="64">
<![CDATA[
:14  %c1_relu1_output_dat = alloca [4704 x i15], align 2

]]></Node>
<StgValue><ssdm name="c1_relu1_output_dat"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
:15  %p2_input_data_V = alloca [4704 x i16], align 2

]]></Node>
<StgValue><ssdm name="p2_input_data_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
:16  %p2_output_data_V = alloca [1176 x i16], align 2

]]></Node>
<StgValue><ssdm name="p2_output_data_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
:17  %p2_relu1_input_data = alloca [1176 x i16], align 2

]]></Node>
<StgValue><ssdm name="p2_relu1_input_data"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="64">
<![CDATA[
:18  %p2_relu1_output_dat = alloca [1176 x i15], align 2

]]></Node>
<StgValue><ssdm name="p2_relu1_output_dat"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
:19  %c3_input_data_V = alloca [1176 x i16], align 2

]]></Node>
<StgValue><ssdm name="c3_input_data_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
:20  %c3_output_data_V = alloca [1600 x i16], align 2

]]></Node>
<StgValue><ssdm name="c3_output_data_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
:21  %c3_W_data_V = alloca [2400 x i16], align 2

]]></Node>
<StgValue><ssdm name="c3_W_data_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
:22  %c3_inpad_data_V = alloca [1176 x i16], align 2

]]></Node>
<StgValue><ssdm name="c3_inpad_data_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
:23  %c3_relu1_input_data = alloca [1600 x i16], align 2

]]></Node>
<StgValue><ssdm name="c3_relu1_input_data"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="64">
<![CDATA[
:24  %c3_relu1_output_dat = alloca [1600 x i15], align 2

]]></Node>
<StgValue><ssdm name="c3_relu1_output_dat"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
:25  %p4_input_data_V = alloca [1600 x i16], align 2

]]></Node>
<StgValue><ssdm name="p4_input_data_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
:26  %p4_output_data_V = alloca [400 x i16], align 2

]]></Node>
<StgValue><ssdm name="p4_output_data_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
:27  %p4_relu1_input_data = alloca [400 x i16], align 2

]]></Node>
<StgValue><ssdm name="p4_relu1_input_data"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="64">
<![CDATA[
:28  %p4_relu1_output_dat = alloca [400 x i15], align 2

]]></Node>
<StgValue><ssdm name="p4_relu1_output_dat"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
:29  %c5_input_data_V = alloca [400 x i16], align 2

]]></Node>
<StgValue><ssdm name="c5_input_data_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
:30  %c5_output_data_V = alloca [120 x i16], align 2

]]></Node>
<StgValue><ssdm name="c5_output_data_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
:31  %c5_W_data_V = alloca [48000 x i16], align 2

]]></Node>
<StgValue><ssdm name="c5_W_data_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
:32  %c5_inpad_data_V = alloca [400 x i16], align 2

]]></Node>
<StgValue><ssdm name="c5_inpad_data_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
:33  %c5_relu1_input_data = alloca [120 x i16], align 2

]]></Node>
<StgValue><ssdm name="c5_relu1_input_data"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="64">
<![CDATA[
:34  %c5_relu1_output_dat = alloca [120 x i15], align 2

]]></Node>
<StgValue><ssdm name="c5_relu1_output_dat"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
:35  %fc6_input_data_V = alloca [120 x i16], align 2

]]></Node>
<StgValue><ssdm name="fc6_input_data_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
:36  %fc6_output_data_V = alloca [10 x i16], align 2

]]></Node>
<StgValue><ssdm name="fc6_output_data_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
:37  %fc6_W_data_V = alloca [1200 x i16], align 2

]]></Node>
<StgValue><ssdm name="fc6_W_data_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(i16* %fcw_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(i16* %c5w_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecInterface(i16* %c3w_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i16* %c1w_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecInterface(i32 %start, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecInterface(i16* %outStream_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecInterface(i16* %inStream_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:46  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %i_0_i_i3_i_i = phi i11 [ 0, %0 ], [ %i, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i ]

]]></Node>
<StgValue><ssdm name="i_0_i_i3_i_i"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %exitcond_i_i4_i_i = icmp eq i11 %i_0_i_i3_i_i, -1024

]]></Node>
<StgValue><ssdm name="exitcond_i_i4_i_i"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %i = add i11 %i_0_i_i3_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i_i4_i_i, label %tensor_t.exit6.i.i.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i:0  %tmp = zext i11 %i_0_i_i3_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i:1  %c1_input_data_V_add = getelementptr [1024 x i16]* %c1_input_data_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="c1_input_data_V_add"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i:2  store i16 0, i16* %c1_input_data_V_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit6.i.i.preheader:0  br label %tensor_t.exit6.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
tensor_t.exit6.i.i:0  %i_0_i_i10_i_i = phi i13 [ %i_1, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i ], [ 0, %tensor_t.exit6.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i10_i_i"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
tensor_t.exit6.i.i:1  %exitcond_i_i11_i_i = icmp eq i13 %i_0_i_i10_i_i, -3488

]]></Node>
<StgValue><ssdm name="exitcond_i_i11_i_i"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit6.i.i:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
tensor_t.exit6.i.i:3  %i_1 = add i13 %i_0_i_i10_i_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit6.i.i:4  br i1 %exitcond_i_i11_i_i, label %arrayctor.loop.i.i.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i:0  %tmp_s = zext i13 %i_0_i_i10_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i:1  %c1_output_data_V_ad = getelementptr [4704 x i16]* %c1_output_data_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="c1_output_data_V_ad"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i:2  store i16 0, i16* %c1_output_data_V_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i:3  br label %tensor_t.exit6.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i.preheader:0  br label %arrayctor.loop.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.i:0  %tmp_4 = phi i3 [ %tmp_5, %tensor_t.exit.i.i ], [ 0, %arrayctor.loop.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.i:1  %phi_mul = phi i7 [ %next_mul, %tensor_t.exit.i.i ], [ 0, %arrayctor.loop.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="7">
<![CDATA[
arrayctor.loop.i.i:2  %phi_mul_cast = zext i7 %phi_mul to i8

]]></Node>
<StgValue><ssdm name="phi_mul_cast"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop.i.i:3  %next_mul = add i7 %phi_mul, 25

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i.i:4  %tmp_5 = add i3 %tmp_4, 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.i.i:5  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i:6  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i_0_i_i14_i_i = phi i5 [ 0, %arrayctor.loop.i.i ], [ %i_2, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i ]

]]></Node>
<StgValue><ssdm name="i_0_i_i14_i_i"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond_i_i15_i_i = icmp eq i5 %i_0_i_i14_i_i, -7

]]></Node>
<StgValue><ssdm name="exitcond_i_i15_i_i"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_2 = add i5 %i_0_i_i14_i_i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i_i15_i_i, label %tensor_t.exit.i.i, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i:0  %tmp_9_cast = zext i5 %i_0_i_i14_i_i to i8

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i:1  %tmp_1 = add i8 %phi_mul_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i:2  %tmp_10_cast = zext i8 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i:3  %c1_W_data_V_addr = getelementptr [150 x i16]* %c1_W_data_V, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="c1_W_data_V_addr"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i:4  store i16 0, i16* %c1_W_data_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i:5  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
tensor_t.exit.i.i:0  %tmp_8 = icmp eq i3 %tmp_4, -3

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit.i.i:1  br i1 %tmp_8, label %tensor_t.exit.i.i1.preheader, label %arrayctor.loop.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit.i.i1.preheader:0  br label %tensor_t.exit.i.i1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
tensor_t.exit.i.i1:0  %i_0_i_i_i_i = phi i11 [ %i_3, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i ], [ 0, %tensor_t.exit.i.i1.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i_i"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
tensor_t.exit.i.i1:1  %exitcond_i_i_i_i = icmp eq i11 %i_0_i_i_i_i, -1024

]]></Node>
<StgValue><ssdm name="exitcond_i_i_i_i"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit.i.i1:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
tensor_t.exit.i.i1:3  %i_3 = add i11 %i_0_i_i_i_i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit.i.i1:4  br i1 %exitcond_i_i_i_i, label %tensor_t.exit.i.i2.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i:0  %tmp_2 = zext i11 %i_0_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i:1  %c1_inpad_data_V_add = getelementptr [1024 x i16]* %c1_inpad_data_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="c1_inpad_data_V_add"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i:2  store i16 0, i16* %c1_inpad_data_V_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i:3  br label %tensor_t.exit.i.i1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit.i.i2.preheader:0  br label %tensor_t.exit.i.i2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
tensor_t.exit.i.i2:0  %i_0_i_i1_i_i_i_i = phi i13 [ %i_4, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i ], [ 0, %tensor_t.exit.i.i2.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i1_i_i_i_i"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
tensor_t.exit.i.i2:1  %exitcond_i_i2_i_i_i_s = icmp eq i13 %i_0_i_i1_i_i_i_i, -3488

]]></Node>
<StgValue><ssdm name="exitcond_i_i2_i_i_i_s"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit.i.i2:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
tensor_t.exit.i.i2:3  %i_4 = add i13 %i_0_i_i1_i_i_i_i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit.i.i2:4  br i1 %exitcond_i_i2_i_i_i_s, label %tensor_t.exit4.i.i.i.i.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i:0  %tmp_3 = zext i13 %i_0_i_i1_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i:1  %c1_relu1_input_data_1 = getelementptr [4704 x i16]* %c1_relu1_input_data, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="c1_relu1_input_data_1"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i:2  store i16 0, i16* %c1_relu1_input_data_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i:3  br label %tensor_t.exit.i.i2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit4.i.i.i.i.preheader:0  br label %tensor_t.exit4.i.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
tensor_t.exit4.i.i.i.i:0  %i_0_i_i_i_i_i_i = phi i13 [ %i_5, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i ], [ 0, %tensor_t.exit4.i.i.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
tensor_t.exit4.i.i.i.i:1  %exitcond_i_i_i_i_i_i = icmp eq i13 %i_0_i_i_i_i_i_i, -3488

]]></Node>
<StgValue><ssdm name="exitcond_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit4.i.i.i.i:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
tensor_t.exit4.i.i.i.i:3  %i_5 = add i13 %i_0_i_i_i_i_i_i, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit4.i.i.i.i:4  br i1 %exitcond_i_i_i_i_i_i, label %relu_layer.exit.i.i.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i:0  %tmp_6 = zext i13 %i_0_i_i_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i:1  %c1_relu1_output_dat_1 = getelementptr [4704 x i15]* %c1_relu1_output_dat, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="c1_relu1_output_dat_1"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="15" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i:2  store i15 0, i15* %c1_relu1_output_dat_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i:3  br label %tensor_t.exit4.i.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
relu_layer.exit.i.i.preheader:0  br label %relu_layer.exit.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
relu_layer.exit.i.i:0  %i_0_i_i = phi i3 [ %i_8, %relu_layer.exit.i.i.loopexit ], [ 0, %relu_layer.exit.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
relu_layer.exit.i.i:1  %phi_mul8 = phi i8 [ %next_mul9, %relu_layer.exit.i.i.loopexit ], [ 0, %relu_layer.exit.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul8"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
relu_layer.exit.i.i:2  %next_mul9 = add i8 %phi_mul8, 25

]]></Node>
<StgValue><ssdm name="next_mul9"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
relu_layer.exit.i.i:3  %exitcond_i_i = icmp eq i3 %i_0_i_i, -2

]]></Node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
relu_layer.exit.i.i:4  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
relu_layer.exit.i.i:5  %i_8 = add i3 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
relu_layer.exit.i.i:6  br i1 %exitcond_i_i, label %conv_layer.exit.preheader, label %ap_fixed_base.exit.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit.i.i:0  %tmp_7 = zext i3 %i_0_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit.i.i:1  %c1_W_size_x_addr = getelementptr [6 x i3]* @c1_W_size_x, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="c1_W_size_x_addr"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit.i.i:2  %c1_W_size_x_load = load i3* %c1_W_size_x_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_W_size_x_load"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit.i.i:3  %c1_W_size_y_addr = getelementptr [6 x i3]* @c1_W_size_y, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="c1_W_size_y_addr"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit.i.i:4  %c1_W_size_y_load = load i3* %c1_W_size_y_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_W_size_y_load"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit.i.i:6  %c1_W_size_z_addr = getelementptr [6 x i1]* @c1_W_size_z, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="c1_W_size_z_addr"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit.i.i:7  %c1_W_size_z_load = load i1* %c1_W_size_z_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_W_size_z_load"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
conv_layer.exit.preheader:0  br label %conv_layer.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="212" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit.i.i:2  %c1_W_size_x_load = load i3* %c1_W_size_x_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_W_size_x_load"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit.i.i:4  %c1_W_size_y_load = load i3* %c1_W_size_y_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_W_size_y_load"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit.i.i:5  %c1_W_size_y_load_cas = zext i3 %c1_W_size_y_load to i6

]]></Node>
<StgValue><ssdm name="c1_W_size_y_load_cas"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit.i.i:7  %c1_W_size_z_load = load i1* %c1_W_size_z_addr, align 1

]]></Node>
<StgValue><ssdm name="c1_W_size_z_load"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
ap_fixed_base.exit.i.i:8  %tmp_9 = select i1 %c1_W_size_z_load, i3 -1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
ap_fixed_base.exit.i.i:9  %tmp1 = and i3 %c1_W_size_x_load, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit.i.i:10  %tmp1_cast_cast = zext i3 %tmp1 to i6

]]></Node>
<StgValue><ssdm name="tmp1_cast_cast"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit.i.i:11  %tmp_i = mul i6 %c1_W_size_y_load_cas, %tmp1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit.i.i:12  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i5 [ 0, %ap_fixed_base.exit.i.i ], [ %i_7, %4 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="5">
<![CDATA[
:1  %i_i_cast = zext i5 %i_i to i6

]]></Node>
<StgValue><ssdm name="i_i_cast"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %tmp_121_i = icmp slt i6 %i_i_cast, %tmp_i

]]></Node>
<StgValue><ssdm name="tmp_121_i"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 0)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %i_7 = add i5 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_121_i, label %4, label %relu_layer.exit.i.i.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="5">
<![CDATA[
:0  %tmp_122_i_cast = zext i5 %i_i to i8

]]></Node>
<StgValue><ssdm name="tmp_122_i_cast"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_11 = add i8 %phi_mul8, %tmp_122_i_cast

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_17_cast = zext i8 %tmp_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %c1_W_data_V_addr_1 = getelementptr [150 x i16]* %c1_W_data_V, i64 0, i64 %tmp_17_cast

]]></Node>
<StgValue><ssdm name="c1_W_data_V_addr_1"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:4  store i16 40, i16* %c1_W_data_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_121_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
relu_layer.exit.i.i.loopexit:0  br label %relu_layer.exit.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
conv_layer.exit:0  %i_0_i_i_i_i1 = phi i13 [ %i_6, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i57 ], [ 0, %conv_layer.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i_i1"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
conv_layer.exit:1  %exitcond_i_i_i_i1 = icmp eq i13 %i_0_i_i_i_i1, -3488

]]></Node>
<StgValue><ssdm name="exitcond_i_i_i_i1"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
conv_layer.exit:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
conv_layer.exit:3  %i_6 = add i13 %i_0_i_i_i_i1, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_layer.exit:4  br i1 %exitcond_i_i_i_i1, label %tensor_t.exit.i.i58.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i57:0  %tmp_10 = zext i13 %i_0_i_i_i_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i57:1  %p2_input_data_V_add = getelementptr [4704 x i16]* %p2_input_data_V, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p2_input_data_V_add"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i57:2  store i16 0, i16* %p2_input_data_V_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i57:3  br label %conv_layer.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit.i.i58.preheader:0  br label %tensor_t.exit.i.i58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
tensor_t.exit.i.i58:0  %i_0_i_i1_i_i = phi i11 [ %i_9, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i ], [ 0, %tensor_t.exit.i.i58.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i1_i_i"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
tensor_t.exit.i.i58:1  %exitcond_i_i2_i_i = icmp eq i11 %i_0_i_i1_i_i, -872

]]></Node>
<StgValue><ssdm name="exitcond_i_i2_i_i"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit.i.i58:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
tensor_t.exit.i.i58:3  %i_9 = add i11 %i_0_i_i1_i_i, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit.i.i58:4  br i1 %exitcond_i_i2_i_i, label %tensor_t.exit.i.i3.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i:0  %tmp_12 = zext i11 %i_0_i_i1_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i:1  %p2_output_data_V_ad = getelementptr [1176 x i16]* %p2_output_data_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="p2_output_data_V_ad"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i:2  store i16 0, i16* %p2_output_data_V_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i:3  br label %tensor_t.exit.i.i58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit.i.i3.preheader:0  br label %tensor_t.exit.i.i3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
tensor_t.exit.i.i3:0  %i_0_i_i1_i_i_i_i1 = phi i11 [ %i_10, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i61 ], [ 0, %tensor_t.exit.i.i3.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i1_i_i_i_i1"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
tensor_t.exit.i.i3:1  %exitcond_i_i2_i_i_i_1 = icmp eq i11 %i_0_i_i1_i_i_i_i1, -872

]]></Node>
<StgValue><ssdm name="exitcond_i_i2_i_i_i_1"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit.i.i3:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
tensor_t.exit.i.i3:3  %i_10 = add i11 %i_0_i_i1_i_i_i_i1, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit.i.i3:4  br i1 %exitcond_i_i2_i_i_i_1, label %tensor_t.exit4.i.i.i.i1.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i61:0  %tmp_13 = zext i11 %i_0_i_i1_i_i_i_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i61:1  %p2_relu1_input_data_1 = getelementptr [1176 x i16]* %p2_relu1_input_data, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="p2_relu1_input_data_1"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i61:2  store i16 0, i16* %p2_relu1_input_data_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i61:3  br label %tensor_t.exit.i.i3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit4.i.i.i.i1.preheader:0  br label %tensor_t.exit4.i.i.i.i1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="264" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
tensor_t.exit4.i.i.i.i1:0  %i_0_i_i_i_i_i_i1 = phi i11 [ %i_11, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i64 ], [ 0, %tensor_t.exit4.i.i.i.i1.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i_i_i_i1"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
tensor_t.exit4.i.i.i.i1:1  %exitcond_i_i_i_i_i_i_1 = icmp eq i11 %i_0_i_i_i_i_i_i1, -872

]]></Node>
<StgValue><ssdm name="exitcond_i_i_i_i_i_i_1"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit4.i.i.i.i1:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
tensor_t.exit4.i.i.i.i1:3  %i_11 = add i11 %i_0_i_i_i_i_i_i1, 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit4.i.i.i.i1:4  br i1 %exitcond_i_i_i_i_i_i_1, label %pool_layer.exit.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i64:0  %tmp_14 = zext i11 %i_0_i_i_i_i_i_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i64:1  %p2_relu1_output_dat_1 = getelementptr [1176 x i15]* %p2_relu1_output_dat, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="p2_relu1_output_dat_1"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="15" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i64:2  store i15 0, i15* %p2_relu1_output_dat_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i64:3  br label %tensor_t.exit4.i.i.i.i1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
pool_layer.exit.preheader:0  br label %pool_layer.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
pool_layer.exit:0  %i_0_i_i3_i_i1 = phi i11 [ %i_12, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i68 ], [ 0, %pool_layer.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i3_i_i1"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
pool_layer.exit:1  %exitcond_i_i4_i_i1 = icmp eq i11 %i_0_i_i3_i_i1, -872

]]></Node>
<StgValue><ssdm name="exitcond_i_i4_i_i1"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pool_layer.exit:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
pool_layer.exit:3  %i_12 = add i11 %i_0_i_i3_i_i1, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
pool_layer.exit:4  br i1 %exitcond_i_i4_i_i1, label %tensor_t.exit6.i.i1.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i68:0  %tmp_15 = zext i11 %i_0_i_i3_i_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i68:1  %c3_input_data_V_add = getelementptr [1176 x i16]* %c3_input_data_V, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="c3_input_data_V_add"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i68:2  store i16 0, i16* %c3_input_data_V_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i68:3  br label %pool_layer.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit6.i.i1.preheader:0  br label %tensor_t.exit6.i.i1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="284" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
tensor_t.exit6.i.i1:0  %i_0_i_i10_i_i1 = phi i11 [ %i_13, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i71 ], [ 0, %tensor_t.exit6.i.i1.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i10_i_i1"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
tensor_t.exit6.i.i1:1  %exitcond_i_i11_i_i1 = icmp eq i11 %i_0_i_i10_i_i1, -448

]]></Node>
<StgValue><ssdm name="exitcond_i_i11_i_i1"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit6.i.i1:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
tensor_t.exit6.i.i1:3  %i_13 = add i11 %i_0_i_i10_i_i1, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit6.i.i1:4  br i1 %exitcond_i_i11_i_i1, label %arrayctor.loop.i.i75.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i71:0  %tmp_16 = zext i11 %i_0_i_i10_i_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i71:1  %c3_output_data_V_ad = getelementptr [1600 x i16]* %c3_output_data_V, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="c3_output_data_V_ad"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i71:2  store i16 0, i16* %c3_output_data_V_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i71:3  br label %tensor_t.exit6.i.i1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i75.preheader:0  br label %arrayctor.loop.i.i75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="294" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.i75:0  %tmp_17 = phi i4 [ %tmp_18, %tensor_t.exit.i.i4 ], [ 0, %arrayctor.loop.i.i75.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.i75:1  %phi_mul1 = phi i12 [ %next_mul1, %tensor_t.exit.i.i4 ], [ 0, %arrayctor.loop.i.i75.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop.i.i75:2  %next_mul1 = add i12 %phi_mul1, 150

]]></Node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i75:3  %tmp_18 = add i4 %tmp_17, 1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.i.i75:4  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i75:5  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="300" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %i_0_i_i14_i_i1 = phi i8 [ 0, %arrayctor.loop.i.i75 ], [ %i_14, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i78 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i14_i_i1"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %exitcond_i_i15_i_i1 = icmp eq i8 %i_0_i_i14_i_i1, -106

]]></Node>
<StgValue><ssdm name="exitcond_i_i15_i_i1"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %i_14 = add i8 %i_0_i_i14_i_i1, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i_i15_i_i1, label %tensor_t.exit.i.i4, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i78:0  %tmp_28_cast = zext i8 %i_0_i_i14_i_i1 to i12

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i78:1  %tmp_20 = add i12 %phi_mul1, %tmp_28_cast

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i78:2  %tmp_29_cast = zext i12 %tmp_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i78:3  %c3_W_data_V_addr = getelementptr [2400 x i16]* %c3_W_data_V, i64 0, i64 %tmp_29_cast

]]></Node>
<StgValue><ssdm name="c3_W_data_V_addr"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i78:4  store i16 0, i16* %c3_W_data_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i78:5  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
tensor_t.exit.i.i4:0  %tmp_19 = icmp eq i4 %tmp_17, -1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit.i.i4:1  br i1 %tmp_19, label %tensor_t.exit.i.i5.preheader, label %arrayctor.loop.i.i75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i15_i_i1" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit.i.i5.preheader:0  br label %tensor_t.exit.i.i5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
tensor_t.exit.i.i5:0  %i_0_i_i_i_i2 = phi i11 [ %i_15, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i84 ], [ 0, %tensor_t.exit.i.i5.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i_i2"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
tensor_t.exit.i.i5:1  %exitcond_i_i_i_i2 = icmp eq i11 %i_0_i_i_i_i2, -872

]]></Node>
<StgValue><ssdm name="exitcond_i_i_i_i2"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit.i.i5:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
tensor_t.exit.i.i5:3  %i_15 = add i11 %i_0_i_i_i_i2, 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit.i.i5:4  br i1 %exitcond_i_i_i_i2, label %tensor_t.exit.i.i85.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i84:0  %tmp_21 = zext i11 %i_0_i_i_i_i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i84:1  %c3_inpad_data_V_add = getelementptr [1176 x i16]* %c3_inpad_data_V, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="c3_inpad_data_V_add"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i84:2  store i16 0, i16* %c3_inpad_data_V_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i84:3  br label %tensor_t.exit.i.i5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit.i.i85.preheader:0  br label %tensor_t.exit.i.i85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="324" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
tensor_t.exit.i.i85:0  %i_0_i_i1_i_i_i_i2 = phi i11 [ %i_16, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i88 ], [ 0, %tensor_t.exit.i.i85.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i1_i_i_i_i2"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
tensor_t.exit.i.i85:1  %exitcond_i_i2_i_i_i_2 = icmp eq i11 %i_0_i_i1_i_i_i_i2, -448

]]></Node>
<StgValue><ssdm name="exitcond_i_i2_i_i_i_2"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit.i.i85:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
tensor_t.exit.i.i85:3  %i_16 = add i11 %i_0_i_i1_i_i_i_i2, 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit.i.i85:4  br i1 %exitcond_i_i2_i_i_i_2, label %tensor_t.exit4.i.i.i.i2.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i88:0  %tmp_22 = zext i11 %i_0_i_i1_i_i_i_i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i88:1  %c3_relu1_input_data_1 = getelementptr [1600 x i16]* %c3_relu1_input_data, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="c3_relu1_input_data_1"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i88:2  store i16 0, i16* %c3_relu1_input_data_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i88:3  br label %tensor_t.exit.i.i85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit4.i.i.i.i2.preheader:0  br label %tensor_t.exit4.i.i.i.i2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="334" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
tensor_t.exit4.i.i.i.i2:0  %i_0_i_i_i_i_i_i2 = phi i11 [ %i_17, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i91 ], [ 0, %tensor_t.exit4.i.i.i.i2.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i_i_i_i2"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
tensor_t.exit4.i.i.i.i2:1  %exitcond_i_i_i_i_i_i_2 = icmp eq i11 %i_0_i_i_i_i_i_i2, -448

]]></Node>
<StgValue><ssdm name="exitcond_i_i_i_i_i_i_2"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit4.i.i.i.i2:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
tensor_t.exit4.i.i.i.i2:3  %i_17 = add i11 %i_0_i_i_i_i_i_i2, 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit4.i.i.i.i2:4  br i1 %exitcond_i_i_i_i_i_i_2, label %relu_layer.exit.i.i1.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i91:0  %tmp_23 = zext i11 %i_0_i_i_i_i_i_i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i91:1  %c3_relu1_output_dat_1 = getelementptr [1600 x i15]* %c3_relu1_output_dat, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="c3_relu1_output_dat_1"/></StgValue>
</operation>

<operation id="341" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="15" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i91:2  store i15 0, i15* %c3_relu1_output_dat_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i91:3  br label %tensor_t.exit4.i.i.i.i2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
relu_layer.exit.i.i1.preheader:0  br label %relu_layer.exit.i.i1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="344" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
relu_layer.exit.i.i1:0  %i_0_i_i1 = phi i5 [ %i_20, %relu_layer.exit.i.i1.loopexit ], [ 0, %relu_layer.exit.i.i1.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i1"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
relu_layer.exit.i.i1:1  %phi_mul2 = phi i12 [ %next_mul2, %relu_layer.exit.i.i1.loopexit ], [ 0, %relu_layer.exit.i.i1.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
relu_layer.exit.i.i1:2  %next_mul2 = add i12 %phi_mul2, 150

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
relu_layer.exit.i.i1:3  %exitcond_i_i1 = icmp eq i5 %i_0_i_i1, -16

]]></Node>
<StgValue><ssdm name="exitcond_i_i1"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
relu_layer.exit.i.i1:4  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
relu_layer.exit.i.i1:5  %i_20 = add i5 %i_0_i_i1, 1

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
relu_layer.exit.i.i1:6  br i1 %exitcond_i_i1, label %conv_layer.exit1.preheader, label %ap_fixed_base.exit.i.i100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="5">
<![CDATA[
ap_fixed_base.exit.i.i100:0  %tmp_24 = zext i5 %i_0_i_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit.i.i100:1  %c3_W_size_x_addr = getelementptr [16 x i3]* @c3_W_size_x, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="c3_W_size_x_addr"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="4">
<![CDATA[
ap_fixed_base.exit.i.i100:2  %c3_W_size_x_load = load i3* %c3_W_size_x_addr, align 1

]]></Node>
<StgValue><ssdm name="c3_W_size_x_load"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit.i.i100:4  %c3_W_size_y_addr = getelementptr [16 x i3]* @c3_W_size_y, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="c3_W_size_y_addr"/></StgValue>
</operation>

<operation id="355" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="3" op_0_bw="4">
<![CDATA[
ap_fixed_base.exit.i.i100:5  %c3_W_size_y_load = load i3* %c3_W_size_y_addr, align 1

]]></Node>
<StgValue><ssdm name="c3_W_size_y_load"/></StgValue>
</operation>

<operation id="356" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit.i.i100:7  %c3_W_size_z_addr = getelementptr [16 x i2]* @c3_W_size_z, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="c3_W_size_z_addr"/></StgValue>
</operation>

<operation id="357" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="2" op_0_bw="4">
<![CDATA[
ap_fixed_base.exit.i.i100:8  %c3_W_size_z_load = load i2* %c3_W_size_z_addr, align 1

]]></Node>
<StgValue><ssdm name="c3_W_size_z_load"/></StgValue>
</operation>

<operation id="358" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
conv_layer.exit1.preheader:0  br label %conv_layer.exit1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="359" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="4">
<![CDATA[
ap_fixed_base.exit.i.i100:2  %c3_W_size_x_load = load i3* %c3_W_size_x_addr, align 1

]]></Node>
<StgValue><ssdm name="c3_W_size_x_load"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="6" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit.i.i100:3  %c3_W_size_x_load_cas = zext i3 %c3_W_size_x_load to i6

]]></Node>
<StgValue><ssdm name="c3_W_size_x_load_cas"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="3" op_0_bw="4">
<![CDATA[
ap_fixed_base.exit.i.i100:5  %c3_W_size_y_load = load i3* %c3_W_size_y_addr, align 1

]]></Node>
<StgValue><ssdm name="c3_W_size_y_load"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit.i.i100:6  %c3_W_size_y_load_cas = zext i3 %c3_W_size_y_load to i9

]]></Node>
<StgValue><ssdm name="c3_W_size_y_load_cas"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="2" op_0_bw="4">
<![CDATA[
ap_fixed_base.exit.i.i100:8  %c3_W_size_z_load = load i2* %c3_W_size_z_addr, align 1

]]></Node>
<StgValue><ssdm name="c3_W_size_z_load"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="3" op_0_bw="2">
<![CDATA[
ap_fixed_base.exit.i.i100:9  %c3_W_size_z_load_cas = sext i2 %c3_W_size_z_load to i3

]]></Node>
<StgValue><ssdm name="c3_W_size_z_load_cas"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit.i.i100:10  %c3_W_size_z_load_cas_1 = zext i3 %c3_W_size_z_load_cas to i6

]]></Node>
<StgValue><ssdm name="c3_W_size_z_load_cas_1"/></StgValue>
</operation>

<operation id="366" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit.i.i100:11  %tmp2 = mul i6 %c3_W_size_x_load_cas, %c3_W_size_z_load_cas_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="6">
<![CDATA[
ap_fixed_base.exit.i.i100:12  %tmp2_cast_cast = zext i6 %tmp2 to i9

]]></Node>
<StgValue><ssdm name="tmp2_cast_cast"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
ap_fixed_base.exit.i.i100:13  %tmp_i1 = mul i9 %tmp2_cast_cast, %c3_W_size_y_load_cas

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit.i.i100:14  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="370" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %i_i1 = phi i8 [ 0, %ap_fixed_base.exit.i.i100 ], [ %i_18, %7 ]

]]></Node>
<StgValue><ssdm name="i_i1"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="8">
<![CDATA[
:1  %i_i1_cast = zext i8 %i_i1 to i9

]]></Node>
<StgValue><ssdm name="i_i1_cast"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_119_i = icmp slt i9 %i_i1_cast, %tmp_i1

]]></Node>
<StgValue><ssdm name="tmp_119_i"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 0)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %i_18 = add i8 %i_i1, 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_119_i, label %7, label %relu_layer.exit.i.i1.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="8">
<![CDATA[
:0  %tmp_120_i_cast = zext i8 %i_i1 to i12

]]></Node>
<StgValue><ssdm name="tmp_120_i_cast"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_26 = add i12 %phi_mul2, %tmp_120_i_cast

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_36_cast = zext i12 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %c3_W_data_V_addr_1 = getelementptr [2400 x i16]* %c3_W_data_V, i64 0, i64 %tmp_36_cast

]]></Node>
<StgValue><ssdm name="c3_W_data_V_addr_1"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:4  store i16 40, i16* %c3_W_data_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_119_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
relu_layer.exit.i.i1.loopexit:0  br label %relu_layer.exit.i.i1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="383" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
conv_layer.exit1:0  %i_0_i_i_i_i3 = phi i11 [ %i_37, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i103 ], [ 0, %conv_layer.exit1.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i_i3"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
conv_layer.exit1:1  %exitcond_i_i_i_i3 = icmp eq i11 %i_0_i_i_i_i3, -448

]]></Node>
<StgValue><ssdm name="exitcond_i_i_i_i3"/></StgValue>
</operation>

<operation id="385" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
conv_layer.exit1:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="386" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
conv_layer.exit1:3  %i_37 = add i11 %i_0_i_i_i_i3, 1

]]></Node>
<StgValue><ssdm name="i_37"/></StgValue>
</operation>

<operation id="387" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_layer.exit1:4  br i1 %exitcond_i_i_i_i3, label %tensor_t.exit.i.i104.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i103:0  %tmp_25 = zext i11 %i_0_i_i_i_i3 to i64

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="389" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i103:1  %p4_input_data_V_add = getelementptr [1600 x i16]* %p4_input_data_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="p4_input_data_V_add"/></StgValue>
</operation>

<operation id="390" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i103:2  store i16 0, i16* %p4_input_data_V_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i103:3  br label %conv_layer.exit1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit.i.i104.preheader:0  br label %tensor_t.exit.i.i104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="393" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
tensor_t.exit.i.i104:0  %i_0_i_i1_i_i1 = phi i9 [ %i_42, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i107 ], [ 0, %tensor_t.exit.i.i104.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i1_i_i1"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
tensor_t.exit.i.i104:1  %exitcond_i_i2_i_i1 = icmp eq i9 %i_0_i_i1_i_i1, -112

]]></Node>
<StgValue><ssdm name="exitcond_i_i2_i_i1"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit.i.i104:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
tensor_t.exit.i.i104:3  %i_42 = add i9 %i_0_i_i1_i_i1, 1

]]></Node>
<StgValue><ssdm name="i_42"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit.i.i104:4  br i1 %exitcond_i_i2_i_i1, label %tensor_t.exit.i.i6.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i107:0  %tmp_27 = zext i9 %i_0_i_i1_i_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i107:1  %p4_output_data_V_ad = getelementptr [400 x i16]* %p4_output_data_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="p4_output_data_V_ad"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i107:2  store i16 0, i16* %p4_output_data_V_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i107:3  br label %tensor_t.exit.i.i104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit.i.i6.preheader:0  br label %tensor_t.exit.i.i6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="403" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
tensor_t.exit.i.i6:0  %i_0_i_i1_i_i_i_i3 = phi i9 [ %i_43, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i110 ], [ 0, %tensor_t.exit.i.i6.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i1_i_i_i_i3"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
tensor_t.exit.i.i6:1  %exitcond_i_i2_i_i_i_3 = icmp eq i9 %i_0_i_i1_i_i_i_i3, -112

]]></Node>
<StgValue><ssdm name="exitcond_i_i2_i_i_i_3"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit.i.i6:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
tensor_t.exit.i.i6:3  %i_43 = add i9 %i_0_i_i1_i_i_i_i3, 1

]]></Node>
<StgValue><ssdm name="i_43"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit.i.i6:4  br i1 %exitcond_i_i2_i_i_i_3, label %tensor_t.exit4.i.i.i.i3.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i110:0  %tmp_28 = zext i9 %i_0_i_i1_i_i_i_i3 to i64

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i110:1  %p4_relu1_input_data_1 = getelementptr [400 x i16]* %p4_relu1_input_data, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="p4_relu1_input_data_1"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i110:2  store i16 0, i16* %p4_relu1_input_data_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i110:3  br label %tensor_t.exit.i.i6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit4.i.i.i.i3.preheader:0  br label %tensor_t.exit4.i.i.i.i3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="413" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
tensor_t.exit4.i.i.i.i3:0  %i_0_i_i_i_i_i_i3 = phi i9 [ %i_44, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i113 ], [ 0, %tensor_t.exit4.i.i.i.i3.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i_i_i_i3"/></StgValue>
</operation>

<operation id="414" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
tensor_t.exit4.i.i.i.i3:1  %exitcond_i_i_i_i_i_i_3 = icmp eq i9 %i_0_i_i_i_i_i_i3, -112

]]></Node>
<StgValue><ssdm name="exitcond_i_i_i_i_i_i_3"/></StgValue>
</operation>

<operation id="415" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit4.i.i.i.i3:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="416" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
tensor_t.exit4.i.i.i.i3:3  %i_44 = add i9 %i_0_i_i_i_i_i_i3, 1

]]></Node>
<StgValue><ssdm name="i_44"/></StgValue>
</operation>

<operation id="417" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit4.i.i.i.i3:4  br i1 %exitcond_i_i_i_i_i_i_3, label %pool_layer.exit1.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i113:0  %tmp_29 = zext i9 %i_0_i_i_i_i_i_i3 to i64

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="419" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i113:1  %p4_relu1_output_dat_1 = getelementptr [400 x i15]* %p4_relu1_output_dat, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="p4_relu1_output_dat_1"/></StgValue>
</operation>

<operation id="420" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="15" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i113:2  store i15 0, i15* %p4_relu1_output_dat_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i113:3  br label %tensor_t.exit4.i.i.i.i3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
pool_layer.exit1.preheader:0  br label %pool_layer.exit1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="423" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
pool_layer.exit1:0  %i_0_i_i7_i_i2 = phi i9 [ %i_45, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i9.i.i117 ], [ 0, %pool_layer.exit1.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i7_i_i2"/></StgValue>
</operation>

<operation id="424" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
pool_layer.exit1:1  %exitcond_i_i8_i_i2 = icmp eq i9 %i_0_i_i7_i_i2, -112

]]></Node>
<StgValue><ssdm name="exitcond_i_i8_i_i2"/></StgValue>
</operation>

<operation id="425" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pool_layer.exit1:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="426" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pool_layer.exit1:3  %i_45 = add i9 %i_0_i_i7_i_i2, 1

]]></Node>
<StgValue><ssdm name="i_45"/></StgValue>
</operation>

<operation id="427" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
pool_layer.exit1:4  br i1 %exitcond_i_i8_i_i2, label %tensor_t.exit10.i.i.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i9.i.i117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i8_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i9.i.i117:0  %tmp_30 = zext i9 %i_0_i_i7_i_i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="429" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i8_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i9.i.i117:1  %c5_input_data_V_add = getelementptr [400 x i16]* %c5_input_data_V, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="c5_input_data_V_add"/></StgValue>
</operation>

<operation id="430" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i8_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i9.i.i117:2  store i16 0, i16* %c5_input_data_V_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i8_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i9.i.i117:3  br label %pool_layer.exit1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i8_i_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit10.i.i.preheader:0  br label %tensor_t.exit10.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="433" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
tensor_t.exit10.i.i:0  %i_0_i_i18_i_i = phi i7 [ %i_46, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i20.i.i ], [ 0, %tensor_t.exit10.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i18_i_i"/></StgValue>
</operation>

<operation id="434" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
tensor_t.exit10.i.i:1  %exitcond_i_i19_i_i = icmp eq i7 %i_0_i_i18_i_i, -8

]]></Node>
<StgValue><ssdm name="exitcond_i_i19_i_i"/></StgValue>
</operation>

<operation id="435" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit10.i.i:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="436" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
tensor_t.exit10.i.i:3  %i_46 = add i7 %i_0_i_i18_i_i, 1

]]></Node>
<StgValue><ssdm name="i_46"/></StgValue>
</operation>

<operation id="437" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit10.i.i:4  br i1 %exitcond_i_i19_i_i, label %arrayctor.loop.i.i121.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i20.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i19_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i20.i.i:0  %tmp_31 = zext i7 %i_0_i_i18_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="439" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i19_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i20.i.i:1  %c5_output_data_V_ad = getelementptr [120 x i16]* %c5_output_data_V, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="c5_output_data_V_ad"/></StgValue>
</operation>

<operation id="440" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i19_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i20.i.i:2  store i16 0, i16* %c5_output_data_V_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i19_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i20.i.i:3  br label %tensor_t.exit10.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i19_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i121.preheader:0  br label %arrayctor.loop.i.i121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="443" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.i121:0  %tmp_32 = phi i7 [ %tmp_33, %tensor_t.exit6.i.i2 ], [ 0, %arrayctor.loop.i.i121.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="444" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.i121:1  %phi_mul3 = phi i16 [ %next_mul3, %tensor_t.exit6.i.i2 ], [ 0, %arrayctor.loop.i.i121.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul3"/></StgValue>
</operation>

<operation id="445" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop.i.i121:2  %next_mul3 = add i16 %phi_mul3, 400

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="446" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop.i.i121:3  %tmp_33 = add i7 %tmp_32, 1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="447" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.i.i121:4  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="448" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i121:5  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="449" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i_0_i_i3_i_i2 = phi i9 [ 0, %arrayctor.loop.i.i121 ], [ %i_47, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i124 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i3_i_i2"/></StgValue>
</operation>

<operation id="450" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %exitcond_i_i4_i_i2 = icmp eq i9 %i_0_i_i3_i_i2, -112

]]></Node>
<StgValue><ssdm name="exitcond_i_i4_i_i2"/></StgValue>
</operation>

<operation id="451" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="452" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_47 = add i9 %i_0_i_i3_i_i2, 1

]]></Node>
<StgValue><ssdm name="i_47"/></StgValue>
</operation>

<operation id="453" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i_i4_i_i2, label %tensor_t.exit6.i.i2, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i124:0  %tmp_47_cast = zext i9 %i_0_i_i3_i_i2 to i16

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="455" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i124:1  %tmp_35 = add i16 %phi_mul3, %tmp_47_cast

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="456" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i124:2  %tmp_48_cast = zext i16 %tmp_35 to i64

]]></Node>
<StgValue><ssdm name="tmp_48_cast"/></StgValue>
</operation>

<operation id="457" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i124:3  %c5_W_data_V_addr = getelementptr [48000 x i16]* %c5_W_data_V, i64 0, i64 %tmp_48_cast

]]></Node>
<StgValue><ssdm name="c5_W_data_V_addr"/></StgValue>
</operation>

<operation id="458" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i124:4  store i16 0, i16* %c5_W_data_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i124:5  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
tensor_t.exit6.i.i2:0  %tmp_34 = icmp eq i7 %tmp_32, -9

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="461" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit6.i.i2:1  br i1 %tmp_34, label %tensor_t.exit.i.i7.preheader, label %arrayctor.loop.i.i121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i2" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit.i.i7.preheader:0  br label %tensor_t.exit.i.i7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="463" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
tensor_t.exit.i.i7:0  %i_0_i_i_i_i4 = phi i9 [ %i_48, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i127 ], [ 0, %tensor_t.exit.i.i7.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i_i4"/></StgValue>
</operation>

<operation id="464" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
tensor_t.exit.i.i7:1  %exitcond_i_i_i_i4 = icmp eq i9 %i_0_i_i_i_i4, -112

]]></Node>
<StgValue><ssdm name="exitcond_i_i_i_i4"/></StgValue>
</operation>

<operation id="465" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit.i.i7:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="466" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
tensor_t.exit.i.i7:3  %i_48 = add i9 %i_0_i_i_i_i4, 1

]]></Node>
<StgValue><ssdm name="i_48"/></StgValue>
</operation>

<operation id="467" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit.i.i7:4  br i1 %exitcond_i_i_i_i4, label %tensor_t.exit.i.i128.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i127:0  %tmp_36 = zext i9 %i_0_i_i_i_i4 to i64

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="469" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i127:1  %c5_inpad_data_V_add = getelementptr [400 x i16]* %c5_inpad_data_V, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="c5_inpad_data_V_add"/></StgValue>
</operation>

<operation id="470" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i127:2  store i16 0, i16* %c5_inpad_data_V_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i127:3  br label %tensor_t.exit.i.i7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit.i.i128.preheader:0  br label %tensor_t.exit.i.i128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="473" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
tensor_t.exit.i.i128:0  %i_0_i_i1_i_i_i_i4 = phi i7 [ %i_49, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i131 ], [ 0, %tensor_t.exit.i.i128.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i1_i_i_i_i4"/></StgValue>
</operation>

<operation id="474" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
tensor_t.exit.i.i128:1  %exitcond_i_i2_i_i_i_4 = icmp eq i7 %i_0_i_i1_i_i_i_i4, -8

]]></Node>
<StgValue><ssdm name="exitcond_i_i2_i_i_i_4"/></StgValue>
</operation>

<operation id="475" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit.i.i128:2  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="476" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
tensor_t.exit.i.i128:3  %i_49 = add i7 %i_0_i_i1_i_i_i_i4, 1

]]></Node>
<StgValue><ssdm name="i_49"/></StgValue>
</operation>

<operation id="477" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit.i.i128:4  br i1 %exitcond_i_i2_i_i_i_4, label %tensor_t.exit4.i.i.i.i4.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i131:0  %tmp_37 = zext i7 %i_0_i_i1_i_i_i_i4 to i64

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="479" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i131:1  %c5_relu1_input_data_1 = getelementptr [120 x i16]* %c5_relu1_input_data, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="c5_relu1_input_data_1"/></StgValue>
</operation>

<operation id="480" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i131:2  store i16 0, i16* %c5_relu1_input_data_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i131:3  br label %tensor_t.exit.i.i128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2_i_i_i_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit4.i.i.i.i4.preheader:0  br label %tensor_t.exit4.i.i.i.i4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="483" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
tensor_t.exit4.i.i.i.i4:0  %i_0_i_i_i_i_i_i4 = phi i7 [ %i_50, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i134 ], [ 0, %tensor_t.exit4.i.i.i.i4.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i_i_i_i4"/></StgValue>
</operation>

<operation id="484" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
tensor_t.exit4.i.i.i.i4:1  %exitcond_i_i_i_i_i_i_4 = icmp eq i7 %i_0_i_i_i_i_i_i4, -8

]]></Node>
<StgValue><ssdm name="exitcond_i_i_i_i_i_i_4"/></StgValue>
</operation>

<operation id="485" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit4.i.i.i.i4:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="486" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
tensor_t.exit4.i.i.i.i4:3  %i_50 = add i7 %i_0_i_i_i_i_i_i4, 1

]]></Node>
<StgValue><ssdm name="i_50"/></StgValue>
</operation>

<operation id="487" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit4.i.i.i.i4:4  br i1 %exitcond_i_i_i_i_i_i_4, label %relu_layer.exit.i.i2.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i134:0  %tmp_38 = zext i7 %i_0_i_i_i_i_i_i4 to i64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="489" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i134:1  %c5_relu1_output_dat_1 = getelementptr [120 x i15]* %c5_relu1_output_dat, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="c5_relu1_output_dat_1"/></StgValue>
</operation>

<operation id="490" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="15" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i134:2  store i15 0, i15* %c5_relu1_output_dat_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i134:3  br label %tensor_t.exit4.i.i.i.i4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
relu_layer.exit.i.i2.preheader:0  br label %relu_layer.exit.i.i2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="493" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
relu_layer.exit.i.i2:0  %i_0_i_i2 = phi i7 [ %i_51, %relu_layer.exit.i.i2.loopexit ], [ 0, %relu_layer.exit.i.i2.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i2"/></StgValue>
</operation>

<operation id="494" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
relu_layer.exit.i.i2:1  %phi_mul4 = phi i16 [ %next_mul4, %relu_layer.exit.i.i2.loopexit ], [ 0, %relu_layer.exit.i.i2.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul4"/></StgValue>
</operation>

<operation id="495" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
relu_layer.exit.i.i2:2  %next_mul4 = add i16 %phi_mul4, 400

]]></Node>
<StgValue><ssdm name="next_mul4"/></StgValue>
</operation>

<operation id="496" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
relu_layer.exit.i.i2:3  %exitcond_i_i2 = icmp eq i7 %i_0_i_i2, -8

]]></Node>
<StgValue><ssdm name="exitcond_i_i2"/></StgValue>
</operation>

<operation id="497" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
relu_layer.exit.i.i2:4  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="498" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
relu_layer.exit.i.i2:5  %i_51 = add i7 %i_0_i_i2, 1

]]></Node>
<StgValue><ssdm name="i_51"/></StgValue>
</operation>

<operation id="499" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
relu_layer.exit.i.i2:6  br i1 %exitcond_i_i2, label %conv_layer.exit2.preheader, label %ap_fixed_base.exit.i.i143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="7">
<![CDATA[
ap_fixed_base.exit.i.i143:0  %tmp_39 = zext i7 %i_0_i_i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="501" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit.i.i143:1  %c5_W_size_x_addr = getelementptr [120 x i3]* @c5_W_size_x, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="c5_W_size_x_addr"/></StgValue>
</operation>

<operation id="502" st_id="37" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="3" op_0_bw="7">
<![CDATA[
ap_fixed_base.exit.i.i143:2  %c5_W_size_x_load = load i3* %c5_W_size_x_addr, align 1

]]></Node>
<StgValue><ssdm name="c5_W_size_x_load"/></StgValue>
</operation>

<operation id="503" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit.i.i143:4  %c5_W_size_y_addr = getelementptr [120 x i3]* @c5_W_size_y, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="c5_W_size_y_addr"/></StgValue>
</operation>

<operation id="504" st_id="37" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="3" op_0_bw="7">
<![CDATA[
ap_fixed_base.exit.i.i143:5  %c5_W_size_y_load = load i3* %c5_W_size_y_addr, align 1

]]></Node>
<StgValue><ssdm name="c5_W_size_y_load"/></StgValue>
</operation>

<operation id="505" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit.i.i143:7  %c5_W_size_z_addr = getelementptr [120 x i5]* @c5_W_size_z, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="c5_W_size_z_addr"/></StgValue>
</operation>

<operation id="506" st_id="37" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="5" op_0_bw="7">
<![CDATA[
ap_fixed_base.exit.i.i143:8  %c5_W_size_z_load = load i5* %c5_W_size_z_addr, align 1

]]></Node>
<StgValue><ssdm name="c5_W_size_z_load"/></StgValue>
</operation>

<operation id="507" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
conv_layer.exit2.preheader:0  br label %conv_layer.exit2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="508" st_id="38" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="3" op_0_bw="7">
<![CDATA[
ap_fixed_base.exit.i.i143:2  %c5_W_size_x_load = load i3* %c5_W_size_x_addr, align 1

]]></Node>
<StgValue><ssdm name="c5_W_size_x_load"/></StgValue>
</operation>

<operation id="509" st_id="38" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="3" op_0_bw="7">
<![CDATA[
ap_fixed_base.exit.i.i143:5  %c5_W_size_y_load = load i3* %c5_W_size_y_addr, align 1

]]></Node>
<StgValue><ssdm name="c5_W_size_y_load"/></StgValue>
</operation>

<operation id="510" st_id="38" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="5" op_0_bw="7">
<![CDATA[
ap_fixed_base.exit.i.i143:8  %c5_W_size_z_load = load i5* %c5_W_size_z_addr, align 1

]]></Node>
<StgValue><ssdm name="c5_W_size_z_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="511" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit.i.i143:3  %c5_W_size_x_load_cas = zext i3 %c5_W_size_x_load to i8

]]></Node>
<StgValue><ssdm name="c5_W_size_x_load_cas"/></StgValue>
</operation>

<operation id="512" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit.i.i143:6  %c5_W_size_y_load_cas = zext i3 %c5_W_size_y_load to i10

]]></Node>
<StgValue><ssdm name="c5_W_size_y_load_cas"/></StgValue>
</operation>

<operation id="513" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="5">
<![CDATA[
ap_fixed_base.exit.i.i143:9  %c5_W_size_z_load_cas = zext i5 %c5_W_size_z_load to i8

]]></Node>
<StgValue><ssdm name="c5_W_size_z_load_cas"/></StgValue>
</operation>

<operation id="514" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ap_fixed_base.exit.i.i143:10  %tmp3 = mul i8 %c5_W_size_x_load_cas, %c5_W_size_z_load_cas

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="515" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="8">
<![CDATA[
ap_fixed_base.exit.i.i143:11  %tmp3_cast_cast = zext i8 %tmp3 to i10

]]></Node>
<StgValue><ssdm name="tmp3_cast_cast"/></StgValue>
</operation>

<operation id="516" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
ap_fixed_base.exit.i.i143:12  %tmp_i2 = mul i10 %tmp3_cast_cast, %c5_W_size_y_load_cas

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="517" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit.i.i143:13  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="518" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i_i2 = phi i9 [ 0, %ap_fixed_base.exit.i.i143 ], [ %i_19, %10 ]

]]></Node>
<StgValue><ssdm name="i_i2"/></StgValue>
</operation>

<operation id="519" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="9">
<![CDATA[
:1  %i_i2_cast = zext i9 %i_i2 to i10

]]></Node>
<StgValue><ssdm name="i_i2_cast"/></StgValue>
</operation>

<operation id="520" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %tmp_117_i = icmp slt i10 %i_i2_cast, %tmp_i2

]]></Node>
<StgValue><ssdm name="tmp_117_i"/></StgValue>
</operation>

<operation id="521" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 0)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="522" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %i_19 = add i9 %i_i2, 1

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="523" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_117_i, label %10, label %relu_layer.exit.i.i2.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_117_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="9">
<![CDATA[
:0  %tmp_118_i_cast = zext i9 %i_i2 to i16

]]></Node>
<StgValue><ssdm name="tmp_118_i_cast"/></StgValue>
</operation>

<operation id="525" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_117_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_41 = add i16 %phi_mul4, %tmp_118_i_cast

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="526" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_117_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="16">
<![CDATA[
:2  %tmp_55_cast = zext i16 %tmp_41 to i64

]]></Node>
<StgValue><ssdm name="tmp_55_cast"/></StgValue>
</operation>

<operation id="527" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_117_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %c5_W_data_V_addr_1 = getelementptr [48000 x i16]* %c5_W_data_V, i64 0, i64 %tmp_55_cast

]]></Node>
<StgValue><ssdm name="c5_W_data_V_addr_1"/></StgValue>
</operation>

<operation id="528" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_117_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  store i16 40, i16* %c5_W_data_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_117_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_117_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
relu_layer.exit.i.i2.loopexit:0  br label %relu_layer.exit.i.i2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="531" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
conv_layer.exit2:0  %i_0_i_i3_i_i3 = phi i7 [ %i_52, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i147 ], [ 0, %conv_layer.exit2.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i3_i_i3"/></StgValue>
</operation>

<operation id="532" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
conv_layer.exit2:1  %exitcond_i_i4_i_i3 = icmp eq i7 %i_0_i_i3_i_i3, -8

]]></Node>
<StgValue><ssdm name="exitcond_i_i4_i_i3"/></StgValue>
</operation>

<operation id="533" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
conv_layer.exit2:2  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="534" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
conv_layer.exit2:3  %i_52 = add i7 %i_0_i_i3_i_i3, 1

]]></Node>
<StgValue><ssdm name="i_52"/></StgValue>
</operation>

<operation id="535" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_layer.exit2:4  br i1 %exitcond_i_i4_i_i3, label %tensor_t.exit6.i.i3.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i147:0  %tmp_40 = zext i7 %i_0_i_i3_i_i3 to i64

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="537" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i147:1  %fc6_input_data_V_ad = getelementptr [120 x i16]* %fc6_input_data_V, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="fc6_input_data_V_ad"/></StgValue>
</operation>

<operation id="538" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i147:2  store i16 0, i16* %fc6_input_data_V_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i147:3  br label %conv_layer.exit2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i4_i_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit6.i.i3.preheader:0  br label %tensor_t.exit6.i.i3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="541" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
tensor_t.exit6.i.i3:0  %i_0_i_i10_i_i2 = phi i4 [ %i_53, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i150 ], [ 0, %tensor_t.exit6.i.i3.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i10_i_i2"/></StgValue>
</operation>

<operation id="542" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
tensor_t.exit6.i.i3:1  %exitcond_i_i11_i_i2 = icmp eq i4 %i_0_i_i10_i_i2, -6

]]></Node>
<StgValue><ssdm name="exitcond_i_i11_i_i2"/></StgValue>
</operation>

<operation id="543" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit6.i.i3:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="544" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
tensor_t.exit6.i.i3:3  %i_53 = add i4 %i_0_i_i10_i_i2, 1

]]></Node>
<StgValue><ssdm name="i_53"/></StgValue>
</operation>

<operation id="545" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit6.i.i3:4  br i1 %exitcond_i_i11_i_i2, label %arrayctor.loop.i.i151.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i150:0  %tmp_42 = zext i4 %i_0_i_i10_i_i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="547" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i150:1  %fc6_output_data_V_a = getelementptr [10 x i16]* %fc6_output_data_V, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="fc6_output_data_V_a"/></StgValue>
</operation>

<operation id="548" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i150:2  store i16 0, i16* %fc6_output_data_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i150:3  br label %tensor_t.exit6.i.i3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i11_i_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i151.preheader:0  br label %arrayctor.loop.i.i151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="551" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.i151:0  %tmp_43 = phi i4 [ %tmp_44, %tensor_t.exit.i.i155 ], [ 0, %arrayctor.loop.i.i151.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="552" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i151:1  %tmp_44 = add i4 %tmp_43, 1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="553" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
arrayctor.loop.i.i151:2  %tmp_45 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_43, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="554" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop.i.i151:3  %p_shl_cast = zext i11 %tmp_45 to i12

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="555" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
arrayctor.loop.i.i151:4  %tmp_46 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_43, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="556" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="12" op_0_bw="7">
<![CDATA[
arrayctor.loop.i.i151:5  %p_shl1_cast = zext i7 %tmp_46 to i12

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="557" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop.i.i151:6  %tmp_47 = sub i12 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="558" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.i.i151:7  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="559" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i151:8  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="560" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %i_0_i_i_i_i5 = phi i7 [ 0, %arrayctor.loop.i.i151 ], [ %i_54, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i154 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i_i5"/></StgValue>
</operation>

<operation id="561" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %exitcond_i_i_i_i5 = icmp eq i7 %i_0_i_i_i_i5, -8

]]></Node>
<StgValue><ssdm name="exitcond_i_i_i_i5"/></StgValue>
</operation>

<operation id="562" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="563" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_54 = add i7 %i_0_i_i_i_i5, 1

]]></Node>
<StgValue><ssdm name="i_54"/></StgValue>
</operation>

<operation id="564" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i_i_i_i5, label %tensor_t.exit.i.i155, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i154:0  %tmp_63_cast = zext i7 %i_0_i_i_i_i5 to i12

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="566" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i154:1  %tmp_49 = add i12 %tmp_47, %tmp_63_cast

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="567" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i154:2  %tmp_64_cast = sext i12 %tmp_49 to i64

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="568" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i154:3  %fc6_W_data_V_addr = getelementptr [1200 x i16]* %fc6_W_data_V, i64 0, i64 %tmp_64_cast

]]></Node>
<StgValue><ssdm name="fc6_W_data_V_addr"/></StgValue>
</operation>

<operation id="569" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i154:4  store i16 0, i16* %fc6_W_data_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i154:5  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
tensor_t.exit.i.i155:0  %tmp_48 = icmp eq i4 %tmp_43, -7

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="572" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit.i.i155:1  br i1 %tmp_48, label %tensor_t.exit.i.i8.preheader, label %arrayctor.loop.i.i151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i5" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit.i.i8.preheader:0  br label %tensor_t.exit.i.i8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="574" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
tensor_t.exit.i.i8:0  %i_0_i_i3 = phi i4 [ %i_55, %tensor_t.exit.i.i8.loopexit ], [ 0, %tensor_t.exit.i.i8.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i3"/></StgValue>
</operation>

<operation id="575" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
tensor_t.exit.i.i8:1  %exitcond_i_i3 = icmp eq i4 %i_0_i_i3, -6

]]></Node>
<StgValue><ssdm name="exitcond_i_i3"/></StgValue>
</operation>

<operation id="576" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
tensor_t.exit.i.i8:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="577" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
tensor_t.exit.i.i8:3  %i_55 = add i4 %i_0_i_i3, 1

]]></Node>
<StgValue><ssdm name="i_55"/></StgValue>
</operation>

<operation id="578" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tensor_t.exit.i.i8:4  br i1 %exitcond_i_i3, label %fc_layer.exit.preheader, label %ap_fixed_base.exit.i.i167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="4">
<![CDATA[
ap_fixed_base.exit.i.i167:0  %tmp_50 = zext i4 %i_0_i_i3 to i64

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="580" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit.i.i167:6  %fc6_W_size_x_addr = getelementptr [10 x i1]* @fc6_W_size_x, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="fc6_W_size_x_addr"/></StgValue>
</operation>

<operation id="581" st_id="45" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="4">
<![CDATA[
ap_fixed_base.exit.i.i167:7  %fc6_W_size_x_load = load i1* %fc6_W_size_x_addr, align 1

]]></Node>
<StgValue><ssdm name="fc6_W_size_x_load"/></StgValue>
</operation>

<operation id="582" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit.i.i167:8  %fc6_W_size_y_addr = getelementptr [10 x i1]* @fc6_W_size_y, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="fc6_W_size_y_addr"/></StgValue>
</operation>

<operation id="583" st_id="45" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="4">
<![CDATA[
ap_fixed_base.exit.i.i167:9  %fc6_W_size_y_load = load i1* %fc6_W_size_y_addr, align 1

]]></Node>
<StgValue><ssdm name="fc6_W_size_y_load"/></StgValue>
</operation>

<operation id="584" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit.i.i167:10  %fc6_W_size_z_addr = getelementptr [10 x i4]* @fc6_W_size_z, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="fc6_W_size_z_addr"/></StgValue>
</operation>

<operation id="585" st_id="45" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="4" op_0_bw="4">
<![CDATA[
ap_fixed_base.exit.i.i167:11  %fc6_W_size_z_load = load i4* %fc6_W_size_z_addr, align 1

]]></Node>
<StgValue><ssdm name="fc6_W_size_z_load"/></StgValue>
</operation>

<operation id="586" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
fc_layer.exit.preheader:0  br label %fc_layer.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="587" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
ap_fixed_base.exit.i.i167:1  %tmp_51 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %i_0_i_i3, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="588" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="11">
<![CDATA[
ap_fixed_base.exit.i.i167:2  %p_shl2_cast = zext i11 %tmp_51 to i12

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="589" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
ap_fixed_base.exit.i.i167:3  %tmp_52 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0_i_i3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="590" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="7">
<![CDATA[
ap_fixed_base.exit.i.i167:4  %p_shl3_cast = zext i7 %tmp_52 to i12

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="591" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ap_fixed_base.exit.i.i167:5  %tmp_53 = sub i12 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="592" st_id="46" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="4">
<![CDATA[
ap_fixed_base.exit.i.i167:7  %fc6_W_size_x_load = load i1* %fc6_W_size_x_addr, align 1

]]></Node>
<StgValue><ssdm name="fc6_W_size_x_load"/></StgValue>
</operation>

<operation id="593" st_id="46" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="4">
<![CDATA[
ap_fixed_base.exit.i.i167:9  %fc6_W_size_y_load = load i1* %fc6_W_size_y_addr, align 1

]]></Node>
<StgValue><ssdm name="fc6_W_size_y_load"/></StgValue>
</operation>

<operation id="594" st_id="46" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="4" op_0_bw="4">
<![CDATA[
ap_fixed_base.exit.i.i167:11  %fc6_W_size_z_load = load i4* %fc6_W_size_z_addr, align 1

]]></Node>
<StgValue><ssdm name="fc6_W_size_z_load"/></StgValue>
</operation>

<operation id="595" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="7" op_0_bw="4">
<![CDATA[
ap_fixed_base.exit.i.i167:12  %fc6_W_size_z_load_ca = sext i4 %fc6_W_size_z_load to i7

]]></Node>
<StgValue><ssdm name="fc6_W_size_z_load_ca"/></StgValue>
</operation>

<operation id="596" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
ap_fixed_base.exit.i.i167:13  %tmp_54 = select i1 %fc6_W_size_x_load, i7 -1, i7 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="597" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
ap_fixed_base.exit.i.i167:14  %tmp4 = and i7 %fc6_W_size_z_load_ca, %tmp_54

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="598" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
ap_fixed_base.exit.i.i167:15  %tmp_55 = select i1 %fc6_W_size_y_load, i7 -1, i7 0

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="599" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
ap_fixed_base.exit.i.i167:16  %tmp_i3 = and i7 %tmp4, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="600" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit.i.i167:17  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="601" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %i_i3 = phi i7 [ 0, %ap_fixed_base.exit.i.i167 ], [ %i_56, %13 ]

]]></Node>
<StgValue><ssdm name="i_i3"/></StgValue>
</operation>

<operation id="602" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %tmp_115_i = icmp ult i7 %i_i3, %tmp_i3

]]></Node>
<StgValue><ssdm name="tmp_115_i"/></StgValue>
</operation>

<operation id="603" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 0)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="604" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_56 = add i7 %i_i3, 1

]]></Node>
<StgValue><ssdm name="i_56"/></StgValue>
</operation>

<operation id="605" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_115_i, label %13, label %tensor_t.exit.i.i8.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="7">
<![CDATA[
:0  %tmp_116_i_cast = zext i7 %i_i3 to i12

]]></Node>
<StgValue><ssdm name="tmp_116_i_cast"/></StgValue>
</operation>

<operation id="607" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_57 = add i12 %tmp_53, %tmp_116_i_cast

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="608" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_70_cast = sext i12 %tmp_57 to i64

]]></Node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="609" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %fc6_W_data_V_addr_1 = getelementptr [1200 x i16]* %fc6_W_data_V, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="fc6_W_data_V_addr_1"/></StgValue>
</operation>

<operation id="610" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:4  store i16 40, i16* %fc6_W_data_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_115_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
tensor_t.exit.i.i8.loopexit:0  br label %tensor_t.exit.i.i8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="613" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
fc_layer.exit:0  %idx = phi i11 [ %idx_1, %14 ], [ 0, %fc_layer.exit.preheader ]

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="614" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fc_layer.exit:1  %exitcond2 = icmp eq i11 %idx, -1024

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="615" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fc_layer.exit:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="616" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fc_layer.exit:3  %idx_1 = add i11 %idx, 1

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="617" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fc_layer.exit:4  br i1 %exitcond2, label %.preheader54.preheader, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="48" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_V = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %inStream_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="619" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="11">
<![CDATA[
:1  %tmp_56 = zext i11 %idx to i64

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="620" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %c1_input_data_V_add_1 = getelementptr [1024 x i16]* %c1_input_data_V, i64 0, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="c1_input_data_V_add_1"/></StgValue>
</operation>

<operation id="621" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:3  store i16 %tmp_V, i16* %c1_input_data_V_add_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %fc_layer.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
.preheader54.preheader:0  br label %.preheader54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="624" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader54:0  %i37 = phi i3 [ %i_57, %.preheader54.loopexit ], [ 0, %.preheader54.preheader ]

]]></Node>
<StgValue><ssdm name="i37"/></StgValue>
</operation>

<operation id="625" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader54:1  %phi_mul5 = phi i8 [ %next_mul5, %.preheader54.loopexit ], [ 0, %.preheader54.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul5"/></StgValue>
</operation>

<operation id="626" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader54:2  %next_mul5 = add i8 %phi_mul5, 25

]]></Node>
<StgValue><ssdm name="next_mul5"/></StgValue>
</operation>

<operation id="627" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader54:3  %exitcond3 = icmp eq i3 %i37, -2

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="628" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader54:4  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="629" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader54:5  %i_57 = add i3 %i37, 1

]]></Node>
<StgValue><ssdm name="i_57"/></StgValue>
</operation>

<operation id="630" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader54:6  br i1 %exitcond3, label %.preheader52.preheader, label %.preheader53.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
.preheader53.preheader:0  br label %.preheader53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
.preheader52.preheader:0  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="633" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader53:0  %j = phi i5 [ %j_1, %15 ], [ 0, %.preheader53.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="634" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader53:1  %exitcond5 = icmp eq i5 %j, -7

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="635" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader53:2  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="636" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader53:3  %j_1 = add i5 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="637" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader53:4  br i1 %exitcond5, label %.preheader54.loopexit, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="5">
<![CDATA[
:0  %tmp_75_cast = zext i5 %j to i8

]]></Node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="639" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_58 = add i8 %phi_mul5, %tmp_75_cast

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="640" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_76_cast = zext i8 %tmp_58 to i64

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="641" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %c1_W_data_V_addr_2 = getelementptr [150 x i16]* %c1_W_data_V, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="c1_W_data_V_addr_2"/></StgValue>
</operation>

<operation id="642" st_id="50" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_V_1 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %c1w_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="643" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:5  store i16 %tmp_V_1, i16* %c1_W_data_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
.preheader54.loopexit:0  br label %.preheader54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="646" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader52:0  %i1 = phi i5 [ %i_58, %.preheader52.loopexit ], [ 0, %.preheader52.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="647" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader52:1  %phi_mul6 = phi i12 [ %next_mul6, %.preheader52.loopexit ], [ 0, %.preheader52.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul6"/></StgValue>
</operation>

<operation id="648" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader52:2  %next_mul6 = add i12 %phi_mul6, 150

]]></Node>
<StgValue><ssdm name="next_mul6"/></StgValue>
</operation>

<operation id="649" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader52:3  %exitcond4 = icmp eq i5 %i1, -16

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="650" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader52:4  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="651" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader52:5  %i_58 = add i5 %i1, 1

]]></Node>
<StgValue><ssdm name="i_58"/></StgValue>
</operation>

<operation id="652" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader52:6  br i1 %exitcond4, label %.preheader50.preheader, label %.preheader51.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
.preheader51.preheader:0  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
.preheader50.preheader:0  br label %.preheader50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="655" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader51:0  %j2 = phi i8 [ %j_2, %16 ], [ 0, %.preheader51.preheader ]

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="656" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader51:1  %exitcond7 = icmp eq i8 %j2, -106

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="657" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader51:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="658" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader51:3  %j_2 = add i8 %j2, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="659" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader51:4  br i1 %exitcond7, label %.preheader52.loopexit, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="12" op_0_bw="8">
<![CDATA[
:0  %tmp_79_cast = zext i8 %j2 to i12

]]></Node>
<StgValue><ssdm name="tmp_79_cast"/></StgValue>
</operation>

<operation id="661" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_59 = add i12 %phi_mul6, %tmp_79_cast

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="662" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_80_cast = zext i12 %tmp_59 to i64

]]></Node>
<StgValue><ssdm name="tmp_80_cast"/></StgValue>
</operation>

<operation id="663" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %c3_W_data_V_addr_2 = getelementptr [2400 x i16]* %c3_W_data_V, i64 0, i64 %tmp_80_cast

]]></Node>
<StgValue><ssdm name="c3_W_data_V_addr_2"/></StgValue>
</operation>

<operation id="664" st_id="52" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_V_2 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %c3w_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="665" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:5  store i16 %tmp_V_2, i16* %c3_W_data_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
.preheader52.loopexit:0  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="668" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader50:0  %i3 = phi i7 [ %i_59, %.preheader50.loopexit ], [ 0, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="669" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:1  %phi_mul7 = phi i16 [ %next_mul7, %.preheader50.loopexit ], [ 0, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul7"/></StgValue>
</operation>

<operation id="670" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader50:2  %next_mul7 = add i16 %phi_mul7, 400

]]></Node>
<StgValue><ssdm name="next_mul7"/></StgValue>
</operation>

<operation id="671" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader50:3  %exitcond6 = icmp eq i7 %i3, -8

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="672" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader50:4  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="673" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader50:5  %i_59 = add i7 %i3, 1

]]></Node>
<StgValue><ssdm name="i_59"/></StgValue>
</operation>

<operation id="674" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader50:6  br i1 %exitcond6, label %.preheader48.preheader, label %.preheader49.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
.preheader49.preheader:0  br label %.preheader49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
.preheader48.preheader:0  br label %.preheader48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="677" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader49:0  %j4 = phi i9 [ %j_3, %17 ], [ 0, %.preheader49.preheader ]

]]></Node>
<StgValue><ssdm name="j4"/></StgValue>
</operation>

<operation id="678" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader49:1  %exitcond9 = icmp eq i9 %j4, -112

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="679" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader49:2  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="680" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader49:3  %j_3 = add i9 %j4, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="681" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader49:4  br i1 %exitcond9, label %.preheader50.loopexit, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="9">
<![CDATA[
:0  %tmp_84_cast = zext i9 %j4 to i16

]]></Node>
<StgValue><ssdm name="tmp_84_cast"/></StgValue>
</operation>

<operation id="683" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_63 = add i16 %phi_mul7, %tmp_84_cast

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="684" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="16">
<![CDATA[
:2  %tmp_85_cast = zext i16 %tmp_63 to i64

]]></Node>
<StgValue><ssdm name="tmp_85_cast"/></StgValue>
</operation>

<operation id="685" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %c5_W_data_V_addr_2 = getelementptr [48000 x i16]* %c5_W_data_V, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="c5_W_data_V_addr_2"/></StgValue>
</operation>

<operation id="686" st_id="54" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_V_3 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %c5w_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="687" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  store i16 %tmp_V_3, i16* %c5_W_data_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
.preheader50.loopexit:0  br label %.preheader50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="690" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader48:0  %i5 = phi i4 [ %i_60, %.preheader48.loopexit ], [ 0, %.preheader48.preheader ]

]]></Node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="691" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader48:1  %exitcond8 = icmp eq i4 %i5, -6

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="692" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader48:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="693" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader48:3  %i_60 = add i4 %i5, 1

]]></Node>
<StgValue><ssdm name="i_60"/></StgValue>
</operation>

<operation id="694" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader48:4  br i1 %exitcond8, label %19, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader.preheader:0  %tmp_60 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %i5, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="696" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader:1  %p_shl4_cast = zext i11 %tmp_60 to i12

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="697" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader.preheader:2  %tmp_61 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="698" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="12" op_0_bw="7">
<![CDATA[
.preheader.preheader:3  %p_shl5_cast = zext i7 %tmp_61 to i12

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="699" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:4  %tmp_62 = sub i12 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="700" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="15">
<![CDATA[
:0  call fastcc void @forward.2([1024 x i16]* %c1_input_data_V, [4704 x i16]* %c1_output_data_V, [150 x i16]* %c1_W_data_V, [1024 x i16]* %c1_inpad_data_V, [4704 x i16]* %c1_relu1_input_data, [4704 x i15]* %c1_relu1_output_dat)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="702" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0  %j6 = phi i7 [ %j_4, %18 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j6"/></StgValue>
</operation>

<operation id="703" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %exitcond1 = icmp eq i7 %j6, -8

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="704" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="705" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %j_4 = add i7 %j6, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="706" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond1, label %.preheader48.loopexit, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="707" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="12" op_0_bw="7">
<![CDATA[
:0  %tmp_87_cast = zext i7 %j6 to i12

]]></Node>
<StgValue><ssdm name="tmp_87_cast"/></StgValue>
</operation>

<operation id="708" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_65 = add i12 %tmp_62, %tmp_87_cast

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="709" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_88_cast = sext i12 %tmp_65 to i64

]]></Node>
<StgValue><ssdm name="tmp_88_cast"/></StgValue>
</operation>

<operation id="710" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %fc6_W_data_V_addr_2 = getelementptr [1200 x i16]* %fc6_W_data_V, i64 0, i64 %tmp_88_cast

]]></Node>
<StgValue><ssdm name="fc6_W_data_V_addr_2"/></StgValue>
</operation>

<operation id="711" st_id="56" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_V_4 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %fcw_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="712" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:5  store i16 %tmp_V_4, i16* %fc6_W_data_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
.preheader48.loopexit:0  br label %.preheader48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="715" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="15">
<![CDATA[
:0  call fastcc void @forward.2([1024 x i16]* %c1_input_data_V, [4704 x i16]* %c1_output_data_V, [150 x i16]* %c1_W_data_V, [1024 x i16]* %c1_inpad_data_V, [4704 x i16]* %c1_relu1_input_data, [4704 x i15]* %c1_relu1_output_dat)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="717" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0  %p_i0_0_i = phi i13 [ 0, %19 ], [ %p_i0, %21 ]

]]></Node>
<StgValue><ssdm name="p_i0_0_i"/></StgValue>
</operation>

<operation id="718" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="13">
<![CDATA[
:1  %p_i0_0_i_cast = zext i13 %p_i0_0_i to i64

]]></Node>
<StgValue><ssdm name="p_i0_0_i_cast"/></StgValue>
</operation>

<operation id="719" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp_64 = icmp eq i13 %p_i0_0_i, -3488

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="720" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="721" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_i0 = add i13 %p_i0_0_i, 1

]]></Node>
<StgValue><ssdm name="p_i0"/></StgValue>
</operation>

<operation id="722" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_64, label %"operator=.exit", label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %c1_output_data_V_ad_1 = getelementptr [4704 x i16]* %c1_output_data_V, i64 0, i64 %p_i0_0_i_cast

]]></Node>
<StgValue><ssdm name="c1_output_data_V_ad_1"/></StgValue>
</operation>

<operation id="724" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="13">
<![CDATA[
:1  %c1_output_data_V_lo = load i16* %c1_output_data_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="c1_output_data_V_lo"/></StgValue>
</operation>

<operation id="725" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="15">
<![CDATA[
operator=.exit:0  call fastcc void @forward([4704 x i16]* %p2_input_data_V, [1176 x i16]* %p2_output_data_V, [1176 x i16]* %p2_relu1_input_data, [1176 x i15]* %p2_relu1_output_dat)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="726" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="13">
<![CDATA[
:1  %c1_output_data_V_lo = load i16* %c1_output_data_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="c1_output_data_V_lo"/></StgValue>
</operation>

<operation id="727" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %p2_input_data_V_add_1 = getelementptr [4704 x i16]* %p2_input_data_V, i64 0, i64 %p_i0_0_i_cast

]]></Node>
<StgValue><ssdm name="p2_input_data_V_add_1"/></StgValue>
</operation>

<operation id="728" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:3  store i16 %c1_output_data_V_lo, i16* %p2_input_data_V_add_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="730" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="15">
<![CDATA[
operator=.exit:0  call fastcc void @forward([4704 x i16]* %p2_input_data_V, [1176 x i16]* %p2_output_data_V, [1176 x i16]* %p2_relu1_input_data, [1176 x i15]* %p2_relu1_output_dat)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
operator=.exit:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="732" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %p_i0_0_i1 = phi i11 [ 0, %"operator=.exit" ], [ %p_i0_1, %23 ]

]]></Node>
<StgValue><ssdm name="p_i0_0_i1"/></StgValue>
</operation>

<operation id="733" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="11">
<![CDATA[
:1  %p_i0_0_i1_cast = zext i11 %p_i0_0_i1 to i64

]]></Node>
<StgValue><ssdm name="p_i0_0_i1_cast"/></StgValue>
</operation>

<operation id="734" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_66 = icmp eq i11 %p_i0_0_i1, -872

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="735" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="736" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_i0_1 = add i11 %p_i0_0_i1, 1

]]></Node>
<StgValue><ssdm name="p_i0_1"/></StgValue>
</operation>

<operation id="737" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_66, label %"operator=.exit1", label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="738" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %p2_output_data_V_ad_1 = getelementptr [1176 x i16]* %p2_output_data_V, i64 0, i64 %p_i0_0_i1_cast

]]></Node>
<StgValue><ssdm name="p2_output_data_V_ad_1"/></StgValue>
</operation>

<operation id="739" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="11">
<![CDATA[
:1  %p2_output_data_V_lo = load i16* %p2_output_data_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="p2_output_data_V_lo"/></StgValue>
</operation>

<operation id="740" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="15">
<![CDATA[
operator=.exit1:0  call fastcc void @forward.3([1176 x i16]* %c3_input_data_V, [1600 x i16]* %c3_output_data_V, [2400 x i16]* %c3_W_data_V, [1176 x i16]* %c3_inpad_data_V, [1600 x i16]* %c3_relu1_input_data, [1600 x i15]* %c3_relu1_output_dat)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="741" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="11">
<![CDATA[
:1  %p2_output_data_V_lo = load i16* %p2_output_data_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="p2_output_data_V_lo"/></StgValue>
</operation>

<operation id="742" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %c3_input_data_V_add_1 = getelementptr [1176 x i16]* %c3_input_data_V, i64 0, i64 %p_i0_0_i1_cast

]]></Node>
<StgValue><ssdm name="c3_input_data_V_add_1"/></StgValue>
</operation>

<operation id="743" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:3  store i16 %p2_output_data_V_lo, i16* %c3_input_data_V_add_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="745" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="15">
<![CDATA[
operator=.exit1:0  call fastcc void @forward.3([1176 x i16]* %c3_input_data_V, [1600 x i16]* %c3_output_data_V, [2400 x i16]* %c3_W_data_V, [1176 x i16]* %c3_inpad_data_V, [1600 x i16]* %c3_relu1_input_data, [1600 x i15]* %c3_relu1_output_dat)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
operator=.exit1:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="747" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %p_i0_0_i2 = phi i11 [ 0, %"operator=.exit1" ], [ %p_i0_2, %25 ]

]]></Node>
<StgValue><ssdm name="p_i0_0_i2"/></StgValue>
</operation>

<operation id="748" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="11">
<![CDATA[
:1  %p_i0_0_i2_cast = zext i11 %p_i0_0_i2 to i64

]]></Node>
<StgValue><ssdm name="p_i0_0_i2_cast"/></StgValue>
</operation>

<operation id="749" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_67 = icmp eq i11 %p_i0_0_i2, -448

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="750" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="751" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_i0_2 = add i11 %p_i0_0_i2, 1

]]></Node>
<StgValue><ssdm name="p_i0_2"/></StgValue>
</operation>

<operation id="752" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_67, label %"operator=.exit2", label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %c3_output_data_V_ad_1 = getelementptr [1600 x i16]* %c3_output_data_V, i64 0, i64 %p_i0_0_i2_cast

]]></Node>
<StgValue><ssdm name="c3_output_data_V_ad_1"/></StgValue>
</operation>

<operation id="754" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="11">
<![CDATA[
:1  %c3_output_data_V_lo = load i16* %c3_output_data_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="c3_output_data_V_lo"/></StgValue>
</operation>

<operation id="755" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="15">
<![CDATA[
operator=.exit2:0  call fastcc void @forward.1([1600 x i16]* %p4_input_data_V, [400 x i16]* %p4_output_data_V, [400 x i16]* %p4_relu1_input_data, [400 x i15]* %p4_relu1_output_dat)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="756" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="11">
<![CDATA[
:1  %c3_output_data_V_lo = load i16* %c3_output_data_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="c3_output_data_V_lo"/></StgValue>
</operation>

<operation id="757" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %p4_input_data_V_add_1 = getelementptr [1600 x i16]* %p4_input_data_V, i64 0, i64 %p_i0_0_i2_cast

]]></Node>
<StgValue><ssdm name="p4_input_data_V_add_1"/></StgValue>
</operation>

<operation id="758" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:3  store i16 %c3_output_data_V_lo, i16* %p4_input_data_V_add_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="760" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="15">
<![CDATA[
operator=.exit2:0  call fastcc void @forward.1([1600 x i16]* %p4_input_data_V, [400 x i16]* %p4_output_data_V, [400 x i16]* %p4_relu1_input_data, [400 x i15]* %p4_relu1_output_dat)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
operator=.exit2:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="762" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %p_i0_0_i3 = phi i9 [ 0, %"operator=.exit2" ], [ %p_i0_3, %27 ]

]]></Node>
<StgValue><ssdm name="p_i0_0_i3"/></StgValue>
</operation>

<operation id="763" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="9">
<![CDATA[
:1  %p_i0_0_i3_cast9 = zext i9 %p_i0_0_i3 to i64

]]></Node>
<StgValue><ssdm name="p_i0_0_i3_cast9"/></StgValue>
</operation>

<operation id="764" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_68 = icmp eq i9 %p_i0_0_i3, -112

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="765" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="766" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %p_i0_3 = add i9 %p_i0_0_i3, 1

]]></Node>
<StgValue><ssdm name="p_i0_3"/></StgValue>
</operation>

<operation id="767" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_68, label %"operator=.exit3", label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %p4_output_data_V_ad_1 = getelementptr [400 x i16]* %p4_output_data_V, i64 0, i64 %p_i0_0_i3_cast9

]]></Node>
<StgValue><ssdm name="p4_output_data_V_ad_1"/></StgValue>
</operation>

<operation id="769" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="9">
<![CDATA[
:1  %p4_output_data_V_lo = load i16* %p4_output_data_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="p4_output_data_V_lo"/></StgValue>
</operation>

<operation id="770" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="15">
<![CDATA[
operator=.exit3:0  call fastcc void @forward.4([400 x i16]* %c5_input_data_V, [120 x i16]* %c5_output_data_V, [48000 x i16]* %c5_W_data_V, [400 x i16]* %c5_inpad_data_V, [120 x i16]* %c5_relu1_input_data, [120 x i15]* %c5_relu1_output_dat)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="771" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="9">
<![CDATA[
:1  %p4_output_data_V_lo = load i16* %p4_output_data_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="p4_output_data_V_lo"/></StgValue>
</operation>

<operation id="772" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %c5_input_data_V_add_1 = getelementptr [400 x i16]* %c5_input_data_V, i64 0, i64 %p_i0_0_i3_cast9

]]></Node>
<StgValue><ssdm name="c5_input_data_V_add_1"/></StgValue>
</operation>

<operation id="773" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:3  store i16 %p4_output_data_V_lo, i16* %c5_input_data_V_add_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="775" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="15">
<![CDATA[
operator=.exit3:0  call fastcc void @forward.4([400 x i16]* %c5_input_data_V, [120 x i16]* %c5_output_data_V, [48000 x i16]* %c5_W_data_V, [400 x i16]* %c5_inpad_data_V, [120 x i16]* %c5_relu1_input_data, [120 x i15]* %c5_relu1_output_dat)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0">
<![CDATA[
operator=.exit3:1  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="777" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %p_i0_0_i4 = phi i7 [ 0, %"operator=.exit3" ], [ %p_i0_4, %29 ]

]]></Node>
<StgValue><ssdm name="p_i0_0_i4"/></StgValue>
</operation>

<operation id="778" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="7">
<![CDATA[
:1  %p_i0_0_i4_cast8 = zext i7 %p_i0_0_i4 to i64

]]></Node>
<StgValue><ssdm name="p_i0_0_i4_cast8"/></StgValue>
</operation>

<operation id="779" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %tmp_69 = icmp eq i7 %p_i0_0_i4, -8

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="780" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="781" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %p_i0_4 = add i7 %p_i0_0_i4, 1

]]></Node>
<StgValue><ssdm name="p_i0_4"/></StgValue>
</operation>

<operation id="782" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_69, label %"operator=.exit4.preheader", label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="783" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %c5_output_data_V_ad_1 = getelementptr [120 x i16]* %c5_output_data_V, i64 0, i64 %p_i0_0_i4_cast8

]]></Node>
<StgValue><ssdm name="c5_output_data_V_ad_1"/></StgValue>
</operation>

<operation id="784" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="7">
<![CDATA[
:1  %c5_output_data_V_lo = load i16* %c5_output_data_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="c5_output_data_V_lo"/></StgValue>
</operation>

<operation id="785" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
operator=.exit4.preheader:0  br label %"operator=.exit4"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="786" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="7">
<![CDATA[
:1  %c5_output_data_V_lo = load i16* %c5_output_data_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="c5_output_data_V_lo"/></StgValue>
</operation>

<operation id="787" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %fc6_input_data_V_ad_1 = getelementptr [120 x i16]* %fc6_input_data_V, i64 0, i64 %p_i0_0_i4_cast8

]]></Node>
<StgValue><ssdm name="fc6_input_data_V_ad_1"/></StgValue>
</operation>

<operation id="788" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
:3  store i16 %c5_output_data_V_lo, i16* %fc6_input_data_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="790" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
operator=.exit4:0  %p_z_assign = phi i4 [ %i_filter, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.1.i ], [ 0, %"operator=.exit4.preheader" ]

]]></Node>
<StgValue><ssdm name="p_z_assign"/></StgValue>
</operation>

<operation id="791" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
operator=.exit4:1  %exitcond_i = icmp eq i4 %p_z_assign, -6

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="792" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
operator=.exit4:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="793" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
operator=.exit4:3  %i_filter = add i4 %p_z_assign, 1

]]></Node>
<StgValue><ssdm name="i_filter"/></StgValue>
</operation>

<operation id="794" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
operator=.exit4:4  br i1 %exitcond_i, label %forward.exit.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.preheader.i:0  %tmp_i4 = zext i4 %p_z_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="796" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.preheader.i:1  %tmp_70 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %p_z_assign, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="797" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.preheader.i:2  %p_shl6_cast = zext i11 %tmp_70 to i12

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="798" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.preheader.i:3  %tmp_71 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %p_z_assign, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="799" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.preheader.i:4  %p_shl7_cast = zext i7 %tmp_71 to i12

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="800" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.preheader.i:5  %tmp_72 = sub i12 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="801" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.preheader.i:6  br label %.preheader.0.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
forward.exit.preheader:0  br label %forward.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="803" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader.0.0.i:0  %p_Val2_0_i = phi i16 [ %dot_out_V_0_i, %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i ], [ 0, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.preheader.i ]

]]></Node>
<StgValue><ssdm name="p_Val2_0_i"/></StgValue>
</operation>

<operation id="804" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader.0.0.i:1  %p_z_assign_1_0_i = phi i7 [ %i_z_0_i, %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i ], [ 0, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.preheader.i ]

]]></Node>
<StgValue><ssdm name="p_z_assign_1_0_i"/></StgValue>
</operation>

<operation id="805" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0.0.i:2  %exitcond_0_i = icmp eq i7 %p_z_assign_1_0_i, -8

]]></Node>
<StgValue><ssdm name="exitcond_0_i"/></StgValue>
</operation>

<operation id="806" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0.0.i:3  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="807" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0.0.i:4  %i_z_0_i = add i7 %p_z_assign_1_0_i, 1

]]></Node>
<StgValue><ssdm name="i_z_0_i"/></StgValue>
</operation>

<operation id="808" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.0.i:5  br i1 %exitcond_0_i, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.1.i, label %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i:0  %tmp_132_0_i = zext i7 %p_z_assign_1_0_i to i64

]]></Node>
<StgValue><ssdm name="tmp_132_0_i"/></StgValue>
</operation>

<operation id="810" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i:1  %tmp_132_0_i_cast = zext i7 %p_z_assign_1_0_i to i12

]]></Node>
<StgValue><ssdm name="tmp_132_0_i_cast"/></StgValue>
</operation>

<operation id="811" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i:2  %tmp_74 = add i12 %tmp_132_0_i_cast, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="812" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i:3  %tmp_97_cast = sext i12 %tmp_74 to i64

]]></Node>
<StgValue><ssdm name="tmp_97_cast"/></StgValue>
</operation>

<operation id="813" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i:4  %fc6_W_data_V_addr_3 = getelementptr [1200 x i16]* %fc6_W_data_V, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="fc6_W_data_V_addr_3"/></StgValue>
</operation>

<operation id="814" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i:5  %fc6_input_data_V_ad_2 = getelementptr [120 x i16]* %fc6_input_data_V, i64 0, i64 %tmp_132_0_i

]]></Node>
<StgValue><ssdm name="fc6_input_data_V_ad_2"/></StgValue>
</operation>

<operation id="815" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i:6  %fc6_input_data_V_lo = load i16* %fc6_input_data_V_ad_2, align 2

]]></Node>
<StgValue><ssdm name="fc6_input_data_V_lo"/></StgValue>
</operation>

<operation id="816" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i:8  %fc6_W_data_V_load = load i16* %fc6_W_data_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="fc6_W_data_V_load"/></StgValue>
</operation>

<operation id="817" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.1.i:0  %fc6_output_data_V_a_1 = getelementptr [10 x i16]* %fc6_output_data_V, i64 0, i64 %tmp_i4

]]></Node>
<StgValue><ssdm name="fc6_output_data_V_a_1"/></StgValue>
</operation>

<operation id="818" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.1.i:1  store i16 %p_Val2_0_i, i16* %fc6_output_data_V_a_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="819" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.1.i:2  br label %"operator=.exit4"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="820" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i:6  %fc6_input_data_V_lo = load i16* %fc6_input_data_V_ad_2, align 2

]]></Node>
<StgValue><ssdm name="fc6_input_data_V_lo"/></StgValue>
</operation>

<operation id="821" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i:8  %fc6_W_data_V_load = load i16* %fc6_W_data_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="fc6_W_data_V_load"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="822" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="28" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i:7  %r_V_0_i = sext i16 %fc6_input_data_V_lo to i28

]]></Node>
<StgValue><ssdm name="r_V_0_i"/></StgValue>
</operation>

<operation id="823" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="28" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i:9  %tmp_133_0_i = sext i16 %fc6_W_data_V_load to i28

]]></Node>
<StgValue><ssdm name="tmp_133_0_i"/></StgValue>
</operation>

<operation id="824" st_id="75" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i:10  %r_V_2_0_i = mul i28 %r_V_0_i, %tmp_133_0_i

]]></Node>
<StgValue><ssdm name="r_V_2_0_i"/></StgValue>
</operation>

<operation id="825" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i:11  %lhs_V_1_0_i = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_0_i, i12 0)

]]></Node>
<StgValue><ssdm name="lhs_V_1_0_i"/></StgValue>
</operation>

<operation id="826" st_id="75" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i:12  %ret_V_0_i = add i28 %lhs_V_1_0_i, %r_V_2_0_i

]]></Node>
<StgValue><ssdm name="ret_V_0_i"/></StgValue>
</operation>

<operation id="827" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i:13  %dot_out_V_0_i = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %ret_V_0_i, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="dot_out_V_0_i"/></StgValue>
</operation>

<operation id="828" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i:14  br label %.preheader.0.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="829" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
forward.exit:0  %idx7 = phi i4 [ %idx_2, %30 ], [ 0, %forward.exit.preheader ]

]]></Node>
<StgValue><ssdm name="idx7"/></StgValue>
</operation>

<operation id="830" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
forward.exit:1  %exitcond = icmp eq i4 %idx7, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="831" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
forward.exit:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="832" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
forward.exit:3  %idx_2 = add i4 %idx7, 1

]]></Node>
<StgValue><ssdm name="idx_2"/></StgValue>
</operation>

<operation id="833" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
forward.exit:4  br i1 %exitcond, label %31, label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_73 = zext i4 %idx7 to i64

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="835" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc6_output_data_V_a_2 = getelementptr [10 x i16]* %fc6_output_data_V, i64 0, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="fc6_output_data_V_a_2"/></StgValue>
</operation>

<operation id="836" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="4">
<![CDATA[
:2  %valOut_V = load i16* %fc6_output_data_V_a_2, align 2

]]></Node>
<StgValue><ssdm name="valOut_V"/></StgValue>
</operation>

<operation id="837" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="838" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="4">
<![CDATA[
:2  %valOut_V = load i16* %fc6_output_data_V_a_2, align 2

]]></Node>
<StgValue><ssdm name="valOut_V"/></StgValue>
</operation>

<operation id="839" st_id="77" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %outStream_V_V, i16 %valOut_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="840" st_id="78" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %outStream_V_V, i16 %valOut_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %forward.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
