Time resolution is 1 ps
Time D clk reset Q
                   0 0 0 0 x
                5000 0 1 0 0
               10000 1 0 0 0
               15000 1 1 0 1
               20000 0 0 0 1
               25000 0 1 0 0
               30000 1 0 0 0
               35000 1 1 0 1
               40000 0 0 0 1
               45000 0 1 0 0
               50000 0 0 1 0
               55000 0 1 1 0
               60000 0 0 0 0
               65000 0 1 0 0
               70000 1 0 0 0
               75000 1 1 0 1
$finish called at time : 80 ns : File "C:/Users/beyza/Documents/GitHub/verilog/d_flip_flop/d_flip_flop.srcs/sim_1/new/tb.v" Line 33
