$date
	Thu May  7 20:22:55 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module demux1_8_tb $end
$var wire 16 ! output8 [15:0] $end
$var wire 16 " output7 [15:0] $end
$var wire 16 # output6 [15:0] $end
$var wire 16 $ output5 [15:0] $end
$var wire 16 % output4 [15:0] $end
$var wire 16 & output3 [15:0] $end
$var wire 16 ' output2 [15:0] $end
$var wire 16 ( output1 [15:0] $end
$var reg 16 ) input1 [15:0] $end
$var reg 3 * selector [2:0] $end
$scope module mux $end
$var wire 16 + input1 [15:0] $end
$var wire 3 , selector [2:0] $end
$var wire 16 - submodule2_d [15:0] $end
$var wire 16 . submodule2_c [15:0] $end
$var wire 16 / submodule2_b [15:0] $end
$var wire 16 0 submodule2_a [15:0] $end
$var wire 16 1 submodule1_d [15:0] $end
$var wire 16 2 submodule1_c [15:0] $end
$var wire 16 3 submodule1_b [15:0] $end
$var wire 16 4 submodule1_a [15:0] $end
$var wire 16 5 output8 [15:0] $end
$var wire 16 6 output7 [15:0] $end
$var wire 16 7 output6 [15:0] $end
$var wire 16 8 output5 [15:0] $end
$var wire 16 9 output4 [15:0] $end
$var wire 16 : output3 [15:0] $end
$var wire 16 ; output2 [15:0] $end
$var wire 16 < output1 [15:0] $end
$scope module mux1 $end
$var wire 16 = input1 [15:0] $end
$var wire 2 > selector [1:0] $end
$var wire 16 ? submodule2_b [15:0] $end
$var wire 16 @ submodule2_a [15:0] $end
$var wire 16 A submodule1_b [15:0] $end
$var wire 16 B submodule1_a [15:0] $end
$var wire 16 C output4 [15:0] $end
$var wire 16 D output3 [15:0] $end
$var wire 16 E output2 [15:0] $end
$var wire 16 F output1 [15:0] $end
$scope module mux1 $end
$var wire 16 G input1 [15:0] $end
$var wire 1 H selector $end
$var wire 16 I output2 [15:0] $end
$var wire 16 J output1 [15:0] $end
$upscope $end
$scope module mux2 $end
$var wire 16 K input1 [15:0] $end
$var wire 1 L selector $end
$var wire 16 M output2 [15:0] $end
$var wire 16 N output1 [15:0] $end
$upscope $end
$upscope $end
$scope module mux2 $end
$var wire 16 O input1 [15:0] $end
$var wire 2 P selector [1:0] $end
$var wire 16 Q submodule2_b [15:0] $end
$var wire 16 R submodule2_a [15:0] $end
$var wire 16 S submodule1_b [15:0] $end
$var wire 16 T submodule1_a [15:0] $end
$var wire 16 U output4 [15:0] $end
$var wire 16 V output3 [15:0] $end
$var wire 16 W output2 [15:0] $end
$var wire 16 X output1 [15:0] $end
$scope module mux1 $end
$var wire 16 Y input1 [15:0] $end
$var wire 1 Z selector $end
$var wire 16 [ output2 [15:0] $end
$var wire 16 \ output1 [15:0] $end
$upscope $end
$scope module mux2 $end
$var wire 16 ] input1 [15:0] $end
$var wire 1 ^ selector $end
$var wire 16 _ output2 [15:0] $end
$var wire 16 ` output1 [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11010100100100 `
b0 _
0^
b11010100100100 ]
b11010100100100 \
b0 [
0Z
b11010100100100 Y
b11010100100100 X
b0 W
b0 V
b0 U
b11010100100100 T
b0 S
b11010100100100 R
b0 Q
b0 P
b11010100100100 O
b11010100100100 N
b0 M
0L
b11010100100100 K
b11010100100100 J
b0 I
0H
b11010100100100 G
b11010100100100 F
b0 E
b0 D
b0 C
b11010100100100 B
b0 A
b11010100100100 @
b0 ?
b0 >
b11010100100100 =
b11010100100100 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b11010100100100 4
b0 3
b0 2
b0 1
b11010100100100 0
b0 /
b0 .
b0 -
b0 ,
b11010100100100 +
b0 *
b11010100100100 )
b11010100100100 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1
b0 (
b0 <
b11010100100100 '
b11010100100100 ;
b0 4
b0 F
b11010100100100 3
b11010100100100 E
b0 0
b0 X
b11010100100100 /
b11010100100100 W
b0 B
b0 J
b11010100100100 A
b11010100100100 I
b0 @
b0 N
b11010100100100 ?
b11010100100100 M
b0 T
b0 \
b11010100100100 S
b11010100100100 [
b0 R
b0 `
b11010100100100 Q
b11010100100100 _
1H
1L
1Z
1^
b1 >
b1 P
b1 *
b1 ,
#2
b11010100100100 &
b11010100100100 :
b11010100100100 2
b11010100100100 D
b0 '
b0 ;
b0 %
b0 9
b11010100100100 .
b11010100100100 V
b11010100100100 B
b11010100100100 J
b0 A
b0 I
b11010100100100 @
b11010100100100 N
b0 ?
b0 M
b0 3
b0 E
b0 1
b0 C
b11010100100100 T
b11010100100100 \
b0 S
b0 [
b11010100100100 R
b11010100100100 `
b0 Q
b0 _
b0 /
b0 W
b0 -
b0 U
0H
0L
0Z
0^
b10 >
b10 P
b10 *
b10 ,
#3
b0 &
b0 :
b11010100100100 %
b11010100100100 9
b0 2
b0 D
b11010100100100 1
b11010100100100 C
b0 .
b0 V
b11010100100100 -
b11010100100100 U
b0 B
b0 J
b11010100100100 A
b11010100100100 I
b0 @
b0 N
b11010100100100 ?
b11010100100100 M
b0 T
b0 \
b11010100100100 S
b11010100100100 [
b0 R
b0 `
b11010100100100 Q
b11010100100100 _
1H
1L
1Z
1^
b11 >
b11 P
b11 *
b11 ,
#4
b11010100100100 $
b11010100100100 8
b11010100100100 4
b11010100100100 F
b11010100100100 0
b11010100100100 X
b0 #
b0 7
b11010100100100 B
b11010100100100 J
b0 A
b0 I
b11010100100100 @
b11010100100100 N
b0 ?
b0 M
b0 3
b0 E
b0 1
b0 C
b11010100100100 T
b11010100100100 \
b0 S
b0 [
b11010100100100 R
b11010100100100 `
b0 Q
b0 _
b0 /
b0 W
b0 -
b0 U
0H
0L
0Z
0^
b0 %
b0 9
b0 !
b0 5
b0 >
b0 P
b100 *
b100 ,
#5
b0 $
b0 8
b11010100100100 #
b11010100100100 7
b0 4
b0 F
b11010100100100 3
b11010100100100 E
b0 0
b0 X
b11010100100100 /
b11010100100100 W
b0 B
b0 J
b11010100100100 A
b11010100100100 I
b0 @
b0 N
b11010100100100 ?
b11010100100100 M
b0 T
b0 \
b11010100100100 S
b11010100100100 [
b0 R
b0 `
b11010100100100 Q
b11010100100100 _
1H
1L
1Z
1^
b1 >
b1 P
b101 *
b101 ,
#6
b11010100100100 "
b11010100100100 6
b11010100100100 2
b11010100100100 D
b11010100100100 .
b11010100100100 V
b0 #
b0 7
b0 !
b0 5
b11010100100100 B
b11010100100100 J
b0 A
b0 I
b11010100100100 @
b11010100100100 N
b0 ?
b0 M
b0 3
b0 E
b0 1
b0 C
b11010100100100 T
b11010100100100 \
b0 S
b0 [
b11010100100100 R
b11010100100100 `
b0 Q
b0 _
b0 /
b0 W
b0 -
b0 U
0H
0L
0Z
0^
b10 >
b10 P
b110 *
b110 ,
#7
b0 "
b0 6
b11010100100100 !
b11010100100100 5
b0 2
b0 D
b11010100100100 1
b11010100100100 C
b0 .
b0 V
b11010100100100 -
b11010100100100 U
b0 B
b0 J
b11010100100100 A
b11010100100100 I
b0 @
b0 N
b11010100100100 ?
b11010100100100 M
b0 T
b0 \
b11010100100100 S
b11010100100100 [
b0 R
b0 `
b11010100100100 Q
b11010100100100 _
1H
1L
1Z
1^
b11 >
b11 P
b111 *
b111 ,
#8
b11010100100100 (
b11010100100100 <
b11010100100100 4
b11010100100100 F
b0 '
b0 ;
b11010100100100 0
b11010100100100 X
b11010100100100 B
b11010100100100 J
b0 A
b0 I
b11010100100100 @
b11010100100100 N
b0 ?
b0 M
b0 3
b0 E
b0 1
b0 C
b11010100100100 T
b11010100100100 \
b0 S
b0 [
b11010100100100 R
b11010100100100 `
b0 Q
b0 _
b0 /
b0 W
b0 -
b0 U
0H
0L
0Z
0^
b0 %
b0 9
b0 !
b0 5
b0 >
b0 P
b0 *
b0 ,
