```verilog
module top_module( 
    input [99:0] in,
    output [98:0] out_both,
    output [99:1] out_any,
    output [99:0] out_different );

    assign out_both = in[99:1] & in[98:0];               // Both bits are '1'
    assign out_any = in[99:1] | in[98:0];                // Any bit is '1'
    assign out_different = in ^ {in[0], in[99:1]};       // Bits are different

endmodule
```