Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Thu Jul 27 18:40:08 2023
| Host         : gaphs17.portoalegre.pucrsnet.br running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------------+------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | uart/uart_tx_inst/sig_r            | reset_IBUF       |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | uart/uart_rx_inst/data_cnt         | reset_IBUF       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG | uart/uart_rx_inst/sig_q[4]_i_1_n_0 | reset_IBUF       |                2 |              5 |         2.50 |
|  clock_IBUF_BUFG | uart/uart_rx_inst/data_r0          | reset_IBUF       |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG | uart/uart_rx_inst/data_tmp_r_0     | reset_IBUF       |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG | uart/uart_tx_inst/data_r_1         | reset_IBUF       |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG | uart/uart_tx_inst/clk_cnt_0        | reset_IBUF       |                5 |             11 |         2.20 |
|  clock_IBUF_BUFG | uart/uart_rx_inst/clk_cnt          | reset_IBUF       |                5 |             11 |         2.20 |
|  clock_IBUF_BUFG |                                    | reset_IBUF       |                6 |             13 |         2.17 |
+------------------+------------------------------------+------------------+------------------+----------------+--------------+


