0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Adder-Subtractor/Adder-Subtractor.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Adder-Subtractor/Adder-Subtractor.srcs/sources_1/new/adderSubtractor.v,1643996266,verilog,,C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Adder-Subtractor/Adder-Subtractor.srcs/sources_1/new/test_bench.v,,adderSubtractor;full_add;half_adder,,,,,,,,
C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Adder-Subtractor/Adder-Subtractor.srcs/sources_1/new/test_bench.v,1643995831,verilog,,,,test_bench,,,,,,,,
