--
-- ZTH computer, based on ZTH1 CPU. RAM: 2 * 8k. ROM: 16k 

entity zth1 is 
  port(
        clk    : in std_logic;                        -- CPU clock
		  il     : in std_logic_vector(11 downto 0);    -- input lines (for peripheral)
		  ol     : out std_logic_vector(11 downto 0);   -- output lines (for peripheral)
        irq    : in std_logic_vector(7 downto 0)      -- interrupt requests
		);
end zth1

architecture behavior of zth1 is
  signal ram_h_a_bus : std_logic_vector(15 downto 0);
  signal ram_l_a_bus : std_logic_vector(15 downto 0);
  signal 