// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2022 MediaTek Inc.
 */
/********************************************
 * MT6835 MSDC DTSI File
 ********************************************/
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interconnect/mtk,mt6873-emi.h>

&mmc0 {
	host-index = <0>;
	status = "disabled";
	pinctrl-names = "default", "state_uhs";
	pinctrl-0 = <&mmc0_pins_default>;
	pinctrl-1 = <&mmc0_pins_uhs>;
	bus-width = <8>;
	max-frequency = <200000000>;
	ocr-voltage = <0x00030000>;
	cap-mmc-highspeed;
	mmc-ddr-1_8v;
	mmc-hs200-1_8v;
	mmc-hs400-1_8v;
	hs400-ds-delay = <0x12818>;
	read-dat-cnt-hs400 = <0x3>;
	no-sdio;
	no-sd;
	non-removable;
	supports-cqe;
	dvfsrc-vcore-supply = <&dvfsrc_vcore>;
	req-vcore = <650000>;
};

&mmc1 {
	host-index = <1>;
	status = "okay";
	pinctrl-names = "default", "state_uhs";
	pinctrl-0 = <&mmc1_pins_default>;
	pinctrl-1 = <&mmc1_pins_uhs>;
	bus-width = <4>;
	max-frequency = <200000000>;
	ocr-voltage = <0x00030000>;
	cap-sd-highspeed;
	sd-uhs-sdr12;
	sd-uhs-sdr25;
	sd-uhs-sdr50;
	sd-uhs-sdr104;
	sd-uhs-ddr50;
	cd-debounce-delay-ms = <0>;
	cd-gpios = <&pio 14 GPIO_ACTIVE_HIGH>;
	no-mmc;
	no-sdio;
	dvfsrc-vcore-supply = <&dvfsrc_vcore>;
	req-vcore = <650000>;
	mediatek,mmc-qos;
	interconnects = <&dvfsrc MT6873_MASTER_UFS &dvfsrc MT6873_SLAVE_DDR_EMI>;
	interconnect-names = "msdc-perf-bw";
	required-opps = <&dvfsrc_freq_opp4>;
};

&pio {
	mmc0_pins_default: mmc0default {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO185__FUNC_MSDC0_DAT0>,
				<PINMUX_GPIO186__FUNC_MSDC0_DAT1>,
				<PINMUX_GPIO187__FUNC_MSDC0_DAT2>,
				<PINMUX_GPIO188__FUNC_MSDC0_DAT3>,
				<PINMUX_GPIO189__FUNC_MSDC0_DAT4>,
				<PINMUX_GPIO190__FUNC_MSDC0_DAT5>,
				<PINMUX_GPIO191__FUNC_MSDC0_DAT6>,
				<PINMUX_GPIO192__FUNC_MSDC0_DAT7>,
				<PINMUX_GPIO183__FUNC_MSDC0_CMD>;
			input-enable;
			drive-strength = <4>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
		};
		pins_clk {
			pinmux = <PINMUX_GPIO182__FUNC_MSDC0_CLK>;
			drive-strength = <4>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
		};
		pins_rst {
			pinmux = <PINMUX_GPIO184__FUNC_MSDC0_RSTB>;
			drive-strength = <4>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_00>;
		};
	};
	mmc0_pins_uhs: mmc0@0{
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO185__FUNC_MSDC0_DAT0>,
				<PINMUX_GPIO186__FUNC_MSDC0_DAT1>,
				<PINMUX_GPIO187__FUNC_MSDC0_DAT2>,
				<PINMUX_GPIO188__FUNC_MSDC0_DAT3>,
				<PINMUX_GPIO189__FUNC_MSDC0_DAT4>,
				<PINMUX_GPIO190__FUNC_MSDC0_DAT5>,
				<PINMUX_GPIO191__FUNC_MSDC0_DAT6>,
				<PINMUX_GPIO192__FUNC_MSDC0_DAT7>,
				<PINMUX_GPIO183__FUNC_MSDC0_CMD>;
			input-enable;
			drive-strength = <4>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
		};
		pins_clk {
			pinmux = <PINMUX_GPIO182__FUNC_MSDC0_CLK>;
			drive-strength = <4>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
		};
		pins_ds {
			pinmux = <PINMUX_GPIO181__FUNC_MSDC0_DSL>;
			drive-strength = <4>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
		};
		pins_rst {
			pinmux = <PINMUX_GPIO184__FUNC_MSDC0_RSTB>;
			drive-strength = <4>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_00>;
		};
	};
	mmc1_pins_default: mmc1default {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO75__FUNC_MSDC1_DAT0>,
				<PINMUX_GPIO76__FUNC_MSDC1_DAT1>,
				<PINMUX_GPIO77__FUNC_MSDC1_DAT2>,
				<PINMUX_GPIO78__FUNC_MSDC1_DAT3>,
				<PINMUX_GPIO74__FUNC_MSDC1_CMD>;
			input-enable;
			drive-strength = <2>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
		};

		pins_clk {
			pinmux = <PINMUX_GPIO73__FUNC_MSDC1_CLK>;
			drive-strength = <3>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
		};
	};
	mmc1_pins_uhs: mmc1@0{
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO75__FUNC_MSDC1_DAT0>,
				<PINMUX_GPIO76__FUNC_MSDC1_DAT1>,
				<PINMUX_GPIO77__FUNC_MSDC1_DAT2>,
				<PINMUX_GPIO78__FUNC_MSDC1_DAT3>,
				<PINMUX_GPIO74__FUNC_MSDC1_CMD>;
			input-enable;
			drive-strength = <2>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
		};

		pins_clk {
			pinmux = <PINMUX_GPIO73__FUNC_MSDC1_CLK>;
			drive-strength = <3>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
		};
	};
};

