Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id B3FF28CEF24
	for <lists+qemu-devel@lfdr.de>; Sat, 25 May 2024 15:43:26 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1sAres-0005qg-LF; Sat, 25 May 2024 09:42:02 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <shentey@gmail.com>) id 1sAreq-0005qA-Gy
 for qemu-devel@nongnu.org; Sat, 25 May 2024 09:42:00 -0400
Received: from mail-lf1-x133.google.com ([2a00:1450:4864:20::133])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <shentey@gmail.com>) id 1sAren-0005j9-SB
 for qemu-devel@nongnu.org; Sat, 25 May 2024 09:42:00 -0400
Received: by mail-lf1-x133.google.com with SMTP id
 2adb3069b0e04-52388d9ca98so14810545e87.0
 for <qemu-devel@nongnu.org>; Sat, 25 May 2024 06:41:56 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1716644515; x=1717249315; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:message-id:references
 :in-reply-to:subject:to:from:date:from:to:cc:subject:date:message-id
 :reply-to; bh=uJKxPEBSEyHkdZ+42dxQ0u812JeUozhOgEfRU4VyyX0=;
 b=VtOHQC7vuEMb8o9u7QMBLowFZ9cLDN/BCH3tSZ/3+OK6+kJu/HcMeTAA2aQ9OmLJ7N
 jDcSUP3mZddquC4BG14snzfCLaaoh6GdIR/aN/18ZQbpCFl3638NWFXk91Cf+9cfFzBJ
 huQQLKpFy+yLMFHQEk+WQD8Wf29l3HWHw8IIerGkU0iJ7YOgmIRhu0D3+r5XSs4ZkBWs
 7M0i+fZ+EZqjUd3D7bYglmNor6S6ltgnkFJ0rKtm9kbG268j6jURulpgfweEN0Rz+GDF
 jnRSCxkrk7Veulk3mgxEZpowGIbciYvJrOzRXZ/Zai4A7FzOVYStAE7g0hmEI9DulX/+
 sxdg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1716644515; x=1717249315;
 h=content-transfer-encoding:mime-version:message-id:references
 :in-reply-to:subject:to:from:date:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=uJKxPEBSEyHkdZ+42dxQ0u812JeUozhOgEfRU4VyyX0=;
 b=mrnRKCzdet9+DBU0jcOFevlxrWRkd7gjYCbH6GzUJzjR7fjqePbLTnESYFVmdgop34
 3zW9nV2zsRNSdPGkSECoR0RDdiJyiyoWJ2IuVqHafZXGc7RcRTQn1mLB83UEbzXaLGpr
 GA3iodtuj+8sOOxNg2dV4jTcGE5H6IwvyxSuPO2mTLwmqxrk6b9GJTPBioz87s7QQ3pJ
 RAJx6TU1ECwUrY1PudC6ABYFjS0NyA2Zmbn1o0JaztcfSx1DsVbCeFJ38bU6Sgt/vDyT
 KzZLs9gHGcYIsgMtK8IEn5P7uLkBA4aLc6iuETxs08VW6wUEpA+GGu0r2UrR/w6y5QxJ
 xTZg==
X-Gm-Message-State: AOJu0Yx5PFqnUHrlAgfQdMJ2T8yR3WG5HDQj+bzdUmDSNae7lC8/gh8u
 vXjMBge2+suS8uqrgwOwV9olBuKEkZ9NF667drulvqLVnPfDLN7tTlFbng==
X-Google-Smtp-Source: AGHT+IEGYpLPYoMadkTBCCCI50YTvNQwW3IY27VDKDNxhP0YxkF8ZmtENg9V2npycMk1jnqTzMjX8Q==
X-Received: by 2002:a05:6512:20d1:b0:522:32d1:d0e with SMTP id
 2adb3069b0e04-52967c207a9mr3467512e87.67.1716644514931; 
 Sat, 25 May 2024 06:41:54 -0700 (PDT)
Received: from [127.0.0.1] (dynamic-077-191-050-204.77.191.pool.telefonica.de.
 [77.191.50.204]) by smtp.gmail.com with ESMTPSA id
 a640c23a62f3a-a626c93872esm257264766b.86.2024.05.25.06.41.54
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Sat, 25 May 2024 06:41:54 -0700 (PDT)
Date: Sat, 25 May 2024 13:41:54 +0000
From: Bernhard Beschow <shentey@gmail.com>
To: qemu-devel@nongnu.org, Peter Maydell <peter.maydell@linaro.org>,
 Richard Henderson <richard.henderson@linaro.org>
Subject: =?US-ASCII?Q?Re=3A_=5BPULL_17/20=5D_target/arm=3A_Do_memory_typ?=
 =?US-ASCII?Q?e_alignment_check_when_translation_disabled?=
In-Reply-To: <20240305135237.3111642-18-peter.maydell@linaro.org>
References: <20240305135237.3111642-1-peter.maydell@linaro.org>
 <20240305135237.3111642-18-peter.maydell@linaro.org>
Message-ID: <C875173E-4B5B-4F71-8CF4-4325F7AB7629@gmail.com>
MIME-Version: 1.0
Content-Type: text/plain;
 charset=utf-8
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::133;
 envelope-from=shentey@gmail.com; helo=mail-lf1-x133.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org



Am 5=2E M=C3=A4rz 2024 13:52:34 UTC schrieb Peter Maydell <peter=2Emaydell=
@linaro=2Eorg>:
>From: Richard Henderson <richard=2Ehenderson@linaro=2Eorg>
>
>If translation is disabled, the default memory type is Device, which
>requires alignment checking=2E  This is more optimally done early via
>the MemOp given to the TCG memory operation=2E
>
>Reviewed-by: Philippe Mathieu-Daud=C3=A9 <philmd@linaro=2Eorg>
>Reported-by: Idan Horowitz <idan=2Ehorowitz@gmail=2Ecom>
>Signed-off-by: Richard Henderson <richard=2Ehenderson@linaro=2Eorg>
>Message-id: 20240301204110=2E656742-6-richard=2Ehenderson@linaro=2Eorg
>Resolves: https://gitlab=2Ecom/qemu-project/qemu/-/issues/1204
>Signed-off-by: Richard Henderson <richard=2Ehenderson@linaro=2Eorg>
>Signed-off-by: Peter Maydell <peter=2Emaydell@linaro=2Eorg>

Hi,

This change causes an old 4=2E14=2E40 Linux kernel to panic on boot using =
the sabrelite machine:

[snip]
Alignment trap: init (1) PC=3D0x76f1e3d4 Instr=3D0x14913004 Address=3D0x76=
f34f3e FSR 0x001
Alignment trap: init (1) PC=3D0x76f1e3d8 Instr=3D0x148c3004 Address=3D0x7e=
8492bd FSR 0x801
Alignment trap: init (1) PC=3D0x76f0dab0 Instr=3D0x6823 Address=3D0x7e849f=
bb FSR 0x001
Alignment trap: init (1) PC=3D0x76f0dab2 Instr=3D0x6864 Address=3D0x7e849f=
bf FSR 0x001
scsi 0:0:0:0: Direct-Access     QEMU     QEMU HARDDISK    2=2E5+ PQ: 0 ANS=
I: 5
fsl-asoc-card sound: ASoC: CODEC DAI sgtl5000 not registered
imx-sgtl5000 sound: ASoC: CODEC DAI sgtl5000 not registered
imx-sgtl5000 sound: snd_soc_register_card failed (-517)
Alignment trap: init (1) PC=3D0x76eac95a Instr=3D0xf8dd5015 Address=3D0x7e=
849b05 FSR 0x001
Alignment trap: not handling instruction f8dd5015 at [<76eac95a>]
Unhandled fault: alignment exception (0x001) at 0x7e849b05
pgd =3D 9c59c000
[7e849b05] *pgd=3D2c552831, *pte=3D109eb34f, *ppte=3D109eb83f
Kernel panic - not syncing: Attempted to kill init! exitcode=3D0x00000007

---[ end Kernel panic - not syncing: Attempted to kill init! exitcode=3D0x=
00000007

As you can see, some alignment exceptions are handled by the kernel, the l=
ast one isn't=2E I added some additional printk()'s and traced it down to t=
his location in the kernel: <https://github=2Ecom/torvalds/linux/blob/v4=2E=
14/arch/arm/mm/alignment=2Ec#L762> which claims that ARMv6++ CPUs can handl=
e up to word-sized unaligned accesses, thus no fixup is needed=2E

I hope that this will be sufficient for a fix=2E Let me know if you need a=
ny additional information=2E

Best regards,
Bernhard

>---
> target/arm/tcg/hflags=2Ec | 34 ++++++++++++++++++++++++++++++++--
> 1 file changed, 32 insertions(+), 2 deletions(-)
>
>diff --git a/target/arm/tcg/hflags=2Ec b/target/arm/tcg/hflags=2Ec
>index 8e5d35d9227=2E=2E5da1b0fc1d4 100644
>--- a/target/arm/tcg/hflags=2Ec
>+++ b/target/arm/tcg/hflags=2Ec
>@@ -26,6 +26,35 @@ static inline bool fgt_svc(CPUARMState *env, int el)
>         FIELD_EX64(env->cp15=2Efgt_exec[FGTREG_HFGITR], HFGITR_EL2, SVC_=
EL1);
> }
>=20
>+/* Return true if memory alignment should be enforced=2E */
>+static bool aprofile_require_alignment(CPUARMState *env, int el, uint64_=
t sctlr)
>+{
>+#ifdef CONFIG_USER_ONLY
>+    return false;
>+#else
>+    /* Check the alignment enable bit=2E */
>+    if (sctlr & SCTLR_A) {
>+        return true;
>+    }
>+
>+    /*
>+     * If translation is disabled, then the default memory type is
>+     * Device(-nGnRnE) instead of Normal, which requires that alignment
>+     * be enforced=2E  Since this affects all ram, it is most efficient
>+     * to handle this during translation=2E
>+     */
>+    if (sctlr & SCTLR_M) {
>+        /* Translation enabled: memory type in PTE via MAIR_ELx=2E */
>+        return false;
>+    }
>+    if (el < 2 && (arm_hcr_el2_eff(env) & (HCR_DC | HCR_VM))) {
>+        /* Stage 2 translation enabled: memory type in PTE=2E */
>+        return false;
>+    }
>+    return true;
>+#endif
>+}
>+
> static CPUARMTBFlags rebuild_hflags_common(CPUARMState *env, int fp_el,
>                                            ARMMMUIdx mmu_idx,
>                                            CPUARMTBFlags flags)
>@@ -121,8 +150,9 @@ static CPUARMTBFlags rebuild_hflags_a32(CPUARMState *=
env, int fp_el,
> {
>     CPUARMTBFlags flags =3D {};
>     int el =3D arm_current_el(env);
>+    uint64_t sctlr =3D arm_sctlr(env, el);
>=20
>-    if (arm_sctlr(env, el) & SCTLR_A) {
>+    if (aprofile_require_alignment(env, el, sctlr)) {
>         DP_TBFLAG_ANY(flags, ALIGN_MEM, 1);
>     }
>=20
>@@ -223,7 +253,7 @@ static CPUARMTBFlags rebuild_hflags_a64(CPUARMState *=
env, int el, int fp_el,
>=20
>     sctlr =3D regime_sctlr(env, stage1);
>=20
>-    if (sctlr & SCTLR_A) {
>+    if (aprofile_require_alignment(env, el, sctlr)) {
>         DP_TBFLAG_ANY(flags, ALIGN_MEM, 1);
>     }
>=20

