srcscan starts
INFO: analyzing module design_1_pulse_formatter_0_0 (VERI-9002)
INFO: analyzing module inv_chain_v2 (VERI-9002)
INFO: analyzing module pulse_formatter (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:design_1_pulse_formatter_0_0
END of tops
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_pulse_formatter_0_0/synth/design_1_pulse_formatter_0_0.v(58): INFO: compiling module 'design_1_pulse_formatter_0_0_default' (VERI-1018)
ModName: inv_chain_v2(N=31)
ModName: pulse_formatter(INV_COUNT=31)
BaseName inv_chain_v2 has 1 entries
BaseName pulse_formatter has 1 entries
srcscan exits with return value 0
