// Seed: 4238957563
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  inout id_1;
  logic id_3 = 1;
  logic id_4;
  type_7(
      1, 1'b0
  );
endmodule
