# RISC_V-CPU
a simulation of RISC V cpu which is implemented in verilog
