+====================+====================+===============================================================================================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock  | Pin                                                                                                                                                                                                                                           |
+====================+====================+===============================================================================================================================================================================================================================================+
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[14]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[6]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[18]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[15]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[12]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[13]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[19]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[8]/CE                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[23]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[25]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[17]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[7]/CE                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[6]/CE                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[5]/CE                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[11]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[27]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[21]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[10]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[4]/CE                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[2]/CE                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[3]/CE                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[1]/CE                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[9]/CE                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[0]/CE                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[22]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[16]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[28]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[14]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[24]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[20]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[26]/CE                                                                                                                                                                                                                             |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[17]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[25]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[23]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[21]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[22]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[3]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[9]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[28]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[27]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[8]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[1]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[26]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[20]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[19]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[4]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[28]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[8]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[25]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[2]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[23]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[20]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[3]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[7]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[10]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[27]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[5]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[9]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[4]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[6]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[24]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[26]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[11]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[7]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[19]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[12]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[24]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[22]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[18]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[17]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[18]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[14]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[15]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[2]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[16]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[13]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[5]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[15]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[13]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[11]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[10]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[1]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_2_reg[0]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[12]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[16]/D                                                                                                                                                                                                                              |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[0]/D                                                                                                                                                                                                                               |
| clk_out4_clk_wiz_0 | clk_out4_clk_wiz_0 | ureg_1_reg[21]/D                                                                                                                                                                                                                              |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_blue_reg[1]/D                                                                                                                                                                                                                 |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_green_reg[2]/D                                                                                                                                                                                                                |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_red_reg[2]/D                                                                                                                                                                                                                  |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_blue_reg[4]/D                                                                                                                                                                                                                 |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_blue_reg[3]/D                                                                                                                                                                                                                 |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_red_reg[4]/D                                                                                                                                                                                                                  |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_blue_reg[5]/D                                                                                                                                                                                                                 |
| clk_1x_pre         | clk_1x_pre         | Inst_dvid/shift_blue_reg[0]/D                                                                                                                                                                                                                 |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_green_reg[1]/D                                                                                                                                                                                                                |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_red_reg[0]/D                                                                                                                                                                                                                  |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_green_reg[4]/D                                                                                                                                                                                                                |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_red_reg[3]/D                                                                                                                                                                                                                  |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_green_reg[5]/D                                                                                                                                                                                                                |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_green_reg[7]/D                                                                                                                                                                                                                |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_blue_reg[6]/D                                                                                                                                                                                                                 |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_blue_reg[7]/D                                                                                                                                                                                                                 |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_red_reg[6]/D                                                                                                                                                                                                                  |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_red_reg[5]/D                                                                                                                                                                                                                  |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_red_reg[7]/D                                                                                                                                                                                                                  |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_red_reg[1]/D                                                                                                                                                                                                                  |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_green_reg[6]/D                                                                                                                                                                                                                |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_green_reg[0]/D                                                                                                                                                                                                                |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_blue_reg[2]/D                                                                                                                                                                                                                 |
| clk_5x_pre         | clk_1x_pre         | Inst_dvid/shift_green_reg[3]/D                                                                                                                                                                                                                |
| clk_1x_pre         | clk_1x_pre         | Inst_dvid/shift_blue_reg[8]/D                                                                                                                                                                                                                 |
| clk_1x_pre         | clk_1x_pre         | Inst_dvid/shift_blue_reg[9]/D                                                                                                                                                                                                                 |
| clk_1x_pre         | clk_1x_pre         | Inst_dvid/shift_green_reg[9]/D                                                                                                                                                                                                                |
| clk_1x_pre         | clk_1x_pre         | Inst_dvid/shift_green_reg[8]/D                                                                                                                                                                                                                |
| clk_1x_pre         | clk_1x_pre         | Inst_dvid/shift_red_reg[9]/D                                                                                                                                                                                                                  |
| clk_1x_pre         | clk_1x_pre         | Inst_dvid/shift_red_reg[8]/D                                                                                                                                                                                                                  |
| oserdes_clk_1      | oserdes_clk_1      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_2      | oserdes_clk_2      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_6      | oserdes_clk_6      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_1      | oserdes_clk_1      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_2      | oserdes_clk_2      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_6      | oserdes_clk_6      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_1      | oserdes_clk_1      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_3      | oserdes_clk_3      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_3      | oserdes_clk_3      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_7      | oserdes_clk_7      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_7      | oserdes_clk_7      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk        | oserdes_clk        | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_1      | oserdes_clk_1      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_2      | oserdes_clk_2      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_2      | oserdes_clk_2      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_6      | oserdes_clk_6      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_6      | oserdes_clk_6      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_2      | oserdes_clk_2      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_1      | oserdes_clk_1      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_6      | oserdes_clk_6      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_2      | oserdes_clk_2      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_2      | oserdes_clk_2      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_6      | oserdes_clk_6      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_1      | oserdes_clk_1      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST                |
| oserdes_clk_5      | oserdes_clk_5      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST |
| oserdes_clk_2      | oserdes_clk_2      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_5      | oserdes_clk_5      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST |
| oserdes_clk_6      | oserdes_clk_6      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_2      | oserdes_clk_2      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST                |
| oserdes_clk_3      | oserdes_clk_3      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST                |
| oserdes_clk_6      | oserdes_clk_6      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST |
| oserdes_clk_1      | oserdes_clk_1      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_3      | oserdes_clk_3      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_7      | oserdes_clk_7      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk        | oserdes_clk        | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST                |
| oserdes_clk        | oserdes_clk        | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk        | oserdes_clk        | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_3      | oserdes_clk_3      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_7      | oserdes_clk_7      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk        | oserdes_clk        | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_1      | oserdes_clk_1      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_6      | oserdes_clk_6      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST |
| oserdes_clk_3      | oserdes_clk_3      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_7      | oserdes_clk_7      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk        | oserdes_clk        | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_3      | oserdes_clk_3      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_7      | oserdes_clk_7      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_3      | oserdes_clk_3      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_7      | oserdes_clk_7      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk        | oserdes_clk        | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk        | oserdes_clk        | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_4      | oserdes_clk_4      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_1      | oserdes_clk_1      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_2      | oserdes_clk_2      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_4      | oserdes_clk_4      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk        | oserdes_clk        | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_1      | oserdes_clk_1      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_3      | oserdes_clk_3      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_6      | oserdes_clk_6      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_7      | oserdes_clk_7      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_5      | oserdes_clk_5      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk        | oserdes_clk        | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_3      | oserdes_clk_3      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_7      | oserdes_clk_7      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| clk_pll_i          | clk_pll_i          | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/rnk_config_strobe_r_reg[0]/D                                                                                                               |
| clk_out2_clk_wiz_0 | clk_out4_clk_wiz_0 | control_DM_inst/count8bits_reg[0]/D                                                                                                                                                                                                           |
| clk_pll_i          | clk_pll_i          | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_mux/po_stg23_incdec_r_reg/D                                                                               |
| clk_out2_clk_wiz_0 | clk_out2_clk_wiz_0 | AccCuentas_inst/ID220_0/FSM_onehot_state_reg[1]/D                                                                                                                                                                                             |
| clk_out2_clk_wiz_0 | clk_out2_clk_wiz_0 | AccCuentas_inst/ID220_0/FSM_onehot_state_reg[2]/D                                                                                                                                                                                             |
| clk_pll_i          | clk_pll_i          | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_final_chk_reg/D                                                                                                               |
| clk_5x_pre         | clk_5x_pre         | Inst_dvid/ODDR2_blue/D2                                                                                                                                                                                                                       |
| clk_pll_i          | clk_pll_i          | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_mux/po_setup_r_reg[0]/D                                                                                   |
| clk_pll_i          | clk_pll_i          | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_mux/po_setup_r_reg[1]/D                                                                                   |
+--------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
