
02_Non-Preemptive Event-Triggered Scheduling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000780c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08007920  08007920  00008920  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d14  08007d14  00009204  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007d14  08007d14  00008d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d1c  08007d1c  00009204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d1c  08007d1c  00008d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d20  08007d20  00008d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  08007d24  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  20000204  08007f28  00009204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004e4  08007f28  000094e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY
 12 .debug_info   000106df  00000000  00000000  0000922d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024bd  00000000  00000000  0001990c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010d8  00000000  00000000  0001bdd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d46  00000000  00000000  0001cea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001985c  00000000  00000000  0001dbee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013437  00000000  00000000  0003744a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093b5b  00000000  00000000  0004a881  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000de3dc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000593c  00000000  00000000  000de420  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  000e3d5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000204 	.word	0x20000204
 800012c:	00000000 	.word	0x00000000
 8000130:	08007904 	.word	0x08007904

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000208 	.word	0x20000208
 800014c:	08007904 	.word	0x08007904

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_f2iz>:
 8001030:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001034:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001038:	d30f      	bcc.n	800105a <__aeabi_f2iz+0x2a>
 800103a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800103e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001042:	d90d      	bls.n	8001060 <__aeabi_f2iz+0x30>
 8001044:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001048:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800104c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001050:	fa23 f002 	lsr.w	r0, r3, r2
 8001054:	bf18      	it	ne
 8001056:	4240      	negne	r0, r0
 8001058:	4770      	bx	lr
 800105a:	f04f 0000 	mov.w	r0, #0
 800105e:	4770      	bx	lr
 8001060:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001064:	d101      	bne.n	800106a <__aeabi_f2iz+0x3a>
 8001066:	0242      	lsls	r2, r0, #9
 8001068:	d105      	bne.n	8001076 <__aeabi_f2iz+0x46>
 800106a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800106e:	bf08      	it	eq
 8001070:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001074:	4770      	bx	lr
 8001076:	f04f 0000 	mov.w	r0, #0
 800107a:	4770      	bx	lr

0800107c <CLCD_Delay>:
******************************************************************************************************************/
#include "CLCD_I2C.h"

//************************** Low Level Function ****************************************************************//
static void CLCD_Delay(uint16_t Time)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(Time);
 8001086:	88fb      	ldrh	r3, [r7, #6]
 8001088:	4618      	mov	r0, r3
 800108a:	f001 f85d 	bl	8002148 <HAL_Delay>
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <CLCD_WriteI2C>:
static void CLCD_WriteI2C(CLCD_I2C_Name* LCD, uint8_t Data, uint8_t Mode)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	b086      	sub	sp, #24
 800109a:	af02      	add	r7, sp, #8
 800109c:	6078      	str	r0, [r7, #4]
 800109e:	460b      	mov	r3, r1
 80010a0:	70fb      	strb	r3, [r7, #3]
 80010a2:	4613      	mov	r3, r2
 80010a4:	70bb      	strb	r3, [r7, #2]
	char Data_H;
	char Data_L;
	uint8_t Data_I2C[4];
	Data_H = Data&0xF0;
 80010a6:	78fb      	ldrb	r3, [r7, #3]
 80010a8:	f023 030f 	bic.w	r3, r3, #15
 80010ac:	73fb      	strb	r3, [r7, #15]
	Data_L = (Data<<4)&0xF0;
 80010ae:	78fb      	ldrb	r3, [r7, #3]
 80010b0:	011b      	lsls	r3, r3, #4
 80010b2:	73bb      	strb	r3, [r7, #14]
	if(LCD->BACKLIGHT)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	7adb      	ldrb	r3, [r3, #11]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d007      	beq.n	80010cc <CLCD_WriteI2C+0x36>
	{
		Data_H |= LCD_BACKLIGHT; 
 80010bc:	7bfb      	ldrb	r3, [r7, #15]
 80010be:	f043 0308 	orr.w	r3, r3, #8
 80010c2:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_BACKLIGHT; 
 80010c4:	7bbb      	ldrb	r3, [r7, #14]
 80010c6:	f043 0308 	orr.w	r3, r3, #8
 80010ca:	73bb      	strb	r3, [r7, #14]
	}
	if(Mode == CLCD_DATA)
 80010cc:	78bb      	ldrb	r3, [r7, #2]
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d108      	bne.n	80010e4 <CLCD_WriteI2C+0x4e>
	{
		Data_H |= LCD_RS;
 80010d2:	7bfb      	ldrb	r3, [r7, #15]
 80010d4:	f043 0301 	orr.w	r3, r3, #1
 80010d8:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_RS;
 80010da:	7bbb      	ldrb	r3, [r7, #14]
 80010dc:	f043 0301 	orr.w	r3, r3, #1
 80010e0:	73bb      	strb	r3, [r7, #14]
 80010e2:	e00a      	b.n	80010fa <CLCD_WriteI2C+0x64>
	}
	else if(Mode == CLCD_COMMAND)
 80010e4:	78bb      	ldrb	r3, [r7, #2]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d107      	bne.n	80010fa <CLCD_WriteI2C+0x64>
	{
		Data_H &= ~LCD_RS;
 80010ea:	7bfb      	ldrb	r3, [r7, #15]
 80010ec:	f023 0301 	bic.w	r3, r3, #1
 80010f0:	73fb      	strb	r3, [r7, #15]
		Data_L &= ~LCD_RS;
 80010f2:	7bbb      	ldrb	r3, [r7, #14]
 80010f4:	f023 0301 	bic.w	r3, r3, #1
 80010f8:	73bb      	strb	r3, [r7, #14]
	}
	Data_I2C[0] = Data_H|LCD_EN;
 80010fa:	7bfb      	ldrb	r3, [r7, #15]
 80010fc:	f043 0304 	orr.w	r3, r3, #4
 8001100:	b2db      	uxtb	r3, r3
 8001102:	723b      	strb	r3, [r7, #8]
	CLCD_Delay(1);
 8001104:	2001      	movs	r0, #1
 8001106:	f7ff ffb9 	bl	800107c <CLCD_Delay>
	Data_I2C[1] = Data_H;
 800110a:	7bfb      	ldrb	r3, [r7, #15]
 800110c:	727b      	strb	r3, [r7, #9]
	Data_I2C[2] = Data_L|LCD_EN;
 800110e:	7bbb      	ldrb	r3, [r7, #14]
 8001110:	f043 0304 	orr.w	r3, r3, #4
 8001114:	b2db      	uxtb	r3, r3
 8001116:	72bb      	strb	r3, [r7, #10]
	CLCD_Delay(1);
 8001118:	2001      	movs	r0, #1
 800111a:	f7ff ffaf 	bl	800107c <CLCD_Delay>
	Data_I2C[3] = Data_L;
 800111e:	7bbb      	ldrb	r3, [r7, #14]
 8001120:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(LCD->I2C, LCD->ADDRESS, (uint8_t *)Data_I2C, sizeof(Data_I2C), 1000);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6818      	ldr	r0, [r3, #0]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	791b      	ldrb	r3, [r3, #4]
 800112a:	4619      	mov	r1, r3
 800112c:	f107 0208 	add.w	r2, r7, #8
 8001130:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	2304      	movs	r3, #4
 8001138:	f002 f858 	bl	80031ec <HAL_I2C_Master_Transmit>
}
 800113c:	bf00      	nop
 800113e:	3710      	adds	r7, #16
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}

08001144 <CLCD_I2C_Init>:


//************************** High Level Function ****************************************************************//
void CLCD_I2C_Init(CLCD_I2C_Name* LCD, I2C_HandleTypeDef* hi2c_CLCD, uint8_t Address, uint8_t Colums, uint8_t Rows)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	60f8      	str	r0, [r7, #12]
 800114c:	60b9      	str	r1, [r7, #8]
 800114e:	4611      	mov	r1, r2
 8001150:	461a      	mov	r2, r3
 8001152:	460b      	mov	r3, r1
 8001154:	71fb      	strb	r3, [r7, #7]
 8001156:	4613      	mov	r3, r2
 8001158:	71bb      	strb	r3, [r7, #6]
	LCD->I2C = hi2c_CLCD;
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	68ba      	ldr	r2, [r7, #8]
 800115e:	601a      	str	r2, [r3, #0]
	LCD->ADDRESS = Address;
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	79fa      	ldrb	r2, [r7, #7]
 8001164:	711a      	strb	r2, [r3, #4]
	LCD->COLUMS = Colums;
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	79ba      	ldrb	r2, [r7, #6]
 800116a:	715a      	strb	r2, [r3, #5]
	LCD->ROWS = Rows;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	7e3a      	ldrb	r2, [r7, #24]
 8001170:	719a      	strb	r2, [r3, #6]
	
	LCD->FUNCTIONSET = LCD_FUNCTIONSET|LCD_4BITMODE|LCD_2LINE|LCD_5x8DOTS;
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	2228      	movs	r2, #40	@ 0x28
 8001176:	729a      	strb	r2, [r3, #10]
	LCD->ENTRYMODE = LCD_ENTRYMODESET|LCD_ENTRYLEFT|LCD_ENTRYSHIFTDECREMENT;
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	2206      	movs	r2, #6
 800117c:	71da      	strb	r2, [r3, #7]
	LCD->DISPLAYCTRL = LCD_DISPLAYCONTROL|LCD_DISPLAYON|LCD_CURSOROFF|LCD_BLINKOFF;
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	220c      	movs	r2, #12
 8001182:	721a      	strb	r2, [r3, #8]
	LCD->CURSORSHIFT = LCD_CURSORSHIFT|LCD_CURSORMOVE|LCD_MOVERIGHT;
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	2214      	movs	r2, #20
 8001188:	725a      	strb	r2, [r3, #9]
	LCD->BACKLIGHT = LCD_BACKLIGHT;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	2208      	movs	r2, #8
 800118e:	72da      	strb	r2, [r3, #11]

	CLCD_Delay(50);
 8001190:	2032      	movs	r0, #50	@ 0x32
 8001192:	f7ff ff73 	bl	800107c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8001196:	2200      	movs	r2, #0
 8001198:	2133      	movs	r1, #51	@ 0x33
 800119a:	68f8      	ldr	r0, [r7, #12]
 800119c:	f7ff ff7b 	bl	8001096 <CLCD_WriteI2C>
//	CLCD_Delay(5);
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 80011a0:	2200      	movs	r2, #0
 80011a2:	2133      	movs	r1, #51	@ 0x33
 80011a4:	68f8      	ldr	r0, [r7, #12]
 80011a6:	f7ff ff76 	bl	8001096 <CLCD_WriteI2C>
	CLCD_Delay(5);
 80011aa:	2005      	movs	r0, #5
 80011ac:	f7ff ff66 	bl	800107c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x32, CLCD_COMMAND);
 80011b0:	2200      	movs	r2, #0
 80011b2:	2132      	movs	r1, #50	@ 0x32
 80011b4:	68f8      	ldr	r0, [r7, #12]
 80011b6:	f7ff ff6e 	bl	8001096 <CLCD_WriteI2C>
	CLCD_Delay(5);
 80011ba:	2005      	movs	r0, #5
 80011bc:	f7ff ff5e 	bl	800107c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x20, CLCD_COMMAND);
 80011c0:	2200      	movs	r2, #0
 80011c2:	2120      	movs	r1, #32
 80011c4:	68f8      	ldr	r0, [r7, #12]
 80011c6:	f7ff ff66 	bl	8001096 <CLCD_WriteI2C>
	CLCD_Delay(5);
 80011ca:	2005      	movs	r0, #5
 80011cc:	f7ff ff56 	bl	800107c <CLCD_Delay>
	
	CLCD_WriteI2C(LCD, LCD->ENTRYMODE,CLCD_COMMAND);
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	79db      	ldrb	r3, [r3, #7]
 80011d4:	2200      	movs	r2, #0
 80011d6:	4619      	mov	r1, r3
 80011d8:	68f8      	ldr	r0, [r7, #12]
 80011da:	f7ff ff5c 	bl	8001096 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL,CLCD_COMMAND);
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	7a1b      	ldrb	r3, [r3, #8]
 80011e2:	2200      	movs	r2, #0
 80011e4:	4619      	mov	r1, r3
 80011e6:	68f8      	ldr	r0, [r7, #12]
 80011e8:	f7ff ff55 	bl	8001096 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->CURSORSHIFT,CLCD_COMMAND);
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	7a5b      	ldrb	r3, [r3, #9]
 80011f0:	2200      	movs	r2, #0
 80011f2:	4619      	mov	r1, r3
 80011f4:	68f8      	ldr	r0, [r7, #12]
 80011f6:	f7ff ff4e 	bl	8001096 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->FUNCTIONSET,CLCD_COMMAND);
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	7a9b      	ldrb	r3, [r3, #10]
 80011fe:	2200      	movs	r2, #0
 8001200:	4619      	mov	r1, r3
 8001202:	68f8      	ldr	r0, [r7, #12]
 8001204:	f7ff ff47 	bl	8001096 <CLCD_WriteI2C>
	
	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY,CLCD_COMMAND);
 8001208:	2200      	movs	r2, #0
 800120a:	2101      	movs	r1, #1
 800120c:	68f8      	ldr	r0, [r7, #12]
 800120e:	f7ff ff42 	bl	8001096 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD_RETURNHOME,CLCD_COMMAND);
 8001212:	2200      	movs	r2, #0
 8001214:	2102      	movs	r1, #2
 8001216:	68f8      	ldr	r0, [r7, #12]
 8001218:	f7ff ff3d 	bl	8001096 <CLCD_WriteI2C>
}
 800121c:	bf00      	nop
 800121e:	3710      	adds	r7, #16
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}

08001224 <CLCD_I2C_SetCursor>:
void CLCD_I2C_SetCursor(CLCD_I2C_Name* LCD, uint8_t Xpos, uint8_t Ypos)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	460b      	mov	r3, r1
 800122e:	70fb      	strb	r3, [r7, #3]
 8001230:	4613      	mov	r3, r2
 8001232:	70bb      	strb	r3, [r7, #2]
	uint8_t DRAM_ADDRESS = 0x00;
 8001234:	2300      	movs	r3, #0
 8001236:	73fb      	strb	r3, [r7, #15]
	if(Xpos >= LCD->COLUMS)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	795b      	ldrb	r3, [r3, #5]
 800123c:	78fa      	ldrb	r2, [r7, #3]
 800123e:	429a      	cmp	r2, r3
 8001240:	d303      	bcc.n	800124a <CLCD_I2C_SetCursor+0x26>
	{
		Xpos = LCD->COLUMS - 1;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	795b      	ldrb	r3, [r3, #5]
 8001246:	3b01      	subs	r3, #1
 8001248:	70fb      	strb	r3, [r7, #3]
	}
	if(Ypos >= LCD->ROWS)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	799b      	ldrb	r3, [r3, #6]
 800124e:	78ba      	ldrb	r2, [r7, #2]
 8001250:	429a      	cmp	r2, r3
 8001252:	d303      	bcc.n	800125c <CLCD_I2C_SetCursor+0x38>
	{
		Ypos = LCD->ROWS -1;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	799b      	ldrb	r3, [r3, #6]
 8001258:	3b01      	subs	r3, #1
 800125a:	70bb      	strb	r3, [r7, #2]
	}
	if(Ypos == 0)
 800125c:	78bb      	ldrb	r3, [r7, #2]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d102      	bne.n	8001268 <CLCD_I2C_SetCursor+0x44>
	{
		DRAM_ADDRESS = 0x00 + Xpos;
 8001262:	78fb      	ldrb	r3, [r7, #3]
 8001264:	73fb      	strb	r3, [r7, #15]
 8001266:	e013      	b.n	8001290 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 1)
 8001268:	78bb      	ldrb	r3, [r7, #2]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d103      	bne.n	8001276 <CLCD_I2C_SetCursor+0x52>
	{
		DRAM_ADDRESS = 0x40 + Xpos;
 800126e:	78fb      	ldrb	r3, [r7, #3]
 8001270:	3340      	adds	r3, #64	@ 0x40
 8001272:	73fb      	strb	r3, [r7, #15]
 8001274:	e00c      	b.n	8001290 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 2)
 8001276:	78bb      	ldrb	r3, [r7, #2]
 8001278:	2b02      	cmp	r3, #2
 800127a:	d103      	bne.n	8001284 <CLCD_I2C_SetCursor+0x60>
	{
		DRAM_ADDRESS = 0x14 + Xpos;
 800127c:	78fb      	ldrb	r3, [r7, #3]
 800127e:	3314      	adds	r3, #20
 8001280:	73fb      	strb	r3, [r7, #15]
 8001282:	e005      	b.n	8001290 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 3)
 8001284:	78bb      	ldrb	r3, [r7, #2]
 8001286:	2b03      	cmp	r3, #3
 8001288:	d102      	bne.n	8001290 <CLCD_I2C_SetCursor+0x6c>
	{
		DRAM_ADDRESS = 0x54 + Xpos;
 800128a:	78fb      	ldrb	r3, [r7, #3]
 800128c:	3354      	adds	r3, #84	@ 0x54
 800128e:	73fb      	strb	r3, [r7, #15]
	}
	CLCD_WriteI2C(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
 8001290:	7bfb      	ldrb	r3, [r7, #15]
 8001292:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001296:	b2db      	uxtb	r3, r3
 8001298:	2200      	movs	r2, #0
 800129a:	4619      	mov	r1, r3
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7ff fefa 	bl	8001096 <CLCD_WriteI2C>
}
 80012a2:	bf00      	nop
 80012a4:	3710      	adds	r7, #16
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <CLCD_I2C_WriteChar>:
void CLCD_I2C_WriteChar(CLCD_I2C_Name* LCD, char character)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
 80012b2:	460b      	mov	r3, r1
 80012b4:	70fb      	strb	r3, [r7, #3]
	CLCD_WriteI2C(LCD, character, CLCD_DATA);
 80012b6:	78fb      	ldrb	r3, [r7, #3]
 80012b8:	2201      	movs	r2, #1
 80012ba:	4619      	mov	r1, r3
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f7ff feea 	bl	8001096 <CLCD_WriteI2C>
}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}

080012ca <CLCD_I2C_WriteString>:
void CLCD_I2C_WriteString(CLCD_I2C_Name* LCD, char *String)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	b082      	sub	sp, #8
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
 80012d2:	6039      	str	r1, [r7, #0]
	while(*String)CLCD_I2C_WriteChar(LCD, *String++);
 80012d4:	e007      	b.n	80012e6 <CLCD_I2C_WriteString+0x1c>
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	1c5a      	adds	r2, r3, #1
 80012da:	603a      	str	r2, [r7, #0]
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	4619      	mov	r1, r3
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff ffe2 	bl	80012aa <CLCD_I2C_WriteChar>
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d1f3      	bne.n	80012d6 <CLCD_I2C_WriteString+0xc>
}
 80012ee:	bf00      	nop
 80012f0:	bf00      	nop
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <CLCD_I2C_WriteNumber>:
{
	LCD->DISPLAYCTRL &= ~LCD_BLINKON;
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL, CLCD_COMMAND);
}
void CLCD_I2C_WriteNumber(CLCD_I2C_Name* LCD, float num, int decimal_places)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b08e      	sub	sp, #56	@ 0x38
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	60f8      	str	r0, [r7, #12]
 8001300:	60b9      	str	r1, [r7, #8]
 8001302:	607a      	str	r2, [r7, #4]
    int32_t int_part;
    float frac_part;
    int32_t divisor = 1;
 8001304:	2301      	movs	r3, #1
 8001306:	633b      	str	r3, [r7, #48]	@ 0x30

    if (num < 0)
 8001308:	f04f 0100 	mov.w	r1, #0
 800130c:	68b8      	ldr	r0, [r7, #8]
 800130e:	f7ff fe67 	bl	8000fe0 <__aeabi_fcmplt>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d007      	beq.n	8001328 <CLCD_I2C_WriteNumber+0x30>
    {
        CLCD_I2C_WriteChar(LCD, '-');
 8001318:	212d      	movs	r1, #45	@ 0x2d
 800131a:	68f8      	ldr	r0, [r7, #12]
 800131c:	f7ff ffc5 	bl	80012aa <CLCD_I2C_WriteChar>
        num = -num;
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001326:	60bb      	str	r3, [r7, #8]
    }

    int_part = (int32_t)num;
 8001328:	68b8      	ldr	r0, [r7, #8]
 800132a:	f7ff fe81 	bl	8001030 <__aeabi_f2iz>
 800132e:	4603      	mov	r3, r0
 8001330:	637b      	str	r3, [r7, #52]	@ 0x34
    if (int_part == 0)
 8001332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001334:	2b00      	cmp	r3, #0
 8001336:	d104      	bne.n	8001342 <CLCD_I2C_WriteNumber+0x4a>
    {
        CLCD_I2C_WriteChar(LCD, '0');
 8001338:	2130      	movs	r1, #48	@ 0x30
 800133a:	68f8      	ldr	r0, [r7, #12]
 800133c:	f7ff ffb5 	bl	80012aa <CLCD_I2C_WriteChar>
 8001340:	e033      	b.n	80013aa <CLCD_I2C_WriteNumber+0xb2>
    }
    else
    {
        char buf[10];
        int i = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	62fb      	str	r3, [r7, #44]	@ 0x2c

        while (int_part > 0)
 8001346:	e01d      	b.n	8001384 <CLCD_I2C_WriteNumber+0x8c>
        {
            buf[i++] = (int_part % 10) + '0';
 8001348:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800134a:	4b49      	ldr	r3, [pc, #292]	@ (8001470 <CLCD_I2C_WriteNumber+0x178>)
 800134c:	fb83 1302 	smull	r1, r3, r3, r2
 8001350:	1099      	asrs	r1, r3, #2
 8001352:	17d3      	asrs	r3, r2, #31
 8001354:	1ac9      	subs	r1, r1, r3
 8001356:	460b      	mov	r3, r1
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	440b      	add	r3, r1
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	1ad1      	subs	r1, r2, r3
 8001360:	b2ca      	uxtb	r2, r1
 8001362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001364:	1c59      	adds	r1, r3, #1
 8001366:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8001368:	3230      	adds	r2, #48	@ 0x30
 800136a:	b2d2      	uxtb	r2, r2
 800136c:	3338      	adds	r3, #56	@ 0x38
 800136e:	443b      	add	r3, r7
 8001370:	f803 2c28 	strb.w	r2, [r3, #-40]
            int_part /= 10;
 8001374:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001376:	4a3e      	ldr	r2, [pc, #248]	@ (8001470 <CLCD_I2C_WriteNumber+0x178>)
 8001378:	fb82 1203 	smull	r1, r2, r2, r3
 800137c:	1092      	asrs	r2, r2, #2
 800137e:	17db      	asrs	r3, r3, #31
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	637b      	str	r3, [r7, #52]	@ 0x34
        while (int_part > 0)
 8001384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001386:	2b00      	cmp	r3, #0
 8001388:	dcde      	bgt.n	8001348 <CLCD_I2C_WriteNumber+0x50>
        }

        while (i > 0)
 800138a:	e00b      	b.n	80013a4 <CLCD_I2C_WriteNumber+0xac>
        {
            CLCD_I2C_WriteChar(LCD, buf[--i]);
 800138c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800138e:	3b01      	subs	r3, #1
 8001390:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001392:	f107 0210 	add.w	r2, r7, #16
 8001396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001398:	4413      	add	r3, r2
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	4619      	mov	r1, r3
 800139e:	68f8      	ldr	r0, [r7, #12]
 80013a0:	f7ff ff83 	bl	80012aa <CLCD_I2C_WriteChar>
        while (i > 0)
 80013a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	dcf0      	bgt.n	800138c <CLCD_I2C_WriteNumber+0x94>
        }
    }

    if (decimal_places <= 0)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	dd5a      	ble.n	8001466 <CLCD_I2C_WriteNumber+0x16e>
        return;
    CLCD_I2C_WriteChar(LCD, '.');
 80013b0:	212e      	movs	r1, #46	@ 0x2e
 80013b2:	68f8      	ldr	r0, [r7, #12]
 80013b4:	f7ff ff79 	bl	80012aa <CLCD_I2C_WriteChar>

    frac_part = num - (int32_t)num;
 80013b8:	68b8      	ldr	r0, [r7, #8]
 80013ba:	f7ff fe39 	bl	8001030 <__aeabi_f2iz>
 80013be:	4603      	mov	r3, r0
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff fc1b 	bl	8000bfc <__aeabi_i2f>
 80013c6:	4603      	mov	r3, r0
 80013c8:	4619      	mov	r1, r3
 80013ca:	68b8      	ldr	r0, [r7, #8]
 80013cc:	f7ff fb60 	bl	8000a90 <__aeabi_fsub>
 80013d0:	4603      	mov	r3, r0
 80013d2:	623b      	str	r3, [r7, #32]
    for (int i = 0; i < decimal_places; i++)
 80013d4:	2300      	movs	r3, #0
 80013d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013d8:	e008      	b.n	80013ec <CLCD_I2C_WriteNumber+0xf4>
        divisor *= 10;
 80013da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80013dc:	4613      	mov	r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	4413      	add	r3, r2
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	633b      	str	r3, [r7, #48]	@ 0x30
    for (int i = 0; i < decimal_places; i++)
 80013e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013e8:	3301      	adds	r3, #1
 80013ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	dbf2      	blt.n	80013da <CLCD_I2C_WriteNumber+0xe2>
    int32_t frac_int = (int32_t)(frac_part * divisor);
 80013f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80013f6:	f7ff fc01 	bl	8000bfc <__aeabi_i2f>
 80013fa:	4603      	mov	r3, r0
 80013fc:	6a39      	ldr	r1, [r7, #32]
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff fc50 	bl	8000ca4 <__aeabi_fmul>
 8001404:	4603      	mov	r3, r0
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff fe12 	bl	8001030 <__aeabi_f2iz>
 800140c:	4603      	mov	r3, r0
 800140e:	61fb      	str	r3, [r7, #28]
    for (int i = divisor / 10; i > 0; i /= 10)
 8001410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001412:	4a17      	ldr	r2, [pc, #92]	@ (8001470 <CLCD_I2C_WriteNumber+0x178>)
 8001414:	fb82 1203 	smull	r1, r2, r2, r3
 8001418:	1092      	asrs	r2, r2, #2
 800141a:	17db      	asrs	r3, r3, #31
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001420:	e01d      	b.n	800145e <CLCD_I2C_WriteNumber+0x166>
    {
        CLCD_I2C_WriteChar(LCD, (frac_int / i) % 10 + '0');
 8001422:	69fa      	ldr	r2, [r7, #28]
 8001424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001426:	fb92 f2f3 	sdiv	r2, r2, r3
 800142a:	4b11      	ldr	r3, [pc, #68]	@ (8001470 <CLCD_I2C_WriteNumber+0x178>)
 800142c:	fb83 1302 	smull	r1, r3, r3, r2
 8001430:	1099      	asrs	r1, r3, #2
 8001432:	17d3      	asrs	r3, r2, #31
 8001434:	1ac9      	subs	r1, r1, r3
 8001436:	460b      	mov	r3, r1
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	440b      	add	r3, r1
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	1ad1      	subs	r1, r2, r3
 8001440:	b2cb      	uxtb	r3, r1
 8001442:	3330      	adds	r3, #48	@ 0x30
 8001444:	b2db      	uxtb	r3, r3
 8001446:	4619      	mov	r1, r3
 8001448:	68f8      	ldr	r0, [r7, #12]
 800144a:	f7ff ff2e 	bl	80012aa <CLCD_I2C_WriteChar>
    for (int i = divisor / 10; i > 0; i /= 10)
 800144e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001450:	4a07      	ldr	r2, [pc, #28]	@ (8001470 <CLCD_I2C_WriteNumber+0x178>)
 8001452:	fb82 1203 	smull	r1, r2, r2, r3
 8001456:	1092      	asrs	r2, r2, #2
 8001458:	17db      	asrs	r3, r3, #31
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	627b      	str	r3, [r7, #36]	@ 0x24
 800145e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001460:	2b00      	cmp	r3, #0
 8001462:	dcde      	bgt.n	8001422 <CLCD_I2C_WriteNumber+0x12a>
 8001464:	e000      	b.n	8001468 <CLCD_I2C_WriteNumber+0x170>
        return;
 8001466:	bf00      	nop
    }
}
 8001468:	3738      	adds	r7, #56	@ 0x38
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	66666667 	.word	0x66666667

08001474 <push>:
} Queue;

Queue q = {0};

void push(EventType e)
{
 8001474:	b480      	push	{r7}
 8001476:	b085      	sub	sp, #20
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	71fb      	strb	r3, [r7, #7]
    uint8_t n = (q.head + 1) % QSIZE;
 800147e:	4b0f      	ldr	r3, [pc, #60]	@ (80014bc <push+0x48>)
 8001480:	7c1b      	ldrb	r3, [r3, #16]
 8001482:	3301      	adds	r3, #1
 8001484:	425a      	negs	r2, r3
 8001486:	f003 030f 	and.w	r3, r3, #15
 800148a:	f002 020f 	and.w	r2, r2, #15
 800148e:	bf58      	it	pl
 8001490:	4253      	negpl	r3, r2
 8001492:	73fb      	strb	r3, [r7, #15]
    if(n != q.tail){
 8001494:	4b09      	ldr	r3, [pc, #36]	@ (80014bc <push+0x48>)
 8001496:	7c5b      	ldrb	r3, [r3, #17]
 8001498:	7bfa      	ldrb	r2, [r7, #15]
 800149a:	429a      	cmp	r2, r3
 800149c:	d008      	beq.n	80014b0 <push+0x3c>
        q.buf[q.head] = e;
 800149e:	4b07      	ldr	r3, [pc, #28]	@ (80014bc <push+0x48>)
 80014a0:	7c1b      	ldrb	r3, [r3, #16]
 80014a2:	4619      	mov	r1, r3
 80014a4:	4a05      	ldr	r2, [pc, #20]	@ (80014bc <push+0x48>)
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	5453      	strb	r3, [r2, r1]
        q.head = n;
 80014aa:	4a04      	ldr	r2, [pc, #16]	@ (80014bc <push+0x48>)
 80014ac:	7bfb      	ldrb	r3, [r7, #15]
 80014ae:	7413      	strb	r3, [r2, #16]
    }
}
 80014b0:	bf00      	nop
 80014b2:	3714      	adds	r7, #20
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bc80      	pop	{r7}
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	20000228 	.word	0x20000228

080014c0 <pop>:

EventType pop(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
    if(q.head == q.tail) return EV_NONE;
 80014c6:	4b10      	ldr	r3, [pc, #64]	@ (8001508 <pop+0x48>)
 80014c8:	7c1a      	ldrb	r2, [r3, #16]
 80014ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001508 <pop+0x48>)
 80014cc:	7c5b      	ldrb	r3, [r3, #17]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d101      	bne.n	80014d6 <pop+0x16>
 80014d2:	2300      	movs	r3, #0
 80014d4:	e013      	b.n	80014fe <pop+0x3e>
    EventType e = q.buf[q.tail];
 80014d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001508 <pop+0x48>)
 80014d8:	7c5b      	ldrb	r3, [r3, #17]
 80014da:	461a      	mov	r2, r3
 80014dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001508 <pop+0x48>)
 80014de:	5c9b      	ldrb	r3, [r3, r2]
 80014e0:	71fb      	strb	r3, [r7, #7]
    q.tail=(q.tail + 1) % QSIZE;
 80014e2:	4b09      	ldr	r3, [pc, #36]	@ (8001508 <pop+0x48>)
 80014e4:	7c5b      	ldrb	r3, [r3, #17]
 80014e6:	3301      	adds	r3, #1
 80014e8:	425a      	negs	r2, r3
 80014ea:	f003 030f 	and.w	r3, r3, #15
 80014ee:	f002 020f 	and.w	r2, r2, #15
 80014f2:	bf58      	it	pl
 80014f4:	4253      	negpl	r3, r2
 80014f6:	b2da      	uxtb	r2, r3
 80014f8:	4b03      	ldr	r3, [pc, #12]	@ (8001508 <pop+0x48>)
 80014fa:	745a      	strb	r2, [r3, #17]
    return e;
 80014fc:	79fb      	ldrb	r3, [r7, #7]
}
 80014fe:	4618      	mov	r0, r3
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	bc80      	pop	{r7}
 8001506:	4770      	bx	lr
 8001508:	20000228 	.word	0x20000228

0800150c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 2);
 8001514:	1d39      	adds	r1, r7, #4
 8001516:	2302      	movs	r3, #2
 8001518:	2201      	movs	r2, #1
 800151a:	4804      	ldr	r0, [pc, #16]	@ (800152c <__io_putchar+0x20>)
 800151c:	f003 fb7c 	bl	8004c18 <HAL_UART_Transmit>
    return ch;
 8001520:	687b      	ldr	r3, [r7, #4]
}
 8001522:	4618      	mov	r0, r3
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	2000033c 	.word	0x2000033c

08001530 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
    if(htim->Instance==TIM1)   // 1000ms tick
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a24      	ldr	r2, [pc, #144]	@ (80015d0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d141      	bne.n	80015c6 <HAL_TIM_PeriodElapsedCallback+0x96>
    {
        tick++;
 8001542:	4b24      	ldr	r3, [pc, #144]	@ (80015d4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	3301      	adds	r3, #1
 8001548:	4a22      	ldr	r2, [pc, #136]	@ (80015d4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800154a:	6013      	str	r3, [r2, #0]

        for(int i = 0; i < 4; i++)
 800154c:	2300      	movs	r3, #0
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	e036      	b.n	80015c0 <HAL_TIM_PeriodElapsedCallback+0x90>
        {
            if(tick >= tasks[i].next){
 8001552:	4921      	ldr	r1, [pc, #132]	@ (80015d8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001554:	68fa      	ldr	r2, [r7, #12]
 8001556:	4613      	mov	r3, r2
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	4413      	add	r3, r2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	440b      	add	r3, r1
 8001560:	3304      	adds	r3, #4
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	4b1b      	ldr	r3, [pc, #108]	@ (80015d4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	429a      	cmp	r2, r3
 800156a:	d826      	bhi.n	80015ba <HAL_TIM_PeriodElapsedCallback+0x8a>
                push(tasks[i].ev);
 800156c:	491a      	ldr	r1, [pc, #104]	@ (80015d8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800156e:	68fa      	ldr	r2, [r7, #12]
 8001570:	4613      	mov	r3, r2
 8001572:	005b      	lsls	r3, r3, #1
 8001574:	4413      	add	r3, r2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	440b      	add	r3, r1
 800157a:	3308      	adds	r3, #8
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	4618      	mov	r0, r3
 8001580:	f7ff ff78 	bl	8001474 <push>
                tasks[i].next += tasks[i].period;
 8001584:	4914      	ldr	r1, [pc, #80]	@ (80015d8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001586:	68fa      	ldr	r2, [r7, #12]
 8001588:	4613      	mov	r3, r2
 800158a:	005b      	lsls	r3, r3, #1
 800158c:	4413      	add	r3, r2
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	440b      	add	r3, r1
 8001592:	3304      	adds	r3, #4
 8001594:	6819      	ldr	r1, [r3, #0]
 8001596:	4810      	ldr	r0, [pc, #64]	@ (80015d8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001598:	68fa      	ldr	r2, [r7, #12]
 800159a:	4613      	mov	r3, r2
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	4413      	add	r3, r2
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	4403      	add	r3, r0
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4419      	add	r1, r3
 80015a8:	480b      	ldr	r0, [pc, #44]	@ (80015d8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80015aa:	68fa      	ldr	r2, [r7, #12]
 80015ac:	4613      	mov	r3, r2
 80015ae:	005b      	lsls	r3, r3, #1
 80015b0:	4413      	add	r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	4403      	add	r3, r0
 80015b6:	3304      	adds	r3, #4
 80015b8:	6019      	str	r1, [r3, #0]
        for(int i = 0; i < 4; i++)
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	3301      	adds	r3, #1
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	2b03      	cmp	r3, #3
 80015c4:	ddc5      	ble.n	8001552 <HAL_TIM_PeriodElapsedCallback+0x22>
            }
        }
    }
}
 80015c6:	bf00      	nop
 80015c8:	3710      	adds	r7, #16
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	40012c00 	.word	0x40012c00
 80015d4:	2000023c 	.word	0x2000023c
 80015d8:	20000000 	.word	0x20000000

080015dc <Read_Humidity>:

void Read_Humidity() //T1 = 5 D1 = 4 C1 = 0.01
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 80015e2:	4818      	ldr	r0, [pc, #96]	@ (8001644 <Read_Humidity+0x68>)
 80015e4:	f000 feac 	bl	8002340 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1);
 80015e8:	2101      	movs	r1, #1
 80015ea:	4816      	ldr	r0, [pc, #88]	@ (8001644 <Read_Humidity+0x68>)
 80015ec:	f000 ff82 	bl	80024f4 <HAL_ADC_PollForConversion>
	uint16_t adc_in0 = HAL_ADC_GetValue(&hadc1);
 80015f0:	4814      	ldr	r0, [pc, #80]	@ (8001644 <Read_Humidity+0x68>)
 80015f2:	f001 f885 	bl	8002700 <HAL_ADC_GetValue>
 80015f6:	4603      	mov	r3, r0
 80015f8:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Stop(&hadc1);
 80015fa:	4812      	ldr	r0, [pc, #72]	@ (8001644 <Read_Humidity+0x68>)
 80015fc:	f000 ff4e 	bl	800249c <HAL_ADC_Stop>

	float Vout = (adc_in0 * 3.3f) / 4095.0f;
 8001600:	88fb      	ldrh	r3, [r7, #6]
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff fafa 	bl	8000bfc <__aeabi_i2f>
 8001608:	4603      	mov	r3, r0
 800160a:	490f      	ldr	r1, [pc, #60]	@ (8001648 <Read_Humidity+0x6c>)
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fb49 	bl	8000ca4 <__aeabi_fmul>
 8001612:	4603      	mov	r3, r0
 8001614:	490d      	ldr	r1, [pc, #52]	@ (800164c <Read_Humidity+0x70>)
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff fbf8 	bl	8000e0c <__aeabi_fdiv>
 800161c:	4603      	mov	r3, r0
 800161e:	603b      	str	r3, [r7, #0]
	humidity = (Vout - 0.8f) / 0.031f;
 8001620:	490b      	ldr	r1, [pc, #44]	@ (8001650 <Read_Humidity+0x74>)
 8001622:	6838      	ldr	r0, [r7, #0]
 8001624:	f7ff fa34 	bl	8000a90 <__aeabi_fsub>
 8001628:	4603      	mov	r3, r0
 800162a:	490a      	ldr	r1, [pc, #40]	@ (8001654 <Read_Humidity+0x78>)
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff fbed 	bl	8000e0c <__aeabi_fdiv>
 8001632:	4603      	mov	r3, r0
 8001634:	461a      	mov	r2, r3
 8001636:	4b08      	ldr	r3, [pc, #32]	@ (8001658 <Read_Humidity+0x7c>)
 8001638:	601a      	str	r2, [r3, #0]
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	20000240 	.word	0x20000240
 8001648:	40533333 	.word	0x40533333
 800164c:	457ff000 	.word	0x457ff000
 8001650:	3f4ccccd 	.word	0x3f4ccccd
 8001654:	3cfdf3b6 	.word	0x3cfdf3b6
 8001658:	20000220 	.word	0x20000220

0800165c <Read_Temperature>:

void Read_Temperature() //T2 = 5 D2 = 4 D2 = 0.01
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc2);
 8001662:	4818      	ldr	r0, [pc, #96]	@ (80016c4 <Read_Temperature+0x68>)
 8001664:	f000 fe6c 	bl	8002340 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 1);
 8001668:	2101      	movs	r1, #1
 800166a:	4816      	ldr	r0, [pc, #88]	@ (80016c4 <Read_Temperature+0x68>)
 800166c:	f000 ff42 	bl	80024f4 <HAL_ADC_PollForConversion>
	uint16_t adc_in1 = HAL_ADC_GetValue(&hadc2);
 8001670:	4814      	ldr	r0, [pc, #80]	@ (80016c4 <Read_Temperature+0x68>)
 8001672:	f001 f845 	bl	8002700 <HAL_ADC_GetValue>
 8001676:	4603      	mov	r3, r0
 8001678:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Stop(&hadc2);
 800167a:	4812      	ldr	r0, [pc, #72]	@ (80016c4 <Read_Temperature+0x68>)
 800167c:	f000 ff0e 	bl	800249c <HAL_ADC_Stop>

	float Vout = (adc_in1 * 3.3f) / 4095.0f;
 8001680:	88fb      	ldrh	r3, [r7, #6]
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff faba 	bl	8000bfc <__aeabi_i2f>
 8001688:	4603      	mov	r3, r0
 800168a:	490f      	ldr	r1, [pc, #60]	@ (80016c8 <Read_Temperature+0x6c>)
 800168c:	4618      	mov	r0, r3
 800168e:	f7ff fb09 	bl	8000ca4 <__aeabi_fmul>
 8001692:	4603      	mov	r3, r0
 8001694:	490d      	ldr	r1, [pc, #52]	@ (80016cc <Read_Temperature+0x70>)
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff fbb8 	bl	8000e0c <__aeabi_fdiv>
 800169c:	4603      	mov	r3, r0
 800169e:	603b      	str	r3, [r7, #0]
	temperature = (Vout - 0.5f) * 100.0f;
 80016a0:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80016a4:	6838      	ldr	r0, [r7, #0]
 80016a6:	f7ff f9f3 	bl	8000a90 <__aeabi_fsub>
 80016aa:	4603      	mov	r3, r0
 80016ac:	4908      	ldr	r1, [pc, #32]	@ (80016d0 <Read_Temperature+0x74>)
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff faf8 	bl	8000ca4 <__aeabi_fmul>
 80016b4:	4603      	mov	r3, r0
 80016b6:	461a      	mov	r2, r3
 80016b8:	4b06      	ldr	r3, [pc, #24]	@ (80016d4 <Read_Temperature+0x78>)
 80016ba:	601a      	str	r2, [r3, #0]
}
 80016bc:	bf00      	nop
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	20000270 	.word	0x20000270
 80016c8:	40533333 	.word	0x40533333
 80016cc:	457ff000 	.word	0x457ff000
 80016d0:	42c80000 	.word	0x42c80000
 80016d4:	20000224 	.word	0x20000224

080016d8 <Send_Uart>:

void Send_Uart() //T3 = 5 D3 = 4 C3 = 0.1
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
	printf("Humidity: %.1f %%\r\n", humidity);
 80016dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001708 <Send_Uart+0x30>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7fe fea1 	bl	8000428 <__aeabi_f2d>
 80016e6:	4602      	mov	r2, r0
 80016e8:	460b      	mov	r3, r1
 80016ea:	4808      	ldr	r0, [pc, #32]	@ (800170c <Send_Uart+0x34>)
 80016ec:	f004 f984 	bl	80059f8 <iprintf>
	printf("Temperature: %.1f C\r\n", temperature);
 80016f0:	4b07      	ldr	r3, [pc, #28]	@ (8001710 <Send_Uart+0x38>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7fe fe97 	bl	8000428 <__aeabi_f2d>
 80016fa:	4602      	mov	r2, r0
 80016fc:	460b      	mov	r3, r1
 80016fe:	4805      	ldr	r0, [pc, #20]	@ (8001714 <Send_Uart+0x3c>)
 8001700:	f004 f97a 	bl	80059f8 <iprintf>
}
 8001704:	bf00      	nop
 8001706:	bd80      	pop	{r7, pc}
 8001708:	20000220 	.word	0x20000220
 800170c:	08007920 	.word	0x08007920
 8001710:	20000224 	.word	0x20000224
 8001714:	08007934 	.word	0x08007934

08001718 <Display_LCD>:

void Display_LCD() //T4 = 1 D4 = 0.5 C4 = 0.3
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
	CLCD_I2C_SetCursor(&LCD1, 0, 0);
 800171c:	2200      	movs	r2, #0
 800171e:	2100      	movs	r1, #0
 8001720:	4813      	ldr	r0, [pc, #76]	@ (8001770 <Display_LCD+0x58>)
 8001722:	f7ff fd7f 	bl	8001224 <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1, "Hum: ");
 8001726:	4913      	ldr	r1, [pc, #76]	@ (8001774 <Display_LCD+0x5c>)
 8001728:	4811      	ldr	r0, [pc, #68]	@ (8001770 <Display_LCD+0x58>)
 800172a:	f7ff fdce 	bl	80012ca <CLCD_I2C_WriteString>
	CLCD_I2C_WriteNumber(&LCD1, humidity, 1);
 800172e:	4b12      	ldr	r3, [pc, #72]	@ (8001778 <Display_LCD+0x60>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2201      	movs	r2, #1
 8001734:	4619      	mov	r1, r3
 8001736:	480e      	ldr	r0, [pc, #56]	@ (8001770 <Display_LCD+0x58>)
 8001738:	f7ff fdde 	bl	80012f8 <CLCD_I2C_WriteNumber>
	CLCD_I2C_WriteString(&LCD1, " %");
 800173c:	490f      	ldr	r1, [pc, #60]	@ (800177c <Display_LCD+0x64>)
 800173e:	480c      	ldr	r0, [pc, #48]	@ (8001770 <Display_LCD+0x58>)
 8001740:	f7ff fdc3 	bl	80012ca <CLCD_I2C_WriteString>

	CLCD_I2C_SetCursor(&LCD1, 0, 1);
 8001744:	2201      	movs	r2, #1
 8001746:	2100      	movs	r1, #0
 8001748:	4809      	ldr	r0, [pc, #36]	@ (8001770 <Display_LCD+0x58>)
 800174a:	f7ff fd6b 	bl	8001224 <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1, "Temp: ");
 800174e:	490c      	ldr	r1, [pc, #48]	@ (8001780 <Display_LCD+0x68>)
 8001750:	4807      	ldr	r0, [pc, #28]	@ (8001770 <Display_LCD+0x58>)
 8001752:	f7ff fdba 	bl	80012ca <CLCD_I2C_WriteString>
	CLCD_I2C_WriteNumber(&LCD1, temperature, 1);
 8001756:	4b0b      	ldr	r3, [pc, #44]	@ (8001784 <Display_LCD+0x6c>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2201      	movs	r2, #1
 800175c:	4619      	mov	r1, r3
 800175e:	4804      	ldr	r0, [pc, #16]	@ (8001770 <Display_LCD+0x58>)
 8001760:	f7ff fdca 	bl	80012f8 <CLCD_I2C_WriteNumber>
	CLCD_I2C_WriteString(&LCD1, " C");
 8001764:	4908      	ldr	r1, [pc, #32]	@ (8001788 <Display_LCD+0x70>)
 8001766:	4802      	ldr	r0, [pc, #8]	@ (8001770 <Display_LCD+0x58>)
 8001768:	f7ff fdaf 	bl	80012ca <CLCD_I2C_WriteString>
}
 800176c:	bf00      	nop
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20000384 	.word	0x20000384
 8001774:	0800794c 	.word	0x0800794c
 8001778:	20000220 	.word	0x20000220
 800177c:	08007954 	.word	0x08007954
 8001780:	08007958 	.word	0x08007958
 8001784:	20000224 	.word	0x20000224
 8001788:	08007960 	.word	0x08007960

0800178c <Handle>:

void Handle(EventType e)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	4603      	mov	r3, r0
 8001794:	71fb      	strb	r3, [r7, #7]
    switch(e)
 8001796:	79fb      	ldrb	r3, [r7, #7]
 8001798:	3b01      	subs	r3, #1
 800179a:	2b03      	cmp	r3, #3
 800179c:	d816      	bhi.n	80017cc <Handle+0x40>
 800179e:	a201      	add	r2, pc, #4	@ (adr r2, 80017a4 <Handle+0x18>)
 80017a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017a4:	080017b5 	.word	0x080017b5
 80017a8:	080017bb 	.word	0x080017bb
 80017ac:	080017c1 	.word	0x080017c1
 80017b0:	080017c7 	.word	0x080017c7
    {
        case EV_HUM:  Read_Humidity(); break;
 80017b4:	f7ff ff12 	bl	80015dc <Read_Humidity>
 80017b8:	e009      	b.n	80017ce <Handle+0x42>
        case EV_TEMP: Read_Temperature(); break;
 80017ba:	f7ff ff4f 	bl	800165c <Read_Temperature>
 80017be:	e006      	b.n	80017ce <Handle+0x42>
        case EV_UART: Send_Uart(); break;
 80017c0:	f7ff ff8a 	bl	80016d8 <Send_Uart>
 80017c4:	e003      	b.n	80017ce <Handle+0x42>
        case EV_LCD:  Display_LCD(); break;
 80017c6:	f7ff ffa7 	bl	8001718 <Display_LCD>
 80017ca:	e000      	b.n	80017ce <Handle+0x42>
        default: break;
 80017cc:	bf00      	nop
    }
}
 80017ce:	bf00      	nop
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop

080017d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017de:	f000 fc51 	bl	8002084 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017e2:	f000 f82d 	bl	8001840 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017e6:	f000 f9ad 	bl	8001b44 <MX_GPIO_Init>
  MX_ADC1_Init();
 80017ea:	f000 f885 	bl	80018f8 <MX_ADC1_Init>
  MX_I2C1_Init();
 80017ee:	f000 f8ff 	bl	80019f0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80017f2:	f000 f97d 	bl	8001af0 <MX_USART1_UART_Init>
  MX_ADC2_Init();
 80017f6:	f000 f8bd 	bl	8001974 <MX_ADC2_Init>
  MX_TIM1_Init();
 80017fa:	f000 f927 	bl	8001a4c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 80017fe:	480d      	ldr	r0, [pc, #52]	@ (8001834 <main+0x5c>)
 8001800:	f002 fe18 	bl	8004434 <HAL_TIM_Base_Start_IT>
  CLCD_I2C_Init(&LCD1, &hi2c1, 0x4e, 16, 2);
 8001804:	2302      	movs	r3, #2
 8001806:	9300      	str	r3, [sp, #0]
 8001808:	2310      	movs	r3, #16
 800180a:	224e      	movs	r2, #78	@ 0x4e
 800180c:	490a      	ldr	r1, [pc, #40]	@ (8001838 <main+0x60>)
 800180e:	480b      	ldr	r0, [pc, #44]	@ (800183c <main+0x64>)
 8001810:	f7ff fc98 	bl	8001144 <CLCD_I2C_Init>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001814:	b672      	cpsid	i
}
 8001816:	bf00      	nop
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  __disable_irq();
	  EventType e=pop();
 8001818:	f7ff fe52 	bl	80014c0 <pop>
 800181c:	4603      	mov	r3, r0
 800181e:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsie i" : : : "memory");
 8001820:	b662      	cpsie	i
}
 8001822:	bf00      	nop
	  __enable_irq();
	  if(e != EV_NONE)
 8001824:	79fb      	ldrb	r3, [r7, #7]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d0f4      	beq.n	8001814 <main+0x3c>
		  Handle(e);
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff ffad 	bl	800178c <Handle>
  {
 8001832:	e7ef      	b.n	8001814 <main+0x3c>
 8001834:	200002f4 	.word	0x200002f4
 8001838:	200002a0 	.word	0x200002a0
 800183c:	20000384 	.word	0x20000384

08001840 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b094      	sub	sp, #80	@ 0x50
 8001844:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001846:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800184a:	2228      	movs	r2, #40	@ 0x28
 800184c:	2100      	movs	r1, #0
 800184e:	4618      	mov	r0, r3
 8001850:	f004 f927 	bl	8005aa2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001854:	f107 0314 	add.w	r3, r7, #20
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	609a      	str	r2, [r3, #8]
 8001860:	60da      	str	r2, [r3, #12]
 8001862:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001864:	1d3b      	adds	r3, r7, #4
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	605a      	str	r2, [r3, #4]
 800186c:	609a      	str	r2, [r3, #8]
 800186e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001870:	2301      	movs	r3, #1
 8001872:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001874:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001878:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800187a:	2300      	movs	r3, #0
 800187c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800187e:	2301      	movs	r3, #1
 8001880:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001882:	2302      	movs	r3, #2
 8001884:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001886:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800188a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800188c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001890:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001892:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001896:	4618      	mov	r0, r3
 8001898:	f002 f800 	bl	800389c <HAL_RCC_OscConfig>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80018a2:	f000 f97d 	bl	8001ba0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018a6:	230f      	movs	r3, #15
 80018a8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018aa:	2302      	movs	r3, #2
 80018ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018b6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018b8:	2300      	movs	r3, #0
 80018ba:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018bc:	f107 0314 	add.w	r3, r7, #20
 80018c0:	2102      	movs	r1, #2
 80018c2:	4618      	mov	r0, r3
 80018c4:	f002 fa6c 	bl	8003da0 <HAL_RCC_ClockConfig>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80018ce:	f000 f967 	bl	8001ba0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80018d2:	2302      	movs	r3, #2
 80018d4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80018d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80018da:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018dc:	1d3b      	adds	r3, r7, #4
 80018de:	4618      	mov	r0, r3
 80018e0:	f002 fbec 	bl	80040bc <HAL_RCCEx_PeriphCLKConfig>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <SystemClock_Config+0xae>
  {
    Error_Handler();
 80018ea:	f000 f959 	bl	8001ba0 <Error_Handler>
  }
}
 80018ee:	bf00      	nop
 80018f0:	3750      	adds	r7, #80	@ 0x50
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
	...

080018f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018fe:	1d3b      	adds	r3, r7, #4
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001908:	4b18      	ldr	r3, [pc, #96]	@ (800196c <MX_ADC1_Init+0x74>)
 800190a:	4a19      	ldr	r2, [pc, #100]	@ (8001970 <MX_ADC1_Init+0x78>)
 800190c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800190e:	4b17      	ldr	r3, [pc, #92]	@ (800196c <MX_ADC1_Init+0x74>)
 8001910:	2200      	movs	r2, #0
 8001912:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001914:	4b15      	ldr	r3, [pc, #84]	@ (800196c <MX_ADC1_Init+0x74>)
 8001916:	2200      	movs	r2, #0
 8001918:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800191a:	4b14      	ldr	r3, [pc, #80]	@ (800196c <MX_ADC1_Init+0x74>)
 800191c:	2200      	movs	r2, #0
 800191e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001920:	4b12      	ldr	r3, [pc, #72]	@ (800196c <MX_ADC1_Init+0x74>)
 8001922:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001926:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001928:	4b10      	ldr	r3, [pc, #64]	@ (800196c <MX_ADC1_Init+0x74>)
 800192a:	2200      	movs	r2, #0
 800192c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800192e:	4b0f      	ldr	r3, [pc, #60]	@ (800196c <MX_ADC1_Init+0x74>)
 8001930:	2201      	movs	r2, #1
 8001932:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001934:	480d      	ldr	r0, [pc, #52]	@ (800196c <MX_ADC1_Init+0x74>)
 8001936:	f000 fc2b 	bl	8002190 <HAL_ADC_Init>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001940:	f000 f92e 	bl	8001ba0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001944:	2300      	movs	r3, #0
 8001946:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001948:	2301      	movs	r3, #1
 800194a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800194c:	2300      	movs	r3, #0
 800194e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001950:	1d3b      	adds	r3, r7, #4
 8001952:	4619      	mov	r1, r3
 8001954:	4805      	ldr	r0, [pc, #20]	@ (800196c <MX_ADC1_Init+0x74>)
 8001956:	f000 fedf 	bl	8002718 <HAL_ADC_ConfigChannel>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001960:	f000 f91e 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001964:	bf00      	nop
 8001966:	3710      	adds	r7, #16
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	20000240 	.word	0x20000240
 8001970:	40012400 	.word	0x40012400

08001974 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800197a:	1d3b      	adds	r3, r7, #4
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001984:	4b18      	ldr	r3, [pc, #96]	@ (80019e8 <MX_ADC2_Init+0x74>)
 8001986:	4a19      	ldr	r2, [pc, #100]	@ (80019ec <MX_ADC2_Init+0x78>)
 8001988:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800198a:	4b17      	ldr	r3, [pc, #92]	@ (80019e8 <MX_ADC2_Init+0x74>)
 800198c:	2200      	movs	r2, #0
 800198e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001990:	4b15      	ldr	r3, [pc, #84]	@ (80019e8 <MX_ADC2_Init+0x74>)
 8001992:	2200      	movs	r2, #0
 8001994:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001996:	4b14      	ldr	r3, [pc, #80]	@ (80019e8 <MX_ADC2_Init+0x74>)
 8001998:	2200      	movs	r2, #0
 800199a:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800199c:	4b12      	ldr	r3, [pc, #72]	@ (80019e8 <MX_ADC2_Init+0x74>)
 800199e:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80019a2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019a4:	4b10      	ldr	r3, [pc, #64]	@ (80019e8 <MX_ADC2_Init+0x74>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 80019aa:	4b0f      	ldr	r3, [pc, #60]	@ (80019e8 <MX_ADC2_Init+0x74>)
 80019ac:	2201      	movs	r2, #1
 80019ae:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80019b0:	480d      	ldr	r0, [pc, #52]	@ (80019e8 <MX_ADC2_Init+0x74>)
 80019b2:	f000 fbed 	bl	8002190 <HAL_ADC_Init>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 80019bc:	f000 f8f0 	bl	8001ba0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80019c0:	2301      	movs	r3, #1
 80019c2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019c4:	2301      	movs	r3, #1
 80019c6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80019c8:	2300      	movs	r3, #0
 80019ca:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80019cc:	1d3b      	adds	r3, r7, #4
 80019ce:	4619      	mov	r1, r3
 80019d0:	4805      	ldr	r0, [pc, #20]	@ (80019e8 <MX_ADC2_Init+0x74>)
 80019d2:	f000 fea1 	bl	8002718 <HAL_ADC_ConfigChannel>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 80019dc:	f000 f8e0 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80019e0:	bf00      	nop
 80019e2:	3710      	adds	r7, #16
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	20000270 	.word	0x20000270
 80019ec:	40012800 	.word	0x40012800

080019f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019f4:	4b12      	ldr	r3, [pc, #72]	@ (8001a40 <MX_I2C1_Init+0x50>)
 80019f6:	4a13      	ldr	r2, [pc, #76]	@ (8001a44 <MX_I2C1_Init+0x54>)
 80019f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80019fa:	4b11      	ldr	r3, [pc, #68]	@ (8001a40 <MX_I2C1_Init+0x50>)
 80019fc:	4a12      	ldr	r2, [pc, #72]	@ (8001a48 <MX_I2C1_Init+0x58>)
 80019fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a00:	4b0f      	ldr	r3, [pc, #60]	@ (8001a40 <MX_I2C1_Init+0x50>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a06:	4b0e      	ldr	r3, [pc, #56]	@ (8001a40 <MX_I2C1_Init+0x50>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a40 <MX_I2C1_Init+0x50>)
 8001a0e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a12:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a14:	4b0a      	ldr	r3, [pc, #40]	@ (8001a40 <MX_I2C1_Init+0x50>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a1a:	4b09      	ldr	r3, [pc, #36]	@ (8001a40 <MX_I2C1_Init+0x50>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a20:	4b07      	ldr	r3, [pc, #28]	@ (8001a40 <MX_I2C1_Init+0x50>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a26:	4b06      	ldr	r3, [pc, #24]	@ (8001a40 <MX_I2C1_Init+0x50>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a2c:	4804      	ldr	r0, [pc, #16]	@ (8001a40 <MX_I2C1_Init+0x50>)
 8001a2e:	f001 fa99 	bl	8002f64 <HAL_I2C_Init>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a38:	f000 f8b2 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a3c:	bf00      	nop
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	200002a0 	.word	0x200002a0
 8001a44:	40005400 	.word	0x40005400
 8001a48:	000186a0 	.word	0x000186a0

08001a4c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b086      	sub	sp, #24
 8001a50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a52:	f107 0308 	add.w	r3, r7, #8
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	605a      	str	r2, [r3, #4]
 8001a5c:	609a      	str	r2, [r3, #8]
 8001a5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a60:	463b      	mov	r3, r7
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a68:	4b1f      	ldr	r3, [pc, #124]	@ (8001ae8 <MX_TIM1_Init+0x9c>)
 8001a6a:	4a20      	ldr	r2, [pc, #128]	@ (8001aec <MX_TIM1_Init+0xa0>)
 8001a6c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 8001a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ae8 <MX_TIM1_Init+0x9c>)
 8001a70:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001a74:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a76:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae8 <MX_TIM1_Init+0x9c>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8001a7c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae8 <MX_TIM1_Init+0x9c>)
 8001a7e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001a82:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a84:	4b18      	ldr	r3, [pc, #96]	@ (8001ae8 <MX_TIM1_Init+0x9c>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a8a:	4b17      	ldr	r3, [pc, #92]	@ (8001ae8 <MX_TIM1_Init+0x9c>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a90:	4b15      	ldr	r3, [pc, #84]	@ (8001ae8 <MX_TIM1_Init+0x9c>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a96:	4814      	ldr	r0, [pc, #80]	@ (8001ae8 <MX_TIM1_Init+0x9c>)
 8001a98:	f002 fc7c 	bl	8004394 <HAL_TIM_Base_Init>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001aa2:	f000 f87d 	bl	8001ba0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aa6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aaa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001aac:	f107 0308 	add.w	r3, r7, #8
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	480d      	ldr	r0, [pc, #52]	@ (8001ae8 <MX_TIM1_Init+0x9c>)
 8001ab4:	f002 fe00 	bl	80046b8 <HAL_TIM_ConfigClockSource>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001abe:	f000 f86f 	bl	8001ba0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001aca:	463b      	mov	r3, r7
 8001acc:	4619      	mov	r1, r3
 8001ace:	4806      	ldr	r0, [pc, #24]	@ (8001ae8 <MX_TIM1_Init+0x9c>)
 8001ad0:	f002 ffe2 	bl	8004a98 <HAL_TIMEx_MasterConfigSynchronization>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001ada:	f000 f861 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001ade:	bf00      	nop
 8001ae0:	3718      	adds	r7, #24
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	200002f4 	.word	0x200002f4
 8001aec:	40012c00 	.word	0x40012c00

08001af0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001af4:	4b11      	ldr	r3, [pc, #68]	@ (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001af6:	4a12      	ldr	r2, [pc, #72]	@ (8001b40 <MX_USART1_UART_Init+0x50>)
 8001af8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001afa:	4b10      	ldr	r3, [pc, #64]	@ (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001afc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b00:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b02:	4b0e      	ldr	r3, [pc, #56]	@ (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b08:	4b0c      	ldr	r3, [pc, #48]	@ (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b14:	4b09      	ldr	r3, [pc, #36]	@ (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001b16:	220c      	movs	r2, #12
 8001b18:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b1a:	4b08      	ldr	r3, [pc, #32]	@ (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b20:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b26:	4805      	ldr	r0, [pc, #20]	@ (8001b3c <MX_USART1_UART_Init+0x4c>)
 8001b28:	f003 f826 	bl	8004b78 <HAL_UART_Init>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b32:	f000 f835 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	2000033c 	.word	0x2000033c
 8001b40:	40013800 	.word	0x40013800

08001b44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b085      	sub	sp, #20
 8001b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b4a:	4b14      	ldr	r3, [pc, #80]	@ (8001b9c <MX_GPIO_Init+0x58>)
 8001b4c:	699b      	ldr	r3, [r3, #24]
 8001b4e:	4a13      	ldr	r2, [pc, #76]	@ (8001b9c <MX_GPIO_Init+0x58>)
 8001b50:	f043 0320 	orr.w	r3, r3, #32
 8001b54:	6193      	str	r3, [r2, #24]
 8001b56:	4b11      	ldr	r3, [pc, #68]	@ (8001b9c <MX_GPIO_Init+0x58>)
 8001b58:	699b      	ldr	r3, [r3, #24]
 8001b5a:	f003 0320 	and.w	r3, r3, #32
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b62:	4b0e      	ldr	r3, [pc, #56]	@ (8001b9c <MX_GPIO_Init+0x58>)
 8001b64:	699b      	ldr	r3, [r3, #24]
 8001b66:	4a0d      	ldr	r2, [pc, #52]	@ (8001b9c <MX_GPIO_Init+0x58>)
 8001b68:	f043 0304 	orr.w	r3, r3, #4
 8001b6c:	6193      	str	r3, [r2, #24]
 8001b6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b9c <MX_GPIO_Init+0x58>)
 8001b70:	699b      	ldr	r3, [r3, #24]
 8001b72:	f003 0304 	and.w	r3, r3, #4
 8001b76:	60bb      	str	r3, [r7, #8]
 8001b78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b7a:	4b08      	ldr	r3, [pc, #32]	@ (8001b9c <MX_GPIO_Init+0x58>)
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	4a07      	ldr	r2, [pc, #28]	@ (8001b9c <MX_GPIO_Init+0x58>)
 8001b80:	f043 0308 	orr.w	r3, r3, #8
 8001b84:	6193      	str	r3, [r2, #24]
 8001b86:	4b05      	ldr	r3, [pc, #20]	@ (8001b9c <MX_GPIO_Init+0x58>)
 8001b88:	699b      	ldr	r3, [r3, #24]
 8001b8a:	f003 0308 	and.w	r3, r3, #8
 8001b8e:	607b      	str	r3, [r7, #4]
 8001b90:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b92:	bf00      	nop
 8001b94:	3714      	adds	r7, #20
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr
 8001b9c:	40021000 	.word	0x40021000

08001ba0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001ba4:	b672      	cpsid	i
}
 8001ba6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ba8:	bf00      	nop
 8001baa:	e7fd      	b.n	8001ba8 <Error_Handler+0x8>

08001bac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001bb2:	4b15      	ldr	r3, [pc, #84]	@ (8001c08 <HAL_MspInit+0x5c>)
 8001bb4:	699b      	ldr	r3, [r3, #24]
 8001bb6:	4a14      	ldr	r2, [pc, #80]	@ (8001c08 <HAL_MspInit+0x5c>)
 8001bb8:	f043 0301 	orr.w	r3, r3, #1
 8001bbc:	6193      	str	r3, [r2, #24]
 8001bbe:	4b12      	ldr	r3, [pc, #72]	@ (8001c08 <HAL_MspInit+0x5c>)
 8001bc0:	699b      	ldr	r3, [r3, #24]
 8001bc2:	f003 0301 	and.w	r3, r3, #1
 8001bc6:	60bb      	str	r3, [r7, #8]
 8001bc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bca:	4b0f      	ldr	r3, [pc, #60]	@ (8001c08 <HAL_MspInit+0x5c>)
 8001bcc:	69db      	ldr	r3, [r3, #28]
 8001bce:	4a0e      	ldr	r2, [pc, #56]	@ (8001c08 <HAL_MspInit+0x5c>)
 8001bd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bd4:	61d3      	str	r3, [r2, #28]
 8001bd6:	4b0c      	ldr	r3, [pc, #48]	@ (8001c08 <HAL_MspInit+0x5c>)
 8001bd8:	69db      	ldr	r3, [r3, #28]
 8001bda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bde:	607b      	str	r3, [r7, #4]
 8001be0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001be2:	4b0a      	ldr	r3, [pc, #40]	@ (8001c0c <HAL_MspInit+0x60>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001bee:	60fb      	str	r3, [r7, #12]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	4a04      	ldr	r2, [pc, #16]	@ (8001c0c <HAL_MspInit+0x60>)
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	3714      	adds	r7, #20
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bc80      	pop	{r7}
 8001c06:	4770      	bx	lr
 8001c08:	40021000 	.word	0x40021000
 8001c0c:	40010000 	.word	0x40010000

08001c10 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b08a      	sub	sp, #40	@ 0x28
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c18:	f107 0318 	add.w	r3, r7, #24
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a28      	ldr	r2, [pc, #160]	@ (8001ccc <HAL_ADC_MspInit+0xbc>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d122      	bne.n	8001c76 <HAL_ADC_MspInit+0x66>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c30:	4b27      	ldr	r3, [pc, #156]	@ (8001cd0 <HAL_ADC_MspInit+0xc0>)
 8001c32:	699b      	ldr	r3, [r3, #24]
 8001c34:	4a26      	ldr	r2, [pc, #152]	@ (8001cd0 <HAL_ADC_MspInit+0xc0>)
 8001c36:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c3a:	6193      	str	r3, [r2, #24]
 8001c3c:	4b24      	ldr	r3, [pc, #144]	@ (8001cd0 <HAL_ADC_MspInit+0xc0>)
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c44:	617b      	str	r3, [r7, #20]
 8001c46:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c48:	4b21      	ldr	r3, [pc, #132]	@ (8001cd0 <HAL_ADC_MspInit+0xc0>)
 8001c4a:	699b      	ldr	r3, [r3, #24]
 8001c4c:	4a20      	ldr	r2, [pc, #128]	@ (8001cd0 <HAL_ADC_MspInit+0xc0>)
 8001c4e:	f043 0304 	orr.w	r3, r3, #4
 8001c52:	6193      	str	r3, [r2, #24]
 8001c54:	4b1e      	ldr	r3, [pc, #120]	@ (8001cd0 <HAL_ADC_MspInit+0xc0>)
 8001c56:	699b      	ldr	r3, [r3, #24]
 8001c58:	f003 0304 	and.w	r3, r3, #4
 8001c5c:	613b      	str	r3, [r7, #16]
 8001c5e:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c60:	2301      	movs	r3, #1
 8001c62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c64:	2303      	movs	r3, #3
 8001c66:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c68:	f107 0318 	add.w	r3, r7, #24
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4819      	ldr	r0, [pc, #100]	@ (8001cd4 <HAL_ADC_MspInit+0xc4>)
 8001c70:	f000 fff4 	bl	8002c5c <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001c74:	e026      	b.n	8001cc4 <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a17      	ldr	r2, [pc, #92]	@ (8001cd8 <HAL_ADC_MspInit+0xc8>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d121      	bne.n	8001cc4 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001c80:	4b13      	ldr	r3, [pc, #76]	@ (8001cd0 <HAL_ADC_MspInit+0xc0>)
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	4a12      	ldr	r2, [pc, #72]	@ (8001cd0 <HAL_ADC_MspInit+0xc0>)
 8001c86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c8a:	6193      	str	r3, [r2, #24]
 8001c8c:	4b10      	ldr	r3, [pc, #64]	@ (8001cd0 <HAL_ADC_MspInit+0xc0>)
 8001c8e:	699b      	ldr	r3, [r3, #24]
 8001c90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c98:	4b0d      	ldr	r3, [pc, #52]	@ (8001cd0 <HAL_ADC_MspInit+0xc0>)
 8001c9a:	699b      	ldr	r3, [r3, #24]
 8001c9c:	4a0c      	ldr	r2, [pc, #48]	@ (8001cd0 <HAL_ADC_MspInit+0xc0>)
 8001c9e:	f043 0304 	orr.w	r3, r3, #4
 8001ca2:	6193      	str	r3, [r2, #24]
 8001ca4:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd0 <HAL_ADC_MspInit+0xc0>)
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	f003 0304 	and.w	r3, r3, #4
 8001cac:	60bb      	str	r3, [r7, #8]
 8001cae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb8:	f107 0318 	add.w	r3, r7, #24
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4805      	ldr	r0, [pc, #20]	@ (8001cd4 <HAL_ADC_MspInit+0xc4>)
 8001cc0:	f000 ffcc 	bl	8002c5c <HAL_GPIO_Init>
}
 8001cc4:	bf00      	nop
 8001cc6:	3728      	adds	r7, #40	@ 0x28
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	40012400 	.word	0x40012400
 8001cd0:	40021000 	.word	0x40021000
 8001cd4:	40010800 	.word	0x40010800
 8001cd8:	40012800 	.word	0x40012800

08001cdc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b088      	sub	sp, #32
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce4:	f107 0310 	add.w	r3, r7, #16
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]
 8001cec:	605a      	str	r2, [r3, #4]
 8001cee:	609a      	str	r2, [r3, #8]
 8001cf0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a15      	ldr	r2, [pc, #84]	@ (8001d4c <HAL_I2C_MspInit+0x70>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d123      	bne.n	8001d44 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cfc:	4b14      	ldr	r3, [pc, #80]	@ (8001d50 <HAL_I2C_MspInit+0x74>)
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	4a13      	ldr	r2, [pc, #76]	@ (8001d50 <HAL_I2C_MspInit+0x74>)
 8001d02:	f043 0308 	orr.w	r3, r3, #8
 8001d06:	6193      	str	r3, [r2, #24]
 8001d08:	4b11      	ldr	r3, [pc, #68]	@ (8001d50 <HAL_I2C_MspInit+0x74>)
 8001d0a:	699b      	ldr	r3, [r3, #24]
 8001d0c:	f003 0308 	and.w	r3, r3, #8
 8001d10:	60fb      	str	r3, [r7, #12]
 8001d12:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d14:	23c0      	movs	r3, #192	@ 0xc0
 8001d16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d18:	2312      	movs	r3, #18
 8001d1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d20:	f107 0310 	add.w	r3, r7, #16
 8001d24:	4619      	mov	r1, r3
 8001d26:	480b      	ldr	r0, [pc, #44]	@ (8001d54 <HAL_I2C_MspInit+0x78>)
 8001d28:	f000 ff98 	bl	8002c5c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d2c:	4b08      	ldr	r3, [pc, #32]	@ (8001d50 <HAL_I2C_MspInit+0x74>)
 8001d2e:	69db      	ldr	r3, [r3, #28]
 8001d30:	4a07      	ldr	r2, [pc, #28]	@ (8001d50 <HAL_I2C_MspInit+0x74>)
 8001d32:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d36:	61d3      	str	r3, [r2, #28]
 8001d38:	4b05      	ldr	r3, [pc, #20]	@ (8001d50 <HAL_I2C_MspInit+0x74>)
 8001d3a:	69db      	ldr	r3, [r3, #28]
 8001d3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d40:	60bb      	str	r3, [r7, #8]
 8001d42:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001d44:	bf00      	nop
 8001d46:	3720      	adds	r7, #32
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40005400 	.word	0x40005400
 8001d50:	40021000 	.word	0x40021000
 8001d54:	40010c00 	.word	0x40010c00

08001d58 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a0d      	ldr	r2, [pc, #52]	@ (8001d9c <HAL_TIM_Base_MspInit+0x44>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d113      	bne.n	8001d92 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001da0 <HAL_TIM_Base_MspInit+0x48>)
 8001d6c:	699b      	ldr	r3, [r3, #24]
 8001d6e:	4a0c      	ldr	r2, [pc, #48]	@ (8001da0 <HAL_TIM_Base_MspInit+0x48>)
 8001d70:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d74:	6193      	str	r3, [r2, #24]
 8001d76:	4b0a      	ldr	r3, [pc, #40]	@ (8001da0 <HAL_TIM_Base_MspInit+0x48>)
 8001d78:	699b      	ldr	r3, [r3, #24]
 8001d7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001d82:	2200      	movs	r2, #0
 8001d84:	2100      	movs	r1, #0
 8001d86:	2019      	movs	r0, #25
 8001d88:	f000 ff31 	bl	8002bee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001d8c:	2019      	movs	r0, #25
 8001d8e:	f000 ff4a 	bl	8002c26 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001d92:	bf00      	nop
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40012c00 	.word	0x40012c00
 8001da0:	40021000 	.word	0x40021000

08001da4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b088      	sub	sp, #32
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dac:	f107 0310 	add.w	r3, r7, #16
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a1c      	ldr	r2, [pc, #112]	@ (8001e30 <HAL_UART_MspInit+0x8c>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d131      	bne.n	8001e28 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001dc4:	4b1b      	ldr	r3, [pc, #108]	@ (8001e34 <HAL_UART_MspInit+0x90>)
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	4a1a      	ldr	r2, [pc, #104]	@ (8001e34 <HAL_UART_MspInit+0x90>)
 8001dca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dce:	6193      	str	r3, [r2, #24]
 8001dd0:	4b18      	ldr	r3, [pc, #96]	@ (8001e34 <HAL_UART_MspInit+0x90>)
 8001dd2:	699b      	ldr	r3, [r3, #24]
 8001dd4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dd8:	60fb      	str	r3, [r7, #12]
 8001dda:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ddc:	4b15      	ldr	r3, [pc, #84]	@ (8001e34 <HAL_UART_MspInit+0x90>)
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	4a14      	ldr	r2, [pc, #80]	@ (8001e34 <HAL_UART_MspInit+0x90>)
 8001de2:	f043 0304 	orr.w	r3, r3, #4
 8001de6:	6193      	str	r3, [r2, #24]
 8001de8:	4b12      	ldr	r3, [pc, #72]	@ (8001e34 <HAL_UART_MspInit+0x90>)
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	f003 0304 	and.w	r3, r3, #4
 8001df0:	60bb      	str	r3, [r7, #8]
 8001df2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001df4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001df8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e02:	f107 0310 	add.w	r3, r7, #16
 8001e06:	4619      	mov	r1, r3
 8001e08:	480b      	ldr	r0, [pc, #44]	@ (8001e38 <HAL_UART_MspInit+0x94>)
 8001e0a:	f000 ff27 	bl	8002c5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e14:	2300      	movs	r3, #0
 8001e16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e1c:	f107 0310 	add.w	r3, r7, #16
 8001e20:	4619      	mov	r1, r3
 8001e22:	4805      	ldr	r0, [pc, #20]	@ (8001e38 <HAL_UART_MspInit+0x94>)
 8001e24:	f000 ff1a 	bl	8002c5c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001e28:	bf00      	nop
 8001e2a:	3720      	adds	r7, #32
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	40013800 	.word	0x40013800
 8001e34:	40021000 	.word	0x40021000
 8001e38:	40010800 	.word	0x40010800

08001e3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e40:	bf00      	nop
 8001e42:	e7fd      	b.n	8001e40 <NMI_Handler+0x4>

08001e44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e48:	bf00      	nop
 8001e4a:	e7fd      	b.n	8001e48 <HardFault_Handler+0x4>

08001e4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e50:	bf00      	nop
 8001e52:	e7fd      	b.n	8001e50 <MemManage_Handler+0x4>

08001e54 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e58:	bf00      	nop
 8001e5a:	e7fd      	b.n	8001e58 <BusFault_Handler+0x4>

08001e5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e60:	bf00      	nop
 8001e62:	e7fd      	b.n	8001e60 <UsageFault_Handler+0x4>

08001e64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e68:	bf00      	nop
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bc80      	pop	{r7}
 8001e6e:	4770      	bx	lr

08001e70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e74:	bf00      	nop
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bc80      	pop	{r7}
 8001e7a:	4770      	bx	lr

08001e7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e80:	bf00      	nop
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bc80      	pop	{r7}
 8001e86:	4770      	bx	lr

08001e88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e8c:	f000 f940 	bl	8002110 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e90:	bf00      	nop
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e98:	4802      	ldr	r0, [pc, #8]	@ (8001ea4 <TIM1_UP_IRQHandler+0x10>)
 8001e9a:	f002 fb1d 	bl	80044d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001e9e:	bf00      	nop
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	200002f4 	.word	0x200002f4

08001ea8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  return 1;
 8001eac:	2301      	movs	r3, #1
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bc80      	pop	{r7}
 8001eb4:	4770      	bx	lr

08001eb6 <_kill>:

int _kill(int pid, int sig)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b082      	sub	sp, #8
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
 8001ebe:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ec0:	f003 fe42 	bl	8005b48 <__errno>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2216      	movs	r2, #22
 8001ec8:	601a      	str	r2, [r3, #0]
  return -1;
 8001eca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}

08001ed6 <_exit>:

void _exit (int status)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b082      	sub	sp, #8
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ede:	f04f 31ff 	mov.w	r1, #4294967295
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f7ff ffe7 	bl	8001eb6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ee8:	bf00      	nop
 8001eea:	e7fd      	b.n	8001ee8 <_exit+0x12>

08001eec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b086      	sub	sp, #24
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	60b9      	str	r1, [r7, #8]
 8001ef6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ef8:	2300      	movs	r3, #0
 8001efa:	617b      	str	r3, [r7, #20]
 8001efc:	e00a      	b.n	8001f14 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001efe:	f3af 8000 	nop.w
 8001f02:	4601      	mov	r1, r0
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	1c5a      	adds	r2, r3, #1
 8001f08:	60ba      	str	r2, [r7, #8]
 8001f0a:	b2ca      	uxtb	r2, r1
 8001f0c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	3301      	adds	r3, #1
 8001f12:	617b      	str	r3, [r7, #20]
 8001f14:	697a      	ldr	r2, [r7, #20]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	dbf0      	blt.n	8001efe <_read+0x12>
  }

  return len;
 8001f1c:	687b      	ldr	r3, [r7, #4]
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3718      	adds	r7, #24
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}

08001f26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f26:	b580      	push	{r7, lr}
 8001f28:	b086      	sub	sp, #24
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	60f8      	str	r0, [r7, #12]
 8001f2e:	60b9      	str	r1, [r7, #8]
 8001f30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f32:	2300      	movs	r3, #0
 8001f34:	617b      	str	r3, [r7, #20]
 8001f36:	e009      	b.n	8001f4c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	1c5a      	adds	r2, r3, #1
 8001f3c:	60ba      	str	r2, [r7, #8]
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7ff fae3 	bl	800150c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	3301      	adds	r3, #1
 8001f4a:	617b      	str	r3, [r7, #20]
 8001f4c:	697a      	ldr	r2, [r7, #20]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	dbf1      	blt.n	8001f38 <_write+0x12>
  }
  return len;
 8001f54:	687b      	ldr	r3, [r7, #4]
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3718      	adds	r7, #24
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <_close>:

int _close(int file)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b083      	sub	sp, #12
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	370c      	adds	r7, #12
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bc80      	pop	{r7}
 8001f72:	4770      	bx	lr

08001f74 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f84:	605a      	str	r2, [r3, #4]
  return 0;
 8001f86:	2300      	movs	r3, #0
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bc80      	pop	{r7}
 8001f90:	4770      	bx	lr

08001f92 <_isatty>:

int _isatty(int file)
{
 8001f92:	b480      	push	{r7}
 8001f94:	b083      	sub	sp, #12
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f9a:	2301      	movs	r3, #1
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bc80      	pop	{r7}
 8001fa4:	4770      	bx	lr

08001fa6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fa6:	b480      	push	{r7}
 8001fa8:	b085      	sub	sp, #20
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	60f8      	str	r0, [r7, #12]
 8001fae:	60b9      	str	r1, [r7, #8]
 8001fb0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fb2:	2300      	movs	r3, #0
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3714      	adds	r7, #20
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bc80      	pop	{r7}
 8001fbc:	4770      	bx	lr
	...

08001fc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fc8:	4a14      	ldr	r2, [pc, #80]	@ (800201c <_sbrk+0x5c>)
 8001fca:	4b15      	ldr	r3, [pc, #84]	@ (8002020 <_sbrk+0x60>)
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fd4:	4b13      	ldr	r3, [pc, #76]	@ (8002024 <_sbrk+0x64>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d102      	bne.n	8001fe2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fdc:	4b11      	ldr	r3, [pc, #68]	@ (8002024 <_sbrk+0x64>)
 8001fde:	4a12      	ldr	r2, [pc, #72]	@ (8002028 <_sbrk+0x68>)
 8001fe0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fe2:	4b10      	ldr	r3, [pc, #64]	@ (8002024 <_sbrk+0x64>)
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4413      	add	r3, r2
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d207      	bcs.n	8002000 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ff0:	f003 fdaa 	bl	8005b48 <__errno>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	220c      	movs	r2, #12
 8001ff8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8001ffe:	e009      	b.n	8002014 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002000:	4b08      	ldr	r3, [pc, #32]	@ (8002024 <_sbrk+0x64>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002006:	4b07      	ldr	r3, [pc, #28]	@ (8002024 <_sbrk+0x64>)
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4413      	add	r3, r2
 800200e:	4a05      	ldr	r2, [pc, #20]	@ (8002024 <_sbrk+0x64>)
 8002010:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002012:	68fb      	ldr	r3, [r7, #12]
}
 8002014:	4618      	mov	r0, r3
 8002016:	3718      	adds	r7, #24
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	20005000 	.word	0x20005000
 8002020:	00000400 	.word	0x00000400
 8002024:	20000390 	.word	0x20000390
 8002028:	200004e8 	.word	0x200004e8

0800202c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002030:	bf00      	nop
 8002032:	46bd      	mov	sp, r7
 8002034:	bc80      	pop	{r7}
 8002036:	4770      	bx	lr

08002038 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002038:	f7ff fff8 	bl	800202c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800203c:	480b      	ldr	r0, [pc, #44]	@ (800206c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800203e:	490c      	ldr	r1, [pc, #48]	@ (8002070 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002040:	4a0c      	ldr	r2, [pc, #48]	@ (8002074 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002042:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002044:	e002      	b.n	800204c <LoopCopyDataInit>

08002046 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002046:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002048:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800204a:	3304      	adds	r3, #4

0800204c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800204c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800204e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002050:	d3f9      	bcc.n	8002046 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002052:	4a09      	ldr	r2, [pc, #36]	@ (8002078 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002054:	4c09      	ldr	r4, [pc, #36]	@ (800207c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002056:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002058:	e001      	b.n	800205e <LoopFillZerobss>

0800205a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800205a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800205c:	3204      	adds	r2, #4

0800205e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800205e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002060:	d3fb      	bcc.n	800205a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002062:	f003 fd77 	bl	8005b54 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002066:	f7ff fbb7 	bl	80017d8 <main>
  bx lr
 800206a:	4770      	bx	lr
  ldr r0, =_sdata
 800206c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002070:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8002074:	08007d24 	.word	0x08007d24
  ldr r2, =_sbss
 8002078:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 800207c:	200004e4 	.word	0x200004e4

08002080 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002080:	e7fe      	b.n	8002080 <ADC1_2_IRQHandler>
	...

08002084 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002088:	4b08      	ldr	r3, [pc, #32]	@ (80020ac <HAL_Init+0x28>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a07      	ldr	r2, [pc, #28]	@ (80020ac <HAL_Init+0x28>)
 800208e:	f043 0310 	orr.w	r3, r3, #16
 8002092:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002094:	2003      	movs	r0, #3
 8002096:	f000 fd9f 	bl	8002bd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800209a:	200f      	movs	r0, #15
 800209c:	f000 f808 	bl	80020b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020a0:	f7ff fd84 	bl	8001bac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40022000 	.word	0x40022000

080020b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020b8:	4b12      	ldr	r3, [pc, #72]	@ (8002104 <HAL_InitTick+0x54>)
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	4b12      	ldr	r3, [pc, #72]	@ (8002108 <HAL_InitTick+0x58>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	4619      	mov	r1, r3
 80020c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80020ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ce:	4618      	mov	r0, r3
 80020d0:	f000 fdb7 	bl	8002c42 <HAL_SYSTICK_Config>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e00e      	b.n	80020fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2b0f      	cmp	r3, #15
 80020e2:	d80a      	bhi.n	80020fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020e4:	2200      	movs	r2, #0
 80020e6:	6879      	ldr	r1, [r7, #4]
 80020e8:	f04f 30ff 	mov.w	r0, #4294967295
 80020ec:	f000 fd7f 	bl	8002bee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020f0:	4a06      	ldr	r2, [pc, #24]	@ (800210c <HAL_InitTick+0x5c>)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020f6:	2300      	movs	r3, #0
 80020f8:	e000      	b.n	80020fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3708      	adds	r7, #8
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	20000030 	.word	0x20000030
 8002108:	20000038 	.word	0x20000038
 800210c:	20000034 	.word	0x20000034

08002110 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002114:	4b05      	ldr	r3, [pc, #20]	@ (800212c <HAL_IncTick+0x1c>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	461a      	mov	r2, r3
 800211a:	4b05      	ldr	r3, [pc, #20]	@ (8002130 <HAL_IncTick+0x20>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4413      	add	r3, r2
 8002120:	4a03      	ldr	r2, [pc, #12]	@ (8002130 <HAL_IncTick+0x20>)
 8002122:	6013      	str	r3, [r2, #0]
}
 8002124:	bf00      	nop
 8002126:	46bd      	mov	sp, r7
 8002128:	bc80      	pop	{r7}
 800212a:	4770      	bx	lr
 800212c:	20000038 	.word	0x20000038
 8002130:	20000394 	.word	0x20000394

08002134 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  return uwTick;
 8002138:	4b02      	ldr	r3, [pc, #8]	@ (8002144 <HAL_GetTick+0x10>)
 800213a:	681b      	ldr	r3, [r3, #0]
}
 800213c:	4618      	mov	r0, r3
 800213e:	46bd      	mov	sp, r7
 8002140:	bc80      	pop	{r7}
 8002142:	4770      	bx	lr
 8002144:	20000394 	.word	0x20000394

08002148 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b084      	sub	sp, #16
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002150:	f7ff fff0 	bl	8002134 <HAL_GetTick>
 8002154:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002160:	d005      	beq.n	800216e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002162:	4b0a      	ldr	r3, [pc, #40]	@ (800218c <HAL_Delay+0x44>)
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	461a      	mov	r2, r3
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	4413      	add	r3, r2
 800216c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800216e:	bf00      	nop
 8002170:	f7ff ffe0 	bl	8002134 <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	429a      	cmp	r2, r3
 800217e:	d8f7      	bhi.n	8002170 <HAL_Delay+0x28>
  {
  }
}
 8002180:	bf00      	nop
 8002182:	bf00      	nop
 8002184:	3710      	adds	r7, #16
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	20000038 	.word	0x20000038

08002190 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b086      	sub	sp, #24
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002198:	2300      	movs	r3, #0
 800219a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800219c:	2300      	movs	r3, #0
 800219e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80021a0:	2300      	movs	r3, #0
 80021a2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80021a4:	2300      	movs	r3, #0
 80021a6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d101      	bne.n	80021b2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e0be      	b.n	8002330 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d109      	bne.n	80021d4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2200      	movs	r2, #0
 80021c4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f7ff fd1e 	bl	8001c10 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f000 fbf1 	bl	80029bc <ADC_ConversionStop_Disable>
 80021da:	4603      	mov	r3, r0
 80021dc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021e2:	f003 0310 	and.w	r3, r3, #16
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	f040 8099 	bne.w	800231e <HAL_ADC_Init+0x18e>
 80021ec:	7dfb      	ldrb	r3, [r7, #23]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	f040 8095 	bne.w	800231e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80021fc:	f023 0302 	bic.w	r3, r3, #2
 8002200:	f043 0202 	orr.w	r2, r3, #2
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002210:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	7b1b      	ldrb	r3, [r3, #12]
 8002216:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002218:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800221a:	68ba      	ldr	r2, [r7, #8]
 800221c:	4313      	orrs	r3, r2
 800221e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002228:	d003      	beq.n	8002232 <HAL_ADC_Init+0xa2>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	2b01      	cmp	r3, #1
 8002230:	d102      	bne.n	8002238 <HAL_ADC_Init+0xa8>
 8002232:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002236:	e000      	b.n	800223a <HAL_ADC_Init+0xaa>
 8002238:	2300      	movs	r3, #0
 800223a:	693a      	ldr	r2, [r7, #16]
 800223c:	4313      	orrs	r3, r2
 800223e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	7d1b      	ldrb	r3, [r3, #20]
 8002244:	2b01      	cmp	r3, #1
 8002246:	d119      	bne.n	800227c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	7b1b      	ldrb	r3, [r3, #12]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d109      	bne.n	8002264 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	699b      	ldr	r3, [r3, #24]
 8002254:	3b01      	subs	r3, #1
 8002256:	035a      	lsls	r2, r3, #13
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	4313      	orrs	r3, r2
 800225c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002260:	613b      	str	r3, [r7, #16]
 8002262:	e00b      	b.n	800227c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002268:	f043 0220 	orr.w	r2, r3, #32
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002274:	f043 0201 	orr.w	r2, r3, #1
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	430a      	orrs	r2, r1
 800228e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	689a      	ldr	r2, [r3, #8]
 8002296:	4b28      	ldr	r3, [pc, #160]	@ (8002338 <HAL_ADC_Init+0x1a8>)
 8002298:	4013      	ands	r3, r2
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	6812      	ldr	r2, [r2, #0]
 800229e:	68b9      	ldr	r1, [r7, #8]
 80022a0:	430b      	orrs	r3, r1
 80022a2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022ac:	d003      	beq.n	80022b6 <HAL_ADC_Init+0x126>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d104      	bne.n	80022c0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	3b01      	subs	r3, #1
 80022bc:	051b      	lsls	r3, r3, #20
 80022be:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022c6:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	430a      	orrs	r2, r1
 80022d2:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	689a      	ldr	r2, [r3, #8]
 80022da:	4b18      	ldr	r3, [pc, #96]	@ (800233c <HAL_ADC_Init+0x1ac>)
 80022dc:	4013      	ands	r3, r2
 80022de:	68ba      	ldr	r2, [r7, #8]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d10b      	bne.n	80022fc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ee:	f023 0303 	bic.w	r3, r3, #3
 80022f2:	f043 0201 	orr.w	r2, r3, #1
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80022fa:	e018      	b.n	800232e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002300:	f023 0312 	bic.w	r3, r3, #18
 8002304:	f043 0210 	orr.w	r2, r3, #16
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002310:	f043 0201 	orr.w	r2, r3, #1
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800231c:	e007      	b.n	800232e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002322:	f043 0210 	orr.w	r2, r3, #16
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800232e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002330:	4618      	mov	r0, r3
 8002332:	3718      	adds	r7, #24
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	ffe1f7fd 	.word	0xffe1f7fd
 800233c:	ff1f0efe 	.word	0xff1f0efe

08002340 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002348:	2300      	movs	r3, #0
 800234a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002352:	2b01      	cmp	r3, #1
 8002354:	d101      	bne.n	800235a <HAL_ADC_Start+0x1a>
 8002356:	2302      	movs	r3, #2
 8002358:	e098      	b.n	800248c <HAL_ADC_Start+0x14c>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2201      	movs	r2, #1
 800235e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f000 fad0 	bl	8002908 <ADC_Enable>
 8002368:	4603      	mov	r3, r0
 800236a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800236c:	7bfb      	ldrb	r3, [r7, #15]
 800236e:	2b00      	cmp	r3, #0
 8002370:	f040 8087 	bne.w	8002482 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002378:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800237c:	f023 0301 	bic.w	r3, r3, #1
 8002380:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a41      	ldr	r2, [pc, #260]	@ (8002494 <HAL_ADC_Start+0x154>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d105      	bne.n	800239e <HAL_ADC_Start+0x5e>
 8002392:	4b41      	ldr	r3, [pc, #260]	@ (8002498 <HAL_ADC_Start+0x158>)
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d115      	bne.n	80023ca <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d026      	beq.n	8002406 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023bc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80023c0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80023c8:	e01d      	b.n	8002406 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ce:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a2f      	ldr	r2, [pc, #188]	@ (8002498 <HAL_ADC_Start+0x158>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d004      	beq.n	80023ea <HAL_ADC_Start+0xaa>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a2b      	ldr	r2, [pc, #172]	@ (8002494 <HAL_ADC_Start+0x154>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d10d      	bne.n	8002406 <HAL_ADC_Start+0xc6>
 80023ea:	4b2b      	ldr	r3, [pc, #172]	@ (8002498 <HAL_ADC_Start+0x158>)
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d007      	beq.n	8002406 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023fa:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80023fe:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800240a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d006      	beq.n	8002420 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002416:	f023 0206 	bic.w	r2, r3, #6
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800241e:	e002      	b.n	8002426 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f06f 0202 	mvn.w	r2, #2
 8002436:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002442:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002446:	d113      	bne.n	8002470 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800244c:	4a11      	ldr	r2, [pc, #68]	@ (8002494 <HAL_ADC_Start+0x154>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d105      	bne.n	800245e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002452:	4b11      	ldr	r3, [pc, #68]	@ (8002498 <HAL_ADC_Start+0x158>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800245a:	2b00      	cmp	r3, #0
 800245c:	d108      	bne.n	8002470 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	689a      	ldr	r2, [r3, #8]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800246c:	609a      	str	r2, [r3, #8]
 800246e:	e00c      	b.n	800248a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	689a      	ldr	r2, [r3, #8]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800247e:	609a      	str	r2, [r3, #8]
 8002480:	e003      	b.n	800248a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800248a:	7bfb      	ldrb	r3, [r7, #15]
}
 800248c:	4618      	mov	r0, r3
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	40012800 	.word	0x40012800
 8002498:	40012400 	.word	0x40012400

0800249c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024a4:	2300      	movs	r3, #0
 80024a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d101      	bne.n	80024b6 <HAL_ADC_Stop+0x1a>
 80024b2:	2302      	movs	r3, #2
 80024b4:	e01a      	b.n	80024ec <HAL_ADC_Stop+0x50>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2201      	movs	r2, #1
 80024ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f000 fa7c 	bl	80029bc <ADC_ConversionStop_Disable>
 80024c4:	4603      	mov	r3, r0
 80024c6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80024c8:	7bfb      	ldrb	r3, [r7, #15]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d109      	bne.n	80024e2 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80024d6:	f023 0301 	bic.w	r3, r3, #1
 80024da:	f043 0201 	orr.w	r2, r3, #1
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80024ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3710      	adds	r7, #16
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80024f4:	b590      	push	{r4, r7, lr}
 80024f6:	b087      	sub	sp, #28
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80024fe:	2300      	movs	r3, #0
 8002500:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002502:	2300      	movs	r3, #0
 8002504:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002506:	2300      	movs	r3, #0
 8002508:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800250a:	f7ff fe13 	bl	8002134 <HAL_GetTick>
 800250e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00b      	beq.n	8002536 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002522:	f043 0220 	orr.w	r2, r3, #32
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2200      	movs	r2, #0
 800252e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e0d3      	b.n	80026de <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002540:	2b00      	cmp	r3, #0
 8002542:	d131      	bne.n	80025a8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800254a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800254e:	2b00      	cmp	r3, #0
 8002550:	d12a      	bne.n	80025a8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002552:	e021      	b.n	8002598 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800255a:	d01d      	beq.n	8002598 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d007      	beq.n	8002572 <HAL_ADC_PollForConversion+0x7e>
 8002562:	f7ff fde7 	bl	8002134 <HAL_GetTick>
 8002566:	4602      	mov	r2, r0
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	683a      	ldr	r2, [r7, #0]
 800256e:	429a      	cmp	r2, r3
 8002570:	d212      	bcs.n	8002598 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0302 	and.w	r3, r3, #2
 800257c:	2b00      	cmp	r3, #0
 800257e:	d10b      	bne.n	8002598 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002584:	f043 0204 	orr.w	r2, r3, #4
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002594:	2303      	movs	r3, #3
 8002596:	e0a2      	b.n	80026de <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0302 	and.w	r3, r3, #2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d0d6      	beq.n	8002554 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80025a6:	e070      	b.n	800268a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80025a8:	4b4f      	ldr	r3, [pc, #316]	@ (80026e8 <HAL_ADC_PollForConversion+0x1f4>)
 80025aa:	681c      	ldr	r4, [r3, #0]
 80025ac:	2002      	movs	r0, #2
 80025ae:	f001 fe3b 	bl	8004228 <HAL_RCCEx_GetPeriphCLKFreq>
 80025b2:	4603      	mov	r3, r0
 80025b4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	6919      	ldr	r1, [r3, #16]
 80025be:	4b4b      	ldr	r3, [pc, #300]	@ (80026ec <HAL_ADC_PollForConversion+0x1f8>)
 80025c0:	400b      	ands	r3, r1
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d118      	bne.n	80025f8 <HAL_ADC_PollForConversion+0x104>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	68d9      	ldr	r1, [r3, #12]
 80025cc:	4b48      	ldr	r3, [pc, #288]	@ (80026f0 <HAL_ADC_PollForConversion+0x1fc>)
 80025ce:	400b      	ands	r3, r1
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d111      	bne.n	80025f8 <HAL_ADC_PollForConversion+0x104>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6919      	ldr	r1, [r3, #16]
 80025da:	4b46      	ldr	r3, [pc, #280]	@ (80026f4 <HAL_ADC_PollForConversion+0x200>)
 80025dc:	400b      	ands	r3, r1
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d108      	bne.n	80025f4 <HAL_ADC_PollForConversion+0x100>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68d9      	ldr	r1, [r3, #12]
 80025e8:	4b43      	ldr	r3, [pc, #268]	@ (80026f8 <HAL_ADC_PollForConversion+0x204>)
 80025ea:	400b      	ands	r3, r1
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d101      	bne.n	80025f4 <HAL_ADC_PollForConversion+0x100>
 80025f0:	2314      	movs	r3, #20
 80025f2:	e020      	b.n	8002636 <HAL_ADC_PollForConversion+0x142>
 80025f4:	2329      	movs	r3, #41	@ 0x29
 80025f6:	e01e      	b.n	8002636 <HAL_ADC_PollForConversion+0x142>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6919      	ldr	r1, [r3, #16]
 80025fe:	4b3d      	ldr	r3, [pc, #244]	@ (80026f4 <HAL_ADC_PollForConversion+0x200>)
 8002600:	400b      	ands	r3, r1
 8002602:	2b00      	cmp	r3, #0
 8002604:	d106      	bne.n	8002614 <HAL_ADC_PollForConversion+0x120>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	68d9      	ldr	r1, [r3, #12]
 800260c:	4b3a      	ldr	r3, [pc, #232]	@ (80026f8 <HAL_ADC_PollForConversion+0x204>)
 800260e:	400b      	ands	r3, r1
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00d      	beq.n	8002630 <HAL_ADC_PollForConversion+0x13c>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6919      	ldr	r1, [r3, #16]
 800261a:	4b38      	ldr	r3, [pc, #224]	@ (80026fc <HAL_ADC_PollForConversion+0x208>)
 800261c:	400b      	ands	r3, r1
 800261e:	2b00      	cmp	r3, #0
 8002620:	d108      	bne.n	8002634 <HAL_ADC_PollForConversion+0x140>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68d9      	ldr	r1, [r3, #12]
 8002628:	4b34      	ldr	r3, [pc, #208]	@ (80026fc <HAL_ADC_PollForConversion+0x208>)
 800262a:	400b      	ands	r3, r1
 800262c:	2b00      	cmp	r3, #0
 800262e:	d101      	bne.n	8002634 <HAL_ADC_PollForConversion+0x140>
 8002630:	2354      	movs	r3, #84	@ 0x54
 8002632:	e000      	b.n	8002636 <HAL_ADC_PollForConversion+0x142>
 8002634:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002636:	fb02 f303 	mul.w	r3, r2, r3
 800263a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800263c:	e021      	b.n	8002682 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002644:	d01a      	beq.n	800267c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d007      	beq.n	800265c <HAL_ADC_PollForConversion+0x168>
 800264c:	f7ff fd72 	bl	8002134 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	683a      	ldr	r2, [r7, #0]
 8002658:	429a      	cmp	r2, r3
 800265a:	d20f      	bcs.n	800267c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	429a      	cmp	r2, r3
 8002662:	d90b      	bls.n	800267c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002668:	f043 0204 	orr.w	r2, r3, #4
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002678:	2303      	movs	r3, #3
 800267a:	e030      	b.n	80026de <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	3301      	adds	r3, #1
 8002680:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	429a      	cmp	r2, r3
 8002688:	d8d9      	bhi.n	800263e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f06f 0212 	mvn.w	r2, #18
 8002692:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002698:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80026aa:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80026ae:	d115      	bne.n	80026dc <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d111      	bne.n	80026dc <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d105      	bne.n	80026dc <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d4:	f043 0201 	orr.w	r2, r3, #1
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	371c      	adds	r7, #28
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd90      	pop	{r4, r7, pc}
 80026e6:	bf00      	nop
 80026e8:	20000030 	.word	0x20000030
 80026ec:	24924924 	.word	0x24924924
 80026f0:	00924924 	.word	0x00924924
 80026f4:	12492492 	.word	0x12492492
 80026f8:	00492492 	.word	0x00492492
 80026fc:	00249249 	.word	0x00249249

08002700 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800270e:	4618      	mov	r0, r3
 8002710:	370c      	adds	r7, #12
 8002712:	46bd      	mov	sp, r7
 8002714:	bc80      	pop	{r7}
 8002716:	4770      	bx	lr

08002718 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002722:	2300      	movs	r3, #0
 8002724:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002726:	2300      	movs	r3, #0
 8002728:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002730:	2b01      	cmp	r3, #1
 8002732:	d101      	bne.n	8002738 <HAL_ADC_ConfigChannel+0x20>
 8002734:	2302      	movs	r3, #2
 8002736:	e0dc      	b.n	80028f2 <HAL_ADC_ConfigChannel+0x1da>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	2b06      	cmp	r3, #6
 8002746:	d81c      	bhi.n	8002782 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685a      	ldr	r2, [r3, #4]
 8002752:	4613      	mov	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	4413      	add	r3, r2
 8002758:	3b05      	subs	r3, #5
 800275a:	221f      	movs	r2, #31
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	43db      	mvns	r3, r3
 8002762:	4019      	ands	r1, r3
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	6818      	ldr	r0, [r3, #0]
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685a      	ldr	r2, [r3, #4]
 800276c:	4613      	mov	r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	4413      	add	r3, r2
 8002772:	3b05      	subs	r3, #5
 8002774:	fa00 f203 	lsl.w	r2, r0, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	430a      	orrs	r2, r1
 800277e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002780:	e03c      	b.n	80027fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	2b0c      	cmp	r3, #12
 8002788:	d81c      	bhi.n	80027c4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685a      	ldr	r2, [r3, #4]
 8002794:	4613      	mov	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	4413      	add	r3, r2
 800279a:	3b23      	subs	r3, #35	@ 0x23
 800279c:	221f      	movs	r2, #31
 800279e:	fa02 f303 	lsl.w	r3, r2, r3
 80027a2:	43db      	mvns	r3, r3
 80027a4:	4019      	ands	r1, r3
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	6818      	ldr	r0, [r3, #0]
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	685a      	ldr	r2, [r3, #4]
 80027ae:	4613      	mov	r3, r2
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	4413      	add	r3, r2
 80027b4:	3b23      	subs	r3, #35	@ 0x23
 80027b6:	fa00 f203 	lsl.w	r2, r0, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	430a      	orrs	r2, r1
 80027c0:	631a      	str	r2, [r3, #48]	@ 0x30
 80027c2:	e01b      	b.n	80027fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	685a      	ldr	r2, [r3, #4]
 80027ce:	4613      	mov	r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	4413      	add	r3, r2
 80027d4:	3b41      	subs	r3, #65	@ 0x41
 80027d6:	221f      	movs	r2, #31
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	43db      	mvns	r3, r3
 80027de:	4019      	ands	r1, r3
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	6818      	ldr	r0, [r3, #0]
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685a      	ldr	r2, [r3, #4]
 80027e8:	4613      	mov	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	4413      	add	r3, r2
 80027ee:	3b41      	subs	r3, #65	@ 0x41
 80027f0:	fa00 f203 	lsl.w	r2, r0, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	430a      	orrs	r2, r1
 80027fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2b09      	cmp	r3, #9
 8002802:	d91c      	bls.n	800283e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	68d9      	ldr	r1, [r3, #12]
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	4613      	mov	r3, r2
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	4413      	add	r3, r2
 8002814:	3b1e      	subs	r3, #30
 8002816:	2207      	movs	r2, #7
 8002818:	fa02 f303 	lsl.w	r3, r2, r3
 800281c:	43db      	mvns	r3, r3
 800281e:	4019      	ands	r1, r3
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	6898      	ldr	r0, [r3, #8]
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	4613      	mov	r3, r2
 800282a:	005b      	lsls	r3, r3, #1
 800282c:	4413      	add	r3, r2
 800282e:	3b1e      	subs	r3, #30
 8002830:	fa00 f203 	lsl.w	r2, r0, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	430a      	orrs	r2, r1
 800283a:	60da      	str	r2, [r3, #12]
 800283c:	e019      	b.n	8002872 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	6919      	ldr	r1, [r3, #16]
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	4613      	mov	r3, r2
 800284a:	005b      	lsls	r3, r3, #1
 800284c:	4413      	add	r3, r2
 800284e:	2207      	movs	r2, #7
 8002850:	fa02 f303 	lsl.w	r3, r2, r3
 8002854:	43db      	mvns	r3, r3
 8002856:	4019      	ands	r1, r3
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	6898      	ldr	r0, [r3, #8]
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	4613      	mov	r3, r2
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	4413      	add	r3, r2
 8002866:	fa00 f203 	lsl.w	r2, r0, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	430a      	orrs	r2, r1
 8002870:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2b10      	cmp	r3, #16
 8002878:	d003      	beq.n	8002882 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800287e:	2b11      	cmp	r3, #17
 8002880:	d132      	bne.n	80028e8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a1d      	ldr	r2, [pc, #116]	@ (80028fc <HAL_ADC_ConfigChannel+0x1e4>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d125      	bne.n	80028d8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d126      	bne.n	80028e8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	689a      	ldr	r2, [r3, #8]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80028a8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2b10      	cmp	r3, #16
 80028b0:	d11a      	bne.n	80028e8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028b2:	4b13      	ldr	r3, [pc, #76]	@ (8002900 <HAL_ADC_ConfigChannel+0x1e8>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a13      	ldr	r2, [pc, #76]	@ (8002904 <HAL_ADC_ConfigChannel+0x1ec>)
 80028b8:	fba2 2303 	umull	r2, r3, r2, r3
 80028bc:	0c9a      	lsrs	r2, r3, #18
 80028be:	4613      	mov	r3, r2
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	4413      	add	r3, r2
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028c8:	e002      	b.n	80028d0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	3b01      	subs	r3, #1
 80028ce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1f9      	bne.n	80028ca <HAL_ADC_ConfigChannel+0x1b2>
 80028d6:	e007      	b.n	80028e8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028dc:	f043 0220 	orr.w	r2, r3, #32
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2200      	movs	r2, #0
 80028ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80028f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3714      	adds	r7, #20
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr
 80028fc:	40012400 	.word	0x40012400
 8002900:	20000030 	.word	0x20000030
 8002904:	431bde83 	.word	0x431bde83

08002908 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002910:	2300      	movs	r3, #0
 8002912:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002914:	2300      	movs	r3, #0
 8002916:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	f003 0301 	and.w	r3, r3, #1
 8002922:	2b01      	cmp	r3, #1
 8002924:	d040      	beq.n	80029a8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689a      	ldr	r2, [r3, #8]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f042 0201 	orr.w	r2, r2, #1
 8002934:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002936:	4b1f      	ldr	r3, [pc, #124]	@ (80029b4 <ADC_Enable+0xac>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a1f      	ldr	r2, [pc, #124]	@ (80029b8 <ADC_Enable+0xb0>)
 800293c:	fba2 2303 	umull	r2, r3, r2, r3
 8002940:	0c9b      	lsrs	r3, r3, #18
 8002942:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002944:	e002      	b.n	800294c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	3b01      	subs	r3, #1
 800294a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d1f9      	bne.n	8002946 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002952:	f7ff fbef 	bl	8002134 <HAL_GetTick>
 8002956:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002958:	e01f      	b.n	800299a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800295a:	f7ff fbeb 	bl	8002134 <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	2b02      	cmp	r3, #2
 8002966:	d918      	bls.n	800299a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f003 0301 	and.w	r3, r3, #1
 8002972:	2b01      	cmp	r3, #1
 8002974:	d011      	beq.n	800299a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800297a:	f043 0210 	orr.w	r2, r3, #16
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002986:	f043 0201 	orr.w	r2, r3, #1
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e007      	b.n	80029aa <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f003 0301 	and.w	r3, r3, #1
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d1d8      	bne.n	800295a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80029a8:	2300      	movs	r3, #0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3710      	adds	r7, #16
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	20000030 	.word	0x20000030
 80029b8:	431bde83 	.word	0x431bde83

080029bc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029c4:	2300      	movs	r3, #0
 80029c6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d12e      	bne.n	8002a34 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	689a      	ldr	r2, [r3, #8]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f022 0201 	bic.w	r2, r2, #1
 80029e4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80029e6:	f7ff fba5 	bl	8002134 <HAL_GetTick>
 80029ea:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80029ec:	e01b      	b.n	8002a26 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80029ee:	f7ff fba1 	bl	8002134 <HAL_GetTick>
 80029f2:	4602      	mov	r2, r0
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d914      	bls.n	8002a26 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f003 0301 	and.w	r3, r3, #1
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d10d      	bne.n	8002a26 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a0e:	f043 0210 	orr.w	r2, r3, #16
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a1a:	f043 0201 	orr.w	r2, r3, #1
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e007      	b.n	8002a36 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f003 0301 	and.w	r3, r3, #1
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d0dc      	beq.n	80029ee <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3710      	adds	r7, #16
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
	...

08002a40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b085      	sub	sp, #20
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f003 0307 	and.w	r3, r3, #7
 8002a4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a50:	4b0c      	ldr	r3, [pc, #48]	@ (8002a84 <__NVIC_SetPriorityGrouping+0x44>)
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a56:	68ba      	ldr	r2, [r7, #8]
 8002a58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a72:	4a04      	ldr	r2, [pc, #16]	@ (8002a84 <__NVIC_SetPriorityGrouping+0x44>)
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	60d3      	str	r3, [r2, #12]
}
 8002a78:	bf00      	nop
 8002a7a:	3714      	adds	r7, #20
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bc80      	pop	{r7}
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	e000ed00 	.word	0xe000ed00

08002a88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a8c:	4b04      	ldr	r3, [pc, #16]	@ (8002aa0 <__NVIC_GetPriorityGrouping+0x18>)
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	0a1b      	lsrs	r3, r3, #8
 8002a92:	f003 0307 	and.w	r3, r3, #7
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bc80      	pop	{r7}
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	e000ed00 	.word	0xe000ed00

08002aa4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	4603      	mov	r3, r0
 8002aac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	db0b      	blt.n	8002ace <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ab6:	79fb      	ldrb	r3, [r7, #7]
 8002ab8:	f003 021f 	and.w	r2, r3, #31
 8002abc:	4906      	ldr	r1, [pc, #24]	@ (8002ad8 <__NVIC_EnableIRQ+0x34>)
 8002abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac2:	095b      	lsrs	r3, r3, #5
 8002ac4:	2001      	movs	r0, #1
 8002ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8002aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ace:	bf00      	nop
 8002ad0:	370c      	adds	r7, #12
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bc80      	pop	{r7}
 8002ad6:	4770      	bx	lr
 8002ad8:	e000e100 	.word	0xe000e100

08002adc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	6039      	str	r1, [r7, #0]
 8002ae6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	db0a      	blt.n	8002b06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	b2da      	uxtb	r2, r3
 8002af4:	490c      	ldr	r1, [pc, #48]	@ (8002b28 <__NVIC_SetPriority+0x4c>)
 8002af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afa:	0112      	lsls	r2, r2, #4
 8002afc:	b2d2      	uxtb	r2, r2
 8002afe:	440b      	add	r3, r1
 8002b00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b04:	e00a      	b.n	8002b1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	b2da      	uxtb	r2, r3
 8002b0a:	4908      	ldr	r1, [pc, #32]	@ (8002b2c <__NVIC_SetPriority+0x50>)
 8002b0c:	79fb      	ldrb	r3, [r7, #7]
 8002b0e:	f003 030f 	and.w	r3, r3, #15
 8002b12:	3b04      	subs	r3, #4
 8002b14:	0112      	lsls	r2, r2, #4
 8002b16:	b2d2      	uxtb	r2, r2
 8002b18:	440b      	add	r3, r1
 8002b1a:	761a      	strb	r2, [r3, #24]
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bc80      	pop	{r7}
 8002b24:	4770      	bx	lr
 8002b26:	bf00      	nop
 8002b28:	e000e100 	.word	0xe000e100
 8002b2c:	e000ed00 	.word	0xe000ed00

08002b30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b089      	sub	sp, #36	@ 0x24
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	60b9      	str	r1, [r7, #8]
 8002b3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f003 0307 	and.w	r3, r3, #7
 8002b42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	f1c3 0307 	rsb	r3, r3, #7
 8002b4a:	2b04      	cmp	r3, #4
 8002b4c:	bf28      	it	cs
 8002b4e:	2304      	movcs	r3, #4
 8002b50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	3304      	adds	r3, #4
 8002b56:	2b06      	cmp	r3, #6
 8002b58:	d902      	bls.n	8002b60 <NVIC_EncodePriority+0x30>
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	3b03      	subs	r3, #3
 8002b5e:	e000      	b.n	8002b62 <NVIC_EncodePriority+0x32>
 8002b60:	2300      	movs	r3, #0
 8002b62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b64:	f04f 32ff 	mov.w	r2, #4294967295
 8002b68:	69bb      	ldr	r3, [r7, #24]
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	43da      	mvns	r2, r3
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	401a      	ands	r2, r3
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b78:	f04f 31ff 	mov.w	r1, #4294967295
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b82:	43d9      	mvns	r1, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b88:	4313      	orrs	r3, r2
         );
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3724      	adds	r7, #36	@ 0x24
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bc80      	pop	{r7}
 8002b92:	4770      	bx	lr

08002b94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ba4:	d301      	bcc.n	8002baa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e00f      	b.n	8002bca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002baa:	4a0a      	ldr	r2, [pc, #40]	@ (8002bd4 <SysTick_Config+0x40>)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bb2:	210f      	movs	r1, #15
 8002bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8002bb8:	f7ff ff90 	bl	8002adc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bbc:	4b05      	ldr	r3, [pc, #20]	@ (8002bd4 <SysTick_Config+0x40>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bc2:	4b04      	ldr	r3, [pc, #16]	@ (8002bd4 <SysTick_Config+0x40>)
 8002bc4:	2207      	movs	r2, #7
 8002bc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3708      	adds	r7, #8
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	e000e010 	.word	0xe000e010

08002bd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f7ff ff2d 	bl	8002a40 <__NVIC_SetPriorityGrouping>
}
 8002be6:	bf00      	nop
 8002be8:	3708      	adds	r7, #8
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b086      	sub	sp, #24
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	60b9      	str	r1, [r7, #8]
 8002bf8:	607a      	str	r2, [r7, #4]
 8002bfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c00:	f7ff ff42 	bl	8002a88 <__NVIC_GetPriorityGrouping>
 8002c04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	68b9      	ldr	r1, [r7, #8]
 8002c0a:	6978      	ldr	r0, [r7, #20]
 8002c0c:	f7ff ff90 	bl	8002b30 <NVIC_EncodePriority>
 8002c10:	4602      	mov	r2, r0
 8002c12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c16:	4611      	mov	r1, r2
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7ff ff5f 	bl	8002adc <__NVIC_SetPriority>
}
 8002c1e:	bf00      	nop
 8002c20:	3718      	adds	r7, #24
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}

08002c26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c26:	b580      	push	{r7, lr}
 8002c28:	b082      	sub	sp, #8
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7ff ff35 	bl	8002aa4 <__NVIC_EnableIRQ>
}
 8002c3a:	bf00      	nop
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b082      	sub	sp, #8
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f7ff ffa2 	bl	8002b94 <SysTick_Config>
 8002c50:	4603      	mov	r3, r0
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3708      	adds	r7, #8
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
	...

08002c5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b08b      	sub	sp, #44	@ 0x2c
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
 8002c64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c66:	2300      	movs	r3, #0
 8002c68:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c6e:	e169      	b.n	8002f44 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002c70:	2201      	movs	r2, #1
 8002c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	69fa      	ldr	r2, [r7, #28]
 8002c80:	4013      	ands	r3, r2
 8002c82:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002c84:	69ba      	ldr	r2, [r7, #24]
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	f040 8158 	bne.w	8002f3e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	4a9a      	ldr	r2, [pc, #616]	@ (8002efc <HAL_GPIO_Init+0x2a0>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d05e      	beq.n	8002d56 <HAL_GPIO_Init+0xfa>
 8002c98:	4a98      	ldr	r2, [pc, #608]	@ (8002efc <HAL_GPIO_Init+0x2a0>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d875      	bhi.n	8002d8a <HAL_GPIO_Init+0x12e>
 8002c9e:	4a98      	ldr	r2, [pc, #608]	@ (8002f00 <HAL_GPIO_Init+0x2a4>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d058      	beq.n	8002d56 <HAL_GPIO_Init+0xfa>
 8002ca4:	4a96      	ldr	r2, [pc, #600]	@ (8002f00 <HAL_GPIO_Init+0x2a4>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d86f      	bhi.n	8002d8a <HAL_GPIO_Init+0x12e>
 8002caa:	4a96      	ldr	r2, [pc, #600]	@ (8002f04 <HAL_GPIO_Init+0x2a8>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d052      	beq.n	8002d56 <HAL_GPIO_Init+0xfa>
 8002cb0:	4a94      	ldr	r2, [pc, #592]	@ (8002f04 <HAL_GPIO_Init+0x2a8>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d869      	bhi.n	8002d8a <HAL_GPIO_Init+0x12e>
 8002cb6:	4a94      	ldr	r2, [pc, #592]	@ (8002f08 <HAL_GPIO_Init+0x2ac>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d04c      	beq.n	8002d56 <HAL_GPIO_Init+0xfa>
 8002cbc:	4a92      	ldr	r2, [pc, #584]	@ (8002f08 <HAL_GPIO_Init+0x2ac>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d863      	bhi.n	8002d8a <HAL_GPIO_Init+0x12e>
 8002cc2:	4a92      	ldr	r2, [pc, #584]	@ (8002f0c <HAL_GPIO_Init+0x2b0>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d046      	beq.n	8002d56 <HAL_GPIO_Init+0xfa>
 8002cc8:	4a90      	ldr	r2, [pc, #576]	@ (8002f0c <HAL_GPIO_Init+0x2b0>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d85d      	bhi.n	8002d8a <HAL_GPIO_Init+0x12e>
 8002cce:	2b12      	cmp	r3, #18
 8002cd0:	d82a      	bhi.n	8002d28 <HAL_GPIO_Init+0xcc>
 8002cd2:	2b12      	cmp	r3, #18
 8002cd4:	d859      	bhi.n	8002d8a <HAL_GPIO_Init+0x12e>
 8002cd6:	a201      	add	r2, pc, #4	@ (adr r2, 8002cdc <HAL_GPIO_Init+0x80>)
 8002cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cdc:	08002d57 	.word	0x08002d57
 8002ce0:	08002d31 	.word	0x08002d31
 8002ce4:	08002d43 	.word	0x08002d43
 8002ce8:	08002d85 	.word	0x08002d85
 8002cec:	08002d8b 	.word	0x08002d8b
 8002cf0:	08002d8b 	.word	0x08002d8b
 8002cf4:	08002d8b 	.word	0x08002d8b
 8002cf8:	08002d8b 	.word	0x08002d8b
 8002cfc:	08002d8b 	.word	0x08002d8b
 8002d00:	08002d8b 	.word	0x08002d8b
 8002d04:	08002d8b 	.word	0x08002d8b
 8002d08:	08002d8b 	.word	0x08002d8b
 8002d0c:	08002d8b 	.word	0x08002d8b
 8002d10:	08002d8b 	.word	0x08002d8b
 8002d14:	08002d8b 	.word	0x08002d8b
 8002d18:	08002d8b 	.word	0x08002d8b
 8002d1c:	08002d8b 	.word	0x08002d8b
 8002d20:	08002d39 	.word	0x08002d39
 8002d24:	08002d4d 	.word	0x08002d4d
 8002d28:	4a79      	ldr	r2, [pc, #484]	@ (8002f10 <HAL_GPIO_Init+0x2b4>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d013      	beq.n	8002d56 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d2e:	e02c      	b.n	8002d8a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	623b      	str	r3, [r7, #32]
          break;
 8002d36:	e029      	b.n	8002d8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	3304      	adds	r3, #4
 8002d3e:	623b      	str	r3, [r7, #32]
          break;
 8002d40:	e024      	b.n	8002d8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	3308      	adds	r3, #8
 8002d48:	623b      	str	r3, [r7, #32]
          break;
 8002d4a:	e01f      	b.n	8002d8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	330c      	adds	r3, #12
 8002d52:	623b      	str	r3, [r7, #32]
          break;
 8002d54:	e01a      	b.n	8002d8c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d102      	bne.n	8002d64 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002d5e:	2304      	movs	r3, #4
 8002d60:	623b      	str	r3, [r7, #32]
          break;
 8002d62:	e013      	b.n	8002d8c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d105      	bne.n	8002d78 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d6c:	2308      	movs	r3, #8
 8002d6e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	69fa      	ldr	r2, [r7, #28]
 8002d74:	611a      	str	r2, [r3, #16]
          break;
 8002d76:	e009      	b.n	8002d8c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d78:	2308      	movs	r3, #8
 8002d7a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	69fa      	ldr	r2, [r7, #28]
 8002d80:	615a      	str	r2, [r3, #20]
          break;
 8002d82:	e003      	b.n	8002d8c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002d84:	2300      	movs	r3, #0
 8002d86:	623b      	str	r3, [r7, #32]
          break;
 8002d88:	e000      	b.n	8002d8c <HAL_GPIO_Init+0x130>
          break;
 8002d8a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	2bff      	cmp	r3, #255	@ 0xff
 8002d90:	d801      	bhi.n	8002d96 <HAL_GPIO_Init+0x13a>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	e001      	b.n	8002d9a <HAL_GPIO_Init+0x13e>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	3304      	adds	r3, #4
 8002d9a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	2bff      	cmp	r3, #255	@ 0xff
 8002da0:	d802      	bhi.n	8002da8 <HAL_GPIO_Init+0x14c>
 8002da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	e002      	b.n	8002dae <HAL_GPIO_Init+0x152>
 8002da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002daa:	3b08      	subs	r3, #8
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	210f      	movs	r1, #15
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	401a      	ands	r2, r3
 8002dc0:	6a39      	ldr	r1, [r7, #32]
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002dc8:	431a      	orrs	r2, r3
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	f000 80b1 	beq.w	8002f3e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ddc:	4b4d      	ldr	r3, [pc, #308]	@ (8002f14 <HAL_GPIO_Init+0x2b8>)
 8002dde:	699b      	ldr	r3, [r3, #24]
 8002de0:	4a4c      	ldr	r2, [pc, #304]	@ (8002f14 <HAL_GPIO_Init+0x2b8>)
 8002de2:	f043 0301 	orr.w	r3, r3, #1
 8002de6:	6193      	str	r3, [r2, #24]
 8002de8:	4b4a      	ldr	r3, [pc, #296]	@ (8002f14 <HAL_GPIO_Init+0x2b8>)
 8002dea:	699b      	ldr	r3, [r3, #24]
 8002dec:	f003 0301 	and.w	r3, r3, #1
 8002df0:	60bb      	str	r3, [r7, #8]
 8002df2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002df4:	4a48      	ldr	r2, [pc, #288]	@ (8002f18 <HAL_GPIO_Init+0x2bc>)
 8002df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df8:	089b      	lsrs	r3, r3, #2
 8002dfa:	3302      	adds	r3, #2
 8002dfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e00:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e04:	f003 0303 	and.w	r3, r3, #3
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	220f      	movs	r2, #15
 8002e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e10:	43db      	mvns	r3, r3
 8002e12:	68fa      	ldr	r2, [r7, #12]
 8002e14:	4013      	ands	r3, r2
 8002e16:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4a40      	ldr	r2, [pc, #256]	@ (8002f1c <HAL_GPIO_Init+0x2c0>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d013      	beq.n	8002e48 <HAL_GPIO_Init+0x1ec>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	4a3f      	ldr	r2, [pc, #252]	@ (8002f20 <HAL_GPIO_Init+0x2c4>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d00d      	beq.n	8002e44 <HAL_GPIO_Init+0x1e8>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	4a3e      	ldr	r2, [pc, #248]	@ (8002f24 <HAL_GPIO_Init+0x2c8>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d007      	beq.n	8002e40 <HAL_GPIO_Init+0x1e4>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	4a3d      	ldr	r2, [pc, #244]	@ (8002f28 <HAL_GPIO_Init+0x2cc>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d101      	bne.n	8002e3c <HAL_GPIO_Init+0x1e0>
 8002e38:	2303      	movs	r3, #3
 8002e3a:	e006      	b.n	8002e4a <HAL_GPIO_Init+0x1ee>
 8002e3c:	2304      	movs	r3, #4
 8002e3e:	e004      	b.n	8002e4a <HAL_GPIO_Init+0x1ee>
 8002e40:	2302      	movs	r3, #2
 8002e42:	e002      	b.n	8002e4a <HAL_GPIO_Init+0x1ee>
 8002e44:	2301      	movs	r3, #1
 8002e46:	e000      	b.n	8002e4a <HAL_GPIO_Init+0x1ee>
 8002e48:	2300      	movs	r3, #0
 8002e4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e4c:	f002 0203 	and.w	r2, r2, #3
 8002e50:	0092      	lsls	r2, r2, #2
 8002e52:	4093      	lsls	r3, r2
 8002e54:	68fa      	ldr	r2, [r7, #12]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002e5a:	492f      	ldr	r1, [pc, #188]	@ (8002f18 <HAL_GPIO_Init+0x2bc>)
 8002e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e5e:	089b      	lsrs	r3, r3, #2
 8002e60:	3302      	adds	r3, #2
 8002e62:	68fa      	ldr	r2, [r7, #12]
 8002e64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d006      	beq.n	8002e82 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002e74:	4b2d      	ldr	r3, [pc, #180]	@ (8002f2c <HAL_GPIO_Init+0x2d0>)
 8002e76:	689a      	ldr	r2, [r3, #8]
 8002e78:	492c      	ldr	r1, [pc, #176]	@ (8002f2c <HAL_GPIO_Init+0x2d0>)
 8002e7a:	69bb      	ldr	r3, [r7, #24]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	608b      	str	r3, [r1, #8]
 8002e80:	e006      	b.n	8002e90 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002e82:	4b2a      	ldr	r3, [pc, #168]	@ (8002f2c <HAL_GPIO_Init+0x2d0>)
 8002e84:	689a      	ldr	r2, [r3, #8]
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	43db      	mvns	r3, r3
 8002e8a:	4928      	ldr	r1, [pc, #160]	@ (8002f2c <HAL_GPIO_Init+0x2d0>)
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d006      	beq.n	8002eaa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002e9c:	4b23      	ldr	r3, [pc, #140]	@ (8002f2c <HAL_GPIO_Init+0x2d0>)
 8002e9e:	68da      	ldr	r2, [r3, #12]
 8002ea0:	4922      	ldr	r1, [pc, #136]	@ (8002f2c <HAL_GPIO_Init+0x2d0>)
 8002ea2:	69bb      	ldr	r3, [r7, #24]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	60cb      	str	r3, [r1, #12]
 8002ea8:	e006      	b.n	8002eb8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002eaa:	4b20      	ldr	r3, [pc, #128]	@ (8002f2c <HAL_GPIO_Init+0x2d0>)
 8002eac:	68da      	ldr	r2, [r3, #12]
 8002eae:	69bb      	ldr	r3, [r7, #24]
 8002eb0:	43db      	mvns	r3, r3
 8002eb2:	491e      	ldr	r1, [pc, #120]	@ (8002f2c <HAL_GPIO_Init+0x2d0>)
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d006      	beq.n	8002ed2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ec4:	4b19      	ldr	r3, [pc, #100]	@ (8002f2c <HAL_GPIO_Init+0x2d0>)
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	4918      	ldr	r1, [pc, #96]	@ (8002f2c <HAL_GPIO_Init+0x2d0>)
 8002eca:	69bb      	ldr	r3, [r7, #24]
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	604b      	str	r3, [r1, #4]
 8002ed0:	e006      	b.n	8002ee0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002ed2:	4b16      	ldr	r3, [pc, #88]	@ (8002f2c <HAL_GPIO_Init+0x2d0>)
 8002ed4:	685a      	ldr	r2, [r3, #4]
 8002ed6:	69bb      	ldr	r3, [r7, #24]
 8002ed8:	43db      	mvns	r3, r3
 8002eda:	4914      	ldr	r1, [pc, #80]	@ (8002f2c <HAL_GPIO_Init+0x2d0>)
 8002edc:	4013      	ands	r3, r2
 8002ede:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d021      	beq.n	8002f30 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002eec:	4b0f      	ldr	r3, [pc, #60]	@ (8002f2c <HAL_GPIO_Init+0x2d0>)
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	490e      	ldr	r1, [pc, #56]	@ (8002f2c <HAL_GPIO_Init+0x2d0>)
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	600b      	str	r3, [r1, #0]
 8002ef8:	e021      	b.n	8002f3e <HAL_GPIO_Init+0x2e2>
 8002efa:	bf00      	nop
 8002efc:	10320000 	.word	0x10320000
 8002f00:	10310000 	.word	0x10310000
 8002f04:	10220000 	.word	0x10220000
 8002f08:	10210000 	.word	0x10210000
 8002f0c:	10120000 	.word	0x10120000
 8002f10:	10110000 	.word	0x10110000
 8002f14:	40021000 	.word	0x40021000
 8002f18:	40010000 	.word	0x40010000
 8002f1c:	40010800 	.word	0x40010800
 8002f20:	40010c00 	.word	0x40010c00
 8002f24:	40011000 	.word	0x40011000
 8002f28:	40011400 	.word	0x40011400
 8002f2c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f30:	4b0b      	ldr	r3, [pc, #44]	@ (8002f60 <HAL_GPIO_Init+0x304>)
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	69bb      	ldr	r3, [r7, #24]
 8002f36:	43db      	mvns	r3, r3
 8002f38:	4909      	ldr	r1, [pc, #36]	@ (8002f60 <HAL_GPIO_Init+0x304>)
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f40:	3301      	adds	r3, #1
 8002f42:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	f47f ae8e 	bne.w	8002c70 <HAL_GPIO_Init+0x14>
  }
}
 8002f54:	bf00      	nop
 8002f56:	bf00      	nop
 8002f58:	372c      	adds	r7, #44	@ 0x2c
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bc80      	pop	{r7}
 8002f5e:	4770      	bx	lr
 8002f60:	40010400 	.word	0x40010400

08002f64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d101      	bne.n	8002f76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e12b      	b.n	80031ce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d106      	bne.n	8002f90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f7fe fea6 	bl	8001cdc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2224      	movs	r2, #36	@ 0x24
 8002f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f022 0201 	bic.w	r2, r2, #1
 8002fa6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002fb6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002fc6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002fc8:	f001 f832 	bl	8004030 <HAL_RCC_GetPCLK1Freq>
 8002fcc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	4a81      	ldr	r2, [pc, #516]	@ (80031d8 <HAL_I2C_Init+0x274>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d807      	bhi.n	8002fe8 <HAL_I2C_Init+0x84>
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	4a80      	ldr	r2, [pc, #512]	@ (80031dc <HAL_I2C_Init+0x278>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	bf94      	ite	ls
 8002fe0:	2301      	movls	r3, #1
 8002fe2:	2300      	movhi	r3, #0
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	e006      	b.n	8002ff6 <HAL_I2C_Init+0x92>
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	4a7d      	ldr	r2, [pc, #500]	@ (80031e0 <HAL_I2C_Init+0x27c>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	bf94      	ite	ls
 8002ff0:	2301      	movls	r3, #1
 8002ff2:	2300      	movhi	r3, #0
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e0e7      	b.n	80031ce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	4a78      	ldr	r2, [pc, #480]	@ (80031e4 <HAL_I2C_Init+0x280>)
 8003002:	fba2 2303 	umull	r2, r3, r2, r3
 8003006:	0c9b      	lsrs	r3, r3, #18
 8003008:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	68ba      	ldr	r2, [r7, #8]
 800301a:	430a      	orrs	r2, r1
 800301c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	6a1b      	ldr	r3, [r3, #32]
 8003024:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	4a6a      	ldr	r2, [pc, #424]	@ (80031d8 <HAL_I2C_Init+0x274>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d802      	bhi.n	8003038 <HAL_I2C_Init+0xd4>
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	3301      	adds	r3, #1
 8003036:	e009      	b.n	800304c <HAL_I2C_Init+0xe8>
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800303e:	fb02 f303 	mul.w	r3, r2, r3
 8003042:	4a69      	ldr	r2, [pc, #420]	@ (80031e8 <HAL_I2C_Init+0x284>)
 8003044:	fba2 2303 	umull	r2, r3, r2, r3
 8003048:	099b      	lsrs	r3, r3, #6
 800304a:	3301      	adds	r3, #1
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	6812      	ldr	r2, [r2, #0]
 8003050:	430b      	orrs	r3, r1
 8003052:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	69db      	ldr	r3, [r3, #28]
 800305a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800305e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	495c      	ldr	r1, [pc, #368]	@ (80031d8 <HAL_I2C_Init+0x274>)
 8003068:	428b      	cmp	r3, r1
 800306a:	d819      	bhi.n	80030a0 <HAL_I2C_Init+0x13c>
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	1e59      	subs	r1, r3, #1
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	005b      	lsls	r3, r3, #1
 8003076:	fbb1 f3f3 	udiv	r3, r1, r3
 800307a:	1c59      	adds	r1, r3, #1
 800307c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003080:	400b      	ands	r3, r1
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00a      	beq.n	800309c <HAL_I2C_Init+0x138>
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	1e59      	subs	r1, r3, #1
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	005b      	lsls	r3, r3, #1
 8003090:	fbb1 f3f3 	udiv	r3, r1, r3
 8003094:	3301      	adds	r3, #1
 8003096:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800309a:	e051      	b.n	8003140 <HAL_I2C_Init+0x1dc>
 800309c:	2304      	movs	r3, #4
 800309e:	e04f      	b.n	8003140 <HAL_I2C_Init+0x1dc>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d111      	bne.n	80030cc <HAL_I2C_Init+0x168>
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	1e58      	subs	r0, r3, #1
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6859      	ldr	r1, [r3, #4]
 80030b0:	460b      	mov	r3, r1
 80030b2:	005b      	lsls	r3, r3, #1
 80030b4:	440b      	add	r3, r1
 80030b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80030ba:	3301      	adds	r3, #1
 80030bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	bf0c      	ite	eq
 80030c4:	2301      	moveq	r3, #1
 80030c6:	2300      	movne	r3, #0
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	e012      	b.n	80030f2 <HAL_I2C_Init+0x18e>
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	1e58      	subs	r0, r3, #1
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6859      	ldr	r1, [r3, #4]
 80030d4:	460b      	mov	r3, r1
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	440b      	add	r3, r1
 80030da:	0099      	lsls	r1, r3, #2
 80030dc:	440b      	add	r3, r1
 80030de:	fbb0 f3f3 	udiv	r3, r0, r3
 80030e2:	3301      	adds	r3, #1
 80030e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	bf0c      	ite	eq
 80030ec:	2301      	moveq	r3, #1
 80030ee:	2300      	movne	r3, #0
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d001      	beq.n	80030fa <HAL_I2C_Init+0x196>
 80030f6:	2301      	movs	r3, #1
 80030f8:	e022      	b.n	8003140 <HAL_I2C_Init+0x1dc>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d10e      	bne.n	8003120 <HAL_I2C_Init+0x1bc>
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	1e58      	subs	r0, r3, #1
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6859      	ldr	r1, [r3, #4]
 800310a:	460b      	mov	r3, r1
 800310c:	005b      	lsls	r3, r3, #1
 800310e:	440b      	add	r3, r1
 8003110:	fbb0 f3f3 	udiv	r3, r0, r3
 8003114:	3301      	adds	r3, #1
 8003116:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800311a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800311e:	e00f      	b.n	8003140 <HAL_I2C_Init+0x1dc>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	1e58      	subs	r0, r3, #1
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6859      	ldr	r1, [r3, #4]
 8003128:	460b      	mov	r3, r1
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	440b      	add	r3, r1
 800312e:	0099      	lsls	r1, r3, #2
 8003130:	440b      	add	r3, r1
 8003132:	fbb0 f3f3 	udiv	r3, r0, r3
 8003136:	3301      	adds	r3, #1
 8003138:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800313c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003140:	6879      	ldr	r1, [r7, #4]
 8003142:	6809      	ldr	r1, [r1, #0]
 8003144:	4313      	orrs	r3, r2
 8003146:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	69da      	ldr	r2, [r3, #28]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6a1b      	ldr	r3, [r3, #32]
 800315a:	431a      	orrs	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	430a      	orrs	r2, r1
 8003162:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800316e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003172:	687a      	ldr	r2, [r7, #4]
 8003174:	6911      	ldr	r1, [r2, #16]
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	68d2      	ldr	r2, [r2, #12]
 800317a:	4311      	orrs	r1, r2
 800317c:	687a      	ldr	r2, [r7, #4]
 800317e:	6812      	ldr	r2, [r2, #0]
 8003180:	430b      	orrs	r3, r1
 8003182:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	695a      	ldr	r2, [r3, #20]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	699b      	ldr	r3, [r3, #24]
 8003196:	431a      	orrs	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	430a      	orrs	r2, r1
 800319e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f042 0201 	orr.w	r2, r2, #1
 80031ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2220      	movs	r2, #32
 80031ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3710      	adds	r7, #16
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	000186a0 	.word	0x000186a0
 80031dc:	001e847f 	.word	0x001e847f
 80031e0:	003d08ff 	.word	0x003d08ff
 80031e4:	431bde83 	.word	0x431bde83
 80031e8:	10624dd3 	.word	0x10624dd3

080031ec <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b088      	sub	sp, #32
 80031f0:	af02      	add	r7, sp, #8
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	607a      	str	r2, [r7, #4]
 80031f6:	461a      	mov	r2, r3
 80031f8:	460b      	mov	r3, r1
 80031fa:	817b      	strh	r3, [r7, #10]
 80031fc:	4613      	mov	r3, r2
 80031fe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003200:	f7fe ff98 	bl	8002134 <HAL_GetTick>
 8003204:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b20      	cmp	r3, #32
 8003210:	f040 80e0 	bne.w	80033d4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	9300      	str	r3, [sp, #0]
 8003218:	2319      	movs	r3, #25
 800321a:	2201      	movs	r2, #1
 800321c:	4970      	ldr	r1, [pc, #448]	@ (80033e0 <HAL_I2C_Master_Transmit+0x1f4>)
 800321e:	68f8      	ldr	r0, [r7, #12]
 8003220:	f000 f964 	bl	80034ec <I2C_WaitOnFlagUntilTimeout>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800322a:	2302      	movs	r3, #2
 800322c:	e0d3      	b.n	80033d6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003234:	2b01      	cmp	r3, #1
 8003236:	d101      	bne.n	800323c <HAL_I2C_Master_Transmit+0x50>
 8003238:	2302      	movs	r3, #2
 800323a:	e0cc      	b.n	80033d6 <HAL_I2C_Master_Transmit+0x1ea>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b01      	cmp	r3, #1
 8003250:	d007      	beq.n	8003262 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f042 0201 	orr.w	r2, r2, #1
 8003260:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003270:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2221      	movs	r2, #33	@ 0x21
 8003276:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2210      	movs	r2, #16
 800327e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	893a      	ldrh	r2, [r7, #8]
 8003292:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003298:	b29a      	uxth	r2, r3
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	4a50      	ldr	r2, [pc, #320]	@ (80033e4 <HAL_I2C_Master_Transmit+0x1f8>)
 80032a2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80032a4:	8979      	ldrh	r1, [r7, #10]
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	6a3a      	ldr	r2, [r7, #32]
 80032aa:	68f8      	ldr	r0, [r7, #12]
 80032ac:	f000 f89c 	bl	80033e8 <I2C_MasterRequestWrite>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e08d      	b.n	80033d6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032ba:	2300      	movs	r3, #0
 80032bc:	613b      	str	r3, [r7, #16]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	695b      	ldr	r3, [r3, #20]
 80032c4:	613b      	str	r3, [r7, #16]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	699b      	ldr	r3, [r3, #24]
 80032cc:	613b      	str	r3, [r7, #16]
 80032ce:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80032d0:	e066      	b.n	80033a0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032d2:	697a      	ldr	r2, [r7, #20]
 80032d4:	6a39      	ldr	r1, [r7, #32]
 80032d6:	68f8      	ldr	r0, [r7, #12]
 80032d8:	f000 fa22 	bl	8003720 <I2C_WaitOnTXEFlagUntilTimeout>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00d      	beq.n	80032fe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e6:	2b04      	cmp	r3, #4
 80032e8:	d107      	bne.n	80032fa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e06b      	b.n	80033d6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003302:	781a      	ldrb	r2, [r3, #0]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330e:	1c5a      	adds	r2, r3, #1
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003318:	b29b      	uxth	r3, r3
 800331a:	3b01      	subs	r3, #1
 800331c:	b29a      	uxth	r2, r3
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003326:	3b01      	subs	r3, #1
 8003328:	b29a      	uxth	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	695b      	ldr	r3, [r3, #20]
 8003334:	f003 0304 	and.w	r3, r3, #4
 8003338:	2b04      	cmp	r3, #4
 800333a:	d11b      	bne.n	8003374 <HAL_I2C_Master_Transmit+0x188>
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003340:	2b00      	cmp	r3, #0
 8003342:	d017      	beq.n	8003374 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003348:	781a      	ldrb	r2, [r3, #0]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003354:	1c5a      	adds	r2, r3, #1
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800335e:	b29b      	uxth	r3, r3
 8003360:	3b01      	subs	r3, #1
 8003362:	b29a      	uxth	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800336c:	3b01      	subs	r3, #1
 800336e:	b29a      	uxth	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003374:	697a      	ldr	r2, [r7, #20]
 8003376:	6a39      	ldr	r1, [r7, #32]
 8003378:	68f8      	ldr	r0, [r7, #12]
 800337a:	f000 fa19 	bl	80037b0 <I2C_WaitOnBTFFlagUntilTimeout>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d00d      	beq.n	80033a0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003388:	2b04      	cmp	r3, #4
 800338a:	d107      	bne.n	800339c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800339a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e01a      	b.n	80033d6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d194      	bne.n	80032d2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2220      	movs	r2, #32
 80033bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2200      	movs	r2, #0
 80033c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2200      	movs	r2, #0
 80033cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80033d0:	2300      	movs	r3, #0
 80033d2:	e000      	b.n	80033d6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80033d4:	2302      	movs	r3, #2
  }
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3718      	adds	r7, #24
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	00100002 	.word	0x00100002
 80033e4:	ffff0000 	.word	0xffff0000

080033e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b088      	sub	sp, #32
 80033ec:	af02      	add	r7, sp, #8
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	607a      	str	r2, [r7, #4]
 80033f2:	603b      	str	r3, [r7, #0]
 80033f4:	460b      	mov	r3, r1
 80033f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	2b08      	cmp	r3, #8
 8003402:	d006      	beq.n	8003412 <I2C_MasterRequestWrite+0x2a>
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d003      	beq.n	8003412 <I2C_MasterRequestWrite+0x2a>
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003410:	d108      	bne.n	8003424 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003420:	601a      	str	r2, [r3, #0]
 8003422:	e00b      	b.n	800343c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003428:	2b12      	cmp	r3, #18
 800342a:	d107      	bne.n	800343c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800343a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	9300      	str	r3, [sp, #0]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	f000 f84f 	bl	80034ec <I2C_WaitOnFlagUntilTimeout>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d00d      	beq.n	8003470 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800345e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003462:	d103      	bne.n	800346c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800346a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800346c:	2303      	movs	r3, #3
 800346e:	e035      	b.n	80034dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	691b      	ldr	r3, [r3, #16]
 8003474:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003478:	d108      	bne.n	800348c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800347a:	897b      	ldrh	r3, [r7, #10]
 800347c:	b2db      	uxtb	r3, r3
 800347e:	461a      	mov	r2, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003488:	611a      	str	r2, [r3, #16]
 800348a:	e01b      	b.n	80034c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800348c:	897b      	ldrh	r3, [r7, #10]
 800348e:	11db      	asrs	r3, r3, #7
 8003490:	b2db      	uxtb	r3, r3
 8003492:	f003 0306 	and.w	r3, r3, #6
 8003496:	b2db      	uxtb	r3, r3
 8003498:	f063 030f 	orn	r3, r3, #15
 800349c:	b2da      	uxtb	r2, r3
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	490e      	ldr	r1, [pc, #56]	@ (80034e4 <I2C_MasterRequestWrite+0xfc>)
 80034aa:	68f8      	ldr	r0, [r7, #12]
 80034ac:	f000 f898 	bl	80035e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d001      	beq.n	80034ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e010      	b.n	80034dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80034ba:	897b      	ldrh	r3, [r7, #10]
 80034bc:	b2da      	uxtb	r2, r3
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	4907      	ldr	r1, [pc, #28]	@ (80034e8 <I2C_MasterRequestWrite+0x100>)
 80034ca:	68f8      	ldr	r0, [r7, #12]
 80034cc:	f000 f888 	bl	80035e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d001      	beq.n	80034da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e000      	b.n	80034dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80034da:	2300      	movs	r3, #0
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3718      	adds	r7, #24
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	00010008 	.word	0x00010008
 80034e8:	00010002 	.word	0x00010002

080034ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	60f8      	str	r0, [r7, #12]
 80034f4:	60b9      	str	r1, [r7, #8]
 80034f6:	603b      	str	r3, [r7, #0]
 80034f8:	4613      	mov	r3, r2
 80034fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034fc:	e048      	b.n	8003590 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003504:	d044      	beq.n	8003590 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003506:	f7fe fe15 	bl	8002134 <HAL_GetTick>
 800350a:	4602      	mov	r2, r0
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	1ad3      	subs	r3, r2, r3
 8003510:	683a      	ldr	r2, [r7, #0]
 8003512:	429a      	cmp	r2, r3
 8003514:	d302      	bcc.n	800351c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d139      	bne.n	8003590 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	0c1b      	lsrs	r3, r3, #16
 8003520:	b2db      	uxtb	r3, r3
 8003522:	2b01      	cmp	r3, #1
 8003524:	d10d      	bne.n	8003542 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	695b      	ldr	r3, [r3, #20]
 800352c:	43da      	mvns	r2, r3
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	4013      	ands	r3, r2
 8003532:	b29b      	uxth	r3, r3
 8003534:	2b00      	cmp	r3, #0
 8003536:	bf0c      	ite	eq
 8003538:	2301      	moveq	r3, #1
 800353a:	2300      	movne	r3, #0
 800353c:	b2db      	uxtb	r3, r3
 800353e:	461a      	mov	r2, r3
 8003540:	e00c      	b.n	800355c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	43da      	mvns	r2, r3
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	4013      	ands	r3, r2
 800354e:	b29b      	uxth	r3, r3
 8003550:	2b00      	cmp	r3, #0
 8003552:	bf0c      	ite	eq
 8003554:	2301      	moveq	r3, #1
 8003556:	2300      	movne	r3, #0
 8003558:	b2db      	uxtb	r3, r3
 800355a:	461a      	mov	r2, r3
 800355c:	79fb      	ldrb	r3, [r7, #7]
 800355e:	429a      	cmp	r2, r3
 8003560:	d116      	bne.n	8003590 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2200      	movs	r2, #0
 8003566:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2220      	movs	r2, #32
 800356c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2200      	movs	r2, #0
 8003574:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800357c:	f043 0220 	orr.w	r2, r3, #32
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e023      	b.n	80035d8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	0c1b      	lsrs	r3, r3, #16
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b01      	cmp	r3, #1
 8003598:	d10d      	bne.n	80035b6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	43da      	mvns	r2, r3
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	4013      	ands	r3, r2
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	bf0c      	ite	eq
 80035ac:	2301      	moveq	r3, #1
 80035ae:	2300      	movne	r3, #0
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	461a      	mov	r2, r3
 80035b4:	e00c      	b.n	80035d0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	43da      	mvns	r2, r3
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	4013      	ands	r3, r2
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	bf0c      	ite	eq
 80035c8:	2301      	moveq	r3, #1
 80035ca:	2300      	movne	r3, #0
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	461a      	mov	r2, r3
 80035d0:	79fb      	ldrb	r3, [r7, #7]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d093      	beq.n	80034fe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035d6:	2300      	movs	r3, #0
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3710      	adds	r7, #16
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}

080035e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	60b9      	str	r1, [r7, #8]
 80035ea:	607a      	str	r2, [r7, #4]
 80035ec:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035ee:	e071      	b.n	80036d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	695b      	ldr	r3, [r3, #20]
 80035f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035fe:	d123      	bne.n	8003648 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800360e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003618:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2200      	movs	r2, #0
 800361e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2220      	movs	r2, #32
 8003624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003634:	f043 0204 	orr.w	r2, r3, #4
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2200      	movs	r2, #0
 8003640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e067      	b.n	8003718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800364e:	d041      	beq.n	80036d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003650:	f7fe fd70 	bl	8002134 <HAL_GetTick>
 8003654:	4602      	mov	r2, r0
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	429a      	cmp	r2, r3
 800365e:	d302      	bcc.n	8003666 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d136      	bne.n	80036d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	0c1b      	lsrs	r3, r3, #16
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b01      	cmp	r3, #1
 800366e:	d10c      	bne.n	800368a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	695b      	ldr	r3, [r3, #20]
 8003676:	43da      	mvns	r2, r3
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	4013      	ands	r3, r2
 800367c:	b29b      	uxth	r3, r3
 800367e:	2b00      	cmp	r3, #0
 8003680:	bf14      	ite	ne
 8003682:	2301      	movne	r3, #1
 8003684:	2300      	moveq	r3, #0
 8003686:	b2db      	uxtb	r3, r3
 8003688:	e00b      	b.n	80036a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	43da      	mvns	r2, r3
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	4013      	ands	r3, r2
 8003696:	b29b      	uxth	r3, r3
 8003698:	2b00      	cmp	r3, #0
 800369a:	bf14      	ite	ne
 800369c:	2301      	movne	r3, #1
 800369e:	2300      	moveq	r3, #0
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d016      	beq.n	80036d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2220      	movs	r2, #32
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c0:	f043 0220 	orr.w	r2, r3, #32
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e021      	b.n	8003718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	0c1b      	lsrs	r3, r3, #16
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d10c      	bne.n	80036f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	695b      	ldr	r3, [r3, #20]
 80036e4:	43da      	mvns	r2, r3
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	4013      	ands	r3, r2
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	bf14      	ite	ne
 80036f0:	2301      	movne	r3, #1
 80036f2:	2300      	moveq	r3, #0
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	e00b      	b.n	8003710 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	43da      	mvns	r2, r3
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	4013      	ands	r3, r2
 8003704:	b29b      	uxth	r3, r3
 8003706:	2b00      	cmp	r3, #0
 8003708:	bf14      	ite	ne
 800370a:	2301      	movne	r3, #1
 800370c:	2300      	moveq	r3, #0
 800370e:	b2db      	uxtb	r3, r3
 8003710:	2b00      	cmp	r3, #0
 8003712:	f47f af6d 	bne.w	80035f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	3710      	adds	r7, #16
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}

08003720 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b084      	sub	sp, #16
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800372c:	e034      	b.n	8003798 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800372e:	68f8      	ldr	r0, [r7, #12]
 8003730:	f000 f886 	bl	8003840 <I2C_IsAcknowledgeFailed>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e034      	b.n	80037a8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003744:	d028      	beq.n	8003798 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003746:	f7fe fcf5 	bl	8002134 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	68ba      	ldr	r2, [r7, #8]
 8003752:	429a      	cmp	r2, r3
 8003754:	d302      	bcc.n	800375c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d11d      	bne.n	8003798 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	695b      	ldr	r3, [r3, #20]
 8003762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003766:	2b80      	cmp	r3, #128	@ 0x80
 8003768:	d016      	beq.n	8003798 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2200      	movs	r2, #0
 800376e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2220      	movs	r2, #32
 8003774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003784:	f043 0220 	orr.w	r2, r3, #32
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e007      	b.n	80037a8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	695b      	ldr	r3, [r3, #20]
 800379e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037a2:	2b80      	cmp	r3, #128	@ 0x80
 80037a4:	d1c3      	bne.n	800372e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3710      	adds	r7, #16
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037bc:	e034      	b.n	8003828 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037be:	68f8      	ldr	r0, [r7, #12]
 80037c0:	f000 f83e 	bl	8003840 <I2C_IsAcknowledgeFailed>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d001      	beq.n	80037ce <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e034      	b.n	8003838 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037d4:	d028      	beq.n	8003828 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037d6:	f7fe fcad 	bl	8002134 <HAL_GetTick>
 80037da:	4602      	mov	r2, r0
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	68ba      	ldr	r2, [r7, #8]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d302      	bcc.n	80037ec <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d11d      	bne.n	8003828 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	f003 0304 	and.w	r3, r3, #4
 80037f6:	2b04      	cmp	r3, #4
 80037f8:	d016      	beq.n	8003828 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2200      	movs	r2, #0
 80037fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2220      	movs	r2, #32
 8003804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003814:	f043 0220 	orr.w	r2, r3, #32
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e007      	b.n	8003838 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	f003 0304 	and.w	r3, r3, #4
 8003832:	2b04      	cmp	r3, #4
 8003834:	d1c3      	bne.n	80037be <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003836:	2300      	movs	r3, #0
}
 8003838:	4618      	mov	r0, r3
 800383a:	3710      	adds	r7, #16
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	695b      	ldr	r3, [r3, #20]
 800384e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003852:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003856:	d11b      	bne.n	8003890 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003860:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2200      	movs	r2, #0
 8003866:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2220      	movs	r2, #32
 800386c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387c:	f043 0204 	orr.w	r2, r3, #4
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e000      	b.n	8003892 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	bc80      	pop	{r7}
 800389a:	4770      	bx	lr

0800389c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b086      	sub	sp, #24
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e272      	b.n	8003d94 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	f000 8087 	beq.w	80039ca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80038bc:	4b92      	ldr	r3, [pc, #584]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f003 030c 	and.w	r3, r3, #12
 80038c4:	2b04      	cmp	r3, #4
 80038c6:	d00c      	beq.n	80038e2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80038c8:	4b8f      	ldr	r3, [pc, #572]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f003 030c 	and.w	r3, r3, #12
 80038d0:	2b08      	cmp	r3, #8
 80038d2:	d112      	bne.n	80038fa <HAL_RCC_OscConfig+0x5e>
 80038d4:	4b8c      	ldr	r3, [pc, #560]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038e0:	d10b      	bne.n	80038fa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038e2:	4b89      	ldr	r3, [pc, #548]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d06c      	beq.n	80039c8 <HAL_RCC_OscConfig+0x12c>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d168      	bne.n	80039c8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e24c      	b.n	8003d94 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003902:	d106      	bne.n	8003912 <HAL_RCC_OscConfig+0x76>
 8003904:	4b80      	ldr	r3, [pc, #512]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a7f      	ldr	r2, [pc, #508]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 800390a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800390e:	6013      	str	r3, [r2, #0]
 8003910:	e02e      	b.n	8003970 <HAL_RCC_OscConfig+0xd4>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d10c      	bne.n	8003934 <HAL_RCC_OscConfig+0x98>
 800391a:	4b7b      	ldr	r3, [pc, #492]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a7a      	ldr	r2, [pc, #488]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 8003920:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003924:	6013      	str	r3, [r2, #0]
 8003926:	4b78      	ldr	r3, [pc, #480]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a77      	ldr	r2, [pc, #476]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 800392c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003930:	6013      	str	r3, [r2, #0]
 8003932:	e01d      	b.n	8003970 <HAL_RCC_OscConfig+0xd4>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800393c:	d10c      	bne.n	8003958 <HAL_RCC_OscConfig+0xbc>
 800393e:	4b72      	ldr	r3, [pc, #456]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a71      	ldr	r2, [pc, #452]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 8003944:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003948:	6013      	str	r3, [r2, #0]
 800394a:	4b6f      	ldr	r3, [pc, #444]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a6e      	ldr	r2, [pc, #440]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 8003950:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003954:	6013      	str	r3, [r2, #0]
 8003956:	e00b      	b.n	8003970 <HAL_RCC_OscConfig+0xd4>
 8003958:	4b6b      	ldr	r3, [pc, #428]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a6a      	ldr	r2, [pc, #424]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 800395e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003962:	6013      	str	r3, [r2, #0]
 8003964:	4b68      	ldr	r3, [pc, #416]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a67      	ldr	r2, [pc, #412]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 800396a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800396e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d013      	beq.n	80039a0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003978:	f7fe fbdc 	bl	8002134 <HAL_GetTick>
 800397c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800397e:	e008      	b.n	8003992 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003980:	f7fe fbd8 	bl	8002134 <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	2b64      	cmp	r3, #100	@ 0x64
 800398c:	d901      	bls.n	8003992 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e200      	b.n	8003d94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003992:	4b5d      	ldr	r3, [pc, #372]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d0f0      	beq.n	8003980 <HAL_RCC_OscConfig+0xe4>
 800399e:	e014      	b.n	80039ca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a0:	f7fe fbc8 	bl	8002134 <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039a8:	f7fe fbc4 	bl	8002134 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b64      	cmp	r3, #100	@ 0x64
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e1ec      	b.n	8003d94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ba:	4b53      	ldr	r3, [pc, #332]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d1f0      	bne.n	80039a8 <HAL_RCC_OscConfig+0x10c>
 80039c6:	e000      	b.n	80039ca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d063      	beq.n	8003a9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039d6:	4b4c      	ldr	r3, [pc, #304]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f003 030c 	and.w	r3, r3, #12
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d00b      	beq.n	80039fa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80039e2:	4b49      	ldr	r3, [pc, #292]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	f003 030c 	and.w	r3, r3, #12
 80039ea:	2b08      	cmp	r3, #8
 80039ec:	d11c      	bne.n	8003a28 <HAL_RCC_OscConfig+0x18c>
 80039ee:	4b46      	ldr	r3, [pc, #280]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d116      	bne.n	8003a28 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039fa:	4b43      	ldr	r3, [pc, #268]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d005      	beq.n	8003a12 <HAL_RCC_OscConfig+0x176>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d001      	beq.n	8003a12 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e1c0      	b.n	8003d94 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a12:	4b3d      	ldr	r3, [pc, #244]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	695b      	ldr	r3, [r3, #20]
 8003a1e:	00db      	lsls	r3, r3, #3
 8003a20:	4939      	ldr	r1, [pc, #228]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 8003a22:	4313      	orrs	r3, r2
 8003a24:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a26:	e03a      	b.n	8003a9e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	691b      	ldr	r3, [r3, #16]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d020      	beq.n	8003a72 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a30:	4b36      	ldr	r3, [pc, #216]	@ (8003b0c <HAL_RCC_OscConfig+0x270>)
 8003a32:	2201      	movs	r2, #1
 8003a34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a36:	f7fe fb7d 	bl	8002134 <HAL_GetTick>
 8003a3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a3c:	e008      	b.n	8003a50 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a3e:	f7fe fb79 	bl	8002134 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	2b02      	cmp	r3, #2
 8003a4a:	d901      	bls.n	8003a50 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	e1a1      	b.n	8003d94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a50:	4b2d      	ldr	r3, [pc, #180]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0302 	and.w	r3, r3, #2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d0f0      	beq.n	8003a3e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a5c:	4b2a      	ldr	r3, [pc, #168]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	695b      	ldr	r3, [r3, #20]
 8003a68:	00db      	lsls	r3, r3, #3
 8003a6a:	4927      	ldr	r1, [pc, #156]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	600b      	str	r3, [r1, #0]
 8003a70:	e015      	b.n	8003a9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a72:	4b26      	ldr	r3, [pc, #152]	@ (8003b0c <HAL_RCC_OscConfig+0x270>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a78:	f7fe fb5c 	bl	8002134 <HAL_GetTick>
 8003a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a7e:	e008      	b.n	8003a92 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a80:	f7fe fb58 	bl	8002134 <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	2b02      	cmp	r3, #2
 8003a8c:	d901      	bls.n	8003a92 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e180      	b.n	8003d94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a92:	4b1d      	ldr	r3, [pc, #116]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d1f0      	bne.n	8003a80 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0308 	and.w	r3, r3, #8
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d03a      	beq.n	8003b20 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d019      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ab2:	4b17      	ldr	r3, [pc, #92]	@ (8003b10 <HAL_RCC_OscConfig+0x274>)
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ab8:	f7fe fb3c 	bl	8002134 <HAL_GetTick>
 8003abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003abe:	e008      	b.n	8003ad2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ac0:	f7fe fb38 	bl	8002134 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e160      	b.n	8003d94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8003b08 <HAL_RCC_OscConfig+0x26c>)
 8003ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad6:	f003 0302 	and.w	r3, r3, #2
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d0f0      	beq.n	8003ac0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003ade:	2001      	movs	r0, #1
 8003ae0:	f000 face 	bl	8004080 <RCC_Delay>
 8003ae4:	e01c      	b.n	8003b20 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8003b10 <HAL_RCC_OscConfig+0x274>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aec:	f7fe fb22 	bl	8002134 <HAL_GetTick>
 8003af0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003af2:	e00f      	b.n	8003b14 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003af4:	f7fe fb1e 	bl	8002134 <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d908      	bls.n	8003b14 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e146      	b.n	8003d94 <HAL_RCC_OscConfig+0x4f8>
 8003b06:	bf00      	nop
 8003b08:	40021000 	.word	0x40021000
 8003b0c:	42420000 	.word	0x42420000
 8003b10:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b14:	4b92      	ldr	r3, [pc, #584]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b18:	f003 0302 	and.w	r3, r3, #2
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d1e9      	bne.n	8003af4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 0304 	and.w	r3, r3, #4
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f000 80a6 	beq.w	8003c7a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b32:	4b8b      	ldr	r3, [pc, #556]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003b34:	69db      	ldr	r3, [r3, #28]
 8003b36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d10d      	bne.n	8003b5a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b3e:	4b88      	ldr	r3, [pc, #544]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003b40:	69db      	ldr	r3, [r3, #28]
 8003b42:	4a87      	ldr	r2, [pc, #540]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003b44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b48:	61d3      	str	r3, [r2, #28]
 8003b4a:	4b85      	ldr	r3, [pc, #532]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003b4c:	69db      	ldr	r3, [r3, #28]
 8003b4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b52:	60bb      	str	r3, [r7, #8]
 8003b54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b56:	2301      	movs	r3, #1
 8003b58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b5a:	4b82      	ldr	r3, [pc, #520]	@ (8003d64 <HAL_RCC_OscConfig+0x4c8>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d118      	bne.n	8003b98 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b66:	4b7f      	ldr	r3, [pc, #508]	@ (8003d64 <HAL_RCC_OscConfig+0x4c8>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a7e      	ldr	r2, [pc, #504]	@ (8003d64 <HAL_RCC_OscConfig+0x4c8>)
 8003b6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b72:	f7fe fadf 	bl	8002134 <HAL_GetTick>
 8003b76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b78:	e008      	b.n	8003b8c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b7a:	f7fe fadb 	bl	8002134 <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	2b64      	cmp	r3, #100	@ 0x64
 8003b86:	d901      	bls.n	8003b8c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e103      	b.n	8003d94 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b8c:	4b75      	ldr	r3, [pc, #468]	@ (8003d64 <HAL_RCC_OscConfig+0x4c8>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d0f0      	beq.n	8003b7a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d106      	bne.n	8003bae <HAL_RCC_OscConfig+0x312>
 8003ba0:	4b6f      	ldr	r3, [pc, #444]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003ba2:	6a1b      	ldr	r3, [r3, #32]
 8003ba4:	4a6e      	ldr	r2, [pc, #440]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003ba6:	f043 0301 	orr.w	r3, r3, #1
 8003baa:	6213      	str	r3, [r2, #32]
 8003bac:	e02d      	b.n	8003c0a <HAL_RCC_OscConfig+0x36e>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10c      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x334>
 8003bb6:	4b6a      	ldr	r3, [pc, #424]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003bb8:	6a1b      	ldr	r3, [r3, #32]
 8003bba:	4a69      	ldr	r2, [pc, #420]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003bbc:	f023 0301 	bic.w	r3, r3, #1
 8003bc0:	6213      	str	r3, [r2, #32]
 8003bc2:	4b67      	ldr	r3, [pc, #412]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003bc4:	6a1b      	ldr	r3, [r3, #32]
 8003bc6:	4a66      	ldr	r2, [pc, #408]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003bc8:	f023 0304 	bic.w	r3, r3, #4
 8003bcc:	6213      	str	r3, [r2, #32]
 8003bce:	e01c      	b.n	8003c0a <HAL_RCC_OscConfig+0x36e>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	2b05      	cmp	r3, #5
 8003bd6:	d10c      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x356>
 8003bd8:	4b61      	ldr	r3, [pc, #388]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003bda:	6a1b      	ldr	r3, [r3, #32]
 8003bdc:	4a60      	ldr	r2, [pc, #384]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003bde:	f043 0304 	orr.w	r3, r3, #4
 8003be2:	6213      	str	r3, [r2, #32]
 8003be4:	4b5e      	ldr	r3, [pc, #376]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003be6:	6a1b      	ldr	r3, [r3, #32]
 8003be8:	4a5d      	ldr	r2, [pc, #372]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003bea:	f043 0301 	orr.w	r3, r3, #1
 8003bee:	6213      	str	r3, [r2, #32]
 8003bf0:	e00b      	b.n	8003c0a <HAL_RCC_OscConfig+0x36e>
 8003bf2:	4b5b      	ldr	r3, [pc, #364]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003bf4:	6a1b      	ldr	r3, [r3, #32]
 8003bf6:	4a5a      	ldr	r2, [pc, #360]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003bf8:	f023 0301 	bic.w	r3, r3, #1
 8003bfc:	6213      	str	r3, [r2, #32]
 8003bfe:	4b58      	ldr	r3, [pc, #352]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003c00:	6a1b      	ldr	r3, [r3, #32]
 8003c02:	4a57      	ldr	r2, [pc, #348]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003c04:	f023 0304 	bic.w	r3, r3, #4
 8003c08:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d015      	beq.n	8003c3e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c12:	f7fe fa8f 	bl	8002134 <HAL_GetTick>
 8003c16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c18:	e00a      	b.n	8003c30 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c1a:	f7fe fa8b 	bl	8002134 <HAL_GetTick>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d901      	bls.n	8003c30 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e0b1      	b.n	8003d94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c30:	4b4b      	ldr	r3, [pc, #300]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003c32:	6a1b      	ldr	r3, [r3, #32]
 8003c34:	f003 0302 	and.w	r3, r3, #2
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d0ee      	beq.n	8003c1a <HAL_RCC_OscConfig+0x37e>
 8003c3c:	e014      	b.n	8003c68 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c3e:	f7fe fa79 	bl	8002134 <HAL_GetTick>
 8003c42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c44:	e00a      	b.n	8003c5c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c46:	f7fe fa75 	bl	8002134 <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d901      	bls.n	8003c5c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003c58:	2303      	movs	r3, #3
 8003c5a:	e09b      	b.n	8003d94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c5c:	4b40      	ldr	r3, [pc, #256]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003c5e:	6a1b      	ldr	r3, [r3, #32]
 8003c60:	f003 0302 	and.w	r3, r3, #2
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d1ee      	bne.n	8003c46 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c68:	7dfb      	ldrb	r3, [r7, #23]
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d105      	bne.n	8003c7a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c6e:	4b3c      	ldr	r3, [pc, #240]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003c70:	69db      	ldr	r3, [r3, #28]
 8003c72:	4a3b      	ldr	r2, [pc, #236]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003c74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c78:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	69db      	ldr	r3, [r3, #28]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	f000 8087 	beq.w	8003d92 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c84:	4b36      	ldr	r3, [pc, #216]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	f003 030c 	and.w	r3, r3, #12
 8003c8c:	2b08      	cmp	r3, #8
 8003c8e:	d061      	beq.n	8003d54 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	69db      	ldr	r3, [r3, #28]
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d146      	bne.n	8003d26 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c98:	4b33      	ldr	r3, [pc, #204]	@ (8003d68 <HAL_RCC_OscConfig+0x4cc>)
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c9e:	f7fe fa49 	bl	8002134 <HAL_GetTick>
 8003ca2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ca4:	e008      	b.n	8003cb8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ca6:	f7fe fa45 	bl	8002134 <HAL_GetTick>
 8003caa:	4602      	mov	r2, r0
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d901      	bls.n	8003cb8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e06d      	b.n	8003d94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cb8:	4b29      	ldr	r3, [pc, #164]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d1f0      	bne.n	8003ca6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6a1b      	ldr	r3, [r3, #32]
 8003cc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ccc:	d108      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003cce:	4b24      	ldr	r3, [pc, #144]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	4921      	ldr	r1, [pc, #132]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ce0:	4b1f      	ldr	r3, [pc, #124]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a19      	ldr	r1, [r3, #32]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf0:	430b      	orrs	r3, r1
 8003cf2:	491b      	ldr	r1, [pc, #108]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8003d68 <HAL_RCC_OscConfig+0x4cc>)
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cfe:	f7fe fa19 	bl	8002134 <HAL_GetTick>
 8003d02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d04:	e008      	b.n	8003d18 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d06:	f7fe fa15 	bl	8002134 <HAL_GetTick>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d901      	bls.n	8003d18 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	e03d      	b.n	8003d94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d18:	4b11      	ldr	r3, [pc, #68]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d0f0      	beq.n	8003d06 <HAL_RCC_OscConfig+0x46a>
 8003d24:	e035      	b.n	8003d92 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d26:	4b10      	ldr	r3, [pc, #64]	@ (8003d68 <HAL_RCC_OscConfig+0x4cc>)
 8003d28:	2200      	movs	r2, #0
 8003d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d2c:	f7fe fa02 	bl	8002134 <HAL_GetTick>
 8003d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d32:	e008      	b.n	8003d46 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d34:	f7fe f9fe 	bl	8002134 <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d901      	bls.n	8003d46 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e026      	b.n	8003d94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d46:	4b06      	ldr	r3, [pc, #24]	@ (8003d60 <HAL_RCC_OscConfig+0x4c4>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1f0      	bne.n	8003d34 <HAL_RCC_OscConfig+0x498>
 8003d52:	e01e      	b.n	8003d92 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	69db      	ldr	r3, [r3, #28]
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d107      	bne.n	8003d6c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e019      	b.n	8003d94 <HAL_RCC_OscConfig+0x4f8>
 8003d60:	40021000 	.word	0x40021000
 8003d64:	40007000 	.word	0x40007000
 8003d68:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d9c <HAL_RCC_OscConfig+0x500>)
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6a1b      	ldr	r3, [r3, #32]
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d106      	bne.n	8003d8e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d001      	beq.n	8003d92 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e000      	b.n	8003d94 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003d92:	2300      	movs	r3, #0
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3718      	adds	r7, #24
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	40021000 	.word	0x40021000

08003da0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d101      	bne.n	8003db4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e0d0      	b.n	8003f56 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003db4:	4b6a      	ldr	r3, [pc, #424]	@ (8003f60 <HAL_RCC_ClockConfig+0x1c0>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 0307 	and.w	r3, r3, #7
 8003dbc:	683a      	ldr	r2, [r7, #0]
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d910      	bls.n	8003de4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dc2:	4b67      	ldr	r3, [pc, #412]	@ (8003f60 <HAL_RCC_ClockConfig+0x1c0>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f023 0207 	bic.w	r2, r3, #7
 8003dca:	4965      	ldr	r1, [pc, #404]	@ (8003f60 <HAL_RCC_ClockConfig+0x1c0>)
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dd2:	4b63      	ldr	r3, [pc, #396]	@ (8003f60 <HAL_RCC_ClockConfig+0x1c0>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0307 	and.w	r3, r3, #7
 8003dda:	683a      	ldr	r2, [r7, #0]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d001      	beq.n	8003de4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e0b8      	b.n	8003f56 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0302 	and.w	r3, r3, #2
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d020      	beq.n	8003e32 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0304 	and.w	r3, r3, #4
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d005      	beq.n	8003e08 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003dfc:	4b59      	ldr	r3, [pc, #356]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c4>)
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	4a58      	ldr	r2, [pc, #352]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c4>)
 8003e02:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003e06:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0308 	and.w	r3, r3, #8
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d005      	beq.n	8003e20 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e14:	4b53      	ldr	r3, [pc, #332]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c4>)
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	4a52      	ldr	r2, [pc, #328]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c4>)
 8003e1a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003e1e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e20:	4b50      	ldr	r3, [pc, #320]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c4>)
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	494d      	ldr	r1, [pc, #308]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c4>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0301 	and.w	r3, r3, #1
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d040      	beq.n	8003ec0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d107      	bne.n	8003e56 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e46:	4b47      	ldr	r3, [pc, #284]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c4>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d115      	bne.n	8003e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e07f      	b.n	8003f56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d107      	bne.n	8003e6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e5e:	4b41      	ldr	r3, [pc, #260]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c4>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d109      	bne.n	8003e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e073      	b.n	8003f56 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e6e:	4b3d      	ldr	r3, [pc, #244]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c4>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0302 	and.w	r3, r3, #2
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d101      	bne.n	8003e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e06b      	b.n	8003f56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e7e:	4b39      	ldr	r3, [pc, #228]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c4>)
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f023 0203 	bic.w	r2, r3, #3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	4936      	ldr	r1, [pc, #216]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c4>)
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e90:	f7fe f950 	bl	8002134 <HAL_GetTick>
 8003e94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e96:	e00a      	b.n	8003eae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e98:	f7fe f94c 	bl	8002134 <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d901      	bls.n	8003eae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	e053      	b.n	8003f56 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eae:	4b2d      	ldr	r3, [pc, #180]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c4>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	f003 020c 	and.w	r2, r3, #12
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	009b      	lsls	r3, r3, #2
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d1eb      	bne.n	8003e98 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ec0:	4b27      	ldr	r3, [pc, #156]	@ (8003f60 <HAL_RCC_ClockConfig+0x1c0>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0307 	and.w	r3, r3, #7
 8003ec8:	683a      	ldr	r2, [r7, #0]
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d210      	bcs.n	8003ef0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ece:	4b24      	ldr	r3, [pc, #144]	@ (8003f60 <HAL_RCC_ClockConfig+0x1c0>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f023 0207 	bic.w	r2, r3, #7
 8003ed6:	4922      	ldr	r1, [pc, #136]	@ (8003f60 <HAL_RCC_ClockConfig+0x1c0>)
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ede:	4b20      	ldr	r3, [pc, #128]	@ (8003f60 <HAL_RCC_ClockConfig+0x1c0>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0307 	and.w	r3, r3, #7
 8003ee6:	683a      	ldr	r2, [r7, #0]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d001      	beq.n	8003ef0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e032      	b.n	8003f56 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 0304 	and.w	r3, r3, #4
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d008      	beq.n	8003f0e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003efc:	4b19      	ldr	r3, [pc, #100]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c4>)
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	4916      	ldr	r1, [pc, #88]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c4>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0308 	and.w	r3, r3, #8
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d009      	beq.n	8003f2e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f1a:	4b12      	ldr	r3, [pc, #72]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c4>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	00db      	lsls	r3, r3, #3
 8003f28:	490e      	ldr	r1, [pc, #56]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c4>)
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f2e:	f000 f821 	bl	8003f74 <HAL_RCC_GetSysClockFreq>
 8003f32:	4602      	mov	r2, r0
 8003f34:	4b0b      	ldr	r3, [pc, #44]	@ (8003f64 <HAL_RCC_ClockConfig+0x1c4>)
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	091b      	lsrs	r3, r3, #4
 8003f3a:	f003 030f 	and.w	r3, r3, #15
 8003f3e:	490a      	ldr	r1, [pc, #40]	@ (8003f68 <HAL_RCC_ClockConfig+0x1c8>)
 8003f40:	5ccb      	ldrb	r3, [r1, r3]
 8003f42:	fa22 f303 	lsr.w	r3, r2, r3
 8003f46:	4a09      	ldr	r2, [pc, #36]	@ (8003f6c <HAL_RCC_ClockConfig+0x1cc>)
 8003f48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f4a:	4b09      	ldr	r3, [pc, #36]	@ (8003f70 <HAL_RCC_ClockConfig+0x1d0>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7fe f8ae 	bl	80020b0 <HAL_InitTick>

  return HAL_OK;
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3710      	adds	r7, #16
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	40022000 	.word	0x40022000
 8003f64:	40021000 	.word	0x40021000
 8003f68:	08007964 	.word	0x08007964
 8003f6c:	20000030 	.word	0x20000030
 8003f70:	20000034 	.word	0x20000034

08003f74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b087      	sub	sp, #28
 8003f78:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	60fb      	str	r3, [r7, #12]
 8003f7e:	2300      	movs	r3, #0
 8003f80:	60bb      	str	r3, [r7, #8]
 8003f82:	2300      	movs	r3, #0
 8003f84:	617b      	str	r3, [r7, #20]
 8003f86:	2300      	movs	r3, #0
 8003f88:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003f8e:	4b1e      	ldr	r3, [pc, #120]	@ (8004008 <HAL_RCC_GetSysClockFreq+0x94>)
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f003 030c 	and.w	r3, r3, #12
 8003f9a:	2b04      	cmp	r3, #4
 8003f9c:	d002      	beq.n	8003fa4 <HAL_RCC_GetSysClockFreq+0x30>
 8003f9e:	2b08      	cmp	r3, #8
 8003fa0:	d003      	beq.n	8003faa <HAL_RCC_GetSysClockFreq+0x36>
 8003fa2:	e027      	b.n	8003ff4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003fa4:	4b19      	ldr	r3, [pc, #100]	@ (800400c <HAL_RCC_GetSysClockFreq+0x98>)
 8003fa6:	613b      	str	r3, [r7, #16]
      break;
 8003fa8:	e027      	b.n	8003ffa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	0c9b      	lsrs	r3, r3, #18
 8003fae:	f003 030f 	and.w	r3, r3, #15
 8003fb2:	4a17      	ldr	r2, [pc, #92]	@ (8004010 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003fb4:	5cd3      	ldrb	r3, [r2, r3]
 8003fb6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d010      	beq.n	8003fe4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003fc2:	4b11      	ldr	r3, [pc, #68]	@ (8004008 <HAL_RCC_GetSysClockFreq+0x94>)
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	0c5b      	lsrs	r3, r3, #17
 8003fc8:	f003 0301 	and.w	r3, r3, #1
 8003fcc:	4a11      	ldr	r2, [pc, #68]	@ (8004014 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003fce:	5cd3      	ldrb	r3, [r2, r3]
 8003fd0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a0d      	ldr	r2, [pc, #52]	@ (800400c <HAL_RCC_GetSysClockFreq+0x98>)
 8003fd6:	fb03 f202 	mul.w	r2, r3, r2
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fe0:	617b      	str	r3, [r7, #20]
 8003fe2:	e004      	b.n	8003fee <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	4a0c      	ldr	r2, [pc, #48]	@ (8004018 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003fe8:	fb02 f303 	mul.w	r3, r2, r3
 8003fec:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	613b      	str	r3, [r7, #16]
      break;
 8003ff2:	e002      	b.n	8003ffa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ff4:	4b05      	ldr	r3, [pc, #20]	@ (800400c <HAL_RCC_GetSysClockFreq+0x98>)
 8003ff6:	613b      	str	r3, [r7, #16]
      break;
 8003ff8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ffa:	693b      	ldr	r3, [r7, #16]
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	371c      	adds	r7, #28
 8004000:	46bd      	mov	sp, r7
 8004002:	bc80      	pop	{r7}
 8004004:	4770      	bx	lr
 8004006:	bf00      	nop
 8004008:	40021000 	.word	0x40021000
 800400c:	007a1200 	.word	0x007a1200
 8004010:	0800797c 	.word	0x0800797c
 8004014:	0800798c 	.word	0x0800798c
 8004018:	003d0900 	.word	0x003d0900

0800401c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800401c:	b480      	push	{r7}
 800401e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004020:	4b02      	ldr	r3, [pc, #8]	@ (800402c <HAL_RCC_GetHCLKFreq+0x10>)
 8004022:	681b      	ldr	r3, [r3, #0]
}
 8004024:	4618      	mov	r0, r3
 8004026:	46bd      	mov	sp, r7
 8004028:	bc80      	pop	{r7}
 800402a:	4770      	bx	lr
 800402c:	20000030 	.word	0x20000030

08004030 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004034:	f7ff fff2 	bl	800401c <HAL_RCC_GetHCLKFreq>
 8004038:	4602      	mov	r2, r0
 800403a:	4b05      	ldr	r3, [pc, #20]	@ (8004050 <HAL_RCC_GetPCLK1Freq+0x20>)
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	0a1b      	lsrs	r3, r3, #8
 8004040:	f003 0307 	and.w	r3, r3, #7
 8004044:	4903      	ldr	r1, [pc, #12]	@ (8004054 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004046:	5ccb      	ldrb	r3, [r1, r3]
 8004048:	fa22 f303 	lsr.w	r3, r2, r3
}
 800404c:	4618      	mov	r0, r3
 800404e:	bd80      	pop	{r7, pc}
 8004050:	40021000 	.word	0x40021000
 8004054:	08007974 	.word	0x08007974

08004058 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800405c:	f7ff ffde 	bl	800401c <HAL_RCC_GetHCLKFreq>
 8004060:	4602      	mov	r2, r0
 8004062:	4b05      	ldr	r3, [pc, #20]	@ (8004078 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	0adb      	lsrs	r3, r3, #11
 8004068:	f003 0307 	and.w	r3, r3, #7
 800406c:	4903      	ldr	r1, [pc, #12]	@ (800407c <HAL_RCC_GetPCLK2Freq+0x24>)
 800406e:	5ccb      	ldrb	r3, [r1, r3]
 8004070:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004074:	4618      	mov	r0, r3
 8004076:	bd80      	pop	{r7, pc}
 8004078:	40021000 	.word	0x40021000
 800407c:	08007974 	.word	0x08007974

08004080 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004080:	b480      	push	{r7}
 8004082:	b085      	sub	sp, #20
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004088:	4b0a      	ldr	r3, [pc, #40]	@ (80040b4 <RCC_Delay+0x34>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a0a      	ldr	r2, [pc, #40]	@ (80040b8 <RCC_Delay+0x38>)
 800408e:	fba2 2303 	umull	r2, r3, r2, r3
 8004092:	0a5b      	lsrs	r3, r3, #9
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	fb02 f303 	mul.w	r3, r2, r3
 800409a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800409c:	bf00      	nop
  }
  while (Delay --);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	1e5a      	subs	r2, r3, #1
 80040a2:	60fa      	str	r2, [r7, #12]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1f9      	bne.n	800409c <RCC_Delay+0x1c>
}
 80040a8:	bf00      	nop
 80040aa:	bf00      	nop
 80040ac:	3714      	adds	r7, #20
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bc80      	pop	{r7}
 80040b2:	4770      	bx	lr
 80040b4:	20000030 	.word	0x20000030
 80040b8:	10624dd3 	.word	0x10624dd3

080040bc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b086      	sub	sp, #24
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80040c4:	2300      	movs	r3, #0
 80040c6:	613b      	str	r3, [r7, #16]
 80040c8:	2300      	movs	r3, #0
 80040ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0301 	and.w	r3, r3, #1
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d07d      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80040d8:	2300      	movs	r3, #0
 80040da:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040dc:	4b4f      	ldr	r3, [pc, #316]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040de:	69db      	ldr	r3, [r3, #28]
 80040e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d10d      	bne.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040e8:	4b4c      	ldr	r3, [pc, #304]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040ea:	69db      	ldr	r3, [r3, #28]
 80040ec:	4a4b      	ldr	r2, [pc, #300]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040f2:	61d3      	str	r3, [r2, #28]
 80040f4:	4b49      	ldr	r3, [pc, #292]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040f6:	69db      	ldr	r3, [r3, #28]
 80040f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040fc:	60bb      	str	r3, [r7, #8]
 80040fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004100:	2301      	movs	r3, #1
 8004102:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004104:	4b46      	ldr	r3, [pc, #280]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800410c:	2b00      	cmp	r3, #0
 800410e:	d118      	bne.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004110:	4b43      	ldr	r3, [pc, #268]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a42      	ldr	r2, [pc, #264]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004116:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800411a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800411c:	f7fe f80a 	bl	8002134 <HAL_GetTick>
 8004120:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004122:	e008      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004124:	f7fe f806 	bl	8002134 <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	2b64      	cmp	r3, #100	@ 0x64
 8004130:	d901      	bls.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e06d      	b.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004136:	4b3a      	ldr	r3, [pc, #232]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800413e:	2b00      	cmp	r3, #0
 8004140:	d0f0      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004142:	4b36      	ldr	r3, [pc, #216]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004144:	6a1b      	ldr	r3, [r3, #32]
 8004146:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800414a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d02e      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	429a      	cmp	r2, r3
 800415e:	d027      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004160:	4b2e      	ldr	r3, [pc, #184]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004162:	6a1b      	ldr	r3, [r3, #32]
 8004164:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004168:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800416a:	4b2e      	ldr	r3, [pc, #184]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800416c:	2201      	movs	r2, #1
 800416e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004170:	4b2c      	ldr	r3, [pc, #176]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004172:	2200      	movs	r2, #0
 8004174:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004176:	4a29      	ldr	r2, [pc, #164]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b00      	cmp	r3, #0
 8004184:	d014      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004186:	f7fd ffd5 	bl	8002134 <HAL_GetTick>
 800418a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800418c:	e00a      	b.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800418e:	f7fd ffd1 	bl	8002134 <HAL_GetTick>
 8004192:	4602      	mov	r2, r0
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	1ad3      	subs	r3, r2, r3
 8004198:	f241 3288 	movw	r2, #5000	@ 0x1388
 800419c:	4293      	cmp	r3, r2
 800419e:	d901      	bls.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	e036      	b.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041a4:	4b1d      	ldr	r3, [pc, #116]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041a6:	6a1b      	ldr	r3, [r3, #32]
 80041a8:	f003 0302 	and.w	r3, r3, #2
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d0ee      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041b0:	4b1a      	ldr	r3, [pc, #104]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	4917      	ldr	r1, [pc, #92]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041be:	4313      	orrs	r3, r2
 80041c0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80041c2:	7dfb      	ldrb	r3, [r7, #23]
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d105      	bne.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041c8:	4b14      	ldr	r3, [pc, #80]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ca:	69db      	ldr	r3, [r3, #28]
 80041cc:	4a13      	ldr	r2, [pc, #76]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041d2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0302 	and.w	r3, r3, #2
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d008      	beq.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041e0:	4b0e      	ldr	r3, [pc, #56]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	490b      	ldr	r1, [pc, #44]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ee:	4313      	orrs	r3, r2
 80041f0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0310 	and.w	r3, r3, #16
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d008      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80041fe:	4b07      	ldr	r3, [pc, #28]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	4904      	ldr	r1, [pc, #16]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800420c:	4313      	orrs	r3, r2
 800420e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3718      	adds	r7, #24
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	40021000 	.word	0x40021000
 8004220:	40007000 	.word	0x40007000
 8004224:	42420440 	.word	0x42420440

08004228 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b088      	sub	sp, #32
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004230:	2300      	movs	r3, #0
 8004232:	617b      	str	r3, [r7, #20]
 8004234:	2300      	movs	r3, #0
 8004236:	61fb      	str	r3, [r7, #28]
 8004238:	2300      	movs	r3, #0
 800423a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800423c:	2300      	movs	r3, #0
 800423e:	60fb      	str	r3, [r7, #12]
 8004240:	2300      	movs	r3, #0
 8004242:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2b10      	cmp	r3, #16
 8004248:	d00a      	beq.n	8004260 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2b10      	cmp	r3, #16
 800424e:	f200 808a 	bhi.w	8004366 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2b01      	cmp	r3, #1
 8004256:	d045      	beq.n	80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2b02      	cmp	r3, #2
 800425c:	d075      	beq.n	800434a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800425e:	e082      	b.n	8004366 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004260:	4b46      	ldr	r3, [pc, #280]	@ (800437c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004266:	4b45      	ldr	r3, [pc, #276]	@ (800437c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d07b      	beq.n	800436a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	0c9b      	lsrs	r3, r3, #18
 8004276:	f003 030f 	and.w	r3, r3, #15
 800427a:	4a41      	ldr	r2, [pc, #260]	@ (8004380 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 800427c:	5cd3      	ldrb	r3, [r2, r3]
 800427e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d015      	beq.n	80042b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800428a:	4b3c      	ldr	r3, [pc, #240]	@ (800437c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	0c5b      	lsrs	r3, r3, #17
 8004290:	f003 0301 	and.w	r3, r3, #1
 8004294:	4a3b      	ldr	r2, [pc, #236]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004296:	5cd3      	ldrb	r3, [r2, r3]
 8004298:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d00d      	beq.n	80042c0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80042a4:	4a38      	ldr	r2, [pc, #224]	@ (8004388 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	fb02 f303 	mul.w	r3, r2, r3
 80042b2:	61fb      	str	r3, [r7, #28]
 80042b4:	e004      	b.n	80042c0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	4a34      	ldr	r2, [pc, #208]	@ (800438c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80042ba:	fb02 f303 	mul.w	r3, r2, r3
 80042be:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80042c0:	4b2e      	ldr	r3, [pc, #184]	@ (800437c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042cc:	d102      	bne.n	80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	61bb      	str	r3, [r7, #24]
      break;
 80042d2:	e04a      	b.n	800436a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	005b      	lsls	r3, r3, #1
 80042d8:	4a2d      	ldr	r2, [pc, #180]	@ (8004390 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80042da:	fba2 2303 	umull	r2, r3, r2, r3
 80042de:	085b      	lsrs	r3, r3, #1
 80042e0:	61bb      	str	r3, [r7, #24]
      break;
 80042e2:	e042      	b.n	800436a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80042e4:	4b25      	ldr	r3, [pc, #148]	@ (800437c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80042e6:	6a1b      	ldr	r3, [r3, #32]
 80042e8:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042f4:	d108      	bne.n	8004308 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	f003 0302 	and.w	r3, r3, #2
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d003      	beq.n	8004308 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004300:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004304:	61bb      	str	r3, [r7, #24]
 8004306:	e01f      	b.n	8004348 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800430e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004312:	d109      	bne.n	8004328 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004314:	4b19      	ldr	r3, [pc, #100]	@ (800437c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004318:	f003 0302 	and.w	r3, r3, #2
 800431c:	2b00      	cmp	r3, #0
 800431e:	d003      	beq.n	8004328 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004320:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004324:	61bb      	str	r3, [r7, #24]
 8004326:	e00f      	b.n	8004348 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800432e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004332:	d11c      	bne.n	800436e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004334:	4b11      	ldr	r3, [pc, #68]	@ (800437c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d016      	beq.n	800436e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004340:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004344:	61bb      	str	r3, [r7, #24]
      break;
 8004346:	e012      	b.n	800436e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004348:	e011      	b.n	800436e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800434a:	f7ff fe85 	bl	8004058 <HAL_RCC_GetPCLK2Freq>
 800434e:	4602      	mov	r2, r0
 8004350:	4b0a      	ldr	r3, [pc, #40]	@ (800437c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	0b9b      	lsrs	r3, r3, #14
 8004356:	f003 0303 	and.w	r3, r3, #3
 800435a:	3301      	adds	r3, #1
 800435c:	005b      	lsls	r3, r3, #1
 800435e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004362:	61bb      	str	r3, [r7, #24]
      break;
 8004364:	e004      	b.n	8004370 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004366:	bf00      	nop
 8004368:	e002      	b.n	8004370 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800436a:	bf00      	nop
 800436c:	e000      	b.n	8004370 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800436e:	bf00      	nop
    }
  }
  return (frequency);
 8004370:	69bb      	ldr	r3, [r7, #24]
}
 8004372:	4618      	mov	r0, r3
 8004374:	3720      	adds	r7, #32
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	40021000 	.word	0x40021000
 8004380:	08007990 	.word	0x08007990
 8004384:	080079a0 	.word	0x080079a0
 8004388:	007a1200 	.word	0x007a1200
 800438c:	003d0900 	.word	0x003d0900
 8004390:	aaaaaaab 	.word	0xaaaaaaab

08004394 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b082      	sub	sp, #8
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d101      	bne.n	80043a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e041      	b.n	800442a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d106      	bne.n	80043c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f7fd fccc 	bl	8001d58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2202      	movs	r2, #2
 80043c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	3304      	adds	r3, #4
 80043d0:	4619      	mov	r1, r3
 80043d2:	4610      	mov	r0, r2
 80043d4:	f000 fa5c 	bl	8004890 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2201      	movs	r2, #1
 80043f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2201      	movs	r2, #1
 8004404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2201      	movs	r2, #1
 800440c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3708      	adds	r7, #8
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
	...

08004434 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004434:	b480      	push	{r7}
 8004436:	b085      	sub	sp, #20
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004442:	b2db      	uxtb	r3, r3
 8004444:	2b01      	cmp	r3, #1
 8004446:	d001      	beq.n	800444c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e03a      	b.n	80044c2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2202      	movs	r2, #2
 8004450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	68da      	ldr	r2, [r3, #12]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f042 0201 	orr.w	r2, r2, #1
 8004462:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a18      	ldr	r2, [pc, #96]	@ (80044cc <HAL_TIM_Base_Start_IT+0x98>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d00e      	beq.n	800448c <HAL_TIM_Base_Start_IT+0x58>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004476:	d009      	beq.n	800448c <HAL_TIM_Base_Start_IT+0x58>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a14      	ldr	r2, [pc, #80]	@ (80044d0 <HAL_TIM_Base_Start_IT+0x9c>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d004      	beq.n	800448c <HAL_TIM_Base_Start_IT+0x58>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a13      	ldr	r2, [pc, #76]	@ (80044d4 <HAL_TIM_Base_Start_IT+0xa0>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d111      	bne.n	80044b0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	f003 0307 	and.w	r3, r3, #7
 8004496:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2b06      	cmp	r3, #6
 800449c:	d010      	beq.n	80044c0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f042 0201 	orr.w	r2, r2, #1
 80044ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ae:	e007      	b.n	80044c0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f042 0201 	orr.w	r2, r2, #1
 80044be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044c0:	2300      	movs	r3, #0
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3714      	adds	r7, #20
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bc80      	pop	{r7}
 80044ca:	4770      	bx	lr
 80044cc:	40012c00 	.word	0x40012c00
 80044d0:	40000400 	.word	0x40000400
 80044d4:	40000800 	.word	0x40000800

080044d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b084      	sub	sp, #16
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	f003 0302 	and.w	r3, r3, #2
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d020      	beq.n	800453c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b00      	cmp	r3, #0
 8004502:	d01b      	beq.n	800453c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f06f 0202 	mvn.w	r2, #2
 800450c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2201      	movs	r2, #1
 8004512:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	f003 0303 	and.w	r3, r3, #3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d003      	beq.n	800452a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f000 f998 	bl	8004858 <HAL_TIM_IC_CaptureCallback>
 8004528:	e005      	b.n	8004536 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 f98b 	bl	8004846 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f000 f99a 	bl	800486a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	f003 0304 	and.w	r3, r3, #4
 8004542:	2b00      	cmp	r3, #0
 8004544:	d020      	beq.n	8004588 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f003 0304 	and.w	r3, r3, #4
 800454c:	2b00      	cmp	r3, #0
 800454e:	d01b      	beq.n	8004588 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f06f 0204 	mvn.w	r2, #4
 8004558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2202      	movs	r2, #2
 800455e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	699b      	ldr	r3, [r3, #24]
 8004566:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800456a:	2b00      	cmp	r3, #0
 800456c:	d003      	beq.n	8004576 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 f972 	bl	8004858 <HAL_TIM_IC_CaptureCallback>
 8004574:	e005      	b.n	8004582 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 f965 	bl	8004846 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f000 f974 	bl	800486a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	f003 0308 	and.w	r3, r3, #8
 800458e:	2b00      	cmp	r3, #0
 8004590:	d020      	beq.n	80045d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f003 0308 	and.w	r3, r3, #8
 8004598:	2b00      	cmp	r3, #0
 800459a:	d01b      	beq.n	80045d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f06f 0208 	mvn.w	r2, #8
 80045a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2204      	movs	r2, #4
 80045aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	69db      	ldr	r3, [r3, #28]
 80045b2:	f003 0303 	and.w	r3, r3, #3
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d003      	beq.n	80045c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f000 f94c 	bl	8004858 <HAL_TIM_IC_CaptureCallback>
 80045c0:	e005      	b.n	80045ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f000 f93f 	bl	8004846 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	f000 f94e 	bl	800486a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	f003 0310 	and.w	r3, r3, #16
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d020      	beq.n	8004620 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f003 0310 	and.w	r3, r3, #16
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d01b      	beq.n	8004620 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f06f 0210 	mvn.w	r2, #16
 80045f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2208      	movs	r2, #8
 80045f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004602:	2b00      	cmp	r3, #0
 8004604:	d003      	beq.n	800460e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 f926 	bl	8004858 <HAL_TIM_IC_CaptureCallback>
 800460c:	e005      	b.n	800461a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f000 f919 	bl	8004846 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f000 f928 	bl	800486a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00c      	beq.n	8004644 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f003 0301 	and.w	r3, r3, #1
 8004630:	2b00      	cmp	r3, #0
 8004632:	d007      	beq.n	8004644 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f06f 0201 	mvn.w	r2, #1
 800463c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f7fc ff76 	bl	8001530 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00c      	beq.n	8004668 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004654:	2b00      	cmp	r3, #0
 8004656:	d007      	beq.n	8004668 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 fa7f 	bl	8004b66 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800466e:	2b00      	cmp	r3, #0
 8004670:	d00c      	beq.n	800468c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004678:	2b00      	cmp	r3, #0
 800467a:	d007      	beq.n	800468c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 f8f8 	bl	800487c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	f003 0320 	and.w	r3, r3, #32
 8004692:	2b00      	cmp	r3, #0
 8004694:	d00c      	beq.n	80046b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	f003 0320 	and.w	r3, r3, #32
 800469c:	2b00      	cmp	r3, #0
 800469e:	d007      	beq.n	80046b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f06f 0220 	mvn.w	r2, #32
 80046a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 fa52 	bl	8004b54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046b0:	bf00      	nop
 80046b2:	3710      	adds	r7, #16
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b084      	sub	sp, #16
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046c2:	2300      	movs	r3, #0
 80046c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d101      	bne.n	80046d4 <HAL_TIM_ConfigClockSource+0x1c>
 80046d0:	2302      	movs	r3, #2
 80046d2:	e0b4      	b.n	800483e <HAL_TIM_ConfigClockSource+0x186>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2202      	movs	r2, #2
 80046e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80046f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80046fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68ba      	ldr	r2, [r7, #8]
 8004702:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800470c:	d03e      	beq.n	800478c <HAL_TIM_ConfigClockSource+0xd4>
 800470e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004712:	f200 8087 	bhi.w	8004824 <HAL_TIM_ConfigClockSource+0x16c>
 8004716:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800471a:	f000 8086 	beq.w	800482a <HAL_TIM_ConfigClockSource+0x172>
 800471e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004722:	d87f      	bhi.n	8004824 <HAL_TIM_ConfigClockSource+0x16c>
 8004724:	2b70      	cmp	r3, #112	@ 0x70
 8004726:	d01a      	beq.n	800475e <HAL_TIM_ConfigClockSource+0xa6>
 8004728:	2b70      	cmp	r3, #112	@ 0x70
 800472a:	d87b      	bhi.n	8004824 <HAL_TIM_ConfigClockSource+0x16c>
 800472c:	2b60      	cmp	r3, #96	@ 0x60
 800472e:	d050      	beq.n	80047d2 <HAL_TIM_ConfigClockSource+0x11a>
 8004730:	2b60      	cmp	r3, #96	@ 0x60
 8004732:	d877      	bhi.n	8004824 <HAL_TIM_ConfigClockSource+0x16c>
 8004734:	2b50      	cmp	r3, #80	@ 0x50
 8004736:	d03c      	beq.n	80047b2 <HAL_TIM_ConfigClockSource+0xfa>
 8004738:	2b50      	cmp	r3, #80	@ 0x50
 800473a:	d873      	bhi.n	8004824 <HAL_TIM_ConfigClockSource+0x16c>
 800473c:	2b40      	cmp	r3, #64	@ 0x40
 800473e:	d058      	beq.n	80047f2 <HAL_TIM_ConfigClockSource+0x13a>
 8004740:	2b40      	cmp	r3, #64	@ 0x40
 8004742:	d86f      	bhi.n	8004824 <HAL_TIM_ConfigClockSource+0x16c>
 8004744:	2b30      	cmp	r3, #48	@ 0x30
 8004746:	d064      	beq.n	8004812 <HAL_TIM_ConfigClockSource+0x15a>
 8004748:	2b30      	cmp	r3, #48	@ 0x30
 800474a:	d86b      	bhi.n	8004824 <HAL_TIM_ConfigClockSource+0x16c>
 800474c:	2b20      	cmp	r3, #32
 800474e:	d060      	beq.n	8004812 <HAL_TIM_ConfigClockSource+0x15a>
 8004750:	2b20      	cmp	r3, #32
 8004752:	d867      	bhi.n	8004824 <HAL_TIM_ConfigClockSource+0x16c>
 8004754:	2b00      	cmp	r3, #0
 8004756:	d05c      	beq.n	8004812 <HAL_TIM_ConfigClockSource+0x15a>
 8004758:	2b10      	cmp	r3, #16
 800475a:	d05a      	beq.n	8004812 <HAL_TIM_ConfigClockSource+0x15a>
 800475c:	e062      	b.n	8004824 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800476e:	f000 f974 	bl	8004a5a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004780:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	68ba      	ldr	r2, [r7, #8]
 8004788:	609a      	str	r2, [r3, #8]
      break;
 800478a:	e04f      	b.n	800482c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800479c:	f000 f95d 	bl	8004a5a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	689a      	ldr	r2, [r3, #8]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047ae:	609a      	str	r2, [r3, #8]
      break;
 80047b0:	e03c      	b.n	800482c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047be:	461a      	mov	r2, r3
 80047c0:	f000 f8d4 	bl	800496c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2150      	movs	r1, #80	@ 0x50
 80047ca:	4618      	mov	r0, r3
 80047cc:	f000 f92b 	bl	8004a26 <TIM_ITRx_SetConfig>
      break;
 80047d0:	e02c      	b.n	800482c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047de:	461a      	mov	r2, r3
 80047e0:	f000 f8f2 	bl	80049c8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2160      	movs	r1, #96	@ 0x60
 80047ea:	4618      	mov	r0, r3
 80047ec:	f000 f91b 	bl	8004a26 <TIM_ITRx_SetConfig>
      break;
 80047f0:	e01c      	b.n	800482c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047fe:	461a      	mov	r2, r3
 8004800:	f000 f8b4 	bl	800496c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2140      	movs	r1, #64	@ 0x40
 800480a:	4618      	mov	r0, r3
 800480c:	f000 f90b 	bl	8004a26 <TIM_ITRx_SetConfig>
      break;
 8004810:	e00c      	b.n	800482c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4619      	mov	r1, r3
 800481c:	4610      	mov	r0, r2
 800481e:	f000 f902 	bl	8004a26 <TIM_ITRx_SetConfig>
      break;
 8004822:	e003      	b.n	800482c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	73fb      	strb	r3, [r7, #15]
      break;
 8004828:	e000      	b.n	800482c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800482a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800483c:	7bfb      	ldrb	r3, [r7, #15]
}
 800483e:	4618      	mov	r0, r3
 8004840:	3710      	adds	r7, #16
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}

08004846 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004846:	b480      	push	{r7}
 8004848:	b083      	sub	sp, #12
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800484e:	bf00      	nop
 8004850:	370c      	adds	r7, #12
 8004852:	46bd      	mov	sp, r7
 8004854:	bc80      	pop	{r7}
 8004856:	4770      	bx	lr

08004858 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004860:	bf00      	nop
 8004862:	370c      	adds	r7, #12
 8004864:	46bd      	mov	sp, r7
 8004866:	bc80      	pop	{r7}
 8004868:	4770      	bx	lr

0800486a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800486a:	b480      	push	{r7}
 800486c:	b083      	sub	sp, #12
 800486e:	af00      	add	r7, sp, #0
 8004870:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004872:	bf00      	nop
 8004874:	370c      	adds	r7, #12
 8004876:	46bd      	mov	sp, r7
 8004878:	bc80      	pop	{r7}
 800487a:	4770      	bx	lr

0800487c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004884:	bf00      	nop
 8004886:	370c      	adds	r7, #12
 8004888:	46bd      	mov	sp, r7
 800488a:	bc80      	pop	{r7}
 800488c:	4770      	bx	lr
	...

08004890 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004890:	b480      	push	{r7}
 8004892:	b085      	sub	sp, #20
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a2f      	ldr	r2, [pc, #188]	@ (8004960 <TIM_Base_SetConfig+0xd0>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d00b      	beq.n	80048c0 <TIM_Base_SetConfig+0x30>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048ae:	d007      	beq.n	80048c0 <TIM_Base_SetConfig+0x30>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4a2c      	ldr	r2, [pc, #176]	@ (8004964 <TIM_Base_SetConfig+0xd4>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d003      	beq.n	80048c0 <TIM_Base_SetConfig+0x30>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a2b      	ldr	r2, [pc, #172]	@ (8004968 <TIM_Base_SetConfig+0xd8>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d108      	bne.n	80048d2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	68fa      	ldr	r2, [r7, #12]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a22      	ldr	r2, [pc, #136]	@ (8004960 <TIM_Base_SetConfig+0xd0>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d00b      	beq.n	80048f2 <TIM_Base_SetConfig+0x62>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048e0:	d007      	beq.n	80048f2 <TIM_Base_SetConfig+0x62>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a1f      	ldr	r2, [pc, #124]	@ (8004964 <TIM_Base_SetConfig+0xd4>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d003      	beq.n	80048f2 <TIM_Base_SetConfig+0x62>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a1e      	ldr	r2, [pc, #120]	@ (8004968 <TIM_Base_SetConfig+0xd8>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d108      	bne.n	8004904 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	68fa      	ldr	r2, [r7, #12]
 8004900:	4313      	orrs	r3, r2
 8004902:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	695b      	ldr	r3, [r3, #20]
 800490e:	4313      	orrs	r3, r2
 8004910:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	689a      	ldr	r2, [r3, #8]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a0d      	ldr	r2, [pc, #52]	@ (8004960 <TIM_Base_SetConfig+0xd0>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d103      	bne.n	8004938 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	691a      	ldr	r2, [r3, #16]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	691b      	ldr	r3, [r3, #16]
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b00      	cmp	r3, #0
 8004948:	d005      	beq.n	8004956 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	691b      	ldr	r3, [r3, #16]
 800494e:	f023 0201 	bic.w	r2, r3, #1
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	611a      	str	r2, [r3, #16]
  }
}
 8004956:	bf00      	nop
 8004958:	3714      	adds	r7, #20
 800495a:	46bd      	mov	sp, r7
 800495c:	bc80      	pop	{r7}
 800495e:	4770      	bx	lr
 8004960:	40012c00 	.word	0x40012c00
 8004964:	40000400 	.word	0x40000400
 8004968:	40000800 	.word	0x40000800

0800496c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800496c:	b480      	push	{r7}
 800496e:	b087      	sub	sp, #28
 8004970:	af00      	add	r7, sp, #0
 8004972:	60f8      	str	r0, [r7, #12]
 8004974:	60b9      	str	r1, [r7, #8]
 8004976:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6a1b      	ldr	r3, [r3, #32]
 800497c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6a1b      	ldr	r3, [r3, #32]
 8004982:	f023 0201 	bic.w	r2, r3, #1
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	699b      	ldr	r3, [r3, #24]
 800498e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004996:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	011b      	lsls	r3, r3, #4
 800499c:	693a      	ldr	r2, [r7, #16]
 800499e:	4313      	orrs	r3, r2
 80049a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	f023 030a 	bic.w	r3, r3, #10
 80049a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80049aa:	697a      	ldr	r2, [r7, #20]
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	693a      	ldr	r2, [r7, #16]
 80049b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	697a      	ldr	r2, [r7, #20]
 80049bc:	621a      	str	r2, [r3, #32]
}
 80049be:	bf00      	nop
 80049c0:	371c      	adds	r7, #28
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bc80      	pop	{r7}
 80049c6:	4770      	bx	lr

080049c8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b087      	sub	sp, #28
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	60f8      	str	r0, [r7, #12]
 80049d0:	60b9      	str	r1, [r7, #8]
 80049d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6a1b      	ldr	r3, [r3, #32]
 80049d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6a1b      	ldr	r3, [r3, #32]
 80049de:	f023 0210 	bic.w	r2, r3, #16
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	699b      	ldr	r3, [r3, #24]
 80049ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80049f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	031b      	lsls	r3, r3, #12
 80049f8:	693a      	ldr	r2, [r7, #16]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004a04:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	011b      	lsls	r3, r3, #4
 8004a0a:	697a      	ldr	r2, [r7, #20]
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	693a      	ldr	r2, [r7, #16]
 8004a14:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	697a      	ldr	r2, [r7, #20]
 8004a1a:	621a      	str	r2, [r3, #32]
}
 8004a1c:	bf00      	nop
 8004a1e:	371c      	adds	r7, #28
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bc80      	pop	{r7}
 8004a24:	4770      	bx	lr

08004a26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a26:	b480      	push	{r7}
 8004a28:	b085      	sub	sp, #20
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	6078      	str	r0, [r7, #4]
 8004a2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a3e:	683a      	ldr	r2, [r7, #0]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	f043 0307 	orr.w	r3, r3, #7
 8004a48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	68fa      	ldr	r2, [r7, #12]
 8004a4e:	609a      	str	r2, [r3, #8]
}
 8004a50:	bf00      	nop
 8004a52:	3714      	adds	r7, #20
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bc80      	pop	{r7}
 8004a58:	4770      	bx	lr

08004a5a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a5a:	b480      	push	{r7}
 8004a5c:	b087      	sub	sp, #28
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	60f8      	str	r0, [r7, #12]
 8004a62:	60b9      	str	r1, [r7, #8]
 8004a64:	607a      	str	r2, [r7, #4]
 8004a66:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a74:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	021a      	lsls	r2, r3, #8
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	431a      	orrs	r2, r3
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	697a      	ldr	r2, [r7, #20]
 8004a84:	4313      	orrs	r3, r2
 8004a86:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	697a      	ldr	r2, [r7, #20]
 8004a8c:	609a      	str	r2, [r3, #8]
}
 8004a8e:	bf00      	nop
 8004a90:	371c      	adds	r7, #28
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bc80      	pop	{r7}
 8004a96:	4770      	bx	lr

08004a98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b085      	sub	sp, #20
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d101      	bne.n	8004ab0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004aac:	2302      	movs	r3, #2
 8004aae:	e046      	b.n	8004b3e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2202      	movs	r2, #2
 8004abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ad6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68fa      	ldr	r2, [r7, #12]
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a16      	ldr	r2, [pc, #88]	@ (8004b48 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d00e      	beq.n	8004b12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004afc:	d009      	beq.n	8004b12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a12      	ldr	r2, [pc, #72]	@ (8004b4c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d004      	beq.n	8004b12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a10      	ldr	r2, [pc, #64]	@ (8004b50 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d10c      	bne.n	8004b2c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	68ba      	ldr	r2, [r7, #8]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68ba      	ldr	r2, [r7, #8]
 8004b2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3714      	adds	r7, #20
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bc80      	pop	{r7}
 8004b46:	4770      	bx	lr
 8004b48:	40012c00 	.word	0x40012c00
 8004b4c:	40000400 	.word	0x40000400
 8004b50:	40000800 	.word	0x40000800

08004b54 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b5c:	bf00      	nop
 8004b5e:	370c      	adds	r7, #12
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bc80      	pop	{r7}
 8004b64:	4770      	bx	lr

08004b66 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b66:	b480      	push	{r7}
 8004b68:	b083      	sub	sp, #12
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b6e:	bf00      	nop
 8004b70:	370c      	adds	r7, #12
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bc80      	pop	{r7}
 8004b76:	4770      	bx	lr

08004b78 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d101      	bne.n	8004b8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e042      	b.n	8004c10 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d106      	bne.n	8004ba4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f7fd f900 	bl	8001da4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2224      	movs	r2, #36	@ 0x24
 8004ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68da      	ldr	r2, [r3, #12]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004bba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f000 f971 	bl	8004ea4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	691a      	ldr	r2, [r3, #16]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004bd0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	695a      	ldr	r2, [r3, #20]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004be0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	68da      	ldr	r2, [r3, #12]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bf0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2220      	movs	r2, #32
 8004bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2220      	movs	r2, #32
 8004c04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3708      	adds	r7, #8
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b08a      	sub	sp, #40	@ 0x28
 8004c1c:	af02      	add	r7, sp, #8
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	603b      	str	r3, [r7, #0]
 8004c24:	4613      	mov	r3, r2
 8004c26:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	2b20      	cmp	r3, #32
 8004c36:	d175      	bne.n	8004d24 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d002      	beq.n	8004c44 <HAL_UART_Transmit+0x2c>
 8004c3e:	88fb      	ldrh	r3, [r7, #6]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d101      	bne.n	8004c48 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e06e      	b.n	8004d26 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2221      	movs	r2, #33	@ 0x21
 8004c52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c56:	f7fd fa6d 	bl	8002134 <HAL_GetTick>
 8004c5a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	88fa      	ldrh	r2, [r7, #6]
 8004c60:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	88fa      	ldrh	r2, [r7, #6]
 8004c66:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c70:	d108      	bne.n	8004c84 <HAL_UART_Transmit+0x6c>
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	691b      	ldr	r3, [r3, #16]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d104      	bne.n	8004c84 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	61bb      	str	r3, [r7, #24]
 8004c82:	e003      	b.n	8004c8c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c8c:	e02e      	b.n	8004cec <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	2200      	movs	r2, #0
 8004c96:	2180      	movs	r1, #128	@ 0x80
 8004c98:	68f8      	ldr	r0, [r7, #12]
 8004c9a:	f000 f848 	bl	8004d2e <UART_WaitOnFlagUntilTimeout>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d005      	beq.n	8004cb0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2220      	movs	r2, #32
 8004ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e03a      	b.n	8004d26 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d10b      	bne.n	8004cce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	881b      	ldrh	r3, [r3, #0]
 8004cba:	461a      	mov	r2, r3
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cc4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	3302      	adds	r3, #2
 8004cca:	61bb      	str	r3, [r7, #24]
 8004ccc:	e007      	b.n	8004cde <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	781a      	ldrb	r2, [r3, #0]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	3301      	adds	r3, #1
 8004cdc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ce2:	b29b      	uxth	r3, r3
 8004ce4:	3b01      	subs	r3, #1
 8004ce6:	b29a      	uxth	r2, r3
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d1cb      	bne.n	8004c8e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	9300      	str	r3, [sp, #0]
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	2140      	movs	r1, #64	@ 0x40
 8004d00:	68f8      	ldr	r0, [r7, #12]
 8004d02:	f000 f814 	bl	8004d2e <UART_WaitOnFlagUntilTimeout>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d005      	beq.n	8004d18 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2220      	movs	r2, #32
 8004d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004d14:	2303      	movs	r3, #3
 8004d16:	e006      	b.n	8004d26 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2220      	movs	r2, #32
 8004d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004d20:	2300      	movs	r3, #0
 8004d22:	e000      	b.n	8004d26 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004d24:	2302      	movs	r3, #2
  }
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3720      	adds	r7, #32
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}

08004d2e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004d2e:	b580      	push	{r7, lr}
 8004d30:	b086      	sub	sp, #24
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	60f8      	str	r0, [r7, #12]
 8004d36:	60b9      	str	r1, [r7, #8]
 8004d38:	603b      	str	r3, [r7, #0]
 8004d3a:	4613      	mov	r3, r2
 8004d3c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d3e:	e03b      	b.n	8004db8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d40:	6a3b      	ldr	r3, [r7, #32]
 8004d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d46:	d037      	beq.n	8004db8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d48:	f7fd f9f4 	bl	8002134 <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	6a3a      	ldr	r2, [r7, #32]
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d302      	bcc.n	8004d5e <UART_WaitOnFlagUntilTimeout+0x30>
 8004d58:	6a3b      	ldr	r3, [r7, #32]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d101      	bne.n	8004d62 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e03a      	b.n	8004dd8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	f003 0304 	and.w	r3, r3, #4
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d023      	beq.n	8004db8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	2b80      	cmp	r3, #128	@ 0x80
 8004d74:	d020      	beq.n	8004db8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	2b40      	cmp	r3, #64	@ 0x40
 8004d7a:	d01d      	beq.n	8004db8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0308 	and.w	r3, r3, #8
 8004d86:	2b08      	cmp	r3, #8
 8004d88:	d116      	bne.n	8004db8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	617b      	str	r3, [r7, #20]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	617b      	str	r3, [r7, #20]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	617b      	str	r3, [r7, #20]
 8004d9e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004da0:	68f8      	ldr	r0, [r7, #12]
 8004da2:	f000 f81d 	bl	8004de0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2208      	movs	r2, #8
 8004daa:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e00f      	b.n	8004dd8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	4013      	ands	r3, r2
 8004dc2:	68ba      	ldr	r2, [r7, #8]
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	bf0c      	ite	eq
 8004dc8:	2301      	moveq	r3, #1
 8004dca:	2300      	movne	r3, #0
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	461a      	mov	r2, r3
 8004dd0:	79fb      	ldrb	r3, [r7, #7]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d0b4      	beq.n	8004d40 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004dd6:	2300      	movs	r3, #0
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3718      	adds	r7, #24
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b095      	sub	sp, #84	@ 0x54
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	330c      	adds	r3, #12
 8004dee:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004df0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004df2:	e853 3f00 	ldrex	r3, [r3]
 8004df6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dfa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004dfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	330c      	adds	r3, #12
 8004e06:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e08:	643a      	str	r2, [r7, #64]	@ 0x40
 8004e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e0c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e0e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e10:	e841 2300 	strex	r3, r2, [r1]
 8004e14:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d1e5      	bne.n	8004de8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	3314      	adds	r3, #20
 8004e22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e24:	6a3b      	ldr	r3, [r7, #32]
 8004e26:	e853 3f00 	ldrex	r3, [r3]
 8004e2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	f023 0301 	bic.w	r3, r3, #1
 8004e32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	3314      	adds	r3, #20
 8004e3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e3c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e44:	e841 2300 	strex	r3, r2, [r1]
 8004e48:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d1e5      	bne.n	8004e1c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d119      	bne.n	8004e8c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	330c      	adds	r3, #12
 8004e5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	e853 3f00 	ldrex	r3, [r3]
 8004e66:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	f023 0310 	bic.w	r3, r3, #16
 8004e6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	330c      	adds	r3, #12
 8004e76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e78:	61ba      	str	r2, [r7, #24]
 8004e7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e7c:	6979      	ldr	r1, [r7, #20]
 8004e7e:	69ba      	ldr	r2, [r7, #24]
 8004e80:	e841 2300 	strex	r3, r2, [r1]
 8004e84:	613b      	str	r3, [r7, #16]
   return(result);
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d1e5      	bne.n	8004e58 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2220      	movs	r2, #32
 8004e90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004e9a:	bf00      	nop
 8004e9c:	3754      	adds	r7, #84	@ 0x54
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bc80      	pop	{r7}
 8004ea2:	4770      	bx	lr

08004ea4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b084      	sub	sp, #16
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	68da      	ldr	r2, [r3, #12]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	430a      	orrs	r2, r1
 8004ec0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	689a      	ldr	r2, [r3, #8]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	691b      	ldr	r3, [r3, #16]
 8004eca:	431a      	orrs	r2, r3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	695b      	ldr	r3, [r3, #20]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004ede:	f023 030c 	bic.w	r3, r3, #12
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	6812      	ldr	r2, [r2, #0]
 8004ee6:	68b9      	ldr	r1, [r7, #8]
 8004ee8:	430b      	orrs	r3, r1
 8004eea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	699a      	ldr	r2, [r3, #24]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	430a      	orrs	r2, r1
 8004f00:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a2c      	ldr	r2, [pc, #176]	@ (8004fb8 <UART_SetConfig+0x114>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d103      	bne.n	8004f14 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004f0c:	f7ff f8a4 	bl	8004058 <HAL_RCC_GetPCLK2Freq>
 8004f10:	60f8      	str	r0, [r7, #12]
 8004f12:	e002      	b.n	8004f1a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004f14:	f7ff f88c 	bl	8004030 <HAL_RCC_GetPCLK1Freq>
 8004f18:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f1a:	68fa      	ldr	r2, [r7, #12]
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	4413      	add	r3, r2
 8004f22:	009a      	lsls	r2, r3, #2
 8004f24:	441a      	add	r2, r3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	009b      	lsls	r3, r3, #2
 8004f2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f30:	4a22      	ldr	r2, [pc, #136]	@ (8004fbc <UART_SetConfig+0x118>)
 8004f32:	fba2 2303 	umull	r2, r3, r2, r3
 8004f36:	095b      	lsrs	r3, r3, #5
 8004f38:	0119      	lsls	r1, r3, #4
 8004f3a:	68fa      	ldr	r2, [r7, #12]
 8004f3c:	4613      	mov	r3, r2
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	4413      	add	r3, r2
 8004f42:	009a      	lsls	r2, r3, #2
 8004f44:	441a      	add	r2, r3
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f50:	4b1a      	ldr	r3, [pc, #104]	@ (8004fbc <UART_SetConfig+0x118>)
 8004f52:	fba3 0302 	umull	r0, r3, r3, r2
 8004f56:	095b      	lsrs	r3, r3, #5
 8004f58:	2064      	movs	r0, #100	@ 0x64
 8004f5a:	fb00 f303 	mul.w	r3, r0, r3
 8004f5e:	1ad3      	subs	r3, r2, r3
 8004f60:	011b      	lsls	r3, r3, #4
 8004f62:	3332      	adds	r3, #50	@ 0x32
 8004f64:	4a15      	ldr	r2, [pc, #84]	@ (8004fbc <UART_SetConfig+0x118>)
 8004f66:	fba2 2303 	umull	r2, r3, r2, r3
 8004f6a:	095b      	lsrs	r3, r3, #5
 8004f6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f70:	4419      	add	r1, r3
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	4613      	mov	r3, r2
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	4413      	add	r3, r2
 8004f7a:	009a      	lsls	r2, r3, #2
 8004f7c:	441a      	add	r2, r3
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f88:	4b0c      	ldr	r3, [pc, #48]	@ (8004fbc <UART_SetConfig+0x118>)
 8004f8a:	fba3 0302 	umull	r0, r3, r3, r2
 8004f8e:	095b      	lsrs	r3, r3, #5
 8004f90:	2064      	movs	r0, #100	@ 0x64
 8004f92:	fb00 f303 	mul.w	r3, r0, r3
 8004f96:	1ad3      	subs	r3, r2, r3
 8004f98:	011b      	lsls	r3, r3, #4
 8004f9a:	3332      	adds	r3, #50	@ 0x32
 8004f9c:	4a07      	ldr	r2, [pc, #28]	@ (8004fbc <UART_SetConfig+0x118>)
 8004f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004fa2:	095b      	lsrs	r3, r3, #5
 8004fa4:	f003 020f 	and.w	r2, r3, #15
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	440a      	add	r2, r1
 8004fae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004fb0:	bf00      	nop
 8004fb2:	3710      	adds	r7, #16
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}
 8004fb8:	40013800 	.word	0x40013800
 8004fbc:	51eb851f 	.word	0x51eb851f

08004fc0 <__cvt>:
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fc6:	461d      	mov	r5, r3
 8004fc8:	bfbb      	ittet	lt
 8004fca:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004fce:	461d      	movlt	r5, r3
 8004fd0:	2300      	movge	r3, #0
 8004fd2:	232d      	movlt	r3, #45	@ 0x2d
 8004fd4:	b088      	sub	sp, #32
 8004fd6:	4614      	mov	r4, r2
 8004fd8:	bfb8      	it	lt
 8004fda:	4614      	movlt	r4, r2
 8004fdc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004fde:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004fe0:	7013      	strb	r3, [r2, #0]
 8004fe2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004fe4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004fe8:	f023 0820 	bic.w	r8, r3, #32
 8004fec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004ff0:	d005      	beq.n	8004ffe <__cvt+0x3e>
 8004ff2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004ff6:	d100      	bne.n	8004ffa <__cvt+0x3a>
 8004ff8:	3601      	adds	r6, #1
 8004ffa:	2302      	movs	r3, #2
 8004ffc:	e000      	b.n	8005000 <__cvt+0x40>
 8004ffe:	2303      	movs	r3, #3
 8005000:	aa07      	add	r2, sp, #28
 8005002:	9204      	str	r2, [sp, #16]
 8005004:	aa06      	add	r2, sp, #24
 8005006:	e9cd a202 	strd	sl, r2, [sp, #8]
 800500a:	e9cd 3600 	strd	r3, r6, [sp]
 800500e:	4622      	mov	r2, r4
 8005010:	462b      	mov	r3, r5
 8005012:	f000 fe5d 	bl	8005cd0 <_dtoa_r>
 8005016:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800501a:	4607      	mov	r7, r0
 800501c:	d119      	bne.n	8005052 <__cvt+0x92>
 800501e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005020:	07db      	lsls	r3, r3, #31
 8005022:	d50e      	bpl.n	8005042 <__cvt+0x82>
 8005024:	eb00 0906 	add.w	r9, r0, r6
 8005028:	2200      	movs	r2, #0
 800502a:	2300      	movs	r3, #0
 800502c:	4620      	mov	r0, r4
 800502e:	4629      	mov	r1, r5
 8005030:	f7fb fcba 	bl	80009a8 <__aeabi_dcmpeq>
 8005034:	b108      	cbz	r0, 800503a <__cvt+0x7a>
 8005036:	f8cd 901c 	str.w	r9, [sp, #28]
 800503a:	2230      	movs	r2, #48	@ 0x30
 800503c:	9b07      	ldr	r3, [sp, #28]
 800503e:	454b      	cmp	r3, r9
 8005040:	d31e      	bcc.n	8005080 <__cvt+0xc0>
 8005042:	4638      	mov	r0, r7
 8005044:	9b07      	ldr	r3, [sp, #28]
 8005046:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005048:	1bdb      	subs	r3, r3, r7
 800504a:	6013      	str	r3, [r2, #0]
 800504c:	b008      	add	sp, #32
 800504e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005052:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005056:	eb00 0906 	add.w	r9, r0, r6
 800505a:	d1e5      	bne.n	8005028 <__cvt+0x68>
 800505c:	7803      	ldrb	r3, [r0, #0]
 800505e:	2b30      	cmp	r3, #48	@ 0x30
 8005060:	d10a      	bne.n	8005078 <__cvt+0xb8>
 8005062:	2200      	movs	r2, #0
 8005064:	2300      	movs	r3, #0
 8005066:	4620      	mov	r0, r4
 8005068:	4629      	mov	r1, r5
 800506a:	f7fb fc9d 	bl	80009a8 <__aeabi_dcmpeq>
 800506e:	b918      	cbnz	r0, 8005078 <__cvt+0xb8>
 8005070:	f1c6 0601 	rsb	r6, r6, #1
 8005074:	f8ca 6000 	str.w	r6, [sl]
 8005078:	f8da 3000 	ldr.w	r3, [sl]
 800507c:	4499      	add	r9, r3
 800507e:	e7d3      	b.n	8005028 <__cvt+0x68>
 8005080:	1c59      	adds	r1, r3, #1
 8005082:	9107      	str	r1, [sp, #28]
 8005084:	701a      	strb	r2, [r3, #0]
 8005086:	e7d9      	b.n	800503c <__cvt+0x7c>

08005088 <__exponent>:
 8005088:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800508a:	2900      	cmp	r1, #0
 800508c:	bfb6      	itet	lt
 800508e:	232d      	movlt	r3, #45	@ 0x2d
 8005090:	232b      	movge	r3, #43	@ 0x2b
 8005092:	4249      	neglt	r1, r1
 8005094:	2909      	cmp	r1, #9
 8005096:	7002      	strb	r2, [r0, #0]
 8005098:	7043      	strb	r3, [r0, #1]
 800509a:	dd29      	ble.n	80050f0 <__exponent+0x68>
 800509c:	f10d 0307 	add.w	r3, sp, #7
 80050a0:	461d      	mov	r5, r3
 80050a2:	270a      	movs	r7, #10
 80050a4:	fbb1 f6f7 	udiv	r6, r1, r7
 80050a8:	461a      	mov	r2, r3
 80050aa:	fb07 1416 	mls	r4, r7, r6, r1
 80050ae:	3430      	adds	r4, #48	@ 0x30
 80050b0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80050b4:	460c      	mov	r4, r1
 80050b6:	2c63      	cmp	r4, #99	@ 0x63
 80050b8:	4631      	mov	r1, r6
 80050ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80050be:	dcf1      	bgt.n	80050a4 <__exponent+0x1c>
 80050c0:	3130      	adds	r1, #48	@ 0x30
 80050c2:	1e94      	subs	r4, r2, #2
 80050c4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80050c8:	4623      	mov	r3, r4
 80050ca:	1c41      	adds	r1, r0, #1
 80050cc:	42ab      	cmp	r3, r5
 80050ce:	d30a      	bcc.n	80050e6 <__exponent+0x5e>
 80050d0:	f10d 0309 	add.w	r3, sp, #9
 80050d4:	1a9b      	subs	r3, r3, r2
 80050d6:	42ac      	cmp	r4, r5
 80050d8:	bf88      	it	hi
 80050da:	2300      	movhi	r3, #0
 80050dc:	3302      	adds	r3, #2
 80050de:	4403      	add	r3, r0
 80050e0:	1a18      	subs	r0, r3, r0
 80050e2:	b003      	add	sp, #12
 80050e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050e6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80050ea:	f801 6f01 	strb.w	r6, [r1, #1]!
 80050ee:	e7ed      	b.n	80050cc <__exponent+0x44>
 80050f0:	2330      	movs	r3, #48	@ 0x30
 80050f2:	3130      	adds	r1, #48	@ 0x30
 80050f4:	7083      	strb	r3, [r0, #2]
 80050f6:	70c1      	strb	r1, [r0, #3]
 80050f8:	1d03      	adds	r3, r0, #4
 80050fa:	e7f1      	b.n	80050e0 <__exponent+0x58>

080050fc <_printf_float>:
 80050fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005100:	b091      	sub	sp, #68	@ 0x44
 8005102:	460c      	mov	r4, r1
 8005104:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005108:	4616      	mov	r6, r2
 800510a:	461f      	mov	r7, r3
 800510c:	4605      	mov	r5, r0
 800510e:	f000 fcd1 	bl	8005ab4 <_localeconv_r>
 8005112:	6803      	ldr	r3, [r0, #0]
 8005114:	4618      	mov	r0, r3
 8005116:	9308      	str	r3, [sp, #32]
 8005118:	f7fb f81a 	bl	8000150 <strlen>
 800511c:	2300      	movs	r3, #0
 800511e:	930e      	str	r3, [sp, #56]	@ 0x38
 8005120:	f8d8 3000 	ldr.w	r3, [r8]
 8005124:	9009      	str	r0, [sp, #36]	@ 0x24
 8005126:	3307      	adds	r3, #7
 8005128:	f023 0307 	bic.w	r3, r3, #7
 800512c:	f103 0208 	add.w	r2, r3, #8
 8005130:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005134:	f8d4 b000 	ldr.w	fp, [r4]
 8005138:	f8c8 2000 	str.w	r2, [r8]
 800513c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005140:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005144:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005146:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800514a:	f04f 32ff 	mov.w	r2, #4294967295
 800514e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005152:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005156:	4b9c      	ldr	r3, [pc, #624]	@ (80053c8 <_printf_float+0x2cc>)
 8005158:	f7fb fc58 	bl	8000a0c <__aeabi_dcmpun>
 800515c:	bb70      	cbnz	r0, 80051bc <_printf_float+0xc0>
 800515e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005162:	f04f 32ff 	mov.w	r2, #4294967295
 8005166:	4b98      	ldr	r3, [pc, #608]	@ (80053c8 <_printf_float+0x2cc>)
 8005168:	f7fb fc32 	bl	80009d0 <__aeabi_dcmple>
 800516c:	bb30      	cbnz	r0, 80051bc <_printf_float+0xc0>
 800516e:	2200      	movs	r2, #0
 8005170:	2300      	movs	r3, #0
 8005172:	4640      	mov	r0, r8
 8005174:	4649      	mov	r1, r9
 8005176:	f7fb fc21 	bl	80009bc <__aeabi_dcmplt>
 800517a:	b110      	cbz	r0, 8005182 <_printf_float+0x86>
 800517c:	232d      	movs	r3, #45	@ 0x2d
 800517e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005182:	4a92      	ldr	r2, [pc, #584]	@ (80053cc <_printf_float+0x2d0>)
 8005184:	4b92      	ldr	r3, [pc, #584]	@ (80053d0 <_printf_float+0x2d4>)
 8005186:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800518a:	bf8c      	ite	hi
 800518c:	4690      	movhi	r8, r2
 800518e:	4698      	movls	r8, r3
 8005190:	2303      	movs	r3, #3
 8005192:	f04f 0900 	mov.w	r9, #0
 8005196:	6123      	str	r3, [r4, #16]
 8005198:	f02b 0304 	bic.w	r3, fp, #4
 800519c:	6023      	str	r3, [r4, #0]
 800519e:	4633      	mov	r3, r6
 80051a0:	4621      	mov	r1, r4
 80051a2:	4628      	mov	r0, r5
 80051a4:	9700      	str	r7, [sp, #0]
 80051a6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80051a8:	f000 f9d4 	bl	8005554 <_printf_common>
 80051ac:	3001      	adds	r0, #1
 80051ae:	f040 8090 	bne.w	80052d2 <_printf_float+0x1d6>
 80051b2:	f04f 30ff 	mov.w	r0, #4294967295
 80051b6:	b011      	add	sp, #68	@ 0x44
 80051b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051bc:	4642      	mov	r2, r8
 80051be:	464b      	mov	r3, r9
 80051c0:	4640      	mov	r0, r8
 80051c2:	4649      	mov	r1, r9
 80051c4:	f7fb fc22 	bl	8000a0c <__aeabi_dcmpun>
 80051c8:	b148      	cbz	r0, 80051de <_printf_float+0xe2>
 80051ca:	464b      	mov	r3, r9
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	bfb8      	it	lt
 80051d0:	232d      	movlt	r3, #45	@ 0x2d
 80051d2:	4a80      	ldr	r2, [pc, #512]	@ (80053d4 <_printf_float+0x2d8>)
 80051d4:	bfb8      	it	lt
 80051d6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80051da:	4b7f      	ldr	r3, [pc, #508]	@ (80053d8 <_printf_float+0x2dc>)
 80051dc:	e7d3      	b.n	8005186 <_printf_float+0x8a>
 80051de:	6863      	ldr	r3, [r4, #4]
 80051e0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80051e4:	1c5a      	adds	r2, r3, #1
 80051e6:	d13f      	bne.n	8005268 <_printf_float+0x16c>
 80051e8:	2306      	movs	r3, #6
 80051ea:	6063      	str	r3, [r4, #4]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80051f2:	6023      	str	r3, [r4, #0]
 80051f4:	9206      	str	r2, [sp, #24]
 80051f6:	aa0e      	add	r2, sp, #56	@ 0x38
 80051f8:	e9cd a204 	strd	sl, r2, [sp, #16]
 80051fc:	aa0d      	add	r2, sp, #52	@ 0x34
 80051fe:	9203      	str	r2, [sp, #12]
 8005200:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005204:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005208:	6863      	ldr	r3, [r4, #4]
 800520a:	4642      	mov	r2, r8
 800520c:	9300      	str	r3, [sp, #0]
 800520e:	4628      	mov	r0, r5
 8005210:	464b      	mov	r3, r9
 8005212:	910a      	str	r1, [sp, #40]	@ 0x28
 8005214:	f7ff fed4 	bl	8004fc0 <__cvt>
 8005218:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800521a:	4680      	mov	r8, r0
 800521c:	2947      	cmp	r1, #71	@ 0x47
 800521e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005220:	d128      	bne.n	8005274 <_printf_float+0x178>
 8005222:	1cc8      	adds	r0, r1, #3
 8005224:	db02      	blt.n	800522c <_printf_float+0x130>
 8005226:	6863      	ldr	r3, [r4, #4]
 8005228:	4299      	cmp	r1, r3
 800522a:	dd40      	ble.n	80052ae <_printf_float+0x1b2>
 800522c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005230:	fa5f fa8a 	uxtb.w	sl, sl
 8005234:	4652      	mov	r2, sl
 8005236:	3901      	subs	r1, #1
 8005238:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800523c:	910d      	str	r1, [sp, #52]	@ 0x34
 800523e:	f7ff ff23 	bl	8005088 <__exponent>
 8005242:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005244:	4681      	mov	r9, r0
 8005246:	1813      	adds	r3, r2, r0
 8005248:	2a01      	cmp	r2, #1
 800524a:	6123      	str	r3, [r4, #16]
 800524c:	dc02      	bgt.n	8005254 <_printf_float+0x158>
 800524e:	6822      	ldr	r2, [r4, #0]
 8005250:	07d2      	lsls	r2, r2, #31
 8005252:	d501      	bpl.n	8005258 <_printf_float+0x15c>
 8005254:	3301      	adds	r3, #1
 8005256:	6123      	str	r3, [r4, #16]
 8005258:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800525c:	2b00      	cmp	r3, #0
 800525e:	d09e      	beq.n	800519e <_printf_float+0xa2>
 8005260:	232d      	movs	r3, #45	@ 0x2d
 8005262:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005266:	e79a      	b.n	800519e <_printf_float+0xa2>
 8005268:	2947      	cmp	r1, #71	@ 0x47
 800526a:	d1bf      	bne.n	80051ec <_printf_float+0xf0>
 800526c:	2b00      	cmp	r3, #0
 800526e:	d1bd      	bne.n	80051ec <_printf_float+0xf0>
 8005270:	2301      	movs	r3, #1
 8005272:	e7ba      	b.n	80051ea <_printf_float+0xee>
 8005274:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005278:	d9dc      	bls.n	8005234 <_printf_float+0x138>
 800527a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800527e:	d118      	bne.n	80052b2 <_printf_float+0x1b6>
 8005280:	2900      	cmp	r1, #0
 8005282:	6863      	ldr	r3, [r4, #4]
 8005284:	dd0b      	ble.n	800529e <_printf_float+0x1a2>
 8005286:	6121      	str	r1, [r4, #16]
 8005288:	b913      	cbnz	r3, 8005290 <_printf_float+0x194>
 800528a:	6822      	ldr	r2, [r4, #0]
 800528c:	07d0      	lsls	r0, r2, #31
 800528e:	d502      	bpl.n	8005296 <_printf_float+0x19a>
 8005290:	3301      	adds	r3, #1
 8005292:	440b      	add	r3, r1
 8005294:	6123      	str	r3, [r4, #16]
 8005296:	f04f 0900 	mov.w	r9, #0
 800529a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800529c:	e7dc      	b.n	8005258 <_printf_float+0x15c>
 800529e:	b913      	cbnz	r3, 80052a6 <_printf_float+0x1aa>
 80052a0:	6822      	ldr	r2, [r4, #0]
 80052a2:	07d2      	lsls	r2, r2, #31
 80052a4:	d501      	bpl.n	80052aa <_printf_float+0x1ae>
 80052a6:	3302      	adds	r3, #2
 80052a8:	e7f4      	b.n	8005294 <_printf_float+0x198>
 80052aa:	2301      	movs	r3, #1
 80052ac:	e7f2      	b.n	8005294 <_printf_float+0x198>
 80052ae:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80052b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80052b4:	4299      	cmp	r1, r3
 80052b6:	db05      	blt.n	80052c4 <_printf_float+0x1c8>
 80052b8:	6823      	ldr	r3, [r4, #0]
 80052ba:	6121      	str	r1, [r4, #16]
 80052bc:	07d8      	lsls	r0, r3, #31
 80052be:	d5ea      	bpl.n	8005296 <_printf_float+0x19a>
 80052c0:	1c4b      	adds	r3, r1, #1
 80052c2:	e7e7      	b.n	8005294 <_printf_float+0x198>
 80052c4:	2900      	cmp	r1, #0
 80052c6:	bfcc      	ite	gt
 80052c8:	2201      	movgt	r2, #1
 80052ca:	f1c1 0202 	rsble	r2, r1, #2
 80052ce:	4413      	add	r3, r2
 80052d0:	e7e0      	b.n	8005294 <_printf_float+0x198>
 80052d2:	6823      	ldr	r3, [r4, #0]
 80052d4:	055a      	lsls	r2, r3, #21
 80052d6:	d407      	bmi.n	80052e8 <_printf_float+0x1ec>
 80052d8:	6923      	ldr	r3, [r4, #16]
 80052da:	4642      	mov	r2, r8
 80052dc:	4631      	mov	r1, r6
 80052de:	4628      	mov	r0, r5
 80052e0:	47b8      	blx	r7
 80052e2:	3001      	adds	r0, #1
 80052e4:	d12b      	bne.n	800533e <_printf_float+0x242>
 80052e6:	e764      	b.n	80051b2 <_printf_float+0xb6>
 80052e8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80052ec:	f240 80dc 	bls.w	80054a8 <_printf_float+0x3ac>
 80052f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80052f4:	2200      	movs	r2, #0
 80052f6:	2300      	movs	r3, #0
 80052f8:	f7fb fb56 	bl	80009a8 <__aeabi_dcmpeq>
 80052fc:	2800      	cmp	r0, #0
 80052fe:	d033      	beq.n	8005368 <_printf_float+0x26c>
 8005300:	2301      	movs	r3, #1
 8005302:	4631      	mov	r1, r6
 8005304:	4628      	mov	r0, r5
 8005306:	4a35      	ldr	r2, [pc, #212]	@ (80053dc <_printf_float+0x2e0>)
 8005308:	47b8      	blx	r7
 800530a:	3001      	adds	r0, #1
 800530c:	f43f af51 	beq.w	80051b2 <_printf_float+0xb6>
 8005310:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005314:	4543      	cmp	r3, r8
 8005316:	db02      	blt.n	800531e <_printf_float+0x222>
 8005318:	6823      	ldr	r3, [r4, #0]
 800531a:	07d8      	lsls	r0, r3, #31
 800531c:	d50f      	bpl.n	800533e <_printf_float+0x242>
 800531e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005322:	4631      	mov	r1, r6
 8005324:	4628      	mov	r0, r5
 8005326:	47b8      	blx	r7
 8005328:	3001      	adds	r0, #1
 800532a:	f43f af42 	beq.w	80051b2 <_printf_float+0xb6>
 800532e:	f04f 0900 	mov.w	r9, #0
 8005332:	f108 38ff 	add.w	r8, r8, #4294967295
 8005336:	f104 0a1a 	add.w	sl, r4, #26
 800533a:	45c8      	cmp	r8, r9
 800533c:	dc09      	bgt.n	8005352 <_printf_float+0x256>
 800533e:	6823      	ldr	r3, [r4, #0]
 8005340:	079b      	lsls	r3, r3, #30
 8005342:	f100 8102 	bmi.w	800554a <_printf_float+0x44e>
 8005346:	68e0      	ldr	r0, [r4, #12]
 8005348:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800534a:	4298      	cmp	r0, r3
 800534c:	bfb8      	it	lt
 800534e:	4618      	movlt	r0, r3
 8005350:	e731      	b.n	80051b6 <_printf_float+0xba>
 8005352:	2301      	movs	r3, #1
 8005354:	4652      	mov	r2, sl
 8005356:	4631      	mov	r1, r6
 8005358:	4628      	mov	r0, r5
 800535a:	47b8      	blx	r7
 800535c:	3001      	adds	r0, #1
 800535e:	f43f af28 	beq.w	80051b2 <_printf_float+0xb6>
 8005362:	f109 0901 	add.w	r9, r9, #1
 8005366:	e7e8      	b.n	800533a <_printf_float+0x23e>
 8005368:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800536a:	2b00      	cmp	r3, #0
 800536c:	dc38      	bgt.n	80053e0 <_printf_float+0x2e4>
 800536e:	2301      	movs	r3, #1
 8005370:	4631      	mov	r1, r6
 8005372:	4628      	mov	r0, r5
 8005374:	4a19      	ldr	r2, [pc, #100]	@ (80053dc <_printf_float+0x2e0>)
 8005376:	47b8      	blx	r7
 8005378:	3001      	adds	r0, #1
 800537a:	f43f af1a 	beq.w	80051b2 <_printf_float+0xb6>
 800537e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005382:	ea59 0303 	orrs.w	r3, r9, r3
 8005386:	d102      	bne.n	800538e <_printf_float+0x292>
 8005388:	6823      	ldr	r3, [r4, #0]
 800538a:	07d9      	lsls	r1, r3, #31
 800538c:	d5d7      	bpl.n	800533e <_printf_float+0x242>
 800538e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005392:	4631      	mov	r1, r6
 8005394:	4628      	mov	r0, r5
 8005396:	47b8      	blx	r7
 8005398:	3001      	adds	r0, #1
 800539a:	f43f af0a 	beq.w	80051b2 <_printf_float+0xb6>
 800539e:	f04f 0a00 	mov.w	sl, #0
 80053a2:	f104 0b1a 	add.w	fp, r4, #26
 80053a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053a8:	425b      	negs	r3, r3
 80053aa:	4553      	cmp	r3, sl
 80053ac:	dc01      	bgt.n	80053b2 <_printf_float+0x2b6>
 80053ae:	464b      	mov	r3, r9
 80053b0:	e793      	b.n	80052da <_printf_float+0x1de>
 80053b2:	2301      	movs	r3, #1
 80053b4:	465a      	mov	r2, fp
 80053b6:	4631      	mov	r1, r6
 80053b8:	4628      	mov	r0, r5
 80053ba:	47b8      	blx	r7
 80053bc:	3001      	adds	r0, #1
 80053be:	f43f aef8 	beq.w	80051b2 <_printf_float+0xb6>
 80053c2:	f10a 0a01 	add.w	sl, sl, #1
 80053c6:	e7ee      	b.n	80053a6 <_printf_float+0x2aa>
 80053c8:	7fefffff 	.word	0x7fefffff
 80053cc:	080079a6 	.word	0x080079a6
 80053d0:	080079a2 	.word	0x080079a2
 80053d4:	080079ae 	.word	0x080079ae
 80053d8:	080079aa 	.word	0x080079aa
 80053dc:	080079b2 	.word	0x080079b2
 80053e0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80053e2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80053e6:	4553      	cmp	r3, sl
 80053e8:	bfa8      	it	ge
 80053ea:	4653      	movge	r3, sl
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	4699      	mov	r9, r3
 80053f0:	dc36      	bgt.n	8005460 <_printf_float+0x364>
 80053f2:	f04f 0b00 	mov.w	fp, #0
 80053f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80053fa:	f104 021a 	add.w	r2, r4, #26
 80053fe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005400:	930a      	str	r3, [sp, #40]	@ 0x28
 8005402:	eba3 0309 	sub.w	r3, r3, r9
 8005406:	455b      	cmp	r3, fp
 8005408:	dc31      	bgt.n	800546e <_printf_float+0x372>
 800540a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800540c:	459a      	cmp	sl, r3
 800540e:	dc3a      	bgt.n	8005486 <_printf_float+0x38a>
 8005410:	6823      	ldr	r3, [r4, #0]
 8005412:	07da      	lsls	r2, r3, #31
 8005414:	d437      	bmi.n	8005486 <_printf_float+0x38a>
 8005416:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005418:	ebaa 0903 	sub.w	r9, sl, r3
 800541c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800541e:	ebaa 0303 	sub.w	r3, sl, r3
 8005422:	4599      	cmp	r9, r3
 8005424:	bfa8      	it	ge
 8005426:	4699      	movge	r9, r3
 8005428:	f1b9 0f00 	cmp.w	r9, #0
 800542c:	dc33      	bgt.n	8005496 <_printf_float+0x39a>
 800542e:	f04f 0800 	mov.w	r8, #0
 8005432:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005436:	f104 0b1a 	add.w	fp, r4, #26
 800543a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800543c:	ebaa 0303 	sub.w	r3, sl, r3
 8005440:	eba3 0309 	sub.w	r3, r3, r9
 8005444:	4543      	cmp	r3, r8
 8005446:	f77f af7a 	ble.w	800533e <_printf_float+0x242>
 800544a:	2301      	movs	r3, #1
 800544c:	465a      	mov	r2, fp
 800544e:	4631      	mov	r1, r6
 8005450:	4628      	mov	r0, r5
 8005452:	47b8      	blx	r7
 8005454:	3001      	adds	r0, #1
 8005456:	f43f aeac 	beq.w	80051b2 <_printf_float+0xb6>
 800545a:	f108 0801 	add.w	r8, r8, #1
 800545e:	e7ec      	b.n	800543a <_printf_float+0x33e>
 8005460:	4642      	mov	r2, r8
 8005462:	4631      	mov	r1, r6
 8005464:	4628      	mov	r0, r5
 8005466:	47b8      	blx	r7
 8005468:	3001      	adds	r0, #1
 800546a:	d1c2      	bne.n	80053f2 <_printf_float+0x2f6>
 800546c:	e6a1      	b.n	80051b2 <_printf_float+0xb6>
 800546e:	2301      	movs	r3, #1
 8005470:	4631      	mov	r1, r6
 8005472:	4628      	mov	r0, r5
 8005474:	920a      	str	r2, [sp, #40]	@ 0x28
 8005476:	47b8      	blx	r7
 8005478:	3001      	adds	r0, #1
 800547a:	f43f ae9a 	beq.w	80051b2 <_printf_float+0xb6>
 800547e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005480:	f10b 0b01 	add.w	fp, fp, #1
 8005484:	e7bb      	b.n	80053fe <_printf_float+0x302>
 8005486:	4631      	mov	r1, r6
 8005488:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800548c:	4628      	mov	r0, r5
 800548e:	47b8      	blx	r7
 8005490:	3001      	adds	r0, #1
 8005492:	d1c0      	bne.n	8005416 <_printf_float+0x31a>
 8005494:	e68d      	b.n	80051b2 <_printf_float+0xb6>
 8005496:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005498:	464b      	mov	r3, r9
 800549a:	4631      	mov	r1, r6
 800549c:	4628      	mov	r0, r5
 800549e:	4442      	add	r2, r8
 80054a0:	47b8      	blx	r7
 80054a2:	3001      	adds	r0, #1
 80054a4:	d1c3      	bne.n	800542e <_printf_float+0x332>
 80054a6:	e684      	b.n	80051b2 <_printf_float+0xb6>
 80054a8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80054ac:	f1ba 0f01 	cmp.w	sl, #1
 80054b0:	dc01      	bgt.n	80054b6 <_printf_float+0x3ba>
 80054b2:	07db      	lsls	r3, r3, #31
 80054b4:	d536      	bpl.n	8005524 <_printf_float+0x428>
 80054b6:	2301      	movs	r3, #1
 80054b8:	4642      	mov	r2, r8
 80054ba:	4631      	mov	r1, r6
 80054bc:	4628      	mov	r0, r5
 80054be:	47b8      	blx	r7
 80054c0:	3001      	adds	r0, #1
 80054c2:	f43f ae76 	beq.w	80051b2 <_printf_float+0xb6>
 80054c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80054ca:	4631      	mov	r1, r6
 80054cc:	4628      	mov	r0, r5
 80054ce:	47b8      	blx	r7
 80054d0:	3001      	adds	r0, #1
 80054d2:	f43f ae6e 	beq.w	80051b2 <_printf_float+0xb6>
 80054d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80054da:	2200      	movs	r2, #0
 80054dc:	2300      	movs	r3, #0
 80054de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80054e2:	f7fb fa61 	bl	80009a8 <__aeabi_dcmpeq>
 80054e6:	b9c0      	cbnz	r0, 800551a <_printf_float+0x41e>
 80054e8:	4653      	mov	r3, sl
 80054ea:	f108 0201 	add.w	r2, r8, #1
 80054ee:	4631      	mov	r1, r6
 80054f0:	4628      	mov	r0, r5
 80054f2:	47b8      	blx	r7
 80054f4:	3001      	adds	r0, #1
 80054f6:	d10c      	bne.n	8005512 <_printf_float+0x416>
 80054f8:	e65b      	b.n	80051b2 <_printf_float+0xb6>
 80054fa:	2301      	movs	r3, #1
 80054fc:	465a      	mov	r2, fp
 80054fe:	4631      	mov	r1, r6
 8005500:	4628      	mov	r0, r5
 8005502:	47b8      	blx	r7
 8005504:	3001      	adds	r0, #1
 8005506:	f43f ae54 	beq.w	80051b2 <_printf_float+0xb6>
 800550a:	f108 0801 	add.w	r8, r8, #1
 800550e:	45d0      	cmp	r8, sl
 8005510:	dbf3      	blt.n	80054fa <_printf_float+0x3fe>
 8005512:	464b      	mov	r3, r9
 8005514:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005518:	e6e0      	b.n	80052dc <_printf_float+0x1e0>
 800551a:	f04f 0800 	mov.w	r8, #0
 800551e:	f104 0b1a 	add.w	fp, r4, #26
 8005522:	e7f4      	b.n	800550e <_printf_float+0x412>
 8005524:	2301      	movs	r3, #1
 8005526:	4642      	mov	r2, r8
 8005528:	e7e1      	b.n	80054ee <_printf_float+0x3f2>
 800552a:	2301      	movs	r3, #1
 800552c:	464a      	mov	r2, r9
 800552e:	4631      	mov	r1, r6
 8005530:	4628      	mov	r0, r5
 8005532:	47b8      	blx	r7
 8005534:	3001      	adds	r0, #1
 8005536:	f43f ae3c 	beq.w	80051b2 <_printf_float+0xb6>
 800553a:	f108 0801 	add.w	r8, r8, #1
 800553e:	68e3      	ldr	r3, [r4, #12]
 8005540:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005542:	1a5b      	subs	r3, r3, r1
 8005544:	4543      	cmp	r3, r8
 8005546:	dcf0      	bgt.n	800552a <_printf_float+0x42e>
 8005548:	e6fd      	b.n	8005346 <_printf_float+0x24a>
 800554a:	f04f 0800 	mov.w	r8, #0
 800554e:	f104 0919 	add.w	r9, r4, #25
 8005552:	e7f4      	b.n	800553e <_printf_float+0x442>

08005554 <_printf_common>:
 8005554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005558:	4616      	mov	r6, r2
 800555a:	4698      	mov	r8, r3
 800555c:	688a      	ldr	r2, [r1, #8]
 800555e:	690b      	ldr	r3, [r1, #16]
 8005560:	4607      	mov	r7, r0
 8005562:	4293      	cmp	r3, r2
 8005564:	bfb8      	it	lt
 8005566:	4613      	movlt	r3, r2
 8005568:	6033      	str	r3, [r6, #0]
 800556a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800556e:	460c      	mov	r4, r1
 8005570:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005574:	b10a      	cbz	r2, 800557a <_printf_common+0x26>
 8005576:	3301      	adds	r3, #1
 8005578:	6033      	str	r3, [r6, #0]
 800557a:	6823      	ldr	r3, [r4, #0]
 800557c:	0699      	lsls	r1, r3, #26
 800557e:	bf42      	ittt	mi
 8005580:	6833      	ldrmi	r3, [r6, #0]
 8005582:	3302      	addmi	r3, #2
 8005584:	6033      	strmi	r3, [r6, #0]
 8005586:	6825      	ldr	r5, [r4, #0]
 8005588:	f015 0506 	ands.w	r5, r5, #6
 800558c:	d106      	bne.n	800559c <_printf_common+0x48>
 800558e:	f104 0a19 	add.w	sl, r4, #25
 8005592:	68e3      	ldr	r3, [r4, #12]
 8005594:	6832      	ldr	r2, [r6, #0]
 8005596:	1a9b      	subs	r3, r3, r2
 8005598:	42ab      	cmp	r3, r5
 800559a:	dc2b      	bgt.n	80055f4 <_printf_common+0xa0>
 800559c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80055a0:	6822      	ldr	r2, [r4, #0]
 80055a2:	3b00      	subs	r3, #0
 80055a4:	bf18      	it	ne
 80055a6:	2301      	movne	r3, #1
 80055a8:	0692      	lsls	r2, r2, #26
 80055aa:	d430      	bmi.n	800560e <_printf_common+0xba>
 80055ac:	4641      	mov	r1, r8
 80055ae:	4638      	mov	r0, r7
 80055b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80055b4:	47c8      	blx	r9
 80055b6:	3001      	adds	r0, #1
 80055b8:	d023      	beq.n	8005602 <_printf_common+0xae>
 80055ba:	6823      	ldr	r3, [r4, #0]
 80055bc:	6922      	ldr	r2, [r4, #16]
 80055be:	f003 0306 	and.w	r3, r3, #6
 80055c2:	2b04      	cmp	r3, #4
 80055c4:	bf14      	ite	ne
 80055c6:	2500      	movne	r5, #0
 80055c8:	6833      	ldreq	r3, [r6, #0]
 80055ca:	f04f 0600 	mov.w	r6, #0
 80055ce:	bf08      	it	eq
 80055d0:	68e5      	ldreq	r5, [r4, #12]
 80055d2:	f104 041a 	add.w	r4, r4, #26
 80055d6:	bf08      	it	eq
 80055d8:	1aed      	subeq	r5, r5, r3
 80055da:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80055de:	bf08      	it	eq
 80055e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80055e4:	4293      	cmp	r3, r2
 80055e6:	bfc4      	itt	gt
 80055e8:	1a9b      	subgt	r3, r3, r2
 80055ea:	18ed      	addgt	r5, r5, r3
 80055ec:	42b5      	cmp	r5, r6
 80055ee:	d11a      	bne.n	8005626 <_printf_common+0xd2>
 80055f0:	2000      	movs	r0, #0
 80055f2:	e008      	b.n	8005606 <_printf_common+0xb2>
 80055f4:	2301      	movs	r3, #1
 80055f6:	4652      	mov	r2, sl
 80055f8:	4641      	mov	r1, r8
 80055fa:	4638      	mov	r0, r7
 80055fc:	47c8      	blx	r9
 80055fe:	3001      	adds	r0, #1
 8005600:	d103      	bne.n	800560a <_printf_common+0xb6>
 8005602:	f04f 30ff 	mov.w	r0, #4294967295
 8005606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800560a:	3501      	adds	r5, #1
 800560c:	e7c1      	b.n	8005592 <_printf_common+0x3e>
 800560e:	2030      	movs	r0, #48	@ 0x30
 8005610:	18e1      	adds	r1, r4, r3
 8005612:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005616:	1c5a      	adds	r2, r3, #1
 8005618:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800561c:	4422      	add	r2, r4
 800561e:	3302      	adds	r3, #2
 8005620:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005624:	e7c2      	b.n	80055ac <_printf_common+0x58>
 8005626:	2301      	movs	r3, #1
 8005628:	4622      	mov	r2, r4
 800562a:	4641      	mov	r1, r8
 800562c:	4638      	mov	r0, r7
 800562e:	47c8      	blx	r9
 8005630:	3001      	adds	r0, #1
 8005632:	d0e6      	beq.n	8005602 <_printf_common+0xae>
 8005634:	3601      	adds	r6, #1
 8005636:	e7d9      	b.n	80055ec <_printf_common+0x98>

08005638 <_printf_i>:
 8005638:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800563c:	7e0f      	ldrb	r7, [r1, #24]
 800563e:	4691      	mov	r9, r2
 8005640:	2f78      	cmp	r7, #120	@ 0x78
 8005642:	4680      	mov	r8, r0
 8005644:	460c      	mov	r4, r1
 8005646:	469a      	mov	sl, r3
 8005648:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800564a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800564e:	d807      	bhi.n	8005660 <_printf_i+0x28>
 8005650:	2f62      	cmp	r7, #98	@ 0x62
 8005652:	d80a      	bhi.n	800566a <_printf_i+0x32>
 8005654:	2f00      	cmp	r7, #0
 8005656:	f000 80d1 	beq.w	80057fc <_printf_i+0x1c4>
 800565a:	2f58      	cmp	r7, #88	@ 0x58
 800565c:	f000 80b8 	beq.w	80057d0 <_printf_i+0x198>
 8005660:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005664:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005668:	e03a      	b.n	80056e0 <_printf_i+0xa8>
 800566a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800566e:	2b15      	cmp	r3, #21
 8005670:	d8f6      	bhi.n	8005660 <_printf_i+0x28>
 8005672:	a101      	add	r1, pc, #4	@ (adr r1, 8005678 <_printf_i+0x40>)
 8005674:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005678:	080056d1 	.word	0x080056d1
 800567c:	080056e5 	.word	0x080056e5
 8005680:	08005661 	.word	0x08005661
 8005684:	08005661 	.word	0x08005661
 8005688:	08005661 	.word	0x08005661
 800568c:	08005661 	.word	0x08005661
 8005690:	080056e5 	.word	0x080056e5
 8005694:	08005661 	.word	0x08005661
 8005698:	08005661 	.word	0x08005661
 800569c:	08005661 	.word	0x08005661
 80056a0:	08005661 	.word	0x08005661
 80056a4:	080057e3 	.word	0x080057e3
 80056a8:	0800570f 	.word	0x0800570f
 80056ac:	0800579d 	.word	0x0800579d
 80056b0:	08005661 	.word	0x08005661
 80056b4:	08005661 	.word	0x08005661
 80056b8:	08005805 	.word	0x08005805
 80056bc:	08005661 	.word	0x08005661
 80056c0:	0800570f 	.word	0x0800570f
 80056c4:	08005661 	.word	0x08005661
 80056c8:	08005661 	.word	0x08005661
 80056cc:	080057a5 	.word	0x080057a5
 80056d0:	6833      	ldr	r3, [r6, #0]
 80056d2:	1d1a      	adds	r2, r3, #4
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	6032      	str	r2, [r6, #0]
 80056d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80056e0:	2301      	movs	r3, #1
 80056e2:	e09c      	b.n	800581e <_printf_i+0x1e6>
 80056e4:	6833      	ldr	r3, [r6, #0]
 80056e6:	6820      	ldr	r0, [r4, #0]
 80056e8:	1d19      	adds	r1, r3, #4
 80056ea:	6031      	str	r1, [r6, #0]
 80056ec:	0606      	lsls	r6, r0, #24
 80056ee:	d501      	bpl.n	80056f4 <_printf_i+0xbc>
 80056f0:	681d      	ldr	r5, [r3, #0]
 80056f2:	e003      	b.n	80056fc <_printf_i+0xc4>
 80056f4:	0645      	lsls	r5, r0, #25
 80056f6:	d5fb      	bpl.n	80056f0 <_printf_i+0xb8>
 80056f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80056fc:	2d00      	cmp	r5, #0
 80056fe:	da03      	bge.n	8005708 <_printf_i+0xd0>
 8005700:	232d      	movs	r3, #45	@ 0x2d
 8005702:	426d      	negs	r5, r5
 8005704:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005708:	230a      	movs	r3, #10
 800570a:	4858      	ldr	r0, [pc, #352]	@ (800586c <_printf_i+0x234>)
 800570c:	e011      	b.n	8005732 <_printf_i+0xfa>
 800570e:	6821      	ldr	r1, [r4, #0]
 8005710:	6833      	ldr	r3, [r6, #0]
 8005712:	0608      	lsls	r0, r1, #24
 8005714:	f853 5b04 	ldr.w	r5, [r3], #4
 8005718:	d402      	bmi.n	8005720 <_printf_i+0xe8>
 800571a:	0649      	lsls	r1, r1, #25
 800571c:	bf48      	it	mi
 800571e:	b2ad      	uxthmi	r5, r5
 8005720:	2f6f      	cmp	r7, #111	@ 0x6f
 8005722:	6033      	str	r3, [r6, #0]
 8005724:	bf14      	ite	ne
 8005726:	230a      	movne	r3, #10
 8005728:	2308      	moveq	r3, #8
 800572a:	4850      	ldr	r0, [pc, #320]	@ (800586c <_printf_i+0x234>)
 800572c:	2100      	movs	r1, #0
 800572e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005732:	6866      	ldr	r6, [r4, #4]
 8005734:	2e00      	cmp	r6, #0
 8005736:	60a6      	str	r6, [r4, #8]
 8005738:	db05      	blt.n	8005746 <_printf_i+0x10e>
 800573a:	6821      	ldr	r1, [r4, #0]
 800573c:	432e      	orrs	r6, r5
 800573e:	f021 0104 	bic.w	r1, r1, #4
 8005742:	6021      	str	r1, [r4, #0]
 8005744:	d04b      	beq.n	80057de <_printf_i+0x1a6>
 8005746:	4616      	mov	r6, r2
 8005748:	fbb5 f1f3 	udiv	r1, r5, r3
 800574c:	fb03 5711 	mls	r7, r3, r1, r5
 8005750:	5dc7      	ldrb	r7, [r0, r7]
 8005752:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005756:	462f      	mov	r7, r5
 8005758:	42bb      	cmp	r3, r7
 800575a:	460d      	mov	r5, r1
 800575c:	d9f4      	bls.n	8005748 <_printf_i+0x110>
 800575e:	2b08      	cmp	r3, #8
 8005760:	d10b      	bne.n	800577a <_printf_i+0x142>
 8005762:	6823      	ldr	r3, [r4, #0]
 8005764:	07df      	lsls	r7, r3, #31
 8005766:	d508      	bpl.n	800577a <_printf_i+0x142>
 8005768:	6923      	ldr	r3, [r4, #16]
 800576a:	6861      	ldr	r1, [r4, #4]
 800576c:	4299      	cmp	r1, r3
 800576e:	bfde      	ittt	le
 8005770:	2330      	movle	r3, #48	@ 0x30
 8005772:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005776:	f106 36ff 	addle.w	r6, r6, #4294967295
 800577a:	1b92      	subs	r2, r2, r6
 800577c:	6122      	str	r2, [r4, #16]
 800577e:	464b      	mov	r3, r9
 8005780:	4621      	mov	r1, r4
 8005782:	4640      	mov	r0, r8
 8005784:	f8cd a000 	str.w	sl, [sp]
 8005788:	aa03      	add	r2, sp, #12
 800578a:	f7ff fee3 	bl	8005554 <_printf_common>
 800578e:	3001      	adds	r0, #1
 8005790:	d14a      	bne.n	8005828 <_printf_i+0x1f0>
 8005792:	f04f 30ff 	mov.w	r0, #4294967295
 8005796:	b004      	add	sp, #16
 8005798:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800579c:	6823      	ldr	r3, [r4, #0]
 800579e:	f043 0320 	orr.w	r3, r3, #32
 80057a2:	6023      	str	r3, [r4, #0]
 80057a4:	2778      	movs	r7, #120	@ 0x78
 80057a6:	4832      	ldr	r0, [pc, #200]	@ (8005870 <_printf_i+0x238>)
 80057a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80057ac:	6823      	ldr	r3, [r4, #0]
 80057ae:	6831      	ldr	r1, [r6, #0]
 80057b0:	061f      	lsls	r7, r3, #24
 80057b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80057b6:	d402      	bmi.n	80057be <_printf_i+0x186>
 80057b8:	065f      	lsls	r7, r3, #25
 80057ba:	bf48      	it	mi
 80057bc:	b2ad      	uxthmi	r5, r5
 80057be:	6031      	str	r1, [r6, #0]
 80057c0:	07d9      	lsls	r1, r3, #31
 80057c2:	bf44      	itt	mi
 80057c4:	f043 0320 	orrmi.w	r3, r3, #32
 80057c8:	6023      	strmi	r3, [r4, #0]
 80057ca:	b11d      	cbz	r5, 80057d4 <_printf_i+0x19c>
 80057cc:	2310      	movs	r3, #16
 80057ce:	e7ad      	b.n	800572c <_printf_i+0xf4>
 80057d0:	4826      	ldr	r0, [pc, #152]	@ (800586c <_printf_i+0x234>)
 80057d2:	e7e9      	b.n	80057a8 <_printf_i+0x170>
 80057d4:	6823      	ldr	r3, [r4, #0]
 80057d6:	f023 0320 	bic.w	r3, r3, #32
 80057da:	6023      	str	r3, [r4, #0]
 80057dc:	e7f6      	b.n	80057cc <_printf_i+0x194>
 80057de:	4616      	mov	r6, r2
 80057e0:	e7bd      	b.n	800575e <_printf_i+0x126>
 80057e2:	6833      	ldr	r3, [r6, #0]
 80057e4:	6825      	ldr	r5, [r4, #0]
 80057e6:	1d18      	adds	r0, r3, #4
 80057e8:	6961      	ldr	r1, [r4, #20]
 80057ea:	6030      	str	r0, [r6, #0]
 80057ec:	062e      	lsls	r6, r5, #24
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	d501      	bpl.n	80057f6 <_printf_i+0x1be>
 80057f2:	6019      	str	r1, [r3, #0]
 80057f4:	e002      	b.n	80057fc <_printf_i+0x1c4>
 80057f6:	0668      	lsls	r0, r5, #25
 80057f8:	d5fb      	bpl.n	80057f2 <_printf_i+0x1ba>
 80057fa:	8019      	strh	r1, [r3, #0]
 80057fc:	2300      	movs	r3, #0
 80057fe:	4616      	mov	r6, r2
 8005800:	6123      	str	r3, [r4, #16]
 8005802:	e7bc      	b.n	800577e <_printf_i+0x146>
 8005804:	6833      	ldr	r3, [r6, #0]
 8005806:	2100      	movs	r1, #0
 8005808:	1d1a      	adds	r2, r3, #4
 800580a:	6032      	str	r2, [r6, #0]
 800580c:	681e      	ldr	r6, [r3, #0]
 800580e:	6862      	ldr	r2, [r4, #4]
 8005810:	4630      	mov	r0, r6
 8005812:	f000 f9c6 	bl	8005ba2 <memchr>
 8005816:	b108      	cbz	r0, 800581c <_printf_i+0x1e4>
 8005818:	1b80      	subs	r0, r0, r6
 800581a:	6060      	str	r0, [r4, #4]
 800581c:	6863      	ldr	r3, [r4, #4]
 800581e:	6123      	str	r3, [r4, #16]
 8005820:	2300      	movs	r3, #0
 8005822:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005826:	e7aa      	b.n	800577e <_printf_i+0x146>
 8005828:	4632      	mov	r2, r6
 800582a:	4649      	mov	r1, r9
 800582c:	4640      	mov	r0, r8
 800582e:	6923      	ldr	r3, [r4, #16]
 8005830:	47d0      	blx	sl
 8005832:	3001      	adds	r0, #1
 8005834:	d0ad      	beq.n	8005792 <_printf_i+0x15a>
 8005836:	6823      	ldr	r3, [r4, #0]
 8005838:	079b      	lsls	r3, r3, #30
 800583a:	d413      	bmi.n	8005864 <_printf_i+0x22c>
 800583c:	68e0      	ldr	r0, [r4, #12]
 800583e:	9b03      	ldr	r3, [sp, #12]
 8005840:	4298      	cmp	r0, r3
 8005842:	bfb8      	it	lt
 8005844:	4618      	movlt	r0, r3
 8005846:	e7a6      	b.n	8005796 <_printf_i+0x15e>
 8005848:	2301      	movs	r3, #1
 800584a:	4632      	mov	r2, r6
 800584c:	4649      	mov	r1, r9
 800584e:	4640      	mov	r0, r8
 8005850:	47d0      	blx	sl
 8005852:	3001      	adds	r0, #1
 8005854:	d09d      	beq.n	8005792 <_printf_i+0x15a>
 8005856:	3501      	adds	r5, #1
 8005858:	68e3      	ldr	r3, [r4, #12]
 800585a:	9903      	ldr	r1, [sp, #12]
 800585c:	1a5b      	subs	r3, r3, r1
 800585e:	42ab      	cmp	r3, r5
 8005860:	dcf2      	bgt.n	8005848 <_printf_i+0x210>
 8005862:	e7eb      	b.n	800583c <_printf_i+0x204>
 8005864:	2500      	movs	r5, #0
 8005866:	f104 0619 	add.w	r6, r4, #25
 800586a:	e7f5      	b.n	8005858 <_printf_i+0x220>
 800586c:	080079b4 	.word	0x080079b4
 8005870:	080079c5 	.word	0x080079c5

08005874 <std>:
 8005874:	2300      	movs	r3, #0
 8005876:	b510      	push	{r4, lr}
 8005878:	4604      	mov	r4, r0
 800587a:	e9c0 3300 	strd	r3, r3, [r0]
 800587e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005882:	6083      	str	r3, [r0, #8]
 8005884:	8181      	strh	r1, [r0, #12]
 8005886:	6643      	str	r3, [r0, #100]	@ 0x64
 8005888:	81c2      	strh	r2, [r0, #14]
 800588a:	6183      	str	r3, [r0, #24]
 800588c:	4619      	mov	r1, r3
 800588e:	2208      	movs	r2, #8
 8005890:	305c      	adds	r0, #92	@ 0x5c
 8005892:	f000 f906 	bl	8005aa2 <memset>
 8005896:	4b0d      	ldr	r3, [pc, #52]	@ (80058cc <std+0x58>)
 8005898:	6224      	str	r4, [r4, #32]
 800589a:	6263      	str	r3, [r4, #36]	@ 0x24
 800589c:	4b0c      	ldr	r3, [pc, #48]	@ (80058d0 <std+0x5c>)
 800589e:	62a3      	str	r3, [r4, #40]	@ 0x28
 80058a0:	4b0c      	ldr	r3, [pc, #48]	@ (80058d4 <std+0x60>)
 80058a2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80058a4:	4b0c      	ldr	r3, [pc, #48]	@ (80058d8 <std+0x64>)
 80058a6:	6323      	str	r3, [r4, #48]	@ 0x30
 80058a8:	4b0c      	ldr	r3, [pc, #48]	@ (80058dc <std+0x68>)
 80058aa:	429c      	cmp	r4, r3
 80058ac:	d006      	beq.n	80058bc <std+0x48>
 80058ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80058b2:	4294      	cmp	r4, r2
 80058b4:	d002      	beq.n	80058bc <std+0x48>
 80058b6:	33d0      	adds	r3, #208	@ 0xd0
 80058b8:	429c      	cmp	r4, r3
 80058ba:	d105      	bne.n	80058c8 <std+0x54>
 80058bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80058c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058c4:	f000 b96a 	b.w	8005b9c <__retarget_lock_init_recursive>
 80058c8:	bd10      	pop	{r4, pc}
 80058ca:	bf00      	nop
 80058cc:	08005a1d 	.word	0x08005a1d
 80058d0:	08005a3f 	.word	0x08005a3f
 80058d4:	08005a77 	.word	0x08005a77
 80058d8:	08005a9b 	.word	0x08005a9b
 80058dc:	20000398 	.word	0x20000398

080058e0 <stdio_exit_handler>:
 80058e0:	4a02      	ldr	r2, [pc, #8]	@ (80058ec <stdio_exit_handler+0xc>)
 80058e2:	4903      	ldr	r1, [pc, #12]	@ (80058f0 <stdio_exit_handler+0x10>)
 80058e4:	4803      	ldr	r0, [pc, #12]	@ (80058f4 <stdio_exit_handler+0x14>)
 80058e6:	f000 b869 	b.w	80059bc <_fwalk_sglue>
 80058ea:	bf00      	nop
 80058ec:	2000003c 	.word	0x2000003c
 80058f0:	080074e9 	.word	0x080074e9
 80058f4:	2000004c 	.word	0x2000004c

080058f8 <cleanup_stdio>:
 80058f8:	6841      	ldr	r1, [r0, #4]
 80058fa:	4b0c      	ldr	r3, [pc, #48]	@ (800592c <cleanup_stdio+0x34>)
 80058fc:	b510      	push	{r4, lr}
 80058fe:	4299      	cmp	r1, r3
 8005900:	4604      	mov	r4, r0
 8005902:	d001      	beq.n	8005908 <cleanup_stdio+0x10>
 8005904:	f001 fdf0 	bl	80074e8 <_fflush_r>
 8005908:	68a1      	ldr	r1, [r4, #8]
 800590a:	4b09      	ldr	r3, [pc, #36]	@ (8005930 <cleanup_stdio+0x38>)
 800590c:	4299      	cmp	r1, r3
 800590e:	d002      	beq.n	8005916 <cleanup_stdio+0x1e>
 8005910:	4620      	mov	r0, r4
 8005912:	f001 fde9 	bl	80074e8 <_fflush_r>
 8005916:	68e1      	ldr	r1, [r4, #12]
 8005918:	4b06      	ldr	r3, [pc, #24]	@ (8005934 <cleanup_stdio+0x3c>)
 800591a:	4299      	cmp	r1, r3
 800591c:	d004      	beq.n	8005928 <cleanup_stdio+0x30>
 800591e:	4620      	mov	r0, r4
 8005920:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005924:	f001 bde0 	b.w	80074e8 <_fflush_r>
 8005928:	bd10      	pop	{r4, pc}
 800592a:	bf00      	nop
 800592c:	20000398 	.word	0x20000398
 8005930:	20000400 	.word	0x20000400
 8005934:	20000468 	.word	0x20000468

08005938 <global_stdio_init.part.0>:
 8005938:	b510      	push	{r4, lr}
 800593a:	4b0b      	ldr	r3, [pc, #44]	@ (8005968 <global_stdio_init.part.0+0x30>)
 800593c:	4c0b      	ldr	r4, [pc, #44]	@ (800596c <global_stdio_init.part.0+0x34>)
 800593e:	4a0c      	ldr	r2, [pc, #48]	@ (8005970 <global_stdio_init.part.0+0x38>)
 8005940:	4620      	mov	r0, r4
 8005942:	601a      	str	r2, [r3, #0]
 8005944:	2104      	movs	r1, #4
 8005946:	2200      	movs	r2, #0
 8005948:	f7ff ff94 	bl	8005874 <std>
 800594c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005950:	2201      	movs	r2, #1
 8005952:	2109      	movs	r1, #9
 8005954:	f7ff ff8e 	bl	8005874 <std>
 8005958:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800595c:	2202      	movs	r2, #2
 800595e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005962:	2112      	movs	r1, #18
 8005964:	f7ff bf86 	b.w	8005874 <std>
 8005968:	200004d0 	.word	0x200004d0
 800596c:	20000398 	.word	0x20000398
 8005970:	080058e1 	.word	0x080058e1

08005974 <__sfp_lock_acquire>:
 8005974:	4801      	ldr	r0, [pc, #4]	@ (800597c <__sfp_lock_acquire+0x8>)
 8005976:	f000 b912 	b.w	8005b9e <__retarget_lock_acquire_recursive>
 800597a:	bf00      	nop
 800597c:	200004d9 	.word	0x200004d9

08005980 <__sfp_lock_release>:
 8005980:	4801      	ldr	r0, [pc, #4]	@ (8005988 <__sfp_lock_release+0x8>)
 8005982:	f000 b90d 	b.w	8005ba0 <__retarget_lock_release_recursive>
 8005986:	bf00      	nop
 8005988:	200004d9 	.word	0x200004d9

0800598c <__sinit>:
 800598c:	b510      	push	{r4, lr}
 800598e:	4604      	mov	r4, r0
 8005990:	f7ff fff0 	bl	8005974 <__sfp_lock_acquire>
 8005994:	6a23      	ldr	r3, [r4, #32]
 8005996:	b11b      	cbz	r3, 80059a0 <__sinit+0x14>
 8005998:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800599c:	f7ff bff0 	b.w	8005980 <__sfp_lock_release>
 80059a0:	4b04      	ldr	r3, [pc, #16]	@ (80059b4 <__sinit+0x28>)
 80059a2:	6223      	str	r3, [r4, #32]
 80059a4:	4b04      	ldr	r3, [pc, #16]	@ (80059b8 <__sinit+0x2c>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1f5      	bne.n	8005998 <__sinit+0xc>
 80059ac:	f7ff ffc4 	bl	8005938 <global_stdio_init.part.0>
 80059b0:	e7f2      	b.n	8005998 <__sinit+0xc>
 80059b2:	bf00      	nop
 80059b4:	080058f9 	.word	0x080058f9
 80059b8:	200004d0 	.word	0x200004d0

080059bc <_fwalk_sglue>:
 80059bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059c0:	4607      	mov	r7, r0
 80059c2:	4688      	mov	r8, r1
 80059c4:	4614      	mov	r4, r2
 80059c6:	2600      	movs	r6, #0
 80059c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80059cc:	f1b9 0901 	subs.w	r9, r9, #1
 80059d0:	d505      	bpl.n	80059de <_fwalk_sglue+0x22>
 80059d2:	6824      	ldr	r4, [r4, #0]
 80059d4:	2c00      	cmp	r4, #0
 80059d6:	d1f7      	bne.n	80059c8 <_fwalk_sglue+0xc>
 80059d8:	4630      	mov	r0, r6
 80059da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059de:	89ab      	ldrh	r3, [r5, #12]
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d907      	bls.n	80059f4 <_fwalk_sglue+0x38>
 80059e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80059e8:	3301      	adds	r3, #1
 80059ea:	d003      	beq.n	80059f4 <_fwalk_sglue+0x38>
 80059ec:	4629      	mov	r1, r5
 80059ee:	4638      	mov	r0, r7
 80059f0:	47c0      	blx	r8
 80059f2:	4306      	orrs	r6, r0
 80059f4:	3568      	adds	r5, #104	@ 0x68
 80059f6:	e7e9      	b.n	80059cc <_fwalk_sglue+0x10>

080059f8 <iprintf>:
 80059f8:	b40f      	push	{r0, r1, r2, r3}
 80059fa:	b507      	push	{r0, r1, r2, lr}
 80059fc:	4906      	ldr	r1, [pc, #24]	@ (8005a18 <iprintf+0x20>)
 80059fe:	ab04      	add	r3, sp, #16
 8005a00:	6808      	ldr	r0, [r1, #0]
 8005a02:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a06:	6881      	ldr	r1, [r0, #8]
 8005a08:	9301      	str	r3, [sp, #4]
 8005a0a:	f001 fbd5 	bl	80071b8 <_vfiprintf_r>
 8005a0e:	b003      	add	sp, #12
 8005a10:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a14:	b004      	add	sp, #16
 8005a16:	4770      	bx	lr
 8005a18:	20000048 	.word	0x20000048

08005a1c <__sread>:
 8005a1c:	b510      	push	{r4, lr}
 8005a1e:	460c      	mov	r4, r1
 8005a20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a24:	f000 f86c 	bl	8005b00 <_read_r>
 8005a28:	2800      	cmp	r0, #0
 8005a2a:	bfab      	itete	ge
 8005a2c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005a2e:	89a3      	ldrhlt	r3, [r4, #12]
 8005a30:	181b      	addge	r3, r3, r0
 8005a32:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005a36:	bfac      	ite	ge
 8005a38:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005a3a:	81a3      	strhlt	r3, [r4, #12]
 8005a3c:	bd10      	pop	{r4, pc}

08005a3e <__swrite>:
 8005a3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a42:	461f      	mov	r7, r3
 8005a44:	898b      	ldrh	r3, [r1, #12]
 8005a46:	4605      	mov	r5, r0
 8005a48:	05db      	lsls	r3, r3, #23
 8005a4a:	460c      	mov	r4, r1
 8005a4c:	4616      	mov	r6, r2
 8005a4e:	d505      	bpl.n	8005a5c <__swrite+0x1e>
 8005a50:	2302      	movs	r3, #2
 8005a52:	2200      	movs	r2, #0
 8005a54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a58:	f000 f840 	bl	8005adc <_lseek_r>
 8005a5c:	89a3      	ldrh	r3, [r4, #12]
 8005a5e:	4632      	mov	r2, r6
 8005a60:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a64:	81a3      	strh	r3, [r4, #12]
 8005a66:	4628      	mov	r0, r5
 8005a68:	463b      	mov	r3, r7
 8005a6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a72:	f000 b857 	b.w	8005b24 <_write_r>

08005a76 <__sseek>:
 8005a76:	b510      	push	{r4, lr}
 8005a78:	460c      	mov	r4, r1
 8005a7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a7e:	f000 f82d 	bl	8005adc <_lseek_r>
 8005a82:	1c43      	adds	r3, r0, #1
 8005a84:	89a3      	ldrh	r3, [r4, #12]
 8005a86:	bf15      	itete	ne
 8005a88:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005a8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005a8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005a92:	81a3      	strheq	r3, [r4, #12]
 8005a94:	bf18      	it	ne
 8005a96:	81a3      	strhne	r3, [r4, #12]
 8005a98:	bd10      	pop	{r4, pc}

08005a9a <__sclose>:
 8005a9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a9e:	f000 b80d 	b.w	8005abc <_close_r>

08005aa2 <memset>:
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	4402      	add	r2, r0
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d100      	bne.n	8005aac <memset+0xa>
 8005aaa:	4770      	bx	lr
 8005aac:	f803 1b01 	strb.w	r1, [r3], #1
 8005ab0:	e7f9      	b.n	8005aa6 <memset+0x4>
	...

08005ab4 <_localeconv_r>:
 8005ab4:	4800      	ldr	r0, [pc, #0]	@ (8005ab8 <_localeconv_r+0x4>)
 8005ab6:	4770      	bx	lr
 8005ab8:	20000188 	.word	0x20000188

08005abc <_close_r>:
 8005abc:	b538      	push	{r3, r4, r5, lr}
 8005abe:	2300      	movs	r3, #0
 8005ac0:	4d05      	ldr	r5, [pc, #20]	@ (8005ad8 <_close_r+0x1c>)
 8005ac2:	4604      	mov	r4, r0
 8005ac4:	4608      	mov	r0, r1
 8005ac6:	602b      	str	r3, [r5, #0]
 8005ac8:	f7fc fa49 	bl	8001f5e <_close>
 8005acc:	1c43      	adds	r3, r0, #1
 8005ace:	d102      	bne.n	8005ad6 <_close_r+0x1a>
 8005ad0:	682b      	ldr	r3, [r5, #0]
 8005ad2:	b103      	cbz	r3, 8005ad6 <_close_r+0x1a>
 8005ad4:	6023      	str	r3, [r4, #0]
 8005ad6:	bd38      	pop	{r3, r4, r5, pc}
 8005ad8:	200004d4 	.word	0x200004d4

08005adc <_lseek_r>:
 8005adc:	b538      	push	{r3, r4, r5, lr}
 8005ade:	4604      	mov	r4, r0
 8005ae0:	4608      	mov	r0, r1
 8005ae2:	4611      	mov	r1, r2
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	4d05      	ldr	r5, [pc, #20]	@ (8005afc <_lseek_r+0x20>)
 8005ae8:	602a      	str	r2, [r5, #0]
 8005aea:	461a      	mov	r2, r3
 8005aec:	f7fc fa5b 	bl	8001fa6 <_lseek>
 8005af0:	1c43      	adds	r3, r0, #1
 8005af2:	d102      	bne.n	8005afa <_lseek_r+0x1e>
 8005af4:	682b      	ldr	r3, [r5, #0]
 8005af6:	b103      	cbz	r3, 8005afa <_lseek_r+0x1e>
 8005af8:	6023      	str	r3, [r4, #0]
 8005afa:	bd38      	pop	{r3, r4, r5, pc}
 8005afc:	200004d4 	.word	0x200004d4

08005b00 <_read_r>:
 8005b00:	b538      	push	{r3, r4, r5, lr}
 8005b02:	4604      	mov	r4, r0
 8005b04:	4608      	mov	r0, r1
 8005b06:	4611      	mov	r1, r2
 8005b08:	2200      	movs	r2, #0
 8005b0a:	4d05      	ldr	r5, [pc, #20]	@ (8005b20 <_read_r+0x20>)
 8005b0c:	602a      	str	r2, [r5, #0]
 8005b0e:	461a      	mov	r2, r3
 8005b10:	f7fc f9ec 	bl	8001eec <_read>
 8005b14:	1c43      	adds	r3, r0, #1
 8005b16:	d102      	bne.n	8005b1e <_read_r+0x1e>
 8005b18:	682b      	ldr	r3, [r5, #0]
 8005b1a:	b103      	cbz	r3, 8005b1e <_read_r+0x1e>
 8005b1c:	6023      	str	r3, [r4, #0]
 8005b1e:	bd38      	pop	{r3, r4, r5, pc}
 8005b20:	200004d4 	.word	0x200004d4

08005b24 <_write_r>:
 8005b24:	b538      	push	{r3, r4, r5, lr}
 8005b26:	4604      	mov	r4, r0
 8005b28:	4608      	mov	r0, r1
 8005b2a:	4611      	mov	r1, r2
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	4d05      	ldr	r5, [pc, #20]	@ (8005b44 <_write_r+0x20>)
 8005b30:	602a      	str	r2, [r5, #0]
 8005b32:	461a      	mov	r2, r3
 8005b34:	f7fc f9f7 	bl	8001f26 <_write>
 8005b38:	1c43      	adds	r3, r0, #1
 8005b3a:	d102      	bne.n	8005b42 <_write_r+0x1e>
 8005b3c:	682b      	ldr	r3, [r5, #0]
 8005b3e:	b103      	cbz	r3, 8005b42 <_write_r+0x1e>
 8005b40:	6023      	str	r3, [r4, #0]
 8005b42:	bd38      	pop	{r3, r4, r5, pc}
 8005b44:	200004d4 	.word	0x200004d4

08005b48 <__errno>:
 8005b48:	4b01      	ldr	r3, [pc, #4]	@ (8005b50 <__errno+0x8>)
 8005b4a:	6818      	ldr	r0, [r3, #0]
 8005b4c:	4770      	bx	lr
 8005b4e:	bf00      	nop
 8005b50:	20000048 	.word	0x20000048

08005b54 <__libc_init_array>:
 8005b54:	b570      	push	{r4, r5, r6, lr}
 8005b56:	2600      	movs	r6, #0
 8005b58:	4d0c      	ldr	r5, [pc, #48]	@ (8005b8c <__libc_init_array+0x38>)
 8005b5a:	4c0d      	ldr	r4, [pc, #52]	@ (8005b90 <__libc_init_array+0x3c>)
 8005b5c:	1b64      	subs	r4, r4, r5
 8005b5e:	10a4      	asrs	r4, r4, #2
 8005b60:	42a6      	cmp	r6, r4
 8005b62:	d109      	bne.n	8005b78 <__libc_init_array+0x24>
 8005b64:	f001 fece 	bl	8007904 <_init>
 8005b68:	2600      	movs	r6, #0
 8005b6a:	4d0a      	ldr	r5, [pc, #40]	@ (8005b94 <__libc_init_array+0x40>)
 8005b6c:	4c0a      	ldr	r4, [pc, #40]	@ (8005b98 <__libc_init_array+0x44>)
 8005b6e:	1b64      	subs	r4, r4, r5
 8005b70:	10a4      	asrs	r4, r4, #2
 8005b72:	42a6      	cmp	r6, r4
 8005b74:	d105      	bne.n	8005b82 <__libc_init_array+0x2e>
 8005b76:	bd70      	pop	{r4, r5, r6, pc}
 8005b78:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b7c:	4798      	blx	r3
 8005b7e:	3601      	adds	r6, #1
 8005b80:	e7ee      	b.n	8005b60 <__libc_init_array+0xc>
 8005b82:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b86:	4798      	blx	r3
 8005b88:	3601      	adds	r6, #1
 8005b8a:	e7f2      	b.n	8005b72 <__libc_init_array+0x1e>
 8005b8c:	08007d1c 	.word	0x08007d1c
 8005b90:	08007d1c 	.word	0x08007d1c
 8005b94:	08007d1c 	.word	0x08007d1c
 8005b98:	08007d20 	.word	0x08007d20

08005b9c <__retarget_lock_init_recursive>:
 8005b9c:	4770      	bx	lr

08005b9e <__retarget_lock_acquire_recursive>:
 8005b9e:	4770      	bx	lr

08005ba0 <__retarget_lock_release_recursive>:
 8005ba0:	4770      	bx	lr

08005ba2 <memchr>:
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	b510      	push	{r4, lr}
 8005ba6:	b2c9      	uxtb	r1, r1
 8005ba8:	4402      	add	r2, r0
 8005baa:	4293      	cmp	r3, r2
 8005bac:	4618      	mov	r0, r3
 8005bae:	d101      	bne.n	8005bb4 <memchr+0x12>
 8005bb0:	2000      	movs	r0, #0
 8005bb2:	e003      	b.n	8005bbc <memchr+0x1a>
 8005bb4:	7804      	ldrb	r4, [r0, #0]
 8005bb6:	3301      	adds	r3, #1
 8005bb8:	428c      	cmp	r4, r1
 8005bba:	d1f6      	bne.n	8005baa <memchr+0x8>
 8005bbc:	bd10      	pop	{r4, pc}

08005bbe <quorem>:
 8005bbe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bc2:	6903      	ldr	r3, [r0, #16]
 8005bc4:	690c      	ldr	r4, [r1, #16]
 8005bc6:	4607      	mov	r7, r0
 8005bc8:	42a3      	cmp	r3, r4
 8005bca:	db7e      	blt.n	8005cca <quorem+0x10c>
 8005bcc:	3c01      	subs	r4, #1
 8005bce:	00a3      	lsls	r3, r4, #2
 8005bd0:	f100 0514 	add.w	r5, r0, #20
 8005bd4:	f101 0814 	add.w	r8, r1, #20
 8005bd8:	9300      	str	r3, [sp, #0]
 8005bda:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005bde:	9301      	str	r3, [sp, #4]
 8005be0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005be4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005be8:	3301      	adds	r3, #1
 8005bea:	429a      	cmp	r2, r3
 8005bec:	fbb2 f6f3 	udiv	r6, r2, r3
 8005bf0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005bf4:	d32e      	bcc.n	8005c54 <quorem+0x96>
 8005bf6:	f04f 0a00 	mov.w	sl, #0
 8005bfa:	46c4      	mov	ip, r8
 8005bfc:	46ae      	mov	lr, r5
 8005bfe:	46d3      	mov	fp, sl
 8005c00:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005c04:	b298      	uxth	r0, r3
 8005c06:	fb06 a000 	mla	r0, r6, r0, sl
 8005c0a:	0c1b      	lsrs	r3, r3, #16
 8005c0c:	0c02      	lsrs	r2, r0, #16
 8005c0e:	fb06 2303 	mla	r3, r6, r3, r2
 8005c12:	f8de 2000 	ldr.w	r2, [lr]
 8005c16:	b280      	uxth	r0, r0
 8005c18:	b292      	uxth	r2, r2
 8005c1a:	1a12      	subs	r2, r2, r0
 8005c1c:	445a      	add	r2, fp
 8005c1e:	f8de 0000 	ldr.w	r0, [lr]
 8005c22:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005c2c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005c30:	b292      	uxth	r2, r2
 8005c32:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005c36:	45e1      	cmp	r9, ip
 8005c38:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005c3c:	f84e 2b04 	str.w	r2, [lr], #4
 8005c40:	d2de      	bcs.n	8005c00 <quorem+0x42>
 8005c42:	9b00      	ldr	r3, [sp, #0]
 8005c44:	58eb      	ldr	r3, [r5, r3]
 8005c46:	b92b      	cbnz	r3, 8005c54 <quorem+0x96>
 8005c48:	9b01      	ldr	r3, [sp, #4]
 8005c4a:	3b04      	subs	r3, #4
 8005c4c:	429d      	cmp	r5, r3
 8005c4e:	461a      	mov	r2, r3
 8005c50:	d32f      	bcc.n	8005cb2 <quorem+0xf4>
 8005c52:	613c      	str	r4, [r7, #16]
 8005c54:	4638      	mov	r0, r7
 8005c56:	f001 f97f 	bl	8006f58 <__mcmp>
 8005c5a:	2800      	cmp	r0, #0
 8005c5c:	db25      	blt.n	8005caa <quorem+0xec>
 8005c5e:	4629      	mov	r1, r5
 8005c60:	2000      	movs	r0, #0
 8005c62:	f858 2b04 	ldr.w	r2, [r8], #4
 8005c66:	f8d1 c000 	ldr.w	ip, [r1]
 8005c6a:	fa1f fe82 	uxth.w	lr, r2
 8005c6e:	fa1f f38c 	uxth.w	r3, ip
 8005c72:	eba3 030e 	sub.w	r3, r3, lr
 8005c76:	4403      	add	r3, r0
 8005c78:	0c12      	lsrs	r2, r2, #16
 8005c7a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005c7e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c88:	45c1      	cmp	r9, r8
 8005c8a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005c8e:	f841 3b04 	str.w	r3, [r1], #4
 8005c92:	d2e6      	bcs.n	8005c62 <quorem+0xa4>
 8005c94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c9c:	b922      	cbnz	r2, 8005ca8 <quorem+0xea>
 8005c9e:	3b04      	subs	r3, #4
 8005ca0:	429d      	cmp	r5, r3
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	d30b      	bcc.n	8005cbe <quorem+0x100>
 8005ca6:	613c      	str	r4, [r7, #16]
 8005ca8:	3601      	adds	r6, #1
 8005caa:	4630      	mov	r0, r6
 8005cac:	b003      	add	sp, #12
 8005cae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cb2:	6812      	ldr	r2, [r2, #0]
 8005cb4:	3b04      	subs	r3, #4
 8005cb6:	2a00      	cmp	r2, #0
 8005cb8:	d1cb      	bne.n	8005c52 <quorem+0x94>
 8005cba:	3c01      	subs	r4, #1
 8005cbc:	e7c6      	b.n	8005c4c <quorem+0x8e>
 8005cbe:	6812      	ldr	r2, [r2, #0]
 8005cc0:	3b04      	subs	r3, #4
 8005cc2:	2a00      	cmp	r2, #0
 8005cc4:	d1ef      	bne.n	8005ca6 <quorem+0xe8>
 8005cc6:	3c01      	subs	r4, #1
 8005cc8:	e7ea      	b.n	8005ca0 <quorem+0xe2>
 8005cca:	2000      	movs	r0, #0
 8005ccc:	e7ee      	b.n	8005cac <quorem+0xee>
	...

08005cd0 <_dtoa_r>:
 8005cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cd4:	4614      	mov	r4, r2
 8005cd6:	461d      	mov	r5, r3
 8005cd8:	69c7      	ldr	r7, [r0, #28]
 8005cda:	b097      	sub	sp, #92	@ 0x5c
 8005cdc:	4681      	mov	r9, r0
 8005cde:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005ce2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005ce4:	b97f      	cbnz	r7, 8005d06 <_dtoa_r+0x36>
 8005ce6:	2010      	movs	r0, #16
 8005ce8:	f000 fe0e 	bl	8006908 <malloc>
 8005cec:	4602      	mov	r2, r0
 8005cee:	f8c9 001c 	str.w	r0, [r9, #28]
 8005cf2:	b920      	cbnz	r0, 8005cfe <_dtoa_r+0x2e>
 8005cf4:	21ef      	movs	r1, #239	@ 0xef
 8005cf6:	4bac      	ldr	r3, [pc, #688]	@ (8005fa8 <_dtoa_r+0x2d8>)
 8005cf8:	48ac      	ldr	r0, [pc, #688]	@ (8005fac <_dtoa_r+0x2dc>)
 8005cfa:	f001 fccf 	bl	800769c <__assert_func>
 8005cfe:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005d02:	6007      	str	r7, [r0, #0]
 8005d04:	60c7      	str	r7, [r0, #12]
 8005d06:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005d0a:	6819      	ldr	r1, [r3, #0]
 8005d0c:	b159      	cbz	r1, 8005d26 <_dtoa_r+0x56>
 8005d0e:	685a      	ldr	r2, [r3, #4]
 8005d10:	2301      	movs	r3, #1
 8005d12:	4093      	lsls	r3, r2
 8005d14:	604a      	str	r2, [r1, #4]
 8005d16:	608b      	str	r3, [r1, #8]
 8005d18:	4648      	mov	r0, r9
 8005d1a:	f000 feeb 	bl	8006af4 <_Bfree>
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005d24:	601a      	str	r2, [r3, #0]
 8005d26:	1e2b      	subs	r3, r5, #0
 8005d28:	bfaf      	iteee	ge
 8005d2a:	2300      	movge	r3, #0
 8005d2c:	2201      	movlt	r2, #1
 8005d2e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005d32:	9307      	strlt	r3, [sp, #28]
 8005d34:	bfa8      	it	ge
 8005d36:	6033      	strge	r3, [r6, #0]
 8005d38:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005d3c:	4b9c      	ldr	r3, [pc, #624]	@ (8005fb0 <_dtoa_r+0x2e0>)
 8005d3e:	bfb8      	it	lt
 8005d40:	6032      	strlt	r2, [r6, #0]
 8005d42:	ea33 0308 	bics.w	r3, r3, r8
 8005d46:	d112      	bne.n	8005d6e <_dtoa_r+0x9e>
 8005d48:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005d4c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005d4e:	6013      	str	r3, [r2, #0]
 8005d50:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005d54:	4323      	orrs	r3, r4
 8005d56:	f000 855e 	beq.w	8006816 <_dtoa_r+0xb46>
 8005d5a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005d5c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005fb4 <_dtoa_r+0x2e4>
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	f000 8560 	beq.w	8006826 <_dtoa_r+0xb56>
 8005d66:	f10a 0303 	add.w	r3, sl, #3
 8005d6a:	f000 bd5a 	b.w	8006822 <_dtoa_r+0xb52>
 8005d6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005d72:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005d76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	f7fa fe13 	bl	80009a8 <__aeabi_dcmpeq>
 8005d82:	4607      	mov	r7, r0
 8005d84:	b158      	cbz	r0, 8005d9e <_dtoa_r+0xce>
 8005d86:	2301      	movs	r3, #1
 8005d88:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005d8a:	6013      	str	r3, [r2, #0]
 8005d8c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005d8e:	b113      	cbz	r3, 8005d96 <_dtoa_r+0xc6>
 8005d90:	4b89      	ldr	r3, [pc, #548]	@ (8005fb8 <_dtoa_r+0x2e8>)
 8005d92:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005d94:	6013      	str	r3, [r2, #0]
 8005d96:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005fbc <_dtoa_r+0x2ec>
 8005d9a:	f000 bd44 	b.w	8006826 <_dtoa_r+0xb56>
 8005d9e:	ab14      	add	r3, sp, #80	@ 0x50
 8005da0:	9301      	str	r3, [sp, #4]
 8005da2:	ab15      	add	r3, sp, #84	@ 0x54
 8005da4:	9300      	str	r3, [sp, #0]
 8005da6:	4648      	mov	r0, r9
 8005da8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005dac:	f001 f984 	bl	80070b8 <__d2b>
 8005db0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005db4:	9003      	str	r0, [sp, #12]
 8005db6:	2e00      	cmp	r6, #0
 8005db8:	d078      	beq.n	8005eac <_dtoa_r+0x1dc>
 8005dba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005dbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005dc0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005dc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005dc8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005dcc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005dd0:	9712      	str	r7, [sp, #72]	@ 0x48
 8005dd2:	4619      	mov	r1, r3
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	4b7a      	ldr	r3, [pc, #488]	@ (8005fc0 <_dtoa_r+0x2f0>)
 8005dd8:	f7fa f9c6 	bl	8000168 <__aeabi_dsub>
 8005ddc:	a36c      	add	r3, pc, #432	@ (adr r3, 8005f90 <_dtoa_r+0x2c0>)
 8005dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005de2:	f7fa fb79 	bl	80004d8 <__aeabi_dmul>
 8005de6:	a36c      	add	r3, pc, #432	@ (adr r3, 8005f98 <_dtoa_r+0x2c8>)
 8005de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dec:	f7fa f9be 	bl	800016c <__adddf3>
 8005df0:	4604      	mov	r4, r0
 8005df2:	4630      	mov	r0, r6
 8005df4:	460d      	mov	r5, r1
 8005df6:	f7fa fb05 	bl	8000404 <__aeabi_i2d>
 8005dfa:	a369      	add	r3, pc, #420	@ (adr r3, 8005fa0 <_dtoa_r+0x2d0>)
 8005dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e00:	f7fa fb6a 	bl	80004d8 <__aeabi_dmul>
 8005e04:	4602      	mov	r2, r0
 8005e06:	460b      	mov	r3, r1
 8005e08:	4620      	mov	r0, r4
 8005e0a:	4629      	mov	r1, r5
 8005e0c:	f7fa f9ae 	bl	800016c <__adddf3>
 8005e10:	4604      	mov	r4, r0
 8005e12:	460d      	mov	r5, r1
 8005e14:	f7fa fe10 	bl	8000a38 <__aeabi_d2iz>
 8005e18:	2200      	movs	r2, #0
 8005e1a:	4607      	mov	r7, r0
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	4620      	mov	r0, r4
 8005e20:	4629      	mov	r1, r5
 8005e22:	f7fa fdcb 	bl	80009bc <__aeabi_dcmplt>
 8005e26:	b140      	cbz	r0, 8005e3a <_dtoa_r+0x16a>
 8005e28:	4638      	mov	r0, r7
 8005e2a:	f7fa faeb 	bl	8000404 <__aeabi_i2d>
 8005e2e:	4622      	mov	r2, r4
 8005e30:	462b      	mov	r3, r5
 8005e32:	f7fa fdb9 	bl	80009a8 <__aeabi_dcmpeq>
 8005e36:	b900      	cbnz	r0, 8005e3a <_dtoa_r+0x16a>
 8005e38:	3f01      	subs	r7, #1
 8005e3a:	2f16      	cmp	r7, #22
 8005e3c:	d854      	bhi.n	8005ee8 <_dtoa_r+0x218>
 8005e3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e42:	4b60      	ldr	r3, [pc, #384]	@ (8005fc4 <_dtoa_r+0x2f4>)
 8005e44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e4c:	f7fa fdb6 	bl	80009bc <__aeabi_dcmplt>
 8005e50:	2800      	cmp	r0, #0
 8005e52:	d04b      	beq.n	8005eec <_dtoa_r+0x21c>
 8005e54:	2300      	movs	r3, #0
 8005e56:	3f01      	subs	r7, #1
 8005e58:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005e5a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005e5c:	1b9b      	subs	r3, r3, r6
 8005e5e:	1e5a      	subs	r2, r3, #1
 8005e60:	bf49      	itett	mi
 8005e62:	f1c3 0301 	rsbmi	r3, r3, #1
 8005e66:	2300      	movpl	r3, #0
 8005e68:	9304      	strmi	r3, [sp, #16]
 8005e6a:	2300      	movmi	r3, #0
 8005e6c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e6e:	bf54      	ite	pl
 8005e70:	9304      	strpl	r3, [sp, #16]
 8005e72:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005e74:	2f00      	cmp	r7, #0
 8005e76:	db3b      	blt.n	8005ef0 <_dtoa_r+0x220>
 8005e78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e7a:	970e      	str	r7, [sp, #56]	@ 0x38
 8005e7c:	443b      	add	r3, r7
 8005e7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e80:	2300      	movs	r3, #0
 8005e82:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e84:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e86:	2b09      	cmp	r3, #9
 8005e88:	d865      	bhi.n	8005f56 <_dtoa_r+0x286>
 8005e8a:	2b05      	cmp	r3, #5
 8005e8c:	bfc4      	itt	gt
 8005e8e:	3b04      	subgt	r3, #4
 8005e90:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005e92:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e94:	bfc8      	it	gt
 8005e96:	2400      	movgt	r4, #0
 8005e98:	f1a3 0302 	sub.w	r3, r3, #2
 8005e9c:	bfd8      	it	le
 8005e9e:	2401      	movle	r4, #1
 8005ea0:	2b03      	cmp	r3, #3
 8005ea2:	d864      	bhi.n	8005f6e <_dtoa_r+0x29e>
 8005ea4:	e8df f003 	tbb	[pc, r3]
 8005ea8:	2c385553 	.word	0x2c385553
 8005eac:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005eb0:	441e      	add	r6, r3
 8005eb2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005eb6:	2b20      	cmp	r3, #32
 8005eb8:	bfc1      	itttt	gt
 8005eba:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005ebe:	fa08 f803 	lslgt.w	r8, r8, r3
 8005ec2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005ec6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005eca:	bfd6      	itet	le
 8005ecc:	f1c3 0320 	rsble	r3, r3, #32
 8005ed0:	ea48 0003 	orrgt.w	r0, r8, r3
 8005ed4:	fa04 f003 	lslle.w	r0, r4, r3
 8005ed8:	f7fa fa84 	bl	80003e4 <__aeabi_ui2d>
 8005edc:	2201      	movs	r2, #1
 8005ede:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005ee2:	3e01      	subs	r6, #1
 8005ee4:	9212      	str	r2, [sp, #72]	@ 0x48
 8005ee6:	e774      	b.n	8005dd2 <_dtoa_r+0x102>
 8005ee8:	2301      	movs	r3, #1
 8005eea:	e7b5      	b.n	8005e58 <_dtoa_r+0x188>
 8005eec:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005eee:	e7b4      	b.n	8005e5a <_dtoa_r+0x18a>
 8005ef0:	9b04      	ldr	r3, [sp, #16]
 8005ef2:	1bdb      	subs	r3, r3, r7
 8005ef4:	9304      	str	r3, [sp, #16]
 8005ef6:	427b      	negs	r3, r7
 8005ef8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005efa:	2300      	movs	r3, #0
 8005efc:	930e      	str	r3, [sp, #56]	@ 0x38
 8005efe:	e7c1      	b.n	8005e84 <_dtoa_r+0x1b4>
 8005f00:	2301      	movs	r3, #1
 8005f02:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f04:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f06:	eb07 0b03 	add.w	fp, r7, r3
 8005f0a:	f10b 0301 	add.w	r3, fp, #1
 8005f0e:	2b01      	cmp	r3, #1
 8005f10:	9308      	str	r3, [sp, #32]
 8005f12:	bfb8      	it	lt
 8005f14:	2301      	movlt	r3, #1
 8005f16:	e006      	b.n	8005f26 <_dtoa_r+0x256>
 8005f18:	2301      	movs	r3, #1
 8005f1a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f1c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	dd28      	ble.n	8005f74 <_dtoa_r+0x2a4>
 8005f22:	469b      	mov	fp, r3
 8005f24:	9308      	str	r3, [sp, #32]
 8005f26:	2100      	movs	r1, #0
 8005f28:	2204      	movs	r2, #4
 8005f2a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005f2e:	f102 0514 	add.w	r5, r2, #20
 8005f32:	429d      	cmp	r5, r3
 8005f34:	d926      	bls.n	8005f84 <_dtoa_r+0x2b4>
 8005f36:	6041      	str	r1, [r0, #4]
 8005f38:	4648      	mov	r0, r9
 8005f3a:	f000 fd9b 	bl	8006a74 <_Balloc>
 8005f3e:	4682      	mov	sl, r0
 8005f40:	2800      	cmp	r0, #0
 8005f42:	d143      	bne.n	8005fcc <_dtoa_r+0x2fc>
 8005f44:	4602      	mov	r2, r0
 8005f46:	f240 11af 	movw	r1, #431	@ 0x1af
 8005f4a:	4b1f      	ldr	r3, [pc, #124]	@ (8005fc8 <_dtoa_r+0x2f8>)
 8005f4c:	e6d4      	b.n	8005cf8 <_dtoa_r+0x28>
 8005f4e:	2300      	movs	r3, #0
 8005f50:	e7e3      	b.n	8005f1a <_dtoa_r+0x24a>
 8005f52:	2300      	movs	r3, #0
 8005f54:	e7d5      	b.n	8005f02 <_dtoa_r+0x232>
 8005f56:	2401      	movs	r4, #1
 8005f58:	2300      	movs	r3, #0
 8005f5a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005f5c:	9320      	str	r3, [sp, #128]	@ 0x80
 8005f5e:	f04f 3bff 	mov.w	fp, #4294967295
 8005f62:	2200      	movs	r2, #0
 8005f64:	2312      	movs	r3, #18
 8005f66:	f8cd b020 	str.w	fp, [sp, #32]
 8005f6a:	9221      	str	r2, [sp, #132]	@ 0x84
 8005f6c:	e7db      	b.n	8005f26 <_dtoa_r+0x256>
 8005f6e:	2301      	movs	r3, #1
 8005f70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f72:	e7f4      	b.n	8005f5e <_dtoa_r+0x28e>
 8005f74:	f04f 0b01 	mov.w	fp, #1
 8005f78:	465b      	mov	r3, fp
 8005f7a:	f8cd b020 	str.w	fp, [sp, #32]
 8005f7e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005f82:	e7d0      	b.n	8005f26 <_dtoa_r+0x256>
 8005f84:	3101      	adds	r1, #1
 8005f86:	0052      	lsls	r2, r2, #1
 8005f88:	e7d1      	b.n	8005f2e <_dtoa_r+0x25e>
 8005f8a:	bf00      	nop
 8005f8c:	f3af 8000 	nop.w
 8005f90:	636f4361 	.word	0x636f4361
 8005f94:	3fd287a7 	.word	0x3fd287a7
 8005f98:	8b60c8b3 	.word	0x8b60c8b3
 8005f9c:	3fc68a28 	.word	0x3fc68a28
 8005fa0:	509f79fb 	.word	0x509f79fb
 8005fa4:	3fd34413 	.word	0x3fd34413
 8005fa8:	080079e3 	.word	0x080079e3
 8005fac:	080079fa 	.word	0x080079fa
 8005fb0:	7ff00000 	.word	0x7ff00000
 8005fb4:	080079df 	.word	0x080079df
 8005fb8:	080079b3 	.word	0x080079b3
 8005fbc:	080079b2 	.word	0x080079b2
 8005fc0:	3ff80000 	.word	0x3ff80000
 8005fc4:	08007b48 	.word	0x08007b48
 8005fc8:	08007a52 	.word	0x08007a52
 8005fcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005fd0:	6018      	str	r0, [r3, #0]
 8005fd2:	9b08      	ldr	r3, [sp, #32]
 8005fd4:	2b0e      	cmp	r3, #14
 8005fd6:	f200 80a1 	bhi.w	800611c <_dtoa_r+0x44c>
 8005fda:	2c00      	cmp	r4, #0
 8005fdc:	f000 809e 	beq.w	800611c <_dtoa_r+0x44c>
 8005fe0:	2f00      	cmp	r7, #0
 8005fe2:	dd33      	ble.n	800604c <_dtoa_r+0x37c>
 8005fe4:	4b9c      	ldr	r3, [pc, #624]	@ (8006258 <_dtoa_r+0x588>)
 8005fe6:	f007 020f 	and.w	r2, r7, #15
 8005fea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005fee:	05f8      	lsls	r0, r7, #23
 8005ff0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005ff4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005ff8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005ffc:	d516      	bpl.n	800602c <_dtoa_r+0x35c>
 8005ffe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006002:	4b96      	ldr	r3, [pc, #600]	@ (800625c <_dtoa_r+0x58c>)
 8006004:	2603      	movs	r6, #3
 8006006:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800600a:	f7fa fb8f 	bl	800072c <__aeabi_ddiv>
 800600e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006012:	f004 040f 	and.w	r4, r4, #15
 8006016:	4d91      	ldr	r5, [pc, #580]	@ (800625c <_dtoa_r+0x58c>)
 8006018:	b954      	cbnz	r4, 8006030 <_dtoa_r+0x360>
 800601a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800601e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006022:	f7fa fb83 	bl	800072c <__aeabi_ddiv>
 8006026:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800602a:	e028      	b.n	800607e <_dtoa_r+0x3ae>
 800602c:	2602      	movs	r6, #2
 800602e:	e7f2      	b.n	8006016 <_dtoa_r+0x346>
 8006030:	07e1      	lsls	r1, r4, #31
 8006032:	d508      	bpl.n	8006046 <_dtoa_r+0x376>
 8006034:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006038:	e9d5 2300 	ldrd	r2, r3, [r5]
 800603c:	f7fa fa4c 	bl	80004d8 <__aeabi_dmul>
 8006040:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006044:	3601      	adds	r6, #1
 8006046:	1064      	asrs	r4, r4, #1
 8006048:	3508      	adds	r5, #8
 800604a:	e7e5      	b.n	8006018 <_dtoa_r+0x348>
 800604c:	f000 80af 	beq.w	80061ae <_dtoa_r+0x4de>
 8006050:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006054:	427c      	negs	r4, r7
 8006056:	4b80      	ldr	r3, [pc, #512]	@ (8006258 <_dtoa_r+0x588>)
 8006058:	f004 020f 	and.w	r2, r4, #15
 800605c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006064:	f7fa fa38 	bl	80004d8 <__aeabi_dmul>
 8006068:	2602      	movs	r6, #2
 800606a:	2300      	movs	r3, #0
 800606c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006070:	4d7a      	ldr	r5, [pc, #488]	@ (800625c <_dtoa_r+0x58c>)
 8006072:	1124      	asrs	r4, r4, #4
 8006074:	2c00      	cmp	r4, #0
 8006076:	f040 808f 	bne.w	8006198 <_dtoa_r+0x4c8>
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1d3      	bne.n	8006026 <_dtoa_r+0x356>
 800607e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006082:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006084:	2b00      	cmp	r3, #0
 8006086:	f000 8094 	beq.w	80061b2 <_dtoa_r+0x4e2>
 800608a:	2200      	movs	r2, #0
 800608c:	4620      	mov	r0, r4
 800608e:	4629      	mov	r1, r5
 8006090:	4b73      	ldr	r3, [pc, #460]	@ (8006260 <_dtoa_r+0x590>)
 8006092:	f7fa fc93 	bl	80009bc <__aeabi_dcmplt>
 8006096:	2800      	cmp	r0, #0
 8006098:	f000 808b 	beq.w	80061b2 <_dtoa_r+0x4e2>
 800609c:	9b08      	ldr	r3, [sp, #32]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	f000 8087 	beq.w	80061b2 <_dtoa_r+0x4e2>
 80060a4:	f1bb 0f00 	cmp.w	fp, #0
 80060a8:	dd34      	ble.n	8006114 <_dtoa_r+0x444>
 80060aa:	4620      	mov	r0, r4
 80060ac:	2200      	movs	r2, #0
 80060ae:	4629      	mov	r1, r5
 80060b0:	4b6c      	ldr	r3, [pc, #432]	@ (8006264 <_dtoa_r+0x594>)
 80060b2:	f7fa fa11 	bl	80004d8 <__aeabi_dmul>
 80060b6:	465c      	mov	r4, fp
 80060b8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80060bc:	f107 38ff 	add.w	r8, r7, #4294967295
 80060c0:	3601      	adds	r6, #1
 80060c2:	4630      	mov	r0, r6
 80060c4:	f7fa f99e 	bl	8000404 <__aeabi_i2d>
 80060c8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80060cc:	f7fa fa04 	bl	80004d8 <__aeabi_dmul>
 80060d0:	2200      	movs	r2, #0
 80060d2:	4b65      	ldr	r3, [pc, #404]	@ (8006268 <_dtoa_r+0x598>)
 80060d4:	f7fa f84a 	bl	800016c <__adddf3>
 80060d8:	4605      	mov	r5, r0
 80060da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80060de:	2c00      	cmp	r4, #0
 80060e0:	d16a      	bne.n	80061b8 <_dtoa_r+0x4e8>
 80060e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060e6:	2200      	movs	r2, #0
 80060e8:	4b60      	ldr	r3, [pc, #384]	@ (800626c <_dtoa_r+0x59c>)
 80060ea:	f7fa f83d 	bl	8000168 <__aeabi_dsub>
 80060ee:	4602      	mov	r2, r0
 80060f0:	460b      	mov	r3, r1
 80060f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80060f6:	462a      	mov	r2, r5
 80060f8:	4633      	mov	r3, r6
 80060fa:	f7fa fc7d 	bl	80009f8 <__aeabi_dcmpgt>
 80060fe:	2800      	cmp	r0, #0
 8006100:	f040 8298 	bne.w	8006634 <_dtoa_r+0x964>
 8006104:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006108:	462a      	mov	r2, r5
 800610a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800610e:	f7fa fc55 	bl	80009bc <__aeabi_dcmplt>
 8006112:	bb38      	cbnz	r0, 8006164 <_dtoa_r+0x494>
 8006114:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006118:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800611c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800611e:	2b00      	cmp	r3, #0
 8006120:	f2c0 8157 	blt.w	80063d2 <_dtoa_r+0x702>
 8006124:	2f0e      	cmp	r7, #14
 8006126:	f300 8154 	bgt.w	80063d2 <_dtoa_r+0x702>
 800612a:	4b4b      	ldr	r3, [pc, #300]	@ (8006258 <_dtoa_r+0x588>)
 800612c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006130:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006134:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006138:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800613a:	2b00      	cmp	r3, #0
 800613c:	f280 80e5 	bge.w	800630a <_dtoa_r+0x63a>
 8006140:	9b08      	ldr	r3, [sp, #32]
 8006142:	2b00      	cmp	r3, #0
 8006144:	f300 80e1 	bgt.w	800630a <_dtoa_r+0x63a>
 8006148:	d10c      	bne.n	8006164 <_dtoa_r+0x494>
 800614a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800614e:	2200      	movs	r2, #0
 8006150:	4b46      	ldr	r3, [pc, #280]	@ (800626c <_dtoa_r+0x59c>)
 8006152:	f7fa f9c1 	bl	80004d8 <__aeabi_dmul>
 8006156:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800615a:	f7fa fc43 	bl	80009e4 <__aeabi_dcmpge>
 800615e:	2800      	cmp	r0, #0
 8006160:	f000 8266 	beq.w	8006630 <_dtoa_r+0x960>
 8006164:	2400      	movs	r4, #0
 8006166:	4625      	mov	r5, r4
 8006168:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800616a:	4656      	mov	r6, sl
 800616c:	ea6f 0803 	mvn.w	r8, r3
 8006170:	2700      	movs	r7, #0
 8006172:	4621      	mov	r1, r4
 8006174:	4648      	mov	r0, r9
 8006176:	f000 fcbd 	bl	8006af4 <_Bfree>
 800617a:	2d00      	cmp	r5, #0
 800617c:	f000 80bd 	beq.w	80062fa <_dtoa_r+0x62a>
 8006180:	b12f      	cbz	r7, 800618e <_dtoa_r+0x4be>
 8006182:	42af      	cmp	r7, r5
 8006184:	d003      	beq.n	800618e <_dtoa_r+0x4be>
 8006186:	4639      	mov	r1, r7
 8006188:	4648      	mov	r0, r9
 800618a:	f000 fcb3 	bl	8006af4 <_Bfree>
 800618e:	4629      	mov	r1, r5
 8006190:	4648      	mov	r0, r9
 8006192:	f000 fcaf 	bl	8006af4 <_Bfree>
 8006196:	e0b0      	b.n	80062fa <_dtoa_r+0x62a>
 8006198:	07e2      	lsls	r2, r4, #31
 800619a:	d505      	bpl.n	80061a8 <_dtoa_r+0x4d8>
 800619c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80061a0:	f7fa f99a 	bl	80004d8 <__aeabi_dmul>
 80061a4:	2301      	movs	r3, #1
 80061a6:	3601      	adds	r6, #1
 80061a8:	1064      	asrs	r4, r4, #1
 80061aa:	3508      	adds	r5, #8
 80061ac:	e762      	b.n	8006074 <_dtoa_r+0x3a4>
 80061ae:	2602      	movs	r6, #2
 80061b0:	e765      	b.n	800607e <_dtoa_r+0x3ae>
 80061b2:	46b8      	mov	r8, r7
 80061b4:	9c08      	ldr	r4, [sp, #32]
 80061b6:	e784      	b.n	80060c2 <_dtoa_r+0x3f2>
 80061b8:	4b27      	ldr	r3, [pc, #156]	@ (8006258 <_dtoa_r+0x588>)
 80061ba:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80061bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80061c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80061c4:	4454      	add	r4, sl
 80061c6:	2900      	cmp	r1, #0
 80061c8:	d054      	beq.n	8006274 <_dtoa_r+0x5a4>
 80061ca:	2000      	movs	r0, #0
 80061cc:	4928      	ldr	r1, [pc, #160]	@ (8006270 <_dtoa_r+0x5a0>)
 80061ce:	f7fa faad 	bl	800072c <__aeabi_ddiv>
 80061d2:	4633      	mov	r3, r6
 80061d4:	462a      	mov	r2, r5
 80061d6:	f7f9 ffc7 	bl	8000168 <__aeabi_dsub>
 80061da:	4656      	mov	r6, sl
 80061dc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80061e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061e4:	f7fa fc28 	bl	8000a38 <__aeabi_d2iz>
 80061e8:	4605      	mov	r5, r0
 80061ea:	f7fa f90b 	bl	8000404 <__aeabi_i2d>
 80061ee:	4602      	mov	r2, r0
 80061f0:	460b      	mov	r3, r1
 80061f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061f6:	f7f9 ffb7 	bl	8000168 <__aeabi_dsub>
 80061fa:	4602      	mov	r2, r0
 80061fc:	460b      	mov	r3, r1
 80061fe:	3530      	adds	r5, #48	@ 0x30
 8006200:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006204:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006208:	f806 5b01 	strb.w	r5, [r6], #1
 800620c:	f7fa fbd6 	bl	80009bc <__aeabi_dcmplt>
 8006210:	2800      	cmp	r0, #0
 8006212:	d172      	bne.n	80062fa <_dtoa_r+0x62a>
 8006214:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006218:	2000      	movs	r0, #0
 800621a:	4911      	ldr	r1, [pc, #68]	@ (8006260 <_dtoa_r+0x590>)
 800621c:	f7f9 ffa4 	bl	8000168 <__aeabi_dsub>
 8006220:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006224:	f7fa fbca 	bl	80009bc <__aeabi_dcmplt>
 8006228:	2800      	cmp	r0, #0
 800622a:	f040 80b4 	bne.w	8006396 <_dtoa_r+0x6c6>
 800622e:	42a6      	cmp	r6, r4
 8006230:	f43f af70 	beq.w	8006114 <_dtoa_r+0x444>
 8006234:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006238:	2200      	movs	r2, #0
 800623a:	4b0a      	ldr	r3, [pc, #40]	@ (8006264 <_dtoa_r+0x594>)
 800623c:	f7fa f94c 	bl	80004d8 <__aeabi_dmul>
 8006240:	2200      	movs	r2, #0
 8006242:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006246:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800624a:	4b06      	ldr	r3, [pc, #24]	@ (8006264 <_dtoa_r+0x594>)
 800624c:	f7fa f944 	bl	80004d8 <__aeabi_dmul>
 8006250:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006254:	e7c4      	b.n	80061e0 <_dtoa_r+0x510>
 8006256:	bf00      	nop
 8006258:	08007b48 	.word	0x08007b48
 800625c:	08007b20 	.word	0x08007b20
 8006260:	3ff00000 	.word	0x3ff00000
 8006264:	40240000 	.word	0x40240000
 8006268:	401c0000 	.word	0x401c0000
 800626c:	40140000 	.word	0x40140000
 8006270:	3fe00000 	.word	0x3fe00000
 8006274:	4631      	mov	r1, r6
 8006276:	4628      	mov	r0, r5
 8006278:	f7fa f92e 	bl	80004d8 <__aeabi_dmul>
 800627c:	4656      	mov	r6, sl
 800627e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006282:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006284:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006288:	f7fa fbd6 	bl	8000a38 <__aeabi_d2iz>
 800628c:	4605      	mov	r5, r0
 800628e:	f7fa f8b9 	bl	8000404 <__aeabi_i2d>
 8006292:	4602      	mov	r2, r0
 8006294:	460b      	mov	r3, r1
 8006296:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800629a:	f7f9 ff65 	bl	8000168 <__aeabi_dsub>
 800629e:	4602      	mov	r2, r0
 80062a0:	460b      	mov	r3, r1
 80062a2:	3530      	adds	r5, #48	@ 0x30
 80062a4:	f806 5b01 	strb.w	r5, [r6], #1
 80062a8:	42a6      	cmp	r6, r4
 80062aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80062ae:	f04f 0200 	mov.w	r2, #0
 80062b2:	d124      	bne.n	80062fe <_dtoa_r+0x62e>
 80062b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80062b8:	4bae      	ldr	r3, [pc, #696]	@ (8006574 <_dtoa_r+0x8a4>)
 80062ba:	f7f9 ff57 	bl	800016c <__adddf3>
 80062be:	4602      	mov	r2, r0
 80062c0:	460b      	mov	r3, r1
 80062c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062c6:	f7fa fb97 	bl	80009f8 <__aeabi_dcmpgt>
 80062ca:	2800      	cmp	r0, #0
 80062cc:	d163      	bne.n	8006396 <_dtoa_r+0x6c6>
 80062ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80062d2:	2000      	movs	r0, #0
 80062d4:	49a7      	ldr	r1, [pc, #668]	@ (8006574 <_dtoa_r+0x8a4>)
 80062d6:	f7f9 ff47 	bl	8000168 <__aeabi_dsub>
 80062da:	4602      	mov	r2, r0
 80062dc:	460b      	mov	r3, r1
 80062de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062e2:	f7fa fb6b 	bl	80009bc <__aeabi_dcmplt>
 80062e6:	2800      	cmp	r0, #0
 80062e8:	f43f af14 	beq.w	8006114 <_dtoa_r+0x444>
 80062ec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80062ee:	1e73      	subs	r3, r6, #1
 80062f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80062f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80062f6:	2b30      	cmp	r3, #48	@ 0x30
 80062f8:	d0f8      	beq.n	80062ec <_dtoa_r+0x61c>
 80062fa:	4647      	mov	r7, r8
 80062fc:	e03b      	b.n	8006376 <_dtoa_r+0x6a6>
 80062fe:	4b9e      	ldr	r3, [pc, #632]	@ (8006578 <_dtoa_r+0x8a8>)
 8006300:	f7fa f8ea 	bl	80004d8 <__aeabi_dmul>
 8006304:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006308:	e7bc      	b.n	8006284 <_dtoa_r+0x5b4>
 800630a:	4656      	mov	r6, sl
 800630c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006310:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006314:	4620      	mov	r0, r4
 8006316:	4629      	mov	r1, r5
 8006318:	f7fa fa08 	bl	800072c <__aeabi_ddiv>
 800631c:	f7fa fb8c 	bl	8000a38 <__aeabi_d2iz>
 8006320:	4680      	mov	r8, r0
 8006322:	f7fa f86f 	bl	8000404 <__aeabi_i2d>
 8006326:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800632a:	f7fa f8d5 	bl	80004d8 <__aeabi_dmul>
 800632e:	4602      	mov	r2, r0
 8006330:	460b      	mov	r3, r1
 8006332:	4620      	mov	r0, r4
 8006334:	4629      	mov	r1, r5
 8006336:	f7f9 ff17 	bl	8000168 <__aeabi_dsub>
 800633a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800633e:	9d08      	ldr	r5, [sp, #32]
 8006340:	f806 4b01 	strb.w	r4, [r6], #1
 8006344:	eba6 040a 	sub.w	r4, r6, sl
 8006348:	42a5      	cmp	r5, r4
 800634a:	4602      	mov	r2, r0
 800634c:	460b      	mov	r3, r1
 800634e:	d133      	bne.n	80063b8 <_dtoa_r+0x6e8>
 8006350:	f7f9 ff0c 	bl	800016c <__adddf3>
 8006354:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006358:	4604      	mov	r4, r0
 800635a:	460d      	mov	r5, r1
 800635c:	f7fa fb4c 	bl	80009f8 <__aeabi_dcmpgt>
 8006360:	b9c0      	cbnz	r0, 8006394 <_dtoa_r+0x6c4>
 8006362:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006366:	4620      	mov	r0, r4
 8006368:	4629      	mov	r1, r5
 800636a:	f7fa fb1d 	bl	80009a8 <__aeabi_dcmpeq>
 800636e:	b110      	cbz	r0, 8006376 <_dtoa_r+0x6a6>
 8006370:	f018 0f01 	tst.w	r8, #1
 8006374:	d10e      	bne.n	8006394 <_dtoa_r+0x6c4>
 8006376:	4648      	mov	r0, r9
 8006378:	9903      	ldr	r1, [sp, #12]
 800637a:	f000 fbbb 	bl	8006af4 <_Bfree>
 800637e:	2300      	movs	r3, #0
 8006380:	7033      	strb	r3, [r6, #0]
 8006382:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006384:	3701      	adds	r7, #1
 8006386:	601f      	str	r7, [r3, #0]
 8006388:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800638a:	2b00      	cmp	r3, #0
 800638c:	f000 824b 	beq.w	8006826 <_dtoa_r+0xb56>
 8006390:	601e      	str	r6, [r3, #0]
 8006392:	e248      	b.n	8006826 <_dtoa_r+0xb56>
 8006394:	46b8      	mov	r8, r7
 8006396:	4633      	mov	r3, r6
 8006398:	461e      	mov	r6, r3
 800639a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800639e:	2a39      	cmp	r2, #57	@ 0x39
 80063a0:	d106      	bne.n	80063b0 <_dtoa_r+0x6e0>
 80063a2:	459a      	cmp	sl, r3
 80063a4:	d1f8      	bne.n	8006398 <_dtoa_r+0x6c8>
 80063a6:	2230      	movs	r2, #48	@ 0x30
 80063a8:	f108 0801 	add.w	r8, r8, #1
 80063ac:	f88a 2000 	strb.w	r2, [sl]
 80063b0:	781a      	ldrb	r2, [r3, #0]
 80063b2:	3201      	adds	r2, #1
 80063b4:	701a      	strb	r2, [r3, #0]
 80063b6:	e7a0      	b.n	80062fa <_dtoa_r+0x62a>
 80063b8:	2200      	movs	r2, #0
 80063ba:	4b6f      	ldr	r3, [pc, #444]	@ (8006578 <_dtoa_r+0x8a8>)
 80063bc:	f7fa f88c 	bl	80004d8 <__aeabi_dmul>
 80063c0:	2200      	movs	r2, #0
 80063c2:	2300      	movs	r3, #0
 80063c4:	4604      	mov	r4, r0
 80063c6:	460d      	mov	r5, r1
 80063c8:	f7fa faee 	bl	80009a8 <__aeabi_dcmpeq>
 80063cc:	2800      	cmp	r0, #0
 80063ce:	d09f      	beq.n	8006310 <_dtoa_r+0x640>
 80063d0:	e7d1      	b.n	8006376 <_dtoa_r+0x6a6>
 80063d2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80063d4:	2a00      	cmp	r2, #0
 80063d6:	f000 80ea 	beq.w	80065ae <_dtoa_r+0x8de>
 80063da:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80063dc:	2a01      	cmp	r2, #1
 80063de:	f300 80cd 	bgt.w	800657c <_dtoa_r+0x8ac>
 80063e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80063e4:	2a00      	cmp	r2, #0
 80063e6:	f000 80c1 	beq.w	800656c <_dtoa_r+0x89c>
 80063ea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80063ee:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80063f0:	9e04      	ldr	r6, [sp, #16]
 80063f2:	9a04      	ldr	r2, [sp, #16]
 80063f4:	2101      	movs	r1, #1
 80063f6:	441a      	add	r2, r3
 80063f8:	9204      	str	r2, [sp, #16]
 80063fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80063fc:	4648      	mov	r0, r9
 80063fe:	441a      	add	r2, r3
 8006400:	9209      	str	r2, [sp, #36]	@ 0x24
 8006402:	f000 fc2b 	bl	8006c5c <__i2b>
 8006406:	4605      	mov	r5, r0
 8006408:	b166      	cbz	r6, 8006424 <_dtoa_r+0x754>
 800640a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800640c:	2b00      	cmp	r3, #0
 800640e:	dd09      	ble.n	8006424 <_dtoa_r+0x754>
 8006410:	42b3      	cmp	r3, r6
 8006412:	bfa8      	it	ge
 8006414:	4633      	movge	r3, r6
 8006416:	9a04      	ldr	r2, [sp, #16]
 8006418:	1af6      	subs	r6, r6, r3
 800641a:	1ad2      	subs	r2, r2, r3
 800641c:	9204      	str	r2, [sp, #16]
 800641e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006420:	1ad3      	subs	r3, r2, r3
 8006422:	9309      	str	r3, [sp, #36]	@ 0x24
 8006424:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006426:	b30b      	cbz	r3, 800646c <_dtoa_r+0x79c>
 8006428:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800642a:	2b00      	cmp	r3, #0
 800642c:	f000 80c6 	beq.w	80065bc <_dtoa_r+0x8ec>
 8006430:	2c00      	cmp	r4, #0
 8006432:	f000 80c0 	beq.w	80065b6 <_dtoa_r+0x8e6>
 8006436:	4629      	mov	r1, r5
 8006438:	4622      	mov	r2, r4
 800643a:	4648      	mov	r0, r9
 800643c:	f000 fcc6 	bl	8006dcc <__pow5mult>
 8006440:	9a03      	ldr	r2, [sp, #12]
 8006442:	4601      	mov	r1, r0
 8006444:	4605      	mov	r5, r0
 8006446:	4648      	mov	r0, r9
 8006448:	f000 fc1e 	bl	8006c88 <__multiply>
 800644c:	9903      	ldr	r1, [sp, #12]
 800644e:	4680      	mov	r8, r0
 8006450:	4648      	mov	r0, r9
 8006452:	f000 fb4f 	bl	8006af4 <_Bfree>
 8006456:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006458:	1b1b      	subs	r3, r3, r4
 800645a:	930a      	str	r3, [sp, #40]	@ 0x28
 800645c:	f000 80b1 	beq.w	80065c2 <_dtoa_r+0x8f2>
 8006460:	4641      	mov	r1, r8
 8006462:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006464:	4648      	mov	r0, r9
 8006466:	f000 fcb1 	bl	8006dcc <__pow5mult>
 800646a:	9003      	str	r0, [sp, #12]
 800646c:	2101      	movs	r1, #1
 800646e:	4648      	mov	r0, r9
 8006470:	f000 fbf4 	bl	8006c5c <__i2b>
 8006474:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006476:	4604      	mov	r4, r0
 8006478:	2b00      	cmp	r3, #0
 800647a:	f000 81d8 	beq.w	800682e <_dtoa_r+0xb5e>
 800647e:	461a      	mov	r2, r3
 8006480:	4601      	mov	r1, r0
 8006482:	4648      	mov	r0, r9
 8006484:	f000 fca2 	bl	8006dcc <__pow5mult>
 8006488:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800648a:	4604      	mov	r4, r0
 800648c:	2b01      	cmp	r3, #1
 800648e:	f300 809f 	bgt.w	80065d0 <_dtoa_r+0x900>
 8006492:	9b06      	ldr	r3, [sp, #24]
 8006494:	2b00      	cmp	r3, #0
 8006496:	f040 8097 	bne.w	80065c8 <_dtoa_r+0x8f8>
 800649a:	9b07      	ldr	r3, [sp, #28]
 800649c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	f040 8093 	bne.w	80065cc <_dtoa_r+0x8fc>
 80064a6:	9b07      	ldr	r3, [sp, #28]
 80064a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80064ac:	0d1b      	lsrs	r3, r3, #20
 80064ae:	051b      	lsls	r3, r3, #20
 80064b0:	b133      	cbz	r3, 80064c0 <_dtoa_r+0x7f0>
 80064b2:	9b04      	ldr	r3, [sp, #16]
 80064b4:	3301      	adds	r3, #1
 80064b6:	9304      	str	r3, [sp, #16]
 80064b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064ba:	3301      	adds	r3, #1
 80064bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80064be:	2301      	movs	r3, #1
 80064c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80064c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	f000 81b8 	beq.w	800683a <_dtoa_r+0xb6a>
 80064ca:	6923      	ldr	r3, [r4, #16]
 80064cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80064d0:	6918      	ldr	r0, [r3, #16]
 80064d2:	f000 fb77 	bl	8006bc4 <__hi0bits>
 80064d6:	f1c0 0020 	rsb	r0, r0, #32
 80064da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064dc:	4418      	add	r0, r3
 80064de:	f010 001f 	ands.w	r0, r0, #31
 80064e2:	f000 8082 	beq.w	80065ea <_dtoa_r+0x91a>
 80064e6:	f1c0 0320 	rsb	r3, r0, #32
 80064ea:	2b04      	cmp	r3, #4
 80064ec:	dd73      	ble.n	80065d6 <_dtoa_r+0x906>
 80064ee:	9b04      	ldr	r3, [sp, #16]
 80064f0:	f1c0 001c 	rsb	r0, r0, #28
 80064f4:	4403      	add	r3, r0
 80064f6:	9304      	str	r3, [sp, #16]
 80064f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064fa:	4406      	add	r6, r0
 80064fc:	4403      	add	r3, r0
 80064fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8006500:	9b04      	ldr	r3, [sp, #16]
 8006502:	2b00      	cmp	r3, #0
 8006504:	dd05      	ble.n	8006512 <_dtoa_r+0x842>
 8006506:	461a      	mov	r2, r3
 8006508:	4648      	mov	r0, r9
 800650a:	9903      	ldr	r1, [sp, #12]
 800650c:	f000 fcb8 	bl	8006e80 <__lshift>
 8006510:	9003      	str	r0, [sp, #12]
 8006512:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006514:	2b00      	cmp	r3, #0
 8006516:	dd05      	ble.n	8006524 <_dtoa_r+0x854>
 8006518:	4621      	mov	r1, r4
 800651a:	461a      	mov	r2, r3
 800651c:	4648      	mov	r0, r9
 800651e:	f000 fcaf 	bl	8006e80 <__lshift>
 8006522:	4604      	mov	r4, r0
 8006524:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006526:	2b00      	cmp	r3, #0
 8006528:	d061      	beq.n	80065ee <_dtoa_r+0x91e>
 800652a:	4621      	mov	r1, r4
 800652c:	9803      	ldr	r0, [sp, #12]
 800652e:	f000 fd13 	bl	8006f58 <__mcmp>
 8006532:	2800      	cmp	r0, #0
 8006534:	da5b      	bge.n	80065ee <_dtoa_r+0x91e>
 8006536:	2300      	movs	r3, #0
 8006538:	220a      	movs	r2, #10
 800653a:	4648      	mov	r0, r9
 800653c:	9903      	ldr	r1, [sp, #12]
 800653e:	f000 fafb 	bl	8006b38 <__multadd>
 8006542:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006544:	f107 38ff 	add.w	r8, r7, #4294967295
 8006548:	9003      	str	r0, [sp, #12]
 800654a:	2b00      	cmp	r3, #0
 800654c:	f000 8177 	beq.w	800683e <_dtoa_r+0xb6e>
 8006550:	4629      	mov	r1, r5
 8006552:	2300      	movs	r3, #0
 8006554:	220a      	movs	r2, #10
 8006556:	4648      	mov	r0, r9
 8006558:	f000 faee 	bl	8006b38 <__multadd>
 800655c:	f1bb 0f00 	cmp.w	fp, #0
 8006560:	4605      	mov	r5, r0
 8006562:	dc6f      	bgt.n	8006644 <_dtoa_r+0x974>
 8006564:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006566:	2b02      	cmp	r3, #2
 8006568:	dc49      	bgt.n	80065fe <_dtoa_r+0x92e>
 800656a:	e06b      	b.n	8006644 <_dtoa_r+0x974>
 800656c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800656e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006572:	e73c      	b.n	80063ee <_dtoa_r+0x71e>
 8006574:	3fe00000 	.word	0x3fe00000
 8006578:	40240000 	.word	0x40240000
 800657c:	9b08      	ldr	r3, [sp, #32]
 800657e:	1e5c      	subs	r4, r3, #1
 8006580:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006582:	42a3      	cmp	r3, r4
 8006584:	db09      	blt.n	800659a <_dtoa_r+0x8ca>
 8006586:	1b1c      	subs	r4, r3, r4
 8006588:	9b08      	ldr	r3, [sp, #32]
 800658a:	2b00      	cmp	r3, #0
 800658c:	f6bf af30 	bge.w	80063f0 <_dtoa_r+0x720>
 8006590:	9b04      	ldr	r3, [sp, #16]
 8006592:	9a08      	ldr	r2, [sp, #32]
 8006594:	1a9e      	subs	r6, r3, r2
 8006596:	2300      	movs	r3, #0
 8006598:	e72b      	b.n	80063f2 <_dtoa_r+0x722>
 800659a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800659c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800659e:	1ae3      	subs	r3, r4, r3
 80065a0:	441a      	add	r2, r3
 80065a2:	940a      	str	r4, [sp, #40]	@ 0x28
 80065a4:	9e04      	ldr	r6, [sp, #16]
 80065a6:	2400      	movs	r4, #0
 80065a8:	9b08      	ldr	r3, [sp, #32]
 80065aa:	920e      	str	r2, [sp, #56]	@ 0x38
 80065ac:	e721      	b.n	80063f2 <_dtoa_r+0x722>
 80065ae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80065b0:	9e04      	ldr	r6, [sp, #16]
 80065b2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80065b4:	e728      	b.n	8006408 <_dtoa_r+0x738>
 80065b6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80065ba:	e751      	b.n	8006460 <_dtoa_r+0x790>
 80065bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80065be:	9903      	ldr	r1, [sp, #12]
 80065c0:	e750      	b.n	8006464 <_dtoa_r+0x794>
 80065c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80065c6:	e751      	b.n	800646c <_dtoa_r+0x79c>
 80065c8:	2300      	movs	r3, #0
 80065ca:	e779      	b.n	80064c0 <_dtoa_r+0x7f0>
 80065cc:	9b06      	ldr	r3, [sp, #24]
 80065ce:	e777      	b.n	80064c0 <_dtoa_r+0x7f0>
 80065d0:	2300      	movs	r3, #0
 80065d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80065d4:	e779      	b.n	80064ca <_dtoa_r+0x7fa>
 80065d6:	d093      	beq.n	8006500 <_dtoa_r+0x830>
 80065d8:	9a04      	ldr	r2, [sp, #16]
 80065da:	331c      	adds	r3, #28
 80065dc:	441a      	add	r2, r3
 80065de:	9204      	str	r2, [sp, #16]
 80065e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80065e2:	441e      	add	r6, r3
 80065e4:	441a      	add	r2, r3
 80065e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80065e8:	e78a      	b.n	8006500 <_dtoa_r+0x830>
 80065ea:	4603      	mov	r3, r0
 80065ec:	e7f4      	b.n	80065d8 <_dtoa_r+0x908>
 80065ee:	9b08      	ldr	r3, [sp, #32]
 80065f0:	46b8      	mov	r8, r7
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	dc20      	bgt.n	8006638 <_dtoa_r+0x968>
 80065f6:	469b      	mov	fp, r3
 80065f8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80065fa:	2b02      	cmp	r3, #2
 80065fc:	dd1e      	ble.n	800663c <_dtoa_r+0x96c>
 80065fe:	f1bb 0f00 	cmp.w	fp, #0
 8006602:	f47f adb1 	bne.w	8006168 <_dtoa_r+0x498>
 8006606:	4621      	mov	r1, r4
 8006608:	465b      	mov	r3, fp
 800660a:	2205      	movs	r2, #5
 800660c:	4648      	mov	r0, r9
 800660e:	f000 fa93 	bl	8006b38 <__multadd>
 8006612:	4601      	mov	r1, r0
 8006614:	4604      	mov	r4, r0
 8006616:	9803      	ldr	r0, [sp, #12]
 8006618:	f000 fc9e 	bl	8006f58 <__mcmp>
 800661c:	2800      	cmp	r0, #0
 800661e:	f77f ada3 	ble.w	8006168 <_dtoa_r+0x498>
 8006622:	4656      	mov	r6, sl
 8006624:	2331      	movs	r3, #49	@ 0x31
 8006626:	f108 0801 	add.w	r8, r8, #1
 800662a:	f806 3b01 	strb.w	r3, [r6], #1
 800662e:	e59f      	b.n	8006170 <_dtoa_r+0x4a0>
 8006630:	46b8      	mov	r8, r7
 8006632:	9c08      	ldr	r4, [sp, #32]
 8006634:	4625      	mov	r5, r4
 8006636:	e7f4      	b.n	8006622 <_dtoa_r+0x952>
 8006638:	f8dd b020 	ldr.w	fp, [sp, #32]
 800663c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800663e:	2b00      	cmp	r3, #0
 8006640:	f000 8101 	beq.w	8006846 <_dtoa_r+0xb76>
 8006644:	2e00      	cmp	r6, #0
 8006646:	dd05      	ble.n	8006654 <_dtoa_r+0x984>
 8006648:	4629      	mov	r1, r5
 800664a:	4632      	mov	r2, r6
 800664c:	4648      	mov	r0, r9
 800664e:	f000 fc17 	bl	8006e80 <__lshift>
 8006652:	4605      	mov	r5, r0
 8006654:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006656:	2b00      	cmp	r3, #0
 8006658:	d05c      	beq.n	8006714 <_dtoa_r+0xa44>
 800665a:	4648      	mov	r0, r9
 800665c:	6869      	ldr	r1, [r5, #4]
 800665e:	f000 fa09 	bl	8006a74 <_Balloc>
 8006662:	4606      	mov	r6, r0
 8006664:	b928      	cbnz	r0, 8006672 <_dtoa_r+0x9a2>
 8006666:	4602      	mov	r2, r0
 8006668:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800666c:	4b80      	ldr	r3, [pc, #512]	@ (8006870 <_dtoa_r+0xba0>)
 800666e:	f7ff bb43 	b.w	8005cf8 <_dtoa_r+0x28>
 8006672:	692a      	ldr	r2, [r5, #16]
 8006674:	f105 010c 	add.w	r1, r5, #12
 8006678:	3202      	adds	r2, #2
 800667a:	0092      	lsls	r2, r2, #2
 800667c:	300c      	adds	r0, #12
 800667e:	f000 ffff 	bl	8007680 <memcpy>
 8006682:	2201      	movs	r2, #1
 8006684:	4631      	mov	r1, r6
 8006686:	4648      	mov	r0, r9
 8006688:	f000 fbfa 	bl	8006e80 <__lshift>
 800668c:	462f      	mov	r7, r5
 800668e:	4605      	mov	r5, r0
 8006690:	f10a 0301 	add.w	r3, sl, #1
 8006694:	9304      	str	r3, [sp, #16]
 8006696:	eb0a 030b 	add.w	r3, sl, fp
 800669a:	930a      	str	r3, [sp, #40]	@ 0x28
 800669c:	9b06      	ldr	r3, [sp, #24]
 800669e:	f003 0301 	and.w	r3, r3, #1
 80066a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80066a4:	9b04      	ldr	r3, [sp, #16]
 80066a6:	4621      	mov	r1, r4
 80066a8:	9803      	ldr	r0, [sp, #12]
 80066aa:	f103 3bff 	add.w	fp, r3, #4294967295
 80066ae:	f7ff fa86 	bl	8005bbe <quorem>
 80066b2:	4603      	mov	r3, r0
 80066b4:	4639      	mov	r1, r7
 80066b6:	3330      	adds	r3, #48	@ 0x30
 80066b8:	9006      	str	r0, [sp, #24]
 80066ba:	9803      	ldr	r0, [sp, #12]
 80066bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066be:	f000 fc4b 	bl	8006f58 <__mcmp>
 80066c2:	462a      	mov	r2, r5
 80066c4:	9008      	str	r0, [sp, #32]
 80066c6:	4621      	mov	r1, r4
 80066c8:	4648      	mov	r0, r9
 80066ca:	f000 fc61 	bl	8006f90 <__mdiff>
 80066ce:	68c2      	ldr	r2, [r0, #12]
 80066d0:	4606      	mov	r6, r0
 80066d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066d4:	bb02      	cbnz	r2, 8006718 <_dtoa_r+0xa48>
 80066d6:	4601      	mov	r1, r0
 80066d8:	9803      	ldr	r0, [sp, #12]
 80066da:	f000 fc3d 	bl	8006f58 <__mcmp>
 80066de:	4602      	mov	r2, r0
 80066e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066e2:	4631      	mov	r1, r6
 80066e4:	4648      	mov	r0, r9
 80066e6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80066ea:	f000 fa03 	bl	8006af4 <_Bfree>
 80066ee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80066f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80066f2:	9e04      	ldr	r6, [sp, #16]
 80066f4:	ea42 0103 	orr.w	r1, r2, r3
 80066f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066fa:	4319      	orrs	r1, r3
 80066fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066fe:	d10d      	bne.n	800671c <_dtoa_r+0xa4c>
 8006700:	2b39      	cmp	r3, #57	@ 0x39
 8006702:	d027      	beq.n	8006754 <_dtoa_r+0xa84>
 8006704:	9a08      	ldr	r2, [sp, #32]
 8006706:	2a00      	cmp	r2, #0
 8006708:	dd01      	ble.n	800670e <_dtoa_r+0xa3e>
 800670a:	9b06      	ldr	r3, [sp, #24]
 800670c:	3331      	adds	r3, #49	@ 0x31
 800670e:	f88b 3000 	strb.w	r3, [fp]
 8006712:	e52e      	b.n	8006172 <_dtoa_r+0x4a2>
 8006714:	4628      	mov	r0, r5
 8006716:	e7b9      	b.n	800668c <_dtoa_r+0x9bc>
 8006718:	2201      	movs	r2, #1
 800671a:	e7e2      	b.n	80066e2 <_dtoa_r+0xa12>
 800671c:	9908      	ldr	r1, [sp, #32]
 800671e:	2900      	cmp	r1, #0
 8006720:	db04      	blt.n	800672c <_dtoa_r+0xa5c>
 8006722:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8006724:	4301      	orrs	r1, r0
 8006726:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006728:	4301      	orrs	r1, r0
 800672a:	d120      	bne.n	800676e <_dtoa_r+0xa9e>
 800672c:	2a00      	cmp	r2, #0
 800672e:	ddee      	ble.n	800670e <_dtoa_r+0xa3e>
 8006730:	2201      	movs	r2, #1
 8006732:	9903      	ldr	r1, [sp, #12]
 8006734:	4648      	mov	r0, r9
 8006736:	9304      	str	r3, [sp, #16]
 8006738:	f000 fba2 	bl	8006e80 <__lshift>
 800673c:	4621      	mov	r1, r4
 800673e:	9003      	str	r0, [sp, #12]
 8006740:	f000 fc0a 	bl	8006f58 <__mcmp>
 8006744:	2800      	cmp	r0, #0
 8006746:	9b04      	ldr	r3, [sp, #16]
 8006748:	dc02      	bgt.n	8006750 <_dtoa_r+0xa80>
 800674a:	d1e0      	bne.n	800670e <_dtoa_r+0xa3e>
 800674c:	07da      	lsls	r2, r3, #31
 800674e:	d5de      	bpl.n	800670e <_dtoa_r+0xa3e>
 8006750:	2b39      	cmp	r3, #57	@ 0x39
 8006752:	d1da      	bne.n	800670a <_dtoa_r+0xa3a>
 8006754:	2339      	movs	r3, #57	@ 0x39
 8006756:	f88b 3000 	strb.w	r3, [fp]
 800675a:	4633      	mov	r3, r6
 800675c:	461e      	mov	r6, r3
 800675e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006762:	3b01      	subs	r3, #1
 8006764:	2a39      	cmp	r2, #57	@ 0x39
 8006766:	d04e      	beq.n	8006806 <_dtoa_r+0xb36>
 8006768:	3201      	adds	r2, #1
 800676a:	701a      	strb	r2, [r3, #0]
 800676c:	e501      	b.n	8006172 <_dtoa_r+0x4a2>
 800676e:	2a00      	cmp	r2, #0
 8006770:	dd03      	ble.n	800677a <_dtoa_r+0xaaa>
 8006772:	2b39      	cmp	r3, #57	@ 0x39
 8006774:	d0ee      	beq.n	8006754 <_dtoa_r+0xa84>
 8006776:	3301      	adds	r3, #1
 8006778:	e7c9      	b.n	800670e <_dtoa_r+0xa3e>
 800677a:	9a04      	ldr	r2, [sp, #16]
 800677c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800677e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006782:	428a      	cmp	r2, r1
 8006784:	d028      	beq.n	80067d8 <_dtoa_r+0xb08>
 8006786:	2300      	movs	r3, #0
 8006788:	220a      	movs	r2, #10
 800678a:	9903      	ldr	r1, [sp, #12]
 800678c:	4648      	mov	r0, r9
 800678e:	f000 f9d3 	bl	8006b38 <__multadd>
 8006792:	42af      	cmp	r7, r5
 8006794:	9003      	str	r0, [sp, #12]
 8006796:	f04f 0300 	mov.w	r3, #0
 800679a:	f04f 020a 	mov.w	r2, #10
 800679e:	4639      	mov	r1, r7
 80067a0:	4648      	mov	r0, r9
 80067a2:	d107      	bne.n	80067b4 <_dtoa_r+0xae4>
 80067a4:	f000 f9c8 	bl	8006b38 <__multadd>
 80067a8:	4607      	mov	r7, r0
 80067aa:	4605      	mov	r5, r0
 80067ac:	9b04      	ldr	r3, [sp, #16]
 80067ae:	3301      	adds	r3, #1
 80067b0:	9304      	str	r3, [sp, #16]
 80067b2:	e777      	b.n	80066a4 <_dtoa_r+0x9d4>
 80067b4:	f000 f9c0 	bl	8006b38 <__multadd>
 80067b8:	4629      	mov	r1, r5
 80067ba:	4607      	mov	r7, r0
 80067bc:	2300      	movs	r3, #0
 80067be:	220a      	movs	r2, #10
 80067c0:	4648      	mov	r0, r9
 80067c2:	f000 f9b9 	bl	8006b38 <__multadd>
 80067c6:	4605      	mov	r5, r0
 80067c8:	e7f0      	b.n	80067ac <_dtoa_r+0xadc>
 80067ca:	f1bb 0f00 	cmp.w	fp, #0
 80067ce:	bfcc      	ite	gt
 80067d0:	465e      	movgt	r6, fp
 80067d2:	2601      	movle	r6, #1
 80067d4:	2700      	movs	r7, #0
 80067d6:	4456      	add	r6, sl
 80067d8:	2201      	movs	r2, #1
 80067da:	9903      	ldr	r1, [sp, #12]
 80067dc:	4648      	mov	r0, r9
 80067de:	9304      	str	r3, [sp, #16]
 80067e0:	f000 fb4e 	bl	8006e80 <__lshift>
 80067e4:	4621      	mov	r1, r4
 80067e6:	9003      	str	r0, [sp, #12]
 80067e8:	f000 fbb6 	bl	8006f58 <__mcmp>
 80067ec:	2800      	cmp	r0, #0
 80067ee:	dcb4      	bgt.n	800675a <_dtoa_r+0xa8a>
 80067f0:	d102      	bne.n	80067f8 <_dtoa_r+0xb28>
 80067f2:	9b04      	ldr	r3, [sp, #16]
 80067f4:	07db      	lsls	r3, r3, #31
 80067f6:	d4b0      	bmi.n	800675a <_dtoa_r+0xa8a>
 80067f8:	4633      	mov	r3, r6
 80067fa:	461e      	mov	r6, r3
 80067fc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006800:	2a30      	cmp	r2, #48	@ 0x30
 8006802:	d0fa      	beq.n	80067fa <_dtoa_r+0xb2a>
 8006804:	e4b5      	b.n	8006172 <_dtoa_r+0x4a2>
 8006806:	459a      	cmp	sl, r3
 8006808:	d1a8      	bne.n	800675c <_dtoa_r+0xa8c>
 800680a:	2331      	movs	r3, #49	@ 0x31
 800680c:	f108 0801 	add.w	r8, r8, #1
 8006810:	f88a 3000 	strb.w	r3, [sl]
 8006814:	e4ad      	b.n	8006172 <_dtoa_r+0x4a2>
 8006816:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006818:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006874 <_dtoa_r+0xba4>
 800681c:	b11b      	cbz	r3, 8006826 <_dtoa_r+0xb56>
 800681e:	f10a 0308 	add.w	r3, sl, #8
 8006822:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006824:	6013      	str	r3, [r2, #0]
 8006826:	4650      	mov	r0, sl
 8006828:	b017      	add	sp, #92	@ 0x5c
 800682a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800682e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006830:	2b01      	cmp	r3, #1
 8006832:	f77f ae2e 	ble.w	8006492 <_dtoa_r+0x7c2>
 8006836:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006838:	930a      	str	r3, [sp, #40]	@ 0x28
 800683a:	2001      	movs	r0, #1
 800683c:	e64d      	b.n	80064da <_dtoa_r+0x80a>
 800683e:	f1bb 0f00 	cmp.w	fp, #0
 8006842:	f77f aed9 	ble.w	80065f8 <_dtoa_r+0x928>
 8006846:	4656      	mov	r6, sl
 8006848:	4621      	mov	r1, r4
 800684a:	9803      	ldr	r0, [sp, #12]
 800684c:	f7ff f9b7 	bl	8005bbe <quorem>
 8006850:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006854:	f806 3b01 	strb.w	r3, [r6], #1
 8006858:	eba6 020a 	sub.w	r2, r6, sl
 800685c:	4593      	cmp	fp, r2
 800685e:	ddb4      	ble.n	80067ca <_dtoa_r+0xafa>
 8006860:	2300      	movs	r3, #0
 8006862:	220a      	movs	r2, #10
 8006864:	4648      	mov	r0, r9
 8006866:	9903      	ldr	r1, [sp, #12]
 8006868:	f000 f966 	bl	8006b38 <__multadd>
 800686c:	9003      	str	r0, [sp, #12]
 800686e:	e7eb      	b.n	8006848 <_dtoa_r+0xb78>
 8006870:	08007a52 	.word	0x08007a52
 8006874:	080079d6 	.word	0x080079d6

08006878 <_free_r>:
 8006878:	b538      	push	{r3, r4, r5, lr}
 800687a:	4605      	mov	r5, r0
 800687c:	2900      	cmp	r1, #0
 800687e:	d040      	beq.n	8006902 <_free_r+0x8a>
 8006880:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006884:	1f0c      	subs	r4, r1, #4
 8006886:	2b00      	cmp	r3, #0
 8006888:	bfb8      	it	lt
 800688a:	18e4      	addlt	r4, r4, r3
 800688c:	f000 f8e6 	bl	8006a5c <__malloc_lock>
 8006890:	4a1c      	ldr	r2, [pc, #112]	@ (8006904 <_free_r+0x8c>)
 8006892:	6813      	ldr	r3, [r2, #0]
 8006894:	b933      	cbnz	r3, 80068a4 <_free_r+0x2c>
 8006896:	6063      	str	r3, [r4, #4]
 8006898:	6014      	str	r4, [r2, #0]
 800689a:	4628      	mov	r0, r5
 800689c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068a0:	f000 b8e2 	b.w	8006a68 <__malloc_unlock>
 80068a4:	42a3      	cmp	r3, r4
 80068a6:	d908      	bls.n	80068ba <_free_r+0x42>
 80068a8:	6820      	ldr	r0, [r4, #0]
 80068aa:	1821      	adds	r1, r4, r0
 80068ac:	428b      	cmp	r3, r1
 80068ae:	bf01      	itttt	eq
 80068b0:	6819      	ldreq	r1, [r3, #0]
 80068b2:	685b      	ldreq	r3, [r3, #4]
 80068b4:	1809      	addeq	r1, r1, r0
 80068b6:	6021      	streq	r1, [r4, #0]
 80068b8:	e7ed      	b.n	8006896 <_free_r+0x1e>
 80068ba:	461a      	mov	r2, r3
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	b10b      	cbz	r3, 80068c4 <_free_r+0x4c>
 80068c0:	42a3      	cmp	r3, r4
 80068c2:	d9fa      	bls.n	80068ba <_free_r+0x42>
 80068c4:	6811      	ldr	r1, [r2, #0]
 80068c6:	1850      	adds	r0, r2, r1
 80068c8:	42a0      	cmp	r0, r4
 80068ca:	d10b      	bne.n	80068e4 <_free_r+0x6c>
 80068cc:	6820      	ldr	r0, [r4, #0]
 80068ce:	4401      	add	r1, r0
 80068d0:	1850      	adds	r0, r2, r1
 80068d2:	4283      	cmp	r3, r0
 80068d4:	6011      	str	r1, [r2, #0]
 80068d6:	d1e0      	bne.n	800689a <_free_r+0x22>
 80068d8:	6818      	ldr	r0, [r3, #0]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	4408      	add	r0, r1
 80068de:	6010      	str	r0, [r2, #0]
 80068e0:	6053      	str	r3, [r2, #4]
 80068e2:	e7da      	b.n	800689a <_free_r+0x22>
 80068e4:	d902      	bls.n	80068ec <_free_r+0x74>
 80068e6:	230c      	movs	r3, #12
 80068e8:	602b      	str	r3, [r5, #0]
 80068ea:	e7d6      	b.n	800689a <_free_r+0x22>
 80068ec:	6820      	ldr	r0, [r4, #0]
 80068ee:	1821      	adds	r1, r4, r0
 80068f0:	428b      	cmp	r3, r1
 80068f2:	bf01      	itttt	eq
 80068f4:	6819      	ldreq	r1, [r3, #0]
 80068f6:	685b      	ldreq	r3, [r3, #4]
 80068f8:	1809      	addeq	r1, r1, r0
 80068fa:	6021      	streq	r1, [r4, #0]
 80068fc:	6063      	str	r3, [r4, #4]
 80068fe:	6054      	str	r4, [r2, #4]
 8006900:	e7cb      	b.n	800689a <_free_r+0x22>
 8006902:	bd38      	pop	{r3, r4, r5, pc}
 8006904:	200004e0 	.word	0x200004e0

08006908 <malloc>:
 8006908:	4b02      	ldr	r3, [pc, #8]	@ (8006914 <malloc+0xc>)
 800690a:	4601      	mov	r1, r0
 800690c:	6818      	ldr	r0, [r3, #0]
 800690e:	f000 b825 	b.w	800695c <_malloc_r>
 8006912:	bf00      	nop
 8006914:	20000048 	.word	0x20000048

08006918 <sbrk_aligned>:
 8006918:	b570      	push	{r4, r5, r6, lr}
 800691a:	4e0f      	ldr	r6, [pc, #60]	@ (8006958 <sbrk_aligned+0x40>)
 800691c:	460c      	mov	r4, r1
 800691e:	6831      	ldr	r1, [r6, #0]
 8006920:	4605      	mov	r5, r0
 8006922:	b911      	cbnz	r1, 800692a <sbrk_aligned+0x12>
 8006924:	f000 fe9c 	bl	8007660 <_sbrk_r>
 8006928:	6030      	str	r0, [r6, #0]
 800692a:	4621      	mov	r1, r4
 800692c:	4628      	mov	r0, r5
 800692e:	f000 fe97 	bl	8007660 <_sbrk_r>
 8006932:	1c43      	adds	r3, r0, #1
 8006934:	d103      	bne.n	800693e <sbrk_aligned+0x26>
 8006936:	f04f 34ff 	mov.w	r4, #4294967295
 800693a:	4620      	mov	r0, r4
 800693c:	bd70      	pop	{r4, r5, r6, pc}
 800693e:	1cc4      	adds	r4, r0, #3
 8006940:	f024 0403 	bic.w	r4, r4, #3
 8006944:	42a0      	cmp	r0, r4
 8006946:	d0f8      	beq.n	800693a <sbrk_aligned+0x22>
 8006948:	1a21      	subs	r1, r4, r0
 800694a:	4628      	mov	r0, r5
 800694c:	f000 fe88 	bl	8007660 <_sbrk_r>
 8006950:	3001      	adds	r0, #1
 8006952:	d1f2      	bne.n	800693a <sbrk_aligned+0x22>
 8006954:	e7ef      	b.n	8006936 <sbrk_aligned+0x1e>
 8006956:	bf00      	nop
 8006958:	200004dc 	.word	0x200004dc

0800695c <_malloc_r>:
 800695c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006960:	1ccd      	adds	r5, r1, #3
 8006962:	f025 0503 	bic.w	r5, r5, #3
 8006966:	3508      	adds	r5, #8
 8006968:	2d0c      	cmp	r5, #12
 800696a:	bf38      	it	cc
 800696c:	250c      	movcc	r5, #12
 800696e:	2d00      	cmp	r5, #0
 8006970:	4606      	mov	r6, r0
 8006972:	db01      	blt.n	8006978 <_malloc_r+0x1c>
 8006974:	42a9      	cmp	r1, r5
 8006976:	d904      	bls.n	8006982 <_malloc_r+0x26>
 8006978:	230c      	movs	r3, #12
 800697a:	6033      	str	r3, [r6, #0]
 800697c:	2000      	movs	r0, #0
 800697e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006982:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006a58 <_malloc_r+0xfc>
 8006986:	f000 f869 	bl	8006a5c <__malloc_lock>
 800698a:	f8d8 3000 	ldr.w	r3, [r8]
 800698e:	461c      	mov	r4, r3
 8006990:	bb44      	cbnz	r4, 80069e4 <_malloc_r+0x88>
 8006992:	4629      	mov	r1, r5
 8006994:	4630      	mov	r0, r6
 8006996:	f7ff ffbf 	bl	8006918 <sbrk_aligned>
 800699a:	1c43      	adds	r3, r0, #1
 800699c:	4604      	mov	r4, r0
 800699e:	d158      	bne.n	8006a52 <_malloc_r+0xf6>
 80069a0:	f8d8 4000 	ldr.w	r4, [r8]
 80069a4:	4627      	mov	r7, r4
 80069a6:	2f00      	cmp	r7, #0
 80069a8:	d143      	bne.n	8006a32 <_malloc_r+0xd6>
 80069aa:	2c00      	cmp	r4, #0
 80069ac:	d04b      	beq.n	8006a46 <_malloc_r+0xea>
 80069ae:	6823      	ldr	r3, [r4, #0]
 80069b0:	4639      	mov	r1, r7
 80069b2:	4630      	mov	r0, r6
 80069b4:	eb04 0903 	add.w	r9, r4, r3
 80069b8:	f000 fe52 	bl	8007660 <_sbrk_r>
 80069bc:	4581      	cmp	r9, r0
 80069be:	d142      	bne.n	8006a46 <_malloc_r+0xea>
 80069c0:	6821      	ldr	r1, [r4, #0]
 80069c2:	4630      	mov	r0, r6
 80069c4:	1a6d      	subs	r5, r5, r1
 80069c6:	4629      	mov	r1, r5
 80069c8:	f7ff ffa6 	bl	8006918 <sbrk_aligned>
 80069cc:	3001      	adds	r0, #1
 80069ce:	d03a      	beq.n	8006a46 <_malloc_r+0xea>
 80069d0:	6823      	ldr	r3, [r4, #0]
 80069d2:	442b      	add	r3, r5
 80069d4:	6023      	str	r3, [r4, #0]
 80069d6:	f8d8 3000 	ldr.w	r3, [r8]
 80069da:	685a      	ldr	r2, [r3, #4]
 80069dc:	bb62      	cbnz	r2, 8006a38 <_malloc_r+0xdc>
 80069de:	f8c8 7000 	str.w	r7, [r8]
 80069e2:	e00f      	b.n	8006a04 <_malloc_r+0xa8>
 80069e4:	6822      	ldr	r2, [r4, #0]
 80069e6:	1b52      	subs	r2, r2, r5
 80069e8:	d420      	bmi.n	8006a2c <_malloc_r+0xd0>
 80069ea:	2a0b      	cmp	r2, #11
 80069ec:	d917      	bls.n	8006a1e <_malloc_r+0xc2>
 80069ee:	1961      	adds	r1, r4, r5
 80069f0:	42a3      	cmp	r3, r4
 80069f2:	6025      	str	r5, [r4, #0]
 80069f4:	bf18      	it	ne
 80069f6:	6059      	strne	r1, [r3, #4]
 80069f8:	6863      	ldr	r3, [r4, #4]
 80069fa:	bf08      	it	eq
 80069fc:	f8c8 1000 	streq.w	r1, [r8]
 8006a00:	5162      	str	r2, [r4, r5]
 8006a02:	604b      	str	r3, [r1, #4]
 8006a04:	4630      	mov	r0, r6
 8006a06:	f000 f82f 	bl	8006a68 <__malloc_unlock>
 8006a0a:	f104 000b 	add.w	r0, r4, #11
 8006a0e:	1d23      	adds	r3, r4, #4
 8006a10:	f020 0007 	bic.w	r0, r0, #7
 8006a14:	1ac2      	subs	r2, r0, r3
 8006a16:	bf1c      	itt	ne
 8006a18:	1a1b      	subne	r3, r3, r0
 8006a1a:	50a3      	strne	r3, [r4, r2]
 8006a1c:	e7af      	b.n	800697e <_malloc_r+0x22>
 8006a1e:	6862      	ldr	r2, [r4, #4]
 8006a20:	42a3      	cmp	r3, r4
 8006a22:	bf0c      	ite	eq
 8006a24:	f8c8 2000 	streq.w	r2, [r8]
 8006a28:	605a      	strne	r2, [r3, #4]
 8006a2a:	e7eb      	b.n	8006a04 <_malloc_r+0xa8>
 8006a2c:	4623      	mov	r3, r4
 8006a2e:	6864      	ldr	r4, [r4, #4]
 8006a30:	e7ae      	b.n	8006990 <_malloc_r+0x34>
 8006a32:	463c      	mov	r4, r7
 8006a34:	687f      	ldr	r7, [r7, #4]
 8006a36:	e7b6      	b.n	80069a6 <_malloc_r+0x4a>
 8006a38:	461a      	mov	r2, r3
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	42a3      	cmp	r3, r4
 8006a3e:	d1fb      	bne.n	8006a38 <_malloc_r+0xdc>
 8006a40:	2300      	movs	r3, #0
 8006a42:	6053      	str	r3, [r2, #4]
 8006a44:	e7de      	b.n	8006a04 <_malloc_r+0xa8>
 8006a46:	230c      	movs	r3, #12
 8006a48:	4630      	mov	r0, r6
 8006a4a:	6033      	str	r3, [r6, #0]
 8006a4c:	f000 f80c 	bl	8006a68 <__malloc_unlock>
 8006a50:	e794      	b.n	800697c <_malloc_r+0x20>
 8006a52:	6005      	str	r5, [r0, #0]
 8006a54:	e7d6      	b.n	8006a04 <_malloc_r+0xa8>
 8006a56:	bf00      	nop
 8006a58:	200004e0 	.word	0x200004e0

08006a5c <__malloc_lock>:
 8006a5c:	4801      	ldr	r0, [pc, #4]	@ (8006a64 <__malloc_lock+0x8>)
 8006a5e:	f7ff b89e 	b.w	8005b9e <__retarget_lock_acquire_recursive>
 8006a62:	bf00      	nop
 8006a64:	200004d8 	.word	0x200004d8

08006a68 <__malloc_unlock>:
 8006a68:	4801      	ldr	r0, [pc, #4]	@ (8006a70 <__malloc_unlock+0x8>)
 8006a6a:	f7ff b899 	b.w	8005ba0 <__retarget_lock_release_recursive>
 8006a6e:	bf00      	nop
 8006a70:	200004d8 	.word	0x200004d8

08006a74 <_Balloc>:
 8006a74:	b570      	push	{r4, r5, r6, lr}
 8006a76:	69c6      	ldr	r6, [r0, #28]
 8006a78:	4604      	mov	r4, r0
 8006a7a:	460d      	mov	r5, r1
 8006a7c:	b976      	cbnz	r6, 8006a9c <_Balloc+0x28>
 8006a7e:	2010      	movs	r0, #16
 8006a80:	f7ff ff42 	bl	8006908 <malloc>
 8006a84:	4602      	mov	r2, r0
 8006a86:	61e0      	str	r0, [r4, #28]
 8006a88:	b920      	cbnz	r0, 8006a94 <_Balloc+0x20>
 8006a8a:	216b      	movs	r1, #107	@ 0x6b
 8006a8c:	4b17      	ldr	r3, [pc, #92]	@ (8006aec <_Balloc+0x78>)
 8006a8e:	4818      	ldr	r0, [pc, #96]	@ (8006af0 <_Balloc+0x7c>)
 8006a90:	f000 fe04 	bl	800769c <__assert_func>
 8006a94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a98:	6006      	str	r6, [r0, #0]
 8006a9a:	60c6      	str	r6, [r0, #12]
 8006a9c:	69e6      	ldr	r6, [r4, #28]
 8006a9e:	68f3      	ldr	r3, [r6, #12]
 8006aa0:	b183      	cbz	r3, 8006ac4 <_Balloc+0x50>
 8006aa2:	69e3      	ldr	r3, [r4, #28]
 8006aa4:	68db      	ldr	r3, [r3, #12]
 8006aa6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006aaa:	b9b8      	cbnz	r0, 8006adc <_Balloc+0x68>
 8006aac:	2101      	movs	r1, #1
 8006aae:	fa01 f605 	lsl.w	r6, r1, r5
 8006ab2:	1d72      	adds	r2, r6, #5
 8006ab4:	4620      	mov	r0, r4
 8006ab6:	0092      	lsls	r2, r2, #2
 8006ab8:	f000 fe0e 	bl	80076d8 <_calloc_r>
 8006abc:	b160      	cbz	r0, 8006ad8 <_Balloc+0x64>
 8006abe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006ac2:	e00e      	b.n	8006ae2 <_Balloc+0x6e>
 8006ac4:	2221      	movs	r2, #33	@ 0x21
 8006ac6:	2104      	movs	r1, #4
 8006ac8:	4620      	mov	r0, r4
 8006aca:	f000 fe05 	bl	80076d8 <_calloc_r>
 8006ace:	69e3      	ldr	r3, [r4, #28]
 8006ad0:	60f0      	str	r0, [r6, #12]
 8006ad2:	68db      	ldr	r3, [r3, #12]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d1e4      	bne.n	8006aa2 <_Balloc+0x2e>
 8006ad8:	2000      	movs	r0, #0
 8006ada:	bd70      	pop	{r4, r5, r6, pc}
 8006adc:	6802      	ldr	r2, [r0, #0]
 8006ade:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006ae8:	e7f7      	b.n	8006ada <_Balloc+0x66>
 8006aea:	bf00      	nop
 8006aec:	080079e3 	.word	0x080079e3
 8006af0:	08007a63 	.word	0x08007a63

08006af4 <_Bfree>:
 8006af4:	b570      	push	{r4, r5, r6, lr}
 8006af6:	69c6      	ldr	r6, [r0, #28]
 8006af8:	4605      	mov	r5, r0
 8006afa:	460c      	mov	r4, r1
 8006afc:	b976      	cbnz	r6, 8006b1c <_Bfree+0x28>
 8006afe:	2010      	movs	r0, #16
 8006b00:	f7ff ff02 	bl	8006908 <malloc>
 8006b04:	4602      	mov	r2, r0
 8006b06:	61e8      	str	r0, [r5, #28]
 8006b08:	b920      	cbnz	r0, 8006b14 <_Bfree+0x20>
 8006b0a:	218f      	movs	r1, #143	@ 0x8f
 8006b0c:	4b08      	ldr	r3, [pc, #32]	@ (8006b30 <_Bfree+0x3c>)
 8006b0e:	4809      	ldr	r0, [pc, #36]	@ (8006b34 <_Bfree+0x40>)
 8006b10:	f000 fdc4 	bl	800769c <__assert_func>
 8006b14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b18:	6006      	str	r6, [r0, #0]
 8006b1a:	60c6      	str	r6, [r0, #12]
 8006b1c:	b13c      	cbz	r4, 8006b2e <_Bfree+0x3a>
 8006b1e:	69eb      	ldr	r3, [r5, #28]
 8006b20:	6862      	ldr	r2, [r4, #4]
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006b28:	6021      	str	r1, [r4, #0]
 8006b2a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006b2e:	bd70      	pop	{r4, r5, r6, pc}
 8006b30:	080079e3 	.word	0x080079e3
 8006b34:	08007a63 	.word	0x08007a63

08006b38 <__multadd>:
 8006b38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b3c:	4607      	mov	r7, r0
 8006b3e:	460c      	mov	r4, r1
 8006b40:	461e      	mov	r6, r3
 8006b42:	2000      	movs	r0, #0
 8006b44:	690d      	ldr	r5, [r1, #16]
 8006b46:	f101 0c14 	add.w	ip, r1, #20
 8006b4a:	f8dc 3000 	ldr.w	r3, [ip]
 8006b4e:	3001      	adds	r0, #1
 8006b50:	b299      	uxth	r1, r3
 8006b52:	fb02 6101 	mla	r1, r2, r1, r6
 8006b56:	0c1e      	lsrs	r6, r3, #16
 8006b58:	0c0b      	lsrs	r3, r1, #16
 8006b5a:	fb02 3306 	mla	r3, r2, r6, r3
 8006b5e:	b289      	uxth	r1, r1
 8006b60:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006b64:	4285      	cmp	r5, r0
 8006b66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006b6a:	f84c 1b04 	str.w	r1, [ip], #4
 8006b6e:	dcec      	bgt.n	8006b4a <__multadd+0x12>
 8006b70:	b30e      	cbz	r6, 8006bb6 <__multadd+0x7e>
 8006b72:	68a3      	ldr	r3, [r4, #8]
 8006b74:	42ab      	cmp	r3, r5
 8006b76:	dc19      	bgt.n	8006bac <__multadd+0x74>
 8006b78:	6861      	ldr	r1, [r4, #4]
 8006b7a:	4638      	mov	r0, r7
 8006b7c:	3101      	adds	r1, #1
 8006b7e:	f7ff ff79 	bl	8006a74 <_Balloc>
 8006b82:	4680      	mov	r8, r0
 8006b84:	b928      	cbnz	r0, 8006b92 <__multadd+0x5a>
 8006b86:	4602      	mov	r2, r0
 8006b88:	21ba      	movs	r1, #186	@ 0xba
 8006b8a:	4b0c      	ldr	r3, [pc, #48]	@ (8006bbc <__multadd+0x84>)
 8006b8c:	480c      	ldr	r0, [pc, #48]	@ (8006bc0 <__multadd+0x88>)
 8006b8e:	f000 fd85 	bl	800769c <__assert_func>
 8006b92:	6922      	ldr	r2, [r4, #16]
 8006b94:	f104 010c 	add.w	r1, r4, #12
 8006b98:	3202      	adds	r2, #2
 8006b9a:	0092      	lsls	r2, r2, #2
 8006b9c:	300c      	adds	r0, #12
 8006b9e:	f000 fd6f 	bl	8007680 <memcpy>
 8006ba2:	4621      	mov	r1, r4
 8006ba4:	4638      	mov	r0, r7
 8006ba6:	f7ff ffa5 	bl	8006af4 <_Bfree>
 8006baa:	4644      	mov	r4, r8
 8006bac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006bb0:	3501      	adds	r5, #1
 8006bb2:	615e      	str	r6, [r3, #20]
 8006bb4:	6125      	str	r5, [r4, #16]
 8006bb6:	4620      	mov	r0, r4
 8006bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bbc:	08007a52 	.word	0x08007a52
 8006bc0:	08007a63 	.word	0x08007a63

08006bc4 <__hi0bits>:
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006bca:	bf3a      	itte	cc
 8006bcc:	0403      	lslcc	r3, r0, #16
 8006bce:	2010      	movcc	r0, #16
 8006bd0:	2000      	movcs	r0, #0
 8006bd2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006bd6:	bf3c      	itt	cc
 8006bd8:	021b      	lslcc	r3, r3, #8
 8006bda:	3008      	addcc	r0, #8
 8006bdc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006be0:	bf3c      	itt	cc
 8006be2:	011b      	lslcc	r3, r3, #4
 8006be4:	3004      	addcc	r0, #4
 8006be6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bea:	bf3c      	itt	cc
 8006bec:	009b      	lslcc	r3, r3, #2
 8006bee:	3002      	addcc	r0, #2
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	db05      	blt.n	8006c00 <__hi0bits+0x3c>
 8006bf4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006bf8:	f100 0001 	add.w	r0, r0, #1
 8006bfc:	bf08      	it	eq
 8006bfe:	2020      	moveq	r0, #32
 8006c00:	4770      	bx	lr

08006c02 <__lo0bits>:
 8006c02:	6803      	ldr	r3, [r0, #0]
 8006c04:	4602      	mov	r2, r0
 8006c06:	f013 0007 	ands.w	r0, r3, #7
 8006c0a:	d00b      	beq.n	8006c24 <__lo0bits+0x22>
 8006c0c:	07d9      	lsls	r1, r3, #31
 8006c0e:	d421      	bmi.n	8006c54 <__lo0bits+0x52>
 8006c10:	0798      	lsls	r0, r3, #30
 8006c12:	bf49      	itett	mi
 8006c14:	085b      	lsrmi	r3, r3, #1
 8006c16:	089b      	lsrpl	r3, r3, #2
 8006c18:	2001      	movmi	r0, #1
 8006c1a:	6013      	strmi	r3, [r2, #0]
 8006c1c:	bf5c      	itt	pl
 8006c1e:	2002      	movpl	r0, #2
 8006c20:	6013      	strpl	r3, [r2, #0]
 8006c22:	4770      	bx	lr
 8006c24:	b299      	uxth	r1, r3
 8006c26:	b909      	cbnz	r1, 8006c2c <__lo0bits+0x2a>
 8006c28:	2010      	movs	r0, #16
 8006c2a:	0c1b      	lsrs	r3, r3, #16
 8006c2c:	b2d9      	uxtb	r1, r3
 8006c2e:	b909      	cbnz	r1, 8006c34 <__lo0bits+0x32>
 8006c30:	3008      	adds	r0, #8
 8006c32:	0a1b      	lsrs	r3, r3, #8
 8006c34:	0719      	lsls	r1, r3, #28
 8006c36:	bf04      	itt	eq
 8006c38:	091b      	lsreq	r3, r3, #4
 8006c3a:	3004      	addeq	r0, #4
 8006c3c:	0799      	lsls	r1, r3, #30
 8006c3e:	bf04      	itt	eq
 8006c40:	089b      	lsreq	r3, r3, #2
 8006c42:	3002      	addeq	r0, #2
 8006c44:	07d9      	lsls	r1, r3, #31
 8006c46:	d403      	bmi.n	8006c50 <__lo0bits+0x4e>
 8006c48:	085b      	lsrs	r3, r3, #1
 8006c4a:	f100 0001 	add.w	r0, r0, #1
 8006c4e:	d003      	beq.n	8006c58 <__lo0bits+0x56>
 8006c50:	6013      	str	r3, [r2, #0]
 8006c52:	4770      	bx	lr
 8006c54:	2000      	movs	r0, #0
 8006c56:	4770      	bx	lr
 8006c58:	2020      	movs	r0, #32
 8006c5a:	4770      	bx	lr

08006c5c <__i2b>:
 8006c5c:	b510      	push	{r4, lr}
 8006c5e:	460c      	mov	r4, r1
 8006c60:	2101      	movs	r1, #1
 8006c62:	f7ff ff07 	bl	8006a74 <_Balloc>
 8006c66:	4602      	mov	r2, r0
 8006c68:	b928      	cbnz	r0, 8006c76 <__i2b+0x1a>
 8006c6a:	f240 1145 	movw	r1, #325	@ 0x145
 8006c6e:	4b04      	ldr	r3, [pc, #16]	@ (8006c80 <__i2b+0x24>)
 8006c70:	4804      	ldr	r0, [pc, #16]	@ (8006c84 <__i2b+0x28>)
 8006c72:	f000 fd13 	bl	800769c <__assert_func>
 8006c76:	2301      	movs	r3, #1
 8006c78:	6144      	str	r4, [r0, #20]
 8006c7a:	6103      	str	r3, [r0, #16]
 8006c7c:	bd10      	pop	{r4, pc}
 8006c7e:	bf00      	nop
 8006c80:	08007a52 	.word	0x08007a52
 8006c84:	08007a63 	.word	0x08007a63

08006c88 <__multiply>:
 8006c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c8c:	4617      	mov	r7, r2
 8006c8e:	690a      	ldr	r2, [r1, #16]
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	4689      	mov	r9, r1
 8006c94:	429a      	cmp	r2, r3
 8006c96:	bfa2      	ittt	ge
 8006c98:	463b      	movge	r3, r7
 8006c9a:	460f      	movge	r7, r1
 8006c9c:	4699      	movge	r9, r3
 8006c9e:	693d      	ldr	r5, [r7, #16]
 8006ca0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	6879      	ldr	r1, [r7, #4]
 8006ca8:	eb05 060a 	add.w	r6, r5, sl
 8006cac:	42b3      	cmp	r3, r6
 8006cae:	b085      	sub	sp, #20
 8006cb0:	bfb8      	it	lt
 8006cb2:	3101      	addlt	r1, #1
 8006cb4:	f7ff fede 	bl	8006a74 <_Balloc>
 8006cb8:	b930      	cbnz	r0, 8006cc8 <__multiply+0x40>
 8006cba:	4602      	mov	r2, r0
 8006cbc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006cc0:	4b40      	ldr	r3, [pc, #256]	@ (8006dc4 <__multiply+0x13c>)
 8006cc2:	4841      	ldr	r0, [pc, #260]	@ (8006dc8 <__multiply+0x140>)
 8006cc4:	f000 fcea 	bl	800769c <__assert_func>
 8006cc8:	f100 0414 	add.w	r4, r0, #20
 8006ccc:	4623      	mov	r3, r4
 8006cce:	2200      	movs	r2, #0
 8006cd0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006cd4:	4573      	cmp	r3, lr
 8006cd6:	d320      	bcc.n	8006d1a <__multiply+0x92>
 8006cd8:	f107 0814 	add.w	r8, r7, #20
 8006cdc:	f109 0114 	add.w	r1, r9, #20
 8006ce0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006ce4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006ce8:	9302      	str	r3, [sp, #8]
 8006cea:	1beb      	subs	r3, r5, r7
 8006cec:	3b15      	subs	r3, #21
 8006cee:	f023 0303 	bic.w	r3, r3, #3
 8006cf2:	3304      	adds	r3, #4
 8006cf4:	3715      	adds	r7, #21
 8006cf6:	42bd      	cmp	r5, r7
 8006cf8:	bf38      	it	cc
 8006cfa:	2304      	movcc	r3, #4
 8006cfc:	9301      	str	r3, [sp, #4]
 8006cfe:	9b02      	ldr	r3, [sp, #8]
 8006d00:	9103      	str	r1, [sp, #12]
 8006d02:	428b      	cmp	r3, r1
 8006d04:	d80c      	bhi.n	8006d20 <__multiply+0x98>
 8006d06:	2e00      	cmp	r6, #0
 8006d08:	dd03      	ble.n	8006d12 <__multiply+0x8a>
 8006d0a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d055      	beq.n	8006dbe <__multiply+0x136>
 8006d12:	6106      	str	r6, [r0, #16]
 8006d14:	b005      	add	sp, #20
 8006d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d1a:	f843 2b04 	str.w	r2, [r3], #4
 8006d1e:	e7d9      	b.n	8006cd4 <__multiply+0x4c>
 8006d20:	f8b1 a000 	ldrh.w	sl, [r1]
 8006d24:	f1ba 0f00 	cmp.w	sl, #0
 8006d28:	d01f      	beq.n	8006d6a <__multiply+0xe2>
 8006d2a:	46c4      	mov	ip, r8
 8006d2c:	46a1      	mov	r9, r4
 8006d2e:	2700      	movs	r7, #0
 8006d30:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006d34:	f8d9 3000 	ldr.w	r3, [r9]
 8006d38:	fa1f fb82 	uxth.w	fp, r2
 8006d3c:	b29b      	uxth	r3, r3
 8006d3e:	fb0a 330b 	mla	r3, sl, fp, r3
 8006d42:	443b      	add	r3, r7
 8006d44:	f8d9 7000 	ldr.w	r7, [r9]
 8006d48:	0c12      	lsrs	r2, r2, #16
 8006d4a:	0c3f      	lsrs	r7, r7, #16
 8006d4c:	fb0a 7202 	mla	r2, sl, r2, r7
 8006d50:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d5a:	4565      	cmp	r5, ip
 8006d5c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006d60:	f849 3b04 	str.w	r3, [r9], #4
 8006d64:	d8e4      	bhi.n	8006d30 <__multiply+0xa8>
 8006d66:	9b01      	ldr	r3, [sp, #4]
 8006d68:	50e7      	str	r7, [r4, r3]
 8006d6a:	9b03      	ldr	r3, [sp, #12]
 8006d6c:	3104      	adds	r1, #4
 8006d6e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006d72:	f1b9 0f00 	cmp.w	r9, #0
 8006d76:	d020      	beq.n	8006dba <__multiply+0x132>
 8006d78:	4647      	mov	r7, r8
 8006d7a:	46a4      	mov	ip, r4
 8006d7c:	f04f 0a00 	mov.w	sl, #0
 8006d80:	6823      	ldr	r3, [r4, #0]
 8006d82:	f8b7 b000 	ldrh.w	fp, [r7]
 8006d86:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006d8a:	b29b      	uxth	r3, r3
 8006d8c:	fb09 220b 	mla	r2, r9, fp, r2
 8006d90:	4452      	add	r2, sl
 8006d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d96:	f84c 3b04 	str.w	r3, [ip], #4
 8006d9a:	f857 3b04 	ldr.w	r3, [r7], #4
 8006d9e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006da2:	f8bc 3000 	ldrh.w	r3, [ip]
 8006da6:	42bd      	cmp	r5, r7
 8006da8:	fb09 330a 	mla	r3, r9, sl, r3
 8006dac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006db0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006db4:	d8e5      	bhi.n	8006d82 <__multiply+0xfa>
 8006db6:	9a01      	ldr	r2, [sp, #4]
 8006db8:	50a3      	str	r3, [r4, r2]
 8006dba:	3404      	adds	r4, #4
 8006dbc:	e79f      	b.n	8006cfe <__multiply+0x76>
 8006dbe:	3e01      	subs	r6, #1
 8006dc0:	e7a1      	b.n	8006d06 <__multiply+0x7e>
 8006dc2:	bf00      	nop
 8006dc4:	08007a52 	.word	0x08007a52
 8006dc8:	08007a63 	.word	0x08007a63

08006dcc <__pow5mult>:
 8006dcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dd0:	4615      	mov	r5, r2
 8006dd2:	f012 0203 	ands.w	r2, r2, #3
 8006dd6:	4607      	mov	r7, r0
 8006dd8:	460e      	mov	r6, r1
 8006dda:	d007      	beq.n	8006dec <__pow5mult+0x20>
 8006ddc:	4c25      	ldr	r4, [pc, #148]	@ (8006e74 <__pow5mult+0xa8>)
 8006dde:	3a01      	subs	r2, #1
 8006de0:	2300      	movs	r3, #0
 8006de2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006de6:	f7ff fea7 	bl	8006b38 <__multadd>
 8006dea:	4606      	mov	r6, r0
 8006dec:	10ad      	asrs	r5, r5, #2
 8006dee:	d03d      	beq.n	8006e6c <__pow5mult+0xa0>
 8006df0:	69fc      	ldr	r4, [r7, #28]
 8006df2:	b97c      	cbnz	r4, 8006e14 <__pow5mult+0x48>
 8006df4:	2010      	movs	r0, #16
 8006df6:	f7ff fd87 	bl	8006908 <malloc>
 8006dfa:	4602      	mov	r2, r0
 8006dfc:	61f8      	str	r0, [r7, #28]
 8006dfe:	b928      	cbnz	r0, 8006e0c <__pow5mult+0x40>
 8006e00:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006e04:	4b1c      	ldr	r3, [pc, #112]	@ (8006e78 <__pow5mult+0xac>)
 8006e06:	481d      	ldr	r0, [pc, #116]	@ (8006e7c <__pow5mult+0xb0>)
 8006e08:	f000 fc48 	bl	800769c <__assert_func>
 8006e0c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e10:	6004      	str	r4, [r0, #0]
 8006e12:	60c4      	str	r4, [r0, #12]
 8006e14:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006e18:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e1c:	b94c      	cbnz	r4, 8006e32 <__pow5mult+0x66>
 8006e1e:	f240 2171 	movw	r1, #625	@ 0x271
 8006e22:	4638      	mov	r0, r7
 8006e24:	f7ff ff1a 	bl	8006c5c <__i2b>
 8006e28:	2300      	movs	r3, #0
 8006e2a:	4604      	mov	r4, r0
 8006e2c:	f8c8 0008 	str.w	r0, [r8, #8]
 8006e30:	6003      	str	r3, [r0, #0]
 8006e32:	f04f 0900 	mov.w	r9, #0
 8006e36:	07eb      	lsls	r3, r5, #31
 8006e38:	d50a      	bpl.n	8006e50 <__pow5mult+0x84>
 8006e3a:	4631      	mov	r1, r6
 8006e3c:	4622      	mov	r2, r4
 8006e3e:	4638      	mov	r0, r7
 8006e40:	f7ff ff22 	bl	8006c88 <__multiply>
 8006e44:	4680      	mov	r8, r0
 8006e46:	4631      	mov	r1, r6
 8006e48:	4638      	mov	r0, r7
 8006e4a:	f7ff fe53 	bl	8006af4 <_Bfree>
 8006e4e:	4646      	mov	r6, r8
 8006e50:	106d      	asrs	r5, r5, #1
 8006e52:	d00b      	beq.n	8006e6c <__pow5mult+0xa0>
 8006e54:	6820      	ldr	r0, [r4, #0]
 8006e56:	b938      	cbnz	r0, 8006e68 <__pow5mult+0x9c>
 8006e58:	4622      	mov	r2, r4
 8006e5a:	4621      	mov	r1, r4
 8006e5c:	4638      	mov	r0, r7
 8006e5e:	f7ff ff13 	bl	8006c88 <__multiply>
 8006e62:	6020      	str	r0, [r4, #0]
 8006e64:	f8c0 9000 	str.w	r9, [r0]
 8006e68:	4604      	mov	r4, r0
 8006e6a:	e7e4      	b.n	8006e36 <__pow5mult+0x6a>
 8006e6c:	4630      	mov	r0, r6
 8006e6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e72:	bf00      	nop
 8006e74:	08007b14 	.word	0x08007b14
 8006e78:	080079e3 	.word	0x080079e3
 8006e7c:	08007a63 	.word	0x08007a63

08006e80 <__lshift>:
 8006e80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e84:	460c      	mov	r4, r1
 8006e86:	4607      	mov	r7, r0
 8006e88:	4691      	mov	r9, r2
 8006e8a:	6923      	ldr	r3, [r4, #16]
 8006e8c:	6849      	ldr	r1, [r1, #4]
 8006e8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006e92:	68a3      	ldr	r3, [r4, #8]
 8006e94:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006e98:	f108 0601 	add.w	r6, r8, #1
 8006e9c:	42b3      	cmp	r3, r6
 8006e9e:	db0b      	blt.n	8006eb8 <__lshift+0x38>
 8006ea0:	4638      	mov	r0, r7
 8006ea2:	f7ff fde7 	bl	8006a74 <_Balloc>
 8006ea6:	4605      	mov	r5, r0
 8006ea8:	b948      	cbnz	r0, 8006ebe <__lshift+0x3e>
 8006eaa:	4602      	mov	r2, r0
 8006eac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006eb0:	4b27      	ldr	r3, [pc, #156]	@ (8006f50 <__lshift+0xd0>)
 8006eb2:	4828      	ldr	r0, [pc, #160]	@ (8006f54 <__lshift+0xd4>)
 8006eb4:	f000 fbf2 	bl	800769c <__assert_func>
 8006eb8:	3101      	adds	r1, #1
 8006eba:	005b      	lsls	r3, r3, #1
 8006ebc:	e7ee      	b.n	8006e9c <__lshift+0x1c>
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	f100 0114 	add.w	r1, r0, #20
 8006ec4:	f100 0210 	add.w	r2, r0, #16
 8006ec8:	4618      	mov	r0, r3
 8006eca:	4553      	cmp	r3, sl
 8006ecc:	db33      	blt.n	8006f36 <__lshift+0xb6>
 8006ece:	6920      	ldr	r0, [r4, #16]
 8006ed0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006ed4:	f104 0314 	add.w	r3, r4, #20
 8006ed8:	f019 091f 	ands.w	r9, r9, #31
 8006edc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006ee0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006ee4:	d02b      	beq.n	8006f3e <__lshift+0xbe>
 8006ee6:	468a      	mov	sl, r1
 8006ee8:	2200      	movs	r2, #0
 8006eea:	f1c9 0e20 	rsb	lr, r9, #32
 8006eee:	6818      	ldr	r0, [r3, #0]
 8006ef0:	fa00 f009 	lsl.w	r0, r0, r9
 8006ef4:	4310      	orrs	r0, r2
 8006ef6:	f84a 0b04 	str.w	r0, [sl], #4
 8006efa:	f853 2b04 	ldr.w	r2, [r3], #4
 8006efe:	459c      	cmp	ip, r3
 8006f00:	fa22 f20e 	lsr.w	r2, r2, lr
 8006f04:	d8f3      	bhi.n	8006eee <__lshift+0x6e>
 8006f06:	ebac 0304 	sub.w	r3, ip, r4
 8006f0a:	3b15      	subs	r3, #21
 8006f0c:	f023 0303 	bic.w	r3, r3, #3
 8006f10:	3304      	adds	r3, #4
 8006f12:	f104 0015 	add.w	r0, r4, #21
 8006f16:	4560      	cmp	r0, ip
 8006f18:	bf88      	it	hi
 8006f1a:	2304      	movhi	r3, #4
 8006f1c:	50ca      	str	r2, [r1, r3]
 8006f1e:	b10a      	cbz	r2, 8006f24 <__lshift+0xa4>
 8006f20:	f108 0602 	add.w	r6, r8, #2
 8006f24:	3e01      	subs	r6, #1
 8006f26:	4638      	mov	r0, r7
 8006f28:	4621      	mov	r1, r4
 8006f2a:	612e      	str	r6, [r5, #16]
 8006f2c:	f7ff fde2 	bl	8006af4 <_Bfree>
 8006f30:	4628      	mov	r0, r5
 8006f32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f36:	f842 0f04 	str.w	r0, [r2, #4]!
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	e7c5      	b.n	8006eca <__lshift+0x4a>
 8006f3e:	3904      	subs	r1, #4
 8006f40:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f44:	459c      	cmp	ip, r3
 8006f46:	f841 2f04 	str.w	r2, [r1, #4]!
 8006f4a:	d8f9      	bhi.n	8006f40 <__lshift+0xc0>
 8006f4c:	e7ea      	b.n	8006f24 <__lshift+0xa4>
 8006f4e:	bf00      	nop
 8006f50:	08007a52 	.word	0x08007a52
 8006f54:	08007a63 	.word	0x08007a63

08006f58 <__mcmp>:
 8006f58:	4603      	mov	r3, r0
 8006f5a:	690a      	ldr	r2, [r1, #16]
 8006f5c:	6900      	ldr	r0, [r0, #16]
 8006f5e:	b530      	push	{r4, r5, lr}
 8006f60:	1a80      	subs	r0, r0, r2
 8006f62:	d10e      	bne.n	8006f82 <__mcmp+0x2a>
 8006f64:	3314      	adds	r3, #20
 8006f66:	3114      	adds	r1, #20
 8006f68:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006f6c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006f70:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006f74:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006f78:	4295      	cmp	r5, r2
 8006f7a:	d003      	beq.n	8006f84 <__mcmp+0x2c>
 8006f7c:	d205      	bcs.n	8006f8a <__mcmp+0x32>
 8006f7e:	f04f 30ff 	mov.w	r0, #4294967295
 8006f82:	bd30      	pop	{r4, r5, pc}
 8006f84:	42a3      	cmp	r3, r4
 8006f86:	d3f3      	bcc.n	8006f70 <__mcmp+0x18>
 8006f88:	e7fb      	b.n	8006f82 <__mcmp+0x2a>
 8006f8a:	2001      	movs	r0, #1
 8006f8c:	e7f9      	b.n	8006f82 <__mcmp+0x2a>
	...

08006f90 <__mdiff>:
 8006f90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f94:	4689      	mov	r9, r1
 8006f96:	4606      	mov	r6, r0
 8006f98:	4611      	mov	r1, r2
 8006f9a:	4648      	mov	r0, r9
 8006f9c:	4614      	mov	r4, r2
 8006f9e:	f7ff ffdb 	bl	8006f58 <__mcmp>
 8006fa2:	1e05      	subs	r5, r0, #0
 8006fa4:	d112      	bne.n	8006fcc <__mdiff+0x3c>
 8006fa6:	4629      	mov	r1, r5
 8006fa8:	4630      	mov	r0, r6
 8006faa:	f7ff fd63 	bl	8006a74 <_Balloc>
 8006fae:	4602      	mov	r2, r0
 8006fb0:	b928      	cbnz	r0, 8006fbe <__mdiff+0x2e>
 8006fb2:	f240 2137 	movw	r1, #567	@ 0x237
 8006fb6:	4b3e      	ldr	r3, [pc, #248]	@ (80070b0 <__mdiff+0x120>)
 8006fb8:	483e      	ldr	r0, [pc, #248]	@ (80070b4 <__mdiff+0x124>)
 8006fba:	f000 fb6f 	bl	800769c <__assert_func>
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006fc4:	4610      	mov	r0, r2
 8006fc6:	b003      	add	sp, #12
 8006fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fcc:	bfbc      	itt	lt
 8006fce:	464b      	movlt	r3, r9
 8006fd0:	46a1      	movlt	r9, r4
 8006fd2:	4630      	mov	r0, r6
 8006fd4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006fd8:	bfba      	itte	lt
 8006fda:	461c      	movlt	r4, r3
 8006fdc:	2501      	movlt	r5, #1
 8006fde:	2500      	movge	r5, #0
 8006fe0:	f7ff fd48 	bl	8006a74 <_Balloc>
 8006fe4:	4602      	mov	r2, r0
 8006fe6:	b918      	cbnz	r0, 8006ff0 <__mdiff+0x60>
 8006fe8:	f240 2145 	movw	r1, #581	@ 0x245
 8006fec:	4b30      	ldr	r3, [pc, #192]	@ (80070b0 <__mdiff+0x120>)
 8006fee:	e7e3      	b.n	8006fb8 <__mdiff+0x28>
 8006ff0:	f100 0b14 	add.w	fp, r0, #20
 8006ff4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006ff8:	f109 0310 	add.w	r3, r9, #16
 8006ffc:	60c5      	str	r5, [r0, #12]
 8006ffe:	f04f 0c00 	mov.w	ip, #0
 8007002:	f109 0514 	add.w	r5, r9, #20
 8007006:	46d9      	mov	r9, fp
 8007008:	6926      	ldr	r6, [r4, #16]
 800700a:	f104 0e14 	add.w	lr, r4, #20
 800700e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007012:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007016:	9301      	str	r3, [sp, #4]
 8007018:	9b01      	ldr	r3, [sp, #4]
 800701a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800701e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007022:	b281      	uxth	r1, r0
 8007024:	9301      	str	r3, [sp, #4]
 8007026:	fa1f f38a 	uxth.w	r3, sl
 800702a:	1a5b      	subs	r3, r3, r1
 800702c:	0c00      	lsrs	r0, r0, #16
 800702e:	4463      	add	r3, ip
 8007030:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007034:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007038:	b29b      	uxth	r3, r3
 800703a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800703e:	4576      	cmp	r6, lr
 8007040:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007044:	f849 3b04 	str.w	r3, [r9], #4
 8007048:	d8e6      	bhi.n	8007018 <__mdiff+0x88>
 800704a:	1b33      	subs	r3, r6, r4
 800704c:	3b15      	subs	r3, #21
 800704e:	f023 0303 	bic.w	r3, r3, #3
 8007052:	3415      	adds	r4, #21
 8007054:	3304      	adds	r3, #4
 8007056:	42a6      	cmp	r6, r4
 8007058:	bf38      	it	cc
 800705a:	2304      	movcc	r3, #4
 800705c:	441d      	add	r5, r3
 800705e:	445b      	add	r3, fp
 8007060:	461e      	mov	r6, r3
 8007062:	462c      	mov	r4, r5
 8007064:	4544      	cmp	r4, r8
 8007066:	d30e      	bcc.n	8007086 <__mdiff+0xf6>
 8007068:	f108 0103 	add.w	r1, r8, #3
 800706c:	1b49      	subs	r1, r1, r5
 800706e:	f021 0103 	bic.w	r1, r1, #3
 8007072:	3d03      	subs	r5, #3
 8007074:	45a8      	cmp	r8, r5
 8007076:	bf38      	it	cc
 8007078:	2100      	movcc	r1, #0
 800707a:	440b      	add	r3, r1
 800707c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007080:	b199      	cbz	r1, 80070aa <__mdiff+0x11a>
 8007082:	6117      	str	r7, [r2, #16]
 8007084:	e79e      	b.n	8006fc4 <__mdiff+0x34>
 8007086:	46e6      	mov	lr, ip
 8007088:	f854 1b04 	ldr.w	r1, [r4], #4
 800708c:	fa1f fc81 	uxth.w	ip, r1
 8007090:	44f4      	add	ip, lr
 8007092:	0c08      	lsrs	r0, r1, #16
 8007094:	4471      	add	r1, lr
 8007096:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800709a:	b289      	uxth	r1, r1
 800709c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80070a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80070a4:	f846 1b04 	str.w	r1, [r6], #4
 80070a8:	e7dc      	b.n	8007064 <__mdiff+0xd4>
 80070aa:	3f01      	subs	r7, #1
 80070ac:	e7e6      	b.n	800707c <__mdiff+0xec>
 80070ae:	bf00      	nop
 80070b0:	08007a52 	.word	0x08007a52
 80070b4:	08007a63 	.word	0x08007a63

080070b8 <__d2b>:
 80070b8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80070bc:	2101      	movs	r1, #1
 80070be:	4690      	mov	r8, r2
 80070c0:	4699      	mov	r9, r3
 80070c2:	9e08      	ldr	r6, [sp, #32]
 80070c4:	f7ff fcd6 	bl	8006a74 <_Balloc>
 80070c8:	4604      	mov	r4, r0
 80070ca:	b930      	cbnz	r0, 80070da <__d2b+0x22>
 80070cc:	4602      	mov	r2, r0
 80070ce:	f240 310f 	movw	r1, #783	@ 0x30f
 80070d2:	4b23      	ldr	r3, [pc, #140]	@ (8007160 <__d2b+0xa8>)
 80070d4:	4823      	ldr	r0, [pc, #140]	@ (8007164 <__d2b+0xac>)
 80070d6:	f000 fae1 	bl	800769c <__assert_func>
 80070da:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80070de:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80070e2:	b10d      	cbz	r5, 80070e8 <__d2b+0x30>
 80070e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80070e8:	9301      	str	r3, [sp, #4]
 80070ea:	f1b8 0300 	subs.w	r3, r8, #0
 80070ee:	d024      	beq.n	800713a <__d2b+0x82>
 80070f0:	4668      	mov	r0, sp
 80070f2:	9300      	str	r3, [sp, #0]
 80070f4:	f7ff fd85 	bl	8006c02 <__lo0bits>
 80070f8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80070fc:	b1d8      	cbz	r0, 8007136 <__d2b+0x7e>
 80070fe:	f1c0 0320 	rsb	r3, r0, #32
 8007102:	fa02 f303 	lsl.w	r3, r2, r3
 8007106:	430b      	orrs	r3, r1
 8007108:	40c2      	lsrs	r2, r0
 800710a:	6163      	str	r3, [r4, #20]
 800710c:	9201      	str	r2, [sp, #4]
 800710e:	9b01      	ldr	r3, [sp, #4]
 8007110:	2b00      	cmp	r3, #0
 8007112:	bf0c      	ite	eq
 8007114:	2201      	moveq	r2, #1
 8007116:	2202      	movne	r2, #2
 8007118:	61a3      	str	r3, [r4, #24]
 800711a:	6122      	str	r2, [r4, #16]
 800711c:	b1ad      	cbz	r5, 800714a <__d2b+0x92>
 800711e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007122:	4405      	add	r5, r0
 8007124:	6035      	str	r5, [r6, #0]
 8007126:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800712a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800712c:	6018      	str	r0, [r3, #0]
 800712e:	4620      	mov	r0, r4
 8007130:	b002      	add	sp, #8
 8007132:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007136:	6161      	str	r1, [r4, #20]
 8007138:	e7e9      	b.n	800710e <__d2b+0x56>
 800713a:	a801      	add	r0, sp, #4
 800713c:	f7ff fd61 	bl	8006c02 <__lo0bits>
 8007140:	9b01      	ldr	r3, [sp, #4]
 8007142:	2201      	movs	r2, #1
 8007144:	6163      	str	r3, [r4, #20]
 8007146:	3020      	adds	r0, #32
 8007148:	e7e7      	b.n	800711a <__d2b+0x62>
 800714a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800714e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007152:	6030      	str	r0, [r6, #0]
 8007154:	6918      	ldr	r0, [r3, #16]
 8007156:	f7ff fd35 	bl	8006bc4 <__hi0bits>
 800715a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800715e:	e7e4      	b.n	800712a <__d2b+0x72>
 8007160:	08007a52 	.word	0x08007a52
 8007164:	08007a63 	.word	0x08007a63

08007168 <__sfputc_r>:
 8007168:	6893      	ldr	r3, [r2, #8]
 800716a:	b410      	push	{r4}
 800716c:	3b01      	subs	r3, #1
 800716e:	2b00      	cmp	r3, #0
 8007170:	6093      	str	r3, [r2, #8]
 8007172:	da07      	bge.n	8007184 <__sfputc_r+0x1c>
 8007174:	6994      	ldr	r4, [r2, #24]
 8007176:	42a3      	cmp	r3, r4
 8007178:	db01      	blt.n	800717e <__sfputc_r+0x16>
 800717a:	290a      	cmp	r1, #10
 800717c:	d102      	bne.n	8007184 <__sfputc_r+0x1c>
 800717e:	bc10      	pop	{r4}
 8007180:	f000 b9da 	b.w	8007538 <__swbuf_r>
 8007184:	6813      	ldr	r3, [r2, #0]
 8007186:	1c58      	adds	r0, r3, #1
 8007188:	6010      	str	r0, [r2, #0]
 800718a:	7019      	strb	r1, [r3, #0]
 800718c:	4608      	mov	r0, r1
 800718e:	bc10      	pop	{r4}
 8007190:	4770      	bx	lr

08007192 <__sfputs_r>:
 8007192:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007194:	4606      	mov	r6, r0
 8007196:	460f      	mov	r7, r1
 8007198:	4614      	mov	r4, r2
 800719a:	18d5      	adds	r5, r2, r3
 800719c:	42ac      	cmp	r4, r5
 800719e:	d101      	bne.n	80071a4 <__sfputs_r+0x12>
 80071a0:	2000      	movs	r0, #0
 80071a2:	e007      	b.n	80071b4 <__sfputs_r+0x22>
 80071a4:	463a      	mov	r2, r7
 80071a6:	4630      	mov	r0, r6
 80071a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071ac:	f7ff ffdc 	bl	8007168 <__sfputc_r>
 80071b0:	1c43      	adds	r3, r0, #1
 80071b2:	d1f3      	bne.n	800719c <__sfputs_r+0xa>
 80071b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080071b8 <_vfiprintf_r>:
 80071b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071bc:	460d      	mov	r5, r1
 80071be:	4614      	mov	r4, r2
 80071c0:	4698      	mov	r8, r3
 80071c2:	4606      	mov	r6, r0
 80071c4:	b09d      	sub	sp, #116	@ 0x74
 80071c6:	b118      	cbz	r0, 80071d0 <_vfiprintf_r+0x18>
 80071c8:	6a03      	ldr	r3, [r0, #32]
 80071ca:	b90b      	cbnz	r3, 80071d0 <_vfiprintf_r+0x18>
 80071cc:	f7fe fbde 	bl	800598c <__sinit>
 80071d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80071d2:	07d9      	lsls	r1, r3, #31
 80071d4:	d405      	bmi.n	80071e2 <_vfiprintf_r+0x2a>
 80071d6:	89ab      	ldrh	r3, [r5, #12]
 80071d8:	059a      	lsls	r2, r3, #22
 80071da:	d402      	bmi.n	80071e2 <_vfiprintf_r+0x2a>
 80071dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80071de:	f7fe fcde 	bl	8005b9e <__retarget_lock_acquire_recursive>
 80071e2:	89ab      	ldrh	r3, [r5, #12]
 80071e4:	071b      	lsls	r3, r3, #28
 80071e6:	d501      	bpl.n	80071ec <_vfiprintf_r+0x34>
 80071e8:	692b      	ldr	r3, [r5, #16]
 80071ea:	b99b      	cbnz	r3, 8007214 <_vfiprintf_r+0x5c>
 80071ec:	4629      	mov	r1, r5
 80071ee:	4630      	mov	r0, r6
 80071f0:	f000 f9e0 	bl	80075b4 <__swsetup_r>
 80071f4:	b170      	cbz	r0, 8007214 <_vfiprintf_r+0x5c>
 80071f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80071f8:	07dc      	lsls	r4, r3, #31
 80071fa:	d504      	bpl.n	8007206 <_vfiprintf_r+0x4e>
 80071fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007200:	b01d      	add	sp, #116	@ 0x74
 8007202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007206:	89ab      	ldrh	r3, [r5, #12]
 8007208:	0598      	lsls	r0, r3, #22
 800720a:	d4f7      	bmi.n	80071fc <_vfiprintf_r+0x44>
 800720c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800720e:	f7fe fcc7 	bl	8005ba0 <__retarget_lock_release_recursive>
 8007212:	e7f3      	b.n	80071fc <_vfiprintf_r+0x44>
 8007214:	2300      	movs	r3, #0
 8007216:	9309      	str	r3, [sp, #36]	@ 0x24
 8007218:	2320      	movs	r3, #32
 800721a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800721e:	2330      	movs	r3, #48	@ 0x30
 8007220:	f04f 0901 	mov.w	r9, #1
 8007224:	f8cd 800c 	str.w	r8, [sp, #12]
 8007228:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80073d4 <_vfiprintf_r+0x21c>
 800722c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007230:	4623      	mov	r3, r4
 8007232:	469a      	mov	sl, r3
 8007234:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007238:	b10a      	cbz	r2, 800723e <_vfiprintf_r+0x86>
 800723a:	2a25      	cmp	r2, #37	@ 0x25
 800723c:	d1f9      	bne.n	8007232 <_vfiprintf_r+0x7a>
 800723e:	ebba 0b04 	subs.w	fp, sl, r4
 8007242:	d00b      	beq.n	800725c <_vfiprintf_r+0xa4>
 8007244:	465b      	mov	r3, fp
 8007246:	4622      	mov	r2, r4
 8007248:	4629      	mov	r1, r5
 800724a:	4630      	mov	r0, r6
 800724c:	f7ff ffa1 	bl	8007192 <__sfputs_r>
 8007250:	3001      	adds	r0, #1
 8007252:	f000 80a7 	beq.w	80073a4 <_vfiprintf_r+0x1ec>
 8007256:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007258:	445a      	add	r2, fp
 800725a:	9209      	str	r2, [sp, #36]	@ 0x24
 800725c:	f89a 3000 	ldrb.w	r3, [sl]
 8007260:	2b00      	cmp	r3, #0
 8007262:	f000 809f 	beq.w	80073a4 <_vfiprintf_r+0x1ec>
 8007266:	2300      	movs	r3, #0
 8007268:	f04f 32ff 	mov.w	r2, #4294967295
 800726c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007270:	f10a 0a01 	add.w	sl, sl, #1
 8007274:	9304      	str	r3, [sp, #16]
 8007276:	9307      	str	r3, [sp, #28]
 8007278:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800727c:	931a      	str	r3, [sp, #104]	@ 0x68
 800727e:	4654      	mov	r4, sl
 8007280:	2205      	movs	r2, #5
 8007282:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007286:	4853      	ldr	r0, [pc, #332]	@ (80073d4 <_vfiprintf_r+0x21c>)
 8007288:	f7fe fc8b 	bl	8005ba2 <memchr>
 800728c:	9a04      	ldr	r2, [sp, #16]
 800728e:	b9d8      	cbnz	r0, 80072c8 <_vfiprintf_r+0x110>
 8007290:	06d1      	lsls	r1, r2, #27
 8007292:	bf44      	itt	mi
 8007294:	2320      	movmi	r3, #32
 8007296:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800729a:	0713      	lsls	r3, r2, #28
 800729c:	bf44      	itt	mi
 800729e:	232b      	movmi	r3, #43	@ 0x2b
 80072a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80072a4:	f89a 3000 	ldrb.w	r3, [sl]
 80072a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80072aa:	d015      	beq.n	80072d8 <_vfiprintf_r+0x120>
 80072ac:	4654      	mov	r4, sl
 80072ae:	2000      	movs	r0, #0
 80072b0:	f04f 0c0a 	mov.w	ip, #10
 80072b4:	9a07      	ldr	r2, [sp, #28]
 80072b6:	4621      	mov	r1, r4
 80072b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072bc:	3b30      	subs	r3, #48	@ 0x30
 80072be:	2b09      	cmp	r3, #9
 80072c0:	d94b      	bls.n	800735a <_vfiprintf_r+0x1a2>
 80072c2:	b1b0      	cbz	r0, 80072f2 <_vfiprintf_r+0x13a>
 80072c4:	9207      	str	r2, [sp, #28]
 80072c6:	e014      	b.n	80072f2 <_vfiprintf_r+0x13a>
 80072c8:	eba0 0308 	sub.w	r3, r0, r8
 80072cc:	fa09 f303 	lsl.w	r3, r9, r3
 80072d0:	4313      	orrs	r3, r2
 80072d2:	46a2      	mov	sl, r4
 80072d4:	9304      	str	r3, [sp, #16]
 80072d6:	e7d2      	b.n	800727e <_vfiprintf_r+0xc6>
 80072d8:	9b03      	ldr	r3, [sp, #12]
 80072da:	1d19      	adds	r1, r3, #4
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	9103      	str	r1, [sp, #12]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	bfbb      	ittet	lt
 80072e4:	425b      	neglt	r3, r3
 80072e6:	f042 0202 	orrlt.w	r2, r2, #2
 80072ea:	9307      	strge	r3, [sp, #28]
 80072ec:	9307      	strlt	r3, [sp, #28]
 80072ee:	bfb8      	it	lt
 80072f0:	9204      	strlt	r2, [sp, #16]
 80072f2:	7823      	ldrb	r3, [r4, #0]
 80072f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80072f6:	d10a      	bne.n	800730e <_vfiprintf_r+0x156>
 80072f8:	7863      	ldrb	r3, [r4, #1]
 80072fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80072fc:	d132      	bne.n	8007364 <_vfiprintf_r+0x1ac>
 80072fe:	9b03      	ldr	r3, [sp, #12]
 8007300:	3402      	adds	r4, #2
 8007302:	1d1a      	adds	r2, r3, #4
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	9203      	str	r2, [sp, #12]
 8007308:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800730c:	9305      	str	r3, [sp, #20]
 800730e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80073d8 <_vfiprintf_r+0x220>
 8007312:	2203      	movs	r2, #3
 8007314:	4650      	mov	r0, sl
 8007316:	7821      	ldrb	r1, [r4, #0]
 8007318:	f7fe fc43 	bl	8005ba2 <memchr>
 800731c:	b138      	cbz	r0, 800732e <_vfiprintf_r+0x176>
 800731e:	2240      	movs	r2, #64	@ 0x40
 8007320:	9b04      	ldr	r3, [sp, #16]
 8007322:	eba0 000a 	sub.w	r0, r0, sl
 8007326:	4082      	lsls	r2, r0
 8007328:	4313      	orrs	r3, r2
 800732a:	3401      	adds	r4, #1
 800732c:	9304      	str	r3, [sp, #16]
 800732e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007332:	2206      	movs	r2, #6
 8007334:	4829      	ldr	r0, [pc, #164]	@ (80073dc <_vfiprintf_r+0x224>)
 8007336:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800733a:	f7fe fc32 	bl	8005ba2 <memchr>
 800733e:	2800      	cmp	r0, #0
 8007340:	d03f      	beq.n	80073c2 <_vfiprintf_r+0x20a>
 8007342:	4b27      	ldr	r3, [pc, #156]	@ (80073e0 <_vfiprintf_r+0x228>)
 8007344:	bb1b      	cbnz	r3, 800738e <_vfiprintf_r+0x1d6>
 8007346:	9b03      	ldr	r3, [sp, #12]
 8007348:	3307      	adds	r3, #7
 800734a:	f023 0307 	bic.w	r3, r3, #7
 800734e:	3308      	adds	r3, #8
 8007350:	9303      	str	r3, [sp, #12]
 8007352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007354:	443b      	add	r3, r7
 8007356:	9309      	str	r3, [sp, #36]	@ 0x24
 8007358:	e76a      	b.n	8007230 <_vfiprintf_r+0x78>
 800735a:	460c      	mov	r4, r1
 800735c:	2001      	movs	r0, #1
 800735e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007362:	e7a8      	b.n	80072b6 <_vfiprintf_r+0xfe>
 8007364:	2300      	movs	r3, #0
 8007366:	f04f 0c0a 	mov.w	ip, #10
 800736a:	4619      	mov	r1, r3
 800736c:	3401      	adds	r4, #1
 800736e:	9305      	str	r3, [sp, #20]
 8007370:	4620      	mov	r0, r4
 8007372:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007376:	3a30      	subs	r2, #48	@ 0x30
 8007378:	2a09      	cmp	r2, #9
 800737a:	d903      	bls.n	8007384 <_vfiprintf_r+0x1cc>
 800737c:	2b00      	cmp	r3, #0
 800737e:	d0c6      	beq.n	800730e <_vfiprintf_r+0x156>
 8007380:	9105      	str	r1, [sp, #20]
 8007382:	e7c4      	b.n	800730e <_vfiprintf_r+0x156>
 8007384:	4604      	mov	r4, r0
 8007386:	2301      	movs	r3, #1
 8007388:	fb0c 2101 	mla	r1, ip, r1, r2
 800738c:	e7f0      	b.n	8007370 <_vfiprintf_r+0x1b8>
 800738e:	ab03      	add	r3, sp, #12
 8007390:	9300      	str	r3, [sp, #0]
 8007392:	462a      	mov	r2, r5
 8007394:	4630      	mov	r0, r6
 8007396:	4b13      	ldr	r3, [pc, #76]	@ (80073e4 <_vfiprintf_r+0x22c>)
 8007398:	a904      	add	r1, sp, #16
 800739a:	f7fd feaf 	bl	80050fc <_printf_float>
 800739e:	4607      	mov	r7, r0
 80073a0:	1c78      	adds	r0, r7, #1
 80073a2:	d1d6      	bne.n	8007352 <_vfiprintf_r+0x19a>
 80073a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80073a6:	07d9      	lsls	r1, r3, #31
 80073a8:	d405      	bmi.n	80073b6 <_vfiprintf_r+0x1fe>
 80073aa:	89ab      	ldrh	r3, [r5, #12]
 80073ac:	059a      	lsls	r2, r3, #22
 80073ae:	d402      	bmi.n	80073b6 <_vfiprintf_r+0x1fe>
 80073b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80073b2:	f7fe fbf5 	bl	8005ba0 <__retarget_lock_release_recursive>
 80073b6:	89ab      	ldrh	r3, [r5, #12]
 80073b8:	065b      	lsls	r3, r3, #25
 80073ba:	f53f af1f 	bmi.w	80071fc <_vfiprintf_r+0x44>
 80073be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80073c0:	e71e      	b.n	8007200 <_vfiprintf_r+0x48>
 80073c2:	ab03      	add	r3, sp, #12
 80073c4:	9300      	str	r3, [sp, #0]
 80073c6:	462a      	mov	r2, r5
 80073c8:	4630      	mov	r0, r6
 80073ca:	4b06      	ldr	r3, [pc, #24]	@ (80073e4 <_vfiprintf_r+0x22c>)
 80073cc:	a904      	add	r1, sp, #16
 80073ce:	f7fe f933 	bl	8005638 <_printf_i>
 80073d2:	e7e4      	b.n	800739e <_vfiprintf_r+0x1e6>
 80073d4:	08007abc 	.word	0x08007abc
 80073d8:	08007ac2 	.word	0x08007ac2
 80073dc:	08007ac6 	.word	0x08007ac6
 80073e0:	080050fd 	.word	0x080050fd
 80073e4:	08007193 	.word	0x08007193

080073e8 <__sflush_r>:
 80073e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80073ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ee:	0716      	lsls	r6, r2, #28
 80073f0:	4605      	mov	r5, r0
 80073f2:	460c      	mov	r4, r1
 80073f4:	d454      	bmi.n	80074a0 <__sflush_r+0xb8>
 80073f6:	684b      	ldr	r3, [r1, #4]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	dc02      	bgt.n	8007402 <__sflush_r+0x1a>
 80073fc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80073fe:	2b00      	cmp	r3, #0
 8007400:	dd48      	ble.n	8007494 <__sflush_r+0xac>
 8007402:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007404:	2e00      	cmp	r6, #0
 8007406:	d045      	beq.n	8007494 <__sflush_r+0xac>
 8007408:	2300      	movs	r3, #0
 800740a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800740e:	682f      	ldr	r7, [r5, #0]
 8007410:	6a21      	ldr	r1, [r4, #32]
 8007412:	602b      	str	r3, [r5, #0]
 8007414:	d030      	beq.n	8007478 <__sflush_r+0x90>
 8007416:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007418:	89a3      	ldrh	r3, [r4, #12]
 800741a:	0759      	lsls	r1, r3, #29
 800741c:	d505      	bpl.n	800742a <__sflush_r+0x42>
 800741e:	6863      	ldr	r3, [r4, #4]
 8007420:	1ad2      	subs	r2, r2, r3
 8007422:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007424:	b10b      	cbz	r3, 800742a <__sflush_r+0x42>
 8007426:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007428:	1ad2      	subs	r2, r2, r3
 800742a:	2300      	movs	r3, #0
 800742c:	4628      	mov	r0, r5
 800742e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007430:	6a21      	ldr	r1, [r4, #32]
 8007432:	47b0      	blx	r6
 8007434:	1c43      	adds	r3, r0, #1
 8007436:	89a3      	ldrh	r3, [r4, #12]
 8007438:	d106      	bne.n	8007448 <__sflush_r+0x60>
 800743a:	6829      	ldr	r1, [r5, #0]
 800743c:	291d      	cmp	r1, #29
 800743e:	d82b      	bhi.n	8007498 <__sflush_r+0xb0>
 8007440:	4a28      	ldr	r2, [pc, #160]	@ (80074e4 <__sflush_r+0xfc>)
 8007442:	40ca      	lsrs	r2, r1
 8007444:	07d6      	lsls	r6, r2, #31
 8007446:	d527      	bpl.n	8007498 <__sflush_r+0xb0>
 8007448:	2200      	movs	r2, #0
 800744a:	6062      	str	r2, [r4, #4]
 800744c:	6922      	ldr	r2, [r4, #16]
 800744e:	04d9      	lsls	r1, r3, #19
 8007450:	6022      	str	r2, [r4, #0]
 8007452:	d504      	bpl.n	800745e <__sflush_r+0x76>
 8007454:	1c42      	adds	r2, r0, #1
 8007456:	d101      	bne.n	800745c <__sflush_r+0x74>
 8007458:	682b      	ldr	r3, [r5, #0]
 800745a:	b903      	cbnz	r3, 800745e <__sflush_r+0x76>
 800745c:	6560      	str	r0, [r4, #84]	@ 0x54
 800745e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007460:	602f      	str	r7, [r5, #0]
 8007462:	b1b9      	cbz	r1, 8007494 <__sflush_r+0xac>
 8007464:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007468:	4299      	cmp	r1, r3
 800746a:	d002      	beq.n	8007472 <__sflush_r+0x8a>
 800746c:	4628      	mov	r0, r5
 800746e:	f7ff fa03 	bl	8006878 <_free_r>
 8007472:	2300      	movs	r3, #0
 8007474:	6363      	str	r3, [r4, #52]	@ 0x34
 8007476:	e00d      	b.n	8007494 <__sflush_r+0xac>
 8007478:	2301      	movs	r3, #1
 800747a:	4628      	mov	r0, r5
 800747c:	47b0      	blx	r6
 800747e:	4602      	mov	r2, r0
 8007480:	1c50      	adds	r0, r2, #1
 8007482:	d1c9      	bne.n	8007418 <__sflush_r+0x30>
 8007484:	682b      	ldr	r3, [r5, #0]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d0c6      	beq.n	8007418 <__sflush_r+0x30>
 800748a:	2b1d      	cmp	r3, #29
 800748c:	d001      	beq.n	8007492 <__sflush_r+0xaa>
 800748e:	2b16      	cmp	r3, #22
 8007490:	d11d      	bne.n	80074ce <__sflush_r+0xe6>
 8007492:	602f      	str	r7, [r5, #0]
 8007494:	2000      	movs	r0, #0
 8007496:	e021      	b.n	80074dc <__sflush_r+0xf4>
 8007498:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800749c:	b21b      	sxth	r3, r3
 800749e:	e01a      	b.n	80074d6 <__sflush_r+0xee>
 80074a0:	690f      	ldr	r7, [r1, #16]
 80074a2:	2f00      	cmp	r7, #0
 80074a4:	d0f6      	beq.n	8007494 <__sflush_r+0xac>
 80074a6:	0793      	lsls	r3, r2, #30
 80074a8:	bf18      	it	ne
 80074aa:	2300      	movne	r3, #0
 80074ac:	680e      	ldr	r6, [r1, #0]
 80074ae:	bf08      	it	eq
 80074b0:	694b      	ldreq	r3, [r1, #20]
 80074b2:	1bf6      	subs	r6, r6, r7
 80074b4:	600f      	str	r7, [r1, #0]
 80074b6:	608b      	str	r3, [r1, #8]
 80074b8:	2e00      	cmp	r6, #0
 80074ba:	ddeb      	ble.n	8007494 <__sflush_r+0xac>
 80074bc:	4633      	mov	r3, r6
 80074be:	463a      	mov	r2, r7
 80074c0:	4628      	mov	r0, r5
 80074c2:	6a21      	ldr	r1, [r4, #32]
 80074c4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80074c8:	47e0      	blx	ip
 80074ca:	2800      	cmp	r0, #0
 80074cc:	dc07      	bgt.n	80074de <__sflush_r+0xf6>
 80074ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074d6:	f04f 30ff 	mov.w	r0, #4294967295
 80074da:	81a3      	strh	r3, [r4, #12]
 80074dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074de:	4407      	add	r7, r0
 80074e0:	1a36      	subs	r6, r6, r0
 80074e2:	e7e9      	b.n	80074b8 <__sflush_r+0xd0>
 80074e4:	20400001 	.word	0x20400001

080074e8 <_fflush_r>:
 80074e8:	b538      	push	{r3, r4, r5, lr}
 80074ea:	690b      	ldr	r3, [r1, #16]
 80074ec:	4605      	mov	r5, r0
 80074ee:	460c      	mov	r4, r1
 80074f0:	b913      	cbnz	r3, 80074f8 <_fflush_r+0x10>
 80074f2:	2500      	movs	r5, #0
 80074f4:	4628      	mov	r0, r5
 80074f6:	bd38      	pop	{r3, r4, r5, pc}
 80074f8:	b118      	cbz	r0, 8007502 <_fflush_r+0x1a>
 80074fa:	6a03      	ldr	r3, [r0, #32]
 80074fc:	b90b      	cbnz	r3, 8007502 <_fflush_r+0x1a>
 80074fe:	f7fe fa45 	bl	800598c <__sinit>
 8007502:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d0f3      	beq.n	80074f2 <_fflush_r+0xa>
 800750a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800750c:	07d0      	lsls	r0, r2, #31
 800750e:	d404      	bmi.n	800751a <_fflush_r+0x32>
 8007510:	0599      	lsls	r1, r3, #22
 8007512:	d402      	bmi.n	800751a <_fflush_r+0x32>
 8007514:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007516:	f7fe fb42 	bl	8005b9e <__retarget_lock_acquire_recursive>
 800751a:	4628      	mov	r0, r5
 800751c:	4621      	mov	r1, r4
 800751e:	f7ff ff63 	bl	80073e8 <__sflush_r>
 8007522:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007524:	4605      	mov	r5, r0
 8007526:	07da      	lsls	r2, r3, #31
 8007528:	d4e4      	bmi.n	80074f4 <_fflush_r+0xc>
 800752a:	89a3      	ldrh	r3, [r4, #12]
 800752c:	059b      	lsls	r3, r3, #22
 800752e:	d4e1      	bmi.n	80074f4 <_fflush_r+0xc>
 8007530:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007532:	f7fe fb35 	bl	8005ba0 <__retarget_lock_release_recursive>
 8007536:	e7dd      	b.n	80074f4 <_fflush_r+0xc>

08007538 <__swbuf_r>:
 8007538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800753a:	460e      	mov	r6, r1
 800753c:	4614      	mov	r4, r2
 800753e:	4605      	mov	r5, r0
 8007540:	b118      	cbz	r0, 800754a <__swbuf_r+0x12>
 8007542:	6a03      	ldr	r3, [r0, #32]
 8007544:	b90b      	cbnz	r3, 800754a <__swbuf_r+0x12>
 8007546:	f7fe fa21 	bl	800598c <__sinit>
 800754a:	69a3      	ldr	r3, [r4, #24]
 800754c:	60a3      	str	r3, [r4, #8]
 800754e:	89a3      	ldrh	r3, [r4, #12]
 8007550:	071a      	lsls	r2, r3, #28
 8007552:	d501      	bpl.n	8007558 <__swbuf_r+0x20>
 8007554:	6923      	ldr	r3, [r4, #16]
 8007556:	b943      	cbnz	r3, 800756a <__swbuf_r+0x32>
 8007558:	4621      	mov	r1, r4
 800755a:	4628      	mov	r0, r5
 800755c:	f000 f82a 	bl	80075b4 <__swsetup_r>
 8007560:	b118      	cbz	r0, 800756a <__swbuf_r+0x32>
 8007562:	f04f 37ff 	mov.w	r7, #4294967295
 8007566:	4638      	mov	r0, r7
 8007568:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800756a:	6823      	ldr	r3, [r4, #0]
 800756c:	6922      	ldr	r2, [r4, #16]
 800756e:	b2f6      	uxtb	r6, r6
 8007570:	1a98      	subs	r0, r3, r2
 8007572:	6963      	ldr	r3, [r4, #20]
 8007574:	4637      	mov	r7, r6
 8007576:	4283      	cmp	r3, r0
 8007578:	dc05      	bgt.n	8007586 <__swbuf_r+0x4e>
 800757a:	4621      	mov	r1, r4
 800757c:	4628      	mov	r0, r5
 800757e:	f7ff ffb3 	bl	80074e8 <_fflush_r>
 8007582:	2800      	cmp	r0, #0
 8007584:	d1ed      	bne.n	8007562 <__swbuf_r+0x2a>
 8007586:	68a3      	ldr	r3, [r4, #8]
 8007588:	3b01      	subs	r3, #1
 800758a:	60a3      	str	r3, [r4, #8]
 800758c:	6823      	ldr	r3, [r4, #0]
 800758e:	1c5a      	adds	r2, r3, #1
 8007590:	6022      	str	r2, [r4, #0]
 8007592:	701e      	strb	r6, [r3, #0]
 8007594:	6962      	ldr	r2, [r4, #20]
 8007596:	1c43      	adds	r3, r0, #1
 8007598:	429a      	cmp	r2, r3
 800759a:	d004      	beq.n	80075a6 <__swbuf_r+0x6e>
 800759c:	89a3      	ldrh	r3, [r4, #12]
 800759e:	07db      	lsls	r3, r3, #31
 80075a0:	d5e1      	bpl.n	8007566 <__swbuf_r+0x2e>
 80075a2:	2e0a      	cmp	r6, #10
 80075a4:	d1df      	bne.n	8007566 <__swbuf_r+0x2e>
 80075a6:	4621      	mov	r1, r4
 80075a8:	4628      	mov	r0, r5
 80075aa:	f7ff ff9d 	bl	80074e8 <_fflush_r>
 80075ae:	2800      	cmp	r0, #0
 80075b0:	d0d9      	beq.n	8007566 <__swbuf_r+0x2e>
 80075b2:	e7d6      	b.n	8007562 <__swbuf_r+0x2a>

080075b4 <__swsetup_r>:
 80075b4:	b538      	push	{r3, r4, r5, lr}
 80075b6:	4b29      	ldr	r3, [pc, #164]	@ (800765c <__swsetup_r+0xa8>)
 80075b8:	4605      	mov	r5, r0
 80075ba:	6818      	ldr	r0, [r3, #0]
 80075bc:	460c      	mov	r4, r1
 80075be:	b118      	cbz	r0, 80075c8 <__swsetup_r+0x14>
 80075c0:	6a03      	ldr	r3, [r0, #32]
 80075c2:	b90b      	cbnz	r3, 80075c8 <__swsetup_r+0x14>
 80075c4:	f7fe f9e2 	bl	800598c <__sinit>
 80075c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075cc:	0719      	lsls	r1, r3, #28
 80075ce:	d422      	bmi.n	8007616 <__swsetup_r+0x62>
 80075d0:	06da      	lsls	r2, r3, #27
 80075d2:	d407      	bmi.n	80075e4 <__swsetup_r+0x30>
 80075d4:	2209      	movs	r2, #9
 80075d6:	602a      	str	r2, [r5, #0]
 80075d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075dc:	f04f 30ff 	mov.w	r0, #4294967295
 80075e0:	81a3      	strh	r3, [r4, #12]
 80075e2:	e033      	b.n	800764c <__swsetup_r+0x98>
 80075e4:	0758      	lsls	r0, r3, #29
 80075e6:	d512      	bpl.n	800760e <__swsetup_r+0x5a>
 80075e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80075ea:	b141      	cbz	r1, 80075fe <__swsetup_r+0x4a>
 80075ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80075f0:	4299      	cmp	r1, r3
 80075f2:	d002      	beq.n	80075fa <__swsetup_r+0x46>
 80075f4:	4628      	mov	r0, r5
 80075f6:	f7ff f93f 	bl	8006878 <_free_r>
 80075fa:	2300      	movs	r3, #0
 80075fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80075fe:	89a3      	ldrh	r3, [r4, #12]
 8007600:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007604:	81a3      	strh	r3, [r4, #12]
 8007606:	2300      	movs	r3, #0
 8007608:	6063      	str	r3, [r4, #4]
 800760a:	6923      	ldr	r3, [r4, #16]
 800760c:	6023      	str	r3, [r4, #0]
 800760e:	89a3      	ldrh	r3, [r4, #12]
 8007610:	f043 0308 	orr.w	r3, r3, #8
 8007614:	81a3      	strh	r3, [r4, #12]
 8007616:	6923      	ldr	r3, [r4, #16]
 8007618:	b94b      	cbnz	r3, 800762e <__swsetup_r+0x7a>
 800761a:	89a3      	ldrh	r3, [r4, #12]
 800761c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007620:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007624:	d003      	beq.n	800762e <__swsetup_r+0x7a>
 8007626:	4621      	mov	r1, r4
 8007628:	4628      	mov	r0, r5
 800762a:	f000 f8c0 	bl	80077ae <__smakebuf_r>
 800762e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007632:	f013 0201 	ands.w	r2, r3, #1
 8007636:	d00a      	beq.n	800764e <__swsetup_r+0x9a>
 8007638:	2200      	movs	r2, #0
 800763a:	60a2      	str	r2, [r4, #8]
 800763c:	6962      	ldr	r2, [r4, #20]
 800763e:	4252      	negs	r2, r2
 8007640:	61a2      	str	r2, [r4, #24]
 8007642:	6922      	ldr	r2, [r4, #16]
 8007644:	b942      	cbnz	r2, 8007658 <__swsetup_r+0xa4>
 8007646:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800764a:	d1c5      	bne.n	80075d8 <__swsetup_r+0x24>
 800764c:	bd38      	pop	{r3, r4, r5, pc}
 800764e:	0799      	lsls	r1, r3, #30
 8007650:	bf58      	it	pl
 8007652:	6962      	ldrpl	r2, [r4, #20]
 8007654:	60a2      	str	r2, [r4, #8]
 8007656:	e7f4      	b.n	8007642 <__swsetup_r+0x8e>
 8007658:	2000      	movs	r0, #0
 800765a:	e7f7      	b.n	800764c <__swsetup_r+0x98>
 800765c:	20000048 	.word	0x20000048

08007660 <_sbrk_r>:
 8007660:	b538      	push	{r3, r4, r5, lr}
 8007662:	2300      	movs	r3, #0
 8007664:	4d05      	ldr	r5, [pc, #20]	@ (800767c <_sbrk_r+0x1c>)
 8007666:	4604      	mov	r4, r0
 8007668:	4608      	mov	r0, r1
 800766a:	602b      	str	r3, [r5, #0]
 800766c:	f7fa fca8 	bl	8001fc0 <_sbrk>
 8007670:	1c43      	adds	r3, r0, #1
 8007672:	d102      	bne.n	800767a <_sbrk_r+0x1a>
 8007674:	682b      	ldr	r3, [r5, #0]
 8007676:	b103      	cbz	r3, 800767a <_sbrk_r+0x1a>
 8007678:	6023      	str	r3, [r4, #0]
 800767a:	bd38      	pop	{r3, r4, r5, pc}
 800767c:	200004d4 	.word	0x200004d4

08007680 <memcpy>:
 8007680:	440a      	add	r2, r1
 8007682:	4291      	cmp	r1, r2
 8007684:	f100 33ff 	add.w	r3, r0, #4294967295
 8007688:	d100      	bne.n	800768c <memcpy+0xc>
 800768a:	4770      	bx	lr
 800768c:	b510      	push	{r4, lr}
 800768e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007692:	4291      	cmp	r1, r2
 8007694:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007698:	d1f9      	bne.n	800768e <memcpy+0xe>
 800769a:	bd10      	pop	{r4, pc}

0800769c <__assert_func>:
 800769c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800769e:	4614      	mov	r4, r2
 80076a0:	461a      	mov	r2, r3
 80076a2:	4b09      	ldr	r3, [pc, #36]	@ (80076c8 <__assert_func+0x2c>)
 80076a4:	4605      	mov	r5, r0
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	68d8      	ldr	r0, [r3, #12]
 80076aa:	b14c      	cbz	r4, 80076c0 <__assert_func+0x24>
 80076ac:	4b07      	ldr	r3, [pc, #28]	@ (80076cc <__assert_func+0x30>)
 80076ae:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80076b2:	9100      	str	r1, [sp, #0]
 80076b4:	462b      	mov	r3, r5
 80076b6:	4906      	ldr	r1, [pc, #24]	@ (80076d0 <__assert_func+0x34>)
 80076b8:	f000 f842 	bl	8007740 <fiprintf>
 80076bc:	f000 f8d6 	bl	800786c <abort>
 80076c0:	4b04      	ldr	r3, [pc, #16]	@ (80076d4 <__assert_func+0x38>)
 80076c2:	461c      	mov	r4, r3
 80076c4:	e7f3      	b.n	80076ae <__assert_func+0x12>
 80076c6:	bf00      	nop
 80076c8:	20000048 	.word	0x20000048
 80076cc:	08007ad7 	.word	0x08007ad7
 80076d0:	08007ae4 	.word	0x08007ae4
 80076d4:	08007b12 	.word	0x08007b12

080076d8 <_calloc_r>:
 80076d8:	b570      	push	{r4, r5, r6, lr}
 80076da:	fba1 5402 	umull	r5, r4, r1, r2
 80076de:	b934      	cbnz	r4, 80076ee <_calloc_r+0x16>
 80076e0:	4629      	mov	r1, r5
 80076e2:	f7ff f93b 	bl	800695c <_malloc_r>
 80076e6:	4606      	mov	r6, r0
 80076e8:	b928      	cbnz	r0, 80076f6 <_calloc_r+0x1e>
 80076ea:	4630      	mov	r0, r6
 80076ec:	bd70      	pop	{r4, r5, r6, pc}
 80076ee:	220c      	movs	r2, #12
 80076f0:	2600      	movs	r6, #0
 80076f2:	6002      	str	r2, [r0, #0]
 80076f4:	e7f9      	b.n	80076ea <_calloc_r+0x12>
 80076f6:	462a      	mov	r2, r5
 80076f8:	4621      	mov	r1, r4
 80076fa:	f7fe f9d2 	bl	8005aa2 <memset>
 80076fe:	e7f4      	b.n	80076ea <_calloc_r+0x12>

08007700 <__ascii_mbtowc>:
 8007700:	b082      	sub	sp, #8
 8007702:	b901      	cbnz	r1, 8007706 <__ascii_mbtowc+0x6>
 8007704:	a901      	add	r1, sp, #4
 8007706:	b142      	cbz	r2, 800771a <__ascii_mbtowc+0x1a>
 8007708:	b14b      	cbz	r3, 800771e <__ascii_mbtowc+0x1e>
 800770a:	7813      	ldrb	r3, [r2, #0]
 800770c:	600b      	str	r3, [r1, #0]
 800770e:	7812      	ldrb	r2, [r2, #0]
 8007710:	1e10      	subs	r0, r2, #0
 8007712:	bf18      	it	ne
 8007714:	2001      	movne	r0, #1
 8007716:	b002      	add	sp, #8
 8007718:	4770      	bx	lr
 800771a:	4610      	mov	r0, r2
 800771c:	e7fb      	b.n	8007716 <__ascii_mbtowc+0x16>
 800771e:	f06f 0001 	mvn.w	r0, #1
 8007722:	e7f8      	b.n	8007716 <__ascii_mbtowc+0x16>

08007724 <__ascii_wctomb>:
 8007724:	4603      	mov	r3, r0
 8007726:	4608      	mov	r0, r1
 8007728:	b141      	cbz	r1, 800773c <__ascii_wctomb+0x18>
 800772a:	2aff      	cmp	r2, #255	@ 0xff
 800772c:	d904      	bls.n	8007738 <__ascii_wctomb+0x14>
 800772e:	228a      	movs	r2, #138	@ 0x8a
 8007730:	f04f 30ff 	mov.w	r0, #4294967295
 8007734:	601a      	str	r2, [r3, #0]
 8007736:	4770      	bx	lr
 8007738:	2001      	movs	r0, #1
 800773a:	700a      	strb	r2, [r1, #0]
 800773c:	4770      	bx	lr
	...

08007740 <fiprintf>:
 8007740:	b40e      	push	{r1, r2, r3}
 8007742:	b503      	push	{r0, r1, lr}
 8007744:	4601      	mov	r1, r0
 8007746:	ab03      	add	r3, sp, #12
 8007748:	4805      	ldr	r0, [pc, #20]	@ (8007760 <fiprintf+0x20>)
 800774a:	f853 2b04 	ldr.w	r2, [r3], #4
 800774e:	6800      	ldr	r0, [r0, #0]
 8007750:	9301      	str	r3, [sp, #4]
 8007752:	f7ff fd31 	bl	80071b8 <_vfiprintf_r>
 8007756:	b002      	add	sp, #8
 8007758:	f85d eb04 	ldr.w	lr, [sp], #4
 800775c:	b003      	add	sp, #12
 800775e:	4770      	bx	lr
 8007760:	20000048 	.word	0x20000048

08007764 <__swhatbuf_r>:
 8007764:	b570      	push	{r4, r5, r6, lr}
 8007766:	460c      	mov	r4, r1
 8007768:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800776c:	4615      	mov	r5, r2
 800776e:	2900      	cmp	r1, #0
 8007770:	461e      	mov	r6, r3
 8007772:	b096      	sub	sp, #88	@ 0x58
 8007774:	da0c      	bge.n	8007790 <__swhatbuf_r+0x2c>
 8007776:	89a3      	ldrh	r3, [r4, #12]
 8007778:	2100      	movs	r1, #0
 800777a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800777e:	bf14      	ite	ne
 8007780:	2340      	movne	r3, #64	@ 0x40
 8007782:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007786:	2000      	movs	r0, #0
 8007788:	6031      	str	r1, [r6, #0]
 800778a:	602b      	str	r3, [r5, #0]
 800778c:	b016      	add	sp, #88	@ 0x58
 800778e:	bd70      	pop	{r4, r5, r6, pc}
 8007790:	466a      	mov	r2, sp
 8007792:	f000 f849 	bl	8007828 <_fstat_r>
 8007796:	2800      	cmp	r0, #0
 8007798:	dbed      	blt.n	8007776 <__swhatbuf_r+0x12>
 800779a:	9901      	ldr	r1, [sp, #4]
 800779c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80077a0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80077a4:	4259      	negs	r1, r3
 80077a6:	4159      	adcs	r1, r3
 80077a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80077ac:	e7eb      	b.n	8007786 <__swhatbuf_r+0x22>

080077ae <__smakebuf_r>:
 80077ae:	898b      	ldrh	r3, [r1, #12]
 80077b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077b2:	079d      	lsls	r5, r3, #30
 80077b4:	4606      	mov	r6, r0
 80077b6:	460c      	mov	r4, r1
 80077b8:	d507      	bpl.n	80077ca <__smakebuf_r+0x1c>
 80077ba:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80077be:	6023      	str	r3, [r4, #0]
 80077c0:	6123      	str	r3, [r4, #16]
 80077c2:	2301      	movs	r3, #1
 80077c4:	6163      	str	r3, [r4, #20]
 80077c6:	b003      	add	sp, #12
 80077c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077ca:	466a      	mov	r2, sp
 80077cc:	ab01      	add	r3, sp, #4
 80077ce:	f7ff ffc9 	bl	8007764 <__swhatbuf_r>
 80077d2:	9f00      	ldr	r7, [sp, #0]
 80077d4:	4605      	mov	r5, r0
 80077d6:	4639      	mov	r1, r7
 80077d8:	4630      	mov	r0, r6
 80077da:	f7ff f8bf 	bl	800695c <_malloc_r>
 80077de:	b948      	cbnz	r0, 80077f4 <__smakebuf_r+0x46>
 80077e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077e4:	059a      	lsls	r2, r3, #22
 80077e6:	d4ee      	bmi.n	80077c6 <__smakebuf_r+0x18>
 80077e8:	f023 0303 	bic.w	r3, r3, #3
 80077ec:	f043 0302 	orr.w	r3, r3, #2
 80077f0:	81a3      	strh	r3, [r4, #12]
 80077f2:	e7e2      	b.n	80077ba <__smakebuf_r+0xc>
 80077f4:	89a3      	ldrh	r3, [r4, #12]
 80077f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80077fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077fe:	81a3      	strh	r3, [r4, #12]
 8007800:	9b01      	ldr	r3, [sp, #4]
 8007802:	6020      	str	r0, [r4, #0]
 8007804:	b15b      	cbz	r3, 800781e <__smakebuf_r+0x70>
 8007806:	4630      	mov	r0, r6
 8007808:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800780c:	f000 f81e 	bl	800784c <_isatty_r>
 8007810:	b128      	cbz	r0, 800781e <__smakebuf_r+0x70>
 8007812:	89a3      	ldrh	r3, [r4, #12]
 8007814:	f023 0303 	bic.w	r3, r3, #3
 8007818:	f043 0301 	orr.w	r3, r3, #1
 800781c:	81a3      	strh	r3, [r4, #12]
 800781e:	89a3      	ldrh	r3, [r4, #12]
 8007820:	431d      	orrs	r5, r3
 8007822:	81a5      	strh	r5, [r4, #12]
 8007824:	e7cf      	b.n	80077c6 <__smakebuf_r+0x18>
	...

08007828 <_fstat_r>:
 8007828:	b538      	push	{r3, r4, r5, lr}
 800782a:	2300      	movs	r3, #0
 800782c:	4d06      	ldr	r5, [pc, #24]	@ (8007848 <_fstat_r+0x20>)
 800782e:	4604      	mov	r4, r0
 8007830:	4608      	mov	r0, r1
 8007832:	4611      	mov	r1, r2
 8007834:	602b      	str	r3, [r5, #0]
 8007836:	f7fa fb9d 	bl	8001f74 <_fstat>
 800783a:	1c43      	adds	r3, r0, #1
 800783c:	d102      	bne.n	8007844 <_fstat_r+0x1c>
 800783e:	682b      	ldr	r3, [r5, #0]
 8007840:	b103      	cbz	r3, 8007844 <_fstat_r+0x1c>
 8007842:	6023      	str	r3, [r4, #0]
 8007844:	bd38      	pop	{r3, r4, r5, pc}
 8007846:	bf00      	nop
 8007848:	200004d4 	.word	0x200004d4

0800784c <_isatty_r>:
 800784c:	b538      	push	{r3, r4, r5, lr}
 800784e:	2300      	movs	r3, #0
 8007850:	4d05      	ldr	r5, [pc, #20]	@ (8007868 <_isatty_r+0x1c>)
 8007852:	4604      	mov	r4, r0
 8007854:	4608      	mov	r0, r1
 8007856:	602b      	str	r3, [r5, #0]
 8007858:	f7fa fb9b 	bl	8001f92 <_isatty>
 800785c:	1c43      	adds	r3, r0, #1
 800785e:	d102      	bne.n	8007866 <_isatty_r+0x1a>
 8007860:	682b      	ldr	r3, [r5, #0]
 8007862:	b103      	cbz	r3, 8007866 <_isatty_r+0x1a>
 8007864:	6023      	str	r3, [r4, #0]
 8007866:	bd38      	pop	{r3, r4, r5, pc}
 8007868:	200004d4 	.word	0x200004d4

0800786c <abort>:
 800786c:	2006      	movs	r0, #6
 800786e:	b508      	push	{r3, lr}
 8007870:	f000 f82c 	bl	80078cc <raise>
 8007874:	2001      	movs	r0, #1
 8007876:	f7fa fb2e 	bl	8001ed6 <_exit>

0800787a <_raise_r>:
 800787a:	291f      	cmp	r1, #31
 800787c:	b538      	push	{r3, r4, r5, lr}
 800787e:	4605      	mov	r5, r0
 8007880:	460c      	mov	r4, r1
 8007882:	d904      	bls.n	800788e <_raise_r+0x14>
 8007884:	2316      	movs	r3, #22
 8007886:	6003      	str	r3, [r0, #0]
 8007888:	f04f 30ff 	mov.w	r0, #4294967295
 800788c:	bd38      	pop	{r3, r4, r5, pc}
 800788e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007890:	b112      	cbz	r2, 8007898 <_raise_r+0x1e>
 8007892:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007896:	b94b      	cbnz	r3, 80078ac <_raise_r+0x32>
 8007898:	4628      	mov	r0, r5
 800789a:	f000 f831 	bl	8007900 <_getpid_r>
 800789e:	4622      	mov	r2, r4
 80078a0:	4601      	mov	r1, r0
 80078a2:	4628      	mov	r0, r5
 80078a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80078a8:	f000 b818 	b.w	80078dc <_kill_r>
 80078ac:	2b01      	cmp	r3, #1
 80078ae:	d00a      	beq.n	80078c6 <_raise_r+0x4c>
 80078b0:	1c59      	adds	r1, r3, #1
 80078b2:	d103      	bne.n	80078bc <_raise_r+0x42>
 80078b4:	2316      	movs	r3, #22
 80078b6:	6003      	str	r3, [r0, #0]
 80078b8:	2001      	movs	r0, #1
 80078ba:	e7e7      	b.n	800788c <_raise_r+0x12>
 80078bc:	2100      	movs	r1, #0
 80078be:	4620      	mov	r0, r4
 80078c0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80078c4:	4798      	blx	r3
 80078c6:	2000      	movs	r0, #0
 80078c8:	e7e0      	b.n	800788c <_raise_r+0x12>
	...

080078cc <raise>:
 80078cc:	4b02      	ldr	r3, [pc, #8]	@ (80078d8 <raise+0xc>)
 80078ce:	4601      	mov	r1, r0
 80078d0:	6818      	ldr	r0, [r3, #0]
 80078d2:	f7ff bfd2 	b.w	800787a <_raise_r>
 80078d6:	bf00      	nop
 80078d8:	20000048 	.word	0x20000048

080078dc <_kill_r>:
 80078dc:	b538      	push	{r3, r4, r5, lr}
 80078de:	2300      	movs	r3, #0
 80078e0:	4d06      	ldr	r5, [pc, #24]	@ (80078fc <_kill_r+0x20>)
 80078e2:	4604      	mov	r4, r0
 80078e4:	4608      	mov	r0, r1
 80078e6:	4611      	mov	r1, r2
 80078e8:	602b      	str	r3, [r5, #0]
 80078ea:	f7fa fae4 	bl	8001eb6 <_kill>
 80078ee:	1c43      	adds	r3, r0, #1
 80078f0:	d102      	bne.n	80078f8 <_kill_r+0x1c>
 80078f2:	682b      	ldr	r3, [r5, #0]
 80078f4:	b103      	cbz	r3, 80078f8 <_kill_r+0x1c>
 80078f6:	6023      	str	r3, [r4, #0]
 80078f8:	bd38      	pop	{r3, r4, r5, pc}
 80078fa:	bf00      	nop
 80078fc:	200004d4 	.word	0x200004d4

08007900 <_getpid_r>:
 8007900:	f7fa bad2 	b.w	8001ea8 <_getpid>

08007904 <_init>:
 8007904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007906:	bf00      	nop
 8007908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800790a:	bc08      	pop	{r3}
 800790c:	469e      	mov	lr, r3
 800790e:	4770      	bx	lr

08007910 <_fini>:
 8007910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007912:	bf00      	nop
 8007914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007916:	bc08      	pop	{r3}
 8007918:	469e      	mov	lr, r3
 800791a:	4770      	bx	lr
