
---------- Begin Simulation Statistics ----------
final_tick                                  311963000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     51                       # Simulator instruction rate (inst/s)
host_mem_usage                                5547348                       # Number of bytes of host memory used
host_op_rate                                       52                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   254.33                       # Real time elapsed on the host
host_tick_rate                                1222241                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       12854                       # Number of instructions simulated
sim_ops                                         13240                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000311                       # Number of seconds simulated
sim_ticks                                   310854000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.038238                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    4477                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4812                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               202                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2567                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              26                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               22                       # Number of indirect misses.
system.cpu.branchPred.lookups                    5266                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     266                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            7                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    138359                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     6534                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               154                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       2307                       # Number of branches committed
system.cpu.commit.bw_lim_events                    56                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               2                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6118                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                12818                       # Number of instructions committed
system.cpu.commit.committedOps                  13196                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       319054                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.041360                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.297795                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       310473     97.31%     97.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         5894      1.85%     99.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1305      0.41%     99.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1178      0.37%     99.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4           76      0.02%     99.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           35      0.01%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           28      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            9      0.00%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           56      0.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       319054                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   52                       # Number of function calls committed.
system.cpu.commit.int_insts                     11015                       # Number of committed integer instructions.
system.cpu.commit.loads                          1764                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             6570     49.79%     49.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               2      0.02%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1764     13.37%     63.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4860     36.83%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             13196                       # Class of committed instruction
system.cpu.commit.refs                           6624                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       12818                       # Number of Instructions Simulated
system.cpu.committedOps                         13196                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              48.502731                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        48.502731                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                191094                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    48                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 4139                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  19559                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   122980                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      5275                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    156                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   164                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   387                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                        5266                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      3363                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        179312                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   168                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          19943                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3795                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     408                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.008470                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             136581                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               4747                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.032078                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             319892                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.065181                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.545809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   312889     97.81%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2584      0.81%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1366      0.43%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      820      0.26%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      265      0.08%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1118      0.35%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      132      0.04%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      111      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      607      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               319892                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          301816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  157                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4350                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.071353                       # Inst execution rate
system.cpu.iew.exec_refs                        35077                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5081                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  117835                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2838                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  7                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5426                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               19345                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 29996                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                26                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 44361                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     58                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 35121                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    156                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 35209                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        28232                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1074                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          566                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             39                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                      7388                       # num instructions consuming a value
system.cpu.iew.wb_count                         16129                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.807390                       # average fanout of values written-back
system.cpu.iew.wb_producers                      5965                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.025943                       # insts written-back per cycle
system.cpu.iew.wb_sent                          44361                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    43641                       # number of integer regfile reads
system.cpu.int_regfile_writes                    4736                       # number of integer regfile writes
system.cpu.ipc                               0.020617                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.020617                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  9300     20.95%     20.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.01%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                29998     67.58%     88.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5085     11.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  44387                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        6156                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.138689                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       7      0.11%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   6073     98.65%     98.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    76      1.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  50543                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             414840                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        16129                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             25490                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      19338                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     44387                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   7                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                18                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        14788                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        319892                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.138756                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.645696                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              301039     94.11%     94.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                8158      2.55%     96.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2694      0.84%     97.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1413      0.44%     97.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                6425      2.01%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  95      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  53      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  11      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   4      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          319892                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.071395                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2838                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5426                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  543952                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                           621708                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  158780                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 10435                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  19754                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   123179                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  28597                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 88499                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  19393                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               14667                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      5434                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    156                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 29615                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4229                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            21888                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2728                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  3                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3142                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              3                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       338297                       # The number of ROB reads
system.cpu.rob.rob_writes                       39469                       # The number of ROB writes
system.cpu.timesIdled                            5547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               5120                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              5120                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4852                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4852                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        13218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 19944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       215232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        25623                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 240855                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            10001                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10001    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              10001                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7440300                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4183000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5044500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                5384                       # Transaction distribution
system.membus.trans_dist::ReadResp               5384                       # Transaction distribution
system.membus.trans_dist::WriteReq               6388                       # Transaction distribution
system.membus.trans_dist::WriteResp              6388                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port         7380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        19942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         3602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         3602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port       215952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        24312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          187                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       240791                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  306843                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12544                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12544                       # Request fanout histogram
system.membus.reqLayer6.occupancy            18951608                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              327500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4165469                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2934500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           25185500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.1                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq          265                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp          265                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1536                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1536                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         3602                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3981                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3981    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3981                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      7963500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      2858000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.isp.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma        49152                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.isp.system.acctest.isp       114688                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total           163840                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma        16900                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.isp.system.acctest.isp        49152                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total         66052                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma         1536                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.isp.system.acctest.isp       114688                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total            116224                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma          529                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.isp.system.acctest.isp        49152                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            49681                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma    158119246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.isp.system.acctest.isp    368944907                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           527064152                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     54366358                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.isp.system.acctest.isp    158119246                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total          212485604                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma    212485604                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.isp.system.acctest.isp    527064152                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          739549756                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         1671                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         1671                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq          581                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp          581                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          338                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          374                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         4504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          169                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          187                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total        66239                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        36500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy      4417312                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          1.4                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       291000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       322000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      5905000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          1.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       215168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       215952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       215168                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       215168                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3362                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          328                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3690                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    692183469                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      2522084                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      694705553                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    692183469                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    692183469                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    692183469                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      2522084                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     694705553                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst         3363                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data         6609                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9972                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst    170275499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data     92047000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    262322499                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50632.024680                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 13927.523075                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 26305.906438                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst         3363                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         1757                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         5120                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst    170275499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data     92047000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    262322499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50632.024680                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 52388.730791                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 51234.863086                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data         4852                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         4852                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           5472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              22372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data        18840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           67992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data           4716                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6252                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       54366358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          17603119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              71969478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma     158119246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         60607230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            218726476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma     212485604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78210350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            290695954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      2065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000266544000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           31                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           31                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6308                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2079                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1558                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6252                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1832                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7020                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    787                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4912                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               241                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32975500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                53875500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31555.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51555.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       690                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      958                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1931                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  1185                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    83                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   528                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 5472                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 1536                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     11                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    405.894737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   335.099217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.100099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             3      1.21%      1.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           34     13.77%     14.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            9      3.64%     18.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           11      4.45%     23.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            7      2.83%     25.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            5      2.02%     27.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            3      1.21%     29.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           13      5.26%     34.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          162     65.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          247                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           31                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.612903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    159.598387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             29     93.55%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      3.23%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      3.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            31                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           31                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      67.548387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.853929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    275.502794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             30     96.77%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1536-1567            1      3.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            31                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  33440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   67008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   22372                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                67992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       107.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       215.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     71.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    218.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     310748500                       # Total gap between requests
system.mem_ctrls.avgGap                      39788.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        16896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        27392                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data         2284                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 54353490.706247948110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7566252.967631106265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 88118537.963159546256                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 7347500.755981908180                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma          529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2304                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data         4716                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma     40993500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12882000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    631732500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data   7069508326                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77492.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data      9886.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    274189.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   1499047.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy               446250                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         232377.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1228920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1959984                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy          1934400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          7955481                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     4297912.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       18055325.400000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         58.082976                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    129411500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     10400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    172151500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       311963000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst         3363                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         3363                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst    222447000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total    222447000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66145.405888                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66145.405888                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst         3363                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         3363                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst    222447000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total    222447000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66145.405888                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66145.405888                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    114011000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    114011000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 17250.870026                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 17250.870026                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1757                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1757                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    114011000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    114011000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 64889.584519                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 64889.584519                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4852                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4852                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    311963000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  311966000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     51                       # Simulator instruction rate (inst/s)
host_mem_usage                                5547348                       # Number of bytes of host memory used
host_op_rate                                       52                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   254.39                       # Real time elapsed on the host
host_tick_rate                                1221950                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       12856                       # Number of instructions simulated
sim_ops                                         13242                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000311                       # Number of seconds simulated
sim_ticks                                   310857000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.038238                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    4477                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4812                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               202                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2567                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              26                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               22                       # Number of indirect misses.
system.cpu.branchPred.lookups                    5266                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     266                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            7                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    138362                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     6534                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               154                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       2307                       # Number of branches committed
system.cpu.commit.bw_lim_events                    56                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               3                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6118                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                12820                       # Number of instructions committed
system.cpu.commit.committedOps                  13198                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       319060                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.041365                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.297812                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       310478     97.31%     97.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         5894      1.85%     99.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1306      0.41%     99.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1178      0.37%     99.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4           76      0.02%     99.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           35      0.01%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           28      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            9      0.00%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           56      0.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       319060                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   52                       # Number of function calls committed.
system.cpu.commit.int_insts                     11017                       # Number of committed integer instructions.
system.cpu.commit.loads                          1764                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             6572     49.80%     49.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               2      0.02%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     49.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1764     13.37%     63.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4860     36.82%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             13198                       # Class of committed instruction
system.cpu.commit.refs                           6624                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       12820                       # Number of Instructions Simulated
system.cpu.committedOps                         13198                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              48.495632                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        48.495632                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                191094                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    48                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 4139                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  19559                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   122986                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      5275                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    156                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   164                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   387                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                        5266                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      3363                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        179312                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   168                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          19943                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3795                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     408                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.008470                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             136587                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               4747                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.032077                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             319898                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.065180                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.545804                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   312895     97.81%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2584      0.81%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1366      0.43%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      820      0.26%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      265      0.08%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1118      0.35%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      132      0.04%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      111      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      607      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               319898                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          301816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  157                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4350                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.071354                       # Inst execution rate
system.cpu.iew.exec_refs                        35077                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5081                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  117835                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2838                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  7                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5426                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               19345                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 29996                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                26                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 44362                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     58                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 35121                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    156                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 35209                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        28232                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1074                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          566                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             39                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                      7388                       # num instructions consuming a value
system.cpu.iew.wb_count                         16130                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.807390                       # average fanout of values written-back
system.cpu.iew.wb_producers                      5965                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.025944                       # insts written-back per cycle
system.cpu.iew.wb_sent                          44362                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    43643                       # number of integer regfile reads
system.cpu.int_regfile_writes                    4736                       # number of integer regfile writes
system.cpu.ipc                               0.020620                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.020620                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  9300     20.95%     20.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.01%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     20.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                29998     67.58%     88.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5085     11.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  44388                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        6156                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.138686                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       7      0.11%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   6073     98.65%     98.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    76      1.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  50543                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             414848                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        16130                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             25490                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      19338                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     44388                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   7                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                18                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        14788                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        319898                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.138757                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.645692                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              301044     94.11%     94.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                8159      2.55%     96.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2694      0.84%     97.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1413      0.44%     97.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                6425      2.01%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  95      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  53      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  11      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   4      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          319898                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.071396                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2838                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5426                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  543958                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                           621714                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  158780                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 10436                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  19754                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   123185                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  28597                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 88499                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  19393                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               14667                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      5434                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    156                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 29615                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4229                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            21888                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2728                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  3                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3142                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              3                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       338305                       # The number of ROB reads
system.cpu.rob.rob_writes                       39471                       # The number of ROB writes
system.cpu.timesIdled                            5547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               5120                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              5120                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4852                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4852                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        13218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 19944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       215232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        25623                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 240855                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            10001                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10001    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              10001                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7440300                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4183000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5044500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                5384                       # Transaction distribution
system.membus.trans_dist::ReadResp               5384                       # Transaction distribution
system.membus.trans_dist::WriteReq               6388                       # Transaction distribution
system.membus.trans_dist::WriteResp              6388                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port         7380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        19942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         3602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         3602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port       215952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        24312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          187                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       240791                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  306843                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12544                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12544                       # Request fanout histogram
system.membus.reqLayer6.occupancy            18951608                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              327500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4165469                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2934500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           25185500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.1                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq          265                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp          265                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1536                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1536                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         3602                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3981                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3981    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3981                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      7963500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      2858000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.isp.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma        49152                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.isp.system.acctest.isp       114688                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total           163840                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma        16900                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.isp.system.acctest.isp        49152                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total         66052                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma         1536                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.isp.system.acctest.isp       114688                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total            116224                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma          529                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.isp.system.acctest.isp        49152                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            49681                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma    158117720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.isp.system.acctest.isp    368941346                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           527059066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     54365834                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.isp.system.acctest.isp    158117720                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total          212483554                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma    212483554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.isp.system.acctest.isp    527059066                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          739542619                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         1671                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         1671                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq          581                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp          581                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          338                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          374                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         4504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          169                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          187                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total        66239                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        36500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy      4417312                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          1.4                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       291000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       322000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      5905000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          1.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       215168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       215952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       215168                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       215168                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3362                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          328                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3690                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    692176789                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      2522060                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      694698849                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    692176789                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    692176789                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    692176789                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      2522060                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     694698849                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst         3363                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data         6609                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9972                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst    170275499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data     92047000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    262322499                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50632.024680                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 13927.523075                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 26305.906438                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst         3363                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         1757                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         5120                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst    170275499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data     92047000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    262322499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50632.024680                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 52388.730791                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 51234.863086                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data         4852                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         4852                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           5472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              22372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data        18840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           67992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data           4716                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6252                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       54365834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          17602949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              71968783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma     158117720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         60606645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            218724365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma     212483554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78209595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            290693148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      2065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000266544000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           31                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           31                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6308                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2079                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1558                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6252                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1832                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7020                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    787                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4912                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               241                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32975500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                53875500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31555.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51555.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       690                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      958                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1931                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  1185                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    83                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   528                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 5472                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 1536                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     11                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    405.894737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   335.099217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.100099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             3      1.21%      1.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           34     13.77%     14.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            9      3.64%     18.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           11      4.45%     23.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            7      2.83%     25.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            5      2.02%     27.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            3      1.21%     29.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           13      5.26%     34.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          162     65.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          247                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           31                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.612903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    159.598387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             29     93.55%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      3.23%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      3.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            31                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           31                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      67.548387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.853929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    275.502794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             30     96.77%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1536-1567            1      3.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            31                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  33440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   67008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   22372                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                67992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       107.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       215.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     71.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    218.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     310748500                       # Total gap between requests
system.mem_ctrls.avgGap                      39788.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        16896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        27392                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data         2284                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 54352966.154855772853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7566179.947692991234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 88117687.554084360600                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 7347429.847164452076                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma          529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2304                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data         4716                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma     40993500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12882000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    631732500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data   7069508326                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77492.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data      9886.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    274189.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   1499047.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy               446250                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         232377.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1228920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1959984                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy          1934400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          7955592                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     4297912.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       18055436.400000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         58.082772                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    129411500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     10400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    172154500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       311966000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst         3363                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         3363                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst    222447000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total    222447000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66145.405888                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66145.405888                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst         3363                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         3363                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst    222447000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total    222447000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66145.405888                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66145.405888                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    114011000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    114011000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 17250.870026                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 17250.870026                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1757                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1757                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    114011000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    114011000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 64889.584519                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 64889.584519                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4852                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4852                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    311966000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------
