#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Mar 10 10:22:45 2017
# Process ID: 4544
# Current directory: E:/Lin/vivado_learing/Gmode
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3788 E:\Lin\vivado_learing\Gmode\gpsImode_Proj.xpr
# Log file: E:/Lin/vivado_learing/Gmode/vivado.log
# Journal file: E:/Lin/vivado_learing/Gmode\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Lin/vivado_learing/Gmode/gpsImode_Proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1033.805 ; gain = 330.191
update_compile_order -fileset sources_1
open_bd_design {E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - ch1_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /ch1_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - ch1_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /ch1_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - ch2_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /ch2_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - ch2_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /ch2_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - gps1_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /gps1_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - gps1_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /gps1_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - gps2_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /gps2_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - gps2_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /gps2_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - start_tri_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /start_tri_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - start_tri_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /start_tri_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:newGpsIp:1.0 - newGpsIp_0
Adding cell -- xilinx.com:user:myImode:1.0 - myGmode_0
Adding cell -- xilinx.com:user:dec_pwm:1.0 - dec_pwm_0
Adding cell -- xilinx.com:user:myip_fifo_ctrl:1.0 - myip_fifo_ctrl_0
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - delay1_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /delay1_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - delay1_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /delay1_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - delay2_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /delay2_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - delay2_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /delay2_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - delay3_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /delay3_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - delay3_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /delay3_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - delay4_fifo1
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /delay4_fifo1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.1 - delay4_fifo2
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /delay4_fifo2Executing the post_config_ip from bd
Adding cell -- xilinx.com:user:delay:1.0 - delay_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <gpsImode> from BD file <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd>
ipx::edit_ip_in_project -upgrade true -name dec_pwm_v1_0_project -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.tmp/dec_pwm_v1_0_project e:/Lin/vivado_learing/Gmode/ip_repo/DecPwmip_repo/dec_pwm_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source e:/lin/vivado_learing/gmode/gpsimode_proj.tmp/dec_pwm_v1_0_project/dec_pwm_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 10 10:45:37 2017...
update_ip_catalog -rebuild -repo_path e:/Lin/vivado_learing/Gmode/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  gpsImode_dec_pwm_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:dec_pwm:1.0 [get_ips  gpsImode_dec_pwm_0_0] -log ip_upgrade.log
Upgrading 'E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd'
INFO: [IP_Flow 19-3422] Upgraded gpsImode_dec_pwm_0_0 (dec_pwm_v1.0 1.0) from revision 7 to revision 8
WARNING: [IP_Flow 19-4698] Upgrade has added port 'motor_angle_data'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'time_record_flag'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IP gpsImode_dec_pwm_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP gpsImode_dec_pwm_0_0' has identified issues that may require user intervention. Please review the upgrade log 'e:/Lin/vivado_learing/Gmode/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Lin/vivado_learing/Gmode/ip_upgrade.log'.
report_ip_status -name ip_status 
connect_bd_net [get_bd_pins dec_pwm_0/time_record_flag] [get_bd_pins myGmode_0/set_zero]
save_bd_design
Wrote  : <E:/Lin/vivado_learing/Gmode/gpsImode_Proj.srcs/sources_1/bd/gpsImode/gpsImode.bd> 
ipx::edit_ip_in_project -upgrade true -name myip_fifo_ctrl_v1_0_project -directory E:/Lin/vivado_learing/Gmode/gpsImode_Proj.tmp/myip_fifo_ctrl_v1_0_project e:/Lin/vivado_learing/Gmode/ip_repo/myip_fifo_ctrl_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Lin/vivado_learing/Gmode/ip_repo/delay_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Lin/vivado_learing/Gmode/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Lin/vivado_learing/Gmode/vivado_pid4544.debug)
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source e:/lin/vivado_learing/gmode/gpsimode_proj.tmp/myip_fifo_ctrl_v1_0_project/myip_fifo_ctrl_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 10 10:59:38 2017...
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1308.918 ; gain = 0.000
ERROR: [Common 17-39] 'close_project' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 10 10:59:46 2017...
