
---------- Begin Simulation Statistics ----------
final_tick                               2542188291500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226794                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   226793                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.52                       # Real time elapsed on the host
host_tick_rate                              657547927                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200426                       # Number of instructions simulated
sim_ops                                       4200426                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012178                       # Number of seconds simulated
sim_ticks                                 12178446500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             48.958646                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  371978                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               759780                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2683                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            116291                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            951349                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30781                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          223352                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           192571                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1158550                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72195                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30281                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200426                       # Number of instructions committed
system.cpu.committedOps                       4200426                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.795424                       # CPI: cycles per instruction
system.cpu.discardedOps                        317596                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620741                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1481724                       # DTB hits
system.cpu.dtb.data_misses                       8516                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418400                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876799                       # DTB read hits
system.cpu.dtb.read_misses                       7650                       # DTB read misses
system.cpu.dtb.write_accesses                  202341                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604925                       # DTB write hits
system.cpu.dtb.write_misses                       866                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18271                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3702159                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1170455                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           689019                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17087708                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172550                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  993553                       # ITB accesses
system.cpu.itb.fetch_acv                          525                       # ITB acv
system.cpu.itb.fetch_hits                      987682                       # ITB hits
system.cpu.itb.fetch_misses                      5871                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11220771000     92.11%     92.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9208000      0.08%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19576000      0.16%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               932929000      7.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12182484000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8201930000     67.33%     67.33% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3980554000     32.67%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24343249                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85465      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543991     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840413     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593282     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200426                       # Class of committed instruction
system.cpu.quiesceCycles                        13644                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7255541                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318252                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22722456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22722456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22722456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22722456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116525.415385                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116525.415385                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116525.415385                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116525.415385                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12957492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12957492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12957492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12957492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66448.676923                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66448.676923                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66448.676923                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66448.676923                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22372959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22372959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116525.828125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116525.828125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12757995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12757995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66447.890625                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66447.890625                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.291395                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539681959000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.291395                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205712                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205712                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130894                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34887                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88853                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34562                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28954                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28954                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89443                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41346                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11406976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11406976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6720320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6720761                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18139001                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160158                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002710                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051986                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159724     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     434      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160158                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836506039                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378238250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474352750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5720384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4498816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10219200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5720384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5720384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34887                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34887                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469713769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369408036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839121804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469713769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469713769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183337670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183337670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183337670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469713769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369408036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022459474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000197944250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7474                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7474                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414247                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114138                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159675                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123525                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159675                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123525                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10402                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2036                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5778                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2041315000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4840183750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13675.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32425.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105621                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81881                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159675                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123525                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.171278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.969193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.814794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35361     42.48%     42.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24807     29.80%     72.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9999     12.01%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4740      5.69%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2476      2.97%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1452      1.74%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          979      1.18%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          572      0.69%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2847      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83233                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.972036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.388020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.655526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1333     17.84%     17.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5655     75.66%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           304      4.07%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            80      1.07%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      0.45%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            28      0.37%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           20      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7474                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.765018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6656     89.06%     89.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      1.15%     90.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              468      6.26%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              200      2.68%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.79%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7474                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9553472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  665728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7774016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10219200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7905600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12178441500                       # Total gap between requests
system.mem_ctrls.avgGap                      43002.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5086080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7774016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417629621.315001010895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366827739.482207357883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638342172.788622856140                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123525                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2580929250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2259254500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298890484500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28875.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32140.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2419676.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319950540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170038770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569222220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315053100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5332168170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        186276960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7854006720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.910393                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    431551500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11340255000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274383060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145830465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496587000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319015080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5257839600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        248869440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7703821605                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.578351                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    593939000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11177867500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12171246500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1713697                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1713697                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1713697                       # number of overall hits
system.cpu.icache.overall_hits::total         1713697                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89444                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89444                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89444                       # number of overall misses
system.cpu.icache.overall_misses::total         89444                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5507156500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5507156500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5507156500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5507156500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1803141                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1803141                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1803141                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1803141                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049605                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049605                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049605                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049605                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61570.999732                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61570.999732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61570.999732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61570.999732                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88853                       # number of writebacks
system.cpu.icache.writebacks::total             88853                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89444                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89444                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89444                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89444                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5417713500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5417713500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5417713500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5417713500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049605                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049605                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049605                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049605                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60571.010912                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60571.010912                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60571.010912                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60571.010912                       # average overall mshr miss latency
system.cpu.icache.replacements                  88853                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1713697                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1713697                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89444                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89444                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5507156500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5507156500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1803141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1803141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049605                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049605                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61570.999732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61570.999732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89444                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89444                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5417713500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5417713500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049605                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049605                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60571.010912                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60571.010912                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.837036                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1765786                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88931                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.855686                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.837036                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995775                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995775                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3695725                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3695725                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1338681                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1338681                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1338681                       # number of overall hits
system.cpu.dcache.overall_hits::total         1338681                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106056                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106056                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106056                       # number of overall misses
system.cpu.dcache.overall_misses::total        106056                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6793974000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6793974000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6793974000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6793974000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1444737                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1444737                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1444737                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1444737                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073409                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073409                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073409                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073409                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64060.251188                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64060.251188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64060.251188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64060.251188                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34711                       # number of writebacks
system.cpu.dcache.writebacks::total             34711                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36623                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36623                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4421026500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4421026500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4421026500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4421026500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048059                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048059                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048059                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048059                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63673.274956                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63673.274956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63673.274956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63673.274956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69270                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       807057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          807057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3330701500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3330701500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       856691                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       856691                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67105.240359                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67105.240359                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9168                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9168                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40466                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40466                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2707202000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2707202000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66900.657342                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66900.657342                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3463272500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3463272500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588046                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588046                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61381.597604                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61381.597604                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28967                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28967                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1713824500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1713824500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049260                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049260                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59164.721925                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59164.721925                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10307                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10307                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          879                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          879                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63567500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63567500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078580                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078580                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72317.974972                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72317.974972                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62688500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62688500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078580                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078580                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71317.974972                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71317.974972                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542188291500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.356537                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1399630                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69270                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.205428                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.356537                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978864                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978864                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3004380                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3004380                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2631066847500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 308095                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   308095                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   191.49                       # Real time elapsed on the host
host_tick_rate                              452089861                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58998330                       # Number of instructions simulated
sim_ops                                      58998330                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086573                       # Number of seconds simulated
sim_ticks                                 86572595000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.886703                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5904372                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9099510                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1054315                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8711307                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             178538                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          563011                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           384473                       # Number of indirect misses.
system.cpu.branchPred.lookups                11193247                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  413831                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        43208                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54058657                       # Number of instructions committed
system.cpu.committedOps                      54058657                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.200812                       # CPI: cycles per instruction
system.cpu.discardedOps                       2004626                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15365452                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15888166                       # DTB hits
system.cpu.dtb.data_misses                      21490                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10888558                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11198001                       # DTB read hits
system.cpu.dtb.read_misses                      21211                       # DTB read misses
system.cpu.dtb.write_accesses                 4476894                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4690165                       # DTB write hits
system.cpu.dtb.write_misses                       279                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              125335                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           40717867                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          12610389                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          5287674                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        95886943                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.312421                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                19242910                       # ITB accesses
system.cpu.itb.fetch_acv                          105                       # ITB acv
system.cpu.itb.fetch_hits                    19241428                       # ITB hits
system.cpu.itb.fetch_misses                      1482                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5038      9.86%     10.13% # number of callpals executed
system.cpu.kern.callpal::rdps                     311      0.61%     10.74% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.74% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.74% # number of callpals executed
system.cpu.kern.callpal::rti                      398      0.78%     11.52% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.74% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.75% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.25%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51106                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52754                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1940     34.88%     34.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.67%     35.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      89      1.60%     37.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3496     62.86%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5562                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1938     48.43%     48.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.92%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       89      2.22%     51.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1938     48.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4002                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              83724431000     96.71%     96.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                60167500      0.07%     96.78% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                98413500      0.11%     96.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2692502500      3.11%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          86575514500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998969                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.554348                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.719525                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 354                      
system.cpu.kern.mode_good::user                   354                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               529                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 354                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.669187                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.801812                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6738041000      7.78%      7.78% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          79837473500     92.22%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        173031593                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897407      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37608200     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28421      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10608252     19.62%     91.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4550860      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                85270      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54058657                       # Class of committed instruction
system.cpu.quiesceCycles                       113597                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        77144650                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          117                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1353316                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2706514                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1842194375                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1842194375                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1842194375                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1842194375                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118134.819482                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118134.819482                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118134.819482                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118134.819482                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           191                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    63.666667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1061648148                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1061648148                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1061648148                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1061648148                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68080.553290                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68080.553290                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68080.553290                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68080.553290                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      5134474                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5134474                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 122249.380952                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 122249.380952                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3034474                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3034474                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 72249.380952                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 72249.380952                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1837059901                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1837059901                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118123.707626                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118123.707626                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1058613674                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1058613674                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68069.294882                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68069.294882                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1326304                       # Transaction distribution
system.membus.trans_dist::WriteReq                741                       # Transaction distribution
system.membus.trans_dist::WriteResp               741                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31636                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1306240                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15320                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12135                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12135                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1306241                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19302                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3918722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3918722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        94162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        97166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4047076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    167198784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    167198784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3075                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3038656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3041731                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               171235843                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1354742                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000109                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010416                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1354595     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     147      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1354742                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2536000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8225534044                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy             270972                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          171263250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6682422750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       83599424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2009280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           85608704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     83599424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      83599424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2024704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2024704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1306241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1337636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31636                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31636                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         965656903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          23209192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             988866096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    965656903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        965656903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23387355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23387355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23387355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        965656903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         23209192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1012253450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1063377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    508474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000112612500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        61117                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        61116                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2347900                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1005506                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1337636                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1337843                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1337636                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1337843                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 798438                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                274466                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            152518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            172397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             71199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            296110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            441749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            153169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4748                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6689813250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2695990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16799775750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12406.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31156.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        78                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   426734                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  953866                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1337636                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1337843                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  530001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  31186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  57508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  64398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  62025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  62531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  62207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  73684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  60868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  61043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  61393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  61241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  61076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  61079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  61112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  61140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  61226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  61294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    283                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       221979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    462.047887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   318.410184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.336655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        36618     16.50%     16.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        40736     18.35%     34.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27096     12.21%     47.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21646      9.75%     56.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20507      9.24%     66.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19301      8.69%     74.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14491      6.53%     81.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7269      3.27%     84.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        34315     15.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       221979                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        61116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.822518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.344776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          54947     89.91%     89.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          6006      9.83%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           103      0.17%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            36      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             9      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         61116                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        61117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.399283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.329497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.589053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30804     50.40%     50.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1689      2.76%     53.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10840     17.74%     70.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10639     17.41%     88.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6341     10.38%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              465      0.76%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              132      0.22%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               72      0.12%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               54      0.09%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               36      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               22      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         61117                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34508672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                51100032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                68056640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                85608704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             85621952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       398.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       786.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    988.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    989.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   86572595000                       # Total gap between requests
system.mem_ctrls.avgGap                      32357.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     32542336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1966336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     68056640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 375896506.278921186924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22713146.117428962141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 786122213.386349320412                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1306241                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1337843                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  15753276250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1046499500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2117359569750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     12060.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33333.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1582666.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            271141500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            144092355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           413534520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          295493760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6833567520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12311368440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22877064480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43146262575                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        498.382457                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  59349380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2890680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24334243750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1313952780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            698367285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3436510560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5255496000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6833567520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38759374140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        605031840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56902300125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        657.278439                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1257472250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2890680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82426079250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16293                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16293                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3004                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3075                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998739                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               374500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2263000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81222375                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1160000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              864000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               92000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     88818556000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     18508599                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18508599                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18508599                       # number of overall hits
system.cpu.icache.overall_hits::total        18508599                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1306241                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1306241                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1306241                       # number of overall misses
system.cpu.icache.overall_misses::total       1306241                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  51578464500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  51578464500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  51578464500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  51578464500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19814840                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19814840                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19814840                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19814840                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.065922                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065922                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.065922                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065922                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39486.177895                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39486.177895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39486.177895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39486.177895                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1306240                       # number of writebacks
system.cpu.icache.writebacks::total           1306240                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1306241                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1306241                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1306241                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1306241                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  50272223500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  50272223500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  50272223500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  50272223500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.065922                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065922                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.065922                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065922                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38486.177895                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38486.177895                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38486.177895                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38486.177895                       # average overall mshr miss latency
system.cpu.icache.replacements                1306240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18508599                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18508599                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1306241                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1306241                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  51578464500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  51578464500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19814840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19814840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.065922                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065922                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39486.177895                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39486.177895                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1306241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1306241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  50272223500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  50272223500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.065922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38486.177895                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38486.177895                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999870                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19853565                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1306240                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.199018                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999870                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          273                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40935921                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40935921                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15743011                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15743011                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15743011                       # number of overall hits
system.cpu.dcache.overall_hits::total        15743011                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        42222                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          42222                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        42222                       # number of overall misses
system.cpu.dcache.overall_misses::total         42222                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2739965500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2739965500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2739965500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2739965500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15785233                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15785233                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15785233                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15785233                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002675                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002675                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002675                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002675                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64894.261286                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64894.261286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64894.261286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64894.261286                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16084                       # number of writebacks
system.cpu.dcache.writebacks::total             16084                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11209                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11209                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11209                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11209                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        31013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31013                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31013                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1502                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1502                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2007701000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2007701000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2007701000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2007701000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149669000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149669000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001965                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001965                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001965                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001965                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64737.400445                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64737.400445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64737.400445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64737.400445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 99646.471372                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 99646.471372                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31362                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     11127013                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11127013                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1425989500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1425989500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     11147627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11147627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001849                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001849                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69175.778597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69175.778597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1743                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1743                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18871                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18871                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1289505500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1289505500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149669000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149669000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001693                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001693                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68332.653278                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68332.653278                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196674.113009                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196674.113009                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4615998                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4615998                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21608                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21608                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1313976000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1313976000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4637606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4637606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004659                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004659                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60809.700111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60809.700111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12142                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12142                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          741                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          741                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    718195500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    718195500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59149.687037                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59149.687037                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13892                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13892                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          396                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          396                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     30915500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     30915500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027716                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027716                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78069.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78069.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          392                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          392                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     30253000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     30253000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027436                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027436                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77176.020408                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77176.020408                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14135                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14135                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14135                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14135                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88878556000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.941580                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15792525                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31395                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            503.026756                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.941580                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999943                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          960                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31658707                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31658707                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3029283678000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 275106                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   275106                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1584.47                       # Real time elapsed on the host
host_tick_rate                              251324867                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   435896620                       # Number of instructions simulated
sim_ops                                     435896620                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.398217                       # Number of seconds simulated
sim_ticks                                398216830500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             25.635057                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20380947                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             79504199                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            3135438                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7396228                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          92603526                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            7730474                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        41626285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         33895811                       # Number of indirect misses.
system.cpu.branchPred.lookups               116326925                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 8803715                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       909799                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   376898290                       # Number of instructions committed
system.cpu.committedOps                     376898290                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.113126                       # CPI: cycles per instruction
system.cpu.discardedOps                      34327490                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 38253035                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    124209379                       # DTB hits
system.cpu.dtb.data_misses                     174437                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 27483581                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     74659615                       # DTB read hits
system.cpu.dtb.read_misses                     174424                       # DTB read misses
system.cpu.dtb.write_accesses                10769454                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    49549764                       # DTB write hits
system.cpu.dtb.write_misses                        13                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            63523520                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          324854493                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          91104526                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         72795559                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61375341                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.473232                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               133096950                       # ITB accesses
system.cpu.itb.fetch_acv                       833868                       # ITB acv
system.cpu.itb.fetch_hits                   133096881                       # ITB hits
system.cpu.itb.fetch_misses                        69                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               1061034     32.49%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     818      0.03%     32.52% # number of callpals executed
system.cpu.kern.callpal::rti                  1055003     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys              1054591     32.29%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               94171      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3265625                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3266123                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                  1056247     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     407      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 1059790     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              2116444                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   1056247     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      407      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  1056247     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               2112901                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             313354167000     78.69%     78.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               301393000      0.08%     78.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             84561516000     21.24%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         398217076000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998326                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel             1054878                      
system.cpu.kern.mode_good::user               1054877                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel           1055012                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1054877                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999873                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999936                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       190888820000     47.94%     47.94% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         207328326500     52.06%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        796433661                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            16996607      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               165283843     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3724      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              31737359      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               4065697      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4535735      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             12193256      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                830156      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               177841      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               52129949     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              42442938     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          19233525      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          7101506      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             20166154      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                376898290                       # Class of committed instruction
system.cpu.tickCycles                       735058320                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       694009                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1388020                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             677510                       # Transaction distribution
system.membus.trans_dist::WriteReq                407                       # Transaction distribution
system.membus.trans_dist::WriteResp               407                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18787                       # Transaction distribution
system.membus.trans_dist::WritebackClean       571190                       # Transaction distribution
system.membus.trans_dist::CleanEvict           104033                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16500                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16500                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         571190                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        106320                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1713570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1713570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       368460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       369274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2082844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73112320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73112320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      9062848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      9066104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                82178424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            694417                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001697                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  694415    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              694417                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1017500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3891408500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          664446750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2868284500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36556160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7860480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44416640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36556160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36556160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1202368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1202368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          571190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          122820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              694010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        18787                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18787                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          91799636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19739196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             111538832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     91799636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91799636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3019380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3019380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3019380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         91799636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19739196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            114558212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     60657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     33726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    118369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001944671750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3628                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3628                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              991906                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              57075                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      694010                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     589976                       # Number of write requests accepted
system.mem_ctrls.readBursts                    694010                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   589976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 541915                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                529319                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1764                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2421125500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  760475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5272906750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15918.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34668.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    47646                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43074                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                694010                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               589976                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  121320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.583047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.508058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   108.310295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        89205     73.10%     73.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20586     16.87%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7746      6.35%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2238      1.83%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1138      0.93%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          508      0.42%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          296      0.24%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          117      0.10%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          194      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122028                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.909041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.522252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.817640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1019     28.09%     28.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1402     38.64%     66.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           194      5.35%     72.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           221      6.09%     78.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           174      4.80%     82.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           169      4.66%     87.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          102      2.81%     90.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          104      2.87%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           61      1.68%     94.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           49      1.35%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           44      1.21%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           25      0.69%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           16      0.44%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           22      0.61%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           11      0.30%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           10      0.28%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3628                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.716924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.683693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.077924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2429     66.95%     66.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               69      1.90%     68.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              916     25.25%     94.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              160      4.41%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               52      1.43%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3628                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9734080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                34682560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3881536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44416640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             37758464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    111.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  398216728000                       # Total gap between requests
system.mem_ctrls.avgGap                     310141.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2158464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7575616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3881536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5420323.388365675695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19023846.858727887273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9747292.687570119277                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       571190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       122820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       589976                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1110331500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4162575250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9895223236000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1943.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33891.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16772247.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            544853400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            289607835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           618066960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          198829800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31435148160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      59130467910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     103121184960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       195338159025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.532152                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 267442467500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13297440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 117476923000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            326397960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            173488425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           467891340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          117757980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31435148160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      42545595150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     117087393600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       192153672615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.535287                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 303969918250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13297440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  80949472250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 407                       # Transaction distribution
system.iobus.trans_dist::WriteResp                407                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          814                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          814                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     814                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1017500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    398216830500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    175763032                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        175763032                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    175763032                       # number of overall hits
system.cpu.icache.overall_hits::total       175763032                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       571189                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         571189                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       571189                       # number of overall misses
system.cpu.icache.overall_misses::total        571189                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14218721000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14218721000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14218721000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14218721000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    176334221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    176334221                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    176334221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    176334221                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003239                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003239                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003239                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003239                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24893.198223                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24893.198223                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24893.198223                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24893.198223                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       571190                       # number of writebacks
system.cpu.icache.writebacks::total            571190                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       571189                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       571189                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       571189                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       571189                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13647531000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13647531000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13647531000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13647531000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003239                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003239                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003239                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003239                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23893.196473                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23893.196473                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23893.196473                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23893.196473                       # average overall mshr miss latency
system.cpu.icache.replacements                 571190                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    175763032                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       175763032                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       571189                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        571189                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14218721000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14218721000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    176334221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    176334221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003239                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003239                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24893.198223                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24893.198223                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       571189                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       571189                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13647531000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13647531000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003239                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003239                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23893.196473                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23893.196473                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           176350592                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            571702                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            308.465935                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         353239632                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        353239632                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    121695949                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        121695949                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    121695949                       # number of overall hits
system.cpu.dcache.overall_hits::total       121695949                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       127164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         127164                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       127164                       # number of overall misses
system.cpu.dcache.overall_misses::total        127164                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8301284000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8301284000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8301284000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8301284000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    121823113                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    121823113                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    121823113                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    121823113                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001044                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001044                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001044                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001044                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65280.142179                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65280.142179                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65280.142179                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65280.142179                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18787                       # number of writebacks
system.cpu.dcache.writebacks::total             18787                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4526                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4526                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4526                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4526                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       122638                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       122638                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       122638                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       122638                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          407                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          407                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8035317000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8035317000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8035317000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8035317000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001007                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001007                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001007                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001007                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65520.613513                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65520.613513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65520.613513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65520.613513                       # average overall mshr miss latency
system.cpu.dcache.replacements                 122820                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     73231323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        73231323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       106181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        106181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7217841500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7217841500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     73337504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     73337504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67976.770797                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67976.770797                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       106138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       106138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7108267000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7108267000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001447                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001447                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66971.932767                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66971.932767                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48464626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48464626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        20983                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20983                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1083442500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1083442500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48485609                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48485609                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51634.299195                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51634.299195                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16500                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16500                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          407                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          407                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    927050000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    927050000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56184.848485                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56184.848485                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2412                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2412                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          182                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          182                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     14908000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     14908000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.070162                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.070162                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 81912.087912                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 81912.087912                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          182                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          182                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     14726000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     14726000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.070162                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.070162                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 80912.087912                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80912.087912                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2594                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2594                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2594                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2594                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 398216830500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           121865338                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            123844                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            984.022948                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          636                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          197                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         243779422                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        243779422                       # Number of data accesses

---------- End Simulation Statistics   ----------
