INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kirte/App Software/Vivado Projects/CORDIC/Cordic sine/Cordic sine.sim/sim_1/impl/timing/xsim/wave_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board_interface
INFO: [VRFC 10-311] analyzing module interface_dac
INFO: [VRFC 10-311] analyzing module pmod_dac
INFO: [VRFC 10-311] analyzing module sine
INFO: [VRFC 10-311] analyzing module sine_gen
INFO: [VRFC 10-311] analyzing module sine_wave_gen
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kirte/App Software/Vivado Projects/CORDIC/Cordic sine/Cordic sine.srcs/sources_1/new/sine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine
WARNING: [VRFC 10-3609] overwriting previous definition of module 'sine' [C:/Users/kirte/App Software/Vivado Projects/CORDIC/Cordic sine/Cordic sine.srcs/sources_1/new/sine.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kirte/App Software/Vivado Projects/CORDIC/Cordic sine/Cordic sine.srcs/sources_1/new/sine_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_gen
WARNING: [VRFC 10-3609] overwriting previous definition of module 'sine_gen' [C:/Users/kirte/App Software/Vivado Projects/CORDIC/Cordic sine/Cordic sine.srcs/sources_1/new/sine_gen.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kirte/App Software/Vivado Projects/CORDIC/Cordic sine/Cordic sine.srcs/sources_1/new/sine_wave_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_wave_gen
WARNING: [VRFC 10-3609] overwriting previous definition of module 'sine_wave_gen' [C:/Users/kirte/App Software/Vivado Projects/CORDIC/Cordic sine/Cordic sine.srcs/sources_1/new/sine_wave_gen.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kirte/App Software/Vivado Projects/CORDIC/Cordic sine/Cordic sine.srcs/sim_1/new/wave_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_tb
