<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : fpga2sdram1_axi32_I_main_QosGenerator_Priority</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : fpga2sdram1_axi32_I_main_QosGenerator_Priority</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html">Component : ALT_NOC_MPU_F2SDR1_AXI32_QOS</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Priority register.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[1:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0</a> </td></tr>
<tr>
<td align="left">[7:2] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[9:8] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1</a> </td></tr>
<tr>
<td align="left">[30:10] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">R </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : P0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf076934627065b21b965667eae89c08a"></a><a class="anchor" id="ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0"></a></p>
<p>In Programmable or Bandwidth Limiter mode, the priority level for write transactions. In Bandwidth Regulator mode, the priority level when the used throughput is above the threshold. In Bandwidth Regulator mode, P0 should have a value equal or lower than P1.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1aea3a034a63dac91eb9458e4fa0bb81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ga1aea3a034a63dac91eb9458e4fa0bb81">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1aea3a034a63dac91eb9458e4fa0bb81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6f9a972ab04d2b6e7361d702c60972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#gafd6f9a972ab04d2b6e7361d702c60972">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gafd6f9a972ab04d2b6e7361d702c60972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbed61d8cfc0eec3dcf8182662170079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#gafbed61d8cfc0eec3dcf8182662170079">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gafbed61d8cfc0eec3dcf8182662170079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga520c64f40b38b1cfc87513559198db78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ga520c64f40b38b1cfc87513559198db78">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0_SET_MSK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="separator:ga520c64f40b38b1cfc87513559198db78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3527f734d3be01ae2be287f86799dd10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ga3527f734d3be01ae2be287f86799dd10">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffc</td></tr>
<tr class="separator:ga3527f734d3be01ae2be287f86799dd10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1f5b08cc5c89f503f173c52457d1ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ga5e1f5b08cc5c89f503f173c52457d1ea">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5e1f5b08cc5c89f503f173c52457d1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a39a902050aa2ead07c1caad20e2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#gad1a39a902050aa2ead07c1caad20e2bb">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000003) &gt;&gt; 0)</td></tr>
<tr class="separator:gad1a39a902050aa2ead07c1caad20e2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2e7c85525ad61da926106697d4cfced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#gab2e7c85525ad61da926106697d4cfced">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000003)</td></tr>
<tr class="separator:gab2e7c85525ad61da926106697d4cfced"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : P1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8b4c1b9b5d014d9fa58f883e944d01e0"></a><a class="anchor" id="ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1"></a></p>
<p>In Programmable or Bandwidth Limiter mode, the priority level for read transactions. In Bandwidth regulator mode, the priority level when the used throughput is below the threshold. In Bandwidth Regulator mode, P1 should have a value equal or greater than P0.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga23c72e6117eccb951fc2fedf9eba3b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ga23c72e6117eccb951fc2fedf9eba3b62">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga23c72e6117eccb951fc2fedf9eba3b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cacaec2775b780f96984ecf6a3db438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ga7cacaec2775b780f96984ecf6a3db438">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga7cacaec2775b780f96984ecf6a3db438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fa4bde61f82b97e6d92ef2f3c43b2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ga4fa4bde61f82b97e6d92ef2f3c43b2f9">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga4fa4bde61f82b97e6d92ef2f3c43b2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb3db78e2193584ff771cf63c4c61db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ga3eb3db78e2193584ff771cf63c4c61db">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1_SET_MSK</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="separator:ga3eb3db78e2193584ff771cf63c4c61db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacddb3d615e6b1fb59478a379ff14eef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#gacddb3d615e6b1fb59478a379ff14eef6">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1_CLR_MSK</a>&#160;&#160;&#160;0xfffffcff</td></tr>
<tr class="separator:gacddb3d615e6b1fb59478a379ff14eef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a88866d3f57bc80aa4aac5e1eb204b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#gaa6a88866d3f57bc80aa4aac5e1eb204b">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gaa6a88866d3f57bc80aa4aac5e1eb204b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b9d304820a3c7f20aabc7af097ce40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#gae3b9d304820a3c7f20aabc7af097ce40">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000300) &gt;&gt; 8)</td></tr>
<tr class="separator:gae3b9d304820a3c7f20aabc7af097ce40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec86b683056d0520e2177eecf48212d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#gaec86b683056d0520e2177eecf48212d8">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000300)</td></tr>
<tr class="separator:gaec86b683056d0520e2177eecf48212d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : MARK </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpeb80282932ce1afbcb9a0d0b5a46f9ff"></a><a class="anchor" id="ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK"></a></p>
<p>Backward compatibility marker when 0.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaad994a594ca77ccbacdc72863ce5936c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#gaad994a594ca77ccbacdc72863ce5936c">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK_LSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gaad994a594ca77ccbacdc72863ce5936c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade45c3f024fba627ea907952f6820d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#gade45c3f024fba627ea907952f6820d79">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gade45c3f024fba627ea907952f6820d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98d09df73a46826797901bee95f0a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#gad98d09df73a46826797901bee95f0a9c">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad98d09df73a46826797901bee95f0a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b23a32dd8840c60db3ad6864ed402f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ga95b23a32dd8840c60db3ad6864ed402f">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK_SET_MSK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ga95b23a32dd8840c60db3ad6864ed402f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21782254134e381ab2dc370eeb5da6bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ga21782254134e381ab2dc370eeb5da6bf">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK_CLR_MSK</a>&#160;&#160;&#160;0x7fffffff</td></tr>
<tr class="separator:ga21782254134e381ab2dc370eeb5da6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf824a819776d64c4e5103f5287453d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#gadf824a819776d64c4e5103f5287453d4">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gadf824a819776d64c4e5103f5287453d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ee8f0e6639642c42afe861e4202ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ga79ee8f0e6639642c42afe861e4202ccd">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x80000000) &gt;&gt; 31)</td></tr>
<tr class="separator:ga79ee8f0e6639642c42afe861e4202ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc1be595d98be3c93714f6bfae2aed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ga2bc1be595d98be3c93714f6bfae2aed4">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 31) &amp; 0x80000000)</td></tr>
<tr class="separator:ga2bc1be595d98be3c93714f6bfae2aed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#struct_a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i__s">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga64b976cd8f3a8de5c5cccf6176c25bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ga64b976cd8f3a8de5c5cccf6176c25bd4">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_RESET</a>&#160;&#160;&#160;0x80000200</td></tr>
<tr class="separator:ga64b976cd8f3a8de5c5cccf6176c25bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159774e5017fce4889b4552d7c165e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ga159774e5017fce4889b4552d7c165e97">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_OFST</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga159774e5017fce4889b4552d7c165e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga9254ef5c7b03e74ccfece68cca9a5aaa"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#struct_a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i__s">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ga9254ef5c7b03e74ccfece68cca9a5aaa">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_t</a></td></tr>
<tr class="separator:ga9254ef5c7b03e74ccfece68cca9a5aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i__s" id="struct_a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a53a17a35b8adae3351672107270c9c7e"></a>uint32_t</td>
<td class="fieldname">
P0: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a911faed25935dd4a5c1ed1101fdb5514"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 6</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab07af2df142efa049c7117bb845cc2a8"></a>uint32_t</td>
<td class="fieldname">
P1: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5bd78063a55204295ef579fbe040015e"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 21</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a707c4ed5d5281c33dfd87bdf2c14bf89"></a>const uint32_t</td>
<td class="fieldname">
MARK: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga1aea3a034a63dac91eb9458e4fa0bb81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafd6f9a972ab04d2b6e7361d702c60972"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafbed61d8cfc0eec3dcf8182662170079"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga520c64f40b38b1cfc87513559198db78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0_SET_MSK&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3527f734d3be01ae2be287f86799dd10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0_CLR_MSK&#160;&#160;&#160;0xfffffffc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5e1f5b08cc5c89f503f173c52457d1ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad1a39a902050aa2ead07c1caad20e2bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000003) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab2e7c85525ad61da926106697d4cfced"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga23c72e6117eccb951fc2fedf9eba3b62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7cacaec2775b780f96984ecf6a3db438"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4fa4bde61f82b97e6d92ef2f3c43b2f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3eb3db78e2193584ff771cf63c4c61db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1_SET_MSK&#160;&#160;&#160;0x00000300</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacddb3d615e6b1fb59478a379ff14eef6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1_CLR_MSK&#160;&#160;&#160;0xfffffcff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa6a88866d3f57bc80aa4aac5e1eb204b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae3b9d304820a3c7f20aabc7af097ce40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000300) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaec86b683056d0520e2177eecf48212d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_P1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaad994a594ca77ccbacdc72863ce5936c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK_LSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gade45c3f024fba627ea907952f6820d79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad98d09df73a46826797901bee95f0a9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga95b23a32dd8840c60db3ad6864ed402f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK_SET_MSK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga21782254134e381ab2dc370eeb5da6bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK_CLR_MSK&#160;&#160;&#160;0x7fffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadf824a819776d64c4e5103f5287453d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga79ee8f0e6639642c42afe861e4202ccd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x80000000) &gt;&gt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2bc1be595d98be3c93714f6bfae2aed4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 31) &amp; 0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_MARK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga64b976cd8f3a8de5c5cccf6176c25bd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_RESET&#160;&#160;&#160;0x80000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI</a> register. </p>

</div>
</div>
<a class="anchor" id="ga159774e5017fce4889b4552d7c165e97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_OFST&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga9254ef5c7b03e74ccfece68cca9a5aaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#struct_a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i__s">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_s</a> <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html#ga9254ef5c7b03e74ccfece68cca9a5aaa">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html">ALT_NOC_MPU_F2SDR1_AXI32_QOS_PRI</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:45 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
