// Seed: 3078600131
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output tri0 id_0,
    output wor  id_1
);
  wire id_4;
  not (id_1, id_4);
  module_0(
      id_4, id_4, id_4
  );
endmodule
module module_2 (
    input  wor   id_0,
    input  uwire id_1,
    output wand  id_2
    , id_5,
    input  uwire id_3
);
  tri1 id_6 = 1;
  assign id_5 = 1;
  module_0(
      id_5, id_6, id_6
  );
  wire id_7;
  wire id_8;
endmodule
