
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[v2,03/10] x86/mm: Give each mm TLB flush generation a unique ID - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [v2,03/10] x86/mm: Give each mm TLB flush generation a unique ID</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=125831">Andrew Lutomirski</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>June 14, 2017, 4:56 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;65ee83f8ef7259053e117355b0597b03ce096e07.1497415951.git.luto@kernel.org&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9785347/mbox/"
   >mbox</a>
|
   <a href="/patch/9785347/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9785347/">/patch/9785347/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	F0907602C9 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 14 Jun 2017 04:58:40 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id CE4E528575
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 14 Jun 2017 04:58:40 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id C2CB62858E; Wed, 14 Jun 2017 04:58:40 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 54CC328575
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 14 Jun 2017 04:58:40 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1754502AbdFNE6c (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Wed, 14 Jun 2017 00:58:32 -0400
Received: from mail.kernel.org ([198.145.29.99]:45724 &quot;EHLO mail.kernel.org&quot;
	rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S1754236AbdFNE4i (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Wed, 14 Jun 2017 00:56:38 -0400
Received: from localhost (c-71-202-137-17.hsd1.ca.comcast.net
	[71.202.137.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256
	bits)) (No client certificate requested)
	by mail.kernel.org (Postfix) with ESMTPSA id 3CB72239E2;
	Wed, 14 Jun 2017 04:56:37 +0000 (UTC)
DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 3CB72239E2
Authentication-Results: mail.kernel.org;
	dmarc=none (p=none dis=none) header.from=kernel.org
Authentication-Results: mail.kernel.org;
	spf=none smtp.mailfrom=luto@kernel.org
From: Andy Lutomirski &lt;luto@kernel.org&gt;
To: x86@kernel.org
Cc: linux-kernel@vger.kernel.org, Borislav Petkov &lt;bp@alien8.de&gt;,
	Linus Torvalds &lt;torvalds@linux-foundation.org&gt;,
	Andrew Morton &lt;akpm@linux-foundation.org&gt;, Mel Gorman &lt;mgorman@suse.de&gt;,
	&quot;linux-mm@kvack.org&quot; &lt;linux-mm@kvack.org&gt;,
	Nadav Amit &lt;nadav.amit@gmail.com&gt;, Rik van Riel &lt;riel@redhat.com&gt;,
	Dave Hansen &lt;dave.hansen@intel.com&gt;,
	Arjan van de Ven &lt;arjan@linux.intel.com&gt;,
	Peter Zijlstra &lt;peterz@infradead.org&gt;, Andy Lutomirski &lt;luto@kernel.org&gt;
Subject: [PATCH v2 03/10] x86/mm: Give each mm TLB flush generation a unique
	ID
Date: Tue, 13 Jun 2017 21:56:21 -0700
Message-Id: &lt;65ee83f8ef7259053e117355b0597b03ce096e07.1497415951.git.luto@kernel.org&gt;
X-Mailer: git-send-email 2.9.4
In-Reply-To: &lt;cover.1497415951.git.luto@kernel.org&gt;
References: &lt;cover.1497415951.git.luto@kernel.org&gt;
In-Reply-To: &lt;cover.1497415951.git.luto@kernel.org&gt;
References: &lt;cover.1497415951.git.luto@kernel.org&gt;
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=125831">Andrew Lutomirski</a> - June 14, 2017, 4:56 a.m.</div>
<pre class="content">
This adds two new variables to mmu_context_t: ctx_id and tlb_gen.
ctx_id uniquely identifies the mm_struct and will never be reused.
For a given mm_struct (and hence ctx_id), tlb_gen is a monotonic
count of the number of times that a TLB flush has been requested.
The pair (ctx_id, tlb_gen) can be used as an identifier for TLB
flush actions and will be used in subsequent patches to reliably
determine whether all needed TLB flushes have occurred on a given
CPU.

This patch is split out for ease of review.  By itself, it has no
real effect other than creating and updating the new variables.
<span class="signed-off-by">
Signed-off-by: Andy Lutomirski &lt;luto@kernel.org&gt;</span>
---
 arch/x86/include/asm/mmu.h         | 25 +++++++++++++++++++++++--
 arch/x86/include/asm/mmu_context.h |  5 +++++
 arch/x86/include/asm/tlbflush.h    | 18 ++++++++++++++++++
 arch/x86/mm/tlb.c                  |  6 ++++--
 4 files changed, 50 insertions(+), 4 deletions(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=65121">Dave Hansen</a> - June 14, 2017, 3:54 p.m.</div>
<pre class="content">
On 06/13/2017 09:56 PM, Andy Lutomirski wrote:
<span class="quote">&gt;  typedef struct {</span>
<span class="quote">&gt; +	/*</span>
<span class="quote">&gt; +	 * ctx_id uniquely identifies this mm_struct.  A ctx_id will never</span>
<span class="quote">&gt; +	 * be reused, and zero is not a valid ctx_id.</span>
<span class="quote">&gt; +	 */</span>
<span class="quote">&gt; +	u64 ctx_id;</span>

Ahh, and you need this because an mm itself might get reused by being
freed and reallocated?
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=125831">Andrew Lutomirski</a> - June 14, 2017, 5:16 p.m.</div>
<pre class="content">
On Wed, Jun 14, 2017 at 8:54 AM, Dave Hansen &lt;dave.hansen@intel.com&gt; wrote:
<span class="quote">&gt; On 06/13/2017 09:56 PM, Andy Lutomirski wrote:</span>
<span class="quote">&gt;&gt;  typedef struct {</span>
<span class="quote">&gt;&gt; +     /*</span>
<span class="quote">&gt;&gt; +      * ctx_id uniquely identifies this mm_struct.  A ctx_id will never</span>
<span class="quote">&gt;&gt; +      * be reused, and zero is not a valid ctx_id.</span>
<span class="quote">&gt;&gt; +      */</span>
<span class="quote">&gt;&gt; +     u64 ctx_id;</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; Ahh, and you need this because an mm itself might get reused by being</span>
<span class="quote">&gt; freed and reallocated?</span>

Exactly.  I didn&#39;t want to have to zap the data structures on each CPU
every time an mm is freed.
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/x86/include/asm/mmu.h b/arch/x86/include/asm/mmu.h</span>
<span class="p_header">index 79b647a7ebd0..bb8c597c2248 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/mmu.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/mmu.h</span>
<span class="p_chunk">@@ -3,12 +3,28 @@</span> <span class="p_context"></span>
 
 #include &lt;linux/spinlock.h&gt;
 #include &lt;linux/mutex.h&gt;
<span class="p_add">+#include &lt;linux/atomic.h&gt;</span>
 
 /*
<span class="p_del">- * The x86 doesn&#39;t have a mmu context, but</span>
<span class="p_del">- * we put the segment information here.</span>
<span class="p_add">+ * x86 has arch-specific MMU state beyond what lives in mm_struct.</span>
  */
 typedef struct {
<span class="p_add">+	/*</span>
<span class="p_add">+	 * ctx_id uniquely identifies this mm_struct.  A ctx_id will never</span>
<span class="p_add">+	 * be reused, and zero is not a valid ctx_id.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	u64 ctx_id;</span>
<span class="p_add">+</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * Any code that needs to do any sort of TLB flushing for this</span>
<span class="p_add">+	 * mm will first make its changes to the page tables, then</span>
<span class="p_add">+	 * increment tlb_gen, then flush.  This lets the low-level</span>
<span class="p_add">+	 * flushing code keep track of what needs flushing.</span>
<span class="p_add">+	 *</span>
<span class="p_add">+	 * This is not used on Xen PV.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	atomic64_t tlb_gen;</span>
<span class="p_add">+</span>
 #ifdef CONFIG_MODIFY_LDT_SYSCALL
 	struct ldt_struct *ldt;
 #endif
<span class="p_chunk">@@ -37,6 +53,11 @@</span> <span class="p_context"> typedef struct {</span>
 #endif
 } mm_context_t;
 
<span class="p_add">+#define INIT_MM_CONTEXT(mm)						\</span>
<span class="p_add">+	.context = {							\</span>
<span class="p_add">+		.ctx_id = 1,						\</span>
<span class="p_add">+	}</span>
<span class="p_add">+</span>
 void leave_mm(int cpu);
 
 #endif /* _ASM_X86_MMU_H */
<span class="p_header">diff --git a/arch/x86/include/asm/mmu_context.h b/arch/x86/include/asm/mmu_context.h</span>
<span class="p_header">index ecfcb6643c9b..e5295d485899 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/mmu_context.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/mmu_context.h</span>
<span class="p_chunk">@@ -129,9 +129,14 @@</span> <span class="p_context"> static inline void enter_lazy_tlb(struct mm_struct *mm, struct task_struct *tsk)</span>
 		this_cpu_write(cpu_tlbstate.state, TLBSTATE_LAZY);
 }
 
<span class="p_add">+extern atomic64_t last_mm_ctx_id;</span>
<span class="p_add">+</span>
 static inline int init_new_context(struct task_struct *tsk,
 				   struct mm_struct *mm)
 {
<span class="p_add">+	mm-&gt;context.ctx_id = atomic64_inc_return(&amp;last_mm_ctx_id);</span>
<span class="p_add">+	atomic64_set(&amp;mm-&gt;context.tlb_gen, 0);</span>
<span class="p_add">+</span>
 	#ifdef CONFIG_X86_INTEL_MEMORY_PROTECTION_KEYS
 	if (cpu_feature_enabled(X86_FEATURE_OSPKE)) {
 		/* pkey 0 is the default and always allocated */
<span class="p_header">diff --git a/arch/x86/include/asm/tlbflush.h b/arch/x86/include/asm/tlbflush.h</span>
<span class="p_header">index 50ea3482e1d1..1eb946c0507e 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/tlbflush.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/tlbflush.h</span>
<span class="p_chunk">@@ -57,6 +57,23 @@</span> <span class="p_context"> static inline void invpcid_flush_all_nonglobals(void)</span>
 	__invpcid(0, 0, INVPCID_TYPE_ALL_NON_GLOBAL);
 }
 
<span class="p_add">+static inline u64 bump_mm_tlb_gen(struct mm_struct *mm)</span>
<span class="p_add">+{</span>
<span class="p_add">+	u64 new_tlb_gen;</span>
<span class="p_add">+</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * Bump the generation count.  This also serves as a full barrier</span>
<span class="p_add">+	 * that synchronizes with switch_mm: callers are required to order</span>
<span class="p_add">+	 * their read of mm_cpumask after their writes to the paging</span>
<span class="p_add">+	 * structures.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	smp_mb__before_atomic();</span>
<span class="p_add">+	new_tlb_gen = atomic64_inc_return(&amp;mm-&gt;context.tlb_gen);</span>
<span class="p_add">+	smp_mb__after_atomic();</span>
<span class="p_add">+</span>
<span class="p_add">+	return new_tlb_gen;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
 #ifdef CONFIG_PARAVIRT
 #include &lt;asm/paravirt.h&gt;
 #else
<span class="p_chunk">@@ -262,6 +279,7 @@</span> <span class="p_context"> void native_flush_tlb_others(const struct cpumask *cpumask,</span>
 static inline void arch_tlbbatch_add_mm(struct arch_tlbflush_unmap_batch *batch,
 					struct mm_struct *mm)
 {
<span class="p_add">+	bump_mm_tlb_gen(mm);</span>
 	cpumask_or(&amp;batch-&gt;cpumask, &amp;batch-&gt;cpumask, mm_cpumask(mm));
 }
 
<span class="p_header">diff --git a/arch/x86/mm/tlb.c b/arch/x86/mm/tlb.c</span>
<span class="p_header">index b2485d69f7c2..7c99c50e8bc9 100644</span>
<span class="p_header">--- a/arch/x86/mm/tlb.c</span>
<span class="p_header">+++ b/arch/x86/mm/tlb.c</span>
<span class="p_chunk">@@ -28,6 +28,8 @@</span> <span class="p_context"></span>
  *	Implement flush IPI by CALL_FUNCTION_VECTOR, Alex Shi
  */
 
<span class="p_add">+atomic64_t last_mm_ctx_id = ATOMIC64_INIT(1);</span>
<span class="p_add">+</span>
 void leave_mm(int cpu)
 {
 	struct mm_struct *loaded_mm = this_cpu_read(cpu_tlbstate.loaded_mm);
<span class="p_chunk">@@ -283,8 +285,8 @@</span> <span class="p_context"> void flush_tlb_mm_range(struct mm_struct *mm, unsigned long start,</span>
 
 	cpu = get_cpu();
 
<span class="p_del">-	/* Synchronize with switch_mm. */</span>
<span class="p_del">-	smp_mb();</span>
<span class="p_add">+	/* This is also a barrier that synchronizes with switch_mm(). */</span>
<span class="p_add">+	bump_mm_tlb_gen(mm);</span>
 
 	/* Should we flush just the requested range? */
 	if ((end != TLB_FLUSH_ALL) &amp;&amp;

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



