// Seed: 1820371745
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3[1] = 1'b0 ? 1 : id_2;
  tri0 id_4 = id_4;
  id_5 :
  assert property (@(posedge 1'b0) 1)
  else $display(1, id_4, 1);
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
endmodule
