0.6
2018.3
Dec  7 2018
00:33:28
E:/Vivado/Xilinx_FPGA_courses/Lab4/Lab_4_3/Lab_4_3.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/Vivado/Xilinx_FPGA_courses/Lab4/Lab_4_3/Lab_4_3.srcs/sim_1/new/testbench.v,1595250380,verilog,,,,testbench,,,,,,,,
E:/Vivado/Xilinx_FPGA_courses/Lab4/Lab_4_3/Lab_4_3.srcs/sources_1/new/Lab_4_3.v,1595250297,verilog,,E:/Vivado/Xilinx_FPGA_courses/Lab4/Lab_4_3/Lab_4_3.srcs/sim_1/new/testbench.v,,Lab_4_3,,,,,,,,
