interface uart_intf(input logic clk);
    logic rst;

    // --- External Signals (Jo bahar dikh rahe hain) ---
    logic tx_start_A, tx_start_B;
    logic [7:0] data_in_A, data_in_B;
    logic tx_A, tx_B;
    logic rx_done_A, rx_done_B;
    logic [7:0] fifo_data_A, fifo_data_B;
    logic tx_done_A, tx_done_B; // Ye driver ke liye zaroori hai

    // --- INTERNAL SPY SIGNALS (Jasoosi wale signals) ---
    // Hum direct DUT ke andar ghus ke FIFO ka input dekhenge
    
    logic [7:0] spy_rx_data_A; // Data entering A's FIFO
    logic       spy_rx_valid_A; // Write Enable of A's FIFO
    
    logic [7:0] spy_rx_data_B; // Data entering B's FIFO
    logic       spy_rx_valid_B; // Write Enable of B's FIFO

    // --- Hierarchical Connections (Path check karein!) ---
    // Format: tb_top -> dut -> uart_instance -> rx_top -> fifo -> signal
    
    // Side A Internal Connections
    assign spy_rx_data_A  = tb_top.dut.uart_instance_A.uart_rx_inst.fifo_inst.data_in;
    assign spy_rx_valid_A = tb_top.dut.uart_instance_A.uart_rx_inst.fifo_inst.wr_en;

    // Side B Internal Connections
    assign spy_rx_data_B  = tb_top.dut.uart_instance_B.uart_rx_inst.fifo_inst.data_in;
    assign spy_rx_valid_B = tb_top.dut.uart_instance_B.uart_rx_inst.fifo_inst.wr_en;

endinterface