

================================================================
== Vitis HLS Report for 'exp_32_10_s'
================================================================
* Date:           Wed Jul 31 17:00:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.156 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.34>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:287]   --->   Operation 7 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_l_int = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %x_read, i32 22, i32 26"   --->   Operation 8 'partselect' 'x_l_int' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln594 = trunc i32 %x_read"   --->   Operation 9 'trunc' 'trunc_ln594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_l_fract = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %trunc_ln594, i1 0"   --->   Operation 10 'bitconcatenate' 'x_l_fract' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 31" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:287]   --->   Operation 11 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%p_Result_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 26"   --->   Operation 12 'bitselect' 'p_Result_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%overf = xor i1 %p_Result_s, i1 %p_Result_82"   --->   Operation 13 'xor' 'overf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%p_Result_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 27"   --->   Operation 14 'bitselect' 'p_Result_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%xor_ln176 = xor i1 %p_Result_s, i1 %p_Result_83"   --->   Operation 15 'xor' 'xor_ln176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%p_Result_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 28"   --->   Operation 16 'bitselect' 'p_Result_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%xor_ln176_1 = xor i1 %p_Result_s, i1 %p_Result_84"   --->   Operation 17 'xor' 'xor_ln176_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 29"   --->   Operation 18 'bitselect' 'p_Result_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%xor_ln176_2 = xor i1 %p_Result_s, i1 %p_Result_85"   --->   Operation 19 'xor' 'xor_ln176_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%p_Result_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 30"   --->   Operation 20 'bitselect' 'p_Result_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%xor_ln176_3 = xor i1 %p_Result_s, i1 %p_Result_86"   --->   Operation 21 'xor' 'xor_ln176_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.75ns)   --->   "%icmp_ln1653 = icmp_eq  i5 %x_l_int, i5 15"   --->   Operation 22 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.05ns)   --->   "%icmp_ln1651 = icmp_ugt  i23 %x_l_fract, i23 7905299"   --->   Operation 23 'icmp' 'icmp_ln1651' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%and_ln300 = and i1 %icmp_ln1653, i1 %icmp_ln1651" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 24 'and' 'and_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %x_read, i32 19, i32 25"   --->   Operation 25 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_470 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %x_read, i32 11, i32 18"   --->   Operation 26 'partselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_msb_ind_3_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %x_read, i32 6, i32 10"   --->   Operation 27 'partselect' 'x_msb_ind_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_msb_ind_4_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %x_read, i32 3, i32 5"   --->   Operation 28 'partselect' 'x_msb_ind_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln594_1 = trunc i32 %x_read"   --->   Operation 29 'trunc' 'trunc_ln594_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_lsb_ind_V = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln594_1, i1 0"   --->   Operation 30 'bitconcatenate' 'x_lsb_ind_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i3 %x_msb_ind_4_V"   --->   Operation 31 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i4 %x_lsb_ind_V"   --->   Operation 32 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [3/3] (0.99ns) (grouped into DSP with root node exp_x_msb_4_lsb_m_1_m_V)   --->   "%r_V_552 = mul i7 %zext_ln1271, i7 %zext_ln1273"   --->   Operation 33 'mul' 'r_V_552' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln594_2 = trunc i32 %x_read"   --->   Operation 34 'trunc' 'trunc_ln594_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%or_ln300 = or i1 %overf, i1 %xor_ln176_1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 35 'or' 'or_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln300_1 = or i1 %or_ln300, i1 %xor_ln176" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 36 'or' 'or_ln300_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%or_ln300_2 = or i1 %xor_ln176_3, i1 %and_ln300" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 37 'or' 'or_ln300_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln300_3 = or i1 %or_ln300_2, i1 %xor_ln176_2" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 38 'or' 'or_ln300_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i3 %x_msb_ind_4_V"   --->   Operation 39 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%f_x_msb_4_h_table_V_addr = getelementptr i6 %f_x_msb_4_h_table_V, i64 0, i64 %zext_ln541" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:333]   --->   Operation 40 'getelementptr' 'f_x_msb_4_h_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.67ns)   --->   "%f_x_msb_4_h_V = load i3 %f_x_msb_4_h_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:333]   --->   Operation 41 'load' 'f_x_msb_4_h_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%f_x_msb_4_l_table_V_addr = getelementptr i7 %f_x_msb_4_l_table_V, i64 0, i64 %zext_ln541" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:334]   --->   Operation 42 'getelementptr' 'f_x_msb_4_l_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (0.67ns)   --->   "%f_x_msb_4_l_V = load i3 %f_x_msb_4_l_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:334]   --->   Operation 43 'load' 'f_x_msb_4_l_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i4 %x_lsb_ind_V"   --->   Operation 44 'zext' 'zext_ln541_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%f_x_lsb_table_V_addr = getelementptr i8 %f_x_lsb_table_V, i64 0, i64 %zext_ln541_2" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:342]   --->   Operation 45 'getelementptr' 'f_x_lsb_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (0.67ns)   --->   "%f_x_lsb_V = load i4 %f_x_lsb_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:342]   --->   Operation 46 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 47 [2/3] (0.99ns) (grouped into DSP with root node exp_x_msb_4_lsb_m_1_m_V)   --->   "%r_V_552 = mul i7 %zext_ln1271, i7 %zext_ln1273"   --->   Operation 47 'mul' 'r_V_552' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.32>
ST_3 : Operation 48 [1/2] (0.67ns)   --->   "%f_x_msb_4_h_V = load i3 %f_x_msb_4_h_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:333]   --->   Operation 48 'load' 'f_x_msb_4_h_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_3 : Operation 49 [1/2] (0.67ns)   --->   "%f_x_msb_4_l_V = load i3 %f_x_msb_4_l_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:334]   --->   Operation 49 'load' 'f_x_msb_4_l_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_3 : Operation 50 [1/2] (0.67ns)   --->   "%f_x_lsb_V = load i4 %f_x_lsb_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:342]   --->   Operation 50 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 51 [1/3] (0.00ns) (grouped into DSP with root node exp_x_msb_4_lsb_m_1_m_V)   --->   "%r_V_552 = mul i7 %zext_ln1271, i7 %zext_ln1273"   --->   Operation 51 'mul' 'r_V_552' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %f_x_lsb_V, i32 5, i32 7"   --->   Operation 52 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_112 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %f_x_msb_4_h_V, i3 %tmp_45"   --->   Operation 53 'bitconcatenate' 'p_Result_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i9 %p_Result_112"   --->   Operation 54 'zext' 'zext_ln294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into DSP with root node exp_x_msb_4_lsb_m_1_m_V)   --->   "%zext_ln813 = zext i7 %r_V_552"   --->   Operation 55 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (0.64ns) (root node of the DSP)   --->   "%exp_x_msb_4_lsb_m_1_m_V = add i10 %zext_ln294, i10 %zext_ln813"   --->   Operation 56 'add' 'exp_x_msb_4_lsb_m_1_m_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln594_3 = trunc i8 %f_x_lsb_V"   --->   Operation 57 'trunc' 'trunc_ln594_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i5 %x_msb_ind_3_V"   --->   Operation 58 'zext' 'zext_ln541_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_addr = getelementptr i32 %f_x_msb_3_table_V, i64 0, i64 %zext_ln541_3" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 59 'getelementptr' 'f_x_msb_3_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (1.23ns)   --->   "%f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 60 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i8 %tmp_470"   --->   Operation 61 'zext' 'zext_ln541_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_addr = getelementptr i46 %f_x_msb_2_table_V, i64 0, i64 %zext_ln541_4" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 62 'getelementptr' 'f_x_msb_2_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.23ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 63 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 7.15>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_111 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %p_Result_s, i7 %tmp"   --->   Operation 64 'bitconcatenate' 'p_Result_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (0.64ns) (root node of the DSP)   --->   "%exp_x_msb_4_lsb_m_1_m_V = add i10 %zext_ln294, i10 %zext_ln813"   --->   Operation 65 'add' 'exp_x_msb_4_lsb_m_1_m_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_113 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i6.i10.i10.i5.i4.i7, i6 %trunc_ln594_2, i10 0, i10 %exp_x_msb_4_lsb_m_1_m_V, i5 %trunc_ln594_3, i4 0, i7 %f_x_msb_4_l_V"   --->   Operation 66 'bitconcatenate' 'p_Result_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (1.23ns)   --->   "%f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 67 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_114 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i5.i7.i32, i5 %x_msb_ind_3_V, i7 0, i32 %f_x_msb_3_V"   --->   Operation 68 'bitconcatenate' 'p_Result_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i44 %p_Result_114"   --->   Operation 69 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i42 %p_Result_113"   --->   Operation 70 'zext' 'zext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (3.78ns)   --->   "%r_V_553 = mul i86 %zext_ln1271_1, i86 %zext_ln1273_3"   --->   Operation 71 'mul' 'r_V_553' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i86.i32.i32, i86 %r_V_553, i32 55, i32 85"   --->   Operation 72 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i31 %trunc_ln"   --->   Operation 73 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%rhs_256 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i5.i7.i32.i3, i5 %x_msb_ind_3_V, i7 0, i32 %f_x_msb_3_V, i3 0"   --->   Operation 74 'bitconcatenate' 'rhs_256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i47 %rhs_256"   --->   Operation 75 'zext' 'zext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln813_15 = zext i42 %p_Result_113"   --->   Operation 76 'zext' 'zext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.04ns)   --->   "%add_ln813 = add i43 %zext_ln813_15, i43 %zext_ln1347"   --->   Operation 77 'add' 'add_ln813' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln813_16 = zext i43 %add_ln813"   --->   Operation 78 'zext' 'zext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.08ns)   --->   "%exp_x_msb_3_4_lsb_m_1_V = add i48 %zext_ln813_16, i48 %zext_ln1347_1"   --->   Operation 79 'add' 'exp_x_msb_3_4_lsb_m_1_V' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (1.23ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 80 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 256> <ROM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%f_x_msb_2_h_V = partselect i5 @_ssdm_op_PartSelect.i5.i46.i32.i32, i46 %f_x_msb_2_V, i32 41, i32 45"   --->   Operation 81 'partselect' 'f_x_msb_2_h_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln813_17 = zext i5 %f_x_msb_2_h_V"   --->   Operation 82 'zext' 'zext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln813_18 = zext i8 %tmp_470"   --->   Operation 83 'zext' 'zext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.76ns)   --->   "%ret_V_254 = add i9 %zext_ln813_18, i9 %zext_ln813_17"   --->   Operation 84 'add' 'ret_V_254' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln594_4 = trunc i46 %f_x_msb_2_V"   --->   Operation 85 'trunc' 'trunc_ln594_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln541_5 = zext i8 %p_Result_111"   --->   Operation 86 'zext' 'zext_ln541_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_addr = getelementptr i50 %exp_x_msb_1_table_V, i64 0, i64 %zext_ln541_5" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 87 'getelementptr' 'exp_x_msb_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (1.23ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 88 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 6.08>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_115 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i9.i41, i9 %ret_V_254, i41 %trunc_ln594_4"   --->   Operation 89 'bitconcatenate' 'p_Result_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i50 %p_Result_115"   --->   Operation 90 'zext' 'zext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i48 %exp_x_msb_3_4_lsb_m_1_V"   --->   Operation 91 'zext' 'zext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (3.90ns)   --->   "%r_V_554 = mul i98 %zext_ln1271_2, i98 %zext_ln1273_4"   --->   Operation 92 'mul' 'r_V_554' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln1347_1 = partselect i46 @_ssdm_op_PartSelect.i46.i98.i32.i32, i98 %r_V_554, i32 52, i32 97"   --->   Operation 93 'partselect' 'trunc_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1347_2 = zext i46 %trunc_ln1347_1"   --->   Operation 94 'zext' 'zext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%rhs_258 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i9.i41.i6, i9 %ret_V_254, i41 %trunc_ln594_4, i6 0"   --->   Operation 95 'bitconcatenate' 'rhs_258' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.09ns)   --->   "%add_ln1347 = add i48 %exp_x_msb_3_4_lsb_m_1_V, i48 %zext_ln1347_2"   --->   Operation 96 'add' 'add_ln1347' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1347_3 = zext i48 %add_ln1347"   --->   Operation 97 'zext' 'zext_ln1347_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.09ns)   --->   "%ret_V = add i56 %zext_ln1347_3, i56 %rhs_258"   --->   Operation 98 'add' 'ret_V' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%exp_x_msb_2_3_4_lsb_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i56.i32.i32, i56 %ret_V, i32 6, i32 55"   --->   Operation 99 'partselect' 'exp_x_msb_2_3_4_lsb_m_1_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/2] (1.23ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 100 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:41]   --->   Operation 101 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_144)   --->   "%y_V = xor i1 %p_Result_s, i1 1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:301]   --->   Operation 102 'xor' 'y_V' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_144)   --->   "%select_ln288 = select i1 %y_V, i46 70368744177663, i46 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:288]   --->   Operation 103 'select' 'select_ln288' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i50 %exp_x_msb_1_V"   --->   Operation 104 'zext' 'zext_ln1271_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i50 %exp_x_msb_2_3_4_lsb_m_1_V"   --->   Operation 105 'zext' 'zext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (3.90ns)   --->   "%r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3"   --->   Operation 106 'mul' 'r_V' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln813_s = partselect i48 @_ssdm_op_PartSelect.i48.i100.i32.i32, i100 %r_V, i32 52, i32 99"   --->   Operation 107 'partselect' 'trunc_ln813_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln813_19 = zext i48 %trunc_ln813_s"   --->   Operation 108 'zext' 'zext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (1.10ns)   --->   "%y_l_V = add i50 %exp_x_msb_1_V, i50 %zext_ln813_19"   --->   Operation 109 'add' 'y_l_V' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_144)   --->   "%y_V_1 = partselect i46 @_ssdm_op_PartSelect.i46.i50.i32.i32, i50 %y_l_V, i32 4, i32 49"   --->   Operation 110 'partselect' 'y_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_144)   --->   "%or_ln300_4 = or i1 %or_ln300_3, i1 %or_ln300_1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 111 'or' 'or_ln300_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.47ns) (out node of the LUT)   --->   "%p_Val2_144 = select i1 %or_ln300_4, i46 %select_ln288, i46 %y_V_1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 112 'select' 'p_Val2_144' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_457 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %p_Val2_144, i32 44, i32 45" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 113 'partselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.44ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_457, i2 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 114 'icmp' 'overf_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%p_Result_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 43"   --->   Operation 115 'bitselect' 'p_Result_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%p_Result_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 42"   --->   Operation 116 'bitselect' 'p_Result_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%p_Result_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 41"   --->   Operation 117 'bitselect' 'p_Result_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%p_Result_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 40"   --->   Operation 118 'bitselect' 'p_Result_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%p_Result_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 39"   --->   Operation 119 'bitselect' 'p_Result_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_6)   --->   "%p_Result_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 38"   --->   Operation 120 'bitselect' 'p_Result_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_6)   --->   "%p_Result_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 37"   --->   Operation 121 'bitselect' 'p_Result_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_6)   --->   "%p_Result_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 36"   --->   Operation 122 'bitselect' 'p_Result_106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node overf_2)   --->   "%p_Result_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 35"   --->   Operation 123 'bitselect' 'p_Result_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node overf_2)   --->   "%p_Result_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 34"   --->   Operation 124 'bitselect' 'p_Result_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node overf_2)   --->   "%p_Result_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 33"   --->   Operation 125 'bitselect' 'p_Result_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node overf_2)   --->   "%p_Result_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 32"   --->   Operation 126 'bitselect' 'p_Result_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%or_ln533 = or i1 %overf_1, i1 %p_Result_100" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 127 'or' 'or_ln533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%or_ln533_1 = or i1 %or_ln533, i1 %p_Result_99" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 128 'or' 'or_ln533_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%or_ln533_2 = or i1 %p_Result_102, i1 %p_Result_103" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 129 'or' 'or_ln533_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_4)   --->   "%or_ln533_3 = or i1 %or_ln533_2, i1 %p_Result_101" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 130 'or' 'or_ln533_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln533_4 = or i1 %or_ln533_3, i1 %or_ln533_1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 131 'or' 'or_ln533_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln533_6)   --->   "%or_ln533_5 = or i1 %p_Result_105, i1 %p_Result_106" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 132 'or' 'or_ln533_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln533_6 = or i1 %or_ln533_5, i1 %p_Result_104" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 133 'or' 'or_ln533_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node overf_2)   --->   "%or_ln533_7 = or i1 %p_Result_107, i1 %p_Result_108" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 134 'or' 'or_ln533_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node overf_2)   --->   "%or_ln533_8 = or i1 %p_Result_109, i1 %p_Result_110" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 135 'or' 'or_ln533_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node overf_2)   --->   "%or_ln533_9 = or i1 %or_ln533_8, i1 %or_ln533_7" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 136 'or' 'or_ln533_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node overf_2)   --->   "%or_ln533_10 = or i1 %or_ln533_9, i1 %or_ln533_6" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 137 'or' 'or_ln533_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.28ns) (out node of the LUT)   --->   "%overf_2 = or i1 %or_ln533_10, i1 %or_ln533_4" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 138 'or' 'overf_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%tmp_s = partselect i31 @_ssdm_op_PartSelect.i31.i46.i32.i32, i46 %p_Val2_144, i32 1, i32 31"   --->   Operation 139 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln536 = select i1 %overf_2, i31 2147483647, i31 %tmp_s" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:536]   --->   Operation 140 'select' 'select_ln536' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln953 = ret i31 %select_ln536" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:953]   --->   Operation 141 'ret' 'ret_ln953' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_msb_4_h_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_l_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                    (read          ) [ 0000000]
x_l_int                   (partselect    ) [ 0000000]
trunc_ln594               (trunc         ) [ 0000000]
x_l_fract                 (bitconcatenate) [ 0000000]
p_Result_s                (bitselect     ) [ 0111111]
p_Result_82               (bitselect     ) [ 0000000]
overf                     (xor           ) [ 0000000]
p_Result_83               (bitselect     ) [ 0000000]
xor_ln176                 (xor           ) [ 0000000]
p_Result_84               (bitselect     ) [ 0000000]
xor_ln176_1               (xor           ) [ 0000000]
p_Result_85               (bitselect     ) [ 0000000]
xor_ln176_2               (xor           ) [ 0000000]
p_Result_86               (bitselect     ) [ 0000000]
xor_ln176_3               (xor           ) [ 0000000]
icmp_ln1653               (icmp          ) [ 0000000]
icmp_ln1651               (icmp          ) [ 0000000]
and_ln300                 (and           ) [ 0000000]
tmp                       (partselect    ) [ 0111100]
tmp_470                   (partselect    ) [ 0111100]
x_msb_ind_3_V             (partselect    ) [ 0111100]
x_msb_ind_4_V             (partselect    ) [ 0110000]
trunc_ln594_1             (trunc         ) [ 0000000]
x_lsb_ind_V               (bitconcatenate) [ 0110000]
zext_ln1271               (zext          ) [ 0111000]
zext_ln1273               (zext          ) [ 0111000]
trunc_ln594_2             (trunc         ) [ 0111100]
or_ln300                  (or            ) [ 0000000]
or_ln300_1                (or            ) [ 0111111]
or_ln300_2                (or            ) [ 0000000]
or_ln300_3                (or            ) [ 0111111]
zext_ln541                (zext          ) [ 0000000]
f_x_msb_4_h_table_V_addr  (getelementptr ) [ 0101000]
f_x_msb_4_l_table_V_addr  (getelementptr ) [ 0101000]
zext_ln541_2              (zext          ) [ 0000000]
f_x_lsb_table_V_addr      (getelementptr ) [ 0101000]
f_x_msb_4_h_V             (load          ) [ 0000000]
f_x_msb_4_l_V             (load          ) [ 0100100]
f_x_lsb_V                 (load          ) [ 0000000]
r_V_552                   (mul           ) [ 0000000]
tmp_45                    (partselect    ) [ 0000000]
p_Result_112              (bitconcatenate) [ 0000000]
zext_ln294                (zext          ) [ 0100100]
zext_ln813                (zext          ) [ 0100100]
trunc_ln594_3             (trunc         ) [ 0100100]
zext_ln541_3              (zext          ) [ 0000000]
f_x_msb_3_table_V_addr    (getelementptr ) [ 0100100]
zext_ln541_4              (zext          ) [ 0000000]
f_x_msb_2_table_V_addr    (getelementptr ) [ 0100100]
p_Result_111              (bitconcatenate) [ 0000000]
exp_x_msb_4_lsb_m_1_m_V   (add           ) [ 0000000]
p_Result_113              (bitconcatenate) [ 0000000]
f_x_msb_3_V               (load          ) [ 0000000]
p_Result_114              (bitconcatenate) [ 0000000]
zext_ln1271_1             (zext          ) [ 0000000]
zext_ln1273_3             (zext          ) [ 0000000]
r_V_553                   (mul           ) [ 0000000]
trunc_ln                  (partselect    ) [ 0000000]
zext_ln1347               (zext          ) [ 0000000]
rhs_256                   (bitconcatenate) [ 0000000]
zext_ln1347_1             (zext          ) [ 0000000]
zext_ln813_15             (zext          ) [ 0000000]
add_ln813                 (add           ) [ 0000000]
zext_ln813_16             (zext          ) [ 0000000]
exp_x_msb_3_4_lsb_m_1_V   (add           ) [ 0100010]
f_x_msb_2_V               (load          ) [ 0000000]
f_x_msb_2_h_V             (partselect    ) [ 0000000]
zext_ln813_17             (zext          ) [ 0000000]
zext_ln813_18             (zext          ) [ 0000000]
ret_V_254                 (add           ) [ 0100010]
trunc_ln594_4             (trunc         ) [ 0100010]
zext_ln541_5              (zext          ) [ 0000000]
exp_x_msb_1_table_V_addr  (getelementptr ) [ 0100010]
p_Result_115              (bitconcatenate) [ 0000000]
zext_ln1271_2             (zext          ) [ 0000000]
zext_ln1273_4             (zext          ) [ 0000000]
r_V_554                   (mul           ) [ 0000000]
trunc_ln1347_1            (partselect    ) [ 0000000]
zext_ln1347_2             (zext          ) [ 0000000]
rhs_258                   (bitconcatenate) [ 0000000]
add_ln1347                (add           ) [ 0000000]
zext_ln1347_3             (zext          ) [ 0000000]
ret_V                     (add           ) [ 0000000]
exp_x_msb_2_3_4_lsb_m_1_V (partselect    ) [ 0100001]
exp_x_msb_1_V             (load          ) [ 0100001]
specpipeline_ln41         (specpipeline  ) [ 0000000]
y_V                       (xor           ) [ 0000000]
select_ln288              (select        ) [ 0000000]
zext_ln1271_3             (zext          ) [ 0000000]
zext_ln1273_5             (zext          ) [ 0000000]
r_V                       (mul           ) [ 0000000]
trunc_ln813_s             (partselect    ) [ 0000000]
zext_ln813_19             (zext          ) [ 0000000]
y_l_V                     (add           ) [ 0000000]
y_V_1                     (partselect    ) [ 0000000]
or_ln300_4                (or            ) [ 0000000]
p_Val2_144                (select        ) [ 0000000]
tmp_457                   (partselect    ) [ 0000000]
overf_1                   (icmp          ) [ 0000000]
p_Result_99               (bitselect     ) [ 0000000]
p_Result_100              (bitselect     ) [ 0000000]
p_Result_101              (bitselect     ) [ 0000000]
p_Result_102              (bitselect     ) [ 0000000]
p_Result_103              (bitselect     ) [ 0000000]
p_Result_104              (bitselect     ) [ 0000000]
p_Result_105              (bitselect     ) [ 0000000]
p_Result_106              (bitselect     ) [ 0000000]
p_Result_107              (bitselect     ) [ 0000000]
p_Result_108              (bitselect     ) [ 0000000]
p_Result_109              (bitselect     ) [ 0000000]
p_Result_110              (bitselect     ) [ 0000000]
or_ln533                  (or            ) [ 0000000]
or_ln533_1                (or            ) [ 0000000]
or_ln533_2                (or            ) [ 0000000]
or_ln533_3                (or            ) [ 0000000]
or_ln533_4                (or            ) [ 0000000]
or_ln533_5                (or            ) [ 0000000]
or_ln533_6                (or            ) [ 0000000]
or_ln533_7                (or            ) [ 0000000]
or_ln533_8                (or            ) [ 0000000]
or_ln533_9                (or            ) [ 0000000]
or_ln533_10               (or            ) [ 0000000]
overf_2                   (or            ) [ 0000000]
tmp_s                     (partselect    ) [ 0000000]
select_ln536              (select        ) [ 0000000]
ret_ln953                 (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_msb_4_h_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_h_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_x_msb_4_l_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_l_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i22.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i6.i10.i10.i5.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i5.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i86.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i47.i5.i7.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i9.i41"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i46.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i9.i41.i6"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i46.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i46.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="x_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="f_x_msb_4_h_table_V_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_4_h_table_V_addr/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_4_h_V/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="f_x_msb_4_l_table_V_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="3" slack="0"/>
<pin id="199" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_4_l_table_V_addr/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_4_l_V/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="f_x_lsb_table_V_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_lsb_table_V_addr/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_lsb_V/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="f_x_msb_3_table_V_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_3_table_V_addr/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_3_V/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="f_x_msb_2_table_V_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="46" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_2_table_V_addr/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="46" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_2_V/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="exp_x_msb_1_table_V_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="50" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="8" slack="0"/>
<pin id="251" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_addr/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="50" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="x_l_int_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="0" index="3" bw="6" slack="0"/>
<pin id="265" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_l_int/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln594_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln594/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="x_l_fract_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="23" slack="0"/>
<pin id="276" dir="0" index="1" bw="22" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_l_fract/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_Result_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_Result_82_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_82/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="overf_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="overf/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_Result_83_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_83/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xor_ln176_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln176/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Result_84_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="6" slack="0"/>
<pin id="322" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_84/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="xor_ln176_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln176_1/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_Result_85_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_85/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="xor_ln176_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln176_2/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_Result_86_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_86/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="xor_ln176_3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln176_3/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln1653_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1653/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln1651_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="23" slack="0"/>
<pin id="368" dir="0" index="1" bw="23" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1651/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="and_ln300_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="6" slack="0"/>
<pin id="382" dir="0" index="3" bw="6" slack="0"/>
<pin id="383" dir="1" index="4" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_470_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="5" slack="0"/>
<pin id="392" dir="0" index="3" bw="6" slack="0"/>
<pin id="393" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_470/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="x_msb_ind_3_V_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="4" slack="0"/>
<pin id="402" dir="0" index="3" bw="5" slack="0"/>
<pin id="403" dir="1" index="4" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_msb_ind_3_V/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="x_msb_ind_4_V_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="3" slack="0"/>
<pin id="412" dir="0" index="3" bw="4" slack="0"/>
<pin id="413" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_msb_ind_4_V/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln594_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln594_1/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="x_lsb_ind_V_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="0" index="1" bw="3" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_lsb_ind_V/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln1271_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="0"/>
<pin id="432" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln1273_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln594_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln594_2/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_ln300_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="or_ln300_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300_1/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="or_ln300_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300_2/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="or_ln300_3_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300_3/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln541_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln541_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="1"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_2/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_45_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="0" index="2" bw="4" slack="0"/>
<pin id="479" dir="0" index="3" bw="4" slack="0"/>
<pin id="480" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="p_Result_112_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="0"/>
<pin id="487" dir="0" index="1" bw="6" slack="0"/>
<pin id="488" dir="0" index="2" bw="3" slack="0"/>
<pin id="489" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_112/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln294_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="0"/>
<pin id="495" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln294/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln594_3_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln594_3/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln541_3_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="2"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_3/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln541_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="2"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_4/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_Result_111_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="3"/>
<pin id="512" dir="0" index="2" bw="7" slack="3"/>
<pin id="513" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_111/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_Result_113_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="42" slack="0"/>
<pin id="517" dir="0" index="1" bw="6" slack="3"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="0" index="3" bw="10" slack="0"/>
<pin id="520" dir="0" index="4" bw="5" slack="1"/>
<pin id="521" dir="0" index="5" bw="1" slack="0"/>
<pin id="522" dir="0" index="6" bw="7" slack="1"/>
<pin id="523" dir="1" index="7" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_113/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="p_Result_114_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="44" slack="0"/>
<pin id="529" dir="0" index="1" bw="5" slack="3"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="0" index="3" bw="32" slack="0"/>
<pin id="532" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_114/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln1271_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="44" slack="0"/>
<pin id="538" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln1273_3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="42" slack="0"/>
<pin id="542" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_3/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="r_V_553_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="44" slack="0"/>
<pin id="546" dir="0" index="1" bw="42" slack="0"/>
<pin id="547" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_553/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="trunc_ln_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="31" slack="0"/>
<pin id="552" dir="0" index="1" bw="86" slack="0"/>
<pin id="553" dir="0" index="2" bw="7" slack="0"/>
<pin id="554" dir="0" index="3" bw="8" slack="0"/>
<pin id="555" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln1347_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="31" slack="0"/>
<pin id="562" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="rhs_256_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="47" slack="0"/>
<pin id="566" dir="0" index="1" bw="5" slack="3"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="0" index="3" bw="32" slack="0"/>
<pin id="569" dir="0" index="4" bw="1" slack="0"/>
<pin id="570" dir="1" index="5" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_256/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln1347_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="47" slack="0"/>
<pin id="577" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_1/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln813_15_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="42" slack="0"/>
<pin id="581" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_15/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln813_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="42" slack="0"/>
<pin id="585" dir="0" index="1" bw="31" slack="0"/>
<pin id="586" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln813_16_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="43" slack="0"/>
<pin id="591" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_16/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="exp_x_msb_3_4_lsb_m_1_V_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="43" slack="0"/>
<pin id="595" dir="0" index="1" bw="47" slack="0"/>
<pin id="596" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_3_4_lsb_m_1_V/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="f_x_msb_2_h_V_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="0"/>
<pin id="601" dir="0" index="1" bw="46" slack="0"/>
<pin id="602" dir="0" index="2" bw="7" slack="0"/>
<pin id="603" dir="0" index="3" bw="7" slack="0"/>
<pin id="604" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_x_msb_2_h_V/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln813_17_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="0"/>
<pin id="611" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_17/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln813_18_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="3"/>
<pin id="615" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_18/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="ret_V_254_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="5" slack="0"/>
<pin id="619" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_254/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="trunc_ln594_4_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="46" slack="0"/>
<pin id="624" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln594_4/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln541_5_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_5/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="p_Result_115_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="50" slack="0"/>
<pin id="633" dir="0" index="1" bw="9" slack="1"/>
<pin id="634" dir="0" index="2" bw="41" slack="1"/>
<pin id="635" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_115/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln1271_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="50" slack="0"/>
<pin id="639" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_2/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln1273_4_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="48" slack="1"/>
<pin id="643" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_4/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="r_V_554_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="50" slack="0"/>
<pin id="646" dir="0" index="1" bw="48" slack="0"/>
<pin id="647" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_554/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="trunc_ln1347_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="46" slack="0"/>
<pin id="652" dir="0" index="1" bw="98" slack="0"/>
<pin id="653" dir="0" index="2" bw="7" slack="0"/>
<pin id="654" dir="0" index="3" bw="8" slack="0"/>
<pin id="655" dir="1" index="4" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1347_1/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln1347_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="46" slack="0"/>
<pin id="662" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_2/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="rhs_258_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="56" slack="0"/>
<pin id="666" dir="0" index="1" bw="9" slack="1"/>
<pin id="667" dir="0" index="2" bw="41" slack="1"/>
<pin id="668" dir="0" index="3" bw="1" slack="0"/>
<pin id="669" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_258/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln1347_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="48" slack="1"/>
<pin id="674" dir="0" index="1" bw="46" slack="0"/>
<pin id="675" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln1347_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="48" slack="0"/>
<pin id="679" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_3/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="ret_V_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="48" slack="0"/>
<pin id="683" dir="0" index="1" bw="56" slack="0"/>
<pin id="684" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="exp_x_msb_2_3_4_lsb_m_1_V_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="50" slack="0"/>
<pin id="689" dir="0" index="1" bw="56" slack="0"/>
<pin id="690" dir="0" index="2" bw="4" slack="0"/>
<pin id="691" dir="0" index="3" bw="7" slack="0"/>
<pin id="692" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_x_msb_2_3_4_lsb_m_1_V/5 "/>
</bind>
</comp>

<comp id="697" class="1004" name="y_V_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="5"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_V/6 "/>
</bind>
</comp>

<comp id="702" class="1004" name="select_ln288_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="0" index="2" bw="1" slack="0"/>
<pin id="706" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln288/6 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln1271_3_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="50" slack="1"/>
<pin id="712" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_3/6 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln1273_5_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="50" slack="1"/>
<pin id="715" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_5/6 "/>
</bind>
</comp>

<comp id="716" class="1004" name="r_V_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="50" slack="0"/>
<pin id="718" dir="0" index="1" bw="50" slack="0"/>
<pin id="719" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="722" class="1004" name="trunc_ln813_s_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="48" slack="0"/>
<pin id="724" dir="0" index="1" bw="100" slack="0"/>
<pin id="725" dir="0" index="2" bw="7" slack="0"/>
<pin id="726" dir="0" index="3" bw="8" slack="0"/>
<pin id="727" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_s/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln813_19_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="48" slack="0"/>
<pin id="734" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_19/6 "/>
</bind>
</comp>

<comp id="736" class="1004" name="y_l_V_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="50" slack="1"/>
<pin id="738" dir="0" index="1" bw="48" slack="0"/>
<pin id="739" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="y_V_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="46" slack="0"/>
<pin id="743" dir="0" index="1" bw="50" slack="0"/>
<pin id="744" dir="0" index="2" bw="4" slack="0"/>
<pin id="745" dir="0" index="3" bw="7" slack="0"/>
<pin id="746" dir="1" index="4" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_1/6 "/>
</bind>
</comp>

<comp id="751" class="1004" name="or_ln300_4_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="5"/>
<pin id="753" dir="0" index="1" bw="1" slack="5"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300_4/6 "/>
</bind>
</comp>

<comp id="755" class="1004" name="p_Val2_144_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="46" slack="0"/>
<pin id="758" dir="0" index="2" bw="46" slack="0"/>
<pin id="759" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_144/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_457_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="2" slack="0"/>
<pin id="765" dir="0" index="1" bw="46" slack="0"/>
<pin id="766" dir="0" index="2" bw="7" slack="0"/>
<pin id="767" dir="0" index="3" bw="7" slack="0"/>
<pin id="768" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_457/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="overf_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="2" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="overf_1/6 "/>
</bind>
</comp>

<comp id="779" class="1004" name="p_Result_99_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="46" slack="0"/>
<pin id="782" dir="0" index="2" bw="7" slack="0"/>
<pin id="783" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99/6 "/>
</bind>
</comp>

<comp id="787" class="1004" name="p_Result_100_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="46" slack="0"/>
<pin id="790" dir="0" index="2" bw="7" slack="0"/>
<pin id="791" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_100/6 "/>
</bind>
</comp>

<comp id="795" class="1004" name="p_Result_101_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="46" slack="0"/>
<pin id="798" dir="0" index="2" bw="7" slack="0"/>
<pin id="799" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_101/6 "/>
</bind>
</comp>

<comp id="803" class="1004" name="p_Result_102_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="46" slack="0"/>
<pin id="806" dir="0" index="2" bw="7" slack="0"/>
<pin id="807" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_102/6 "/>
</bind>
</comp>

<comp id="811" class="1004" name="p_Result_103_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="46" slack="0"/>
<pin id="814" dir="0" index="2" bw="7" slack="0"/>
<pin id="815" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_103/6 "/>
</bind>
</comp>

<comp id="819" class="1004" name="p_Result_104_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="46" slack="0"/>
<pin id="822" dir="0" index="2" bw="7" slack="0"/>
<pin id="823" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_104/6 "/>
</bind>
</comp>

<comp id="827" class="1004" name="p_Result_105_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="46" slack="0"/>
<pin id="830" dir="0" index="2" bw="7" slack="0"/>
<pin id="831" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_105/6 "/>
</bind>
</comp>

<comp id="835" class="1004" name="p_Result_106_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="46" slack="0"/>
<pin id="838" dir="0" index="2" bw="7" slack="0"/>
<pin id="839" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_106/6 "/>
</bind>
</comp>

<comp id="843" class="1004" name="p_Result_107_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="46" slack="0"/>
<pin id="846" dir="0" index="2" bw="7" slack="0"/>
<pin id="847" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_107/6 "/>
</bind>
</comp>

<comp id="851" class="1004" name="p_Result_108_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="46" slack="0"/>
<pin id="854" dir="0" index="2" bw="7" slack="0"/>
<pin id="855" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_108/6 "/>
</bind>
</comp>

<comp id="859" class="1004" name="p_Result_109_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="46" slack="0"/>
<pin id="862" dir="0" index="2" bw="7" slack="0"/>
<pin id="863" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_109/6 "/>
</bind>
</comp>

<comp id="867" class="1004" name="p_Result_110_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="46" slack="0"/>
<pin id="870" dir="0" index="2" bw="7" slack="0"/>
<pin id="871" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_110/6 "/>
</bind>
</comp>

<comp id="875" class="1004" name="or_ln533_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533/6 "/>
</bind>
</comp>

<comp id="881" class="1004" name="or_ln533_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533_1/6 "/>
</bind>
</comp>

<comp id="887" class="1004" name="or_ln533_2_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533_2/6 "/>
</bind>
</comp>

<comp id="893" class="1004" name="or_ln533_3_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533_3/6 "/>
</bind>
</comp>

<comp id="899" class="1004" name="or_ln533_4_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533_4/6 "/>
</bind>
</comp>

<comp id="905" class="1004" name="or_ln533_5_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533_5/6 "/>
</bind>
</comp>

<comp id="911" class="1004" name="or_ln533_6_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533_6/6 "/>
</bind>
</comp>

<comp id="917" class="1004" name="or_ln533_7_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533_7/6 "/>
</bind>
</comp>

<comp id="923" class="1004" name="or_ln533_8_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533_8/6 "/>
</bind>
</comp>

<comp id="929" class="1004" name="or_ln533_9_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="0"/>
<pin id="931" dir="0" index="1" bw="1" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533_9/6 "/>
</bind>
</comp>

<comp id="935" class="1004" name="or_ln533_10_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533_10/6 "/>
</bind>
</comp>

<comp id="941" class="1004" name="overf_2_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="overf_2/6 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_s_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="31" slack="0"/>
<pin id="949" dir="0" index="1" bw="46" slack="0"/>
<pin id="950" dir="0" index="2" bw="1" slack="0"/>
<pin id="951" dir="0" index="3" bw="6" slack="0"/>
<pin id="952" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="957" class="1004" name="select_ln536_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="0" index="2" bw="31" slack="0"/>
<pin id="961" dir="1" index="3" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln536/6 "/>
</bind>
</comp>

<comp id="965" class="1007" name="grp_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="3" slack="0"/>
<pin id="967" dir="0" index="1" bw="4" slack="0"/>
<pin id="968" dir="0" index="2" bw="9" slack="0"/>
<pin id="969" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_552/1 zext_ln813/3 exp_x_msb_4_lsb_m_1_m_V/3 "/>
</bind>
</comp>

<comp id="974" class="1005" name="p_Result_s_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="3"/>
<pin id="976" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="980" class="1005" name="tmp_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="7" slack="3"/>
<pin id="982" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="985" class="1005" name="tmp_470_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="2"/>
<pin id="987" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_470 "/>
</bind>
</comp>

<comp id="991" class="1005" name="x_msb_ind_3_V_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="5" slack="2"/>
<pin id="993" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="x_msb_ind_3_V "/>
</bind>
</comp>

<comp id="998" class="1005" name="x_msb_ind_4_V_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="3" slack="1"/>
<pin id="1000" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_msb_ind_4_V "/>
</bind>
</comp>

<comp id="1003" class="1005" name="x_lsb_ind_V_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="4" slack="1"/>
<pin id="1005" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_lsb_ind_V "/>
</bind>
</comp>

<comp id="1008" class="1005" name="zext_ln1271_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="7" slack="1"/>
<pin id="1010" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="zext_ln1273_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="7" slack="1"/>
<pin id="1015" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="trunc_ln594_2_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="6" slack="3"/>
<pin id="1020" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln594_2 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="or_ln300_1_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="5"/>
<pin id="1025" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln300_1 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="or_ln300_3_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="5"/>
<pin id="1030" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln300_3 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="f_x_msb_4_h_table_V_addr_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="3" slack="1"/>
<pin id="1035" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_4_h_table_V_addr "/>
</bind>
</comp>

<comp id="1038" class="1005" name="f_x_msb_4_l_table_V_addr_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="3" slack="1"/>
<pin id="1040" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_4_l_table_V_addr "/>
</bind>
</comp>

<comp id="1043" class="1005" name="f_x_lsb_table_V_addr_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="4" slack="1"/>
<pin id="1045" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_table_V_addr "/>
</bind>
</comp>

<comp id="1048" class="1005" name="f_x_msb_4_l_V_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="7" slack="1"/>
<pin id="1050" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_4_l_V "/>
</bind>
</comp>

<comp id="1053" class="1005" name="zext_ln294_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="10" slack="1"/>
<pin id="1055" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln294 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="trunc_ln594_3_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="5" slack="1"/>
<pin id="1060" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln594_3 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="f_x_msb_3_table_V_addr_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="5" slack="1"/>
<pin id="1065" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_table_V_addr "/>
</bind>
</comp>

<comp id="1068" class="1005" name="f_x_msb_2_table_V_addr_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="1"/>
<pin id="1070" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_2_table_V_addr "/>
</bind>
</comp>

<comp id="1073" class="1005" name="exp_x_msb_3_4_lsb_m_1_V_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="48" slack="1"/>
<pin id="1075" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_3_4_lsb_m_1_V "/>
</bind>
</comp>

<comp id="1079" class="1005" name="ret_V_254_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="9" slack="1"/>
<pin id="1081" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_254 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="trunc_ln594_4_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="41" slack="1"/>
<pin id="1087" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln594_4 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="exp_x_msb_1_table_V_addr_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="8" slack="1"/>
<pin id="1093" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_addr "/>
</bind>
</comp>

<comp id="1096" class="1005" name="exp_x_msb_2_3_4_lsb_m_1_V_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="50" slack="1"/>
<pin id="1098" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_3_4_lsb_m_1_V "/>
</bind>
</comp>

<comp id="1101" class="1005" name="exp_x_msb_1_V_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="50" slack="1"/>
<pin id="1103" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="180"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="66" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="66" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="8" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="66" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="66" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="12" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="66" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="266"><net_src comp="16" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="176" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="176" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="22" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="176" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="176" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="20" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="282" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="290" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="26" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="176" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="30" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="282" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="304" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="176" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="32" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="282" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="318" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="26" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="176" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="282" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="332" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="176" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="282" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="346" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="260" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="38" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="274" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="40" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="360" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="384"><net_src comp="42" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="176" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="44" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="46" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="394"><net_src comp="48" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="176" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="50" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="52" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="404"><net_src comp="16" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="176" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="54" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="56" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="414"><net_src comp="58" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="176" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="60" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="62" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="421"><net_src comp="176" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="64" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="24" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="408" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="422" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="176" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="298" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="326" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="312" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="354" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="372" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="340" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="466" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="474"><net_src comp="471" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="481"><net_src comp="68" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="215" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="62" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="484"><net_src comp="70" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="490"><net_src comp="72" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="189" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="475" pin="4"/><net_sink comp="485" pin=2"/></net>

<net id="496"><net_src comp="485" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="215" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="501" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="508"><net_src comp="505" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="514"><net_src comp="74" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="524"><net_src comp="76" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="78" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="80" pin="0"/><net_sink comp="515" pin=5"/></net>

<net id="533"><net_src comp="82" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="84" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="535"><net_src comp="228" pin="3"/><net_sink comp="527" pin=3"/></net>

<net id="539"><net_src comp="527" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="515" pin="7"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="536" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="556"><net_src comp="86" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="544" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="88" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="559"><net_src comp="90" pin="0"/><net_sink comp="550" pin=3"/></net>

<net id="563"><net_src comp="550" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="571"><net_src comp="92" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="84" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="228" pin="3"/><net_sink comp="564" pin=3"/></net>

<net id="574"><net_src comp="94" pin="0"/><net_sink comp="564" pin=4"/></net>

<net id="578"><net_src comp="564" pin="5"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="515" pin="7"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="579" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="560" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="575" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="605"><net_src comp="96" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="241" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="607"><net_src comp="98" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="608"><net_src comp="100" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="612"><net_src comp="599" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="620"><net_src comp="613" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="609" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="241" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="509" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="636"><net_src comp="102" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="631" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="648"><net_src comp="637" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="656"><net_src comp="104" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="644" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="106" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="659"><net_src comp="108" pin="0"/><net_sink comp="650" pin=3"/></net>

<net id="663"><net_src comp="650" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="670"><net_src comp="110" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="112" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="676"><net_src comp="660" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="672" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="664" pin="4"/><net_sink comp="681" pin=1"/></net>

<net id="693"><net_src comp="114" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="681" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="54" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="88" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="701"><net_src comp="124" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="697" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="126" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="128" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="720"><net_src comp="713" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="710" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="728"><net_src comp="130" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="716" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="730"><net_src comp="106" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="731"><net_src comp="132" pin="0"/><net_sink comp="722" pin=3"/></net>

<net id="735"><net_src comp="722" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="732" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="747"><net_src comp="134" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="736" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="136" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="750"><net_src comp="138" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="760"><net_src comp="751" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="702" pin="3"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="741" pin="4"/><net_sink comp="755" pin=2"/></net>

<net id="769"><net_src comp="140" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="755" pin="3"/><net_sink comp="763" pin=1"/></net>

<net id="771"><net_src comp="142" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="772"><net_src comp="100" pin="0"/><net_sink comp="763" pin=3"/></net>

<net id="777"><net_src comp="763" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="144" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="146" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="755" pin="3"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="148" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="792"><net_src comp="146" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="755" pin="3"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="150" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="800"><net_src comp="146" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="755" pin="3"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="98" pin="0"/><net_sink comp="795" pin=2"/></net>

<net id="808"><net_src comp="146" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="755" pin="3"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="152" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="816"><net_src comp="146" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="755" pin="3"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="154" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="824"><net_src comp="146" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="755" pin="3"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="156" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="832"><net_src comp="146" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="755" pin="3"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="158" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="840"><net_src comp="146" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="755" pin="3"/><net_sink comp="835" pin=1"/></net>

<net id="842"><net_src comp="160" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="848"><net_src comp="146" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="755" pin="3"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="162" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="856"><net_src comp="146" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="755" pin="3"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="164" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="864"><net_src comp="146" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="755" pin="3"/><net_sink comp="859" pin=1"/></net>

<net id="866"><net_src comp="166" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="872"><net_src comp="146" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="755" pin="3"/><net_sink comp="867" pin=1"/></net>

<net id="874"><net_src comp="168" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="879"><net_src comp="773" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="787" pin="3"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="875" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="779" pin="3"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="803" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="811" pin="3"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="887" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="795" pin="3"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="893" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="881" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="827" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="835" pin="3"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="905" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="819" pin="3"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="843" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="851" pin="3"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="859" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="867" pin="3"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="923" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="917" pin="2"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="929" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="911" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="935" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="899" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="953"><net_src comp="170" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="954"><net_src comp="755" pin="3"/><net_sink comp="947" pin=1"/></net>

<net id="955"><net_src comp="172" pin="0"/><net_sink comp="947" pin=2"/></net>

<net id="956"><net_src comp="28" pin="0"/><net_sink comp="947" pin=3"/></net>

<net id="962"><net_src comp="941" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="174" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="947" pin="4"/><net_sink comp="957" pin=2"/></net>

<net id="970"><net_src comp="430" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="971"><net_src comp="434" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="972"><net_src comp="493" pin="1"/><net_sink comp="965" pin=2"/></net>

<net id="973"><net_src comp="965" pin="3"/><net_sink comp="515" pin=3"/></net>

<net id="977"><net_src comp="282" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="979"><net_src comp="974" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="983"><net_src comp="378" pin="4"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="988"><net_src comp="388" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="994"><net_src comp="398" pin="4"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="996"><net_src comp="991" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="997"><net_src comp="991" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1001"><net_src comp="408" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1006"><net_src comp="422" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="1011"><net_src comp="430" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1016"><net_src comp="434" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1021"><net_src comp="438" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="1026"><net_src comp="448" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="1031"><net_src comp="460" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1036"><net_src comp="182" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="1041"><net_src comp="195" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1046"><net_src comp="208" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1051"><net_src comp="202" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="515" pin=6"/></net>

<net id="1056"><net_src comp="493" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1061"><net_src comp="497" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="515" pin=4"/></net>

<net id="1066"><net_src comp="221" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1071"><net_src comp="234" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1076"><net_src comp="593" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1082"><net_src comp="616" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1088"><net_src comp="622" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="664" pin=2"/></net>

<net id="1094"><net_src comp="247" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1099"><net_src comp="687" pin="4"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1104"><net_src comp="254" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1106"><net_src comp="1101" pin="1"/><net_sink comp="736" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: exp<32, 10> : x | {1 }
	Port: exp<32, 10> : f_x_msb_4_h_table_V | {2 3 }
	Port: exp<32, 10> : f_x_msb_4_l_table_V | {2 3 }
	Port: exp<32, 10> : f_x_lsb_table_V | {2 3 }
	Port: exp<32, 10> : f_x_msb_3_table_V | {3 4 }
	Port: exp<32, 10> : f_x_msb_2_table_V | {3 4 }
	Port: exp<32, 10> : exp_x_msb_1_table_V | {4 5 }
  - Chain level:
	State 1
		x_l_fract : 1
		overf : 1
		xor_ln176 : 1
		xor_ln176_1 : 1
		xor_ln176_2 : 1
		xor_ln176_3 : 1
		icmp_ln1653 : 1
		icmp_ln1651 : 2
		and_ln300 : 3
		x_lsb_ind_V : 1
		zext_ln1271 : 1
		zext_ln1273 : 2
		r_V_552 : 3
		or_ln300 : 1
		or_ln300_1 : 1
		or_ln300_2 : 3
		or_ln300_3 : 3
	State 2
		f_x_msb_4_h_table_V_addr : 1
		f_x_msb_4_h_V : 2
		f_x_msb_4_l_table_V_addr : 1
		f_x_msb_4_l_V : 2
		f_x_lsb_table_V_addr : 1
		f_x_lsb_V : 2
	State 3
		tmp_45 : 1
		p_Result_112 : 2
		zext_ln294 : 3
		zext_ln813 : 1
		exp_x_msb_4_lsb_m_1_m_V : 4
		trunc_ln594_3 : 1
		f_x_msb_3_table_V_addr : 1
		f_x_msb_3_V : 2
		f_x_msb_2_table_V_addr : 1
		f_x_msb_2_V : 2
	State 4
		p_Result_113 : 1
		p_Result_114 : 1
		zext_ln1271_1 : 2
		zext_ln1273_3 : 2
		r_V_553 : 3
		trunc_ln : 4
		zext_ln1347 : 5
		rhs_256 : 1
		zext_ln1347_1 : 2
		zext_ln813_15 : 2
		add_ln813 : 6
		zext_ln813_16 : 7
		exp_x_msb_3_4_lsb_m_1_V : 8
		f_x_msb_2_h_V : 1
		zext_ln813_17 : 2
		ret_V_254 : 3
		trunc_ln594_4 : 1
		zext_ln541_5 : 1
		exp_x_msb_1_table_V_addr : 2
		exp_x_msb_1_V : 3
	State 5
		zext_ln1271_2 : 1
		r_V_554 : 2
		trunc_ln1347_1 : 3
		zext_ln1347_2 : 4
		add_ln1347 : 5
		zext_ln1347_3 : 6
		ret_V : 7
		exp_x_msb_2_3_4_lsb_m_1_V : 8
	State 6
		r_V : 1
		trunc_ln813_s : 2
		zext_ln813_19 : 3
		y_l_V : 4
		y_V_1 : 5
		p_Val2_144 : 6
		tmp_457 : 7
		overf_1 : 8
		p_Result_99 : 7
		p_Result_100 : 7
		p_Result_101 : 7
		p_Result_102 : 7
		p_Result_103 : 7
		p_Result_104 : 7
		p_Result_105 : 7
		p_Result_106 : 7
		p_Result_107 : 7
		p_Result_108 : 7
		p_Result_109 : 7
		p_Result_110 : 7
		or_ln533 : 9
		or_ln533_1 : 9
		or_ln533_2 : 8
		or_ln533_3 : 8
		or_ln533_4 : 9
		or_ln533_5 : 8
		or_ln533_6 : 8
		or_ln533_7 : 8
		or_ln533_8 : 8
		or_ln533_9 : 8
		or_ln533_10 : 8
		overf_2 : 9
		tmp_s : 7
		select_ln536 : 9
		ret_ln953 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln813_fu_583         |    0    |    0    |    49   |
|          |  exp_x_msb_3_4_lsb_m_1_V_fu_593  |    0    |    0    |    54   |
|    add   |         ret_V_254_fu_616         |    0    |    0    |    15   |
|          |         add_ln1347_fu_672        |    0    |    0    |    55   |
|          |           ret_V_fu_681           |    0    |    0    |    63   |
|          |           y_l_V_fu_736           |    0    |    0    |    57   |
|----------|----------------------------------|---------|---------|---------|
|          |          r_V_553_fu_544          |    4    |    0    |    16   |
|    mul   |          r_V_554_fu_644          |    8    |    0    |    21   |
|          |            r_V_fu_716            |    8    |    0    |    21   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln288_fu_702       |    0    |    0    |    2    |
|  select  |         p_Val2_144_fu_755        |    0    |    0    |    42   |
|          |        select_ln536_fu_957       |    0    |    0    |    31   |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln300_fu_442         |    0    |    0    |    2    |
|          |         or_ln300_1_fu_448        |    0    |    0    |    2    |
|          |         or_ln300_2_fu_454        |    0    |    0    |    2    |
|          |         or_ln300_3_fu_460        |    0    |    0    |    2    |
|          |         or_ln300_4_fu_751        |    0    |    0    |    2    |
|          |          or_ln533_fu_875         |    0    |    0    |    2    |
|          |         or_ln533_1_fu_881        |    0    |    0    |    2    |
|          |         or_ln533_2_fu_887        |    0    |    0    |    2    |
|    or    |         or_ln533_3_fu_893        |    0    |    0    |    2    |
|          |         or_ln533_4_fu_899        |    0    |    0    |    2    |
|          |         or_ln533_5_fu_905        |    0    |    0    |    2    |
|          |         or_ln533_6_fu_911        |    0    |    0    |    2    |
|          |         or_ln533_7_fu_917        |    0    |    0    |    2    |
|          |         or_ln533_8_fu_923        |    0    |    0    |    2    |
|          |         or_ln533_9_fu_929        |    0    |    0    |    2    |
|          |        or_ln533_10_fu_935        |    0    |    0    |    2    |
|          |          overf_2_fu_941          |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |        icmp_ln1653_fu_360        |    0    |    0    |    9    |
|   icmp   |        icmp_ln1651_fu_366        |    0    |    0    |    16   |
|          |          overf_1_fu_773          |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |           overf_fu_298           |    0    |    0    |    2    |
|          |         xor_ln176_fu_312         |    0    |    0    |    2    |
|    xor   |        xor_ln176_1_fu_326        |    0    |    0    |    2    |
|          |        xor_ln176_2_fu_340        |    0    |    0    |    2    |
|          |        xor_ln176_3_fu_354        |    0    |    0    |    2    |
|          |            y_V_fu_697            |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    and   |         and_ln300_fu_372         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_965            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   |        x_read_read_fu_176        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          x_l_int_fu_260          |    0    |    0    |    0    |
|          |            tmp_fu_378            |    0    |    0    |    0    |
|          |          tmp_470_fu_388          |    0    |    0    |    0    |
|          |       x_msb_ind_3_V_fu_398       |    0    |    0    |    0    |
|          |       x_msb_ind_4_V_fu_408       |    0    |    0    |    0    |
|          |           tmp_45_fu_475          |    0    |    0    |    0    |
|partselect|          trunc_ln_fu_550         |    0    |    0    |    0    |
|          |       f_x_msb_2_h_V_fu_599       |    0    |    0    |    0    |
|          |       trunc_ln1347_1_fu_650      |    0    |    0    |    0    |
|          | exp_x_msb_2_3_4_lsb_m_1_V_fu_687 |    0    |    0    |    0    |
|          |       trunc_ln813_s_fu_722       |    0    |    0    |    0    |
|          |           y_V_1_fu_741           |    0    |    0    |    0    |
|          |          tmp_457_fu_763          |    0    |    0    |    0    |
|          |           tmp_s_fu_947           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        trunc_ln594_fu_270        |    0    |    0    |    0    |
|          |       trunc_ln594_1_fu_418       |    0    |    0    |    0    |
|   trunc  |       trunc_ln594_2_fu_438       |    0    |    0    |    0    |
|          |       trunc_ln594_3_fu_497       |    0    |    0    |    0    |
|          |       trunc_ln594_4_fu_622       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         x_l_fract_fu_274         |    0    |    0    |    0    |
|          |        x_lsb_ind_V_fu_422        |    0    |    0    |    0    |
|          |        p_Result_112_fu_485       |    0    |    0    |    0    |
|          |        p_Result_111_fu_509       |    0    |    0    |    0    |
|bitconcatenate|        p_Result_113_fu_515       |    0    |    0    |    0    |
|          |        p_Result_114_fu_527       |    0    |    0    |    0    |
|          |          rhs_256_fu_564          |    0    |    0    |    0    |
|          |        p_Result_115_fu_631       |    0    |    0    |    0    |
|          |          rhs_258_fu_664          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         p_Result_s_fu_282        |    0    |    0    |    0    |
|          |        p_Result_82_fu_290        |    0    |    0    |    0    |
|          |        p_Result_83_fu_304        |    0    |    0    |    0    |
|          |        p_Result_84_fu_318        |    0    |    0    |    0    |
|          |        p_Result_85_fu_332        |    0    |    0    |    0    |
|          |        p_Result_86_fu_346        |    0    |    0    |    0    |
|          |        p_Result_99_fu_779        |    0    |    0    |    0    |
|          |        p_Result_100_fu_787       |    0    |    0    |    0    |
| bitselect|        p_Result_101_fu_795       |    0    |    0    |    0    |
|          |        p_Result_102_fu_803       |    0    |    0    |    0    |
|          |        p_Result_103_fu_811       |    0    |    0    |    0    |
|          |        p_Result_104_fu_819       |    0    |    0    |    0    |
|          |        p_Result_105_fu_827       |    0    |    0    |    0    |
|          |        p_Result_106_fu_835       |    0    |    0    |    0    |
|          |        p_Result_107_fu_843       |    0    |    0    |    0    |
|          |        p_Result_108_fu_851       |    0    |    0    |    0    |
|          |        p_Result_109_fu_859       |    0    |    0    |    0    |
|          |        p_Result_110_fu_867       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        zext_ln1271_fu_430        |    0    |    0    |    0    |
|          |        zext_ln1273_fu_434        |    0    |    0    |    0    |
|          |         zext_ln541_fu_466        |    0    |    0    |    0    |
|          |        zext_ln541_2_fu_471       |    0    |    0    |    0    |
|          |         zext_ln294_fu_493        |    0    |    0    |    0    |
|          |        zext_ln541_3_fu_501       |    0    |    0    |    0    |
|          |        zext_ln541_4_fu_505       |    0    |    0    |    0    |
|          |       zext_ln1271_1_fu_536       |    0    |    0    |    0    |
|          |       zext_ln1273_3_fu_540       |    0    |    0    |    0    |
|          |        zext_ln1347_fu_560        |    0    |    0    |    0    |
|          |       zext_ln1347_1_fu_575       |    0    |    0    |    0    |
|   zext   |       zext_ln813_15_fu_579       |    0    |    0    |    0    |
|          |       zext_ln813_16_fu_589       |    0    |    0    |    0    |
|          |       zext_ln813_17_fu_609       |    0    |    0    |    0    |
|          |       zext_ln813_18_fu_613       |    0    |    0    |    0    |
|          |        zext_ln541_5_fu_626       |    0    |    0    |    0    |
|          |       zext_ln1271_2_fu_637       |    0    |    0    |    0    |
|          |       zext_ln1273_4_fu_641       |    0    |    0    |    0    |
|          |       zext_ln1347_2_fu_660       |    0    |    0    |    0    |
|          |       zext_ln1347_3_fu_677       |    0    |    0    |    0    |
|          |       zext_ln1271_3_fu_710       |    0    |    0    |    0    |
|          |       zext_ln1273_5_fu_713       |    0    |    0    |    0    |
|          |       zext_ln813_19_fu_732       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    21   |    0    |   507   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|      exp_x_msb_1_V_reg_1101      |   50   |
| exp_x_msb_1_table_V_addr_reg_1091|    8   |
|exp_x_msb_2_3_4_lsb_m_1_V_reg_1096|   50   |
| exp_x_msb_3_4_lsb_m_1_V_reg_1073 |   48   |
|   f_x_lsb_table_V_addr_reg_1043  |    4   |
|  f_x_msb_2_table_V_addr_reg_1068 |    8   |
|  f_x_msb_3_table_V_addr_reg_1063 |    5   |
| f_x_msb_4_h_table_V_addr_reg_1033|    3   |
|      f_x_msb_4_l_V_reg_1048      |    7   |
| f_x_msb_4_l_table_V_addr_reg_1038|    3   |
|        or_ln300_1_reg_1023       |    1   |
|        or_ln300_3_reg_1028       |    1   |
|        p_Result_s_reg_974        |    1   |
|        ret_V_254_reg_1079        |    9   |
|          tmp_470_reg_985         |    8   |
|            tmp_reg_980           |    7   |
|      trunc_ln594_2_reg_1018      |    6   |
|      trunc_ln594_3_reg_1058      |    5   |
|      trunc_ln594_4_reg_1085      |   41   |
|       x_lsb_ind_V_reg_1003       |    4   |
|       x_msb_ind_3_V_reg_991      |    5   |
|       x_msb_ind_4_V_reg_998      |    3   |
|       zext_ln1271_reg_1008       |    7   |
|       zext_ln1273_reg_1013       |    7   |
|        zext_ln294_reg_1053       |   10   |
+----------------------------------+--------+
|               Total              |   301  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_189 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_202 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_215 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_228 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_241 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_254 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_965    |  p0  |   3  |   3  |    9   ||    14   |
|     grp_fu_965    |  p1  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   79   ||  3.465  ||    77   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   21   |    -   |    0   |   507  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   77   |
|  Register |    -   |    -   |   301  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   21   |    3   |   301  |   584  |
+-----------+--------+--------+--------+--------+
