SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily virtex4
SET_PREFERENCE device xc4vsx55
SET_PREFERENCE speedgrade -10
SET_PREFERENCE package ff1148
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/devl/projnav/ipcore_dir/
SET_PREFERENCE workingdirectory F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/devl/projnav/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/devl/projnav/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/devl/projnav/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name wav_bram
SET_CORE_NAME Block Memory Generator
SET_CORE_VERSION 7.3
SET_CORE_VLNV xilinx.com:ip:blk_mem_gen:7.3
SET_CORE_CLASS com.xilinx.ip.blk_mem_gen_v7_3.blk_mem_gen_v7_3
SET_CORE_PATH G:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_gen_v7_3
SET_CORE_GUIPATH G:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_gen_v7_3/gui/blk_mem_gen_v7_3.tcl
SET_CORE_DATASHEET http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v7_3;d=pg058-blk-mem-gen.pdf
ADD_CORE_DOCUMENT <G:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_gen_v7_3\doc\blk_mem_gen_v7_3_vinfo.html><blk_mem_gen_v7_3_vinfo.html>
