
*** Running vivado
    with args -log start_memblock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source start_memblock.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source start_memblock.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 306.570 ; gain = 96.684
INFO: [Synth 8-638] synthesizing module 'start_memblock' [c:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/ip/start_memblock/synth/start_memblock.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'start_memblock' (13#1) [c:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/ip/start_memblock/synth/start_memblock.vhd:95]
Finished RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 494.164 ; gain = 284.277
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 494.164 ; gain = 284.277
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 575.969 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 575.969 ; gain = 366.082
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 575.969 ; gain = 366.082
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 575.969 ; gain = 366.082
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 575.969 ; gain = 366.082
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 575.969 ; gain = 366.082
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:34 . Memory (MB): peak = 587.926 ; gain = 378.039
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:35 . Memory (MB): peak = 607.445 ; gain = 397.559
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:35 . Memory (MB): peak = 614.133 ; gain = 404.246
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:36 . Memory (MB): peak = 614.133 ; gain = 404.246
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:36 . Memory (MB): peak = 614.133 ; gain = 404.246
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:36 . Memory (MB): peak = 614.133 ; gain = 404.246
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:36 . Memory (MB): peak = 614.133 ; gain = 404.246
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:36 . Memory (MB): peak = 614.133 ; gain = 404.246
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:36 . Memory (MB): peak = 614.133 ; gain = 404.246

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     1|
|2     |LUT2     |     9|
|3     |LUT3     |    27|
|4     |LUT4     |    30|
|5     |LUT5     |    43|
|6     |LUT6     |    82|
|7     |RAMB36E1 |     1|
|8     |FDCE     |    81|
|9     |FDPE     |     9|
|10    |FDRE     |    20|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:36 . Memory (MB): peak = 614.133 ; gain = 404.246
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 630.113 ; gain = 415.078
