{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598760875359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598760875364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 16:14:35 2020 " "Processing started: Sun Aug 30 16:14:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598760875364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598760875364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sum_of_products -c sum_of_products " "Command: quartus_map --read_settings_files=on --write_settings_files=off sum_of_products -c sum_of_products" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598760875365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598760875847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598760875847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mlt " "Found entity 1: fp_mlt" {  } { { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598760885024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598760885024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add_tree " "Found entity 1: fp_add_tree" {  } { { "../floating_point/low_latency/fp_add_tree.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598760885027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598760885027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add " "Found entity 1: fp_add" {  } { { "../floating_point/low_latency/fp_add.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598760885031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598760885031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_count " "Found entity 1: zero_count" {  } { { "../floating_point/fp_common/zero_count.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598760885035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598760885035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_of_products.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_of_products.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_of_products " "Found entity 1: sum_of_products" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598760885039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598760885039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sum_of_products " "Elaborating entity \"sum_of_products\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598760885086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mlt fp_mlt:mx\[0\].mlt " "Elaborating entity \"fp_mlt\" for hierarchy \"fp_mlt:mx\[0\].mlt\"" {  } { { "sum_of_products.sv" "mx\[0\].mlt" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598760885112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fp_mlt:mx\[0\].mlt\|lpm_mult:multiply " "Elaborating entity \"lpm_mult\" for hierarchy \"fp_mlt:mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../floating_point/low_latency/fp_mlt.sv" "multiply" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598760885155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_mlt:mx\[0\].mlt\|lpm_mult:multiply " "Elaborated megafunction instantiation \"fp_mlt:mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598760885156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_mlt:mx\[0\].mlt\|lpm_mult:multiply " "Instantiated megafunction \"fp_mlt:mx\[0\].mlt\|lpm_mult:multiply\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598760885156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598760885156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598760885156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598760885156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598760885156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598760885156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598760885156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598760885156 ""}  } { { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598760885156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aco " "Found entity 1: mult_aco" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/mult_aco.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598760885198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598760885198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_aco fp_mlt:mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated " "Elaborating entity \"mult_aco\" for hierarchy \"fp_mlt:mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598760885199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree fp_add_tree:adder_tree " "Elaborating entity \"fp_add_tree\" for hierarchy \"fp_add_tree:adder_tree\"" {  } { { "sum_of_products.sv" "adder_tree" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598760885269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree fp_add_tree:adder_tree\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"fp_add_tree:adder_tree\|fp_add_tree:addera\"" {  } { { "../floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598760885272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598760885274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598760885276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera " "Elaborating entity \"fp_add\" for hierarchy \"fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\"" {  } { { "../floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598760885278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_count fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc " "Elaborating entity \"zero_count\" for hierarchy \"fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc\"" {  } { { "../floating_point/low_latency/fp_add.sv" "zc" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598760885281 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1598760887369 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result\[15\] GND " "Pin \"result\[15\]\" is stuck at GND" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598760887905 "|sum_of_products|result[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1598760887905 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1598760887993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598760889110 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598760889110 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "126 " "Design contains 126 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[9\]\[0\] " "No output dependent on input pin \"dataa\[9\]\[0\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[9][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[9\]\[1\] " "No output dependent on input pin \"dataa\[9\]\[1\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[9][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[9\]\[2\] " "No output dependent on input pin \"dataa\[9\]\[2\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[9][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[9\]\[3\] " "No output dependent on input pin \"dataa\[9\]\[3\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[9][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[9\]\[4\] " "No output dependent on input pin \"dataa\[9\]\[4\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[9][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[9\]\[5\] " "No output dependent on input pin \"dataa\[9\]\[5\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[9][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[9\]\[6\] " "No output dependent on input pin \"dataa\[9\]\[6\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[9][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[9\]\[7\] " "No output dependent on input pin \"dataa\[9\]\[7\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[9][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[9\]\[8\] " "No output dependent on input pin \"dataa\[9\]\[8\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[9][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[10\]\[0\] " "No output dependent on input pin \"dataa\[10\]\[0\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[10][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[10\]\[1\] " "No output dependent on input pin \"dataa\[10\]\[1\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[10][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[10\]\[2\] " "No output dependent on input pin \"dataa\[10\]\[2\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[10][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[10\]\[3\] " "No output dependent on input pin \"dataa\[10\]\[3\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[10][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[10\]\[4\] " "No output dependent on input pin \"dataa\[10\]\[4\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[10][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[10\]\[5\] " "No output dependent on input pin \"dataa\[10\]\[5\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[10][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[10\]\[6\] " "No output dependent on input pin \"dataa\[10\]\[6\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[10][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[10\]\[7\] " "No output dependent on input pin \"dataa\[10\]\[7\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[10][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[10\]\[8\] " "No output dependent on input pin \"dataa\[10\]\[8\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[10][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[11\]\[0\] " "No output dependent on input pin \"dataa\[11\]\[0\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[11][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[11\]\[1\] " "No output dependent on input pin \"dataa\[11\]\[1\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[11][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[11\]\[2\] " "No output dependent on input pin \"dataa\[11\]\[2\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[11][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[11\]\[3\] " "No output dependent on input pin \"dataa\[11\]\[3\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[11][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[11\]\[4\] " "No output dependent on input pin \"dataa\[11\]\[4\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[11][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[11\]\[5\] " "No output dependent on input pin \"dataa\[11\]\[5\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[11][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[11\]\[6\] " "No output dependent on input pin \"dataa\[11\]\[6\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[11][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[11\]\[7\] " "No output dependent on input pin \"dataa\[11\]\[7\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[11][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[11\]\[8\] " "No output dependent on input pin \"dataa\[11\]\[8\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[11][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[12\]\[0\] " "No output dependent on input pin \"dataa\[12\]\[0\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[12][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[12\]\[1\] " "No output dependent on input pin \"dataa\[12\]\[1\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[12][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[12\]\[2\] " "No output dependent on input pin \"dataa\[12\]\[2\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[12][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[12\]\[3\] " "No output dependent on input pin \"dataa\[12\]\[3\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[12][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[12\]\[4\] " "No output dependent on input pin \"dataa\[12\]\[4\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[12][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[12\]\[5\] " "No output dependent on input pin \"dataa\[12\]\[5\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[12][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[12\]\[6\] " "No output dependent on input pin \"dataa\[12\]\[6\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[12][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[12\]\[7\] " "No output dependent on input pin \"dataa\[12\]\[7\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[12][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[12\]\[8\] " "No output dependent on input pin \"dataa\[12\]\[8\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[12][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[13\]\[0\] " "No output dependent on input pin \"dataa\[13\]\[0\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[13][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[13\]\[1\] " "No output dependent on input pin \"dataa\[13\]\[1\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[13][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[13\]\[2\] " "No output dependent on input pin \"dataa\[13\]\[2\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[13][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[13\]\[3\] " "No output dependent on input pin \"dataa\[13\]\[3\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[13][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[13\]\[4\] " "No output dependent on input pin \"dataa\[13\]\[4\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[13][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[13\]\[5\] " "No output dependent on input pin \"dataa\[13\]\[5\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[13][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[13\]\[6\] " "No output dependent on input pin \"dataa\[13\]\[6\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[13][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[13\]\[7\] " "No output dependent on input pin \"dataa\[13\]\[7\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[13][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[13\]\[8\] " "No output dependent on input pin \"dataa\[13\]\[8\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[13][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[14\]\[0\] " "No output dependent on input pin \"dataa\[14\]\[0\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[14][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[14\]\[1\] " "No output dependent on input pin \"dataa\[14\]\[1\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[14][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[14\]\[2\] " "No output dependent on input pin \"dataa\[14\]\[2\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[14][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[14\]\[3\] " "No output dependent on input pin \"dataa\[14\]\[3\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[14][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[14\]\[4\] " "No output dependent on input pin \"dataa\[14\]\[4\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[14][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[14\]\[5\] " "No output dependent on input pin \"dataa\[14\]\[5\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[14][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[14\]\[6\] " "No output dependent on input pin \"dataa\[14\]\[6\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[14][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[14\]\[7\] " "No output dependent on input pin \"dataa\[14\]\[7\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[14][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[14\]\[8\] " "No output dependent on input pin \"dataa\[14\]\[8\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[14][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[15\]\[0\] " "No output dependent on input pin \"dataa\[15\]\[0\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[15][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[15\]\[1\] " "No output dependent on input pin \"dataa\[15\]\[1\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[15][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[15\]\[2\] " "No output dependent on input pin \"dataa\[15\]\[2\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[15][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[15\]\[3\] " "No output dependent on input pin \"dataa\[15\]\[3\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[15][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[15\]\[4\] " "No output dependent on input pin \"dataa\[15\]\[4\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[15][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[15\]\[5\] " "No output dependent on input pin \"dataa\[15\]\[5\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[15][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[15\]\[6\] " "No output dependent on input pin \"dataa\[15\]\[6\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[15][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[15\]\[7\] " "No output dependent on input pin \"dataa\[15\]\[7\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[15][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[15\]\[8\] " "No output dependent on input pin \"dataa\[15\]\[8\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|dataa[15][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[9\]\[0\] " "No output dependent on input pin \"datab\[9\]\[0\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[9][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[9\]\[1\] " "No output dependent on input pin \"datab\[9\]\[1\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[9][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[9\]\[2\] " "No output dependent on input pin \"datab\[9\]\[2\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[9][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[9\]\[3\] " "No output dependent on input pin \"datab\[9\]\[3\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[9][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[9\]\[4\] " "No output dependent on input pin \"datab\[9\]\[4\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[9][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[9\]\[5\] " "No output dependent on input pin \"datab\[9\]\[5\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[9][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[9\]\[6\] " "No output dependent on input pin \"datab\[9\]\[6\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[9][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[9\]\[7\] " "No output dependent on input pin \"datab\[9\]\[7\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[9][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[9\]\[8\] " "No output dependent on input pin \"datab\[9\]\[8\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[9][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[10\]\[0\] " "No output dependent on input pin \"datab\[10\]\[0\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[10][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[10\]\[1\] " "No output dependent on input pin \"datab\[10\]\[1\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[10][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[10\]\[2\] " "No output dependent on input pin \"datab\[10\]\[2\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[10][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[10\]\[3\] " "No output dependent on input pin \"datab\[10\]\[3\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[10][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[10\]\[4\] " "No output dependent on input pin \"datab\[10\]\[4\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[10][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[10\]\[5\] " "No output dependent on input pin \"datab\[10\]\[5\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[10][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[10\]\[6\] " "No output dependent on input pin \"datab\[10\]\[6\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[10][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[10\]\[7\] " "No output dependent on input pin \"datab\[10\]\[7\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[10][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[10\]\[8\] " "No output dependent on input pin \"datab\[10\]\[8\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[10][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[11\]\[0\] " "No output dependent on input pin \"datab\[11\]\[0\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[11][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[11\]\[1\] " "No output dependent on input pin \"datab\[11\]\[1\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[11][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[11\]\[2\] " "No output dependent on input pin \"datab\[11\]\[2\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[11][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[11\]\[3\] " "No output dependent on input pin \"datab\[11\]\[3\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[11][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[11\]\[4\] " "No output dependent on input pin \"datab\[11\]\[4\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[11][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[11\]\[5\] " "No output dependent on input pin \"datab\[11\]\[5\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[11][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[11\]\[6\] " "No output dependent on input pin \"datab\[11\]\[6\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[11][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[11\]\[7\] " "No output dependent on input pin \"datab\[11\]\[7\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[11][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[11\]\[8\] " "No output dependent on input pin \"datab\[11\]\[8\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[11][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[12\]\[0\] " "No output dependent on input pin \"datab\[12\]\[0\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[12][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[12\]\[1\] " "No output dependent on input pin \"datab\[12\]\[1\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[12][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[12\]\[2\] " "No output dependent on input pin \"datab\[12\]\[2\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[12][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[12\]\[3\] " "No output dependent on input pin \"datab\[12\]\[3\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[12][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[12\]\[4\] " "No output dependent on input pin \"datab\[12\]\[4\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[12][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[12\]\[5\] " "No output dependent on input pin \"datab\[12\]\[5\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[12][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[12\]\[6\] " "No output dependent on input pin \"datab\[12\]\[6\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[12][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[12\]\[7\] " "No output dependent on input pin \"datab\[12\]\[7\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[12][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[12\]\[8\] " "No output dependent on input pin \"datab\[12\]\[8\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[12][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[13\]\[0\] " "No output dependent on input pin \"datab\[13\]\[0\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[13][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[13\]\[1\] " "No output dependent on input pin \"datab\[13\]\[1\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[13][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[13\]\[2\] " "No output dependent on input pin \"datab\[13\]\[2\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[13][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[13\]\[3\] " "No output dependent on input pin \"datab\[13\]\[3\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[13][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[13\]\[4\] " "No output dependent on input pin \"datab\[13\]\[4\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[13][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[13\]\[5\] " "No output dependent on input pin \"datab\[13\]\[5\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[13][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[13\]\[6\] " "No output dependent on input pin \"datab\[13\]\[6\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[13][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[13\]\[7\] " "No output dependent on input pin \"datab\[13\]\[7\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[13][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[13\]\[8\] " "No output dependent on input pin \"datab\[13\]\[8\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[13][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[14\]\[0\] " "No output dependent on input pin \"datab\[14\]\[0\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[14][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[14\]\[1\] " "No output dependent on input pin \"datab\[14\]\[1\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[14][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[14\]\[2\] " "No output dependent on input pin \"datab\[14\]\[2\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[14][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[14\]\[3\] " "No output dependent on input pin \"datab\[14\]\[3\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[14][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[14\]\[4\] " "No output dependent on input pin \"datab\[14\]\[4\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[14][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[14\]\[5\] " "No output dependent on input pin \"datab\[14\]\[5\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[14][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[14\]\[6\] " "No output dependent on input pin \"datab\[14\]\[6\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[14][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[14\]\[7\] " "No output dependent on input pin \"datab\[14\]\[7\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[14][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[14\]\[8\] " "No output dependent on input pin \"datab\[14\]\[8\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[14][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[15\]\[0\] " "No output dependent on input pin \"datab\[15\]\[0\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[15][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[15\]\[1\] " "No output dependent on input pin \"datab\[15\]\[1\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[15][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[15\]\[2\] " "No output dependent on input pin \"datab\[15\]\[2\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[15][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[15\]\[3\] " "No output dependent on input pin \"datab\[15\]\[3\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[15][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[15\]\[4\] " "No output dependent on input pin \"datab\[15\]\[4\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[15][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[15\]\[5\] " "No output dependent on input pin \"datab\[15\]\[5\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[15][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[15\]\[6\] " "No output dependent on input pin \"datab\[15\]\[6\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[15][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[15\]\[7\] " "No output dependent on input pin \"datab\[15\]\[7\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[15][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[15\]\[8\] " "No output dependent on input pin \"datab\[15\]\[8\]\"" {  } { { "sum_of_products.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/sum_of_products.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598760889268 "|sum_of_products|datab[15][8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1598760889268 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1942 " "Implemented 1942 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "291 " "Implemented 291 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598760889272 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598760889272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1625 " "Implemented 1625 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598760889272 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1598760889272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598760889272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598760889313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 16:14:49 2020 " "Processing ended: Sun Aug 30 16:14:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598760889313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598760889313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598760889313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598760889313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598760897078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598760897083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 16:14:56 2020 " "Processing started: Sun Aug 30 16:14:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598760897083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1598760897083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp sum_of_products -c sum_of_products --netlist_type=sgate " "Command: quartus_npp sum_of_products -c sum_of_products --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1598760897083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1598760897252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598760897470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 16:14:57 2020 " "Processing ended: Sun Aug 30 16:14:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598760897470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598760897470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598760897470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1598760897470 ""}
