--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top_OExp03_IP2SOC.twx Top_OExp03_IP2SOC.ncd -o
Top_OExp03_IP2SOC.twr Top_OExp03_IP2SOC.pcf

Design file:              Top_OExp03_IP2SOC.ncd
Physical constraint file: Top_OExp03_IP2SOC.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11016 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.666ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_28 (SLICE_X62Y62.C5), 99 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.501ns (Levels of Logic = 7)
  Clock Path Skew:      -0.130ns (0.548 - 0.678)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO16 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X70Y49.B1      net (fanout=1)        0.912   XLXN_559<16>
    SLICE_X70Y49.B       Tilo                  0.043   XLXN_219<1>
                                                       U4/Mmux_Cpu_data4bus81
    SLICE_X70Y49.D6      net (fanout=4)        0.125   Data_in<16>
    SLICE_X70Y49.CMUX    Topdc                 0.237   XLXN_219<1>
                                                       U5/MUX1_DispData/Mmux_o_47
                                                       U5/MUX1_DispData/Mmux_o_2_f7_6
    SLICE_X62Y59.A1      net (fanout=13)       1.014   Disp_num<16>
    SLICE_X62Y59.A       Tilo                  0.043   U6/XLXN_390<30>
                                                       U6/SM1/HTS3/MSEG/XLXI_5
    SLICE_X63Y59.B3      net (fanout=2)        0.274   U6/SM1/HTS3/MSEG/XLXN_119
    SLICE_X63Y59.B       Tilo                  0.043   U6/XLXN_390<25>
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X63Y59.A4      net (fanout=1)        0.232   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X63Y59.A       Tilo                  0.043   U6/XLXN_390<25>
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X62Y62.D1      net (fanout=1)        0.551   U6/XLXN_390<28>
    SLICE_X62Y62.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X62Y62.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X62Y62.CLK     Tas                  -0.023   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.501ns (2.229ns logic, 3.272ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.499ns (Levels of Logic = 7)
  Clock Path Skew:      -0.130ns (0.548 - 0.678)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO16 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X70Y49.B1      net (fanout=1)        0.912   XLXN_559<16>
    SLICE_X70Y49.B       Tilo                  0.043   XLXN_219<1>
                                                       U4/Mmux_Cpu_data4bus81
    SLICE_X70Y49.C6      net (fanout=4)        0.121   Data_in<16>
    SLICE_X70Y49.CMUX    Tilo                  0.239   XLXN_219<1>
                                                       U5/MUX1_DispData/Mmux_o_37
                                                       U5/MUX1_DispData/Mmux_o_2_f7_6
    SLICE_X62Y59.A1      net (fanout=13)       1.014   Disp_num<16>
    SLICE_X62Y59.A       Tilo                  0.043   U6/XLXN_390<30>
                                                       U6/SM1/HTS3/MSEG/XLXI_5
    SLICE_X63Y59.B3      net (fanout=2)        0.274   U6/SM1/HTS3/MSEG/XLXN_119
    SLICE_X63Y59.B       Tilo                  0.043   U6/XLXN_390<25>
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X63Y59.A4      net (fanout=1)        0.232   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X63Y59.A       Tilo                  0.043   U6/XLXN_390<25>
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X62Y62.D1      net (fanout=1)        0.551   U6/XLXN_390<28>
    SLICE_X62Y62.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X62Y62.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X62Y62.CLK     Tas                  -0.023   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.499ns (2.231ns logic, 3.268ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.346ns (Levels of Logic = 7)
  Clock Path Skew:      -0.130ns (0.548 - 0.678)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO19 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X69Y51.B1      net (fanout=1)        0.836   XLXN_559<19>
    SLICE_X69Y51.B       Tilo                  0.043   U10/counter_Ctrl<2>
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X69Y51.D6      net (fanout=4)        0.109   Data_in<19>
    SLICE_X69Y51.CMUX    Topdc                 0.242   U10/counter_Ctrl<2>
                                                       U5/MUX1_DispData/Mmux_o_410
                                                       U5/MUX1_DispData/Mmux_o_2_f7_9
    SLICE_X63Y58.D2      net (fanout=13)       0.785   Disp_num<19>
    SLICE_X63Y58.D       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_26
                                                       U6/SM1/HTS3/MSEG/XLXI_6
    SLICE_X63Y59.B2      net (fanout=2)        0.435   U6/SM1/HTS3/MSEG/XLXN_26
    SLICE_X63Y59.B       Tilo                  0.043   U6/XLXN_390<25>
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X63Y59.A4      net (fanout=1)        0.232   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X63Y59.A       Tilo                  0.043   U6/XLXN_390<25>
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X62Y62.D1      net (fanout=1)        0.551   U6/XLXN_390<28>
    SLICE_X62Y62.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X62Y62.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X62Y62.CLK     Tas                  -0.023   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.346ns (2.234ns logic, 3.112ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_7 (SLICE_X65Y70.A4), 129 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.449ns (Levels of Logic = 6)
  Clock Path Skew:      -0.136ns (0.542 - 0.678)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO28 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X74Y56.B4      net (fanout=1)        0.648   XLXN_559<28>
    SLICE_X74Y56.B       Tilo                  0.043   Data_in<28>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X74Y56.D6      net (fanout=4)        0.118   Data_in<28>
    SLICE_X74Y56.CMUX    Topdc                 0.237   Data_in<28>
                                                       U5/MUX1_DispData/Mmux_o_420
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X60Y69.A1      net (fanout=13)       1.289   Disp_num<28>
    SLICE_X60Y69.A       Tilo                  0.043   U6/XLXN_390<2>
                                                       U6/SM1/HTS0/MSEG/XLXI_7
    SLICE_X62Y70.B3      net (fanout=2)        0.505   U6/SM1/HTS0/MSEG/XLXN_27
    SLICE_X62Y70.B       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X65Y70.B1      net (fanout=1)        0.439   U6/XLXN_390<7>
    SLICE_X65Y70.B       Tilo                  0.043   U6/M2/buffer<8>
                                                       U6/M2/mux12511
    SLICE_X65Y70.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X65Y70.CLK     Tas                   0.009   U6/M2/buffer<8>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.449ns (2.218ns logic, 3.231ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.447ns (Levels of Logic = 6)
  Clock Path Skew:      -0.136ns (0.542 - 0.678)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO28 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X74Y56.B4      net (fanout=1)        0.648   XLXN_559<28>
    SLICE_X74Y56.B       Tilo                  0.043   Data_in<28>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X74Y56.C6      net (fanout=4)        0.114   Data_in<28>
    SLICE_X74Y56.CMUX    Tilo                  0.239   Data_in<28>
                                                       U5/MUX1_DispData/Mmux_o_320
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X60Y69.A1      net (fanout=13)       1.289   Disp_num<28>
    SLICE_X60Y69.A       Tilo                  0.043   U6/XLXN_390<2>
                                                       U6/SM1/HTS0/MSEG/XLXI_7
    SLICE_X62Y70.B3      net (fanout=2)        0.505   U6/SM1/HTS0/MSEG/XLXN_27
    SLICE_X62Y70.B       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X65Y70.B1      net (fanout=1)        0.439   U6/XLXN_390<7>
    SLICE_X65Y70.B       Tilo                  0.043   U6/M2/buffer<8>
                                                       U6/M2/mux12511
    SLICE_X65Y70.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X65Y70.CLK     Tas                   0.009   U6/M2/buffer<8>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.447ns (2.220ns logic, 3.227ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.436ns (Levels of Logic = 6)
  Clock Path Skew:      -0.136ns (0.542 - 0.678)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO28 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X74Y56.B4      net (fanout=1)        0.648   XLXN_559<28>
    SLICE_X74Y56.B       Tilo                  0.043   Data_in<28>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X74Y56.D6      net (fanout=4)        0.118   Data_in<28>
    SLICE_X74Y56.CMUX    Topdc                 0.237   Data_in<28>
                                                       U5/MUX1_DispData/Mmux_o_420
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X62Y68.A2      net (fanout=13)       1.244   Disp_num<28>
    SLICE_X62Y68.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_8
    SLICE_X62Y70.B1      net (fanout=1)        0.537   U6/SM1/HTS0/MSEG/XLXN_28
    SLICE_X62Y70.B       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X65Y70.B1      net (fanout=1)        0.439   U6/XLXN_390<7>
    SLICE_X65Y70.B       Tilo                  0.043   U6/M2/buffer<8>
                                                       U6/M2/mux12511
    SLICE_X65Y70.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X65Y70.CLK     Tas                   0.009   U6/M2/buffer<8>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.436ns (2.218ns logic, 3.218ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_5 (SLICE_X64Y70.A4), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.378ns (Levels of Logic = 6)
  Clock Path Skew:      -0.136ns (0.542 - 0.678)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO28 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X74Y56.B4      net (fanout=1)        0.648   XLXN_559<28>
    SLICE_X74Y56.B       Tilo                  0.043   Data_in<28>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X74Y56.D6      net (fanout=4)        0.118   Data_in<28>
    SLICE_X74Y56.CMUX    Topdc                 0.237   Data_in<28>
                                                       U5/MUX1_DispData/Mmux_o_420
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X64Y69.A1      net (fanout=13)       1.284   Disp_num<28>
    SLICE_X64Y69.A       Tilo                  0.043   U6/XLXN_390<6>
                                                       U6/SM1/HTS0/MSEG/XLXI_20
    SLICE_X65Y69.D2      net (fanout=2)        0.450   U6/SM1/HTS0/MSEG/XLXN_74
    SLICE_X65Y69.D       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X64Y70.B1      net (fanout=1)        0.446   U6/XLXN_390<5>
    SLICE_X64Y70.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux11911
    SLICE_X64Y70.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X64Y70.CLK     Tas                  -0.021   U6/M2/buffer<6>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      5.378ns (2.188ns logic, 3.190ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.376ns (Levels of Logic = 6)
  Clock Path Skew:      -0.136ns (0.542 - 0.678)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO28 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X74Y56.B4      net (fanout=1)        0.648   XLXN_559<28>
    SLICE_X74Y56.B       Tilo                  0.043   Data_in<28>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X74Y56.C6      net (fanout=4)        0.114   Data_in<28>
    SLICE_X74Y56.CMUX    Tilo                  0.239   Data_in<28>
                                                       U5/MUX1_DispData/Mmux_o_320
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X64Y69.A1      net (fanout=13)       1.284   Disp_num<28>
    SLICE_X64Y69.A       Tilo                  0.043   U6/XLXN_390<6>
                                                       U6/SM1/HTS0/MSEG/XLXI_20
    SLICE_X65Y69.D2      net (fanout=2)        0.450   U6/SM1/HTS0/MSEG/XLXN_74
    SLICE_X65Y69.D       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X64Y70.B1      net (fanout=1)        0.446   U6/XLXN_390<5>
    SLICE_X64Y70.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux11911
    SLICE_X64Y70.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X64Y70.CLK     Tas                  -0.021   U6/M2/buffer<6>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      5.376ns (2.190ns logic, 3.186ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.066ns (Levels of Logic = 6)
  Clock Path Skew:      -0.136ns (0.542 - 0.678)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO31 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X75Y59.B2      net (fanout=1)        0.753   XLXN_559<31>
    SLICE_X75Y59.B       Tilo                  0.043   Data_in<31>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X75Y59.D6      net (fanout=4)        0.115   Data_in<31>
    SLICE_X75Y59.CMUX    Topdc                 0.242   Data_in<31>
                                                       U5/MUX1_DispData/Mmux_o_424
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X64Y69.A2      net (fanout=13)       0.865   Disp_num<31>
    SLICE_X64Y69.A       Tilo                  0.043   U6/XLXN_390<6>
                                                       U6/SM1/HTS0/MSEG/XLXI_20
    SLICE_X65Y69.D2      net (fanout=2)        0.450   U6/SM1/HTS0/MSEG/XLXN_74
    SLICE_X65Y69.D       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X64Y70.B1      net (fanout=1)        0.446   U6/XLXN_390<5>
    SLICE_X64Y70.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux11911
    SLICE_X64Y70.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X64Y70.CLK     Tas                  -0.021   U6/M2/buffer<6>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      5.066ns (2.193ns logic, 2.873ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_1 (SLICE_X38Y68.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.070 - 0.058)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y68.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X38Y68.D6      net (fanout=74)       0.121   U6/M2/state_FSM_FFd2
    SLICE_X38Y68.CLK     Tah         (-Th)     0.059   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_1_rstpot
                                                       U6/M2/shift_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.162ns (0.041ns logic, 0.121ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_0 (SLICE_X38Y68.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.070 - 0.058)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y68.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X38Y68.A6      net (fanout=74)       0.123   U6/M2/state_FSM_FFd2
    SLICE_X38Y68.CLK     Tah         (-Th)     0.059   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_0_rstpot
                                                       U6/M2/shift_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (0.041ns logic, 0.123ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X41Y68.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_5 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.201ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.070 - 0.057)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_5 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y69.CQ      Tcko                  0.118   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_5
    SLICE_X41Y68.A6      net (fanout=4)        0.115   U6/M2/shift_count<5>
    SLICE_X41Y68.CLK     Tah         (-Th)     0.032   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.201ns (0.086ns logic, 0.115ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.666|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11016 paths, 0 nets, and 2206 connections

Design statistics:
   Minimum period:   5.666ns{1}   (Maximum frequency: 176.491MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 04 07:33:09 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 715 MB



