{"Source Block": ["zipcpu/rtl/core/memops.v@234:260@HdlStmProcess", "\talways @(posedge i_clk)\n\tif (i_reset)\n\t\to_wreg <= 0;\n\telse if (i_stb)\n\t\t\to_wreg    <= i_oreg;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\t\to_result <= 0;\n\telse if ((OPT_ZERO_ON_IDLE)&&(!i_wb_ack))\n\t\to_result <= 32'h0;\n\telse begin\n\t\tcasez(r_op)\n\t\t4'b01??: o_result <= i_wb_data;\n\t\t4'b100?: o_result <= { 16'h00, i_wb_data[31:16] };\n\t\t4'b101?: o_result <= { 16'h00, i_wb_data[15: 0] };\n\t\t4'b1100: o_result <= { 24'h00, i_wb_data[31:24] };\n\t\t4'b1101: o_result <= { 24'h00, i_wb_data[23:16] };\n\t\t4'b1110: o_result <= { 24'h00, i_wb_data[15: 8] };\n\t\t4'b1111: o_result <= { 24'h00, i_wb_data[ 7: 0] };\n\t\tdefault: o_result <= i_wb_data;\n\t\tendcase\n\tend\n\n\treg\tlock_gbl, lock_lcl;\n\n\tgenerate\n\tif (IMPLEMENT_LOCK != 0)\n"], "Clone Blocks": [["zipcpu/rtl/core/pipemem.v@258:281", "\n\twire\t[8:0]\tw_wreg;\n\tassign\tw_wreg = fifo_oreg[rdaddr];\n\talways @(posedge i_clk)\n\t\to_wreg <= w_wreg[8:4];\n\talways @(posedge i_clk)\n\t\tif ((OPT_ZERO_ON_IDLE)&&((!cyc)||((!i_wb_ack)&&(!i_wb_err))))\n\t\t\to_result <= 0;\n\t\telse begin\n\t\t\tcasez(w_wreg[3:0])\n\t\t\t4'b1100: o_result <= { 24'h00, i_wb_data[31:24] };\n\t\t\t4'b1101: o_result <= { 24'h00, i_wb_data[23:16] };\n\t\t\t4'b1110: o_result <= { 24'h00, i_wb_data[15: 8] };\n\t\t\t4'b1111: o_result <= { 24'h00, i_wb_data[ 7: 0] };\n\t\t\t4'b100?: o_result <= { 16'h00, i_wb_data[31:16] };\n\t\t\t4'b101?: o_result <= { 16'h00, i_wb_data[15: 0] };\n\t\t\tdefault: o_result <= i_wb_data[31:0];\n\t\t\tendcase\n\t\tend\n\n\tassign\to_pipe_stalled = ((cyc)&&(fifo_full))||((cyc)\n\t\t\t&&((i_wb_stall)||((!o_wb_stb_lcl)&&(!o_wb_stb_gbl))));\n\n\tgenerate\n"]], "Diff Content": {"Delete": [[240, "\tif (i_reset)\n"], [241, "\t\to_result <= 0;\n"], [242, "\telse if ((OPT_ZERO_ON_IDLE)&&(!i_wb_ack))\n"]], "Add": [[242, "\tif ((OPT_ZERO_ON_IDLE)&&(!i_wb_ack))\n"]]}}