<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/dv/sv/tl_agent/tl_reg_adapter.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a>
<a href="#l-61">61</a>
<a href="#l-62">62</a>
<a href="#l-63">63</a>
<a href="#l-64">64</a>
<a href="#l-65">65</a>
<a href="#l-66">66</a>
<a href="#l-67">67</a>
<a href="#l-68">68</a>
<a href="#l-69">69</a>
<a href="#l-70">70</a>
<a href="#l-71">71</a>
<a href="#l-72">72</a>
<a href="#l-73">73</a>
<a href="#l-74">74</a>
<a href="#l-75">75</a>
<a href="#l-76">76</a>
<a href="#l-77">77</a>
<a href="#l-78">78</a>
<a href="#l-79">79</a>
<a href="#l-80">80</a>
<a href="#l-81">81</a>
<a href="#l-82">82</a>
<a href="#l-83">83</a>
<a href="#l-84">84</a>
<a href="#l-85">85</a>
<a href="#l-86">86</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="c1">// Class: register adapter type parameterized with the default tl_seq_item type. The idea is to</span>
<a name="l-6"></a><span class="c1">// extend tl_seq_item for further constraints or customizations if required and create the</span>
<a name="l-7"></a><span class="c1">// tl_reg_adapter instance with the overridden type.</span>
<a name="l-8"></a><span class="k">class</span> <span class="n">tl_reg_adapter</span> <span class="p">#(</span><span class="k">type</span> <span class="n">ITEM_T</span> <span class="o">=</span> <span class="n">tl_seq_item</span><span class="p">)</span> <span class="k">extends</span> <span class="n">uvm_reg_adapter</span><span class="p">;</span>
<a name="l-9"></a>
<a name="l-10"></a>  <span class="no">`uvm_object_param_utils</span><span class="p">(</span><span class="n">tl_reg_adapter</span><span class="p">#(</span><span class="n">ITEM_T</span><span class="p">))</span>
<a name="l-11"></a>
<a name="l-12"></a>  <span class="k">function</span> <span class="k">new</span><span class="p">(</span><span class="k">string</span> <span class="n">name</span> <span class="o">=</span> <span class="s">&quot;tl_reg_adapter&quot;</span><span class="p">);</span>
<a name="l-13"></a>    <span class="k">super</span><span class="p">.</span><span class="k">new</span><span class="p">(</span><span class="n">name</span><span class="p">);</span>
<a name="l-14"></a>    <span class="n">supports_byte_enable</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-15"></a>    <span class="n">provides_responses</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-16"></a>  <span class="k">endfunction</span> <span class="o">:</span> <span class="k">new</span>
<a name="l-17"></a>
<a name="l-18"></a>  <span class="k">function</span> <span class="n">uvm_sequence_item</span> <span class="n">reg2bus</span><span class="p">(</span><span class="k">const</span> <span class="k">ref</span> <span class="n">uvm_reg_bus_op</span> <span class="n">rw</span><span class="p">);</span>
<a name="l-19"></a>    <span class="n">uvm_reg_item</span> <span class="n">item</span> <span class="o">=</span> <span class="n">get_item</span><span class="p">();</span>
<a name="l-20"></a>    <span class="n">ITEM_T</span> <span class="n">bus_item_loc</span><span class="p">;</span>
<a name="l-21"></a>    <span class="n">bus_item_loc</span> <span class="o">=</span> <span class="n">ITEM_T</span><span class="o">::</span><span class="n">type_id</span><span class="o">::</span><span class="n">create</span><span class="p">(</span><span class="s">&quot;bus_item_loc&quot;</span><span class="p">);</span>
<a name="l-22"></a>
<a name="l-23"></a>    <span class="c1">// TODO: add a knob to contrl the randomization in case TLUL implementation changes and does</span>
<a name="l-24"></a>    <span class="c1">// not support partial read/write</span>
<a name="l-25"></a>    <span class="c1">// randomize CSR partial or full read</span>
<a name="l-26"></a>    <span class="c1">// for partial read DUT (except memory) always return the entire 4 bytes bus data</span>
<a name="l-27"></a>    <span class="c1">// if CSR full read (all bytes are enabled) &amp; !MEM, randomly select full or partial read</span>
<a name="l-28"></a>    <span class="c1">// if CSR field read, will do a partial read if protocal allows by setting a_mask to byte_en</span>
<a name="l-29"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">rw</span><span class="p">.</span><span class="n">kind</span> <span class="o">==</span> <span class="n">UVM_READ</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-30"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">rw</span><span class="p">.</span><span class="n">byte_en</span> <span class="o">==</span> <span class="m">&#39;1</span> <span class="o">&amp;&amp;</span> <span class="n">item</span><span class="p">.</span><span class="n">element_kind</span> <span class="o">==</span> <span class="n">UVM_REG</span><span class="p">)</span> <span class="k">begin</span> <span class="c1">// csr full read</span>
<a name="l-31"></a>        <span class="no">`DV_CHECK_RANDOMIZE_WITH_FATAL</span><span class="p">(</span><span class="n">bus_item_loc</span><span class="p">,</span>
<a name="l-32"></a>            <span class="n">a_opcode</span>            <span class="o">==</span> <span class="n">tlul_pkg</span><span class="o">::</span><span class="n">Get</span><span class="p">;</span>
<a name="l-33"></a>            <span class="n">a_addr</span><span class="p">[</span><span class="n">TL_AW</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span>   <span class="o">==</span> <span class="n">rw</span><span class="p">.</span><span class="n">addr</span><span class="p">[</span><span class="n">TL_AW</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">2</span><span class="p">];</span>
<a name="l-34"></a>            <span class="n">$countones</span><span class="p">(</span><span class="n">a_mask</span><span class="p">)</span>  <span class="k">dist</span> <span class="p">{</span><span class="n">TL_DBW</span>       <span class="o">:/</span> <span class="mh">1</span><span class="p">,</span>
<a name="l-35"></a>                                      <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="n">TL_DBW</span><span class="o">-</span><span class="mh">1</span><span class="p">]</span> <span class="o">:/</span> <span class="mh">1</span><span class="p">};)</span>
<a name="l-36"></a>      <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="c1">// csr field read</span>
<a name="l-37"></a>        <span class="no">`DV_CHECK_RANDOMIZE_WITH_FATAL</span><span class="p">(</span><span class="n">bus_item_loc</span><span class="p">,</span>
<a name="l-38"></a>            <span class="n">a_opcode</span>            <span class="o">==</span> <span class="n">tlul_pkg</span><span class="o">::</span><span class="n">Get</span><span class="p">;</span>
<a name="l-39"></a>            <span class="n">a_addr</span><span class="p">[</span><span class="n">TL_AW</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span>   <span class="o">==</span> <span class="n">rw</span><span class="p">.</span><span class="n">addr</span><span class="p">[</span><span class="n">TL_AW</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">2</span><span class="p">];</span>
<a name="l-40"></a>            <span class="n">a_mask</span>              <span class="o">==</span> <span class="n">rw</span><span class="p">.</span><span class="n">byte_en</span><span class="p">;)</span>
<a name="l-41"></a>      <span class="k">end</span>
<a name="l-42"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="c1">// randomize CSR partial or full write</span>
<a name="l-43"></a>      <span class="c1">// Actual width of the CSR may be &lt; TL_DW bits depending on fields and their widths</span>
<a name="l-44"></a>      <span class="c1">// In that case, the transaction size in bytes and partial write mask need to be at least as</span>
<a name="l-45"></a>      <span class="c1">// wide as the CSR to be a valid transaction. Otherwise, the DUT can return an error response</span>
<a name="l-46"></a>      <span class="k">int</span> <span class="n">msb</span><span class="p">;</span>
<a name="l-47"></a>
<a name="l-48"></a>      <span class="c1">// Check if csr addr or mem addr; accordingly, get the msb bit.</span>
<a name="l-49"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">item</span><span class="p">.</span><span class="n">element_kind</span> <span class="o">==</span> <span class="n">UVM_REG</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-50"></a>        <span class="n">dv_base_reg</span> <span class="n">csr</span><span class="p">;</span>
<a name="l-51"></a>        <span class="n">uvm_object</span> <span class="n">rg</span> <span class="o">=</span> <span class="n">item</span><span class="p">.</span><span class="n">element</span><span class="p">;</span>
<a name="l-52"></a>        <span class="no">`DV_CHECK_FATAL</span><span class="p">(</span><span class="n">$cast</span><span class="p">(</span><span class="n">csr</span><span class="p">,</span> <span class="n">rg</span><span class="p">))</span>
<a name="l-53"></a>        <span class="n">msb</span> <span class="o">=</span> <span class="n">csr</span><span class="p">.</span><span class="n">get_msb_pos</span><span class="p">();</span>
<a name="l-54"></a>      <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">item</span><span class="p">.</span><span class="n">element_kind</span> <span class="o">==</span> <span class="n">UVM_MEM</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-55"></a>        <span class="n">msb</span> <span class="o">=</span> <span class="n">TL_DW</span> <span class="o">-</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-56"></a>      <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-57"></a>        <span class="no">`uvm_fatal</span><span class="p">(</span><span class="no">`gfn</span><span class="p">,</span> <span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;Unexpected address 0x%0h&quot;</span><span class="p">,</span> <span class="n">rw</span><span class="p">.</span><span class="n">addr</span><span class="p">))</span>
<a name="l-58"></a>      <span class="k">end</span>
<a name="l-59"></a>      <span class="no">`DV_CHECK_RANDOMIZE_WITH_FATAL</span><span class="p">(</span><span class="n">bus_item_loc</span><span class="p">,</span>
<a name="l-60"></a>          <span class="n">a_opcode</span> <span class="k">inside</span> <span class="p">{</span><span class="n">PutFullData</span><span class="p">,</span> <span class="n">PutPartialData</span><span class="p">};</span>
<a name="l-61"></a>          <span class="n">a_addr</span>    <span class="o">==</span> <span class="n">rw</span><span class="p">.</span><span class="n">addr</span><span class="p">;</span>
<a name="l-62"></a>          <span class="n">a_data</span>    <span class="o">==</span> <span class="n">rw</span><span class="p">.</span><span class="n">data</span><span class="p">;</span>
<a name="l-63"></a>          <span class="n">a_mask</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-64"></a>          <span class="n">$countones</span><span class="p">(</span><span class="n">a_mask</span><span class="p">)</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">msb</span> <span class="o">/</span> <span class="mh">8</span><span class="p">);)</span>
<a name="l-65"></a>    <span class="k">end</span>
<a name="l-66"></a>    <span class="no">`uvm_info</span><span class="p">(</span><span class="no">`gtn</span><span class="p">,</span> <span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;tl reg req item: addr=0x%0h, op=%0s data=0x%0h, mask = %0h&quot;</span><span class="p">,</span>
<a name="l-67"></a>                              <span class="n">bus_item_loc</span><span class="p">.</span><span class="n">a_addr</span><span class="p">,</span> <span class="n">rw</span><span class="p">.</span><span class="n">kind</span><span class="p">.</span><span class="n">name</span><span class="p">,</span> <span class="n">bus_item_loc</span><span class="p">.</span><span class="n">a_data</span><span class="p">,</span>
<a name="l-68"></a>                              <span class="n">bus_item_loc</span><span class="p">.</span><span class="n">a_mask</span><span class="p">),</span> <span class="n">UVM_HIGH</span><span class="p">)</span>
<a name="l-69"></a>    <span class="k">return</span> <span class="n">bus_item_loc</span><span class="p">;</span>
<a name="l-70"></a>  <span class="k">endfunction</span> <span class="o">:</span> <span class="n">reg2bus</span>
<a name="l-71"></a>
<a name="l-72"></a>  <span class="k">function</span> <span class="k">void</span> <span class="n">bus2reg</span><span class="p">(</span><span class="n">uvm_sequence_item</span> <span class="n">bus_item</span><span class="p">,</span> <span class="k">ref</span> <span class="n">uvm_reg_bus_op</span> <span class="n">rw</span><span class="p">);</span>
<a name="l-73"></a>    <span class="n">ITEM_T</span> <span class="n">bus_item_loc</span><span class="p">;</span>
<a name="l-74"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">$cast</span><span class="p">(</span><span class="n">bus_item_loc</span><span class="p">,</span> <span class="n">bus_item</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-75"></a>      <span class="no">`uvm_fatal</span><span class="p">(</span><span class="no">`gtn</span><span class="p">,</span> <span class="s">&quot;Incorrect bus item type, expecting tl_seq_item (or it&#39;s derivative)&quot;</span><span class="p">);</span>
<a name="l-76"></a>    <span class="k">end</span>
<a name="l-77"></a>    <span class="n">rw</span><span class="p">.</span><span class="n">kind</span>    <span class="o">=</span> <span class="n">bus_item_loc</span><span class="p">.</span><span class="n">a_opcode</span> <span class="o">==</span> <span class="n">tlul_pkg</span><span class="o">::</span><span class="n">PutFullData</span> <span class="o">?</span> <span class="n">UVM_WRITE</span> <span class="o">:</span> <span class="n">UVM_READ</span><span class="p">;</span>
<a name="l-78"></a>    <span class="n">rw</span><span class="p">.</span><span class="n">addr</span>    <span class="o">=</span> <span class="n">bus_item_loc</span><span class="p">.</span><span class="n">a_addr</span><span class="p">;</span>
<a name="l-79"></a>    <span class="n">rw</span><span class="p">.</span><span class="n">data</span>    <span class="o">=</span> <span class="p">(</span><span class="n">rw</span><span class="p">.</span><span class="n">kind</span> <span class="o">==</span> <span class="n">UVM_WRITE</span><span class="p">)</span> <span class="o">?</span> <span class="n">bus_item_loc</span><span class="p">.</span><span class="n">a_data</span> <span class="o">:</span> <span class="n">bus_item_loc</span><span class="p">.</span><span class="n">d_data</span><span class="p">;</span>
<a name="l-80"></a>    <span class="n">rw</span><span class="p">.</span><span class="n">byte_en</span> <span class="o">=</span> <span class="n">bus_item_loc</span><span class="p">.</span><span class="n">a_mask</span><span class="p">;</span>
<a name="l-81"></a>    <span class="n">rw</span><span class="p">.</span><span class="n">status</span>  <span class="o">=</span> <span class="n">bus_item_loc</span><span class="p">.</span><span class="n">d_error</span> <span class="o">?</span> <span class="n">UVM_NOT_OK</span> <span class="o">:</span> <span class="n">UVM_IS_OK</span><span class="p">;</span>
<a name="l-82"></a>    <span class="no">`uvm_info</span><span class="p">(</span><span class="no">`gtn</span><span class="p">,</span> <span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;tl reg rsp item: addr=0x%0h, op=%0s data=0x%0h&quot;</span><span class="p">,</span>
<a name="l-83"></a>                              <span class="n">rw</span><span class="p">.</span><span class="n">addr</span><span class="p">,</span> <span class="n">rw</span><span class="p">.</span><span class="n">kind</span><span class="p">.</span><span class="n">name</span><span class="p">,</span> <span class="n">rw</span><span class="p">.</span><span class="n">data</span><span class="p">),</span> <span class="n">UVM_HIGH</span><span class="p">)</span>
<a name="l-84"></a>  <span class="k">endfunction</span><span class="o">:</span> <span class="n">bus2reg</span>
<a name="l-85"></a>
<a name="l-86"></a><span class="k">endclass</span> <span class="o">:</span> <span class="n">tl_reg_adapter</span>
</pre></div>
</td></tr></table>
  </body>
</html>