0.6
2019.1
May 24 2019
15:06:07
F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/project_1/project_1.srcs/sim_1/new/ALU_tb.v,1618503145,verilog,,,,ALU_tb,,,,,,,,
F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/project_1/project_1.srcs/sources_1/new/_4bitALU.v,1618503513,verilog,,F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/project_1/project_1.srcs/sim_1/new/ALU_tb.v,,_4bitALU,,,,,,,,
