Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Drivers/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0f93f1df4a1f42d99fd763847b3ccb00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_top_behav xil_defaultlib.cpu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/cpu_top.v:8]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/TLProject/Verilog/cpu/TL_RISCV_CPU/vivano/TL_RISCV_CPU.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Rom
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_top_behav
