Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.009669935,S0-C0,Frontend_Bound,23.21,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,6.77,
1.009669935,S0-C0,Bad_Speculation,14.84,% Slots,,,0.00,6.38,
1.009669935,S0-C0,Backend_Bound,32.12,% Slots,,,0.00,6.38,
1.009669935,S0-C0,Bad_Speculation.Branch_Mispredicts,14.63,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.13,
1.009669935,S0-C0,Backend_Bound.Memory_Bound,24.72,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.49,
1.009669935,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
1.009669935,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
1.009669935,S0-C0-T0,MUX,5.00,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.009669935,S0-C1,Frontend_Bound,32.60,% Slots,,,0.00,6.77,
1.009669935,S0-C1,Bad_Speculation,16.41,% Slots,,,0.00,6.38,
1.009669935,S0-C1,Backend_Bound,28.98,% Slots,,,0.00,6.38,
1.009669935,S0-C1,Frontend_Bound.Frontend_Latency,37.26,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.5,
1.009669935,S0-C1,Bad_Speculation.Branch_Mispredicts,16.15,% Slots,,br_misp_retired.all_branches,0.00,6.13,
1.009669935,S0-C1,Backend_Bound.Core_Bound,35.72,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.49,
1.009669935,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.54,
1.009669935,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.97,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.31,<==
1.009669935,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.44,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.08,
1.009669935,S0-C1-T0,MUX,5.00,%,,,0.00,100.0,
1.009669935,S0-C2,Frontend_Bound,35.89,% Slots,,,0.00,6.77,
1.009669935,S0-C2,Bad_Speculation,19.36,% Slots,,,0.00,6.37,
1.009669935,S0-C2,Backend_Bound,13.81,% Slots,,,0.00,6.37,
1.009669935,S0-C2,Frontend_Bound.Frontend_Latency,34.55,% Slots,,rs_events.empty_end,0.00,5.5,
1.009669935,S0-C2,Bad_Speculation.Branch_Mispredicts,19.14,% Slots,,br_misp_retired.all_branches,0.00,6.13,
1.009669935,S0-C2,Backend_Bound.Memory_Bound,10.57,% Slots,,,0.00,5.49,
1.009669935,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.59,% Clocks,,,0.00,5.54,
1.009669935,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.009669935,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
1.009669935,S0-C2-T0,MUX,5.00,%,,,0.00,100.0,
1.009669935,S0-C3,Frontend_Bound,36.19,% Slots,,,0.00,6.77,
1.009669935,S0-C3,Bad_Speculation,14.36,% Slots,,,0.00,6.38,
1.009669935,S0-C3,Backend_Bound,24.81,% Slots,,,0.00,6.38,
1.009669935,S0-C3,Frontend_Bound.Frontend_Latency,36.70,% Slots,,rs_events.empty_end,0.00,5.5,
1.009669935,S0-C3,Bad_Speculation.Branch_Mispredicts,14.04,% Slots,,br_misp_retired.all_branches,0.00,6.13,
1.009669935,S0-C3,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.49,
1.009669935,S0-C3,Backend_Bound.Core_Bound,10.62,% Slots,,,0.00,5.49,
1.009669935,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.19,% Clocks,,,0.00,5.55,
1.009669935,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.009669935,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
1.009669935,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
1.009669935,S0-C3-T0,MUX,5.00,%,,,0.00,100.0,
1.009669935,S0-C4,Frontend_Bound,36.25,% Slots,,,0.00,6.76,
1.009669935,S0-C4,Bad_Speculation,11.49,% Slots,,,0.00,6.36,
1.009669935,S0-C4,Backend_Bound,30.34,% Slots,,,0.00,6.36,
1.009669935,S0-C4,Frontend_Bound.Frontend_Latency,26.33,% Slots,,rs_events.empty_end,0.00,5.5,
1.009669935,S0-C4,Bad_Speculation.Branch_Mispredicts,11.34,% Slots,,br_misp_retired.all_branches,0.00,6.13,
1.009669935,S0-C4,Backend_Bound.Memory_Bound,10.92,% Slots,,,0.00,5.49,
1.009669935,S0-C4,Backend_Bound.Core_Bound,19.42,% Slots,,,0.00,5.49,
1.009669935,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.009669935,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
1.009669935,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.30,% Clocks,,,0.00,5.08,
1.009669935,S0-C4-T0,MUX,5.01,%,,,0.00,100.0,
1.009669935,S0-C5,Frontend_Bound,35.61,% Slots,,,0.00,6.77,
1.009669935,S0-C5,Bad_Speculation,15.14,% Slots,,,0.00,6.37,
1.009669935,S0-C5,Backend_Bound,17.10,% Slots,,,0.00,6.37,
1.009669935,S0-C5,Frontend_Bound.Frontend_Latency,24.38,% Slots,,rs_events.empty_end,0.00,5.5,
1.009669935,S0-C5,Bad_Speculation.Branch_Mispredicts,14.90,% Slots,,br_misp_retired.all_branches,0.00,6.13,
1.009669935,S0-C5,Backend_Bound.Memory_Bound,12.19,% Slots,,,0.00,5.49,
1.009669935,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.53,% Clocks,,,0.00,5.55,
1.009669935,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.009669935,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
1.009669935,S0-C5-T0,MUX,5.00,%,,,0.00,100.0,
1.009669935,S0-C6,Frontend_Bound,35.92,% Slots,,,0.00,6.76,
1.009669935,S0-C6,Bad_Speculation,16.70,% Slots,,,0.00,6.36,
1.009669935,S0-C6,Backend_Bound,18.34,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.36,
1.009669935,S0-C6,Frontend_Bound.Frontend_Latency,28.70,% Slots,,rs_events.empty_end,0.00,5.49,
1.009669935,S0-C6,Bad_Speculation.Branch_Mispredicts,16.43,% Slots,,br_misp_retired.all_branches,0.00,6.13,
1.009669935,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.34,% Clocks,,,0.00,5.54,
1.009669935,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.009669935,S0-C6-T0,MUX,5.00,%,,,0.00,100.0,
1.009669935,S0-C7,Frontend_Bound,28.69,% Slots,,,0.00,6.74,
1.009669935,S0-C7,Bad_Speculation,15.48,% Slots,,,0.00,6.34,
1.009669935,S0-C7,Backend_Bound,22.97,% Slots,,,0.00,6.34,
1.009669935,S0-C7,Frontend_Bound.Frontend_Latency,30.41,% Slots,,rs_events.empty_end,0.00,5.49,
1.009669935,S0-C7,Bad_Speculation.Branch_Mispredicts,15.28,% Slots,,br_misp_retired.all_branches,0.00,6.13,
1.009669935,S0-C7,Backend_Bound.Core_Bound,79.33,% Slots,,,0.00,5.49,
1.009669935,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.009669935,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.37,% Clocks,,,0.00,5.08,
1.009669935,S0-C7-T0,MUX,5.00,%,,,0.00,100.0,
1.009669935,S1-C0,Backend_Bound,67.80,% Slots,,,0.00,6.34,<==
1.009669935,S1-C0,Retiring,19.23,% Slots,,uops_retired.retire_slots:pp,0.00,6.21,
1.009669935,S1-C0,Backend_Bound.Memory_Bound,31.55,% Slots,,,0.00,5.48,
1.009669935,S1-C0,Backend_Bound.Core_Bound,36.25,% Slots,,,0.00,5.48,
1.009669935,S1-C0,Retiring.Microcode_Sequencer,10.11,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.13,
1.009669935,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.29,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.54,
1.009669935,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.009669935,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
1.009669935,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
1.009669935,S1-C1,Backend_Bound,71.15,% Slots,,,0.00,6.35,
1.009669935,S1-C1,Retiring,19.20,% Slots,,uops_retired.retire_slots:pp,0.00,6.21,
1.009669935,S1-C1,Backend_Bound.Memory_Bound,15.57,% Slots,,,0.00,5.5,
1.009669935,S1-C1,Backend_Bound.Core_Bound,55.58,% Slots,,,0.00,5.5,<==
1.009669935,S1-C1,Retiring.Microcode_Sequencer,9.91,% Slots,,idq.ms_uops,0.00,6.13,
1.009669935,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.76,% Clocks,,idq.ms_switches,0.00,5.54,
1.009669935,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
1.009669935,S1-C2,Frontend_Bound,38.16,% Slots,,,0.00,6.74,
1.009669935,S1-C2,Bad_Speculation,18.67,% Slots,,,0.00,6.34,
1.009669935,S1-C2,Backend_Bound,21.26,% Slots,,,0.00,6.34,
1.009669935,S1-C2,Frontend_Bound.Frontend_Latency,30.10,% Slots,,rs_events.empty_end,0.00,5.49,
1.009669935,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.88,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.74,
1.009669935,S1-C2,Bad_Speculation.Branch_Mispredicts,18.32,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.009669935,S1-C2,Backend_Bound.Core_Bound,29.28,% Slots,,,0.00,5.48,
1.009669935,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.36,% Clocks,,,0.00,5.55,
1.009669935,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.009669935,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.46,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.23,
1.009669935,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.80,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.25,
1.009669935,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.36,% Clocks,,,0.00,5.09,
1.009669935,S1-C2-T0,MUX,5.00,%,,,0.00,100.0,
1.009669935,S1-C3,Frontend_Bound,27.23,% Slots,,,0.00,6.74,
1.009669935,S1-C3,Backend_Bound,45.05,% Slots,,,0.00,6.34,
1.009669935,S1-C3,Frontend_Bound.Frontend_Latency,15.66,% Slots,,rs_events.empty_end,0.00,5.49,
1.009669935,S1-C3,Backend_Bound.Memory_Bound,14.63,% Slots,,,0.00,5.48,
1.009669935,S1-C3,Backend_Bound.Core_Bound,30.42,% Slots,,,0.00,5.48,<==
1.009669935,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.37,% Clocks,,,0.00,5.55,
1.009669935,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
1.009669935,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
1.009669935,S1-C3-T0,MUX,5.00,%,,,0.00,100.0,
1.009669935,S1-C4,Frontend_Bound,30.32,% Slots,,,0.00,6.73,
1.009669935,S1-C4,Backend_Bound,49.47,% Slots,,,0.00,6.33,
1.009669935,S1-C4,Retiring,27.80,% Slots,,uops_retired.retire_slots:pp,0.00,6.2,
1.009669935,S1-C4,Frontend_Bound.Frontend_Latency,21.53,% Slots,,rs_events.empty_end,0.00,5.49,
1.009669935,S1-C4,Backend_Bound.Memory_Bound,13.98,% Slots,,,0.00,5.49,
1.009669935,S1-C4,Backend_Bound.Core_Bound,35.48,% Slots,,,0.00,5.49,<==
1.009669935,S1-C4,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,6.13,
1.009669935,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.03,% Clocks,,,0.00,5.55,
1.009669935,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
1.009669935,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.93,% Clocks,,idq.ms_switches,0.00,5.54,
1.009669935,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
1.009669935,S1-C4-T0,MUX,5.01,%,,,0.00,100.0,
1.009669935,S1-C5,Frontend_Bound,22.82,% Slots,,,0.00,6.72,
1.009669935,S1-C5,Bad_Speculation,25.44,% Slots,,,0.00,6.32,
1.009669935,S1-C5,Backend_Bound,25.00,% Slots,,,0.00,6.32,
1.009669935,S1-C5,Frontend_Bound.Frontend_Latency,17.12,% Slots,,rs_events.empty_end,0.00,5.5,
1.009669935,S1-C5,Bad_Speculation.Branch_Mispredicts,25.03,% Slots,,br_misp_retired.all_branches,0.00,6.14,<==
1.009669935,S1-C5,Backend_Bound.Memory_Bound,28.28,% Slots,,,0.00,5.49,
1.009669935,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
1.009669935,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
1.009669935,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
1.009669935,S1-C5-T0,MUX,5.00,%,,,0.00,100.0,
1.009669935,S1-C6,Frontend_Bound,26.62,% Slots,,,0.00,6.72,
1.009669935,S1-C6,Bad_Speculation,23.22,% Slots,,,0.00,6.32,
1.009669935,S1-C6,Backend_Bound,22.89,% Slots,,,0.00,6.32,
1.009669935,S1-C6,Retiring,39.61,% Slots,,uops_retired.retire_slots:pp,0.00,6.19,
1.009669935,S1-C6,Frontend_Bound.Frontend_Latency,15.61,% Slots,,rs_events.empty_end,0.00,5.49,
1.009669935,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.99,% Slots,,,0.00,6.72,
1.009669935,S1-C6,Bad_Speculation.Branch_Mispredicts,22.48,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.009669935,S1-C6,Backend_Bound.Core_Bound,32.00,% Slots,,,0.00,5.49,
1.009669935,S1-C6,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,0.00,6.13,<==
1.009669935,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.22,% Clocks,,,0.00,5.55,
1.009669935,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.009669935,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.66,% Clocks,,idq.ms_switches,0.00,5.54,
1.009669935,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.29,% Core_Clocks,,,0.00,5.22,
1.009669935,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.72,% Core_Clocks,,,0.00,5.25,
1.009669935,S1-C6-T0,MUX,5.01,%,,,0.00,100.0,
1.009669935,S1-C7,Frontend_Bound,34.87,% Slots,,,0.00,6.72,<==
1.009669935,S1-C7,Bad_Speculation,14.48,% Slots,,,0.00,6.31,
1.009669935,S1-C7,Backend_Bound,18.16,% Slots,,,0.00,6.31,
1.009669935,S1-C7,Frontend_Bound.Frontend_Latency,29.33,% Slots,,rs_events.empty_end,0.00,5.5,
1.009669935,S1-C7,Frontend_Bound.Frontend_Bandwidth,29.91,% Slots,,,0.00,6.72,
1.009669935,S1-C7,Bad_Speculation.Branch_Mispredicts,14.27,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.009669935,S1-C7,Backend_Bound.Core_Bound,92.34,% Slots,,,0.00,5.49,
1.009669935,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.15,% Clocks,,,0.00,5.54,
1.009669935,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
1.009669935,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.85,% Core_Clocks,,,0.00,5.22,
1.009669935,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.75,% Core_Clocks,,,0.00,5.25,
1.009669935,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
1.009669935,S0-C0-T1,MUX,5.01,%,,,0.00,100.0,
1.009669935,S0-C1-T1,MUX,5.00,%,,,0.00,100.0,
1.009669935,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
1.009669935,S0-C3-T1,MUX,5.01,%,,,0.00,100.0,
1.009669935,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
1.009669935,S0-C5-T1,MUX,5.00,%,,,0.00,100.0,
1.009669935,S0-C6-T1,MUX,5.01,%,,,0.00,100.0,
1.009669935,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
1.009669935,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
1.009669935,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
1.009669935,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
1.009669935,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
1.009669935,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
1.009669935,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
1.009669935,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
1.009669935,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
2.066033103,S0-C0,Frontend_Bound,40.74,% Slots,,,0.00,5.28,<==
2.066033103,S0-C0,Bad_Speculation,15.53,% Slots,,,0.00,5.28,
2.066033103,S0-C0,Backend_Bound,20.01,% Slots,,,0.00,5.28,
2.066033103,S0-C0,Frontend_Bound.Frontend_Latency,17.11,% Slots,,rs_events.empty_end,0.00,5.28,
2.066033103,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.78,% Slots,,,0.00,5.28,
2.066033103,S0-C0,Bad_Speculation.Branch_Mispredicts,15.37,% Slots,,br_misp_retired.all_branches,0.00,5.28,
2.066033103,S0-C0,Backend_Bound.Core_Bound,15.18,% Slots,,,0.00,4.93,
2.066033103,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
2.066033103,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.44,% Core_Clocks,,,0.00,5.29,
2.066033103,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.43,% Core_Clocks,,,0.00,5.29,
2.066033103,S0-C0-T0,MUX,4.93,%,,,0.00,100.0,
2.066033103,S0-C1,Frontend_Bound,53.17,% Slots,,,0.00,5.28,
2.066033103,S0-C1,Bad_Speculation,17.25,% Slots,,,0.00,5.28,
2.066033103,S0-C1,Frontend_Bound.Frontend_Bandwidth,27.15,% Slots,,,0.00,5.28,
2.066033103,S0-C1,Bad_Speculation.Branch_Mispredicts,16.04,% Slots,,br_misp_retired.all_branches,0.00,5.28,
2.066033103,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.38,% Core_Clocks,,,0.00,5.28,<==
2.066033103,S0-C1-T0,MUX,4.93,%,,,0.00,100.0,
2.066033103,S0-C2,Backend_Bound,57.75,% Slots,,,0.00,5.28,
2.066033103,S0-C2,Backend_Bound.Memory_Bound,11.30,% Slots,,,0.00,4.93,
2.066033103,S0-C2,Backend_Bound.Core_Bound,46.45,% Slots,,,0.00,4.93,
2.066033103,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.18,% Clocks,,,0.00,5.3,<==
2.066033103,S0-C2-T0,MUX,4.93,%,,,0.00,100.0,
2.066033103,S0-C3,Frontend_Bound,27.85,% Slots,,,0.00,5.27,
2.066033103,S0-C3,Bad_Speculation,10.32,% Slots,,,0.00,5.27,
2.066033103,S0-C3,Backend_Bound,41.12,% Slots,,,0.00,5.27,
2.066033103,S0-C3,Frontend_Bound.Frontend_Latency,26.18,% Slots,,rs_events.empty_end,0.00,5.27,
2.066033103,S0-C3,Bad_Speculation.Branch_Mispredicts,10.25,% Slots,,br_misp_retired.all_branches,0.00,5.27,
2.066033103,S0-C3,Backend_Bound.Memory_Bound,28.83,% Slots,,,0.00,4.93,
2.066033103,S0-C3,Backend_Bound.Core_Bound,12.28,% Slots,,,0.00,4.93,
2.066033103,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.28,
2.066033103,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
2.066033103,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
2.066033103,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.97,
2.066033103,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.82,% Clocks,,,0.00,5.3,
2.066033103,S0-C3-T0,MUX,4.93,%,,,0.00,100.0,
2.066033103,S0-C4,Frontend_Bound,36.35,% Slots,,,0.00,5.28,
2.066033103,S0-C4,Bad_Speculation,13.85,% Slots,,,0.00,5.28,
2.066033103,S0-C4,Backend_Bound,20.92,% Slots,,,0.00,5.28,
2.066033103,S0-C4,Frontend_Bound.Frontend_Latency,21.79,% Slots,,rs_events.empty_end,0.00,5.28,
2.066033103,S0-C4,Bad_Speculation.Branch_Mispredicts,13.62,% Slots,,br_misp_retired.all_branches,0.00,5.28,
2.066033103,S0-C4,Backend_Bound.Core_Bound,11.23,% Slots,,,0.00,4.94,
2.066033103,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.28,
2.066033103,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
2.066033103,S0-C4-T0,MUX,4.94,%,,,0.00,100.0,
2.066033103,S0-C5,Frontend_Bound,23.54,% Slots,,,0.00,5.28,
2.066033103,S0-C5,Bad_Speculation,22.01,% Slots,,,0.00,5.28,
2.066033103,S0-C5,Backend_Bound,20.79,% Slots,,,0.00,5.28,
2.066033103,S0-C5,Frontend_Bound.Frontend_Latency,18.37,% Slots,,rs_events.empty_end,0.00,5.27,
2.066033103,S0-C5,Bad_Speculation.Branch_Mispredicts,21.78,% Slots,,br_misp_retired.all_branches,0.00,5.28,
2.066033103,S0-C5,Backend_Bound.Memory_Bound,11.63,% Slots,,,0.00,4.94,
2.066033103,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.28,
2.066033103,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
2.066033103,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
2.066033103,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.97,
2.066033103,S0-C5-T0,MUX,4.94,%,,,0.00,100.0,
2.066033103,S0-C6,Frontend_Bound,45.82,% Slots,,,0.00,5.28,
2.066033103,S0-C6,Bad_Speculation,10.72,% Slots,,,0.00,5.28,
2.066033103,S0-C6,Backend_Bound,26.69,% Slots,,,0.00,5.28,
2.066033103,S0-C6,Frontend_Bound.Frontend_Latency,36.94,% Slots,,rs_events.empty_end,0.00,5.28,
2.066033103,S0-C6,Bad_Speculation.Branch_Mispredicts,10.58,% Slots,,br_misp_retired.all_branches,0.00,5.28,
2.066033103,S0-C6,Backend_Bound.Core_Bound,19.88,% Slots,,,0.00,4.95,
2.066033103,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
2.066033103,S0-C6-T0,MUX,4.95,%,,,0.00,100.0,
2.066033103,S0-C7,Frontend_Bound,23.19,% Slots,,,0.00,5.28,
2.066033103,S0-C7,Bad_Speculation,22.87,% Slots,,,0.00,5.28,
2.066033103,S0-C7,Backend_Bound,21.12,% Slots,,,0.00,5.28,
2.066033103,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.92,% Slots,,,0.00,5.28,
2.066033103,S0-C7,Bad_Speculation.Branch_Mispredicts,22.70,% Slots,,br_misp_retired.all_branches,0.00,5.28,
2.066033103,S0-C7,Backend_Bound.Core_Bound,15.72,% Slots,,,0.00,4.95,
2.066033103,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.47,% Core_Clocks,,,0.00,5.28,<==
2.066033103,S0-C7-T0,MUX,4.95,%,,,0.00,100.0,
2.066033103,S1-C0,Frontend_Bound,37.26,% Slots,,,0.00,5.28,
2.066033103,S1-C0,Backend_Bound,40.37,% Slots,,,0.00,5.28,
2.066033103,S1-C0,Retiring,20.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
2.066033103,S1-C0,Frontend_Bound.Frontend_Latency,25.85,% Slots,,rs_events.empty_end,0.00,5.28,
2.066033103,S1-C0,Backend_Bound.Memory_Bound,12.60,% Slots,,,0.00,4.96,
2.066033103,S1-C0,Backend_Bound.Core_Bound,27.77,% Slots,,,0.00,4.96,<==
2.066033103,S1-C0,Retiring.Microcode_Sequencer,2.12,% Slots,,idq.ms_uops,0.00,5.28,
2.066033103,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.28,
2.066033103,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
2.066033103,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.63,% Clocks,,idq.ms_switches,0.00,5.28,
2.066033103,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
2.066033103,S1-C0-T0,MUX,4.96,%,,,0.00,100.0,
2.066033103,S1-C1,Frontend_Bound,34.98,% Slots,,,0.00,5.29,
2.066033103,S1-C1,Backend_Bound,30.51,% Slots,,,0.00,5.29,
2.066033103,S1-C1,Retiring,26.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
2.066033103,S1-C1,Frontend_Bound.Frontend_Latency,27.29,% Slots,,rs_events.empty_end,0.00,5.28,
2.066033103,S1-C1,Backend_Bound.Memory_Bound,12.06,% Slots,,,0.00,4.96,
2.066033103,S1-C1,Backend_Bound.Core_Bound,18.45,% Slots,,,0.00,4.96,
2.066033103,S1-C1,Retiring.Microcode_Sequencer,8.03,% Slots,,idq.ms_uops,0.00,5.28,
2.066033103,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.28,
2.066033103,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
2.066033103,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.51,% Clocks,,idq.ms_switches,0.00,5.28,
2.066033103,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
2.066033103,S1-C1-T0,MUX,4.96,%,,,0.00,100.0,
2.066033103,S1-C2,Frontend_Bound,34.63,% Slots,,,0.00,5.28,
2.066033103,S1-C2,Backend_Bound,41.01,% Slots,,,0.00,5.28,
2.066033103,S1-C2,Retiring,17.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
2.066033103,S1-C2,Frontend_Bound.Frontend_Latency,25.28,% Slots,,rs_events.empty_end,0.00,5.28,
2.066033103,S1-C2,Backend_Bound.Memory_Bound,14.15,% Slots,,,0.00,4.96,
2.066033103,S1-C2,Backend_Bound.Core_Bound,26.86,% Slots,,,0.00,4.96,
2.066033103,S1-C2,Retiring.Microcode_Sequencer,13.51,% Slots,,idq.ms_uops,0.00,5.29,
2.066033103,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.28,
2.066033103,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
2.066033103,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.27,% Clocks,,idq.ms_switches,0.00,5.28,
2.066033103,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,18.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
2.066033103,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.48,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,4.95,
2.066033103,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.51,% Clocks,,,0.00,5.3,<==
2.066033103,S1-C2-T0,MUX,4.95,%,,,0.00,100.0,
2.066033103,S1-C3,Frontend_Bound,32.43,% Slots,,,0.00,5.29,
2.066033103,S1-C3,Bad_Speculation,10.42,% Slots,,,0.00,5.29,
2.066033103,S1-C3,Backend_Bound,26.24,% Slots,,,0.00,5.29,
2.066033103,S1-C3,Frontend_Bound.Frontend_Latency,22.31,% Slots,,rs_events.empty_end,0.00,5.27,
2.066033103,S1-C3,Bad_Speculation.Branch_Mispredicts,10.13,% Slots,,br_misp_retired.all_branches,0.00,5.28,
2.066033103,S1-C3,Backend_Bound.Memory_Bound,16.41,% Slots,,,0.00,4.96,
2.066033103,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.27,
2.066033103,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
2.066033103,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.96,
2.066033103,S1-C3-T0,MUX,4.96,%,,,0.00,100.0,
2.066033103,S1-C4,Frontend_Bound,27.31,% Slots,,,0.00,5.28,
2.066033103,S1-C4,Backend_Bound,19.31,% Slots,,,0.00,5.28,
2.066033103,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.65,% Slots,,,0.00,5.28,
2.066033103,S1-C4,Backend_Bound.Memory_Bound,15.90,% Slots,,,0.00,4.96,
2.066033103,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,81.48,% Core_Clocks,,,0.00,5.29,<==
2.066033103,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,19.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
2.066033103,S1-C4-T0,MUX,4.95,%,,,0.00,100.0,
2.066033103,S1-C5,Frontend_Bound,24.63,% Slots,,,0.00,5.28,
2.066033103,S1-C5,Backend_Bound,54.17,% Slots,,,0.00,5.28,
2.066033103,S1-C5,Retiring,17.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
2.066033103,S1-C5,Frontend_Bound.Frontend_Latency,22.11,% Slots,,rs_events.empty_end,0.00,5.27,
2.066033103,S1-C5,Backend_Bound.Memory_Bound,33.79,% Slots,,,0.00,4.97,
2.066033103,S1-C5,Backend_Bound.Core_Bound,20.38,% Slots,,,0.00,4.97,
2.066033103,S1-C5,Retiring.Microcode_Sequencer,7.14,% Slots,,idq.ms_uops,0.00,5.29,
2.066033103,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.55,% Clocks,,,0.00,5.27,
2.066033103,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
2.066033103,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.36,% Clocks,,idq.ms_switches,0.00,5.27,
2.066033103,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
2.066033103,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.30,% Clocks,,,0.00,5.3,
2.066033103,S1-C5-T0,MUX,4.95,%,,,0.00,100.0,
2.066033103,S1-C6,Frontend_Bound,33.96,% Slots,,,0.00,5.28,
2.066033103,S1-C6,Bad_Speculation,11.71,% Slots,,,0.00,5.28,
2.066033103,S1-C6,Backend_Bound,24.02,% Slots,,,0.00,5.28,
2.066033103,S1-C6,Retiring,19.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
2.066033103,S1-C6,Frontend_Bound.Frontend_Bandwidth,23.13,% Slots,,,0.00,5.28,
2.066033103,S1-C6,Bad_Speculation.Branch_Mispredicts,11.13,% Slots,,br_misp_retired.all_branches,0.00,5.28,
2.066033103,S1-C6,Backend_Bound.Memory_Bound,11.67,% Slots,,,0.00,5.28,
2.066033103,S1-C6,Backend_Bound.Core_Bound,12.36,% Slots,,,0.00,5.28,
2.066033103,S1-C6,Retiring.Microcode_Sequencer,15.05,% Slots,,idq.ms_uops,0.00,5.29,
2.066033103,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.59,% Clocks,,idq.ms_switches,0.00,5.28,
2.066033103,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.07,% Core_Clocks,,,0.00,5.29,<==
2.066033103,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,26.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
2.066033103,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.10,% Clocks,,,0.00,5.3,
2.066033103,S1-C6-T0,MUX,4.94,%,,,0.00,100.0,
2.066033103,S1-C7,Frontend_Bound,33.84,% Slots,,,0.00,5.28,
2.066033103,S1-C7,Backend_Bound,41.92,% Slots,,,0.00,5.28,<==
2.066033103,S1-C7,Retiring,12.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
2.066033103,S1-C7,Backend_Bound.Memory_Bound,19.75,% Slots,,,0.00,5.27,
2.066033103,S1-C7,Backend_Bound.Core_Bound,22.18,% Slots,,,0.00,5.27,
2.066033103,S1-C7,Retiring.Microcode_Sequencer,2.48,% Slots,,idq.ms_uops,0.00,5.29,
2.066033103,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.03,% Clocks,,,0.00,5.28,
2.066033103,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
2.066033103,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.73,% Clocks,,idq.ms_switches,0.00,5.28,
2.066033103,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
2.066033103,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.18,% Clocks,,,0.00,5.3,
2.066033103,S1-C7-T0,MUX,4.94,%,,,0.00,100.0,
2.066033103,S0-C0-T1,MUX,4.94,%,,,0.00,100.0,
2.066033103,S0-C1-T1,MUX,4.94,%,,,0.00,100.0,
2.066033103,S0-C2-T1,MUX,4.93,%,,,0.00,100.0,
2.066033103,S0-C3-T1,MUX,4.93,%,,,0.00,100.0,
2.066033103,S0-C4-T1,MUX,4.93,%,,,0.00,100.0,
2.066033103,S0-C5-T1,MUX,4.93,%,,,0.00,100.0,
2.066033103,S0-C6-T1,MUX,4.92,%,,,0.00,100.0,
2.066033103,S0-C7-T1,MUX,4.92,%,,,0.00,100.0,
2.066033103,S1-C0-T1,MUX,4.93,%,,,0.00,100.0,
2.066033103,S1-C1-T1,MUX,4.93,%,,,0.00,100.0,
2.066033103,S1-C2-T1,MUX,4.92,%,,,0.00,100.0,
2.066033103,S1-C3-T1,MUX,4.93,%,,,0.00,100.0,
2.066033103,S1-C4-T1,MUX,4.92,%,,,0.00,100.0,
2.066033103,S1-C5-T1,MUX,4.93,%,,,0.00,100.0,
2.066033103,S1-C6-T1,MUX,4.93,%,,,0.00,100.0,
2.066033103,S1-C7-T1,MUX,4.93,%,,,0.00,100.0,
3.561010618,S0-C0,Frontend_Bound,39.35,% Slots,,,0.00,5.34,
3.561010618,S0-C0,Bad_Speculation,26.11,% Slots,,,0.00,5.34,
3.561010618,S0-C0,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.34,
3.561010618,S0-C0,Frontend_Bound.Frontend_Bandwidth,24.04,% Slots,,,0.00,5.34,<==
3.561010618,S0-C0,Bad_Speculation.Branch_Mispredicts,25.54,% Slots,,br_misp_retired.all_branches,0.00,5.34,
3.561010618,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
3.561010618,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
3.561010618,S0-C1,Frontend_Bound,36.42,% Slots,,,0.00,5.34,
3.561010618,S0-C1,Bad_Speculation,13.22,% Slots,,,0.00,5.34,
3.561010618,S0-C1,Backend_Bound,25.28,% Slots,,,0.00,5.34,
3.561010618,S0-C1,Frontend_Bound.Frontend_Latency,25.82,% Slots,,rs_events.empty_end,0.00,5.34,<==
3.561010618,S0-C1,Bad_Speculation.Branch_Mispredicts,13.04,% Slots,,br_misp_retired.all_branches,0.00,5.34,
3.561010618,S0-C1,Backend_Bound.Memory_Bound,15.27,% Slots,,,0.00,5.23,
3.561010618,S0-C1,Backend_Bound.Core_Bound,10.00,% Slots,,,0.00,5.23,
3.561010618,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.09,
3.561010618,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.561010618,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
3.561010618,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,90.41,% Clocks,,,0.00,5.35,
3.561010618,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
3.561010618,S0-C2,Frontend_Bound,29.25,% Slots,,,0.00,5.35,
3.561010618,S0-C2,Bad_Speculation,13.41,% Slots,,,0.00,5.35,
3.561010618,S0-C2,Backend_Bound,35.46,% Slots,,,0.00,5.35,
3.561010618,S0-C2,Frontend_Bound.Frontend_Latency,47.07,% Slots,,rs_events.empty_end,0.00,5.34,
3.561010618,S0-C2,Bad_Speculation.Branch_Mispredicts,13.17,% Slots,,br_misp_retired.all_branches,0.00,5.34,
3.561010618,S0-C2,Backend_Bound.Core_Bound,53.36,% Slots,,,0.00,5.23,<==
3.561010618,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.51,% Clocks,,,0.00,5.08,
3.561010618,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
3.561010618,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
3.561010618,S0-C3,Frontend_Bound,25.70,% Slots,,,0.00,5.34,<==
3.561010618,S0-C3,Bad_Speculation,17.52,% Slots,,,0.00,5.34,
3.561010618,S0-C3,Backend_Bound,19.57,% Slots,,,0.00,5.34,
3.561010618,S0-C3,Frontend_Bound.Frontend_Latency,16.33,% Slots,,rs_events.empty_end,0.00,5.34,
3.561010618,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.26,% Slots,,,0.00,5.34,
3.561010618,S0-C3,Bad_Speculation.Branch_Mispredicts,17.35,% Slots,,br_misp_retired.all_branches,0.00,5.34,
3.561010618,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.08,
3.561010618,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
3.561010618,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.53,% Core_Clocks,,,0.00,5.35,
3.561010618,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.86,% Core_Clocks,,,0.00,5.36,
3.561010618,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
3.561010618,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
3.561010618,S0-C4,Frontend_Bound,33.40,% Slots,,,0.00,5.35,
3.561010618,S0-C4,Bad_Speculation,14.91,% Slots,,,0.00,5.35,
3.561010618,S0-C4,Backend_Bound,19.00,% Slots,,,0.00,5.35,
3.561010618,S0-C4,Frontend_Bound.Frontend_Latency,25.25,% Slots,,rs_events.empty_end,0.00,5.35,
3.561010618,S0-C4,Bad_Speculation.Branch_Mispredicts,14.73,% Slots,,br_misp_retired.all_branches,0.00,5.34,
3.561010618,S0-C4,Backend_Bound.Memory_Bound,14.32,% Slots,,,0.00,5.22,
3.561010618,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.09,
3.561010618,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
3.561010618,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
3.561010618,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
3.561010618,S0-C5,Frontend_Bound,28.42,% Slots,,,0.00,5.35,
3.561010618,S0-C5,Backend_Bound,37.50,% Slots,,,0.00,5.35,
3.561010618,S0-C5,Frontend_Bound.Frontend_Latency,27.46,% Slots,,rs_events.empty_end,0.00,5.34,
3.561010618,S0-C5,Backend_Bound.Memory_Bound,15.78,% Slots,,,0.00,5.22,
3.561010618,S0-C5,Backend_Bound.Core_Bound,21.72,% Slots,,,0.00,5.22,<==
3.561010618,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.09,
3.561010618,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
3.561010618,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
3.561010618,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
3.561010618,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
3.561010618,S0-C6,Frontend_Bound,31.85,% Slots,,,0.00,5.35,<==
3.561010618,S0-C6,Bad_Speculation,21.30,% Slots,,,0.00,5.35,
3.561010618,S0-C6,Backend_Bound,14.90,% Slots,,,0.00,5.35,
3.561010618,S0-C6,Frontend_Bound.Frontend_Latency,16.44,% Slots,,rs_events.empty_end,0.00,5.35,
3.561010618,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.35,
3.561010618,S0-C6,Bad_Speculation.Branch_Mispredicts,20.85,% Slots,,br_misp_retired.all_branches,0.00,5.34,
3.561010618,S0-C6,Backend_Bound.Memory_Bound,91.51,% Slots,,,0.00,5.22,
3.561010618,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
3.561010618,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.74,% Core_Clocks,,,0.00,5.36,
3.561010618,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.95,% Core_Clocks,,,0.00,5.36,
3.561010618,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
3.561010618,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
3.561010618,S0-C7,Frontend_Bound,40.91,% Slots,,,0.00,5.35,
3.561010618,S0-C7,Bad_Speculation,14.98,% Slots,,,0.00,5.35,
3.561010618,S0-C7,Backend_Bound,14.09,% Slots,,,0.00,5.35,
3.561010618,S0-C7,Retiring,32.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
3.561010618,S0-C7,Frontend_Bound.Frontend_Latency,36.28,% Slots,,rs_events.empty_end,0.00,5.34,
3.561010618,S0-C7,Bad_Speculation.Branch_Mispredicts,14.68,% Slots,,br_misp_retired.all_branches,0.00,5.35,
3.561010618,S0-C7,Retiring.Microcode_Sequencer,2.72,% Slots,,idq.ms_uops,0.00,5.08,
3.561010618,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.06,% Clocks,,,0.00,5.08,
3.561010618,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
3.561010618,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.02,% Clocks,,idq.ms_switches,0.00,5.08,
3.561010618,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
3.561010618,S1-C0,Frontend_Bound,32.89,% Slots,,,0.00,5.35,
3.561010618,S1-C0,Bad_Speculation,11.28,% Slots,,,0.00,5.35,
3.561010618,S1-C0,Backend_Bound,32.73,% Slots,,,0.00,5.35,
3.561010618,S1-C0,Frontend_Bound.Frontend_Latency,21.43,% Slots,,rs_events.empty_end,0.00,5.35,
3.561010618,S1-C0,Bad_Speculation.Branch_Mispredicts,11.09,% Slots,,br_misp_retired.all_branches,0.00,5.34,
3.561010618,S1-C0,Backend_Bound.Memory_Bound,15.22,% Slots,,,0.00,5.21,
3.561010618,S1-C0,Backend_Bound.Core_Bound,17.51,% Slots,,,0.00,5.21,
3.561010618,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.08,
3.561010618,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
3.561010618,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
3.561010618,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
3.561010618,S1-C1,Frontend_Bound,37.21,% Slots,,,0.00,5.35,
3.561010618,S1-C1,Bad_Speculation,17.81,% Slots,,,0.00,5.35,
3.561010618,S1-C1,Backend_Bound,19.42,% Slots,,,0.00,5.35,
3.561010618,S1-C1,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
3.561010618,S1-C1,Frontend_Bound.Frontend_Latency,15.14,% Slots,,rs_events.empty_end,0.00,5.35,
3.561010618,S1-C1,Frontend_Bound.Frontend_Bandwidth,95.67,% Slots,,,0.00,5.35,
3.561010618,S1-C1,Bad_Speculation.Branch_Mispredicts,17.63,% Slots,,br_misp_retired.all_branches,0.00,5.34,
3.561010618,S1-C1,Backend_Bound.Core_Bound,11.67,% Slots,,,0.00,5.21,
3.561010618,S1-C1,Retiring.Microcode_Sequencer,13.86,% Slots,,idq.ms_uops,0.00,5.08,
3.561010618,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.58,% Clocks,,,0.00,5.08,
3.561010618,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
3.561010618,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.76,% Clocks,,idq.ms_switches,0.00,5.08,
3.561010618,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.00,% Core_Clocks,,,0.00,5.35,<==
3.561010618,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
3.561010618,S1-C2,Frontend_Bound,27.54,% Slots,,,0.00,5.35,<==
3.561010618,S1-C2,Bad_Speculation,18.47,% Slots,,,0.00,5.35,
3.561010618,S1-C2,Backend_Bound,23.10,% Slots,,,0.00,5.35,
3.561010618,S1-C2,Retiring,19.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
3.561010618,S1-C2,Bad_Speculation.Branch_Mispredicts,18.07,% Slots,,br_misp_retired.all_branches,0.00,5.35,
3.561010618,S1-C2,Backend_Bound.Memory_Bound,17.04,% Slots,,,0.00,5.21,
3.561010618,S1-C2,Retiring.Microcode_Sequencer,14.35,% Slots,,idq.ms_uops,0.00,5.08,
3.561010618,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.41,% Clocks,,idq.ms_switches,0.00,5.08,
3.561010618,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
3.561010618,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
3.561010618,S1-C3,Frontend_Bound,28.52,% Slots,,,0.00,5.35,<==
3.561010618,S1-C3,Bad_Speculation,24.54,% Slots,,,0.00,5.35,
3.561010618,S1-C3,Backend_Bound,17.11,% Slots,,,0.00,5.35,
3.561010618,S1-C3,Retiring,24.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
3.561010618,S1-C3,Bad_Speculation.Branch_Mispredicts,24.02,% Slots,,br_misp_retired.all_branches,0.00,5.34,
3.561010618,S1-C3,Backend_Bound.Core_Bound,11.83,% Slots,,,0.00,5.21,
3.561010618,S1-C3,Retiring.Microcode_Sequencer,10.30,% Slots,,idq.ms_uops,0.00,5.08,
3.561010618,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.09,
3.561010618,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.70,% Clocks,,,0.00,5.34,
3.561010618,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
3.561010618,S1-C4,Frontend_Bound,33.08,% Slots,,,0.00,5.35,<==
3.561010618,S1-C4,Bad_Speculation,10.29,% Slots,,,0.00,5.35,
3.561010618,S1-C4,Backend_Bound,14.31,% Slots,,,0.00,5.35,
3.561010618,S1-C4,Frontend_Bound.Frontend_Latency,17.68,% Slots,,rs_events.empty_end,0.00,5.35,
3.561010618,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.83,% Slots,,,0.00,5.35,
3.561010618,S1-C4,Bad_Speculation.Branch_Mispredicts,9.88,% Slots,,br_misp_retired.all_branches,0.00,5.34,
3.561010618,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.09,
3.561010618,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
3.561010618,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.03,% Core_Clocks,,,0.00,5.36,
3.561010618,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
3.561010618,S1-C5,Frontend_Bound,42.31,% Slots,,,0.00,5.35,
3.561010618,S1-C5,Bad_Speculation,17.38,% Slots,,,0.00,5.35,
3.561010618,S1-C5,Backend_Bound,17.21,% Slots,,,0.00,5.35,
3.561010618,S1-C5,Retiring,29.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
3.561010618,S1-C5,Frontend_Bound.Frontend_Latency,23.99,% Slots,,rs_events.empty_end,0.00,5.35,
3.561010618,S1-C5,Bad_Speculation.Branch_Mispredicts,16.98,% Slots,,br_misp_retired.all_branches,0.00,5.34,
3.561010618,S1-C5,Backend_Bound.Core_Bound,60.52,% Slots,,,0.00,5.2,
3.561010618,S1-C5,Retiring.Microcode_Sequencer,1.95,% Slots,,idq.ms_uops,0.00,5.08,
3.561010618,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.08,
3.561010618,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
3.561010618,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.69,% Clocks,,idq.ms_switches,0.00,5.08,
3.561010618,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
3.561010618,S1-C6,Frontend_Bound,41.73,% Slots,,,0.00,5.35,
3.561010618,S1-C6,Bad_Speculation,12.18,% Slots,,,0.00,5.35,
3.561010618,S1-C6,Backend_Bound,27.78,% Slots,,,0.00,5.35,
3.561010618,S1-C6,Frontend_Bound.Frontend_Latency,51.53,% Slots,,rs_events.empty_end,0.00,5.35,<==
3.561010618,S1-C6,Bad_Speculation.Branch_Mispredicts,11.97,% Slots,,br_misp_retired.all_branches,0.00,5.34,
3.561010618,S1-C6,Backend_Bound.Memory_Bound,17.43,% Slots,,,0.00,5.35,
3.561010618,S1-C6,Backend_Bound.Core_Bound,10.35,% Slots,,,0.00,5.35,
3.561010618,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.28,% Clocks,,,0.00,5.08,
3.561010618,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
3.561010618,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
3.561010618,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
3.561010618,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.57,% Clocks,,,0.00,5.34,
3.561010618,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
3.561010618,S1-C7,Frontend_Bound,22.87,% Slots,,,0.00,5.35,
3.561010618,S1-C7,Bad_Speculation,22.96,% Slots,,,0.00,5.35,
3.561010618,S1-C7,Backend_Bound,24.81,% Slots,,,0.00,5.35,
3.561010618,S1-C7,Retiring,7.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
3.561010618,S1-C7,Frontend_Bound.Frontend_Latency,16.52,% Slots,,rs_events.empty_end,0.00,5.35,
3.561010618,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.03,% Slots,,,0.00,5.35,
3.561010618,S1-C7,Bad_Speculation.Branch_Mispredicts,22.60,% Slots,,br_misp_retired.all_branches,0.00,5.34,
3.561010618,S1-C7,Backend_Bound.Memory_Bound,15.24,% Slots,,,0.00,5.35,
3.561010618,S1-C7,Retiring.Microcode_Sequencer,3.32,% Slots,,idq.ms_uops,0.00,5.08,
3.561010618,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.99,% Clocks,,,0.00,5.08,
3.561010618,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
3.561010618,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.27,% Clocks,,idq.ms_switches,0.00,5.08,
3.561010618,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.86,% Core_Clocks,,,0.00,5.36,
3.561010618,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.60,% Core_Clocks,,,0.00,5.35,
3.561010618,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,<==
3.561010618,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
3.561010618,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
3.561010618,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
3.561010618,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
3.561010618,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
3.561010618,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
3.561010618,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
3.561010618,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
3.561010618,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
3.561010618,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
3.561010618,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
3.561010618,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
3.561010618,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
3.561010618,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
3.561010618,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
3.561010618,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
3.561010618,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
5.061173711,S0-C0,Frontend_Bound,29.90,% Slots,,,0.00,5.08,
5.061173711,S0-C0,Bad_Speculation,13.64,% Slots,,,0.00,5.08,
5.061173711,S0-C0,Backend_Bound,21.79,% Slots,,,0.00,5.08,
5.061173711,S0-C0,Retiring,32.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
5.061173711,S0-C0,Frontend_Bound.Frontend_Latency,19.99,% Slots,,rs_events.empty_end,0.00,5.08,
5.061173711,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.91,% Slots,,,0.00,5.08,
5.061173711,S0-C0,Bad_Speculation.Branch_Mispredicts,13.47,% Slots,,br_misp_retired.all_branches,0.00,5.08,
5.061173711,S0-C0,Backend_Bound.Memory_Bound,10.12,% Slots,,,0.00,5.08,
5.061173711,S0-C0,Backend_Bound.Core_Bound,11.68,% Slots,,,0.00,5.08,
5.061173711,S0-C0,Retiring.Microcode_Sequencer,2.67,% Slots,,idq.ms_uops,0.00,5.34,<==
5.061173711,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
5.061173711,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.69,% Clocks,,idq.ms_switches,0.00,5.33,
5.061173711,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.97,% Core_Clocks,,,0.00,5.33,
5.061173711,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.36,% Core_Clocks,,,0.00,5.07,
5.061173711,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
5.061173711,S0-C1,Frontend_Bound,25.48,% Slots,,,0.00,5.07,
5.061173711,S0-C1,Bad_Speculation,18.81,% Slots,,,0.00,5.07,
5.061173711,S0-C1,Backend_Bound,16.65,% Slots,,,0.00,5.07,
5.061173711,S0-C1,Retiring,35.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
5.061173711,S0-C1,Frontend_Bound.Frontend_Latency,15.73,% Slots,,rs_events.empty_end,0.00,5.07,
5.061173711,S0-C1,Bad_Speculation.Branch_Mispredicts,18.61,% Slots,,br_misp_retired.all_branches,0.00,5.07,
5.061173711,S0-C1,Backend_Bound.Memory_Bound,11.78,% Slots,,,0.00,5.07,
5.061173711,S0-C1,Retiring.Microcode_Sequencer,2.86,% Slots,,idq.ms_uops,0.00,5.34,<==
5.061173711,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
5.061173711,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.03,% Clocks,,idq.ms_switches,0.00,5.33,
5.061173711,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
5.061173711,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
5.061173711,S0-C2,Frontend_Bound,23.17,% Slots,,,0.00,5.33,
5.061173711,S0-C2,Bad_Speculation,14.32,% Slots,,,0.00,5.33,
5.061173711,S0-C2,Backend_Bound,29.18,% Slots,,,0.00,5.33,<==
5.061173711,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.47,% Slots,,,0.00,5.33,
5.061173711,S0-C2,Bad_Speculation.Branch_Mispredicts,13.97,% Slots,,br_misp_retired.all_branches,0.00,5.33,
5.061173711,S0-C2,Backend_Bound.Memory_Bound,16.61,% Slots,,,0.00,5.3,
5.061173711,S0-C2,Backend_Bound.Core_Bound,12.57,% Slots,,,0.00,5.3,
5.061173711,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.55,% Core_Clocks,,,0.00,5.34,
5.061173711,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.40,% Core_Clocks,,,0.00,5.06,
5.061173711,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
5.061173711,S0-C3,Frontend_Bound,22.54,% Slots,,,0.00,5.33,
5.061173711,S0-C3,Bad_Speculation,16.75,% Slots,,,0.00,5.33,
5.061173711,S0-C3,Backend_Bound,26.80,% Slots,,,0.00,5.33,<==
5.061173711,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.61,% Slots,,,0.00,5.33,
5.061173711,S0-C3,Bad_Speculation.Branch_Mispredicts,16.60,% Slots,,br_misp_retired.all_branches,0.00,5.33,
5.061173711,S0-C3,Backend_Bound.Memory_Bound,12.39,% Slots,,,0.00,5.31,
5.061173711,S0-C3,Backend_Bound.Core_Bound,14.41,% Slots,,,0.00,5.31,
5.061173711,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.26,% Core_Clocks,,,0.00,5.07,
5.061173711,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.21,% Clocks,,,0.00,5.06,
5.061173711,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
5.061173711,S0-C4,Frontend_Bound,26.88,% Slots,,,0.00,5.34,
5.061173711,S0-C4,Bad_Speculation,10.81,% Slots,,,0.00,5.34,
5.061173711,S0-C4,Backend_Bound,28.42,% Slots,,,0.00,5.34,
5.061173711,S0-C4,Retiring,31.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
5.061173711,S0-C4,Frontend_Bound.Frontend_Latency,19.79,% Slots,,rs_events.empty_end,0.00,5.33,
5.061173711,S0-C4,Bad_Speculation.Branch_Mispredicts,10.69,% Slots,,br_misp_retired.all_branches,0.00,5.33,
5.061173711,S0-C4,Backend_Bound.Memory_Bound,18.71,% Slots,,,0.00,5.3,
5.061173711,S0-C4,Retiring.Microcode_Sequencer,2.24,% Slots,,idq.ms_uops,0.00,5.33,<==
5.061173711,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.34,
5.061173711,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
5.061173711,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.00,% Clocks,,idq.ms_switches,0.00,5.34,
5.061173711,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
5.061173711,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
5.061173711,S0-C5,Frontend_Bound,28.24,% Slots,,,0.00,5.34,
5.061173711,S0-C5,Bad_Speculation,12.04,% Slots,,,0.00,5.34,
5.061173711,S0-C5,Backend_Bound,28.77,% Slots,,,0.00,5.34,<==
5.061173711,S0-C5,Frontend_Bound.Frontend_Latency,16.38,% Slots,,rs_events.empty_end,0.00,5.34,
5.061173711,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.36,% Slots,,,0.00,5.34,
5.061173711,S0-C5,Bad_Speculation.Branch_Mispredicts,11.90,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.061173711,S0-C5,Backend_Bound.Memory_Bound,14.05,% Slots,,,0.00,5.31,
5.061173711,S0-C5,Backend_Bound.Core_Bound,14.72,% Slots,,,0.00,5.31,
5.061173711,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.34,
5.061173711,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
5.061173711,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.14,% Core_Clocks,,,0.00,5.34,
5.061173711,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.16,% Core_Clocks,,,0.00,5.07,
5.061173711,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
5.061173711,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
5.061173711,S0-C6,Frontend_Bound.Frontend_Bandwidth,31.01,% Slots,,,0.00,5.33,
5.061173711,S0-C6,Bad_Speculation.Branch_Mispredicts,14.46,% Slots,,br_misp_retired.all_branches,0.00,5.33,
5.061173711,S0-C6,Backend_Bound.Memory_Bound,10.44,% Slots,,,0.00,5.33,
5.061173711,S0-C6,Backend_Bound.Core_Bound,19.43,% Slots,,,0.00,5.33,<==
5.061173711,S0-C6,Bad_Speculation,14.67,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.33,
5.061173711,S0-C6,Backend_Bound,29.87,% Slots,,,0.00,5.33,
5.061173711,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
5.061173711,S0-C7,Bad_Speculation,11.99,% Slots,,,0.00,5.34,
5.061173711,S0-C7,Bad_Speculation.Branch_Mispredicts,11.74,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.061173711,S0-C7,Backend_Bound,41.02,% Slots,,,0.00,5.34,<==
5.061173711,S0-C7,Backend_Bound.Memory_Bound,20.28,% Slots,,,0.00,5.31,
5.061173711,S0-C7,Backend_Bound.Core_Bound,20.74,% Slots,,,0.00,5.31,
5.061173711,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
5.061173711,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.60,% Clocks,,,0.00,5.07,
5.061173711,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
5.061173711,S1-C0,Backend_Bound,42.94,% Slots,,,0.00,5.34,<==
5.061173711,S1-C0,Backend_Bound.Memory_Bound,21.23,% Slots,,,0.00,5.3,
5.061173711,S1-C0,Backend_Bound.Core_Bound,21.72,% Slots,,,0.00,5.3,
5.061173711,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
5.061173711,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
5.061173711,S1-C1,Frontend_Bound,20.94,% Slots,,,0.00,5.34,
5.061173711,S1-C1,Bad_Speculation,15.59,% Slots,,,0.00,5.34,
5.061173711,S1-C1,Backend_Bound,27.33,% Slots,,,0.00,5.34,
5.061173711,S1-C1,Bad_Speculation.Branch_Mispredicts,15.47,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.061173711,S1-C1,Backend_Bound.Memory_Bound,16.70,% Slots,,,0.00,5.31,
5.061173711,S1-C1,Backend_Bound.Core_Bound,10.62,% Slots,,,0.00,5.31,
5.061173711,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
5.061173711,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
5.061173711,S1-C2,Frontend_Bound,37.32,% Slots,,,0.00,5.34,
5.061173711,S1-C2,Backend_Bound,38.50,% Slots,,,0.00,5.34,<==
5.061173711,S1-C2,Frontend_Bound.Frontend_Latency,71.29,% Slots,,rs_events.empty_end,0.00,5.33,
5.061173711,S1-C2,Backend_Bound.Memory_Bound,18.16,% Slots,,,0.00,5.31,
5.061173711,S1-C2,Backend_Bound.Core_Bound,20.34,% Slots,,,0.00,5.31,
5.061173711,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
5.061173711,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
5.061173711,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.03,% Clocks,,,0.00,5.06,
5.061173711,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
5.061173711,S1-C3,Frontend_Bound,29.79,% Slots,,,0.00,5.34,
5.061173711,S1-C3,Bad_Speculation,18.21,% Slots,,,0.00,5.34,
5.061173711,S1-C3,Backend_Bound,22.04,% Slots,,,0.00,5.34,
5.061173711,S1-C3,Frontend_Bound.Frontend_Latency,15.64,% Slots,,rs_events.empty_end,0.00,5.34,
5.061173711,S1-C3,Frontend_Bound.Frontend_Bandwidth,51.62,% Slots,,,0.00,5.34,<==
5.061173711,S1-C3,Bad_Speculation.Branch_Mispredicts,17.95,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.061173711,S1-C3,Backend_Bound.Core_Bound,30.91,% Slots,,,0.00,5.31,
5.061173711,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.37,% Clocks,,,0.00,5.34,
5.061173711,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
5.061173711,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.28,% Core_Clocks,,,0.00,5.33,
5.061173711,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.35,% Core_Clocks,,,0.00,5.07,
5.061173711,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
5.061173711,S1-C4,Frontend_Bound,35.54,% Slots,,,0.00,5.34,
5.061173711,S1-C4,Bad_Speculation,10.70,% Slots,,,0.00,5.34,
5.061173711,S1-C4,Backend_Bound,13.82,% Slots,,,0.00,5.34,
5.061173711,S1-C4,Frontend_Bound.Frontend_Latency,20.49,% Slots,,rs_events.empty_end,0.00,5.33,<==
5.061173711,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.25,% Slots,,,0.00,5.34,
5.061173711,S1-C4,Bad_Speculation.Branch_Mispredicts,10.21,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.061173711,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.34,
5.061173711,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
5.061173711,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.79,% Core_Clocks,,,0.00,5.33,
5.061173711,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
5.061173711,S1-C5,Frontend_Bound,27.54,% Slots,,,0.00,5.34,
5.061173711,S1-C5,Bad_Speculation,17.28,% Slots,,,0.00,5.34,
5.061173711,S1-C5,Backend_Bound,28.42,% Slots,,,0.00,5.34,
5.061173711,S1-C5,Bad_Speculation.Branch_Mispredicts,16.97,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.061173711,S1-C5,Backend_Bound.Memory_Bound,19.48,% Slots,,,0.00,5.32,
5.061173711,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
5.061173711,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
5.061173711,S1-C6,Frontend_Bound,30.38,% Slots,,,0.00,5.34,
5.061173711,S1-C6,Bad_Speculation,12.26,% Slots,,,0.00,5.34,
5.061173711,S1-C6,Backend_Bound,24.99,% Slots,,,0.00,5.34,
5.061173711,S1-C6,Frontend_Bound.Frontend_Latency,32.69,% Slots,,rs_events.empty_end,0.00,5.33,
5.061173711,S1-C6,Bad_Speculation.Branch_Mispredicts,12.11,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.061173711,S1-C6,Backend_Bound.Memory_Bound,51.91,% Slots,,,0.00,5.31,
5.061173711,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.34,
5.061173711,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
5.061173711,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
5.061173711,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
5.061173711,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
5.061173711,S1-C7,Frontend_Bound,37.48,% Slots,,,0.00,5.34,
5.061173711,S1-C7,Backend_Bound,38.32,% Slots,,,0.00,5.34,
5.061173711,S1-C7,Retiring,17.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
5.061173711,S1-C7,Frontend_Bound.Frontend_Latency,73.51,% Slots,,rs_events.empty_end,0.00,5.33,
5.061173711,S1-C7,Backend_Bound.Memory_Bound,13.36,% Slots,,,0.00,5.31,
5.061173711,S1-C7,Backend_Bound.Core_Bound,24.96,% Slots,,,0.00,5.31,<==
5.061173711,S1-C7,Retiring.Microcode_Sequencer,12.55,% Slots,,idq.ms_uops,0.00,5.32,
5.061173711,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
5.061173711,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.29,% Clocks,,idq.ms_switches,0.00,5.34,
5.061173711,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
5.061173711,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
5.061173711,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
5.061173711,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
5.061173711,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
5.061173711,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
5.061173711,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
5.061173711,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
5.061173711,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
5.061173711,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
5.061173711,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
5.061173711,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
5.061173711,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
5.061173711,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
5.061173711,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
5.061173711,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
5.061173711,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
5.061173711,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
6.5694157,S0-C0,Frontend_Bound,27.49,% Slots,,,0.00,5.05,
6.5694157,S0-C0,Bad_Speculation,23.23,% Slots,,,0.00,5.05,
6.5694157,S0-C0,Frontend_Bound.Frontend_Latency,23.95,% Slots,,rs_events.empty_end,0.00,5.05,
6.5694157,S0-C0,Bad_Speculation.Branch_Mispredicts,21.86,% Slots,,br_misp_retired.all_branches,0.00,5.05,
6.5694157,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.32,
6.5694157,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
6.5694157,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
6.5694157,S0-C1,Frontend_Bound,30.74,% Slots,,,0.00,5.05,
6.5694157,S0-C1,Bad_Speculation,11.10,% Slots,,,0.00,5.05,
6.5694157,S0-C1,Backend_Bound,33.66,% Slots,,,0.00,5.05,
6.5694157,S0-C1,Retiring,16.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
6.5694157,S0-C1,Frontend_Bound.Frontend_Latency,18.22,% Slots,,rs_events.empty_end,0.00,5.04,
6.5694157,S0-C1,Bad_Speculation.Branch_Mispredicts,10.88,% Slots,,br_misp_retired.all_branches,0.00,5.05,
6.5694157,S0-C1,Backend_Bound.Memory_Bound,22.81,% Slots,,,0.00,5.04,<==
6.5694157,S0-C1,Backend_Bound.Core_Bound,10.85,% Slots,,,0.00,5.04,
6.5694157,S0-C1,Retiring.Microcode_Sequencer,5.59,% Slots,,idq.ms_uops,0.00,5.31,
6.5694157,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.37,% Clocks,,,0.00,5.31,
6.5694157,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
6.5694157,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.73,% Clocks,,idq.ms_switches,0.00,5.31,
6.5694157,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
6.5694157,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
6.5694157,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.56,% Clocks,,,0.00,5.3,
6.5694157,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
6.5694157,S0-C2,Frontend_Bound,38.34,% Slots,,,0.00,5.05,
6.5694157,S0-C2,Bad_Speculation,14.86,% Slots,,,0.00,5.05,
6.5694157,S0-C2,Backend_Bound,17.63,% Slots,,,0.00,5.05,
6.5694157,S0-C2,Frontend_Bound.Frontend_Latency,23.22,% Slots,,rs_events.empty_end,0.00,5.04,
6.5694157,S0-C2,Bad_Speculation.Branch_Mispredicts,14.64,% Slots,,br_misp_retired.all_branches,0.00,5.05,
6.5694157,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.70,% Clocks,,,0.00,5.31,
6.5694157,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
6.5694157,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
6.5694157,S0-C3,Frontend_Bound,38.68,% Slots,,,0.00,5.05,
6.5694157,S0-C3,Bad_Speculation,10.41,% Slots,,,0.00,5.05,
6.5694157,S0-C3,Backend_Bound,26.79,% Slots,,,0.00,5.05,
6.5694157,S0-C3,Frontend_Bound.Frontend_Latency,24.57,% Slots,,rs_events.empty_end,0.00,5.05,
6.5694157,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.53,% Slots,,,0.00,5.05,
6.5694157,S0-C3,Bad_Speculation.Branch_Mispredicts,10.29,% Slots,,br_misp_retired.all_branches,0.00,5.05,
6.5694157,S0-C3,Backend_Bound.Memory_Bound,11.00,% Slots,,,0.00,5.05,
6.5694157,S0-C3,Backend_Bound.Core_Bound,15.78,% Slots,,,0.00,5.05,
6.5694157,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.32,
6.5694157,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
6.5694157,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.71,% Core_Clocks,,,0.00,5.28,
6.5694157,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.74,% Core_Clocks,,,0.00,5.31,
6.5694157,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
6.5694157,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.47,% Clocks,,,0.00,5.31,
6.5694157,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
6.5694157,S0-C4,Frontend_Bound,40.83,% Slots,,,0.00,5.05,
6.5694157,S0-C4,Backend_Bound,37.56,% Slots,,,0.00,5.05,
6.5694157,S0-C4,Retiring,18.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
6.5694157,S0-C4,Frontend_Bound.Frontend_Latency,56.01,% Slots,,rs_events.empty_end,0.00,5.04,
6.5694157,S0-C4,Backend_Bound.Memory_Bound,49.42,% Slots,,,0.00,5.04,
6.5694157,S0-C4,Retiring.Microcode_Sequencer,3.64,% Slots,,idq.ms_uops,0.00,5.31,
6.5694157,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.31,
6.5694157,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
6.5694157,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.04,% Clocks,,idq.ms_switches,0.00,5.31,
6.5694157,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
6.5694157,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
6.5694157,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
6.5694157,S0-C5,Frontend_Bound,41.43,% Slots,,,0.00,5.04,
6.5694157,S0-C5,Backend_Bound,33.80,% Slots,,,0.00,5.04,
6.5694157,S0-C5,Frontend_Bound.Frontend_Latency,16.69,% Slots,,rs_events.empty_end,0.00,5.04,
6.5694157,S0-C5,Backend_Bound.Memory_Bound,10.28,% Slots,,,0.00,5.04,
6.5694157,S0-C5,Backend_Bound.Core_Bound,23.52,% Slots,,,0.00,5.04,
6.5694157,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.18,% Clocks,,,0.00,5.31,
6.5694157,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
6.5694157,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
6.5694157,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
6.5694157,S0-C6,Frontend_Bound,44.35,% Slots,,,0.00,5.04,
6.5694157,S0-C6,Bad_Speculation,10.09,% Slots,,,0.00,5.04,
6.5694157,S0-C6,Backend_Bound,28.26,% Slots,,,0.00,5.04,
6.5694157,S0-C6,Retiring,25.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
6.5694157,S0-C6,Frontend_Bound.Frontend_Latency,36.84,% Slots,,rs_events.empty_end,0.00,5.04,
6.5694157,S0-C6,Bad_Speculation.Branch_Mispredicts,9.94,% Slots,,br_misp_retired.all_branches,0.00,5.04,
6.5694157,S0-C6,Backend_Bound.Memory_Bound,30.68,% Slots,,,0.00,5.04,
6.5694157,S0-C6,Retiring.Microcode_Sequencer,3.25,% Slots,,idq.ms_uops,0.00,5.31,
6.5694157,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.70,% Clocks,,,0.00,5.31,
6.5694157,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
6.5694157,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.45,% Clocks,,idq.ms_switches,0.00,5.31,
6.5694157,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
6.5694157,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
6.5694157,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
6.5694157,S0-C7,Frontend_Bound,39.33,% Slots,,,0.00,5.05,
6.5694157,S0-C7,Backend_Bound,37.93,% Slots,,,0.00,5.05,
6.5694157,S0-C7,Frontend_Bound.Frontend_Latency,33.42,% Slots,,rs_events.empty_end,0.00,5.04,
6.5694157,S0-C7,Backend_Bound.Core_Bound,29.11,% Slots,,,0.00,5.04,
6.5694157,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.38,% Clocks,,,0.00,5.31,
6.5694157,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
6.5694157,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
6.5694157,S1-C0,Frontend_Bound,39.26,% Slots,,,0.00,5.04,
6.5694157,S1-C0,Bad_Speculation,12.13,% Slots,,,0.00,5.04,
6.5694157,S1-C0,Backend_Bound,20.82,% Slots,,,0.00,5.04,
6.5694157,S1-C0,Retiring,20.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
6.5694157,S1-C0,Frontend_Bound.Frontend_Latency,35.50,% Slots,,rs_events.empty_end,0.00,5.04,
6.5694157,S1-C0,Bad_Speculation.Branch_Mispredicts,11.93,% Slots,,br_misp_retired.all_branches,0.00,5.04,
6.5694157,S1-C0,Backend_Bound.Core_Bound,13.08,% Slots,,,0.00,5.04,
6.5694157,S1-C0,Retiring.Microcode_Sequencer,2.48,% Slots,,idq.ms_uops,0.00,5.31,
6.5694157,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.32,% Clocks,,,0.00,5.31,
6.5694157,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
6.5694157,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.20,% Clocks,,idq.ms_switches,0.00,5.31,
6.5694157,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
6.5694157,S1-C1,Frontend_Bound,48.79,% Slots,,,0.00,5.05,
6.5694157,S1-C1,Bad_Speculation,12.72,% Slots,,,0.00,5.05,
6.5694157,S1-C1,Backend_Bound,12.33,% Slots,,,0.00,5.05,
6.5694157,S1-C1,Frontend_Bound.Frontend_Latency,47.29,% Slots,,rs_events.empty_end,0.00,5.04,
6.5694157,S1-C1,Bad_Speculation.Branch_Mispredicts,12.45,% Slots,,br_misp_retired.all_branches,0.00,5.05,
6.5694157,S1-C1,Backend_Bound.Memory_Bound,30.09,% Slots,,,0.00,5.04,
6.5694157,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.79,% Clocks,,,0.00,5.31,
6.5694157,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
6.5694157,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
6.5694157,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
6.5694157,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
6.5694157,S1-C2,Frontend_Bound,27.35,% Slots,,,0.00,5.05,
6.5694157,S1-C2,Bad_Speculation,22.30,% Slots,,,0.00,5.05,
6.5694157,S1-C2,Backend_Bound,22.55,% Slots,,,0.00,5.05,
6.5694157,S1-C2,Retiring,23.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
6.5694157,S1-C2,Frontend_Bound.Frontend_Latency,23.91,% Slots,,rs_events.empty_end,0.00,5.04,
6.5694157,S1-C2,Bad_Speculation.Branch_Mispredicts,21.39,% Slots,,br_misp_retired.all_branches,0.00,5.05,
6.5694157,S1-C2,Backend_Bound.Memory_Bound,12.44,% Slots,,,0.00,5.04,
6.5694157,S1-C2,Backend_Bound.Core_Bound,10.10,% Slots,,,0.00,5.04,
6.5694157,S1-C2,Retiring.Microcode_Sequencer,2.44,% Slots,,idq.ms_uops,0.00,5.3,
6.5694157,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.31,
6.5694157,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
6.5694157,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.18,% Clocks,,idq.ms_switches,0.00,5.31,
6.5694157,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
6.5694157,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
6.5694157,S1-C3,Frontend_Bound,34.99,% Slots,,,0.00,5.04,
6.5694157,S1-C3,Bad_Speculation,22.14,% Slots,,,0.00,5.04,
6.5694157,S1-C3,Backend_Bound,11.15,% Slots,,,0.00,5.04,
6.5694157,S1-C3,Frontend_Bound.Frontend_Latency,45.43,% Slots,,rs_events.empty_end,0.00,5.04,
6.5694157,S1-C3,Bad_Speculation.Branch_Mispredicts,21.72,% Slots,,br_misp_retired.all_branches,0.00,5.04,
6.5694157,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
6.5694157,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
6.5694157,S1-C4,Frontend_Bound,26.01,% Slots,,,0.00,5.04,
6.5694157,S1-C4,Bad_Speculation,24.59,% Slots,,,0.00,5.04,
6.5694157,S1-C4,Backend_Bound,19.85,% Slots,,,0.00,5.04,
6.5694157,S1-C4,Frontend_Bound.Frontend_Latency,21.49,% Slots,,rs_events.empty_end,0.00,5.04,
6.5694157,S1-C4,Bad_Speculation.Branch_Mispredicts,23.85,% Slots,,br_misp_retired.all_branches,0.00,5.04,
6.5694157,S1-C4,Backend_Bound.Memory_Bound,12.25,% Slots,,,0.00,5.04,
6.5694157,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.51,% Clocks,,,0.00,5.31,
6.5694157,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
6.5694157,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
6.5694157,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
6.5694157,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
6.5694157,S1-C5,Bad_Speculation,13.00,% Slots,,,0.00,5.05,
6.5694157,S1-C5,Bad_Speculation.Branch_Mispredicts,12.83,% Slots,,br_misp_retired.all_branches,0.00,5.05,
6.5694157,S1-C5,Backend_Bound,24.11,% Slots,,,0.00,5.05,
6.5694157,S1-C5,Backend_Bound.Core_Bound,15.23,% Slots,,,0.00,5.04,
6.5694157,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.79,% Clocks,,,0.00,5.3,<==
6.5694157,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
6.5694157,S1-C6,Frontend_Bound,35.11,% Slots,,,0.00,5.04,
6.5694157,S1-C6,Bad_Speculation,10.57,% Slots,,,0.00,5.04,
6.5694157,S1-C6,Backend_Bound,16.65,% Slots,,,0.00,5.04,
6.5694157,S1-C6,Frontend_Bound.Frontend_Latency,23.41,% Slots,,rs_events.empty_end,0.00,5.04,<==
6.5694157,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.31,% Slots,,,0.00,5.04,
6.5694157,S1-C6,Bad_Speculation.Branch_Mispredicts,10.29,% Slots,,br_misp_retired.all_branches,0.00,5.04,
6.5694157,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.31,
6.5694157,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
6.5694157,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.62,% Core_Clocks,,,0.00,5.3,
6.5694157,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
6.5694157,S1-C7,Frontend_Bound,27.67,% Slots,,,0.00,5.05,
6.5694157,S1-C7,Backend_Bound,47.02,% Slots,,,0.00,5.05,
6.5694157,S1-C7,Retiring,34.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
6.5694157,S1-C7,Frontend_Bound.Frontend_Latency,65.63,% Slots,,rs_events.empty_end,0.00,5.04,
6.5694157,S1-C7,Retiring.Microcode_Sequencer,3.17,% Slots,,idq.ms_uops,0.00,5.31,
6.5694157,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.74,% Clocks,,,0.00,5.31,
6.5694157,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
6.5694157,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.92,% Clocks,,idq.ms_switches,0.00,5.31,
6.5694157,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
6.5694157,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
6.5694157,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
6.5694157,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
6.5694157,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
6.5694157,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
6.5694157,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
6.5694157,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
6.5694157,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
6.5694157,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
6.5694157,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
6.5694157,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
6.5694157,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
6.5694157,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
6.5694157,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
6.5694157,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
6.5694157,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
6.5694157,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
6.5694157,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
8.101177791,S0-C0,Backend_Bound,48.12,% Slots,,,0.00,5.21,
8.101177791,S0-C0,Backend_Bound.Memory_Bound,49.96,% Slots,,,0.00,5.21,
8.101177791,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,<==
8.101177791,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
8.101177791,S0-C1,Frontend_Bound,22.27,% Slots,,,0.00,5.21,
8.101177791,S0-C1,Backend_Bound,20.80,% Slots,,,0.00,5.21,
8.101177791,S0-C1,Retiring,25.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
8.101177791,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.36,% Slots,,,0.00,5.21,
8.101177791,S0-C1,Backend_Bound.Memory_Bound,11.50,% Slots,,,0.00,5.21,
8.101177791,S0-C1,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.22,<==
8.101177791,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.49,% Clocks,,idq.ms_switches,0.00,5.21,
8.101177791,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.00,% Core_Clocks,,,0.00,5.22,
8.101177791,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
8.101177791,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
8.101177791,S0-C2,Backend_Bound,63.58,% Slots,,,0.00,5.48,
8.101177791,S0-C2,Retiring,19.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
8.101177791,S0-C2,Backend_Bound.Memory_Bound,22.98,% Slots,,,0.00,5.21,
8.101177791,S0-C2,Backend_Bound.Core_Bound,40.60,% Slots,,,0.00,5.21,
8.101177791,S0-C2,Retiring.Microcode_Sequencer,13.41,% Slots,,idq.ms_uops,0.00,5.21,
8.101177791,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.76,% Clocks,,idq.ms_switches,0.00,5.21,
8.101177791,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
8.101177791,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
8.101177791,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.81,% Clocks,,,0.00,5.22,<==
8.101177791,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
8.101177791,S0-C3,Frontend_Bound,32.40,% Slots,,,0.00,5.48,
8.101177791,S0-C3,Backend_Bound,31.96,% Slots,,,0.00,5.48,
8.101177791,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.64,% Slots,,,0.00,5.48,<==
8.101177791,S0-C3,Backend_Bound.Memory_Bound,11.46,% Slots,,,0.00,5.21,
8.101177791,S0-C3,Backend_Bound.Core_Bound,20.50,% Slots,,,0.00,5.21,
8.101177791,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.70,% Core_Clocks,,,0.00,5.22,
8.101177791,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.17,% Core_Clocks,,,0.00,5.21,
8.101177791,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
8.101177791,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
8.101177791,S0-C4,Frontend_Bound,21.92,% Slots,,,0.00,5.47,
8.101177791,S0-C4,Backend_Bound,50.83,% Slots,,,0.00,5.47,
8.101177791,S0-C4,Retiring,18.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
8.101177791,S0-C4,Frontend_Bound.Frontend_Bandwidth,86.19,% Slots,,,0.00,5.47,
8.101177791,S0-C4,Backend_Bound.Memory_Bound,18.04,% Slots,,,0.00,5.22,
8.101177791,S0-C4,Backend_Bound.Core_Bound,32.80,% Slots,,,0.00,5.22,<==
8.101177791,S0-C4,Retiring.Microcode_Sequencer,15.13,% Slots,,idq.ms_uops,0.00,5.21,
8.101177791,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.43,% Clocks,,idq.ms_switches,0.00,5.21,
8.101177791,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
8.101177791,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
8.101177791,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
8.101177791,S0-C5,Frontend_Bound,34.75,% Slots,,,0.00,5.47,
8.101177791,S0-C5,Bad_Speculation,11.57,% Slots,,,0.00,5.47,
8.101177791,S0-C5,Backend_Bound,23.95,% Slots,,,0.00,5.47,
8.101177791,S0-C5,Frontend_Bound.Frontend_Latency,29.55,% Slots,,rs_events.empty_end,0.00,5.47,
8.101177791,S0-C5,Bad_Speculation.Branch_Mispredicts,11.37,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.101177791,S0-C5,Backend_Bound.Memory_Bound,28.41,% Slots,,,0.00,5.21,
8.101177791,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.22,
8.101177791,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
8.101177791,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
8.101177791,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
8.101177791,S0-C6,Backend_Bound,64.72,% Slots,,,0.00,5.47,
8.101177791,S0-C6,Retiring,17.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
8.101177791,S0-C6,Backend_Bound.Memory_Bound,40.17,% Slots,,,0.00,5.21,
8.101177791,S0-C6,Backend_Bound.Core_Bound,24.55,% Slots,,,0.00,5.21,
8.101177791,S0-C6,Retiring.Microcode_Sequencer,12.76,% Slots,,idq.ms_uops,0.00,5.21,
8.101177791,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.94,% Clocks,,idq.ms_switches,0.00,5.21,
8.101177791,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,<==
8.101177791,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
8.101177791,S0-C7,Frontend_Bound,22.44,% Slots,,,0.00,5.47,
8.101177791,S0-C7,Backend_Bound,41.15,% Slots,,,0.00,5.47,
8.101177791,S0-C7,Frontend_Bound.Frontend_Latency,19.12,% Slots,,rs_events.empty_end,0.00,5.47,
8.101177791,S0-C7,Backend_Bound.Core_Bound,63.72,% Slots,,,0.00,5.22,<==
8.101177791,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.96,% Clocks,,,0.00,5.22,
8.101177791,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
8.101177791,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
8.101177791,S1-C0,Frontend_Bound,30.15,% Slots,,,0.00,5.47,
8.101177791,S1-C0,Bad_Speculation,19.57,% Slots,,,0.00,5.47,
8.101177791,S1-C0,Backend_Bound,22.39,% Slots,,,0.00,5.47,
8.101177791,S1-C0,Frontend_Bound.Frontend_Latency,21.46,% Slots,,rs_events.empty_end,0.00,5.47,
8.101177791,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.44,% Slots,,,0.00,5.47,
8.101177791,S1-C0,Bad_Speculation.Branch_Mispredicts,19.30,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.101177791,S1-C0,Backend_Bound.Memory_Bound,11.39,% Slots,,,0.00,5.22,
8.101177791,S1-C0,Backend_Bound.Core_Bound,11.00,% Slots,,,0.00,5.22,
8.101177791,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
8.101177791,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.02,% Core_Clocks,,,0.00,5.22,
8.101177791,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.67,% Core_Clocks,,,0.00,5.22,
8.101177791,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
8.101177791,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
8.101177791,S1-C1,Frontend_Bound,32.79,% Slots,,,0.00,5.48,
8.101177791,S1-C1,Bad_Speculation,12.46,% Slots,,,0.00,5.48,
8.101177791,S1-C1,Backend_Bound,29.37,% Slots,,,0.00,5.48,
8.101177791,S1-C1,Frontend_Bound.Frontend_Latency,30.54,% Slots,,rs_events.empty_end,0.00,5.47,
8.101177791,S1-C1,Bad_Speculation.Branch_Mispredicts,12.32,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.101177791,S1-C1,Backend_Bound.Memory_Bound,13.86,% Slots,,,0.00,5.22,
8.101177791,S1-C1,Backend_Bound.Core_Bound,15.51,% Slots,,,0.00,5.22,
8.101177791,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.22,
8.101177791,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
8.101177791,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
8.101177791,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
8.101177791,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
8.101177791,S1-C2,Frontend_Bound,20.61,% Slots,,,0.00,5.47,
8.101177791,S1-C2,Bad_Speculation,15.31,% Slots,,,0.00,5.47,
8.101177791,S1-C2,Backend_Bound,31.06,% Slots,,,0.00,5.47,
8.101177791,S1-C2,Frontend_Bound.Frontend_Latency,16.01,% Slots,,rs_events.empty_end,0.00,5.47,
8.101177791,S1-C2,Bad_Speculation.Branch_Mispredicts,15.12,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.101177791,S1-C2,Backend_Bound.Memory_Bound,12.86,% Slots,,,0.00,5.22,
8.101177791,S1-C2,Backend_Bound.Core_Bound,18.20,% Slots,,,0.00,5.22,
8.101177791,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.55,% Clocks,,,0.00,5.21,
8.101177791,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
8.101177791,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
8.101177791,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.37,% Clocks,,,0.00,5.22,<==
8.101177791,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
8.101177791,S1-C3,Frontend_Bound,33.77,% Slots,,,0.00,5.47,
8.101177791,S1-C3,Backend_Bound,28.83,% Slots,,,0.00,5.47,
8.101177791,S1-C3,Frontend_Bound.Frontend_Latency,27.84,% Slots,,rs_events.empty_end,0.00,5.47,
8.101177791,S1-C3,Backend_Bound.Memory_Bound,12.19,% Slots,,,0.00,5.22,
8.101177791,S1-C3,Backend_Bound.Core_Bound,16.64,% Slots,,,0.00,5.22,
8.101177791,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.22,
8.101177791,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
8.101177791,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
8.101177791,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
8.101177791,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
8.101177791,S1-C4,Frontend_Bound,28.14,% Slots,,,0.00,5.47,
8.101177791,S1-C4,Bad_Speculation,12.65,% Slots,,,0.00,5.47,
8.101177791,S1-C4,Backend_Bound,19.85,% Slots,,,0.00,5.47,
8.101177791,S1-C4,Frontend_Bound.Frontend_Latency,18.98,% Slots,,rs_events.empty_end,0.00,5.47,<==
8.101177791,S1-C4,Bad_Speculation.Branch_Mispredicts,12.22,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.101177791,S1-C4,Backend_Bound.Memory_Bound,16.69,% Slots,,,0.00,5.22,
8.101177791,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.21,
8.101177791,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
8.101177791,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
8.101177791,S1-C5,Frontend_Bound,20.93,% Slots,,,0.00,5.47,
8.101177791,S1-C5,Bad_Speculation,13.46,% Slots,,,0.00,5.47,
8.101177791,S1-C5,Backend_Bound,25.22,% Slots,,,0.00,5.47,
8.101177791,S1-C5,Frontend_Bound.Frontend_Latency,19.00,% Slots,,rs_events.empty_end,0.00,5.47,
8.101177791,S1-C5,Bad_Speculation.Branch_Mispredicts,13.11,% Slots,,br_misp_retired.all_branches,0.00,5.22,
8.101177791,S1-C5,Backend_Bound.Memory_Bound,19.00,% Slots,,,0.00,5.22,
8.101177791,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
8.101177791,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,<==
8.101177791,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
8.101177791,S1-C6,Frontend_Bound,39.12,% Slots,,,0.00,5.47,
8.101177791,S1-C6,Bad_Speculation,12.41,% Slots,,,0.00,5.47,
8.101177791,S1-C6,Backend_Bound,19.08,% Slots,,,0.00,5.47,
8.101177791,S1-C6,Frontend_Bound.Frontend_Latency,29.52,% Slots,,rs_events.empty_end,0.00,5.47,
8.101177791,S1-C6,Bad_Speculation.Branch_Mispredicts,12.24,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.101177791,S1-C6,Backend_Bound.Memory_Bound,22.30,% Slots,,,0.00,5.47,
8.101177791,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
8.101177791,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
8.101177791,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
8.101177791,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
8.101177791,S1-C7,Frontend_Bound,24.01,% Slots,,,0.00,5.48,
8.101177791,S1-C7,Bad_Speculation,17.08,% Slots,,,0.00,5.48,
8.101177791,S1-C7,Backend_Bound,27.88,% Slots,,,0.00,5.48,
8.101177791,S1-C7,Frontend_Bound.Frontend_Latency,21.09,% Slots,,rs_events.empty_end,0.00,5.47,
8.101177791,S1-C7,Bad_Speculation.Branch_Mispredicts,16.67,% Slots,,br_misp_retired.all_branches,0.00,5.21,
8.101177791,S1-C7,Backend_Bound.Memory_Bound,18.31,% Slots,,,0.00,5.47,
8.101177791,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.04,% Clocks,,,0.00,5.22,
8.101177791,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
8.101177791,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,<==
8.101177791,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
8.101177791,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
8.101177791,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
8.101177791,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
8.101177791,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
8.101177791,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
8.101177791,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
8.101177791,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
8.101177791,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
8.101177791,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
8.101177791,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
8.101177791,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
8.101177791,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
8.101177791,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
8.101177791,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
8.101177791,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
8.101177791,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
9.633071163,S0-C0,Frontend_Bound,28.79,% Slots,,,0.00,5.22,
9.633071163,S0-C0,Bad_Speculation,10.12,% Slots,,,0.00,5.22,
9.633071163,S0-C0,Backend_Bound,32.37,% Slots,,,0.00,5.22,<==
9.633071163,S0-C0,Frontend_Bound.Frontend_Latency,25.29,% Slots,,rs_events.empty_end,0.00,5.22,
9.633071163,S0-C0,Bad_Speculation.Branch_Mispredicts,9.93,% Slots,,br_misp_retired.all_branches,0.00,5.22,
9.633071163,S0-C0,Backend_Bound.Memory_Bound,18.38,% Slots,,,0.00,5.22,
9.633071163,S0-C0,Backend_Bound.Core_Bound,13.99,% Slots,,,0.00,5.22,
9.633071163,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.70,% Clocks,,,0.00,5.22,
9.633071163,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
9.633071163,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
9.633071163,S0-C1,Frontend_Bound,51.20,% Slots,,,0.00,5.22,
9.633071163,S0-C1,Bad_Speculation,20.28,% Slots,,,0.00,5.22,
9.633071163,S0-C1,Retiring,24.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.633071163,S0-C1,Frontend_Bound.Frontend_Latency,26.96,% Slots,,rs_events.empty_end,0.00,5.22,
9.633071163,S0-C1,Frontend_Bound.Frontend_Bandwidth,44.04,% Slots,,,0.00,5.22,
9.633071163,S0-C1,Bad_Speculation.Branch_Mispredicts,19.60,% Slots,,br_misp_retired.all_branches,0.00,5.22,
9.633071163,S0-C1,Retiring.Microcode_Sequencer,5.09,% Slots,,idq.ms_uops,0.00,5.22,
9.633071163,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.36,% Clocks,,,0.00,5.22,
9.633071163,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
9.633071163,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.67,% Clocks,,idq.ms_switches,0.00,5.22,
9.633071163,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.98,% Core_Clocks,,,0.00,5.23,<==
9.633071163,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
9.633071163,S0-C2,Frontend_Bound,34.75,% Slots,,,0.00,5.22,
9.633071163,S0-C2,Bad_Speculation,14.98,% Slots,,,0.00,5.22,
9.633071163,S0-C2,Backend_Bound,18.96,% Slots,,,0.00,5.22,
9.633071163,S0-C2,Frontend_Bound.Frontend_Latency,24.66,% Slots,,rs_events.empty_end,0.00,5.22,
9.633071163,S0-C2,Bad_Speculation.Branch_Mispredicts,14.86,% Slots,,br_misp_retired.all_branches,0.00,5.22,
9.633071163,S0-C2,Backend_Bound.Core_Bound,10.26,% Slots,,,0.00,5.22,
9.633071163,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.22,
9.633071163,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
9.633071163,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
9.633071163,S0-C3,Frontend_Bound,34.08,% Slots,,,0.00,5.22,
9.633071163,S0-C3,Backend_Bound,26.24,% Slots,,,0.00,5.22,
9.633071163,S0-C3,Frontend_Bound.Frontend_Latency,30.09,% Slots,,rs_events.empty_end,0.00,5.22,
9.633071163,S0-C3,Backend_Bound.Memory_Bound,11.67,% Slots,,,0.00,5.22,
9.633071163,S0-C3,Backend_Bound.Core_Bound,14.57,% Slots,,,0.00,5.22,
9.633071163,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.22,
9.633071163,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
9.633071163,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
9.633071163,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
9.633071163,S0-C4,Frontend_Bound,37.55,% Slots,,,0.00,5.22,
9.633071163,S0-C4,Backend_Bound,37.10,% Slots,,,0.00,5.22,
9.633071163,S0-C4,Retiring,18.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.633071163,S0-C4,Frontend_Bound.Frontend_Latency,32.58,% Slots,,rs_events.empty_end,0.00,5.22,
9.633071163,S0-C4,Backend_Bound.Memory_Bound,22.70,% Slots,,,0.00,5.22,
9.633071163,S0-C4,Backend_Bound.Core_Bound,14.40,% Slots,,,0.00,5.22,
9.633071163,S0-C4,Retiring.Microcode_Sequencer,14.23,% Slots,,idq.ms_uops,0.00,5.22,
9.633071163,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.84,% Clocks,,,0.00,5.22,
9.633071163,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
9.633071163,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.29,% Clocks,,idq.ms_switches,0.00,5.22,
9.633071163,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
9.633071163,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
9.633071163,S0-C5,Frontend_Bound,31.43,% Slots,,,0.00,5.22,
9.633071163,S0-C5,Bad_Speculation,25.05,% Slots,,,0.00,5.22,
9.633071163,S0-C5,Backend_Bound,19.00,% Slots,,,0.00,5.22,
9.633071163,S0-C5,Retiring,18.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.633071163,S0-C5,Frontend_Bound.Frontend_Latency,21.57,% Slots,,rs_events.empty_end,0.00,5.22,
9.633071163,S0-C5,Frontend_Bound.Frontend_Bandwidth,46.80,% Slots,,,0.00,5.22,
9.633071163,S0-C5,Bad_Speculation.Branch_Mispredicts,24.34,% Slots,,br_misp_retired.all_branches,0.00,5.22,
9.633071163,S0-C5,Backend_Bound.Core_Bound,22.26,% Slots,,,0.00,5.22,
9.633071163,S0-C5,Retiring.Microcode_Sequencer,13.84,% Slots,,idq.ms_uops,0.00,5.22,
9.633071163,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.98,% Clocks,,,0.00,5.22,
9.633071163,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
9.633071163,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.17,% Clocks,,idq.ms_switches,0.00,5.22,
9.633071163,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.54,% Core_Clocks,,,0.00,5.22,<==
9.633071163,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.80,% Core_Clocks,,,0.00,5.49,
9.633071163,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
9.633071163,S0-C6,Frontend_Bound,32.32,% Slots,,,0.00,5.22,
9.633071163,S0-C6,Backend_Bound,19.68,% Slots,,,0.00,5.22,
9.633071163,S0-C6,Frontend_Bound.Frontend_Latency,21.27,% Slots,,rs_events.empty_end,0.00,5.22,
9.633071163,S0-C6,Frontend_Bound.Frontend_Bandwidth,39.72,% Slots,,,0.00,5.22,
9.633071163,S0-C6,Backend_Bound.Memory_Bound,15.82,% Slots,,,0.00,5.22,
9.633071163,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
9.633071163,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.84,% Core_Clocks,,,0.00,5.23,<==
9.633071163,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
9.633071163,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
9.633071163,S0-C7,Bad_Speculation,12.14,% Slots,,,0.00,5.22,
9.633071163,S0-C7,Bad_Speculation.Branch_Mispredicts,11.86,% Slots,,br_misp_retired.all_branches,0.00,5.22,
9.633071163,S0-C7,Backend_Bound,39.97,% Slots,,,0.00,5.22,<==
9.633071163,S0-C7,Backend_Bound.Memory_Bound,21.23,% Slots,,,0.00,5.22,
9.633071163,S0-C7,Backend_Bound.Core_Bound,18.74,% Slots,,,0.00,5.22,
9.633071163,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
9.633071163,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
9.633071163,S1-C0,Frontend_Bound,43.91,% Slots,,,0.00,5.22,
9.633071163,S1-C0,Bad_Speculation,12.23,% Slots,,,0.00,5.22,
9.633071163,S1-C0,Backend_Bound,24.89,% Slots,,,0.00,5.22,
9.633071163,S1-C0,Frontend_Bound.Frontend_Latency,33.47,% Slots,,rs_events.empty_end,0.00,5.22,
9.633071163,S1-C0,Bad_Speculation.Branch_Mispredicts,11.86,% Slots,,br_misp_retired.all_branches,0.00,5.22,
9.633071163,S1-C0,Backend_Bound.Memory_Bound,10.28,% Slots,,,0.00,5.22,
9.633071163,S1-C0,Backend_Bound.Core_Bound,14.61,% Slots,,,0.00,5.22,
9.633071163,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.22,
9.633071163,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
9.633071163,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
9.633071163,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.44,% Clocks,,,0.00,5.21,
9.633071163,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
9.633071163,S1-C1,Bad_Speculation,16.97,% Slots,,,0.00,5.22,
9.633071163,S1-C1,Bad_Speculation.Branch_Mispredicts,16.81,% Slots,,br_misp_retired.all_branches,0.00,5.22,
9.633071163,S1-C1,Backend_Bound,33.15,% Slots,,,0.00,5.22,
9.633071163,S1-C1,Backend_Bound.Memory_Bound,21.40,% Slots,,,0.00,5.22,<==
9.633071163,S1-C1,Backend_Bound.Core_Bound,11.74,% Slots,,,0.00,5.22,
9.633071163,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
9.633071163,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
9.633071163,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.55,% Clocks,,,0.00,5.22,
9.633071163,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
9.633071163,S1-C2,Frontend_Bound,27.14,% Slots,,,0.00,5.22,
9.633071163,S1-C2,Bad_Speculation,23.08,% Slots,,,0.00,5.22,
9.633071163,S1-C2,Backend_Bound,20.91,% Slots,,,0.00,5.22,
9.633071163,S1-C2,Frontend_Bound.Frontend_Latency,21.92,% Slots,,rs_events.empty_end,0.00,5.22,
9.633071163,S1-C2,Bad_Speculation.Branch_Mispredicts,22.54,% Slots,,br_misp_retired.all_branches,0.00,5.22,
9.633071163,S1-C2,Backend_Bound.Memory_Bound,84.51,% Slots,,,0.00,5.22,
9.633071163,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.22,
9.633071163,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
9.633071163,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
9.633071163,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
9.633071163,S1-C3,Frontend_Bound,28.51,% Slots,,,0.00,5.23,<==
9.633071163,S1-C3,Bad_Speculation,13.13,% Slots,,,0.00,5.23,
9.633071163,S1-C3,Backend_Bound,25.40,% Slots,,,0.00,5.23,
9.633071163,S1-C3,Frontend_Bound.Frontend_Latency,18.82,% Slots,,rs_events.empty_end,0.00,5.22,
9.633071163,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.80,% Slots,,,0.00,5.23,
9.633071163,S1-C3,Bad_Speculation.Branch_Mispredicts,12.89,% Slots,,br_misp_retired.all_branches,0.00,5.22,
9.633071163,S1-C3,Backend_Bound.Core_Bound,50.06,% Slots,,,0.00,5.22,
9.633071163,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.23,
9.633071163,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
9.633071163,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.10,% Core_Clocks,,,0.00,5.23,
9.633071163,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.80,% Core_Clocks,,,0.00,5.48,
9.633071163,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
9.633071163,S1-C4,Bad_Speculation,13.80,% Slots,,,0.00,5.22,
9.633071163,S1-C4,Bad_Speculation.Branch_Mispredicts,13.63,% Slots,,br_misp_retired.all_branches,0.00,5.22,
9.633071163,S1-C4,Backend_Bound,32.31,% Slots,,,0.00,5.22,
9.633071163,S1-C4,Backend_Bound.Core_Bound,22.86,% Slots,,,0.00,5.22,
9.633071163,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.43,% Clocks,,,0.00,5.22,<==
9.633071163,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
9.633071163,S1-C5,Frontend_Bound,32.26,% Slots,,,0.00,5.23,
9.633071163,S1-C5,Bad_Speculation,14.87,% Slots,,,0.00,5.23,
9.633071163,S1-C5,Backend_Bound,25.22,% Slots,,,0.00,5.23,
9.633071163,S1-C5,Retiring,27.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.633071163,S1-C5,Frontend_Bound.Frontend_Latency,25.23,% Slots,,rs_events.empty_end,0.00,5.22,
9.633071163,S1-C5,Bad_Speculation.Branch_Mispredicts,14.65,% Slots,,br_misp_retired.all_branches,0.00,5.22,
9.633071163,S1-C5,Backend_Bound.Core_Bound,19.14,% Slots,,,0.00,5.22,
9.633071163,S1-C5,Retiring.Microcode_Sequencer,2.01,% Slots,,idq.ms_uops,0.00,5.22,
9.633071163,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.13,% Clocks,,,0.00,5.22,
9.633071163,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
9.633071163,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.10,% Clocks,,idq.ms_switches,0.00,5.22,
9.633071163,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.15,% Clocks,,,0.00,5.22,
9.633071163,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
9.633071163,S1-C6,Frontend_Bound,39.32,% Slots,,,0.00,5.22,
9.633071163,S1-C6,Bad_Speculation,12.75,% Slots,,,0.00,5.22,
9.633071163,S1-C6,Backend_Bound,24.71,% Slots,,,0.00,5.22,
9.633071163,S1-C6,Frontend_Bound.Frontend_Latency,28.06,% Slots,,rs_events.empty_end,0.00,5.22,
9.633071163,S1-C6,Bad_Speculation.Branch_Mispredicts,12.46,% Slots,,br_misp_retired.all_branches,0.00,5.22,
9.633071163,S1-C6,Backend_Bound.Core_Bound,14.81,% Slots,,,0.00,5.22,
9.633071163,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.22,
9.633071163,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
9.633071163,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
9.633071163,S1-C7,Frontend_Bound,20.27,% Slots,,,0.00,5.23,
9.633071163,S1-C7,Bad_Speculation,14.01,% Slots,,,0.00,5.23,
9.633071163,S1-C7,Backend_Bound,26.15,% Slots,,,0.00,5.23,<==
9.633071163,S1-C7,Bad_Speculation.Branch_Mispredicts,13.71,% Slots,,br_misp_retired.all_branches,0.00,5.23,
9.633071163,S1-C7,Backend_Bound.Memory_Bound,12.15,% Slots,,,0.00,5.22,
9.633071163,S1-C7,Backend_Bound.Core_Bound,14.01,% Slots,,,0.00,5.22,
9.633071163,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,12.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
9.633071163,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.37,% Clocks,,,0.00,5.23,
9.633071163,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
9.633071163,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
9.633071163,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
9.633071163,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
9.633071163,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
9.633071163,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
9.633071163,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
9.633071163,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
9.633071163,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
9.633071163,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
9.633071163,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
9.633071163,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
9.633071163,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
9.633071163,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
9.633071163,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
9.633071163,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
9.633071163,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
11.153067613,S0-C0,Frontend_Bound,33.61,% Slots,,,0.00,5.27,<==
11.153067613,S0-C0,Bad_Speculation,15.23,% Slots,,,0.00,5.27,
11.153067613,S0-C0,Backend_Bound,18.85,% Slots,,,0.00,5.27,
11.153067613,S0-C0,Frontend_Bound.Frontend_Latency,16.20,% Slots,,rs_events.empty_end,0.00,5.26,
11.153067613,S0-C0,Frontend_Bound.Frontend_Bandwidth,20.17,% Slots,,,0.00,5.27,
11.153067613,S0-C0,Bad_Speculation.Branch_Mispredicts,14.92,% Slots,,br_misp_retired.all_branches,0.00,5.27,
11.153067613,S0-C0,Backend_Bound.Memory_Bound,11.70,% Slots,,,0.00,5.26,
11.153067613,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.27,
11.153067613,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
11.153067613,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.95,% Core_Clocks,,,0.00,5.26,
11.153067613,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.02,% Core_Clocks,,,0.00,5.27,
11.153067613,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
11.153067613,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
11.153067613,S0-C1,Frontend_Bound,28.21,% Slots,,,0.00,5.17,
11.153067613,S0-C1,Backend_Bound,37.42,% Slots,,,0.00,5.17,
11.153067613,S0-C1,Frontend_Bound.Frontend_Latency,34.37,% Slots,,rs_events.empty_end,0.00,5.17,
11.153067613,S0-C1,Backend_Bound.Memory_Bound,24.20,% Slots,,,0.00,5.17,
11.153067613,S0-C1,Backend_Bound.Core_Bound,13.22,% Slots,,,0.00,5.17,
11.153067613,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.86,% Clocks,,,0.00,5.26,
11.153067613,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
11.153067613,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
11.153067613,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
11.153067613,S0-C2,Frontend_Bound,32.01,% Slots,,,0.00,5.27,
11.153067613,S0-C2,Bad_Speculation,14.82,% Slots,,,0.00,5.27,
11.153067613,S0-C2,Backend_Bound,27.05,% Slots,,,0.00,5.27,
11.153067613,S0-C2,Retiring,35.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
11.153067613,S0-C2,Frontend_Bound.Frontend_Latency,15.96,% Slots,,rs_events.empty_end,0.00,5.26,
11.153067613,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.06,% Slots,,,0.00,5.27,
11.153067613,S0-C2,Bad_Speculation.Branch_Mispredicts,14.68,% Slots,,br_misp_retired.all_branches,0.00,5.26,
11.153067613,S0-C2,Retiring.Microcode_Sequencer,1.79,% Slots,,idq.ms_uops,0.00,5.27,<==
11.153067613,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
11.153067613,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.64,% Clocks,,idq.ms_switches,0.00,5.26,
11.153067613,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
11.153067613,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.153067613,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
11.153067613,S0-C3,Frontend_Bound,44.34,% Slots,,,0.00,5.27,<==
11.153067613,S0-C3,Bad_Speculation,10.97,% Slots,,,0.00,5.27,
11.153067613,S0-C3,Backend_Bound,19.58,% Slots,,,0.00,5.27,
11.153067613,S0-C3,Frontend_Bound.Frontend_Latency,22.07,% Slots,,rs_events.empty_end,0.00,5.27,
11.153067613,S0-C3,Frontend_Bound.Frontend_Bandwidth,24.24,% Slots,,,0.00,5.27,
11.153067613,S0-C3,Bad_Speculation.Branch_Mispredicts,10.80,% Slots,,br_misp_retired.all_branches,0.00,5.27,
11.153067613,S0-C3,Backend_Bound.Core_Bound,10.20,% Slots,,,0.00,5.26,
11.153067613,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.78,% Clocks,,,0.00,5.26,
11.153067613,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
11.153067613,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.51,% Core_Clocks,,,0.00,5.26,
11.153067613,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.08,% Core_Clocks,,,0.00,5.27,
11.153067613,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.48,% Clocks,,,0.00,5.24,
11.153067613,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
11.153067613,S0-C4,Frontend_Bound,30.30,% Slots,,,0.00,5.27,<==
11.153067613,S0-C4,Bad_Speculation,15.12,% Slots,,,0.00,5.27,
11.153067613,S0-C4,Backend_Bound,25.91,% Slots,,,0.00,5.27,
11.153067613,S0-C4,Frontend_Bound.Frontend_Latency,18.20,% Slots,,rs_events.empty_end,0.00,5.26,
11.153067613,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.29,% Slots,,,0.00,5.27,
11.153067613,S0-C4,Bad_Speculation.Branch_Mispredicts,14.67,% Slots,,br_misp_retired.all_branches,0.00,5.27,
11.153067613,S0-C4,Backend_Bound.Core_Bound,60.14,% Slots,,,0.00,5.26,
11.153067613,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.27,
11.153067613,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
11.153067613,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.36,% Core_Clocks,,,0.00,5.26,
11.153067613,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,40.56,% Core_Clocks,,,0.00,5.26,
11.153067613,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
11.153067613,S0-C5,Frontend_Bound,46.86,% Slots,,,0.00,5.27,
11.153067613,S0-C5,Backend_Bound,30.82,% Slots,,,0.00,5.27,
11.153067613,S0-C5,Frontend_Bound.Frontend_Latency,40.60,% Slots,,rs_events.empty_end,0.00,5.26,
11.153067613,S0-C5,Frontend_Bound.Frontend_Bandwidth,25.87,% Slots,,,0.00,5.27,
11.153067613,S0-C5,Backend_Bound.Memory_Bound,28.46,% Slots,,,0.00,5.26,
11.153067613,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
11.153067613,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.26,% Core_Clocks,,,0.00,5.26,
11.153067613,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
11.153067613,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
11.153067613,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
11.153067613,S0-C6,Frontend_Bound,24.20,% Slots,,,0.00,5.27,
11.153067613,S0-C6,Bad_Speculation,16.66,% Slots,,,0.00,5.27,
11.153067613,S0-C6,Backend_Bound,26.67,% Slots,,,0.00,5.27,
11.153067613,S0-C6,Retiring,36.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.153067613,S0-C6,Frontend_Bound.Frontend_Latency,16.21,% Slots,,rs_events.empty_end,0.00,5.27,
11.153067613,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.10,% Slots,,,0.00,5.27,
11.153067613,S0-C6,Bad_Speculation.Branch_Mispredicts,16.32,% Slots,,br_misp_retired.all_branches,0.00,5.27,
11.153067613,S0-C6,Backend_Bound.Core_Bound,39.27,% Slots,,,0.00,5.26,
11.153067613,S0-C6,Retiring.Microcode_Sequencer,1.57,% Slots,,idq.ms_uops,0.00,5.26,<==
11.153067613,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.54,% Clocks,,idq.ms_switches,0.00,5.27,
11.153067613,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.89,% Core_Clocks,,,0.00,5.27,
11.153067613,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.71,% Clocks,,,0.00,5.25,
11.153067613,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
11.153067613,S0-C7,Bad_Speculation,12.32,% Slots,,,0.00,5.27,
11.153067613,S0-C7,Bad_Speculation.Branch_Mispredicts,12.14,% Slots,,br_misp_retired.all_branches,0.00,5.27,
11.153067613,S0-C7,Backend_Bound,44.05,% Slots,,,0.00,5.27,<==
11.153067613,S0-C7,Backend_Bound.Memory_Bound,23.35,% Slots,,,0.00,5.26,
11.153067613,S0-C7,Backend_Bound.Core_Bound,20.71,% Slots,,,0.00,5.26,
11.153067613,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.60,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,10.53,
11.153067613,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
11.153067613,S1-C0,Backend_Bound,53.15,% Slots,,,0.00,5.27,
11.153067613,S1-C0,Backend_Bound.Memory_Bound,33.37,% Slots,,,0.00,5.26,
11.153067613,S1-C0,Backend_Bound.Core_Bound,19.78,% Slots,,,0.00,5.26,
11.153067613,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
11.153067613,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,8.35,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.53,
11.153067613,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.153067613,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.21,% Clocks,,,0.00,5.24,
11.153067613,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
11.153067613,S1-C1,Frontend_Bound,21.83,% Slots,,,0.00,5.27,
11.153067613,S1-C1,Bad_Speculation,14.21,% Slots,,,0.00,5.27,
11.153067613,S1-C1,Backend_Bound,35.66,% Slots,,,0.00,5.27,
11.153067613,S1-C1,Retiring,26.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
11.153067613,S1-C1,Frontend_Bound.Frontend_Latency,16.84,% Slots,,rs_events.empty_end,0.00,5.26,
11.153067613,S1-C1,Bad_Speculation.Branch_Mispredicts,13.78,% Slots,,br_misp_retired.all_branches,0.00,5.27,
11.153067613,S1-C1,Backend_Bound.Memory_Bound,13.33,% Slots,,,0.00,5.26,
11.153067613,S1-C1,Backend_Bound.Core_Bound,22.33,% Slots,,,0.00,5.26,<==
11.153067613,S1-C1,Retiring.Microcode_Sequencer,2.07,% Slots,,idq.ms_uops,0.00,5.27,
11.153067613,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
11.153067613,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.13,% Clocks,,idq.ms_switches,0.00,5.27,
11.153067613,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
11.153067613,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
11.153067613,S1-C2,Bad_Speculation,11.25,% Slots,,,0.00,5.27,
11.153067613,S1-C2,Bad_Speculation.Branch_Mispredicts,11.11,% Slots,,br_misp_retired.all_branches,0.00,5.27,
11.153067613,S1-C2,Backend_Bound,40.31,% Slots,,,0.00,5.27,<==
11.153067613,S1-C2,Backend_Bound.Memory_Bound,20.81,% Slots,,,0.00,5.26,
11.153067613,S1-C2,Backend_Bound.Core_Bound,19.50,% Slots,,,0.00,5.26,
11.153067613,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
11.153067613,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
11.153067613,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.50,% Clocks,,,0.00,5.24,
11.153067613,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
11.153067613,S1-C3,Frontend_Bound,39.84,% Slots,,,0.00,5.27,
11.153067613,S1-C3,Bad_Speculation,15.06,% Slots,,,0.00,5.27,
11.153067613,S1-C3,Backend_Bound,24.86,% Slots,,,0.00,5.27,
11.153067613,S1-C3,Retiring,20.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
11.153067613,S1-C3,Frontend_Bound.Frontend_Latency,68.79,% Slots,,rs_events.empty_end,0.00,5.26,<==
11.153067613,S1-C3,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.27,
11.153067613,S1-C3,Backend_Bound.Core_Bound,16.34,% Slots,,,0.00,5.26,
11.153067613,S1-C3,Retiring.Microcode_Sequencer,3.38,% Slots,,idq.ms_uops,0.00,5.27,
11.153067613,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.26,
11.153067613,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
11.153067613,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.76,% Clocks,,idq.ms_switches,0.00,5.26,
11.153067613,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.78,% Clocks,,,0.00,5.25,
11.153067613,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
11.153067613,S1-C4,Bad_Speculation,14.68,% Slots,,,0.00,5.27,
11.153067613,S1-C4,Bad_Speculation.Branch_Mispredicts,14.26,% Slots,,br_misp_retired.all_branches,0.00,5.27,
11.153067613,S1-C4,Backend_Bound,41.96,% Slots,,,0.00,5.27,<==
11.153067613,S1-C4,Backend_Bound.Memory_Bound,20.84,% Slots,,,0.00,5.26,
11.153067613,S1-C4,Backend_Bound.Core_Bound,21.12,% Slots,,,0.00,5.26,
11.153067613,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
11.153067613,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.153067613,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
11.153067613,S1-C5,Frontend_Bound,34.08,% Slots,,,0.00,5.27,
11.153067613,S1-C5,Backend_Bound,15.94,% Slots,,,0.00,5.27,
11.153067613,S1-C5,Frontend_Bound.Frontend_Latency,19.79,% Slots,,rs_events.empty_end,0.00,5.27,<==
11.153067613,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.32,% Slots,,,0.00,5.27,
11.153067613,S1-C5,Backend_Bound.Memory_Bound,11.41,% Slots,,,0.00,5.26,
11.153067613,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.26,
11.153067613,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
11.153067613,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.33,% Core_Clocks,,,0.00,5.27,
11.153067613,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.153067613,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
11.153067613,S1-C6,Bad_Speculation,18.60,% Slots,,,0.00,5.27,
11.153067613,S1-C6,Bad_Speculation.Branch_Mispredicts,18.49,% Slots,,br_misp_retired.all_branches,0.00,5.27,
11.153067613,S1-C6,Backend_Bound,36.96,% Slots,,,0.00,5.27,
11.153067613,S1-C6,Backend_Bound.Memory_Bound,11.52,% Slots,,,0.00,5.26,
11.153067613,S1-C6,Backend_Bound.Core_Bound,25.44,% Slots,,,0.00,5.26,
11.153067613,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,6.69,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.26,
11.153067613,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.76,% Clocks,,,0.00,5.24,<==
11.153067613,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
11.153067613,S1-C7,Frontend_Bound,40.29,% Slots,,,0.00,5.26,
11.153067613,S1-C7,Backend_Bound,33.39,% Slots,,,0.00,5.26,
11.153067613,S1-C7,Retiring,29.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
11.153067613,S1-C7,Frontend_Bound.Frontend_Latency,92.98,% Slots,,rs_events.empty_end,0.00,5.26,<==
11.153067613,S1-C7,Backend_Bound.Core_Bound,23.78,% Slots,,,0.00,5.26,
11.153067613,S1-C7,Retiring.Microcode_Sequencer,2.01,% Slots,,idq.ms_uops,0.00,5.27,
11.153067613,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
11.153067613,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.03,% Clocks,,idq.ms_switches,0.00,5.26,
11.153067613,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
11.153067613,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
11.153067613,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
11.153067613,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
11.153067613,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
11.153067613,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
11.153067613,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
11.153067613,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
11.153067613,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
11.153067613,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
11.153067613,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
11.153067613,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
11.153067613,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
11.153067613,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
11.153067613,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
11.153067613,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
11.153067613,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
12.585326358,S0-C0,Frontend_Bound,26.68,% Slots,,,0.00,5.31,
12.585326358,S0-C0,Backend_Bound,41.87,% Slots,,,0.00,5.31,
12.585326358,S0-C0,Retiring,26.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.585326358,S0-C0,Frontend_Bound.Frontend_Latency,18.96,% Slots,,rs_events.empty_end,0.00,5.23,
12.585326358,S0-C0,Backend_Bound.Memory_Bound,17.34,% Slots,,,0.00,5.16,
12.585326358,S0-C0,Backend_Bound.Core_Bound,24.53,% Slots,,,0.00,5.16,<==
12.585326358,S0-C0,Retiring.Microcode_Sequencer,5.10,% Slots,,idq.ms_uops,0.00,5.31,
12.585326358,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.32,
12.585326358,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
12.585326358,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.77,% Clocks,,idq.ms_switches,0.00,5.32,
12.585326358,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
12.585326358,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
12.585326358,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
12.585326358,S0-C1,Frontend_Bound,20.24,% Slots,,,0.00,5.18,
12.585326358,S0-C1,Backend_Bound,32.43,% Slots,,,0.00,5.17,
12.585326358,S0-C1,Backend_Bound.Memory_Bound,22.68,% Slots,,,0.00,5.16,
12.585326358,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
12.585326358,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
12.585326358,S0-C2,Backend_Bound,73.74,% Slots,,,0.00,5.31,
12.585326358,S0-C2,Retiring,16.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.585326358,S0-C2,Backend_Bound.Memory_Bound,30.83,% Slots,,,0.00,5.3,
12.585326358,S0-C2,Backend_Bound.Core_Bound,42.91,% Slots,,,0.00,5.3,<==
12.585326358,S0-C2,Retiring.Microcode_Sequencer,7.29,% Slots,,idq.ms_uops,0.00,5.31,
12.585326358,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.50,% Clocks,,idq.ms_switches,0.00,5.31,
12.585326358,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
12.585326358,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
12.585326358,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
12.585326358,S0-C3,Frontend_Bound,33.17,% Slots,,,0.00,5.31,
12.585326358,S0-C3,Backend_Bound,37.93,% Slots,,,0.00,5.31,
12.585326358,S0-C3,Retiring,26.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.585326358,S0-C3,Frontend_Bound.Frontend_Latency,17.94,% Slots,,rs_events.empty_end,0.00,5.23,
12.585326358,S0-C3,Backend_Bound.Memory_Bound,13.17,% Slots,,,0.00,5.17,
12.585326358,S0-C3,Backend_Bound.Core_Bound,24.75,% Slots,,,0.00,5.17,<==
12.585326358,S0-C3,Retiring.Microcode_Sequencer,2.67,% Slots,,idq.ms_uops,0.00,5.31,
12.585326358,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.34,% Clocks,,,0.00,5.31,
12.585326358,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
12.585326358,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.59,% Clocks,,idq.ms_switches,0.00,5.31,
12.585326358,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
12.585326358,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
12.585326358,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
12.585326358,S0-C4,Frontend_Bound,35.25,% Slots,,,0.00,5.31,
12.585326358,S0-C4,Backend_Bound,40.24,% Slots,,,0.00,5.31,
12.585326358,S0-C4,Frontend_Bound.Frontend_Latency,31.81,% Slots,,rs_events.empty_end,0.00,5.23,
12.585326358,S0-C4,Backend_Bound.Core_Bound,30.58,% Slots,,,0.00,5.17,<==
12.585326358,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.85,% Clocks,,,0.00,5.31,
12.585326358,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
12.585326358,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
12.585326358,S0-C5,Bad_Speculation,23.60,% Slots,,,0.00,5.31,
12.585326358,S0-C5,Bad_Speculation.Branch_Mispredicts,23.26,% Slots,,br_misp_retired.all_branches,0.00,5.31,<==
12.585326358,S0-C5,Backend_Bound,19.59,% Slots,,,0.00,5.31,
12.585326358,S0-C5,Retiring,17.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.585326358,S0-C5,Retiring.Microcode_Sequencer,13.57,% Slots,,idq.ms_uops,0.00,5.31,
12.585326358,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.15,% Clocks,,idq.ms_switches,0.00,5.31,
12.585326358,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
12.585326358,S0-C6,Frontend_Bound,37.95,% Slots,,,0.00,5.31,
12.585326358,S0-C6,Backend_Bound,38.80,% Slots,,,0.00,5.31,
12.585326358,S0-C6,Retiring,15.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.585326358,S0-C6,Frontend_Bound.Frontend_Latency,32.19,% Slots,,rs_events.empty_end,0.00,5.24,
12.585326358,S0-C6,Backend_Bound.Memory_Bound,14.89,% Slots,,,0.00,5.17,
12.585326358,S0-C6,Backend_Bound.Core_Bound,23.91,% Slots,,,0.00,5.17,
12.585326358,S0-C6,Retiring.Microcode_Sequencer,11.52,% Slots,,idq.ms_uops,0.00,5.31,
12.585326358,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,0.00,5.31,
12.585326358,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
12.585326358,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.55,% Clocks,,idq.ms_switches,0.00,5.31,
12.585326358,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
12.585326358,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.44,% Clocks,,,0.00,5.03,<==
12.585326358,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
12.585326358,S0-C7,Frontend_Bound,34.60,% Slots,,,0.00,5.31,
12.585326358,S0-C7,Backend_Bound,40.82,% Slots,,,0.00,5.31,
12.585326358,S0-C7,Retiring,14.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.585326358,S0-C7,Frontend_Bound.Frontend_Latency,31.04,% Slots,,rs_events.empty_end,0.00,5.24,
12.585326358,S0-C7,Backend_Bound.Memory_Bound,14.24,% Slots,,,0.00,5.17,
12.585326358,S0-C7,Backend_Bound.Core_Bound,26.59,% Slots,,,0.00,5.17,<==
12.585326358,S0-C7,Retiring.Microcode_Sequencer,4.91,% Slots,,idq.ms_uops,0.00,5.31,
12.585326358,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.31,
12.585326358,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
12.585326358,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.48,% Clocks,,idq.ms_switches,0.00,5.31,
12.585326358,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
12.585326358,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
12.585326358,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
12.585326358,S1-C0,Frontend_Bound,36.37,% Slots,,,0.00,5.31,
12.585326358,S1-C0,Backend_Bound,40.34,% Slots,,,0.00,5.31,
12.585326358,S1-C0,Frontend_Bound.Frontend_Latency,69.99,% Slots,,rs_events.empty_end,0.00,5.24,
12.585326358,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.14,% Clocks,,,0.00,5.31,
12.585326358,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
12.585326358,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
12.585326358,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
12.585326358,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
12.585326358,S1-C1,Frontend_Bound,38.67,% Slots,,,0.00,5.32,
12.585326358,S1-C1,Backend_Bound,37.18,% Slots,,,0.00,5.32,
12.585326358,S1-C1,Retiring,16.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.585326358,S1-C1,Frontend_Bound.Frontend_Latency,35.91,% Slots,,rs_events.empty_end,0.00,5.24,<==
12.585326358,S1-C1,Backend_Bound.Memory_Bound,26.82,% Slots,,,0.00,5.18,
12.585326358,S1-C1,Backend_Bound.Core_Bound,10.36,% Slots,,,0.00,5.18,
12.585326358,S1-C1,Retiring.Microcode_Sequencer,12.71,% Slots,,idq.ms_uops,0.00,5.31,
12.585326358,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.31,
12.585326358,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
12.585326358,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.86,% Clocks,,idq.ms_switches,0.00,5.31,
12.585326358,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
12.585326358,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
12.585326358,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.71,% Clocks,,,0.00,5.03,
12.585326358,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
12.585326358,S1-C2,Bad_Speculation,15.53,% Slots,,,0.00,5.31,
12.585326358,S1-C2,Bad_Speculation.Branch_Mispredicts,15.42,% Slots,,br_misp_retired.all_branches,0.00,5.31,
12.585326358,S1-C2,Backend_Bound,24.64,% Slots,,,0.00,5.31,
12.585326358,S1-C2,Backend_Bound.Core_Bound,16.49,% Slots,,,0.00,5.31,
12.585326358,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.64,% Clocks,,,0.00,5.03,<==
12.585326358,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
12.585326358,S1-C3,Frontend_Bound,32.97,% Slots,,,0.00,5.31,
12.585326358,S1-C3,Backend_Bound,41.34,% Slots,,,0.00,5.31,
12.585326358,S1-C3,Retiring,17.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.585326358,S1-C3,Frontend_Bound.Frontend_Latency,60.62,% Slots,,rs_events.empty_end,0.00,5.25,
12.585326358,S1-C3,Backend_Bound.Memory_Bound,40.55,% Slots,,,0.00,5.18,
12.585326358,S1-C3,Retiring.Microcode_Sequencer,13.25,% Slots,,idq.ms_uops,0.00,5.31,
12.585326358,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.31,
12.585326358,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
12.585326358,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.64,% Clocks,,idq.ms_switches,0.00,5.31,
12.585326358,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
12.585326358,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
12.585326358,S1-C4,Frontend_Bound,36.02,% Slots,,,0.00,5.31,
12.585326358,S1-C4,Backend_Bound,39.77,% Slots,,,0.00,5.31,
12.585326358,S1-C4,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.585326358,S1-C4,Frontend_Bound.Frontend_Latency,33.86,% Slots,,rs_events.empty_end,0.00,5.25,
12.585326358,S1-C4,Backend_Bound.Memory_Bound,26.89,% Slots,,,0.00,5.19,
12.585326358,S1-C4,Backend_Bound.Core_Bound,12.88,% Slots,,,0.00,5.19,
12.585326358,S1-C4,Retiring.Microcode_Sequencer,12.67,% Slots,,idq.ms_uops,0.00,5.31,
12.585326358,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.31,
12.585326358,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
12.585326358,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.47,% Clocks,,idq.ms_switches,0.00,5.31,
12.585326358,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
12.585326358,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
12.585326358,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.91,% Clocks,,,0.00,5.03,
12.585326358,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
12.585326358,S1-C5,Frontend_Bound,27.56,% Slots,,,0.00,5.31,
12.585326358,S1-C5,Backend_Bound,47.02,% Slots,,,0.00,5.31,
12.585326358,S1-C5,Frontend_Bound.Frontend_Latency,27.50,% Slots,,rs_events.empty_end,0.00,5.25,
12.585326358,S1-C5,Backend_Bound.Memory_Bound,36.12,% Slots,,,0.00,5.19,
12.585326358,S1-C5,Backend_Bound.Core_Bound,10.90,% Slots,,,0.00,5.19,
12.585326358,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.31,
12.585326358,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
12.585326358,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
12.585326358,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
12.585326358,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
12.585326358,S1-C6,Frontend_Bound,21.00,% Slots,,,0.00,5.31,
12.585326358,S1-C6,Bad_Speculation,12.87,% Slots,,,0.00,5.31,
12.585326358,S1-C6,Backend_Bound,32.66,% Slots,,,0.00,5.31,<==
12.585326358,S1-C6,Bad_Speculation.Branch_Mispredicts,12.31,% Slots,,br_misp_retired.all_branches,0.00,5.31,
12.585326358,S1-C6,Backend_Bound.Memory_Bound,17.14,% Slots,,,0.00,5.19,
12.585326358,S1-C6,Backend_Bound.Core_Bound,15.52,% Slots,,,0.00,5.19,
12.585326358,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
12.585326358,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,6.97,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.31,
12.585326358,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
12.585326358,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
12.585326358,S1-C7,Frontend_Bound,20.74,% Slots,,,0.00,5.31,
12.585326358,S1-C7,Bad_Speculation,19.62,% Slots,,,0.00,5.31,
12.585326358,S1-C7,Backend_Bound,24.08,% Slots,,,0.00,5.31,
12.585326358,S1-C7,Frontend_Bound.Frontend_Bandwidth,76.89,% Slots,,,0.00,5.31,
12.585326358,S1-C7,Bad_Speculation.Branch_Mispredicts,19.43,% Slots,,br_misp_retired.all_branches,0.00,5.31,
12.585326358,S1-C7,Backend_Bound.Core_Bound,59.58,% Slots,,,0.00,5.19,<==
12.585326358,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.12,% Core_Clocks,,,0.00,5.3,
12.585326358,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
12.585326358,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
12.585326358,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
12.585326358,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
12.585326358,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
12.585326358,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
12.585326358,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
12.585326358,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
12.585326358,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
12.585326358,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
12.585326358,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
12.585326358,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
12.585326358,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
12.585326358,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
12.585326358,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
12.585326358,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
12.585326358,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
19.76482085,S0-C0,Backend_Bound,48.84,% Slots,,,0.00,5.23,
19.76482085,S0-C0,Retiring,34.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
19.76482085,S0-C0,Backend_Bound.Memory_Bound,41.64,% Slots,,,0.00,5.23,
19.76482085,S0-C0,Retiring.Microcode_Sequencer,6.05,% Slots,,idq.ms_uops,0.00,5.29,
19.76482085,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.40,% Clocks,,idq.ms_switches,0.00,5.3,
19.76482085,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
19.76482085,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
19.76482085,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,21.16,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.24,<==
19.76482085,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
19.76482085,S0-C1,Frontend_Bound,37.23,% Slots,,,0.00,5.24,
19.76482085,S0-C1,Backend_Bound,32.09,% Slots,,,0.00,5.24,
19.76482085,S0-C1,Retiring,31.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
19.76482085,S0-C1,Frontend_Bound.Frontend_Latency,58.68,% Slots,,rs_events.empty_end,0.00,5.24,
19.76482085,S0-C1,Backend_Bound.Memory_Bound,28.65,% Slots,,,0.00,5.24,
19.76482085,S0-C1,Retiring.Microcode_Sequencer,6.45,% Slots,,idq.ms_uops,0.00,5.29,
19.76482085,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.18,% Clocks,,,0.00,5.29,
19.76482085,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
19.76482085,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.90,% Clocks,,idq.ms_switches,0.00,5.29,
19.76482085,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
19.76482085,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
19.76482085,S0-C2,Frontend_Bound,27.96,% Slots,,,0.00,5.23,
19.76482085,S0-C2,Backend_Bound,46.44,% Slots,,,0.00,5.23,
19.76482085,S0-C2,Retiring,15.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
19.76482085,S0-C2,Frontend_Bound.Frontend_Latency,43.67,% Slots,,rs_events.empty_end,0.00,5.23,
19.76482085,S0-C2,Backend_Bound.Memory_Bound,34.27,% Slots,,,0.00,5.23,<==
19.76482085,S0-C2,Backend_Bound.Core_Bound,12.17,% Slots,,,0.00,5.23,
19.76482085,S0-C2,Retiring.Microcode_Sequencer,8.47,% Slots,,idq.ms_uops,0.00,5.29,
19.76482085,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.59,% Clocks,,,0.00,5.3,
19.76482085,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
19.76482085,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.46,% Clocks,,idq.ms_switches,0.00,5.3,
19.76482085,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
19.76482085,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
19.76482085,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
19.76482085,S0-C3,Frontend_Bound,22.94,% Slots,,,0.00,5.23,
19.76482085,S0-C3,Backend_Bound,46.26,% Slots,,,0.00,5.23,<==
19.76482085,S0-C3,Retiring,30.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
19.76482085,S0-C3,Frontend_Bound.Frontend_Latency,24.93,% Slots,,rs_events.empty_end,0.00,5.23,
19.76482085,S0-C3,Backend_Bound.Memory_Bound,20.81,% Slots,,,0.00,5.23,
19.76482085,S0-C3,Backend_Bound.Core_Bound,25.45,% Slots,,,0.00,5.23,
19.76482085,S0-C3,Retiring.Microcode_Sequencer,6.64,% Slots,,idq.ms_uops,0.00,5.29,
19.76482085,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
19.76482085,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.07,% Clocks,,idq.ms_switches,0.00,5.29,
19.76482085,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
19.76482085,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
19.76482085,S0-C4,Frontend_Bound,34.72,% Slots,,,0.00,5.24,
19.76482085,S0-C4,Backend_Bound,41.22,% Slots,,,0.00,5.24,
19.76482085,S0-C4,Retiring,23.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
19.76482085,S0-C4,Frontend_Bound.Frontend_Latency,51.39,% Slots,,rs_events.empty_end,0.00,5.24,
19.76482085,S0-C4,Backend_Bound.Memory_Bound,25.53,% Slots,,,0.00,5.24,
19.76482085,S0-C4,Backend_Bound.Core_Bound,15.68,% Slots,,,0.00,5.24,
19.76482085,S0-C4,Retiring.Microcode_Sequencer,7.21,% Slots,,idq.ms_uops,0.00,5.29,
19.76482085,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.29,
19.76482085,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
19.76482085,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.05,% Clocks,,idq.ms_switches,0.00,5.29,
19.76482085,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
19.76482085,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
19.76482085,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
19.76482085,S0-C5,Frontend_Bound,34.65,% Slots,,,0.00,5.23,
19.76482085,S0-C5,Backend_Bound,23.13,% Slots,,,0.00,5.23,
19.76482085,S0-C5,Retiring,31.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
19.76482085,S0-C5,Frontend_Bound.Frontend_Latency,23.13,% Slots,,rs_events.empty_end,0.00,5.23,<==
19.76482085,S0-C5,Frontend_Bound.Frontend_Bandwidth,17.28,% Slots,,,0.00,5.23,
19.76482085,S0-C5,Backend_Bound.Memory_Bound,28.87,% Slots,,,0.00,5.23,
19.76482085,S0-C5,Retiring.Microcode_Sequencer,6.07,% Slots,,idq.ms_uops,0.00,5.29,
19.76482085,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.67,% Clocks,,,0.00,5.29,
19.76482085,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
19.76482085,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.49,% Clocks,,idq.ms_switches,0.00,5.29,
19.76482085,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.69,% Core_Clocks,,,0.00,5.24,
19.76482085,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
19.76482085,S0-C6,Frontend_Bound,36.37,% Slots,,,0.00,5.23,
19.76482085,S0-C6,Backend_Bound,37.38,% Slots,,,0.00,5.23,
19.76482085,S0-C6,Retiring,15.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
19.76482085,S0-C6,Frontend_Bound.Frontend_Latency,50.70,% Slots,,rs_events.empty_end,0.00,5.23,
19.76482085,S0-C6,Backend_Bound.Memory_Bound,49.06,% Slots,,,0.00,5.23,
19.76482085,S0-C6,Retiring.Microcode_Sequencer,11.82,% Slots,,idq.ms_uops,0.00,5.29,
19.76482085,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.35,% Clocks,,,0.00,5.29,
19.76482085,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
19.76482085,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.94,% Clocks,,idq.ms_switches,0.00,5.29,
19.76482085,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
19.76482085,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
19.76482085,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
19.76482085,S0-C7,Frontend_Bound,35.15,% Slots,,,0.00,5.24,
19.76482085,S0-C7,Backend_Bound,41.44,% Slots,,,0.00,5.24,
19.76482085,S0-C7,Retiring,16.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
19.76482085,S0-C7,Frontend_Bound.Frontend_Latency,66.65,% Slots,,rs_events.empty_end,0.00,5.24,
19.76482085,S0-C7,Backend_Bound.Memory_Bound,65.75,% Slots,,,0.00,5.24,
19.76482085,S0-C7,Retiring.Microcode_Sequencer,11.49,% Slots,,idq.ms_uops,0.00,5.29,
19.76482085,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.29,
19.76482085,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
19.76482085,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.42,% Clocks,,idq.ms_switches,0.00,5.29,
19.76482085,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
19.76482085,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
19.76482085,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
19.76482085,S1-C0,Frontend_Bound,37.73,% Slots,,,0.00,5.23,
19.76482085,S1-C0,Backend_Bound,15.26,% Slots,,,0.00,5.23,
19.76482085,S1-C0,Frontend_Bound.Frontend_Latency,22.82,% Slots,,rs_events.empty_end,0.00,5.23,<==
19.76482085,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.38,% Slots,,,0.00,5.23,
19.76482085,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.29,
19.76482085,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
19.76482085,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.18,% Core_Clocks,,,0.00,5.24,
19.76482085,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
19.76482085,S1-C1,Frontend_Bound,40.78,% Slots,,,0.00,5.24,
19.76482085,S1-C1,Bad_Speculation,10.06,% Slots,,,0.00,5.24,
19.76482085,S1-C1,Backend_Bound,30.23,% Slots,,,0.00,5.24,
19.76482085,S1-C1,Retiring,25.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
19.76482085,S1-C1,Frontend_Bound.Frontend_Latency,35.72,% Slots,,rs_events.empty_end,0.00,5.24,<==
19.76482085,S1-C1,Bad_Speculation.Branch_Mispredicts,9.66,% Slots,,br_misp_retired.all_branches,0.00,5.24,
19.76482085,S1-C1,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.29,
19.76482085,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.29,
19.76482085,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
19.76482085,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.18,% Clocks,,idq.ms_switches,0.00,5.29,
19.76482085,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
19.76482085,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
19.76482085,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
19.76482085,S1-C2,Frontend_Bound,34.45,% Slots,,,0.00,5.23,
19.76482085,S1-C2,Backend_Bound,35.86,% Slots,,,0.00,5.23,
19.76482085,S1-C2,Retiring,16.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
19.76482085,S1-C2,Frontend_Bound.Frontend_Latency,26.55,% Slots,,rs_events.empty_end,0.00,5.23,
19.76482085,S1-C2,Backend_Bound.Memory_Bound,42.32,% Slots,,,0.00,5.23,
19.76482085,S1-C2,Retiring.Microcode_Sequencer,12.67,% Slots,,idq.ms_uops,0.00,5.29,
19.76482085,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.29,
19.76482085,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
19.76482085,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.29,
19.76482085,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
19.76482085,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
19.76482085,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
19.76482085,S1-C3,Frontend_Bound,30.26,% Slots,,,0.00,5.23,
19.76482085,S1-C3,Backend_Bound,43.95,% Slots,,,0.00,5.23,
19.76482085,S1-C3,Retiring,16.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
19.76482085,S1-C3,Frontend_Bound.Frontend_Latency,19.41,% Slots,,rs_events.empty_end,0.00,5.23,
19.76482085,S1-C3,Frontend_Bound.Frontend_Bandwidth,30.53,% Slots,,,0.00,5.23,
19.76482085,S1-C3,Backend_Bound.Memory_Bound,27.63,% Slots,,,0.00,5.23,
19.76482085,S1-C3,Backend_Bound.Core_Bound,16.33,% Slots,,,0.00,5.23,
19.76482085,S1-C3,Retiring.Microcode_Sequencer,13.21,% Slots,,idq.ms_uops,0.00,5.29,
19.76482085,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.29,
19.76482085,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
19.76482085,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.07,% Clocks,,idq.ms_switches,0.00,5.29,
19.76482085,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.01,% Core_Clocks,,,0.00,5.24,
19.76482085,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
19.76482085,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
19.76482085,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
19.76482085,S1-C4,Frontend_Bound,34.93,% Slots,,,0.00,5.23,
19.76482085,S1-C4,Backend_Bound,34.61,% Slots,,,0.00,5.23,
19.76482085,S1-C4,Retiring,19.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
19.76482085,S1-C4,Frontend_Bound.Frontend_Latency,23.85,% Slots,,rs_events.empty_end,0.00,5.23,<==
19.76482085,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.60,% Slots,,,0.00,5.23,
19.76482085,S1-C4,Backend_Bound.Memory_Bound,70.64,% Slots,,,0.00,5.23,
19.76482085,S1-C4,Retiring.Microcode_Sequencer,11.04,% Slots,,idq.ms_uops,0.00,5.29,
19.76482085,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.29,
19.76482085,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
19.76482085,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.47,% Clocks,,idq.ms_switches,0.00,5.29,
19.76482085,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.16,% Core_Clocks,,,0.00,5.24,
19.76482085,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
19.76482085,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
19.76482085,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
19.76482085,S1-C5,Frontend_Bound,34.26,% Slots,,,0.00,5.23,
19.76482085,S1-C5,Backend_Bound,41.17,% Slots,,,0.00,5.23,
19.76482085,S1-C5,Retiring,25.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
19.76482085,S1-C5,Frontend_Bound.Frontend_Latency,29.38,% Slots,,rs_events.empty_end,0.00,5.23,
19.76482085,S1-C5,Backend_Bound.Memory_Bound,17.85,% Slots,,,0.00,5.23,
19.76482085,S1-C5,Backend_Bound.Core_Bound,23.31,% Slots,,,0.00,5.23,
19.76482085,S1-C5,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.29,
19.76482085,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.29,
19.76482085,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
19.76482085,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.08,% Clocks,,idq.ms_switches,0.00,5.29,
19.76482085,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
19.76482085,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.39,% Clocks,,,0.00,5.29,<==
19.76482085,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
19.76482085,S1-C6,Frontend_Bound,35.93,% Slots,,,0.00,5.23,
19.76482085,S1-C6,Backend_Bound,34.45,% Slots,,,0.00,5.23,
19.76482085,S1-C6,Retiring,25.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
19.76482085,S1-C6,Frontend_Bound.Frontend_Latency,28.35,% Slots,,rs_events.empty_end,0.00,5.23,<==
19.76482085,S1-C6,Backend_Bound.Memory_Bound,16.83,% Slots,,,0.00,5.23,
19.76482085,S1-C6,Backend_Bound.Core_Bound,17.62,% Slots,,,0.00,5.23,
19.76482085,S1-C6,Retiring.Microcode_Sequencer,7.37,% Slots,,idq.ms_uops,0.00,5.29,
19.76482085,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.84,% Clocks,,,0.00,5.29,
19.76482085,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
19.76482085,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.94,% Clocks,,idq.ms_switches,0.00,5.29,
19.76482085,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
19.76482085,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
19.76482085,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
19.76482085,S1-C7,Frontend_Bound,36.67,% Slots,,,0.00,5.23,
19.76482085,S1-C7,Backend_Bound,35.24,% Slots,,,0.00,5.23,
19.76482085,S1-C7,Retiring,16.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
19.76482085,S1-C7,Frontend_Bound.Frontend_Latency,23.92,% Slots,,rs_events.empty_end,0.00,5.23,
19.76482085,S1-C7,Frontend_Bound.Frontend_Bandwidth,31.27,% Slots,,,0.00,5.23,
19.76482085,S1-C7,Backend_Bound.Memory_Bound,24.40,% Slots,,,0.00,5.23,
19.76482085,S1-C7,Backend_Bound.Core_Bound,10.84,% Slots,,,0.00,5.23,
19.76482085,S1-C7,Retiring.Microcode_Sequencer,12.89,% Slots,,idq.ms_uops,0.00,5.29,
19.76482085,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.29,
19.76482085,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
19.76482085,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.26,% Clocks,,idq.ms_switches,0.00,5.29,
19.76482085,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.70,% Core_Clocks,,,0.00,5.24,<==
19.76482085,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
19.76482085,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
19.76482085,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.68,% Clocks,,,0.00,5.29,
19.76482085,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
19.76482085,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
19.76482085,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
19.76482085,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
19.76482085,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
19.76482085,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
19.76482085,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
19.76482085,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
19.76482085,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
19.76482085,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
19.76482085,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
19.76482085,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
19.76482085,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
19.76482085,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
19.76482085,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
19.76482085,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
19.76482085,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
26.773618603,S0-C0,Backend_Bound,43.53,% Slots,,,0.00,5.25,
26.773618603,S0-C0,Retiring,30.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
26.773618603,S0-C0,Backend_Bound.Memory_Bound,24.84,% Slots,,,0.00,5.25,
26.773618603,S0-C0,Backend_Bound.Core_Bound,18.70,% Slots,,,0.00,5.25,
26.773618603,S0-C0,Retiring.Microcode_Sequencer,7.35,% Slots,,idq.ms_uops,0.00,5.25,
26.773618603,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.99,% Clocks,,idq.ms_switches,0.00,5.25,
26.773618603,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
26.773618603,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
26.773618603,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.20,% Clocks,,,0.00,5.25,
26.773618603,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
26.773618603,S0-C1,Frontend_Bound,30.61,% Slots,,,0.00,5.25,
26.773618603,S0-C1,Backend_Bound,36.22,% Slots,,,0.00,5.25,
26.773618603,S0-C1,Retiring,27.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
26.773618603,S0-C1,Frontend_Bound.Frontend_Latency,23.55,% Slots,,rs_events.empty_end,0.00,5.25,
26.773618603,S0-C1,Backend_Bound.Memory_Bound,40.48,% Slots,,,0.00,5.25,
26.773618603,S0-C1,Retiring.Microcode_Sequencer,6.56,% Slots,,idq.ms_uops,0.00,5.25,
26.773618603,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.25,
26.773618603,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
26.773618603,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.62,% Clocks,,idq.ms_switches,0.00,5.25,
26.773618603,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
26.773618603,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
26.773618603,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
26.773618603,S0-C2,Frontend_Bound,35.55,% Slots,,,0.00,5.25,
26.773618603,S0-C2,Backend_Bound,41.40,% Slots,,,0.00,5.25,<==
26.773618603,S0-C2,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
26.773618603,S0-C2,Frontend_Bound.Frontend_Latency,30.41,% Slots,,rs_events.empty_end,0.00,5.25,
26.773618603,S0-C2,Backend_Bound.Memory_Bound,22.69,% Slots,,,0.00,5.25,
26.773618603,S0-C2,Backend_Bound.Core_Bound,18.71,% Slots,,,0.00,5.25,
26.773618603,S0-C2,Retiring.Microcode_Sequencer,10.53,% Slots,,idq.ms_uops,0.00,5.25,
26.773618603,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
26.773618603,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.29,% Clocks,,idq.ms_switches,0.00,5.25,
26.773618603,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
26.773618603,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.89,% Clocks,,,0.00,5.25,
26.773618603,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
26.773618603,S0-C3,Frontend_Bound,36.27,% Slots,,,0.00,5.25,
26.773618603,S0-C3,Backend_Bound,32.98,% Slots,,,0.00,5.25,
26.773618603,S0-C3,Retiring,20.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
26.773618603,S0-C3,Frontend_Bound.Frontend_Latency,31.00,% Slots,,rs_events.empty_end,0.00,5.25,<==
26.773618603,S0-C3,Backend_Bound.Memory_Bound,53.97,% Slots,,,0.00,5.25,
26.773618603,S0-C3,Retiring.Microcode_Sequencer,11.03,% Slots,,idq.ms_uops,0.00,5.25,
26.773618603,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.25,
26.773618603,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
26.773618603,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.93,% Clocks,,idq.ms_switches,0.00,5.25,
26.773618603,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
26.773618603,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
26.773618603,S0-C4,Frontend_Bound,35.60,% Slots,,,0.00,5.25,
26.773618603,S0-C4,Backend_Bound,40.72,% Slots,,,0.00,5.25,
26.773618603,S0-C4,Retiring,19.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
26.773618603,S0-C4,Frontend_Bound.Frontend_Latency,43.95,% Slots,,rs_events.empty_end,0.00,5.25,
26.773618603,S0-C4,Backend_Bound.Memory_Bound,25.04,% Slots,,,0.00,5.25,
26.773618603,S0-C4,Backend_Bound.Core_Bound,15.68,% Slots,,,0.00,5.25,
26.773618603,S0-C4,Retiring.Microcode_Sequencer,10.80,% Slots,,idq.ms_uops,0.00,5.25,
26.773618603,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
26.773618603,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.42,% Clocks,,idq.ms_switches,0.00,5.25,
26.773618603,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
26.773618603,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
26.773618603,S0-C5,Backend_Bound,60.63,% Slots,,,0.00,5.25,
26.773618603,S0-C5,Retiring,19.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
26.773618603,S0-C5,Backend_Bound.Memory_Bound,47.03,% Slots,,,0.00,5.25,
26.773618603,S0-C5,Backend_Bound.Core_Bound,13.60,% Slots,,,0.00,5.25,
26.773618603,S0-C5,Retiring.Microcode_Sequencer,11.45,% Slots,,idq.ms_uops,0.00,5.25,
26.773618603,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.10,% Clocks,,idq.ms_switches,0.00,5.25,
26.773618603,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
26.773618603,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
26.773618603,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.77,% Clocks,,,0.00,5.25,
26.773618603,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
26.773618603,S0-C6,Frontend_Bound,35.53,% Slots,,,0.00,5.25,
26.773618603,S0-C6,Backend_Bound,38.43,% Slots,,,0.00,5.25,<==
26.773618603,S0-C6,Retiring,21.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
26.773618603,S0-C6,Frontend_Bound.Frontend_Latency,38.24,% Slots,,rs_events.empty_end,0.00,5.25,
26.773618603,S0-C6,Backend_Bound.Memory_Bound,21.16,% Slots,,,0.00,5.25,
26.773618603,S0-C6,Backend_Bound.Core_Bound,17.27,% Slots,,,0.00,5.25,
26.773618603,S0-C6,Retiring.Microcode_Sequencer,9.34,% Slots,,idq.ms_uops,0.00,5.25,
26.773618603,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.25,
26.773618603,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
26.773618603,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.96,% Clocks,,idq.ms_switches,0.00,5.25,
26.773618603,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
26.773618603,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.65,% Clocks,,,0.00,5.25,
26.773618603,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
26.773618603,S0-C7,Frontend_Bound,35.96,% Slots,,,0.00,5.25,
26.773618603,S0-C7,Backend_Bound,41.12,% Slots,,,0.00,5.25,
26.773618603,S0-C7,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
26.773618603,S0-C7,Frontend_Bound.Frontend_Latency,38.54,% Slots,,rs_events.empty_end,0.00,5.25,
26.773618603,S0-C7,Backend_Bound.Memory_Bound,27.43,% Slots,,,0.00,5.25,
26.773618603,S0-C7,Backend_Bound.Core_Bound,13.69,% Slots,,,0.00,5.25,
26.773618603,S0-C7,Retiring.Microcode_Sequencer,11.86,% Slots,,idq.ms_uops,0.00,5.26,
26.773618603,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.25,
26.773618603,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
26.773618603,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.90,% Clocks,,idq.ms_switches,0.00,5.25,
26.773618603,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
26.773618603,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.86,% Clocks,,,0.00,5.25,
26.773618603,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
26.773618603,S1-C0,Frontend_Bound,38.47,% Slots,,,0.00,5.25,
26.773618603,S1-C0,Bad_Speculation,10.56,% Slots,,,0.00,5.25,
26.773618603,S1-C0,Backend_Bound,22.71,% Slots,,,0.00,5.25,
26.773618603,S1-C0,Retiring,28.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
26.773618603,S1-C0,Frontend_Bound.Frontend_Latency,26.68,% Slots,,rs_events.empty_end,0.00,5.25,
26.773618603,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.47,% Slots,,,0.00,5.25,
26.773618603,S1-C0,Bad_Speculation.Branch_Mispredicts,10.00,% Slots,,br_misp_retired.all_branches,0.00,5.25,
26.773618603,S1-C0,Backend_Bound.Memory_Bound,11.66,% Slots,,,0.00,5.25,
26.773618603,S1-C0,Backend_Bound.Core_Bound,11.05,% Slots,,,0.00,5.25,
26.773618603,S1-C0,Retiring.Microcode_Sequencer,5.80,% Slots,,idq.ms_uops,0.00,5.25,
26.773618603,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.26,
26.773618603,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
26.773618603,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.58,% Clocks,,idq.ms_switches,0.00,5.26,<==
26.773618603,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.28,% Core_Clocks,,,0.00,5.25,
26.773618603,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.14,% Core_Clocks,,,0.00,5.26,
26.773618603,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
26.773618603,S1-C1,Frontend_Bound,38.62,% Slots,,,0.00,5.25,
26.773618603,S1-C1,Backend_Bound,35.41,% Slots,,,0.00,5.25,
26.773618603,S1-C1,Retiring,28.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
26.773618603,S1-C1,Frontend_Bound.Frontend_Latency,20.95,% Slots,,rs_events.empty_end,0.00,5.25,
26.773618603,S1-C1,Frontend_Bound.Frontend_Bandwidth,26.18,% Slots,,,0.00,5.25,
26.773618603,S1-C1,Backend_Bound.Memory_Bound,15.36,% Slots,,,0.00,5.25,
26.773618603,S1-C1,Backend_Bound.Core_Bound,20.05,% Slots,,,0.00,5.25,
26.773618603,S1-C1,Retiring.Microcode_Sequencer,7.96,% Slots,,idq.ms_uops,0.00,5.25,
26.773618603,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.25,
26.773618603,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
26.773618603,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.15,% Clocks,,idq.ms_switches,0.00,5.25,
26.773618603,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.06,% Core_Clocks,,,0.00,5.26,<==
26.773618603,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
26.773618603,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
26.773618603,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
26.773618603,S1-C2,Frontend_Bound,25.86,% Slots,,,0.00,5.25,
26.773618603,S1-C2,Backend_Bound,35.17,% Slots,,,0.00,5.25,
26.773618603,S1-C2,Retiring,30.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
26.773618603,S1-C2,Frontend_Bound.Frontend_Latency,15.09,% Slots,,rs_events.empty_end,0.00,5.25,
26.773618603,S1-C2,Backend_Bound.Memory_Bound,29.68,% Slots,,,0.00,5.25,
26.773618603,S1-C2,Retiring.Microcode_Sequencer,6.87,% Slots,,idq.ms_uops,0.00,5.25,
26.773618603,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
26.773618603,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.91,% Clocks,,idq.ms_switches,0.00,5.25,
26.773618603,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
26.773618603,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
26.773618603,S1-C3,Frontend_Bound,34.55,% Slots,,,0.00,5.25,<==
26.773618603,S1-C3,Bad_Speculation,10.78,% Slots,,,0.00,5.25,
26.773618603,S1-C3,Backend_Bound,33.15,% Slots,,,0.00,5.25,
26.773618603,S1-C3,Retiring,27.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
26.773618603,S1-C3,Frontend_Bound.Frontend_Latency,19.81,% Slots,,rs_events.empty_end,0.00,5.25,
26.773618603,S1-C3,Frontend_Bound.Frontend_Bandwidth,23.23,% Slots,,,0.00,5.25,
26.773618603,S1-C3,Bad_Speculation.Branch_Mispredicts,9.91,% Slots,,br_misp_retired.all_branches,0.00,5.25,
26.773618603,S1-C3,Backend_Bound.Memory_Bound,20.93,% Slots,,,0.00,5.25,
26.773618603,S1-C3,Backend_Bound.Core_Bound,12.22,% Slots,,,0.00,5.25,
26.773618603,S1-C3,Retiring.Microcode_Sequencer,6.61,% Slots,,idq.ms_uops,0.00,5.25,
26.773618603,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.26,
26.773618603,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
26.773618603,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.58,% Clocks,,idq.ms_switches,0.00,5.26,
26.773618603,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.34,% Core_Clocks,,,0.00,5.25,
26.773618603,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
26.773618603,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
26.773618603,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
26.773618603,S1-C4,Frontend_Bound,34.53,% Slots,,,0.00,5.25,
26.773618603,S1-C4,Backend_Bound,41.57,% Slots,,,0.00,5.25,
26.773618603,S1-C4,Retiring,25.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
26.773618603,S1-C4,Frontend_Bound.Frontend_Latency,30.66,% Slots,,rs_events.empty_end,0.00,5.25,
26.773618603,S1-C4,Backend_Bound.Memory_Bound,23.83,% Slots,,,0.00,5.25,
26.773618603,S1-C4,Backend_Bound.Core_Bound,17.75,% Slots,,,0.00,5.25,
26.773618603,S1-C4,Retiring.Microcode_Sequencer,7.87,% Slots,,idq.ms_uops,0.00,5.25,
26.773618603,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.25,
26.773618603,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
26.773618603,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.51,% Clocks,,idq.ms_switches,0.00,5.25,
26.773618603,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
26.773618603,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
26.773618603,S1-C5,Frontend_Bound,36.29,% Slots,,,0.00,5.25,
26.773618603,S1-C5,Bad_Speculation,10.99,% Slots,,,0.00,5.25,
26.773618603,S1-C5,Backend_Bound,31.22,% Slots,,,0.00,5.25,
26.773618603,S1-C5,Retiring,25.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
26.773618603,S1-C5,Frontend_Bound.Frontend_Latency,21.15,% Slots,,rs_events.empty_end,0.00,5.25,
26.773618603,S1-C5,Frontend_Bound.Frontend_Bandwidth,29.50,% Slots,,,0.00,5.25,
26.773618603,S1-C5,Bad_Speculation.Branch_Mispredicts,10.08,% Slots,,br_misp_retired.all_branches,0.00,5.25,
26.773618603,S1-C5,Backend_Bound.Memory_Bound,23.18,% Slots,,,0.00,5.25,
26.773618603,S1-C5,Retiring.Microcode_Sequencer,7.11,% Slots,,idq.ms_uops,0.00,5.25,
26.773618603,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.26,
26.773618603,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
26.773618603,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.65,% Clocks,,idq.ms_switches,0.00,5.26,
26.773618603,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.94,% Core_Clocks,,,0.00,5.25,<==
26.773618603,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
26.773618603,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
26.773618603,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
26.773618603,S1-C6,Frontend_Bound,31.66,% Slots,,,0.00,5.25,
26.773618603,S1-C6,Backend_Bound,19.14,% Slots,,,0.00,5.25,
26.773618603,S1-C6,Retiring,37.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
26.773618603,S1-C6,Frontend_Bound.Frontend_Latency,18.50,% Slots,,rs_events.empty_end,0.00,5.25,
26.773618603,S1-C6,Retiring.Microcode_Sequencer,3.16,% Slots,,idq.ms_uops,0.00,5.25,<==
26.773618603,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.40,% Clocks,,,0.00,5.25,
26.773618603,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
26.773618603,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.25,% Clocks,,idq.ms_switches,0.00,5.25,
26.773618603,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
26.773618603,S1-C7,Frontend_Bound,38.01,% Slots,,,0.00,5.25,<==
26.773618603,S1-C7,Backend_Bound,34.64,% Slots,,,0.00,5.25,
26.773618603,S1-C7,Retiring,20.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
26.773618603,S1-C7,Frontend_Bound.Frontend_Latency,21.04,% Slots,,rs_events.empty_end,0.00,5.25,
26.773618603,S1-C7,Frontend_Bound.Frontend_Bandwidth,24.97,% Slots,,,0.00,5.25,
26.773618603,S1-C7,Backend_Bound.Memory_Bound,14.98,% Slots,,,0.00,5.25,
26.773618603,S1-C7,Backend_Bound.Core_Bound,19.66,% Slots,,,0.00,5.25,
26.773618603,S1-C7,Retiring.Microcode_Sequencer,8.54,% Slots,,idq.ms_uops,0.00,5.25,
26.773618603,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.26,
26.773618603,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
26.773618603,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.95,% Clocks,,idq.ms_switches,0.00,5.26,
26.773618603,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.45,% Core_Clocks,,,0.00,5.25,
26.773618603,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
26.773618603,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
26.773618603,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
26.773618603,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
26.773618603,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
26.773618603,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
26.773618603,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
26.773618603,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
26.773618603,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
26.773618603,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
26.773618603,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
26.773618603,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
26.773618603,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
26.773618603,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
26.773618603,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
26.773618603,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
26.773618603,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
26.773618603,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
26.773618603,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
28.30901847,S0-C0,Frontend_Bound,34.81,% Slots,,,0.00,5.19,<==
28.30901847,S0-C0,Bad_Speculation,12.95,% Slots,,,0.00,5.19,
28.30901847,S0-C0,Backend_Bound,22.39,% Slots,,,0.00,5.19,
28.30901847,S0-C0,Frontend_Bound.Frontend_Latency,20.51,% Slots,,rs_events.empty_end,0.00,5.18,
28.30901847,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.73,% Slots,,,0.00,5.19,
28.30901847,S0-C0,Bad_Speculation.Branch_Mispredicts,12.67,% Slots,,br_misp_retired.all_branches,0.00,5.19,
28.30901847,S0-C0,Backend_Bound.Core_Bound,34.61,% Slots,,,0.00,5.18,
28.30901847,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.14,% Clocks,,,0.00,5.18,
28.30901847,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
28.30901847,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.02,% Core_Clocks,,,0.00,5.46,
28.30901847,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
28.30901847,S0-C1,Frontend_Bound,28.02,% Slots,,,0.00,5.19,
28.30901847,S0-C1,Bad_Speculation,13.53,% Slots,,,0.00,5.19,
28.30901847,S0-C1,Backend_Bound,30.74,% Slots,,,0.00,5.19,
28.30901847,S0-C1,Retiring,23.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
28.30901847,S0-C1,Frontend_Bound.Frontend_Latency,31.60,% Slots,,rs_events.empty_end,0.00,5.19,
28.30901847,S0-C1,Bad_Speculation.Branch_Mispredicts,13.26,% Slots,,br_misp_retired.all_branches,0.00,5.19,
28.30901847,S0-C1,Backend_Bound.Core_Bound,43.39,% Slots,,,0.00,5.19,<==
28.30901847,S0-C1,Retiring.Microcode_Sequencer,2.78,% Slots,,idq.ms_uops,0.00,5.18,
28.30901847,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.40,% Clocks,,,0.00,5.18,
28.30901847,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
28.30901847,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.22,% Clocks,,idq.ms_switches,0.00,5.18,
28.30901847,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
28.30901847,S0-C2,Frontend_Bound,31.61,% Slots,,,0.00,5.24,<==
28.30901847,S0-C2,Bad_Speculation,16.70,% Slots,,,0.00,5.24,
28.30901847,S0-C2,Backend_Bound,23.27,% Slots,,,0.00,5.24,
28.30901847,S0-C2,Frontend_Bound.Frontend_Latency,22.88,% Slots,,rs_events.empty_end,0.00,5.19,
28.30901847,S0-C2,Frontend_Bound.Frontend_Bandwidth,20.00,% Slots,,,0.00,5.25,
28.30901847,S0-C2,Bad_Speculation.Branch_Mispredicts,16.54,% Slots,,br_misp_retired.all_branches,0.00,5.24,
28.30901847,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.19,
28.30901847,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
28.30901847,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.85,% Core_Clocks,,,0.00,5.46,
28.30901847,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.45,% Core_Clocks,,,0.00,5.2,
28.30901847,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
28.30901847,S0-C3,Frontend_Bound,40.42,% Slots,,,0.00,5.24,<==
28.30901847,S0-C3,Bad_Speculation,15.08,% Slots,,,0.00,5.24,
28.30901847,S0-C3,Backend_Bound,16.25,% Slots,,,0.00,5.24,
28.30901847,S0-C3,Retiring,15.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
28.30901847,S0-C3,Frontend_Bound.Frontend_Latency,17.23,% Slots,,rs_events.empty_end,0.00,5.19,
28.30901847,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.81,% Slots,,,0.00,5.25,
28.30901847,S0-C3,Bad_Speculation.Branch_Mispredicts,14.84,% Slots,,br_misp_retired.all_branches,0.00,5.24,
28.30901847,S0-C3,Backend_Bound.Memory_Bound,32.25,% Slots,,,0.00,5.19,
28.30901847,S0-C3,Retiring.Microcode_Sequencer,8.07,% Slots,,idq.ms_uops,0.00,5.19,
28.30901847,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.18,
28.30901847,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
28.30901847,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.54,% Clocks,,idq.ms_switches,0.00,5.18,
28.30901847,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.91,% Core_Clocks,,,0.00,5.46,
28.30901847,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
28.30901847,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
28.30901847,S0-C4,Frontend_Bound,33.12,% Slots,,,0.00,5.25,
28.30901847,S0-C4,Bad_Speculation,18.19,% Slots,,,0.00,5.25,
28.30901847,S0-C4,Backend_Bound,21.63,% Slots,,,0.00,5.25,
28.30901847,S0-C4,Frontend_Bound.Frontend_Latency,30.68,% Slots,,rs_events.empty_end,0.00,5.19,
28.30901847,S0-C4,Bad_Speculation.Branch_Mispredicts,17.91,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.30901847,S0-C4,Backend_Bound.Memory_Bound,21.73,% Slots,,,0.00,5.19,
28.30901847,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.19,
28.30901847,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
28.30901847,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
28.30901847,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
28.30901847,S0-C5,Frontend_Bound,27.85,% Slots,,,0.00,5.24,
28.30901847,S0-C5,Bad_Speculation,19.13,% Slots,,,0.00,5.24,
28.30901847,S0-C5,Backend_Bound,19.57,% Slots,,,0.00,5.24,
28.30901847,S0-C5,Frontend_Bound.Frontend_Latency,18.81,% Slots,,rs_events.empty_end,0.00,5.19,
28.30901847,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.06,% Slots,,,0.00,5.25,
28.30901847,S0-C5,Bad_Speculation.Branch_Mispredicts,18.85,% Slots,,br_misp_retired.all_branches,0.00,5.24,
28.30901847,S0-C5,Backend_Bound.Core_Bound,23.88,% Slots,,,0.00,5.19,
28.30901847,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
28.30901847,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.17,% Core_Clocks,,,0.00,5.45,
28.30901847,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.76,% Core_Clocks,,,0.00,5.2,
28.30901847,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.76,% Clocks,,,0.00,5.21,
28.30901847,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
28.30901847,S0-C6,Frontend_Bound,27.53,% Slots,,,0.00,5.24,
28.30901847,S0-C6,Bad_Speculation,18.26,% Slots,,,0.00,5.24,
28.30901847,S0-C6,Backend_Bound,20.97,% Slots,,,0.00,5.24,
28.30901847,S0-C6,Frontend_Bound.Frontend_Latency,21.18,% Slots,,rs_events.empty_end,0.00,5.19,
28.30901847,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.38,% Slots,,,0.00,5.25,
28.30901847,S0-C6,Bad_Speculation.Branch_Mispredicts,18.09,% Slots,,br_misp_retired.all_branches,0.00,5.24,
28.30901847,S0-C6,Backend_Bound.Memory_Bound,11.07,% Slots,,,0.00,5.19,
28.30901847,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.19,
28.30901847,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
28.30901847,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.09,% Core_Clocks,,,0.00,5.46,
28.30901847,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.88,% Core_Clocks,,,0.00,5.2,
28.30901847,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
28.30901847,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
28.30901847,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
28.30901847,S0-C7,Frontend_Bound,44.78,% Slots,,,0.00,5.25,
28.30901847,S0-C7,Bad_Speculation,11.13,% Slots,,,0.00,5.25,
28.30901847,S0-C7,Backend_Bound,17.69,% Slots,,,0.00,5.25,
28.30901847,S0-C7,Retiring,24.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
28.30901847,S0-C7,Frontend_Bound.Frontend_Latency,24.69,% Slots,,rs_events.empty_end,0.00,5.19,
28.30901847,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.14,% Slots,,,0.00,5.25,
28.30901847,S0-C7,Bad_Speculation.Branch_Mispredicts,10.94,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.30901847,S0-C7,Backend_Bound.Core_Bound,19.70,% Slots,,,0.00,5.19,
28.30901847,S0-C7,Retiring.Microcode_Sequencer,4.65,% Slots,,idq.ms_uops,0.00,5.19,
28.30901847,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.90,% Clocks,,,0.00,5.19,
28.30901847,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
28.30901847,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.76,% Clocks,,idq.ms_switches,0.00,5.19,
28.30901847,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.86,% Core_Clocks,,,0.00,5.46,
28.30901847,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.15,% Clocks,,,0.00,5.21,
28.30901847,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
28.30901847,S1-C0,Frontend_Bound,40.87,% Slots,,,0.00,5.25,
28.30901847,S1-C0,Backend_Bound,12.60,% Slots,,,0.00,5.25,
28.30901847,S1-C0,Frontend_Bound.Frontend_Latency,23.73,% Slots,,rs_events.empty_end,0.00,5.19,<==
28.30901847,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.22,% Slots,,,0.00,5.26,
28.30901847,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.19,
28.30901847,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
28.30901847,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.44,% Core_Clocks,,,0.00,5.46,
28.30901847,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
28.30901847,S1-C1,Frontend_Bound,35.63,% Slots,,,0.00,5.25,<==
28.30901847,S1-C1,Bad_Speculation,16.78,% Slots,,,0.00,5.25,
28.30901847,S1-C1,Backend_Bound,15.54,% Slots,,,0.00,5.25,
28.30901847,S1-C1,Frontend_Bound.Frontend_Latency,15.82,% Slots,,rs_events.empty_end,0.00,5.19,
28.30901847,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.73,% Slots,,,0.00,5.26,
28.30901847,S1-C1,Bad_Speculation.Branch_Mispredicts,16.60,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.30901847,S1-C1,Backend_Bound.Memory_Bound,10.85,% Slots,,,0.00,5.19,
28.30901847,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.18,
28.30901847,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
28.30901847,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
28.30901847,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
28.30901847,S1-C2,Frontend_Bound,29.62,% Slots,,,0.00,5.25,<==
28.30901847,S1-C2,Bad_Speculation,21.53,% Slots,,,0.00,5.25,
28.30901847,S1-C2,Backend_Bound,16.09,% Slots,,,0.00,5.25,
28.30901847,S1-C2,Frontend_Bound.Frontend_Latency,18.75,% Slots,,rs_events.empty_end,0.00,5.19,
28.30901847,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.19,% Slots,,,0.00,5.25,
28.30901847,S1-C2,Bad_Speculation.Branch_Mispredicts,21.28,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.30901847,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.95,% Clocks,,,0.00,5.18,
28.30901847,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
28.30901847,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.31,% Core_Clocks,,,0.00,5.45,
28.30901847,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.88,% Core_Clocks,,,0.00,5.2,
28.30901847,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
28.30901847,S1-C3,Frontend_Bound,34.87,% Slots,,,0.00,5.25,
28.30901847,S1-C3,Bad_Speculation,18.59,% Slots,,,0.00,5.25,
28.30901847,S1-C3,Backend_Bound,19.93,% Slots,,,0.00,5.25,
28.30901847,S1-C3,Frontend_Bound.Frontend_Bandwidth,44.24,% Slots,,,0.00,5.26,
28.30901847,S1-C3,Bad_Speculation.Branch_Mispredicts,18.20,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.30901847,S1-C3,Backend_Bound.Memory_Bound,11.82,% Slots,,,0.00,5.19,
28.30901847,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.90,% Core_Clocks,,,0.00,5.46,<==
28.30901847,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.97,% Core_Clocks,,,0.00,5.2,
28.30901847,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
28.30901847,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
28.30901847,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
28.30901847,S1-C4,Frontend_Bound,37.21,% Slots,,,0.00,5.24,<==
28.30901847,S1-C4,Bad_Speculation,19.08,% Slots,,,0.00,5.24,
28.30901847,S1-C4,Backend_Bound,16.83,% Slots,,,0.00,5.24,
28.30901847,S1-C4,Frontend_Bound.Frontend_Latency,15.43,% Slots,,rs_events.empty_end,0.00,5.19,
28.30901847,S1-C4,Frontend_Bound.Frontend_Bandwidth,19.08,% Slots,,,0.00,5.25,
28.30901847,S1-C4,Bad_Speculation.Branch_Mispredicts,18.85,% Slots,,br_misp_retired.all_branches,0.00,5.24,
28.30901847,S1-C4,Backend_Bound.Core_Bound,10.94,% Slots,,,0.00,5.19,
28.30901847,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.93,% Clocks,,,0.00,5.19,
28.30901847,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
28.30901847,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
28.30901847,S1-C5,Frontend_Bound,38.91,% Slots,,,0.00,5.25,
28.30901847,S1-C5,Bad_Speculation,19.30,% Slots,,,0.00,5.25,
28.30901847,S1-C5,Backend_Bound,15.62,% Slots,,,0.00,5.25,
28.30901847,S1-C5,Frontend_Bound.Frontend_Latency,18.58,% Slots,,rs_events.empty_end,0.00,5.19,
28.30901847,S1-C5,Frontend_Bound.Frontend_Bandwidth,43.99,% Slots,,,0.00,5.26,
28.30901847,S1-C5,Bad_Speculation.Branch_Mispredicts,19.07,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.30901847,S1-C5,Backend_Bound.Memory_Bound,30.55,% Slots,,,0.00,5.19,
28.30901847,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.18,
28.30901847,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
28.30901847,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.36,% Core_Clocks,,,0.00,5.46,<==
28.30901847,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
28.30901847,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
28.30901847,S1-C6,Frontend_Bound,34.47,% Slots,,,0.00,5.25,
28.30901847,S1-C6,Bad_Speculation,18.17,% Slots,,,0.00,5.25,
28.30901847,S1-C6,Backend_Bound,19.79,% Slots,,,0.00,5.25,
28.30901847,S1-C6,Frontend_Bound.Frontend_Latency,24.26,% Slots,,rs_events.empty_end,0.00,5.19,
28.30901847,S1-C6,Bad_Speculation.Branch_Mispredicts,17.89,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.30901847,S1-C6,Backend_Bound.Core_Bound,11.52,% Slots,,,0.00,5.19,
28.30901847,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.84,% Clocks,,,0.00,5.18,
28.30901847,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
28.30901847,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.87,% Clocks,,,0.00,5.2,
28.30901847,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
28.30901847,S1-C7,Frontend_Bound,29.88,% Slots,,,0.00,5.25,
28.30901847,S1-C7,Bad_Speculation,15.40,% Slots,,,0.00,5.25,
28.30901847,S1-C7,Backend_Bound,20.99,% Slots,,,0.00,5.25,
28.30901847,S1-C7,Frontend_Bound.Frontend_Latency,20.76,% Slots,,rs_events.empty_end,0.00,5.19,
28.30901847,S1-C7,Bad_Speculation.Branch_Mispredicts,15.23,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.30901847,S1-C7,Backend_Bound.Memory_Bound,10.15,% Slots,,,0.00,5.19,
28.30901847,S1-C7,Backend_Bound.Core_Bound,10.84,% Slots,,,0.00,5.19,
28.30901847,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.18,
28.30901847,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
28.30901847,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
28.30901847,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
28.30901847,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.02,% Clocks,,,0.00,5.21,
28.30901847,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
28.30901847,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
28.30901847,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
28.30901847,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
28.30901847,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
28.30901847,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
28.30901847,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
28.30901847,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
28.30901847,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
28.30901847,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
28.30901847,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
28.30901847,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
28.30901847,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
28.30901847,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
28.30901847,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
28.30901847,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
28.30901847,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
29.944354408,S0-C0,Frontend_Bound,33.19,% Slots,,,0.00,5.31,
29.944354408,S0-C0,Bad_Speculation,15.04,% Slots,,,0.00,5.29,
29.944354408,S0-C0,Backend_Bound,16.04,% Slots,,,0.00,5.29,
29.944354408,S0-C0,Frontend_Bound.Frontend_Latency,21.51,% Slots,,rs_events.empty_end,0.00,5.32,
29.944354408,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.95,% Slots,,,0.00,5.27,
29.944354408,S0-C0,Bad_Speculation.Branch_Mispredicts,14.88,% Slots,,br_misp_retired.all_branches,0.00,5.14,
29.944354408,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.38,
29.944354408,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
29.944354408,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.88,% Core_Clocks,,,0.00,5.14,
29.944354408,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
29.944354408,S0-C1,Frontend_Bound,35.35,% Slots,,,0.00,5.31,
29.944354408,S0-C1,Bad_Speculation,14.65,% Slots,,,0.00,5.29,
29.944354408,S0-C1,Backend_Bound,21.42,% Slots,,,0.00,5.29,
29.944354408,S0-C1,Frontend_Bound.Frontend_Latency,22.76,% Slots,,rs_events.empty_end,0.00,5.32,
29.944354408,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.43,% Slots,,,0.00,5.27,
29.944354408,S0-C1,Bad_Speculation.Branch_Mispredicts,14.52,% Slots,,br_misp_retired.all_branches,0.00,5.13,
29.944354408,S0-C1,Backend_Bound.Memory_Bound,11.82,% Slots,,,0.00,5.14,
29.944354408,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.38,
29.944354408,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
29.944354408,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
29.944354408,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
29.944354408,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
29.944354408,S0-C2,Frontend_Bound,35.59,% Slots,,,0.00,5.31,
29.944354408,S0-C2,Bad_Speculation,15.22,% Slots,,,0.00,5.29,
29.944354408,S0-C2,Backend_Bound,18.07,% Slots,,,0.00,5.29,
29.944354408,S0-C2,Frontend_Bound.Frontend_Latency,23.83,% Slots,,rs_events.empty_end,0.00,5.32,
29.944354408,S0-C2,Bad_Speculation.Branch_Mispredicts,15.06,% Slots,,br_misp_retired.all_branches,0.00,5.14,
29.944354408,S0-C2,Backend_Bound.Memory_Bound,12.13,% Slots,,,0.00,5.14,
29.944354408,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.83,% Clocks,,,0.00,5.39,
29.944354408,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
29.944354408,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
29.944354408,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
29.944354408,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
29.944354408,S0-C3,Frontend_Bound,32.91,% Slots,,,0.00,5.32,
29.944354408,S0-C3,Bad_Speculation,15.09,% Slots,,,0.00,5.3,
29.944354408,S0-C3,Backend_Bound,21.92,% Slots,,,0.00,5.3,
29.944354408,S0-C3,Frontend_Bound.Frontend_Latency,25.44,% Slots,,rs_events.empty_end,0.00,5.32,
29.944354408,S0-C3,Bad_Speculation.Branch_Mispredicts,14.92,% Slots,,br_misp_retired.all_branches,0.00,5.14,
29.944354408,S0-C3,Backend_Bound.Memory_Bound,16.77,% Slots,,,0.00,5.14,
29.944354408,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.38,
29.944354408,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
29.944354408,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
29.944354408,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
29.944354408,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
29.944354408,S0-C4,Frontend_Bound,27.30,% Slots,,,0.00,5.31,
29.944354408,S0-C4,Bad_Speculation,17.65,% Slots,,,0.00,5.28,
29.944354408,S0-C4,Backend_Bound,23.53,% Slots,,,0.00,5.28,
29.944354408,S0-C4,Frontend_Bound.Frontend_Latency,19.39,% Slots,,rs_events.empty_end,0.00,5.31,
29.944354408,S0-C4,Bad_Speculation.Branch_Mispredicts,17.49,% Slots,,br_misp_retired.all_branches,0.00,5.14,
29.944354408,S0-C4,Backend_Bound.Memory_Bound,16.19,% Slots,,,0.00,5.14,
29.944354408,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.38,% Clocks,,,0.00,5.38,
29.944354408,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
29.944354408,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
29.944354408,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
29.944354408,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
29.944354408,S0-C5,Frontend_Bound,32.08,% Slots,,,0.00,5.31,
29.944354408,S0-C5,Bad_Speculation,16.34,% Slots,,,0.00,5.29,
29.944354408,S0-C5,Backend_Bound,15.88,% Slots,,,0.00,5.29,
29.944354408,S0-C5,Frontend_Bound.Frontend_Latency,25.28,% Slots,,rs_events.empty_end,0.00,5.32,
29.944354408,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.41,% Slots,,,0.00,5.31,
29.944354408,S0-C5,Bad_Speculation.Branch_Mispredicts,16.17,% Slots,,br_misp_retired.all_branches,0.00,5.14,
29.944354408,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.38,
29.944354408,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
29.944354408,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.95,% Core_Clocks,,,0.00,5.14,
29.944354408,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
29.944354408,S0-C6,Frontend_Bound,33.09,% Slots,,,0.00,5.31,
29.944354408,S0-C6,Bad_Speculation,13.65,% Slots,,,0.00,5.29,
29.944354408,S0-C6,Backend_Bound,18.83,% Slots,,,0.00,5.29,
29.944354408,S0-C6,Frontend_Bound.Frontend_Latency,22.72,% Slots,,rs_events.empty_end,0.00,5.32,
29.944354408,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.12,% Slots,,,0.00,5.31,
29.944354408,S0-C6,Bad_Speculation.Branch_Mispredicts,13.49,% Slots,,br_misp_retired.all_branches,0.00,5.14,
29.944354408,S0-C6,Backend_Bound.Memory_Bound,10.83,% Slots,,,0.00,5.14,
29.944354408,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.38,
29.944354408,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
29.944354408,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.33,% Core_Clocks,,,0.00,5.14,
29.944354408,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.18,% Core_Clocks,,,0.00,5.38,
29.944354408,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
29.944354408,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
29.944354408,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
29.944354408,S0-C7,Frontend_Bound,30.49,% Slots,,,0.00,5.31,
29.944354408,S0-C7,Bad_Speculation,16.26,% Slots,,,0.00,5.29,
29.944354408,S0-C7,Backend_Bound,21.03,% Slots,,,0.00,5.29,
29.944354408,S0-C7,Frontend_Bound.Frontend_Latency,21.48,% Slots,,rs_events.empty_end,0.00,5.32,
29.944354408,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.10,% Slots,,,0.00,5.31,
29.944354408,S0-C7,Bad_Speculation.Branch_Mispredicts,16.11,% Slots,,br_misp_retired.all_branches,0.00,5.14,
29.944354408,S0-C7,Backend_Bound.Memory_Bound,15.45,% Slots,,,0.00,5.14,
29.944354408,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.12,% Clocks,,,0.00,5.38,
29.944354408,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
29.944354408,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.51,% Core_Clocks,,,0.00,5.14,
29.944354408,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.05,% Core_Clocks,,,0.00,5.38,
29.944354408,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
29.944354408,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
29.944354408,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
29.944354408,S1-C0,Frontend_Bound,34.97,% Slots,,,0.00,5.31,
29.944354408,S1-C0,Bad_Speculation,12.33,% Slots,,,0.00,5.29,
29.944354408,S1-C0,Backend_Bound,19.43,% Slots,,,0.00,5.29,
29.944354408,S1-C0,Frontend_Bound.Frontend_Latency,22.97,% Slots,,rs_events.empty_end,0.00,5.32,<==
29.944354408,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.06,% Slots,,,0.00,5.31,
29.944354408,S1-C0,Bad_Speculation.Branch_Mispredicts,12.15,% Slots,,br_misp_retired.all_branches,0.00,5.13,
29.944354408,S1-C0,Backend_Bound.Memory_Bound,11.46,% Slots,,,0.00,5.14,
29.944354408,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.46,% Clocks,,,0.00,5.38,
29.944354408,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
29.944354408,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.20,% Core_Clocks,,,0.00,5.14,
29.944354408,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
29.944354408,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
29.944354408,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
29.944354408,S1-C1,Frontend_Bound,34.75,% Slots,,,0.00,5.31,
29.944354408,S1-C1,Bad_Speculation,14.41,% Slots,,,0.00,5.29,
29.944354408,S1-C1,Backend_Bound,20.60,% Slots,,,0.00,5.29,
29.944354408,S1-C1,Frontend_Bound.Frontend_Latency,21.42,% Slots,,rs_events.empty_end,0.00,5.32,
29.944354408,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.36,% Slots,,,0.00,5.31,
29.944354408,S1-C1,Bad_Speculation.Branch_Mispredicts,14.26,% Slots,,br_misp_retired.all_branches,0.00,5.14,
29.944354408,S1-C1,Backend_Bound.Memory_Bound,13.12,% Slots,,,0.00,5.14,
29.944354408,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.38,
29.944354408,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
29.944354408,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
29.944354408,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
29.944354408,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
29.944354408,S1-C2,Frontend_Bound,29.13,% Slots,,,0.00,5.31,
29.944354408,S1-C2,Bad_Speculation,15.79,% Slots,,,0.00,5.29,
29.944354408,S1-C2,Backend_Bound,23.77,% Slots,,,0.00,5.29,
29.944354408,S1-C2,Frontend_Bound.Frontend_Latency,21.13,% Slots,,rs_events.empty_end,0.00,5.32,
29.944354408,S1-C2,Bad_Speculation.Branch_Mispredicts,15.61,% Slots,,br_misp_retired.all_branches,0.00,5.14,
29.944354408,S1-C2,Backend_Bound.Memory_Bound,11.98,% Slots,,,0.00,5.14,
29.944354408,S1-C2,Backend_Bound.Core_Bound,11.79,% Slots,,,0.00,5.14,
29.944354408,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.38,
29.944354408,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
29.944354408,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
29.944354408,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
29.944354408,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
29.944354408,S1-C3,Frontend_Bound,31.49,% Slots,,,0.00,5.31,
29.944354408,S1-C3,Bad_Speculation,15.18,% Slots,,,0.00,5.29,
29.944354408,S1-C3,Backend_Bound,21.45,% Slots,,,0.00,5.29,
29.944354408,S1-C3,Frontend_Bound.Frontend_Latency,22.91,% Slots,,rs_events.empty_end,0.00,5.32,
29.944354408,S1-C3,Bad_Speculation.Branch_Mispredicts,15.00,% Slots,,br_misp_retired.all_branches,0.00,5.14,
29.944354408,S1-C3,Backend_Bound.Memory_Bound,11.85,% Slots,,,0.00,5.14,
29.944354408,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.38,
29.944354408,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
29.944354408,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
29.944354408,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
29.944354408,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
29.944354408,S1-C4,Frontend_Bound,24.97,% Slots,,,0.00,5.31,
29.944354408,S1-C4,Bad_Speculation,15.82,% Slots,,,0.00,5.29,
29.944354408,S1-C4,Backend_Bound,25.79,% Slots,,,0.00,5.29,<==
29.944354408,S1-C4,Frontend_Bound.Frontend_Latency,15.44,% Slots,,rs_events.empty_end,0.00,5.32,
29.944354408,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.43,% Slots,,,0.00,5.31,
29.944354408,S1-C4,Bad_Speculation.Branch_Mispredicts,15.65,% Slots,,br_misp_retired.all_branches,0.00,5.14,
29.944354408,S1-C4,Backend_Bound.Memory_Bound,15.06,% Slots,,,0.00,5.14,
29.944354408,S1-C4,Backend_Bound.Core_Bound,10.74,% Slots,,,0.00,5.14,
29.944354408,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.38,
29.944354408,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
29.944354408,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.46,% Core_Clocks,,,0.00,5.14,
29.944354408,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
29.944354408,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
29.944354408,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.89,% Clocks,,,0.00,5.38,
29.944354408,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
29.944354408,S1-C5,Frontend_Bound,34.35,% Slots,,,0.00,5.31,
29.944354408,S1-C5,Bad_Speculation,14.21,% Slots,,,0.00,5.29,
29.944354408,S1-C5,Backend_Bound,17.59,% Slots,,,0.00,5.29,
29.944354408,S1-C5,Frontend_Bound.Frontend_Latency,24.19,% Slots,,rs_events.empty_end,0.00,5.32,
29.944354408,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.30,% Slots,,,0.00,5.31,
29.944354408,S1-C5,Bad_Speculation.Branch_Mispredicts,14.07,% Slots,,br_misp_retired.all_branches,0.00,5.14,
29.944354408,S1-C5,Backend_Bound.Memory_Bound,10.50,% Slots,,,0.00,5.14,
29.944354408,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.38,
29.944354408,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
29.944354408,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.06,% Core_Clocks,,,0.00,5.14,
29.944354408,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.40,% Core_Clocks,,,0.00,5.38,
29.944354408,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
29.944354408,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
29.944354408,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
29.944354408,S1-C6,Frontend_Bound,32.28,% Slots,,,0.00,5.31,
29.944354408,S1-C6,Bad_Speculation,14.92,% Slots,,,0.00,5.29,
29.944354408,S1-C6,Backend_Bound,22.66,% Slots,,,0.00,5.29,
29.944354408,S1-C6,Frontend_Bound.Frontend_Latency,21.63,% Slots,,rs_events.empty_end,0.00,5.32,
29.944354408,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.00,% Slots,,,0.00,5.31,
29.944354408,S1-C6,Bad_Speculation.Branch_Mispredicts,14.75,% Slots,,br_misp_retired.all_branches,0.00,5.14,
29.944354408,S1-C6,Backend_Bound.Memory_Bound,15.12,% Slots,,,0.00,5.29,
29.944354408,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.38,
29.944354408,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
29.944354408,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
29.944354408,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
29.944354408,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
29.944354408,S1-C7,Frontend_Bound,27.63,% Slots,,,0.00,5.31,
29.944354408,S1-C7,Bad_Speculation,16.43,% Slots,,,0.00,5.29,
29.944354408,S1-C7,Backend_Bound,23.26,% Slots,,,0.00,5.29,
29.944354408,S1-C7,Frontend_Bound.Frontend_Latency,19.46,% Slots,,rs_events.empty_end,0.00,5.32,
29.944354408,S1-C7,Bad_Speculation.Branch_Mispredicts,16.29,% Slots,,br_misp_retired.all_branches,0.00,5.14,
29.944354408,S1-C7,Backend_Bound.Memory_Bound,18.82,% Slots,,,0.00,5.29,
29.944354408,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.38,
29.944354408,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
29.944354408,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
29.944354408,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
29.944354408,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
29.944354408,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
29.944354408,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
29.944354408,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
29.944354408,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
29.944354408,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
29.944354408,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
29.944354408,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
29.944354408,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
29.944354408,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
29.944354408,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
29.944354408,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
29.944354408,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
29.944354408,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
29.944354408,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
29.944354408,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
31.585120293,S0-C0,Frontend_Bound,33.15,% Slots,,,0.00,5.13,
31.585120293,S0-C0,Bad_Speculation,12.05,% Slots,,,0.00,5.13,
31.585120293,S0-C0,Backend_Bound,18.73,% Slots,,,0.00,5.13,
31.585120293,S0-C0,Frontend_Bound.Frontend_Latency,24.89,% Slots,,rs_events.empty_end,0.00,5.13,
31.585120293,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.79,% Slots,,,0.00,5.13,
31.585120293,S0-C0,Bad_Speculation.Branch_Mispredicts,11.91,% Slots,,br_misp_retired.all_branches,0.00,5.13,
31.585120293,S0-C0,Backend_Bound.Memory_Bound,10.82,% Slots,,,0.00,5.13,
31.585120293,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.13,
31.585120293,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
31.585120293,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
31.585120293,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
31.585120293,S0-C1,Frontend_Bound,28.03,% Slots,,,0.00,5.13,
31.585120293,S0-C1,Bad_Speculation,12.86,% Slots,,,0.00,5.13,
31.585120293,S0-C1,Backend_Bound,28.47,% Slots,,,0.00,5.13,
31.585120293,S0-C1,Retiring,36.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
31.585120293,S0-C1,Frontend_Bound.Frontend_Latency,18.57,% Slots,,rs_events.empty_end,0.00,5.13,
31.585120293,S0-C1,Bad_Speculation.Branch_Mispredicts,12.73,% Slots,,br_misp_retired.all_branches,0.00,5.13,
31.585120293,S0-C1,Backend_Bound.Memory_Bound,11.46,% Slots,,,0.00,5.13,
31.585120293,S0-C1,Backend_Bound.Core_Bound,17.01,% Slots,,,0.00,5.13,
31.585120293,S0-C1,Retiring.Microcode_Sequencer,1.95,% Slots,,idq.ms_uops,0.00,5.13,<==
31.585120293,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
31.585120293,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.60,% Clocks,,idq.ms_switches,0.00,5.13,
31.585120293,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
31.585120293,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
31.585120293,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.64,% Clocks,,,0.00,5.12,
31.585120293,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
31.585120293,S0-C2,Frontend_Bound,27.21,% Slots,,,0.00,5.38,
31.585120293,S0-C2,Bad_Speculation,11.42,% Slots,,,0.00,5.38,
31.585120293,S0-C2,Backend_Bound,25.87,% Slots,,,0.00,5.38,
31.585120293,S0-C2,Frontend_Bound.Frontend_Latency,21.41,% Slots,,rs_events.empty_end,0.00,5.35,
31.585120293,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.66,% Slots,,,0.00,5.38,
31.585120293,S0-C2,Bad_Speculation.Branch_Mispredicts,11.31,% Slots,,br_misp_retired.all_branches,0.00,5.37,
31.585120293,S0-C2,Backend_Bound.Memory_Bound,13.61,% Slots,,,0.00,5.29,
31.585120293,S0-C2,Backend_Bound.Core_Bound,12.26,% Slots,,,0.00,5.29,
31.585120293,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
31.585120293,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
31.585120293,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
31.585120293,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.26,% Clocks,,,0.00,5.12,
31.585120293,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
31.585120293,S0-C3,Frontend_Bound,24.20,% Slots,,,0.00,5.37,
31.585120293,S0-C3,Bad_Speculation,13.06,% Slots,,,0.00,5.37,
31.585120293,S0-C3,Backend_Bound,29.64,% Slots,,,0.00,5.37,
31.585120293,S0-C3,Frontend_Bound.Frontend_Latency,18.90,% Slots,,rs_events.empty_end,0.00,5.35,
31.585120293,S0-C3,Bad_Speculation.Branch_Mispredicts,12.90,% Slots,,br_misp_retired.all_branches,0.00,5.37,
31.585120293,S0-C3,Backend_Bound.Memory_Bound,19.02,% Slots,,,0.00,5.29,
31.585120293,S0-C3,Backend_Bound.Core_Bound,10.62,% Slots,,,0.00,5.29,
31.585120293,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
31.585120293,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,<==
31.585120293,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.54,% Clocks,,,0.00,5.12,
31.585120293,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
31.585120293,S0-C4,Frontend_Bound,22.49,% Slots,,,0.00,5.37,
31.585120293,S0-C4,Bad_Speculation,13.72,% Slots,,,0.00,5.37,
31.585120293,S0-C4,Backend_Bound,28.21,% Slots,,,0.00,5.37,
31.585120293,S0-C4,Retiring,43.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
31.585120293,S0-C4,Frontend_Bound.Frontend_Latency,17.64,% Slots,,rs_events.empty_end,0.00,5.35,
31.585120293,S0-C4,Bad_Speculation.Branch_Mispredicts,13.52,% Slots,,br_misp_retired.all_branches,0.00,5.37,
31.585120293,S0-C4,Backend_Bound.Memory_Bound,18.84,% Slots,,,0.00,5.29,
31.585120293,S0-C4,Retiring.Microcode_Sequencer,0.91,% Slots,,idq.ms_uops,0.00,5.13,<==
31.585120293,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
31.585120293,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.70,% Clocks,,idq.ms_switches,0.00,5.13,
31.585120293,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
31.585120293,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
31.585120293,S0-C5,Frontend_Bound,25.52,% Slots,,,0.00,5.38,<==
31.585120293,S0-C5,Bad_Speculation,13.35,% Slots,,,0.00,5.38,
31.585120293,S0-C5,Backend_Bound,25.07,% Slots,,,0.00,5.38,
31.585120293,S0-C5,Frontend_Bound.Frontend_Latency,17.25,% Slots,,rs_events.empty_end,0.00,5.35,
31.585120293,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.92,% Slots,,,0.00,5.38,
31.585120293,S0-C5,Bad_Speculation.Branch_Mispredicts,13.26,% Slots,,br_misp_retired.all_branches,0.00,5.37,
31.585120293,S0-C5,Backend_Bound.Memory_Bound,15.29,% Slots,,,0.00,5.3,
31.585120293,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
31.585120293,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
31.585120293,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
31.585120293,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
31.585120293,S0-C6,Frontend_Bound,20.69,% Slots,,,0.00,5.38,
31.585120293,S0-C6,Bad_Speculation,11.91,% Slots,,,0.00,5.38,
31.585120293,S0-C6,Backend_Bound,31.41,% Slots,,,0.00,5.38,
31.585120293,S0-C6,Frontend_Bound.Frontend_Latency,18.43,% Slots,,rs_events.empty_end,0.00,5.35,
31.585120293,S0-C6,Bad_Speculation.Branch_Mispredicts,11.82,% Slots,,br_misp_retired.all_branches,0.00,5.38,
31.585120293,S0-C6,Backend_Bound.Memory_Bound,18.29,% Slots,,,0.00,5.3,<==
31.585120293,S0-C6,Backend_Bound.Core_Bound,13.12,% Slots,,,0.00,5.3,
31.585120293,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.13,
31.585120293,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
31.585120293,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
31.585120293,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
31.585120293,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
31.585120293,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.36,% Clocks,,,0.00,5.12,
31.585120293,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
31.585120293,S0-C7,Frontend_Bound,28.43,% Slots,,,0.00,5.37,
31.585120293,S0-C7,Backend_Bound,29.85,% Slots,,,0.00,5.37,
31.585120293,S0-C7,Frontend_Bound.Frontend_Latency,20.42,% Slots,,rs_events.empty_end,0.00,5.36,
31.585120293,S0-C7,Backend_Bound.Memory_Bound,19.46,% Slots,,,0.00,5.3,
31.585120293,S0-C7,Backend_Bound.Core_Bound,10.39,% Slots,,,0.00,5.3,
31.585120293,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
31.585120293,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
31.585120293,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.99,% Clocks,,,0.00,5.12,
31.585120293,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
31.585120293,S1-C0,Frontend_Bound,40.38,% Slots,,,0.00,5.37,
31.585120293,S1-C0,Bad_Speculation,10.91,% Slots,,,0.00,5.37,
31.585120293,S1-C0,Backend_Bound,14.69,% Slots,,,0.00,5.37,
31.585120293,S1-C0,Frontend_Bound.Frontend_Latency,27.15,% Slots,,rs_events.empty_end,0.00,5.36,<==
31.585120293,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.74,% Slots,,,0.00,5.37,
31.585120293,S1-C0,Bad_Speculation.Branch_Mispredicts,10.70,% Slots,,br_misp_retired.all_branches,0.00,5.37,
31.585120293,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.13,
31.585120293,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
31.585120293,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.06,% Core_Clocks,,,0.00,5.37,
31.585120293,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
31.585120293,S1-C1,Frontend_Bound,25.13,% Slots,,,0.00,5.37,
31.585120293,S1-C1,Bad_Speculation,11.97,% Slots,,,0.00,5.37,
31.585120293,S1-C1,Backend_Bound,19.41,% Slots,,,0.00,5.37,
31.585120293,S1-C1,Retiring,40.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
31.585120293,S1-C1,Frontend_Bound.Frontend_Latency,15.96,% Slots,,rs_events.empty_end,0.00,5.36,
31.585120293,S1-C1,Bad_Speculation.Branch_Mispredicts,11.87,% Slots,,br_misp_retired.all_branches,0.00,5.37,
31.585120293,S1-C1,Backend_Bound.Memory_Bound,12.34,% Slots,,,0.00,5.3,
31.585120293,S1-C1,Retiring.Microcode_Sequencer,1.61,% Slots,,idq.ms_uops,0.00,5.13,<==
31.585120293,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
31.585120293,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.67,% Clocks,,idq.ms_switches,0.00,5.12,
31.585120293,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
31.585120293,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
31.585120293,S1-C2,Frontend_Bound,24.03,% Slots,,,0.00,5.37,
31.585120293,S1-C2,Backend_Bound,30.50,% Slots,,,0.00,5.37,
31.585120293,S1-C2,Retiring,36.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
31.585120293,S1-C2,Frontend_Bound.Frontend_Latency,25.04,% Slots,,rs_events.empty_end,0.00,5.36,
31.585120293,S1-C2,Backend_Bound.Memory_Bound,16.37,% Slots,,,0.00,5.31,
31.585120293,S1-C2,Backend_Bound.Core_Bound,14.13,% Slots,,,0.00,5.31,
31.585120293,S1-C2,Retiring.Microcode_Sequencer,2.18,% Slots,,idq.ms_uops,0.00,5.13,<==
31.585120293,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
31.585120293,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.27,% Clocks,,idq.ms_switches,0.00,5.12,
31.585120293,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
31.585120293,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
31.585120293,S1-C3,Frontend_Bound,29.18,% Slots,,,0.00,5.37,
31.585120293,S1-C3,Backend_Bound,26.53,% Slots,,,0.00,5.37,
31.585120293,S1-C3,Frontend_Bound.Frontend_Latency,26.64,% Slots,,rs_events.empty_end,0.00,5.36,<==
31.585120293,S1-C3,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.31,
31.585120293,S1-C3,Backend_Bound.Core_Bound,12.33,% Slots,,,0.00,5.31,
31.585120293,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.69,% Clocks,,,0.00,5.13,
31.585120293,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
31.585120293,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
31.585120293,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
31.585120293,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
31.585120293,S1-C4,Frontend_Bound,28.08,% Slots,,,0.00,5.37,
31.585120293,S1-C4,Backend_Bound,33.01,% Slots,,,0.00,5.37,<==
31.585120293,S1-C4,Retiring,32.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
31.585120293,S1-C4,Frontend_Bound.Frontend_Latency,22.30,% Slots,,rs_events.empty_end,0.00,5.37,
31.585120293,S1-C4,Backend_Bound.Memory_Bound,17.10,% Slots,,,0.00,5.31,
31.585120293,S1-C4,Backend_Bound.Core_Bound,15.91,% Slots,,,0.00,5.31,
31.585120293,S1-C4,Retiring.Microcode_Sequencer,3.01,% Slots,,idq.ms_uops,0.00,5.13,
31.585120293,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
31.585120293,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.58,% Clocks,,idq.ms_switches,0.00,5.13,
31.585120293,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
31.585120293,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
31.585120293,S1-C5,Frontend_Bound,21.59,% Slots,,,0.00,5.37,
31.585120293,S1-C5,Bad_Speculation,10.30,% Slots,,,0.00,5.37,
31.585120293,S1-C5,Backend_Bound,39.92,% Slots,,,0.00,5.37,
31.585120293,S1-C5,Retiring,37.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
31.585120293,S1-C5,Frontend_Bound.Frontend_Latency,21.73,% Slots,,rs_events.empty_end,0.00,5.36,
31.585120293,S1-C5,Bad_Speculation.Branch_Mispredicts,10.20,% Slots,,br_misp_retired.all_branches,0.00,5.37,
31.585120293,S1-C5,Backend_Bound.Memory_Bound,24.71,% Slots,,,0.00,5.31,
31.585120293,S1-C5,Backend_Bound.Core_Bound,15.20,% Slots,,,0.00,5.31,
31.585120293,S1-C5,Retiring.Microcode_Sequencer,1.97,% Slots,,idq.ms_uops,0.00,5.13,
31.585120293,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
31.585120293,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.88,% Clocks,,idq.ms_switches,0.00,5.13,
31.585120293,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,<==
31.585120293,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.14,% Clocks,,,0.00,5.12,
31.585120293,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
31.585120293,S1-C6,Frontend_Bound,27.73,% Slots,,,0.00,5.38,
31.585120293,S1-C6,Bad_Speculation,13.79,% Slots,,,0.00,5.38,
31.585120293,S1-C6,Backend_Bound,20.21,% Slots,,,0.00,5.38,
31.585120293,S1-C6,Frontend_Bound.Frontend_Latency,20.69,% Slots,,rs_events.empty_end,0.00,5.37,
31.585120293,S1-C6,Bad_Speculation.Branch_Mispredicts,13.65,% Slots,,br_misp_retired.all_branches,0.00,5.38,
31.585120293,S1-C6,Backend_Bound.Memory_Bound,12.10,% Slots,,,0.00,5.32,
31.585120293,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
31.585120293,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
31.585120293,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
31.585120293,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
31.585120293,S1-C7,Frontend_Bound,27.51,% Slots,,,0.00,5.37,
31.585120293,S1-C7,Bad_Speculation,13.56,% Slots,,,0.00,5.37,
31.585120293,S1-C7,Backend_Bound,20.33,% Slots,,,0.00,5.37,
31.585120293,S1-C7,Frontend_Bound.Frontend_Latency,18.00,% Slots,,rs_events.empty_end,0.00,5.37,<==
31.585120293,S1-C7,Bad_Speculation.Branch_Mispredicts,13.39,% Slots,,br_misp_retired.all_branches,0.00,5.37,
31.585120293,S1-C7,Backend_Bound.Memory_Bound,13.19,% Slots,,,0.00,5.32,
31.585120293,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.13,
31.585120293,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
31.585120293,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
31.585120293,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
31.585120293,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
31.585120293,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
31.585120293,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
31.585120293,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
31.585120293,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
31.585120293,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
31.585120293,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
31.585120293,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
31.585120293,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
31.585120293,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
31.585120293,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
31.585120293,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
31.585120293,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
31.585120293,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
31.585120293,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
31.585120293,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
31.585120293,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
31.585120293,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
34.886405626,S0-C0,Frontend_Bound,22.37,% Slots,,,0.00,5.21,
34.886405626,S0-C0,Backend_Bound,53.18,% Slots,,,0.00,5.21,
34.886405626,S0-C0,Retiring,35.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
34.886405626,S0-C0,Frontend_Bound.Frontend_Latency,24.84,% Slots,,rs_events.empty_end,0.00,5.21,
34.886405626,S0-C0,Backend_Bound.Memory_Bound,42.97,% Slots,,,0.00,5.21,
34.886405626,S0-C0,Backend_Bound.Core_Bound,10.21,% Slots,,,0.00,5.21,
34.886405626,S0-C0,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,0.00,5.32,
34.886405626,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.33,
34.886405626,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
34.886405626,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.23,% Clocks,,idq.ms_switches,0.00,5.3,
34.886405626,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
34.886405626,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
34.886405626,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.03,% Clocks,,,0.00,5.33,
34.886405626,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
34.886405626,S0-C1,Frontend_Bound,33.77,% Slots,,,0.00,5.21,<==
34.886405626,S0-C1,Backend_Bound,15.20,% Slots,,,0.00,5.21,
34.886405626,S0-C1,Frontend_Bound.Frontend_Latency,18.25,% Slots,,rs_events.empty_end,0.00,5.21,
34.886405626,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.09,% Slots,,,0.00,5.21,
34.886405626,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.32,
34.886405626,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
34.886405626,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.04,% Core_Clocks,,,0.00,5.22,
34.886405626,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
34.886405626,S0-C2,Frontend_Bound,25.65,% Slots,,,0.00,5.21,
34.886405626,S0-C2,Backend_Bound,52.67,% Slots,,,0.00,5.21,
34.886405626,S0-C2,Retiring,16.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
34.886405626,S0-C2,Frontend_Bound.Frontend_Latency,32.57,% Slots,,rs_events.empty_end,0.00,5.21,
34.886405626,S0-C2,Backend_Bound.Memory_Bound,56.29,% Slots,,,0.00,5.21,
34.886405626,S0-C2,Retiring.Microcode_Sequencer,12.06,% Slots,,idq.ms_uops,0.00,5.33,
34.886405626,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.32,
34.886405626,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
34.886405626,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.55,% Clocks,,idq.ms_switches,0.00,5.29,
34.886405626,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
34.886405626,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
34.886405626,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
34.886405626,S0-C3,Frontend_Bound,37.38,% Slots,,,0.00,5.21,
34.886405626,S0-C3,Backend_Bound,39.88,% Slots,,,0.00,5.21,
34.886405626,S0-C3,Retiring,16.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
34.886405626,S0-C3,Frontend_Bound.Frontend_Latency,29.75,% Slots,,rs_events.empty_end,0.00,5.21,
34.886405626,S0-C3,Backend_Bound.Memory_Bound,25.84,% Slots,,,0.00,5.21,<==
34.886405626,S0-C3,Backend_Bound.Core_Bound,14.04,% Slots,,,0.00,5.21,
34.886405626,S0-C3,Retiring.Microcode_Sequencer,12.90,% Slots,,idq.ms_uops,0.00,5.33,
34.886405626,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.08,% Clocks,,,0.00,5.32,
34.886405626,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.886405626,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.58,% Clocks,,idq.ms_switches,0.00,5.29,
34.886405626,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
34.886405626,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
34.886405626,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.57,% Clocks,,,0.00,5.33,
34.886405626,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
34.886405626,S0-C4,Frontend_Bound,35.71,% Slots,,,0.00,5.21,
34.886405626,S0-C4,Backend_Bound,40.70,% Slots,,,0.00,5.21,
34.886405626,S0-C4,Retiring,17.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
34.886405626,S0-C4,Frontend_Bound.Frontend_Latency,31.52,% Slots,,rs_events.empty_end,0.00,5.21,
34.886405626,S0-C4,Backend_Bound.Memory_Bound,27.76,% Slots,,,0.00,5.21,
34.886405626,S0-C4,Backend_Bound.Core_Bound,12.94,% Slots,,,0.00,5.21,
34.886405626,S0-C4,Retiring.Microcode_Sequencer,11.88,% Slots,,idq.ms_uops,0.00,5.33,
34.886405626,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.31,% Clocks,,,0.00,5.32,
34.886405626,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.886405626,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.32,% Clocks,,idq.ms_switches,0.00,5.29,
34.886405626,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
34.886405626,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
34.886405626,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
34.886405626,S0-C5,Frontend_Bound,33.88,% Slots,,,0.00,5.21,
34.886405626,S0-C5,Backend_Bound,42.33,% Slots,,,0.00,5.21,
34.886405626,S0-C5,Retiring,16.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
34.886405626,S0-C5,Frontend_Bound.Frontend_Latency,39.30,% Slots,,rs_events.empty_end,0.00,5.21,
34.886405626,S0-C5,Backend_Bound.Memory_Bound,29.02,% Slots,,,0.00,5.21,<==
34.886405626,S0-C5,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.21,
34.886405626,S0-C5,Retiring.Microcode_Sequencer,13.02,% Slots,,idq.ms_uops,0.00,5.33,
34.886405626,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.33,
34.886405626,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.886405626,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.34,% Clocks,,idq.ms_switches,0.00,5.29,
34.886405626,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
34.886405626,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
34.886405626,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.33,% Clocks,,,0.00,5.33,
34.886405626,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
34.886405626,S0-C6,Frontend_Bound,34.99,% Slots,,,0.00,5.21,
34.886405626,S0-C6,Backend_Bound,41.52,% Slots,,,0.00,5.21,
34.886405626,S0-C6,Retiring,17.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
34.886405626,S0-C6,Frontend_Bound.Frontend_Latency,32.96,% Slots,,rs_events.empty_end,0.00,5.21,
34.886405626,S0-C6,Backend_Bound.Memory_Bound,28.94,% Slots,,,0.00,5.21,
34.886405626,S0-C6,Backend_Bound.Core_Bound,12.57,% Slots,,,0.00,5.21,
34.886405626,S0-C6,Retiring.Microcode_Sequencer,13.63,% Slots,,idq.ms_uops,0.00,5.33,
34.886405626,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.33,
34.886405626,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.886405626,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.73,% Clocks,,idq.ms_switches,0.00,5.3,
34.886405626,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
34.886405626,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
34.886405626,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.79,% Clocks,,,0.00,5.33,
34.886405626,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
34.886405626,S0-C7,Frontend_Bound,35.21,% Slots,,,0.00,5.21,
34.886405626,S0-C7,Backend_Bound,41.66,% Slots,,,0.00,5.21,
34.886405626,S0-C7,Retiring,14.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
34.886405626,S0-C7,Frontend_Bound.Frontend_Latency,31.95,% Slots,,rs_events.empty_end,0.00,5.21,
34.886405626,S0-C7,Backend_Bound.Memory_Bound,26.69,% Slots,,,0.00,5.21,
34.886405626,S0-C7,Backend_Bound.Core_Bound,14.97,% Slots,,,0.00,5.21,
34.886405626,S0-C7,Retiring.Microcode_Sequencer,10.30,% Slots,,idq.ms_uops,0.00,5.33,
34.886405626,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.85,% Clocks,,,0.00,5.33,
34.886405626,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.886405626,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.76,% Clocks,,idq.ms_switches,0.00,5.3,
34.886405626,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
34.886405626,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
34.886405626,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
34.886405626,S1-C0,Frontend_Bound,39.72,% Slots,,,0.00,5.21,
34.886405626,S1-C0,Backend_Bound,20.04,% Slots,,,0.00,5.21,
34.886405626,S1-C0,Retiring,35.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
34.886405626,S1-C0,Frontend_Bound.Frontend_Latency,27.97,% Slots,,rs_events.empty_end,0.00,5.21,
34.886405626,S1-C0,Backend_Bound.Memory_Bound,16.31,% Slots,,,0.00,5.21,
34.886405626,S1-C0,Retiring.Microcode_Sequencer,4.18,% Slots,,idq.ms_uops,0.00,5.33,
34.886405626,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.886405626,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.88,% Clocks,,idq.ms_switches,0.00,5.29,<==
34.886405626,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
34.886405626,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
34.886405626,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
34.886405626,S1-C1,Frontend_Bound,26.51,% Slots,,,0.00,5.21,
34.886405626,S1-C1,Backend_Bound,50.88,% Slots,,,0.00,5.21,
34.886405626,S1-C1,Retiring,25.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
34.886405626,S1-C1,Frontend_Bound.Frontend_Latency,18.63,% Slots,,rs_events.empty_end,0.00,5.21,
34.886405626,S1-C1,Backend_Bound.Memory_Bound,32.50,% Slots,,,0.00,5.21,
34.886405626,S1-C1,Backend_Bound.Core_Bound,18.38,% Slots,,,0.00,5.21,
34.886405626,S1-C1,Retiring.Microcode_Sequencer,12.35,% Slots,,idq.ms_uops,0.00,5.33,
34.886405626,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.886405626,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.82,% Clocks,,idq.ms_switches,0.00,5.3,
34.886405626,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
34.886405626,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
34.886405626,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.01,% Clocks,,,0.00,5.33,
34.886405626,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
34.886405626,S1-C2,Frontend_Bound,34.62,% Slots,,,0.00,5.21,
34.886405626,S1-C2,Backend_Bound,41.88,% Slots,,,0.00,5.21,
34.886405626,S1-C2,Retiring,29.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
34.886405626,S1-C2,Frontend_Bound.Frontend_Latency,35.66,% Slots,,rs_events.empty_end,0.00,5.21,
34.886405626,S1-C2,Backend_Bound.Memory_Bound,28.14,% Slots,,,0.00,5.21,<==
34.886405626,S1-C2,Backend_Bound.Core_Bound,13.74,% Slots,,,0.00,5.21,
34.886405626,S1-C2,Retiring.Microcode_Sequencer,9.68,% Slots,,idq.ms_uops,0.00,5.33,
34.886405626,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.886405626,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.78,% Clocks,,idq.ms_switches,0.00,5.3,
34.886405626,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
34.886405626,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
34.886405626,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,91.50,% Clocks,,,0.00,5.33,
34.886405626,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
34.886405626,S1-C3,Frontend_Bound,31.94,% Slots,,,0.00,5.21,
34.886405626,S1-C3,Backend_Bound,44.49,% Slots,,,0.00,5.21,
34.886405626,S1-C3,Retiring,23.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
34.886405626,S1-C3,Frontend_Bound.Frontend_Latency,40.05,% Slots,,rs_events.empty_end,0.00,5.21,
34.886405626,S1-C3,Backend_Bound.Memory_Bound,48.65,% Slots,,,0.00,5.21,<==
34.886405626,S1-C3,Retiring.Microcode_Sequencer,11.16,% Slots,,idq.ms_uops,0.00,5.33,
34.886405626,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.07,% Clocks,,,0.00,5.33,
34.886405626,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
34.886405626,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.78,% Clocks,,idq.ms_switches,0.00,5.3,
34.886405626,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
34.886405626,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
34.886405626,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
34.886405626,S1-C4,Frontend_Bound,23.02,% Slots,,,0.00,5.21,
34.886405626,S1-C4,Backend_Bound,54.90,% Slots,,,0.00,5.21,
34.886405626,S1-C4,Retiring,31.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
34.886405626,S1-C4,Frontend_Bound.Frontend_Latency,17.20,% Slots,,rs_events.empty_end,0.00,5.21,
34.886405626,S1-C4,Frontend_Bound.Frontend_Bandwidth,19.16,% Slots,,,0.00,5.21,
34.886405626,S1-C4,Backend_Bound.Memory_Bound,33.58,% Slots,,,0.00,5.21,
34.886405626,S1-C4,Backend_Bound.Core_Bound,21.31,% Slots,,,0.00,5.21,
34.886405626,S1-C4,Retiring.Microcode_Sequencer,12.13,% Slots,,idq.ms_uops,0.00,5.33,
34.886405626,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.886405626,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.49,% Clocks,,idq.ms_switches,0.00,5.3,
34.886405626,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.81,% Core_Clocks,,,0.00,5.22,
34.886405626,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,<==
34.886405626,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
34.886405626,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.69,% Clocks,,,0.00,5.33,
34.886405626,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
34.886405626,S1-C5,Frontend_Bound,39.49,% Slots,,,0.00,5.21,
34.886405626,S1-C5,Backend_Bound,30.59,% Slots,,,0.00,5.21,
34.886405626,S1-C5,Retiring,26.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
34.886405626,S1-C5,Frontend_Bound.Frontend_Bandwidth,74.30,% Slots,,,0.00,5.21,
34.886405626,S1-C5,Backend_Bound.Memory_Bound,15.40,% Slots,,,0.00,5.21,
34.886405626,S1-C5,Backend_Bound.Core_Bound,15.19,% Slots,,,0.00,5.21,
34.886405626,S1-C5,Retiring.Microcode_Sequencer,11.60,% Slots,,idq.ms_uops,0.00,5.33,
34.886405626,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.89,% Clocks,,idq.ms_switches,0.00,5.3,
34.886405626,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.65,% Core_Clocks,,,0.00,5.21,<==
34.886405626,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
34.886405626,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
34.886405626,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.88,% Clocks,,,0.00,5.33,
34.886405626,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
34.886405626,S1-C6,Frontend_Bound,30.54,% Slots,,,0.00,5.21,
34.886405626,S1-C6,Backend_Bound,36.06,% Slots,,,0.00,5.21,
34.886405626,S1-C6,Retiring,24.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
34.886405626,S1-C6,Frontend_Bound.Frontend_Latency,23.98,% Slots,,rs_events.empty_end,0.00,5.21,
34.886405626,S1-C6,Backend_Bound.Memory_Bound,20.80,% Slots,,,0.00,5.21,<==
34.886405626,S1-C6,Backend_Bound.Core_Bound,15.26,% Slots,,,0.00,5.21,
34.886405626,S1-C6,Retiring.Microcode_Sequencer,4.40,% Slots,,idq.ms_uops,0.00,5.33,
34.886405626,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.33,
34.886405626,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.886405626,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.44,% Clocks,,idq.ms_switches,0.00,5.3,
34.886405626,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
34.886405626,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
34.886405626,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
34.886405626,S1-C7,Frontend_Bound,34.80,% Slots,,,0.00,5.21,
34.886405626,S1-C7,Backend_Bound,35.63,% Slots,,,0.00,5.21,
34.886405626,S1-C7,Retiring,28.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
34.886405626,S1-C7,Frontend_Bound.Frontend_Latency,26.66,% Slots,,rs_events.empty_end,0.00,5.21,
34.886405626,S1-C7,Backend_Bound.Memory_Bound,26.75,% Slots,,,0.00,5.21,
34.886405626,S1-C7,Retiring.Microcode_Sequencer,12.44,% Slots,,idq.ms_uops,0.00,5.33,
34.886405626,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.886405626,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.77,% Clocks,,idq.ms_switches,0.00,5.3,
34.886405626,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
34.886405626,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
34.886405626,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
34.886405626,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
34.886405626,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
34.886405626,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
34.886405626,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
34.886405626,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
34.886405626,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
34.886405626,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
34.886405626,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
34.886405626,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
34.886405626,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
34.886405626,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
34.886405626,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
34.886405626,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
34.886405626,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
34.886405626,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
34.886405626,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
36.406200712,S0-C0,Frontend_Bound,21.85,% Slots,,,0.00,5.28,
36.406200712,S0-C0,Backend_Bound,30.22,% Slots,,,0.00,5.28,<==
36.406200712,S0-C0,Retiring,24.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
36.406200712,S0-C0,Backend_Bound.Memory_Bound,15.75,% Slots,,,0.00,5.27,
36.406200712,S0-C0,Backend_Bound.Core_Bound,14.47,% Slots,,,0.00,5.27,
36.406200712,S0-C0,Retiring.Microcode_Sequencer,7.20,% Slots,,idq.ms_uops,0.00,5.04,
36.406200712,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.20,% Clocks,,idq.ms_switches,0.00,5.17,
36.406200712,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
36.406200712,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
36.406200712,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.50,% Clocks,,,0.00,5.26,
36.406200712,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
36.406200712,S0-C1,Frontend_Bound,26.65,% Slots,,,0.00,5.28,
36.406200712,S0-C1,Backend_Bound,54.08,% Slots,,,0.00,5.28,
36.406200712,S0-C1,Retiring,19.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
36.406200712,S0-C1,Frontend_Bound.Frontend_Latency,29.38,% Slots,,rs_events.empty_end,0.00,5.26,
36.406200712,S0-C1,Backend_Bound.Memory_Bound,33.66,% Slots,,,0.00,5.26,
36.406200712,S0-C1,Backend_Bound.Core_Bound,20.41,% Slots,,,0.00,5.26,
36.406200712,S0-C1,Retiring.Microcode_Sequencer,13.20,% Slots,,idq.ms_uops,0.00,5.04,
36.406200712,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.16,
36.406200712,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
36.406200712,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.91,% Clocks,,idq.ms_switches,0.00,5.17,
36.406200712,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
36.406200712,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
36.406200712,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
36.406200712,S0-C2,Frontend_Bound,36.29,% Slots,,,0.00,5.28,
36.406200712,S0-C2,Backend_Bound,41.50,% Slots,,,0.00,5.28,
36.406200712,S0-C2,Retiring,20.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
36.406200712,S0-C2,Frontend_Bound.Frontend_Latency,34.69,% Slots,,rs_events.empty_end,0.00,5.26,
36.406200712,S0-C2,Backend_Bound.Memory_Bound,30.44,% Slots,,,0.00,5.26,<==
36.406200712,S0-C2,Backend_Bound.Core_Bound,11.06,% Slots,,,0.00,5.26,
36.406200712,S0-C2,Retiring.Microcode_Sequencer,14.00,% Slots,,idq.ms_uops,0.00,5.05,
36.406200712,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.16,
36.406200712,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
36.406200712,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.86,% Clocks,,idq.ms_switches,0.00,5.17,
36.406200712,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
36.406200712,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
36.406200712,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
36.406200712,S0-C3,Frontend_Bound,36.63,% Slots,,,0.00,5.28,
36.406200712,S0-C3,Backend_Bound,40.72,% Slots,,,0.00,5.28,
36.406200712,S0-C3,Retiring,19.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
36.406200712,S0-C3,Frontend_Bound.Frontend_Latency,30.86,% Slots,,rs_events.empty_end,0.00,5.27,
36.406200712,S0-C3,Backend_Bound.Memory_Bound,25.12,% Slots,,,0.00,5.27,
36.406200712,S0-C3,Backend_Bound.Core_Bound,15.60,% Slots,,,0.00,5.27,
36.406200712,S0-C3,Retiring.Microcode_Sequencer,12.96,% Slots,,idq.ms_uops,0.00,5.05,
36.406200712,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.16,
36.406200712,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
36.406200712,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.71,% Clocks,,idq.ms_switches,0.00,5.17,
36.406200712,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
36.406200712,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
36.406200712,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.88,% Clocks,,,0.00,5.26,
36.406200712,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
36.406200712,S0-C4,Frontend_Bound,35.70,% Slots,,,0.00,5.28,
36.406200712,S0-C4,Backend_Bound,40.82,% Slots,,,0.00,5.28,
36.406200712,S0-C4,Retiring,18.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
36.406200712,S0-C4,Frontend_Bound.Frontend_Latency,35.73,% Slots,,rs_events.empty_end,0.00,5.27,
36.406200712,S0-C4,Backend_Bound.Memory_Bound,28.00,% Slots,,,0.00,5.27,<==
36.406200712,S0-C4,Backend_Bound.Core_Bound,12.82,% Slots,,,0.00,5.27,
36.406200712,S0-C4,Retiring.Microcode_Sequencer,12.73,% Slots,,idq.ms_uops,0.00,5.05,
36.406200712,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.16,
36.406200712,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
36.406200712,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.63,% Clocks,,idq.ms_switches,0.00,5.17,
36.406200712,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
36.406200712,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
36.406200712,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.47,% Clocks,,,0.00,5.26,
36.406200712,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
36.406200712,S0-C5,Frontend_Bound,35.29,% Slots,,,0.00,5.28,
36.406200712,S0-C5,Backend_Bound,42.22,% Slots,,,0.00,5.28,
36.406200712,S0-C5,Retiring,19.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
36.406200712,S0-C5,Frontend_Bound.Frontend_Latency,45.13,% Slots,,rs_events.empty_end,0.00,5.26,
36.406200712,S0-C5,Backend_Bound.Memory_Bound,31.95,% Slots,,,0.00,5.26,
36.406200712,S0-C5,Backend_Bound.Core_Bound,10.27,% Slots,,,0.00,5.26,
36.406200712,S0-C5,Retiring.Microcode_Sequencer,13.70,% Slots,,idq.ms_uops,0.00,5.05,
36.406200712,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.16,
36.406200712,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
36.406200712,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.35,% Clocks,,idq.ms_switches,0.00,5.17,
36.406200712,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
36.406200712,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
36.406200712,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
36.406200712,S0-C6,Frontend_Bound,31.52,% Slots,,,0.00,5.28,
36.406200712,S0-C6,Backend_Bound,45.19,% Slots,,,0.00,5.28,
36.406200712,S0-C6,Retiring,20.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
36.406200712,S0-C6,Frontend_Bound.Frontend_Latency,39.40,% Slots,,rs_events.empty_end,0.00,5.26,
36.406200712,S0-C6,Backend_Bound.Memory_Bound,35.24,% Slots,,,0.00,5.26,
36.406200712,S0-C6,Retiring.Microcode_Sequencer,14.31,% Slots,,idq.ms_uops,0.00,5.05,
36.406200712,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.17,
36.406200712,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
36.406200712,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.88,% Clocks,,idq.ms_switches,0.00,5.17,
36.406200712,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
36.406200712,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
36.406200712,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
36.406200712,S0-C7,Frontend_Bound,32.65,% Slots,,,0.00,5.28,
36.406200712,S0-C7,Backend_Bound,43.76,% Slots,,,0.00,5.28,
36.406200712,S0-C7,Retiring,19.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
36.406200712,S0-C7,Frontend_Bound.Frontend_Latency,34.62,% Slots,,rs_events.empty_end,0.00,5.27,
36.406200712,S0-C7,Backend_Bound.Memory_Bound,26.57,% Slots,,,0.00,5.27,
36.406200712,S0-C7,Backend_Bound.Core_Bound,17.19,% Slots,,,0.00,5.27,
36.406200712,S0-C7,Retiring.Microcode_Sequencer,14.06,% Slots,,idq.ms_uops,0.00,5.05,
36.406200712,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.17,
36.406200712,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
36.406200712,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.75,% Clocks,,idq.ms_switches,0.00,5.17,
36.406200712,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
36.406200712,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
36.406200712,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.90,% Clocks,,,0.00,5.26,
36.406200712,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
36.406200712,S1-C0,Frontend_Bound,35.46,% Slots,,,0.00,5.29,
36.406200712,S1-C0,Backend_Bound,41.09,% Slots,,,0.00,5.29,
36.406200712,S1-C0,Retiring,20.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
36.406200712,S1-C0,Frontend_Bound.Frontend_Latency,25.47,% Slots,,rs_events.empty_end,0.00,5.27,
36.406200712,S1-C0,Backend_Bound.Memory_Bound,26.17,% Slots,,,0.00,5.27,
36.406200712,S1-C0,Backend_Bound.Core_Bound,14.91,% Slots,,,0.00,5.27,
36.406200712,S1-C0,Retiring.Microcode_Sequencer,12.50,% Slots,,idq.ms_uops,0.00,5.06,
36.406200712,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.17,
36.406200712,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
36.406200712,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.57,% Clocks,,idq.ms_switches,0.00,5.17,
36.406200712,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
36.406200712,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
36.406200712,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.09,% Clocks,,,0.00,5.26,
36.406200712,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
36.406200712,S1-C1,Frontend_Bound,37.41,% Slots,,,0.00,5.28,
36.406200712,S1-C1,Backend_Bound,39.05,% Slots,,,0.00,5.28,
36.406200712,S1-C1,Retiring,19.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
36.406200712,S1-C1,Frontend_Bound.Frontend_Latency,27.73,% Slots,,rs_events.empty_end,0.00,5.27,
36.406200712,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.39,% Slots,,,0.00,5.28,
36.406200712,S1-C1,Backend_Bound.Memory_Bound,25.09,% Slots,,,0.00,5.27,
36.406200712,S1-C1,Backend_Bound.Core_Bound,13.97,% Slots,,,0.00,5.27,
36.406200712,S1-C1,Retiring.Microcode_Sequencer,13.66,% Slots,,idq.ms_uops,0.00,5.06,
36.406200712,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.35,% Clocks,,,0.00,5.17,
36.406200712,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
36.406200712,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.48,% Clocks,,idq.ms_switches,0.00,5.17,
36.406200712,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.50,% Core_Clocks,,,0.00,5.26,
36.406200712,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
36.406200712,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
36.406200712,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
36.406200712,S1-C2,Frontend_Bound,34.83,% Slots,,,0.00,5.29,
36.406200712,S1-C2,Backend_Bound,42.21,% Slots,,,0.00,5.29,
36.406200712,S1-C2,Retiring,19.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
36.406200712,S1-C2,Frontend_Bound.Frontend_Latency,45.25,% Slots,,rs_events.empty_end,0.00,5.27,
36.406200712,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.70,% Slots,,,0.00,5.29,
36.406200712,S1-C2,Backend_Bound.Memory_Bound,26.73,% Slots,,,0.00,5.27,
36.406200712,S1-C2,Backend_Bound.Core_Bound,15.48,% Slots,,,0.00,5.27,
36.406200712,S1-C2,Retiring.Microcode_Sequencer,14.43,% Slots,,idq.ms_uops,0.00,5.06,
36.406200712,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.17,
36.406200712,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
36.406200712,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.74,% Clocks,,idq.ms_switches,0.00,5.17,
36.406200712,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.46,% Core_Clocks,,,0.00,5.26,
36.406200712,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
36.406200712,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
36.406200712,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.54,% Clocks,,,0.00,5.26,
36.406200712,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
36.406200712,S1-C3,Frontend_Bound,29.29,% Slots,,,0.00,5.28,
36.406200712,S1-C3,Backend_Bound,45.48,% Slots,,,0.00,5.28,<==
36.406200712,S1-C3,Retiring,18.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
36.406200712,S1-C3,Frontend_Bound.Frontend_Latency,29.01,% Slots,,rs_events.empty_end,0.00,5.27,
36.406200712,S1-C3,Retiring.Microcode_Sequencer,10.96,% Slots,,idq.ms_uops,0.00,5.06,
36.406200712,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.17,
36.406200712,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
36.406200712,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.55,% Clocks,,idq.ms_switches,0.00,5.17,
36.406200712,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
36.406200712,S1-C4,Frontend_Bound,33.99,% Slots,,,0.00,5.28,<==
36.406200712,S1-C4,Backend_Bound,13.90,% Slots,,,0.00,5.28,
36.406200712,S1-C4,Frontend_Bound.Frontend_Latency,18.17,% Slots,,rs_events.empty_end,0.00,5.27,
36.406200712,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.34,% Slots,,,0.00,5.28,
36.406200712,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.17,
36.406200712,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
36.406200712,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.71,% Core_Clocks,,,0.00,5.26,
36.406200712,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
36.406200712,S1-C5,Frontend_Bound,34.58,% Slots,,,0.00,5.28,
36.406200712,S1-C5,Backend_Bound,41.92,% Slots,,,0.00,5.28,
36.406200712,S1-C5,Retiring,18.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
36.406200712,S1-C5,Frontend_Bound.Frontend_Latency,40.91,% Slots,,rs_events.empty_end,0.00,5.27,
36.406200712,S1-C5,Backend_Bound.Memory_Bound,32.81,% Slots,,,0.00,5.27,
36.406200712,S1-C5,Retiring.Microcode_Sequencer,12.85,% Slots,,idq.ms_uops,0.00,5.07,
36.406200712,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.17,
36.406200712,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
36.406200712,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.17,
36.406200712,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
36.406200712,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
36.406200712,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
36.406200712,S1-C6,Frontend_Bound,33.46,% Slots,,,0.00,5.28,
36.406200712,S1-C6,Backend_Bound,43.20,% Slots,,,0.00,5.28,
36.406200712,S1-C6,Retiring,20.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
36.406200712,S1-C6,Frontend_Bound.Frontend_Latency,41.79,% Slots,,rs_events.empty_end,0.00,5.27,
36.406200712,S1-C6,Backend_Bound.Memory_Bound,32.13,% Slots,,,0.00,5.27,
36.406200712,S1-C6,Backend_Bound.Core_Bound,11.07,% Slots,,,0.00,5.27,
36.406200712,S1-C6,Retiring.Microcode_Sequencer,14.99,% Slots,,idq.ms_uops,0.00,5.07,
36.406200712,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.17,
36.406200712,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
36.406200712,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.45,% Clocks,,idq.ms_switches,0.00,5.17,
36.406200712,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
36.406200712,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
36.406200712,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.24,% Clocks,,,0.00,5.26,
36.406200712,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
36.406200712,S1-C7,Frontend_Bound,34.25,% Slots,,,0.00,5.28,
36.406200712,S1-C7,Backend_Bound,31.27,% Slots,,,0.00,5.28,
36.406200712,S1-C7,Retiring,58.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
36.406200712,S1-C7,Frontend_Bound.Frontend_Latency,27.39,% Slots,,rs_events.empty_end,0.00,5.27,
36.406200712,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.35,% Slots,,,0.00,5.28,
36.406200712,S1-C7,Backend_Bound.Memory_Bound,26.52,% Slots,,,0.00,5.27,
36.406200712,S1-C7,Retiring.Microcode_Sequencer,18.58,% Slots,,idq.ms_uops,0.00,5.07,<==
36.406200712,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.14,% Clocks,,idq.ms_switches,0.00,5.17,
36.406200712,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.69,% Core_Clocks,,,0.00,5.26,
36.406200712,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
36.406200712,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
36.406200712,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
36.406200712,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
36.406200712,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
36.406200712,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
36.406200712,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
36.406200712,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
36.406200712,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
36.406200712,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
36.406200712,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
36.406200712,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
36.406200712,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
36.406200712,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
36.406200712,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
36.406200712,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
36.406200712,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
36.406200712,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
36.406200712,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
39.222197609,S0-C0,Backend_Bound,40.74,% Slots,,,0.00,5.24,<==
39.222197609,S0-C0,Backend_Bound.Memory_Bound,22.47,% Slots,,,0.00,5.24,
39.222197609,S0-C0,Backend_Bound.Core_Bound,18.27,% Slots,,,0.00,5.24,
39.222197609,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.37,% Clocks,,,0.00,5.26,
39.222197609,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
39.222197609,S0-C1,Frontend_Bound,23.01,% Slots,,,0.00,5.25,
39.222197609,S0-C1,Backend_Bound,34.39,% Slots,,,0.00,5.25,
39.222197609,S0-C1,Frontend_Bound.Frontend_Latency,15.48,% Slots,,rs_events.empty_end,0.00,5.25,
39.222197609,S0-C1,Backend_Bound.Memory_Bound,14.07,% Slots,,,0.00,5.25,
39.222197609,S0-C1,Backend_Bound.Core_Bound,20.33,% Slots,,,0.00,5.25,
39.222197609,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.26,
39.222197609,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
39.222197609,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
39.222197609,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.79,% Clocks,,,0.00,5.25,<==
39.222197609,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
39.222197609,S0-C2,Backend_Bound,32.89,% Slots,,,0.00,5.24,
39.222197609,S0-C2,Backend_Bound.Memory_Bound,12.54,% Slots,,,0.00,5.24,
39.222197609,S0-C2,Backend_Bound.Core_Bound,20.35,% Slots,,,0.00,5.24,
39.222197609,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
39.222197609,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
39.222197609,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
39.222197609,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.67,% Clocks,,,0.00,5.25,<==
39.222197609,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
39.222197609,S0-C3,Frontend_Bound,27.36,% Slots,,,0.00,5.25,
39.222197609,S0-C3,Bad_Speculation,14.91,% Slots,,,0.00,5.25,
39.222197609,S0-C3,Backend_Bound,22.82,% Slots,,,0.00,5.25,
39.222197609,S0-C3,Frontend_Bound.Frontend_Latency,15.81,% Slots,,rs_events.empty_end,0.00,5.25,
39.222197609,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.20,% Slots,,,0.00,5.25,
39.222197609,S0-C3,Bad_Speculation.Branch_Mispredicts,14.75,% Slots,,br_misp_retired.all_branches,0.00,5.25,
39.222197609,S0-C3,Backend_Bound.Memory_Bound,10.95,% Slots,,,0.00,5.25,
39.222197609,S0-C3,Backend_Bound.Core_Bound,11.87,% Slots,,,0.00,5.25,
39.222197609,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
39.222197609,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.11,% Core_Clocks,,,0.00,5.25,
39.222197609,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
39.222197609,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
39.222197609,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
39.222197609,S0-C4,Frontend_Bound,26.87,% Slots,,,0.00,5.25,
39.222197609,S0-C4,Bad_Speculation,13.59,% Slots,,,0.00,5.25,
39.222197609,S0-C4,Backend_Bound,19.07,% Slots,,,0.00,5.25,
39.222197609,S0-C4,Frontend_Bound.Frontend_Latency,21.24,% Slots,,rs_events.empty_end,0.00,5.24,
39.222197609,S0-C4,Bad_Speculation.Branch_Mispredicts,13.46,% Slots,,br_misp_retired.all_branches,0.00,5.25,
39.222197609,S0-C4,Backend_Bound.Memory_Bound,13.89,% Slots,,,0.00,5.24,
39.222197609,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
39.222197609,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
39.222197609,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
39.222197609,S0-C5,Frontend_Bound,28.81,% Slots,,,0.00,5.25,<==
39.222197609,S0-C5,Bad_Speculation,16.31,% Slots,,,0.00,5.25,
39.222197609,S0-C5,Backend_Bound,16.94,% Slots,,,0.00,5.25,
39.222197609,S0-C5,Frontend_Bound.Frontend_Latency,17.53,% Slots,,rs_events.empty_end,0.00,5.24,
39.222197609,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.97,% Slots,,,0.00,5.25,
39.222197609,S0-C5,Bad_Speculation.Branch_Mispredicts,16.17,% Slots,,br_misp_retired.all_branches,0.00,5.25,
39.222197609,S0-C5,Backend_Bound.Memory_Bound,16.06,% Slots,,,0.00,5.24,
39.222197609,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.60,% Clocks,,,0.00,5.26,
39.222197609,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
39.222197609,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.14,% Core_Clocks,,,0.00,5.26,
39.222197609,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
39.222197609,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
39.222197609,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
39.222197609,S0-C6,Frontend_Bound,25.67,% Slots,,,0.00,5.24,
39.222197609,S0-C6,Bad_Speculation,10.52,% Slots,,,0.00,5.24,
39.222197609,S0-C6,Backend_Bound,22.25,% Slots,,,0.00,5.24,
39.222197609,S0-C6,Frontend_Bound.Frontend_Latency,18.06,% Slots,,rs_events.empty_end,0.00,5.24,<==
39.222197609,S0-C6,Bad_Speculation.Branch_Mispredicts,10.37,% Slots,,br_misp_retired.all_branches,0.00,5.24,
39.222197609,S0-C6,Backend_Bound.Memory_Bound,13.52,% Slots,,,0.00,5.24,
39.222197609,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.25,
39.222197609,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
39.222197609,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
39.222197609,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
39.222197609,S0-C7,Backend_Bound,35.87,% Slots,,,0.00,5.24,<==
39.222197609,S0-C7,Backend_Bound.Memory_Bound,18.42,% Slots,,,0.00,5.24,
39.222197609,S0-C7,Backend_Bound.Core_Bound,17.45,% Slots,,,0.00,5.24,
39.222197609,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.79,% Clocks,,,0.00,5.26,
39.222197609,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
39.222197609,S1-C0,Backend_Bound,32.13,% Slots,,,0.00,5.24,<==
39.222197609,S1-C0,Backend_Bound.Memory_Bound,15.04,% Slots,,,0.00,5.24,
39.222197609,S1-C0,Backend_Bound.Core_Bound,17.10,% Slots,,,0.00,5.24,
39.222197609,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
39.222197609,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
39.222197609,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.52,% Clocks,,,0.00,5.25,
39.222197609,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
39.222197609,S1-C1,Frontend_Bound,23.79,% Slots,,,0.00,5.24,
39.222197609,S1-C1,Bad_Speculation,14.95,% Slots,,,0.00,5.24,
39.222197609,S1-C1,Backend_Bound,24.13,% Slots,,,0.00,5.24,<==
39.222197609,S1-C1,Frontend_Bound.Frontend_Latency,17.74,% Slots,,rs_events.empty_end,0.00,5.24,
39.222197609,S1-C1,Bad_Speculation.Branch_Mispredicts,14.81,% Slots,,br_misp_retired.all_branches,0.00,5.24,
39.222197609,S1-C1,Backend_Bound.Memory_Bound,13.90,% Slots,,,0.00,5.24,
39.222197609,S1-C1,Backend_Bound.Core_Bound,10.23,% Slots,,,0.00,5.24,
39.222197609,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.11,% Clocks,,,0.00,5.25,
39.222197609,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
39.222197609,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.45,% Clocks,,,0.00,5.25,
39.222197609,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
39.222197609,S1-C2,Backend_Bound,40.98,% Slots,,,0.00,5.24,
39.222197609,S1-C2,Backend_Bound.Core_Bound,31.28,% Slots,,,0.00,5.24,
39.222197609,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.80,% Clocks,,,0.00,5.26,<==
39.222197609,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
39.222197609,S1-C3,Frontend_Bound,25.12,% Slots,,,0.00,5.24,
39.222197609,S1-C3,Bad_Speculation,14.46,% Slots,,,0.00,5.24,
39.222197609,S1-C3,Backend_Bound,24.17,% Slots,,,0.00,5.24,
39.222197609,S1-C3,Frontend_Bound.Frontend_Latency,22.50,% Slots,,rs_events.empty_end,0.00,5.24,
39.222197609,S1-C3,Bad_Speculation.Branch_Mispredicts,14.33,% Slots,,br_misp_retired.all_branches,0.00,5.24,
39.222197609,S1-C3,Backend_Bound.Memory_Bound,17.60,% Slots,,,0.00,5.24,
39.222197609,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
39.222197609,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
39.222197609,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
39.222197609,S1-C4,Frontend_Bound,28.79,% Slots,,,0.00,5.24,<==
39.222197609,S1-C4,Backend_Bound,21.09,% Slots,,,0.00,5.24,
39.222197609,S1-C4,Frontend_Bound.Frontend_Latency,16.60,% Slots,,rs_events.empty_end,0.00,5.24,
39.222197609,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.72,% Slots,,,0.00,5.24,
39.222197609,S1-C4,Backend_Bound.Memory_Bound,15.96,% Slots,,,0.00,5.24,
39.222197609,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.26,
39.222197609,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
39.222197609,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.49,% Core_Clocks,,,0.00,5.25,
39.222197609,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
39.222197609,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
39.222197609,S1-C5,Backend_Bound,38.92,% Slots,,,0.00,5.24,
39.222197609,S1-C5,Backend_Bound.Core_Bound,30.80,% Slots,,,0.00,5.24,
39.222197609,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.39,% Clocks,,,0.00,5.25,<==
39.222197609,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
39.222197609,S1-C6,Frontend_Bound,25.28,% Slots,,,0.00,5.24,
39.222197609,S1-C6,Backend_Bound,25.00,% Slots,,,0.00,5.24,
39.222197609,S1-C6,Frontend_Bound.Frontend_Latency,20.06,% Slots,,rs_events.empty_end,0.00,5.24,<==
39.222197609,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.05,% Slots,,,0.00,5.24,
39.222197609,S1-C6,Backend_Bound.Memory_Bound,15.16,% Slots,,,0.00,5.24,
39.222197609,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.25,
39.222197609,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
39.222197609,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
39.222197609,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
39.222197609,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
39.222197609,S1-C7,Frontend_Bound,21.00,% Slots,,,0.00,5.24,
39.222197609,S1-C7,Bad_Speculation,18.35,% Slots,,,0.00,5.24,
39.222197609,S1-C7,Backend_Bound,27.02,% Slots,,,0.00,5.24,
39.222197609,S1-C7,Frontend_Bound.Frontend_Latency,19.17,% Slots,,rs_events.empty_end,0.00,5.24,
39.222197609,S1-C7,Bad_Speculation.Branch_Mispredicts,18.20,% Slots,,br_misp_retired.all_branches,0.00,5.24,
39.222197609,S1-C7,Backend_Bound.Memory_Bound,16.32,% Slots,,,0.00,5.24,
39.222197609,S1-C7,Backend_Bound.Core_Bound,10.70,% Slots,,,0.00,5.24,
39.222197609,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
39.222197609,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
39.222197609,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
39.222197609,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.16,% Clocks,,,0.00,5.26,
39.222197609,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
39.222197609,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
39.222197609,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
39.222197609,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
39.222197609,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
39.222197609,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
39.222197609,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
39.222197609,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
39.222197609,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
39.222197609,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
39.222197609,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
39.222197609,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
39.222197609,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
39.222197609,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
39.222197609,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
39.222197609,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
39.222197609,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
40.636057769,S0-C0,Frontend_Bound,30.60,% Slots,,,0.00,5.1,
40.636057769,S0-C0,Backend_Bound,43.29,% Slots,,,0.00,5.1,<==
40.636057769,S0-C0,Retiring,34.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
40.636057769,S0-C0,Frontend_Bound.Frontend_Latency,25.69,% Slots,,rs_events.empty_end,0.00,5.1,
40.636057769,S0-C0,Backend_Bound.Memory_Bound,20.74,% Slots,,,0.00,5.1,
40.636057769,S0-C0,Backend_Bound.Core_Bound,22.55,% Slots,,,0.00,5.1,
40.636057769,S0-C0,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.09,
40.636057769,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
40.636057769,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.47,% Clocks,,idq.ms_switches,0.00,5.09,
40.636057769,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
40.636057769,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
40.636057769,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
40.636057769,S0-C1,Frontend_Bound,27.43,% Slots,,,0.00,5.09,
40.636057769,S0-C1,Backend_Bound,54.05,% Slots,,,0.00,5.09,
40.636057769,S0-C1,Retiring,22.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
40.636057769,S0-C1,Frontend_Bound.Frontend_Latency,50.90,% Slots,,rs_events.empty_end,0.00,5.09,
40.636057769,S0-C1,Backend_Bound.Memory_Bound,85.48,% Slots,,,0.00,5.09,
40.636057769,S0-C1,Retiring.Microcode_Sequencer,3.19,% Slots,,idq.ms_uops,0.00,5.1,
40.636057769,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.09,
40.636057769,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
40.636057769,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.14,% Clocks,,idq.ms_switches,0.00,5.09,
40.636057769,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
40.636057769,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
40.636057769,S0-C2,Frontend_Bound,40.99,% Slots,,,0.00,5.37,
40.636057769,S0-C2,Backend_Bound,30.63,% Slots,,,0.00,5.37,
40.636057769,S0-C2,Retiring,14.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
40.636057769,S0-C2,Frontend_Bound.Frontend_Latency,36.17,% Slots,,rs_events.empty_end,0.00,5.37,
40.636057769,S0-C2,Frontend_Bound.Frontend_Bandwidth,45.92,% Slots,,,0.00,5.37,
40.636057769,S0-C2,Backend_Bound.Core_Bound,53.70,% Slots,,,0.00,5.37,
40.636057769,S0-C2,Retiring.Microcode_Sequencer,8.54,% Slots,,idq.ms_uops,0.00,5.09,
40.636057769,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.09,
40.636057769,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
40.636057769,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.49,% Clocks,,idq.ms_switches,0.00,5.09,
40.636057769,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.72,% Core_Clocks,,,0.00,5.37,<==
40.636057769,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
40.636057769,S0-C3,Frontend_Bound,44.24,% Slots,,,0.00,5.37,
40.636057769,S0-C3,Bad_Speculation,10.83,% Slots,,,0.00,5.37,
40.636057769,S0-C3,Backend_Bound,33.70,% Slots,,,0.00,5.37,
40.636057769,S0-C3,Retiring,22.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
40.636057769,S0-C3,Frontend_Bound.Frontend_Latency,40.23,% Slots,,rs_events.empty_end,0.00,5.37,
40.636057769,S0-C3,Bad_Speculation.Branch_Mispredicts,9.98,% Slots,,br_misp_retired.all_branches,0.00,5.37,
40.636057769,S0-C3,Retiring.Microcode_Sequencer,3.19,% Slots,,idq.ms_uops,0.00,5.09,
40.636057769,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.09,
40.636057769,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
40.636057769,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.95,% Clocks,,idq.ms_switches,0.00,5.09,
40.636057769,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
40.636057769,S0-C4,Frontend_Bound,43.01,% Slots,,,0.00,5.38,
40.636057769,S0-C4,Bad_Speculation,11.09,% Slots,,,0.00,5.38,
40.636057769,S0-C4,Backend_Bound,27.63,% Slots,,,0.00,5.38,
40.636057769,S0-C4,Retiring,17.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
40.636057769,S0-C4,Frontend_Bound.Frontend_Latency,56.47,% Slots,,rs_events.empty_end,0.00,5.37,<==
40.636057769,S0-C4,Frontend_Bound.Frontend_Bandwidth,51.21,% Slots,,,0.00,5.38,
40.636057769,S0-C4,Bad_Speculation.Branch_Mispredicts,10.37,% Slots,,br_misp_retired.all_branches,0.00,5.37,
40.636057769,S0-C4,Backend_Bound.Core_Bound,35.54,% Slots,,,0.00,5.37,
40.636057769,S0-C4,Retiring.Microcode_Sequencer,11.07,% Slots,,idq.ms_uops,0.00,5.09,
40.636057769,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.90,% Clocks,,,0.00,5.09,
40.636057769,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
40.636057769,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.02,% Clocks,,idq.ms_switches,0.00,5.09,
40.636057769,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.76,% Core_Clocks,,,0.00,5.37,
40.636057769,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
40.636057769,S0-C5,Frontend_Bound,40.64,% Slots,,,0.00,5.37,
40.636057769,S0-C5,Bad_Speculation,11.38,% Slots,,,0.00,5.37,
40.636057769,S0-C5,Backend_Bound,30.68,% Slots,,,0.00,5.37,
40.636057769,S0-C5,Retiring,16.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
40.636057769,S0-C5,Frontend_Bound.Frontend_Latency,40.09,% Slots,,rs_events.empty_end,0.00,5.37,
40.636057769,S0-C5,Frontend_Bound.Frontend_Bandwidth,47.88,% Slots,,,0.00,5.37,
40.636057769,S0-C5,Bad_Speculation.Branch_Mispredicts,10.45,% Slots,,br_misp_retired.all_branches,0.00,5.37,
40.636057769,S0-C5,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.1,
40.636057769,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.09,
40.636057769,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
40.636057769,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.33,% Clocks,,idq.ms_switches,0.00,5.09,
40.636057769,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.12,% Core_Clocks,,,0.00,5.37,<==
40.636057769,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
40.636057769,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
40.636057769,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
40.636057769,S0-C6,Frontend_Bound,38.72,% Slots,,,0.00,5.37,
40.636057769,S0-C6,Backend_Bound,38.64,% Slots,,,0.00,5.37,
40.636057769,S0-C6,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
40.636057769,S0-C6,Frontend_Bound.Frontend_Latency,62.58,% Slots,,rs_events.empty_end,0.00,5.37,<==
40.636057769,S0-C6,Frontend_Bound.Frontend_Bandwidth,24.99,% Slots,,,0.00,5.37,
40.636057769,S0-C6,Retiring.Microcode_Sequencer,12.70,% Slots,,idq.ms_uops,0.00,5.09,
40.636057769,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.09,
40.636057769,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
40.636057769,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.28,% Clocks,,idq.ms_switches,0.00,5.09,
40.636057769,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.74,% Core_Clocks,,,0.00,5.37,
40.636057769,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
40.636057769,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
40.636057769,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
40.636057769,S0-C7,Frontend_Bound,39.31,% Slots,,,0.00,5.37,
40.636057769,S0-C7,Backend_Bound,38.01,% Slots,,,0.00,5.37,
40.636057769,S0-C7,Retiring,16.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
40.636057769,S0-C7,Frontend_Bound.Frontend_Latency,50.06,% Slots,,rs_events.empty_end,0.00,5.37,<==
40.636057769,S0-C7,Frontend_Bound.Frontend_Bandwidth,25.10,% Slots,,,0.00,5.37,
40.636057769,S0-C7,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.1,
40.636057769,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.09,
40.636057769,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
40.636057769,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.01,% Clocks,,idq.ms_switches,0.00,5.09,
40.636057769,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.51,% Core_Clocks,,,0.00,5.37,
40.636057769,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
40.636057769,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
40.636057769,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
40.636057769,S1-C0,Frontend_Bound,39.47,% Slots,,,0.00,5.38,
40.636057769,S1-C0,Backend_Bound,40.13,% Slots,,,0.00,5.38,
40.636057769,S1-C0,Retiring,18.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
40.636057769,S1-C0,Frontend_Bound.Frontend_Latency,20.89,% Slots,,rs_events.empty_end,0.00,5.37,
40.636057769,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.10,% Slots,,,0.00,5.38,
40.636057769,S1-C0,Backend_Bound.Core_Bound,31.03,% Slots,,,0.00,5.37,
40.636057769,S1-C0,Retiring.Microcode_Sequencer,13.32,% Slots,,idq.ms_uops,0.00,5.09,
40.636057769,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.18,% Clocks,,,0.00,5.09,
40.636057769,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
40.636057769,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.14,% Clocks,,idq.ms_switches,0.00,5.09,
40.636057769,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.92,% Core_Clocks,,,0.00,5.37,
40.636057769,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.45,% Clocks,,,0.00,5.09,<==
40.636057769,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
40.636057769,S1-C1,Frontend_Bound,34.44,% Slots,,,0.00,5.38,
40.636057769,S1-C1,Backend_Bound,41.84,% Slots,,,0.00,5.38,
40.636057769,S1-C1,Retiring,17.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
40.636057769,S1-C1,Frontend_Bound.Frontend_Latency,23.02,% Slots,,rs_events.empty_end,0.00,5.37,
40.636057769,S1-C1,Backend_Bound.Memory_Bound,23.56,% Slots,,,0.00,5.37,
40.636057769,S1-C1,Backend_Bound.Core_Bound,18.29,% Slots,,,0.00,5.37,
40.636057769,S1-C1,Retiring.Microcode_Sequencer,13.76,% Slots,,idq.ms_uops,0.00,5.09,
40.636057769,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.09,
40.636057769,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
40.636057769,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.29,% Clocks,,idq.ms_switches,0.00,5.09,
40.636057769,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
40.636057769,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
40.636057769,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.42,% Clocks,,,0.00,5.09,
40.636057769,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
40.636057769,S1-C2,Frontend_Bound,32.31,% Slots,,,0.00,5.38,
40.636057769,S1-C2,Backend_Bound,43.15,% Slots,,,0.00,5.38,
40.636057769,S1-C2,Retiring,18.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
40.636057769,S1-C2,Frontend_Bound.Frontend_Latency,31.58,% Slots,,rs_events.empty_end,0.00,5.37,
40.636057769,S1-C2,Backend_Bound.Memory_Bound,28.04,% Slots,,,0.00,5.37,
40.636057769,S1-C2,Backend_Bound.Core_Bound,15.11,% Slots,,,0.00,5.37,
40.636057769,S1-C2,Retiring.Microcode_Sequencer,15.37,% Slots,,idq.ms_uops,0.00,5.09,
40.636057769,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.09,
40.636057769,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
40.636057769,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.91,% Clocks,,idq.ms_switches,0.00,5.09,
40.636057769,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
40.636057769,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.24,% Clocks,,,0.00,5.09,
40.636057769,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
40.636057769,S1-C3,Frontend_Bound,35.17,% Slots,,,0.00,5.38,
40.636057769,S1-C3,Backend_Bound,40.88,% Slots,,,0.00,5.38,
40.636057769,S1-C3,Retiring,16.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
40.636057769,S1-C3,Frontend_Bound.Frontend_Latency,36.84,% Slots,,rs_events.empty_end,0.00,5.38,
40.636057769,S1-C3,Backend_Bound.Memory_Bound,29.91,% Slots,,,0.00,5.37,
40.636057769,S1-C3,Backend_Bound.Core_Bound,10.97,% Slots,,,0.00,5.37,
40.636057769,S1-C3,Retiring.Microcode_Sequencer,12.39,% Slots,,idq.ms_uops,0.00,5.09,
40.636057769,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.09,
40.636057769,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
40.636057769,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.04,% Clocks,,idq.ms_switches,0.00,5.09,
40.636057769,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
40.636057769,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
40.636057769,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.68,% Clocks,,,0.00,5.09,
40.636057769,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
40.636057769,S1-C4,Frontend_Bound,34.94,% Slots,,,0.00,5.38,
40.636057769,S1-C4,Backend_Bound,36.96,% Slots,,,0.00,5.38,
40.636057769,S1-C4,Retiring,17.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
40.636057769,S1-C4,Frontend_Bound.Frontend_Latency,25.23,% Slots,,rs_events.empty_end,0.00,5.37,
40.636057769,S1-C4,Backend_Bound.Memory_Bound,10.24,% Slots,,,0.00,5.37,
40.636057769,S1-C4,Backend_Bound.Core_Bound,26.72,% Slots,,,0.00,5.37,<==
40.636057769,S1-C4,Retiring.Microcode_Sequencer,13.70,% Slots,,idq.ms_uops,0.00,5.09,
40.636057769,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.09,
40.636057769,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
40.636057769,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.40,% Clocks,,idq.ms_switches,0.00,5.09,
40.636057769,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
40.636057769,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
40.636057769,S1-C5,Frontend_Bound,33.71,% Slots,,,0.00,5.38,<==
40.636057769,S1-C5,Backend_Bound,14.51,% Slots,,,0.00,5.38,
40.636057769,S1-C5,Frontend_Bound.Frontend_Latency,16.00,% Slots,,rs_events.empty_end,0.00,5.38,
40.636057769,S1-C5,Frontend_Bound.Frontend_Bandwidth,19.75,% Slots,,,0.00,5.38,
40.636057769,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.09,
40.636057769,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
40.636057769,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.92,% Core_Clocks,,,0.00,5.37,
40.636057769,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
40.636057769,S1-C6,Frontend_Bound,28.99,% Slots,,,0.00,5.39,
40.636057769,S1-C6,Backend_Bound,36.46,% Slots,,,0.00,5.39,<==
40.636057769,S1-C6,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.37,
40.636057769,S1-C6,Backend_Bound.Memory_Bound,17.90,% Slots,,,0.00,5.37,
40.636057769,S1-C6,Backend_Bound.Core_Bound,18.57,% Slots,,,0.00,5.37,
40.636057769,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.18,% Clocks,,,0.00,5.08,
40.636057769,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
40.636057769,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
40.636057769,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
40.636057769,S1-C7,Frontend_Bound,32.16,% Slots,,,0.00,5.38,
40.636057769,S1-C7,Backend_Bound,43.15,% Slots,,,0.00,5.38,
40.636057769,S1-C7,Retiring,16.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
40.636057769,S1-C7,Frontend_Bound.Frontend_Latency,33.67,% Slots,,rs_events.empty_end,0.00,5.37,
40.636057769,S1-C7,Backend_Bound.Memory_Bound,24.81,% Slots,,,0.00,5.37,
40.636057769,S1-C7,Backend_Bound.Core_Bound,18.34,% Slots,,,0.00,5.37,
40.636057769,S1-C7,Retiring.Microcode_Sequencer,13.92,% Slots,,idq.ms_uops,0.00,5.09,
40.636057769,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.09,
40.636057769,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
40.636057769,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.19,% Clocks,,idq.ms_switches,0.00,5.09,
40.636057769,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
40.636057769,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
40.636057769,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.25,% Clocks,,,0.00,5.09,
40.636057769,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
40.636057769,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
40.636057769,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
40.636057769,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
40.636057769,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
40.636057769,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
40.636057769,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
40.636057769,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
40.636057769,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
40.636057769,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
40.636057769,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
40.636057769,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
40.636057769,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
40.636057769,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
40.636057769,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
40.636057769,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
40.636057769,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
42.137847972,S0-C0,Backend_Bound,64.93,% Slots,,,0.00,5.04,
42.137847972,S0-C0,Retiring,34.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.137847972,S0-C0,Backend_Bound.Memory_Bound,49.12,% Slots,,,0.00,5.04,<==
42.137847972,S0-C0,Backend_Bound.Core_Bound,15.82,% Slots,,,0.00,5.04,
42.137847972,S0-C0,Retiring.Microcode_Sequencer,5.97,% Slots,,idq.ms_uops,0.00,5.31,
42.137847972,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.34,% Clocks,,idq.ms_switches,0.00,5.32,
42.137847972,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
42.137847972,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
42.137847972,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.91,% Clocks,,,0.00,5.13,
42.137847972,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
42.137847972,S0-C1,Frontend_Bound,39.79,% Slots,,,0.00,5.05,
42.137847972,S0-C1,Backend_Bound,35.01,% Slots,,,0.00,5.05,
42.137847972,S0-C1,Retiring,18.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.137847972,S0-C1,Frontend_Bound.Frontend_Latency,31.79,% Slots,,rs_events.empty_end,0.00,5.05,
42.137847972,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.99,% Slots,,,0.00,5.05,
42.137847972,S0-C1,Backend_Bound.Memory_Bound,24.65,% Slots,,,0.00,5.05,
42.137847972,S0-C1,Backend_Bound.Core_Bound,10.37,% Slots,,,0.00,5.05,
42.137847972,S0-C1,Retiring.Microcode_Sequencer,8.78,% Slots,,idq.ms_uops,0.00,5.31,
42.137847972,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.45,% Clocks,,,0.00,5.32,
42.137847972,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
42.137847972,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.22,% Clocks,,idq.ms_switches,0.00,5.32,
42.137847972,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.79,% Core_Clocks,,,0.00,5.33,
42.137847972,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
42.137847972,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
42.137847972,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
42.137847972,S0-C2,Frontend_Bound,38.36,% Slots,,,0.00,5.04,
42.137847972,S0-C2,Backend_Bound,38.89,% Slots,,,0.00,5.04,
42.137847972,S0-C2,Retiring,16.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.137847972,S0-C2,Frontend_Bound.Frontend_Latency,32.95,% Slots,,rs_events.empty_end,0.00,5.04,
42.137847972,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.04,
42.137847972,S0-C2,Backend_Bound.Memory_Bound,30.04,% Slots,,,0.00,5.04,<==
42.137847972,S0-C2,Retiring.Microcode_Sequencer,12.52,% Slots,,idq.ms_uops,0.00,5.31,
42.137847972,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.13,% Clocks,,,0.00,5.32,
42.137847972,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
42.137847972,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.98,% Clocks,,idq.ms_switches,0.00,5.32,
42.137847972,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.89,% Core_Clocks,,,0.00,5.33,
42.137847972,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
42.137847972,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
42.137847972,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
42.137847972,S0-C3,Frontend_Bound,37.23,% Slots,,,0.00,5.04,
42.137847972,S0-C3,Backend_Bound,38.99,% Slots,,,0.00,5.04,
42.137847972,S0-C3,Retiring,16.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.137847972,S0-C3,Frontend_Bound.Frontend_Latency,27.94,% Slots,,rs_events.empty_end,0.00,5.04,
42.137847972,S0-C3,Backend_Bound.Memory_Bound,22.65,% Slots,,,0.00,5.04,
42.137847972,S0-C3,Backend_Bound.Core_Bound,16.34,% Slots,,,0.00,5.04,
42.137847972,S0-C3,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.31,
42.137847972,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.95,% Clocks,,,0.00,5.32,
42.137847972,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.21,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.33,
42.137847972,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
42.137847972,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.19,% Clocks,,idq.ms_switches,0.00,5.32,
42.137847972,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
42.137847972,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
42.137847972,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.35,% Clocks,,,0.00,5.33,
42.137847972,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
42.137847972,S0-C4,Frontend_Bound,36.50,% Slots,,,0.00,5.04,
42.137847972,S0-C4,Backend_Bound,39.76,% Slots,,,0.00,5.04,
42.137847972,S0-C4,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.137847972,S0-C4,Frontend_Bound.Frontend_Latency,35.03,% Slots,,rs_events.empty_end,0.00,5.04,
42.137847972,S0-C4,Backend_Bound.Memory_Bound,25.10,% Slots,,,0.00,5.04,
42.137847972,S0-C4,Backend_Bound.Core_Bound,14.66,% Slots,,,0.00,5.04,
42.137847972,S0-C4,Retiring.Microcode_Sequencer,10.66,% Slots,,idq.ms_uops,0.00,5.31,
42.137847972,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.12,% Clocks,,,0.00,5.32,
42.137847972,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
42.137847972,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.25,% Clocks,,idq.ms_switches,0.00,5.32,
42.137847972,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
42.137847972,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
42.137847972,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.40,% Clocks,,,0.00,5.33,
42.137847972,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
42.137847972,S0-C5,Frontend_Bound,33.73,% Slots,,,0.00,5.04,
42.137847972,S0-C5,Backend_Bound,41.99,% Slots,,,0.00,5.04,
42.137847972,S0-C5,Retiring,15.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.137847972,S0-C5,Frontend_Bound.Frontend_Latency,45.04,% Slots,,rs_events.empty_end,0.00,5.04,
42.137847972,S0-C5,Backend_Bound.Memory_Bound,29.81,% Slots,,,0.00,5.04,
42.137847972,S0-C5,Backend_Bound.Core_Bound,12.18,% Slots,,,0.00,5.04,
42.137847972,S0-C5,Retiring.Microcode_Sequencer,11.83,% Slots,,idq.ms_uops,0.00,5.31,
42.137847972,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,18.34,% Clocks,,,0.00,5.32,
42.137847972,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.67,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
42.137847972,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
42.137847972,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.52,% Clocks,,idq.ms_switches,0.00,5.32,
42.137847972,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
42.137847972,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
42.137847972,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
42.137847972,S0-C6,Frontend_Bound,34.62,% Slots,,,0.00,5.04,
42.137847972,S0-C6,Backend_Bound,41.12,% Slots,,,0.00,5.04,
42.137847972,S0-C6,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.137847972,S0-C6,Frontend_Bound.Frontend_Latency,51.21,% Slots,,rs_events.empty_end,0.00,5.04,
42.137847972,S0-C6,Backend_Bound.Memory_Bound,39.75,% Slots,,,0.00,5.04,
42.137847972,S0-C6,Retiring.Microcode_Sequencer,12.77,% Slots,,idq.ms_uops,0.00,5.31,
42.137847972,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.63,% Clocks,,,0.00,5.33,
42.137847972,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
42.137847972,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.07,% Clocks,,idq.ms_switches,0.00,5.33,
42.137847972,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
42.137847972,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
42.137847972,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
42.137847972,S0-C7,Frontend_Bound,33.23,% Slots,,,0.00,5.04,
42.137847972,S0-C7,Backend_Bound,42.56,% Slots,,,0.00,5.04,
42.137847972,S0-C7,Retiring,17.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.137847972,S0-C7,Frontend_Bound.Frontend_Latency,33.87,% Slots,,rs_events.empty_end,0.00,5.04,
42.137847972,S0-C7,Backend_Bound.Memory_Bound,29.41,% Slots,,,0.00,5.04,
42.137847972,S0-C7,Backend_Bound.Core_Bound,13.15,% Slots,,,0.00,5.04,
42.137847972,S0-C7,Retiring.Microcode_Sequencer,13.56,% Slots,,idq.ms_uops,0.00,5.31,
42.137847972,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.98,% Clocks,,,0.00,5.32,
42.137847972,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
42.137847972,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.51,% Clocks,,idq.ms_switches,0.00,5.32,
42.137847972,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
42.137847972,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
42.137847972,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
42.137847972,S1-C0,Backend_Bound,72.09,% Slots,,,0.00,5.04,
42.137847972,S1-C0,Retiring,15.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.137847972,S1-C0,Backend_Bound.Memory_Bound,32.53,% Slots,,,0.00,5.04,
42.137847972,S1-C0,Backend_Bound.Core_Bound,39.56,% Slots,,,0.00,5.04,<==
42.137847972,S1-C0,Retiring.Microcode_Sequencer,12.10,% Slots,,idq.ms_uops,0.00,5.31,
42.137847972,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.59,% Clocks,,idq.ms_switches,0.00,5.33,
42.137847972,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
42.137847972,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
42.137847972,S1-C1,Frontend_Bound,35.61,% Slots,,,0.00,5.05,
42.137847972,S1-C1,Backend_Bound,39.65,% Slots,,,0.00,5.05,
42.137847972,S1-C1,Retiring,19.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.137847972,S1-C1,Frontend_Bound.Frontend_Latency,30.10,% Slots,,rs_events.empty_end,0.00,5.05,
42.137847972,S1-C1,Backend_Bound.Memory_Bound,24.48,% Slots,,,0.00,5.05,
42.137847972,S1-C1,Backend_Bound.Core_Bound,15.17,% Slots,,,0.00,5.05,
42.137847972,S1-C1,Retiring.Microcode_Sequencer,15.27,% Slots,,idq.ms_uops,0.00,5.31,
42.137847972,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.33,
42.137847972,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
42.137847972,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.81,% Clocks,,idq.ms_switches,0.00,5.33,
42.137847972,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
42.137847972,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
42.137847972,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.20,% Clocks,,,0.00,5.33,
42.137847972,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
42.137847972,S1-C2,Frontend_Bound,34.85,% Slots,,,0.00,5.05,
42.137847972,S1-C2,Backend_Bound,40.43,% Slots,,,0.00,5.05,
42.137847972,S1-C2,Retiring,17.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.137847972,S1-C2,Frontend_Bound.Frontend_Latency,29.02,% Slots,,rs_events.empty_end,0.00,5.05,
42.137847972,S1-C2,Backend_Bound.Memory_Bound,24.27,% Slots,,,0.00,5.05,
42.137847972,S1-C2,Backend_Bound.Core_Bound,16.15,% Slots,,,0.00,5.05,
42.137847972,S1-C2,Retiring.Microcode_Sequencer,14.36,% Slots,,idq.ms_uops,0.00,5.31,
42.137847972,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.33,
42.137847972,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
42.137847972,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.45,% Clocks,,idq.ms_switches,0.00,5.33,
42.137847972,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
42.137847972,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
42.137847972,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.68,% Clocks,,,0.00,5.33,
42.137847972,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
42.137847972,S1-C3,Frontend_Bound,38.66,% Slots,,,0.00,5.04,
42.137847972,S1-C3,Backend_Bound,37.69,% Slots,,,0.00,5.04,
42.137847972,S1-C3,Retiring,16.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.137847972,S1-C3,Frontend_Bound.Frontend_Latency,30.02,% Slots,,rs_events.empty_end,0.00,5.04,<==
42.137847972,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.70,% Slots,,,0.00,5.04,
42.137847972,S1-C3,Backend_Bound.Memory_Bound,24.55,% Slots,,,0.00,5.04,
42.137847972,S1-C3,Backend_Bound.Core_Bound,13.14,% Slots,,,0.00,5.04,
42.137847972,S1-C3,Retiring.Microcode_Sequencer,13.28,% Slots,,idq.ms_uops,0.00,5.31,
42.137847972,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.33,
42.137847972,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
42.137847972,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.43,% Clocks,,idq.ms_switches,0.00,5.33,
42.137847972,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.75,% Core_Clocks,,,0.00,5.33,
42.137847972,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
42.137847972,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
42.137847972,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
42.137847972,S1-C4,Frontend_Bound,33.37,% Slots,,,0.00,5.04,
42.137847972,S1-C4,Backend_Bound,41.78,% Slots,,,0.00,5.04,
42.137847972,S1-C4,Retiring,30.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.137847972,S1-C4,Frontend_Bound.Frontend_Latency,36.18,% Slots,,rs_events.empty_end,0.00,5.04,
42.137847972,S1-C4,Backend_Bound.Memory_Bound,15.24,% Slots,,,0.00,5.04,
42.137847972,S1-C4,Backend_Bound.Core_Bound,26.53,% Slots,,,0.00,5.04,
42.137847972,S1-C4,Retiring.Microcode_Sequencer,9.14,% Slots,,idq.ms_uops,0.00,5.31,
42.137847972,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
42.137847972,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.77,% Clocks,,idq.ms_switches,0.00,5.33,
42.137847972,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
42.137847972,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
42.137847972,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.32,% Clocks,,,0.00,5.33,<==
42.137847972,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
42.137847972,S1-C5,Frontend_Bound,34.95,% Slots,,,0.00,5.05,<==
42.137847972,S1-C5,Bad_Speculation,10.14,% Slots,,,0.00,5.05,
42.137847972,S1-C5,Backend_Bound,13.71,% Slots,,,0.00,5.05,
42.137847972,S1-C5,Frontend_Bound.Frontend_Latency,19.21,% Slots,,rs_events.empty_end,0.00,5.05,
42.137847972,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.84,% Slots,,,0.00,5.05,
42.137847972,S1-C5,Bad_Speculation.Branch_Mispredicts,9.70,% Slots,,br_misp_retired.all_branches,0.00,5.05,
42.137847972,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.32,
42.137847972,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
42.137847972,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.71,% Core_Clocks,,,0.00,5.32,
42.137847972,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
42.137847972,S1-C6,Frontend_Bound,35.05,% Slots,,,0.00,5.05,
42.137847972,S1-C6,Backend_Bound,41.65,% Slots,,,0.00,5.05,
42.137847972,S1-C6,Retiring,16.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.137847972,S1-C6,Frontend_Bound.Frontend_Latency,27.72,% Slots,,rs_events.empty_end,0.00,5.05,
42.137847972,S1-C6,Backend_Bound.Memory_Bound,26.41,% Slots,,,0.00,5.05,
42.137847972,S1-C6,Backend_Bound.Core_Bound,15.24,% Slots,,,0.00,5.05,
42.137847972,S1-C6,Retiring.Microcode_Sequencer,13.28,% Slots,,idq.ms_uops,0.00,5.31,
42.137847972,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.33,
42.137847972,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
42.137847972,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.33,% Clocks,,idq.ms_switches,0.00,5.33,
42.137847972,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
42.137847972,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
42.137847972,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
42.137847972,S1-C7,Frontend_Bound,38.65,% Slots,,,0.00,5.04,
42.137847972,S1-C7,Backend_Bound,38.56,% Slots,,,0.00,5.04,
42.137847972,S1-C7,Retiring,21.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.137847972,S1-C7,Frontend_Bound.Frontend_Latency,25.20,% Slots,,rs_events.empty_end,0.00,5.04,<==
42.137847972,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.15,% Slots,,,0.00,5.04,
42.137847972,S1-C7,Backend_Bound.Memory_Bound,17.32,% Slots,,,0.00,5.04,
42.137847972,S1-C7,Backend_Bound.Core_Bound,21.24,% Slots,,,0.00,5.04,
42.137847972,S1-C7,Retiring.Microcode_Sequencer,8.94,% Slots,,idq.ms_uops,0.00,5.31,
42.137847972,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
42.137847972,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.01,% Clocks,,idq.ms_switches,0.00,5.32,
42.137847972,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.85,% Core_Clocks,,,0.00,5.32,
42.137847972,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
42.137847972,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
42.137847972,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.71,% Clocks,,,0.00,5.33,
42.137847972,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
42.137847972,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
42.137847972,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
42.137847972,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
42.137847972,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
42.137847972,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
42.137847972,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
42.137847972,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
42.137847972,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
42.137847972,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
42.137847972,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
42.137847972,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
42.137847972,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
42.137847972,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
42.137847972,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
42.137847972,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
42.137847972,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
45.505168021,S0-C0,Backend_Bound,50.54,% Slots,,,0.00,5.23,
45.505168021,S0-C0,Retiring,34.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
45.505168021,S0-C0,Backend_Bound.Memory_Bound,43.45,% Slots,,,0.00,5.22,
45.505168021,S0-C0,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.23,
45.505168021,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.30,% Clocks,,idq.ms_switches,0.00,5.23,
45.505168021,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
45.505168021,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
45.505168021,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
45.505168021,S0-C1,Frontend_Bound,32.22,% Slots,,,0.00,5.34,
45.505168021,S0-C1,Backend_Bound,18.13,% Slots,,,0.00,5.34,
45.505168021,S0-C1,Frontend_Bound.Frontend_Latency,17.97,% Slots,,rs_events.empty_end,0.00,5.34,
45.505168021,S0-C1,Backend_Bound.Memory_Bound,10.76,% Slots,,,0.00,5.23,
45.505168021,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.24,% Clocks,,,0.00,5.23,
45.505168021,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
45.505168021,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
45.505168021,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
45.505168021,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
45.505168021,S0-C2,Frontend_Bound,40.37,% Slots,,,0.00,5.34,
45.505168021,S0-C2,Bad_Speculation,14.93,% Slots,,,0.00,5.34,
45.505168021,S0-C2,Backend_Bound,24.29,% Slots,,,0.00,5.34,
45.505168021,S0-C2,Retiring,15.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
45.505168021,S0-C2,Frontend_Bound.Frontend_Latency,30.41,% Slots,,rs_events.empty_end,0.00,5.34,<==
45.505168021,S0-C2,Frontend_Bound.Frontend_Bandwidth,18.07,% Slots,,,0.00,5.34,
45.505168021,S0-C2,Bad_Speculation.Branch_Mispredicts,13.26,% Slots,,br_misp_retired.all_branches,0.00,5.23,
45.505168021,S0-C2,Backend_Bound.Core_Bound,41.82,% Slots,,,0.00,5.23,
45.505168021,S0-C2,Retiring.Microcode_Sequencer,11.14,% Slots,,idq.ms_uops,0.00,5.23,
45.505168021,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.23,
45.505168021,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
45.505168021,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.31,% Clocks,,idq.ms_switches,0.00,5.23,
45.505168021,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.15,% Core_Clocks,,,0.00,5.23,
45.505168021,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.71,% Core_Clocks,,,0.00,5.35,
45.505168021,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
45.505168021,S0-C3,Frontend_Bound,40.87,% Slots,,,0.00,5.34,
45.505168021,S0-C3,Bad_Speculation,11.47,% Slots,,,0.00,5.34,
45.505168021,S0-C3,Backend_Bound,21.83,% Slots,,,0.00,5.34,
45.505168021,S0-C3,Retiring,16.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
45.505168021,S0-C3,Frontend_Bound.Frontend_Bandwidth,76.72,% Slots,,,0.00,5.34,<==
45.505168021,S0-C3,Bad_Speculation.Branch_Mispredicts,10.35,% Slots,,br_misp_retired.all_branches,0.00,5.23,
45.505168021,S0-C3,Backend_Bound.Core_Bound,16.17,% Slots,,,0.00,5.23,
45.505168021,S0-C3,Retiring.Microcode_Sequencer,12.94,% Slots,,idq.ms_uops,0.00,5.22,
45.505168021,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.79,% Clocks,,idq.ms_switches,0.00,5.23,
45.505168021,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.21,% Clocks,,,0.00,5.23,
45.505168021,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
45.505168021,S0-C4,Frontend_Bound,37.60,% Slots,,,0.00,5.34,
45.505168021,S0-C4,Bad_Speculation,12.15,% Slots,,,0.00,5.34,
45.505168021,S0-C4,Backend_Bound,28.51,% Slots,,,0.00,5.34,
45.505168021,S0-C4,Retiring,14.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
45.505168021,S0-C4,Frontend_Bound.Frontend_Bandwidth,71.08,% Slots,,,0.00,5.34,
45.505168021,S0-C4,Bad_Speculation.Branch_Mispredicts,11.39,% Slots,,br_misp_retired.all_branches,0.00,5.23,
45.505168021,S0-C4,Backend_Bound.Memory_Bound,21.32,% Slots,,,0.00,5.23,
45.505168021,S0-C4,Retiring.Microcode_Sequencer,9.14,% Slots,,idq.ms_uops,0.00,5.23,
45.505168021,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.01,% Clocks,,idq.ms_switches,0.00,5.23,
45.505168021,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.85,% Core_Clocks,,,0.00,5.23,<==
45.505168021,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
45.505168021,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
45.505168021,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
45.505168021,S0-C5,Frontend_Bound,43.13,% Slots,,,0.00,5.34,
45.505168021,S0-C5,Bad_Speculation,10.52,% Slots,,,0.00,5.34,
45.505168021,S0-C5,Backend_Bound,29.61,% Slots,,,0.00,5.34,
45.505168021,S0-C5,Retiring,21.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
45.505168021,S0-C5,Frontend_Bound.Frontend_Latency,18.08,% Slots,,rs_events.empty_end,0.00,5.34,
45.505168021,S0-C5,Frontend_Bound.Frontend_Bandwidth,44.75,% Slots,,,0.00,5.34,
45.505168021,S0-C5,Bad_Speculation.Branch_Mispredicts,9.78,% Slots,,br_misp_retired.all_branches,0.00,5.23,
45.505168021,S0-C5,Backend_Bound.Memory_Bound,18.00,% Slots,,,0.00,5.23,
45.505168021,S0-C5,Backend_Bound.Core_Bound,11.61,% Slots,,,0.00,5.23,
45.505168021,S0-C5,Retiring.Microcode_Sequencer,6.92,% Slots,,idq.ms_uops,0.00,5.23,
45.505168021,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.27,% Clocks,,,0.00,5.23,
45.505168021,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
45.505168021,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.97,% Clocks,,idq.ms_switches,0.00,5.23,
45.505168021,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.39,% Core_Clocks,,,0.00,5.23,<==
45.505168021,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
45.505168021,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
45.505168021,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
45.505168021,S0-C6,Frontend_Bound,39.91,% Slots,,,0.00,5.34,
45.505168021,S0-C6,Bad_Speculation,11.33,% Slots,,,0.00,5.34,
45.505168021,S0-C6,Backend_Bound,28.38,% Slots,,,0.00,5.34,
45.505168021,S0-C6,Retiring,14.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
45.505168021,S0-C6,Frontend_Bound.Frontend_Latency,15.75,% Slots,,rs_events.empty_end,0.00,5.34,
45.505168021,S0-C6,Frontend_Bound.Frontend_Bandwidth,34.74,% Slots,,,0.00,5.34,
45.505168021,S0-C6,Bad_Speculation.Branch_Mispredicts,10.43,% Slots,,br_misp_retired.all_branches,0.00,5.23,
45.505168021,S0-C6,Backend_Bound.Memory_Bound,18.46,% Slots,,,0.00,5.23,
45.505168021,S0-C6,Retiring.Microcode_Sequencer,10.30,% Slots,,idq.ms_uops,0.00,5.23,
45.505168021,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.13,% Clocks,,,0.00,5.23,
45.505168021,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
45.505168021,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.03,% Clocks,,idq.ms_switches,0.00,5.23,
45.505168021,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.75,% Core_Clocks,,,0.00,5.23,<==
45.505168021,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
45.505168021,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
45.505168021,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
45.505168021,S0-C7,Frontend_Bound,36.07,% Slots,,,0.00,5.34,
45.505168021,S0-C7,Backend_Bound,40.57,% Slots,,,0.00,5.34,
45.505168021,S0-C7,Retiring,15.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
45.505168021,S0-C7,Frontend_Bound.Frontend_Latency,30.65,% Slots,,rs_events.empty_end,0.00,5.34,
45.505168021,S0-C7,Backend_Bound.Memory_Bound,38.35,% Slots,,,0.00,5.23,
45.505168021,S0-C7,Retiring.Microcode_Sequencer,11.30,% Slots,,idq.ms_uops,0.00,5.23,
45.505168021,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.23,
45.505168021,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
45.505168021,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.81,% Clocks,,idq.ms_switches,0.00,5.23,
45.505168021,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
45.505168021,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
45.505168021,S1-C0,Frontend_Bound,37.80,% Slots,,,0.00,5.34,
45.505168021,S1-C0,Backend_Bound,14.15,% Slots,,,0.00,5.34,
45.505168021,S1-C0,Frontend_Bound.Frontend_Latency,23.51,% Slots,,rs_events.empty_end,0.00,5.34,<==
45.505168021,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.94,% Slots,,,0.00,5.34,
45.505168021,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.23,
45.505168021,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
45.505168021,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.34,% Core_Clocks,,,0.00,5.23,
45.505168021,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
45.505168021,S1-C1,Frontend_Bound,41.22,% Slots,,,0.00,5.35,
45.505168021,S1-C1,Backend_Bound,35.61,% Slots,,,0.00,5.35,
45.505168021,S1-C1,Retiring,18.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
45.505168021,S1-C1,Frontend_Bound.Frontend_Latency,28.50,% Slots,,rs_events.empty_end,0.00,5.34,<==
45.505168021,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.35,% Slots,,,0.00,5.35,
45.505168021,S1-C1,Backend_Bound.Memory_Bound,22.69,% Slots,,,0.00,5.22,
45.505168021,S1-C1,Backend_Bound.Core_Bound,12.92,% Slots,,,0.00,5.22,
45.505168021,S1-C1,Retiring.Microcode_Sequencer,12.32,% Slots,,idq.ms_uops,0.00,5.23,
45.505168021,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.91,% Clocks,,,0.00,5.23,
45.505168021,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
45.505168021,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.82,% Clocks,,idq.ms_switches,0.00,5.23,
45.505168021,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.00,% Core_Clocks,,,0.00,5.23,
45.505168021,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
45.505168021,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
45.505168021,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.92,% Clocks,,,0.00,5.22,
45.505168021,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
45.505168021,S1-C2,Frontend_Bound,34.17,% Slots,,,0.00,5.34,
45.505168021,S1-C2,Backend_Bound,43.39,% Slots,,,0.00,5.34,
45.505168021,S1-C2,Retiring,18.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
45.505168021,S1-C2,Frontend_Bound.Frontend_Latency,20.60,% Slots,,rs_events.empty_end,0.00,5.34,
45.505168021,S1-C2,Frontend_Bound.Frontend_Bandwidth,29.67,% Slots,,,0.00,5.34,
45.505168021,S1-C2,Backend_Bound.Memory_Bound,32.19,% Slots,,,0.00,5.22,
45.505168021,S1-C2,Backend_Bound.Core_Bound,11.21,% Slots,,,0.00,5.22,
45.505168021,S1-C2,Retiring.Microcode_Sequencer,14.36,% Slots,,idq.ms_uops,0.00,5.23,
45.505168021,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.23,
45.505168021,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
45.505168021,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.23,
45.505168021,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.03,% Core_Clocks,,,0.00,5.23,
45.505168021,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
45.505168021,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
45.505168021,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.79,% Clocks,,,0.00,5.23,
45.505168021,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
45.505168021,S1-C3,Frontend_Bound,39.00,% Slots,,,0.00,5.34,
45.505168021,S1-C3,Backend_Bound,36.74,% Slots,,,0.00,5.34,
45.505168021,S1-C3,Retiring,16.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
45.505168021,S1-C3,Frontend_Bound.Frontend_Latency,31.22,% Slots,,rs_events.empty_end,0.00,5.34,<==
45.505168021,S1-C3,Backend_Bound.Memory_Bound,22.45,% Slots,,,0.00,5.23,
45.505168021,S1-C3,Backend_Bound.Core_Bound,14.29,% Slots,,,0.00,5.23,
45.505168021,S1-C3,Retiring.Microcode_Sequencer,12.55,% Slots,,idq.ms_uops,0.00,5.23,
45.505168021,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.65,% Clocks,,,0.00,5.23,
45.505168021,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
45.505168021,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.16,% Clocks,,idq.ms_switches,0.00,5.23,
45.505168021,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
45.505168021,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
45.505168021,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.29,% Clocks,,,0.00,5.23,
45.505168021,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
45.505168021,S1-C4,Frontend_Bound,30.85,% Slots,,,0.00,5.34,
45.505168021,S1-C4,Backend_Bound,38.04,% Slots,,,0.00,5.34,<==
45.505168021,S1-C4,Retiring,19.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
45.505168021,S1-C4,Frontend_Bound.Frontend_Bandwidth,72.08,% Slots,,,0.00,5.34,
45.505168021,S1-C4,Backend_Bound.Memory_Bound,19.03,% Slots,,,0.00,5.22,
45.505168021,S1-C4,Backend_Bound.Core_Bound,19.01,% Slots,,,0.00,5.22,
45.505168021,S1-C4,Retiring.Microcode_Sequencer,12.01,% Slots,,idq.ms_uops,0.00,5.23,
45.505168021,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.32,% Clocks,,idq.ms_switches,0.00,5.23,
45.505168021,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.35,% Core_Clocks,,,0.00,5.23,
45.505168021,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
45.505168021,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
45.505168021,S1-C5,Frontend_Bound,36.90,% Slots,,,0.00,5.34,
45.505168021,S1-C5,Backend_Bound,24.46,% Slots,,,0.00,5.34,
45.505168021,S1-C5,Retiring,33.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
45.505168021,S1-C5,Frontend_Bound.Frontend_Latency,21.96,% Slots,,rs_events.empty_end,0.00,5.34,<==
45.505168021,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.64,% Slots,,,0.00,5.34,
45.505168021,S1-C5,Backend_Bound.Memory_Bound,11.45,% Slots,,,0.00,5.22,
45.505168021,S1-C5,Backend_Bound.Core_Bound,13.02,% Slots,,,0.00,5.22,
45.505168021,S1-C5,Retiring.Microcode_Sequencer,5.67,% Slots,,idq.ms_uops,0.00,5.23,
45.505168021,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.18,% Clocks,,,0.00,5.23,
45.505168021,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
45.505168021,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.38,% Clocks,,idq.ms_switches,0.00,5.23,
45.505168021,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.82,% Core_Clocks,,,0.00,5.23,
45.505168021,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
45.505168021,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.06,% Clocks,,,0.00,5.23,
45.505168021,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
45.505168021,S1-C6,Frontend_Bound,29.71,% Slots,,,0.00,5.34,
45.505168021,S1-C6,Backend_Bound,35.97,% Slots,,,0.00,5.34,<==
45.505168021,S1-C6,Frontend_Bound.Frontend_Latency,16.68,% Slots,,rs_events.empty_end,0.00,5.34,
45.505168021,S1-C6,Frontend_Bound.Frontend_Bandwidth,20.82,% Slots,,,0.00,5.34,
45.505168021,S1-C6,Backend_Bound.Memory_Bound,20.16,% Slots,,,0.00,5.34,
45.505168021,S1-C6,Backend_Bound.Core_Bound,15.81,% Slots,,,0.00,5.34,
45.505168021,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.23,
45.505168021,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
45.505168021,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.97,% Core_Clocks,,,0.00,5.23,
45.505168021,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
45.505168021,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
45.505168021,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
45.505168021,S1-C7,Frontend_Bound,36.69,% Slots,,,0.00,5.35,
45.505168021,S1-C7,Backend_Bound,36.21,% Slots,,,0.00,5.34,
45.505168021,S1-C7,Retiring,18.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
45.505168021,S1-C7,Frontend_Bound.Frontend_Latency,22.73,% Slots,,rs_events.empty_end,0.00,5.35,
45.505168021,S1-C7,Frontend_Bound.Frontend_Bandwidth,52.34,% Slots,,,0.00,5.35,
45.505168021,S1-C7,Backend_Bound.Memory_Bound,31.04,% Slots,,,0.00,5.34,
45.505168021,S1-C7,Retiring.Microcode_Sequencer,13.26,% Slots,,idq.ms_uops,0.00,5.23,
45.505168021,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.38,% Clocks,,,0.00,5.23,
45.505168021,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
45.505168021,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.56,% Clocks,,idq.ms_switches,0.00,5.23,
45.505168021,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.66,% Core_Clocks,,,0.00,5.23,<==
45.505168021,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
45.505168021,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
45.505168021,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
45.505168021,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
45.505168021,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
45.505168021,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
45.505168021,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
45.505168021,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
45.505168021,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
45.505168021,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
45.505168021,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
45.505168021,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
45.505168021,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
45.505168021,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
45.505168021,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
45.505168021,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
45.505168021,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
45.505168021,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
45.505168021,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
47.046317097,S0-C0,Frontend_Bound,24.48,% Slots,,,0.00,5.21,
47.046317097,S0-C0,Backend_Bound,45.84,% Slots,,,0.00,5.21,
47.046317097,S0-C0,Retiring,25.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
47.046317097,S0-C0,Backend_Bound.Memory_Bound,19.86,% Slots,,,0.00,5.19,
47.046317097,S0-C0,Backend_Bound.Core_Bound,25.98,% Slots,,,0.00,5.19,
47.046317097,S0-C0,Retiring.Microcode_Sequencer,8.36,% Slots,,idq.ms_uops,0.00,5.36,
47.046317097,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.48,% Clocks,,idq.ms_switches,0.00,5.27,
47.046317097,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
47.046317097,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
47.046317097,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.64,% Clocks,,,0.00,5.19,<==
47.046317097,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
47.046317097,S0-C1,Frontend_Bound,51.87,% Slots,,,0.00,5.22,
47.046317097,S0-C1,Backend_Bound,24.28,% Slots,,,0.00,5.22,
47.046317097,S0-C1,Retiring,19.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
47.046317097,S0-C1,Frontend_Bound.Frontend_Latency,34.65,% Slots,,rs_events.empty_end,0.00,5.21,<==
47.046317097,S0-C1,Frontend_Bound.Frontend_Bandwidth,25.73,% Slots,,,0.00,5.21,
47.046317097,S0-C1,Backend_Bound.Memory_Bound,15.66,% Slots,,,0.00,5.21,
47.046317097,S0-C1,Retiring.Microcode_Sequencer,14.10,% Slots,,idq.ms_uops,0.00,5.36,
47.046317097,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.34,
47.046317097,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
47.046317097,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.80,% Clocks,,idq.ms_switches,0.00,5.28,
47.046317097,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.61,% Core_Clocks,,,0.00,5.2,
47.046317097,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
47.046317097,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
47.046317097,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
47.046317097,S0-C2,Frontend_Bound,36.80,% Slots,,,0.00,5.22,
47.046317097,S0-C2,Backend_Bound,39.92,% Slots,,,0.00,5.22,
47.046317097,S0-C2,Retiring,19.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
47.046317097,S0-C2,Frontend_Bound.Frontend_Latency,38.78,% Slots,,rs_events.empty_end,0.00,5.21,
47.046317097,S0-C2,Backend_Bound.Memory_Bound,23.17,% Slots,,,0.00,5.21,
47.046317097,S0-C2,Backend_Bound.Core_Bound,16.75,% Slots,,,0.00,5.21,
47.046317097,S0-C2,Retiring.Microcode_Sequencer,14.56,% Slots,,idq.ms_uops,0.00,5.36,
47.046317097,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.90,% Clocks,,,0.00,5.34,
47.046317097,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
47.046317097,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.44,% Clocks,,idq.ms_switches,0.00,5.28,
47.046317097,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
47.046317097,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
47.046317097,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.67,% Clocks,,,0.00,5.19,
47.046317097,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
47.046317097,S0-C3,Frontend_Bound,33.87,% Slots,,,0.00,5.21,
47.046317097,S0-C3,Backend_Bound,41.95,% Slots,,,0.00,5.21,
47.046317097,S0-C3,Retiring,18.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
47.046317097,S0-C3,Frontend_Bound.Frontend_Latency,49.44,% Slots,,rs_events.empty_end,0.00,5.21,
47.046317097,S0-C3,Backend_Bound.Memory_Bound,18.47,% Slots,,,0.00,5.2,
47.046317097,S0-C3,Backend_Bound.Core_Bound,23.48,% Slots,,,0.00,5.2,<==
47.046317097,S0-C3,Retiring.Microcode_Sequencer,13.28,% Slots,,idq.ms_uops,0.00,5.36,
47.046317097,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.58,% Clocks,,,0.00,5.35,
47.046317097,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
47.046317097,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.40,% Clocks,,idq.ms_switches,0.00,5.28,
47.046317097,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
47.046317097,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
47.046317097,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
47.046317097,S0-C4,Frontend_Bound,37.38,% Slots,,,0.00,5.21,
47.046317097,S0-C4,Backend_Bound,39.38,% Slots,,,0.00,5.21,
47.046317097,S0-C4,Retiring,17.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
47.046317097,S0-C4,Frontend_Bound.Frontend_Latency,36.07,% Slots,,rs_events.empty_end,0.00,5.21,
47.046317097,S0-C4,Backend_Bound.Memory_Bound,24.22,% Slots,,,0.00,5.2,
47.046317097,S0-C4,Backend_Bound.Core_Bound,15.16,% Slots,,,0.00,5.2,
47.046317097,S0-C4,Retiring.Microcode_Sequencer,12.69,% Slots,,idq.ms_uops,0.00,5.36,
47.046317097,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.60,% Clocks,,,0.00,5.35,
47.046317097,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
47.046317097,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.16,% Clocks,,idq.ms_switches,0.00,5.29,
47.046317097,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
47.046317097,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
47.046317097,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
47.046317097,S0-C5,Frontend_Bound,36.21,% Slots,,,0.00,5.22,
47.046317097,S0-C5,Backend_Bound,40.52,% Slots,,,0.00,5.22,
47.046317097,S0-C5,Retiring,19.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
47.046317097,S0-C5,Frontend_Bound.Frontend_Latency,41.90,% Slots,,rs_events.empty_end,0.00,5.21,
47.046317097,S0-C5,Backend_Bound.Memory_Bound,24.80,% Slots,,,0.00,5.2,
47.046317097,S0-C5,Backend_Bound.Core_Bound,15.72,% Slots,,,0.00,5.2,
47.046317097,S0-C5,Retiring.Microcode_Sequencer,14.38,% Slots,,idq.ms_uops,0.00,5.37,
47.046317097,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.17,% Clocks,,,0.00,5.35,
47.046317097,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
47.046317097,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.31,% Clocks,,idq.ms_switches,0.00,5.29,
47.046317097,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
47.046317097,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
47.046317097,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
47.046317097,S0-C6,Frontend_Bound,34.93,% Slots,,,0.00,5.22,
47.046317097,S0-C6,Backend_Bound,41.99,% Slots,,,0.00,5.22,
47.046317097,S0-C6,Retiring,19.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
47.046317097,S0-C6,Frontend_Bound.Frontend_Latency,41.52,% Slots,,rs_events.empty_end,0.00,5.21,
47.046317097,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.81,% Slots,,,0.00,5.22,
47.046317097,S0-C6,Backend_Bound.Memory_Bound,24.09,% Slots,,,0.00,5.2,
47.046317097,S0-C6,Backend_Bound.Core_Bound,17.90,% Slots,,,0.00,5.2,
47.046317097,S0-C6,Retiring.Microcode_Sequencer,14.94,% Slots,,idq.ms_uops,0.00,5.37,
47.046317097,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.35,
47.046317097,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
47.046317097,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.09,% Clocks,,idq.ms_switches,0.00,5.29,
47.046317097,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.88,% Core_Clocks,,,0.00,5.2,
47.046317097,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
47.046317097,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
47.046317097,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.69,% Clocks,,,0.00,5.19,
47.046317097,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
47.046317097,S0-C7,Frontend_Bound,32.87,% Slots,,,0.00,5.22,
47.046317097,S0-C7,Backend_Bound,43.74,% Slots,,,0.00,5.22,<==
47.046317097,S0-C7,Retiring,19.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
47.046317097,S0-C7,Frontend_Bound.Frontend_Latency,34.00,% Slots,,rs_events.empty_end,0.00,5.21,
47.046317097,S0-C7,Backend_Bound.Memory_Bound,23.90,% Slots,,,0.00,5.2,
47.046317097,S0-C7,Backend_Bound.Core_Bound,19.84,% Slots,,,0.00,5.2,
47.046317097,S0-C7,Retiring.Microcode_Sequencer,15.35,% Slots,,idq.ms_uops,0.00,5.37,
47.046317097,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.47,% Clocks,,,0.00,5.35,
47.046317097,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
47.046317097,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.74,% Clocks,,idq.ms_switches,0.00,5.29,
47.046317097,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
47.046317097,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
47.046317097,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
47.046317097,S1-C0,Frontend_Bound,37.89,% Slots,,,0.00,5.21,
47.046317097,S1-C0,Backend_Bound,12.02,% Slots,,,0.00,5.21,
47.046317097,S1-C0,Frontend_Bound.Frontend_Latency,22.64,% Slots,,rs_events.empty_end,0.00,5.21,<==
47.046317097,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.79,% Slots,,,0.00,5.21,
47.046317097,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.36,
47.046317097,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
47.046317097,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.85,% Core_Clocks,,,0.00,5.2,
47.046317097,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
47.046317097,S1-C1,Frontend_Bound,36.03,% Slots,,,0.00,5.22,
47.046317097,S1-C1,Backend_Bound,39.61,% Slots,,,0.00,5.22,<==
47.046317097,S1-C1,Retiring,29.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
47.046317097,S1-C1,Frontend_Bound.Frontend_Latency,30.51,% Slots,,rs_events.empty_end,0.00,5.21,
47.046317097,S1-C1,Backend_Bound.Memory_Bound,18.27,% Slots,,,0.00,5.21,
47.046317097,S1-C1,Backend_Bound.Core_Bound,21.34,% Slots,,,0.00,5.21,
47.046317097,S1-C1,Retiring.Microcode_Sequencer,9.99,% Slots,,idq.ms_uops,0.00,5.37,
47.046317097,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.02,% Clocks,,,0.00,5.37,
47.046317097,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
47.046317097,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,0.00,5.3,
47.046317097,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
47.046317097,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
47.046317097,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.83,% Clocks,,,0.00,5.19,
47.046317097,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
47.046317097,S1-C2,Frontend_Bound,29.03,% Slots,,,0.00,5.22,
47.046317097,S1-C2,Backend_Bound,45.92,% Slots,,,0.00,5.22,
47.046317097,S1-C2,Retiring,29.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
47.046317097,S1-C2,Frontend_Bound.Frontend_Latency,25.02,% Slots,,rs_events.empty_end,0.00,5.21,
47.046317097,S1-C2,Backend_Bound.Memory_Bound,45.71,% Slots,,,0.00,5.2,
47.046317097,S1-C2,Retiring.Microcode_Sequencer,11.01,% Slots,,idq.ms_uops,0.00,5.38,
47.046317097,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
47.046317097,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.70,% Clocks,,idq.ms_switches,0.00,5.3,
47.046317097,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
47.046317097,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
47.046317097,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
47.046317097,S1-C3,Frontend_Bound,36.60,% Slots,,,0.00,5.22,
47.046317097,S1-C3,Backend_Bound,39.54,% Slots,,,0.00,5.22,<==
47.046317097,S1-C3,Retiring,29.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
47.046317097,S1-C3,Frontend_Bound.Frontend_Latency,38.12,% Slots,,rs_events.empty_end,0.00,5.21,
47.046317097,S1-C3,Backend_Bound.Memory_Bound,22.11,% Slots,,,0.00,5.21,
47.046317097,S1-C3,Backend_Bound.Core_Bound,17.43,% Slots,,,0.00,5.21,
47.046317097,S1-C3,Retiring.Microcode_Sequencer,12.01,% Slots,,idq.ms_uops,0.00,5.38,
47.046317097,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.36,
47.046317097,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
47.046317097,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.71,% Clocks,,idq.ms_switches,0.00,5.3,
47.046317097,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
47.046317097,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
47.046317097,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.80,% Clocks,,,0.00,5.2,
47.046317097,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
47.046317097,S1-C4,Frontend_Bound,34.55,% Slots,,,0.00,5.21,
47.046317097,S1-C4,Backend_Bound,31.25,% Slots,,,0.00,5.21,
47.046317097,S1-C4,Retiring,50.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
47.046317097,S1-C4,Frontend_Bound.Frontend_Latency,23.23,% Slots,,rs_events.empty_end,0.00,5.21,
47.046317097,S1-C4,Retiring.Microcode_Sequencer,12.27,% Slots,,idq.ms_uops,0.00,5.38,<==
47.046317097,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.62,% Clocks,,idq.ms_switches,0.00,5.3,
47.046317097,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
47.046317097,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
47.046317097,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
47.046317097,S1-C5,Frontend_Bound,37.42,% Slots,,,0.00,5.22,
47.046317097,S1-C5,Backend_Bound,38.75,% Slots,,,0.00,5.22,<==
47.046317097,S1-C5,Retiring,29.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
47.046317097,S1-C5,Frontend_Bound.Frontend_Latency,29.71,% Slots,,rs_events.empty_end,0.00,5.21,
47.046317097,S1-C5,Backend_Bound.Memory_Bound,18.16,% Slots,,,0.00,5.21,
47.046317097,S1-C5,Backend_Bound.Core_Bound,20.59,% Slots,,,0.00,5.21,
47.046317097,S1-C5,Retiring.Microcode_Sequencer,11.74,% Slots,,idq.ms_uops,0.00,5.38,
47.046317097,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.97,% Clocks,,,0.00,5.37,
47.046317097,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
47.046317097,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.99,% Clocks,,idq.ms_switches,0.00,5.3,
47.046317097,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
47.046317097,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
47.046317097,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.42,% Clocks,,,0.00,5.19,
47.046317097,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
47.046317097,S1-C6,Frontend_Bound,28.43,% Slots,,,0.00,5.22,
47.046317097,S1-C6,Backend_Bound,36.44,% Slots,,,0.00,5.22,
47.046317097,S1-C6,Frontend_Bound.Frontend_Latency,20.32,% Slots,,rs_events.empty_end,0.00,5.21,
47.046317097,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.80,% Slots,,,0.00,5.22,
47.046317097,S1-C6,Backend_Bound.Memory_Bound,30.31,% Slots,,,0.00,5.21,
47.046317097,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.45,% Clocks,,,0.00,5.37,
47.046317097,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
47.046317097,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.14,% Core_Clocks,,,0.00,5.2,
47.046317097,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.47,% Core_Clocks,,,0.00,5.2,
47.046317097,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,<==
47.046317097,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
47.046317097,S1-C7,Frontend_Bound,38.47,% Slots,,,0.00,5.22,
47.046317097,S1-C7,Backend_Bound,38.21,% Slots,,,0.00,5.22,
47.046317097,S1-C7,Retiring,29.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
47.046317097,S1-C7,Frontend_Bound.Frontend_Latency,27.18,% Slots,,rs_events.empty_end,0.00,5.21,
47.046317097,S1-C7,Backend_Bound.Memory_Bound,22.55,% Slots,,,0.00,5.21,
47.046317097,S1-C7,Backend_Bound.Core_Bound,15.66,% Slots,,,0.00,5.21,
47.046317097,S1-C7,Retiring.Microcode_Sequencer,11.97,% Slots,,idq.ms_uops,0.00,5.39,
47.046317097,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
47.046317097,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.44,% Clocks,,idq.ms_switches,0.00,5.31,
47.046317097,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
47.046317097,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
47.046317097,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.66,% Clocks,,,0.00,5.2,
47.046317097,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
47.046317097,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
47.046317097,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
47.046317097,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
47.046317097,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
47.046317097,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
47.046317097,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
47.046317097,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
47.046317097,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
47.046317097,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
47.046317097,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
47.046317097,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
47.046317097,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
47.046317097,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
47.046317097,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
47.046317097,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
47.046317097,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
48.720177354,S0-C0,Frontend_Bound,29.94,% Slots,,,0.00,5.24,
48.720177354,S0-C0,Bad_Speculation,10.51,% Slots,,,0.00,5.24,
48.720177354,S0-C0,Backend_Bound,30.79,% Slots,,,0.00,5.24,<==
48.720177354,S0-C0,Frontend_Bound.Frontend_Latency,16.66,% Slots,,rs_events.empty_end,0.00,5.24,
48.720177354,S0-C0,Bad_Speculation.Branch_Mispredicts,10.14,% Slots,,br_misp_retired.all_branches,0.00,5.24,
48.720177354,S0-C0,Backend_Bound.Memory_Bound,14.95,% Slots,,,0.00,5.24,
48.720177354,S0-C0,Backend_Bound.Core_Bound,15.85,% Slots,,,0.00,5.24,
48.720177354,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.59,% Clocks,,,0.00,5.25,
48.720177354,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
48.720177354,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.720177354,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
48.720177354,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
48.720177354,S0-C1,Frontend_Bound,33.43,% Slots,,,0.00,5.24,
48.720177354,S0-C1,Backend_Bound,38.15,% Slots,,,0.00,5.24,
48.720177354,S0-C1,Retiring,27.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
48.720177354,S0-C1,Frontend_Bound.Frontend_Latency,22.23,% Slots,,rs_events.empty_end,0.00,5.24,
48.720177354,S0-C1,Backend_Bound.Memory_Bound,61.14,% Slots,,,0.00,5.24,<==
48.720177354,S0-C1,Retiring.Microcode_Sequencer,4.10,% Slots,,idq.ms_uops,0.00,5.25,
48.720177354,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.25,
48.720177354,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
48.720177354,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.38,% Clocks,,idq.ms_switches,0.00,5.25,
48.720177354,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.720177354,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
48.720177354,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
48.720177354,S0-C2,Frontend_Bound,27.37,% Slots,,,0.00,5.24,
48.720177354,S0-C2,Bad_Speculation,15.51,% Slots,,,0.00,5.24,
48.720177354,S0-C2,Backend_Bound,37.21,% Slots,,,0.00,5.24,<==
48.720177354,S0-C2,Retiring,31.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
48.720177354,S0-C2,Frontend_Bound.Frontend_Latency,20.28,% Slots,,rs_events.empty_end,0.00,5.24,
48.720177354,S0-C2,Bad_Speculation.Branch_Mispredicts,15.16,% Slots,,br_misp_retired.all_branches,0.00,5.24,
48.720177354,S0-C2,Backend_Bound.Memory_Bound,20.79,% Slots,,,0.00,5.24,
48.720177354,S0-C2,Backend_Bound.Core_Bound,16.42,% Slots,,,0.00,5.24,
48.720177354,S0-C2,Retiring.Microcode_Sequencer,3.43,% Slots,,idq.ms_uops,0.00,5.25,
48.720177354,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
48.720177354,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.33,% Clocks,,idq.ms_switches,0.00,5.25,
48.720177354,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.720177354,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
48.720177354,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
48.720177354,S0-C3,Frontend_Bound,44.90,% Slots,,,0.00,5.25,
48.720177354,S0-C3,Backend_Bound,23.10,% Slots,,,0.00,5.25,
48.720177354,S0-C3,Retiring,25.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
48.720177354,S0-C3,Frontend_Bound.Frontend_Latency,31.29,% Slots,,rs_events.empty_end,0.00,5.25,<==
48.720177354,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.10,% Slots,,,0.00,5.25,
48.720177354,S0-C3,Backend_Bound.Memory_Bound,19.21,% Slots,,,0.00,5.25,
48.720177354,S0-C3,Retiring.Microcode_Sequencer,3.84,% Slots,,idq.ms_uops,0.00,5.25,
48.720177354,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.25,
48.720177354,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
48.720177354,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.95,% Clocks,,idq.ms_switches,0.00,5.25,
48.720177354,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.34,% Core_Clocks,,,0.00,5.26,
48.720177354,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.720177354,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,12.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
48.720177354,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
48.720177354,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
48.720177354,S0-C4,Frontend_Bound,36.65,% Slots,,,0.00,5.25,
48.720177354,S0-C4,Backend_Bound,33.78,% Slots,,,0.00,5.25,
48.720177354,S0-C4,Retiring,32.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
48.720177354,S0-C4,Frontend_Bound.Frontend_Latency,27.81,% Slots,,rs_events.empty_end,0.00,5.25,<==
48.720177354,S0-C4,Backend_Bound.Memory_Bound,14.41,% Slots,,,0.00,5.25,
48.720177354,S0-C4,Backend_Bound.Core_Bound,19.37,% Slots,,,0.00,5.25,
48.720177354,S0-C4,Retiring.Microcode_Sequencer,4.78,% Slots,,idq.ms_uops,0.00,5.25,
48.720177354,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
48.720177354,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.95,% Clocks,,idq.ms_switches,0.00,5.25,
48.720177354,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.720177354,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
48.720177354,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
48.720177354,S0-C5,Frontend_Bound,30.82,% Slots,,,0.00,5.25,
48.720177354,S0-C5,Bad_Speculation,15.91,% Slots,,,0.00,5.25,
48.720177354,S0-C5,Backend_Bound,24.47,% Slots,,,0.00,5.25,
48.720177354,S0-C5,Retiring,27.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
48.720177354,S0-C5,Frontend_Bound.Frontend_Latency,16.63,% Slots,,rs_events.empty_end,0.00,5.25,<==
48.720177354,S0-C5,Bad_Speculation.Branch_Mispredicts,15.75,% Slots,,br_misp_retired.all_branches,0.00,5.25,
48.720177354,S0-C5,Backend_Bound.Memory_Bound,14.57,% Slots,,,0.00,5.25,
48.720177354,S0-C5,Retiring.Microcode_Sequencer,5.97,% Slots,,idq.ms_uops,0.00,5.25,
48.720177354,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.32,% Clocks,,,0.00,5.26,
48.720177354,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
48.720177354,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.39,% Clocks,,idq.ms_switches,0.00,5.26,
48.720177354,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
48.720177354,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
48.720177354,S0-C6,Frontend_Bound,28.54,% Slots,,,0.00,5.25,
48.720177354,S0-C6,Bad_Speculation,22.46,% Slots,,,0.00,5.25,
48.720177354,S0-C6,Backend_Bound,25.58,% Slots,,,0.00,5.25,
48.720177354,S0-C6,Retiring,30.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
48.720177354,S0-C6,Frontend_Bound.Frontend_Latency,27.85,% Slots,,rs_events.empty_end,0.00,5.25,
48.720177354,S0-C6,Bad_Speculation.Branch_Mispredicts,22.20,% Slots,,br_misp_retired.all_branches,0.00,5.25,
48.720177354,S0-C6,Backend_Bound.Memory_Bound,11.60,% Slots,,,0.00,5.25,
48.720177354,S0-C6,Backend_Bound.Core_Bound,13.98,% Slots,,,0.00,5.25,
48.720177354,S0-C6,Retiring.Microcode_Sequencer,3.18,% Slots,,idq.ms_uops,0.00,5.26,<==
48.720177354,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.25,
48.720177354,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
48.720177354,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.81,% Clocks,,idq.ms_switches,0.00,5.25,
48.720177354,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
48.720177354,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
48.720177354,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
48.720177354,S0-C7,Frontend_Bound,27.21,% Slots,,,0.00,5.25,
48.720177354,S0-C7,Bad_Speculation,20.18,% Slots,,,0.00,5.25,
48.720177354,S0-C7,Backend_Bound,23.60,% Slots,,,0.00,5.25,
48.720177354,S0-C7,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
48.720177354,S0-C7,Frontend_Bound.Frontend_Latency,28.93,% Slots,,rs_events.empty_end,0.00,5.25,<==
48.720177354,S0-C7,Bad_Speculation.Branch_Mispredicts,19.94,% Slots,,br_misp_retired.all_branches,0.00,5.25,
48.720177354,S0-C7,Backend_Bound.Memory_Bound,11.03,% Slots,,,0.00,5.25,
48.720177354,S0-C7,Backend_Bound.Core_Bound,12.57,% Slots,,,0.00,5.25,
48.720177354,S0-C7,Retiring.Microcode_Sequencer,5.31,% Slots,,idq.ms_uops,0.00,5.25,
48.720177354,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.73,% Clocks,,,0.00,5.25,
48.720177354,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
48.720177354,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.66,% Clocks,,idq.ms_switches,0.00,5.25,
48.720177354,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.720177354,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
48.720177354,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
48.720177354,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
48.720177354,S1-C0,Frontend_Bound,36.21,% Slots,,,0.00,5.25,
48.720177354,S1-C0,Backend_Bound,16.46,% Slots,,,0.00,5.25,
48.720177354,S1-C0,Frontend_Bound.Frontend_Latency,22.80,% Slots,,rs_events.empty_end,0.00,5.25,<==
48.720177354,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.38,% Slots,,,0.00,5.25,
48.720177354,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.26,
48.720177354,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
48.720177354,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.47,% Core_Clocks,,,0.00,5.26,
48.720177354,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
48.720177354,S1-C1,Frontend_Bound,26.65,% Slots,,,0.00,5.25,
48.720177354,S1-C1,Bad_Speculation,10.37,% Slots,,,0.00,5.25,
48.720177354,S1-C1,Backend_Bound,38.76,% Slots,,,0.00,5.25,
48.720177354,S1-C1,Bad_Speculation.Branch_Mispredicts,10.11,% Slots,,br_misp_retired.all_branches,0.00,5.25,
48.720177354,S1-C1,Backend_Bound.Memory_Bound,13.41,% Slots,,,0.00,5.25,
48.720177354,S1-C1,Backend_Bound.Core_Bound,25.35,% Slots,,,0.00,5.25,<==
48.720177354,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.720177354,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
48.720177354,S1-C2,Bad_Speculation,14.08,% Slots,,,0.00,5.25,
48.720177354,S1-C2,Bad_Speculation.Branch_Mispredicts,13.94,% Slots,,br_misp_retired.all_branches,0.00,5.25,
48.720177354,S1-C2,Backend_Bound,37.53,% Slots,,,0.00,5.25,
48.720177354,S1-C2,Backend_Bound.Memory_Bound,14.10,% Slots,,,0.00,5.25,
48.720177354,S1-C2,Backend_Bound.Core_Bound,23.43,% Slots,,,0.00,5.25,<==
48.720177354,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
48.720177354,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
48.720177354,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
48.720177354,S1-C3,Frontend_Bound,26.09,% Slots,,,0.00,5.25,
48.720177354,S1-C3,Bad_Speculation,12.75,% Slots,,,0.00,5.25,
48.720177354,S1-C3,Backend_Bound,27.07,% Slots,,,0.00,5.25,
48.720177354,S1-C3,Frontend_Bound.Frontend_Bandwidth,45.94,% Slots,,,0.00,5.25,
48.720177354,S1-C3,Bad_Speculation.Branch_Mispredicts,12.38,% Slots,,br_misp_retired.all_branches,0.00,5.25,
48.720177354,S1-C3,Backend_Bound.Memory_Bound,58.90,% Slots,,,0.00,5.25,
48.720177354,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.90,% Core_Clocks,,,0.00,5.26,
48.720177354,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
48.720177354,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
48.720177354,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
48.720177354,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
48.720177354,S1-C4,Frontend_Bound,35.40,% Slots,,,0.00,5.24,<==
48.720177354,S1-C4,Backend_Bound,34.25,% Slots,,,0.00,5.24,
48.720177354,S1-C4,Backend_Bound.Memory_Bound,14.18,% Slots,,,0.00,5.24,
48.720177354,S1-C4,Backend_Bound.Core_Bound,20.07,% Slots,,,0.00,5.24,
48.720177354,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
48.720177354,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
48.720177354,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
48.720177354,S1-C5,Frontend_Bound,41.74,% Slots,,,0.00,5.25,
48.720177354,S1-C5,Bad_Speculation,14.60,% Slots,,,0.00,5.25,
48.720177354,S1-C5,Backend_Bound,14.96,% Slots,,,0.00,5.25,
48.720177354,S1-C5,Retiring,25.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
48.720177354,S1-C5,Frontend_Bound.Frontend_Latency,38.77,% Slots,,rs_events.empty_end,0.00,5.25,
48.720177354,S1-C5,Bad_Speculation.Branch_Mispredicts,14.31,% Slots,,br_misp_retired.all_branches,0.00,5.25,
48.720177354,S1-C5,Retiring.Microcode_Sequencer,6.55,% Slots,,idq.ms_uops,0.00,5.24,
48.720177354,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.23,% Clocks,,,0.00,5.25,
48.720177354,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
48.720177354,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.15,% Clocks,,idq.ms_switches,0.00,5.25,<==
48.720177354,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
48.720177354,S1-C6,Frontend_Bound,28.73,% Slots,,,0.00,5.25,
48.720177354,S1-C6,Bad_Speculation,20.38,% Slots,,,0.00,5.25,
48.720177354,S1-C6,Backend_Bound,25.20,% Slots,,,0.00,5.25,
48.720177354,S1-C6,Retiring,32.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
48.720177354,S1-C6,Frontend_Bound.Frontend_Latency,31.01,% Slots,,rs_events.empty_end,0.00,5.24,
48.720177354,S1-C6,Bad_Speculation.Branch_Mispredicts,20.11,% Slots,,br_misp_retired.all_branches,0.00,5.25,
48.720177354,S1-C6,Backend_Bound.Memory_Bound,13.52,% Slots,,,0.00,5.24,
48.720177354,S1-C6,Backend_Bound.Core_Bound,11.68,% Slots,,,0.00,5.24,
48.720177354,S1-C6,Retiring.Microcode_Sequencer,2.82,% Slots,,idq.ms_uops,0.00,5.25,<==
48.720177354,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.25,
48.720177354,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.88,% Clocks,,idq.ms_switches,0.00,5.25,
48.720177354,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
48.720177354,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
48.720177354,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
48.720177354,S1-C7,Frontend_Bound,20.73,% Slots,,,0.00,5.25,
48.720177354,S1-C7,Bad_Speculation,22.84,% Slots,,,0.00,5.25,
48.720177354,S1-C7,Backend_Bound,23.26,% Slots,,,0.00,5.25,
48.720177354,S1-C7,Frontend_Bound.Frontend_Latency,29.85,% Slots,,rs_events.empty_end,0.00,5.25,
48.720177354,S1-C7,Bad_Speculation.Branch_Mispredicts,22.62,% Slots,,br_misp_retired.all_branches,0.00,5.25,
48.720177354,S1-C7,Backend_Bound.Memory_Bound,14.12,% Slots,,,0.00,5.25,
48.720177354,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.25,
48.720177354,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
48.720177354,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
48.720177354,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
48.720177354,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
48.720177354,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
48.720177354,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
48.720177354,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
48.720177354,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
48.720177354,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
48.720177354,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
48.720177354,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
48.720177354,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
48.720177354,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
48.720177354,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
48.720177354,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
48.720177354,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
48.720177354,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
48.720177354,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
48.720177354,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
48.720177354,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
50.181046019,S0-C0,Frontend_Bound,34.88,% Slots,,,0.00,5.18,
50.181046019,S0-C0,Bad_Speculation,16.39,% Slots,,,0.00,5.18,
50.181046019,S0-C0,Backend_Bound,17.77,% Slots,,,0.00,5.18,
50.181046019,S0-C0,Frontend_Bound.Frontend_Latency,21.01,% Slots,,rs_events.empty_end,0.00,5.18,
50.181046019,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.64,% Slots,,,0.00,5.18,
50.181046019,S0-C0,Bad_Speculation.Branch_Mispredicts,16.20,% Slots,,br_misp_retired.all_branches,0.00,5.18,
50.181046019,S0-C0,Backend_Bound.Memory_Bound,15.11,% Slots,,,0.00,5.18,
50.181046019,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.19,
50.181046019,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
50.181046019,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.96,% Core_Clocks,,,0.00,5.2,
50.181046019,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.09,% Core_Clocks,,,0.00,5.2,
50.181046019,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
50.181046019,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
50.181046019,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
50.181046019,S0-C1,Frontend_Bound,38.69,% Slots,,,0.00,5.18,
50.181046019,S0-C1,Bad_Speculation,13.95,% Slots,,,0.00,5.18,
50.181046019,S0-C1,Backend_Bound,15.42,% Slots,,,0.00,5.18,
50.181046019,S0-C1,Frontend_Bound.Frontend_Latency,31.84,% Slots,,rs_events.empty_end,0.00,5.18,
50.181046019,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.64,% Slots,,,0.00,5.18,
50.181046019,S0-C1,Bad_Speculation.Branch_Mispredicts,13.79,% Slots,,br_misp_retired.all_branches,0.00,5.18,
50.181046019,S0-C1,Backend_Bound.Memory_Bound,11.43,% Slots,,,0.00,5.18,
50.181046019,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.38,% Clocks,,,0.00,5.19,
50.181046019,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
50.181046019,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.65,% Core_Clocks,,,0.00,5.2,
50.181046019,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
50.181046019,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
50.181046019,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
50.181046019,S0-C2,Frontend_Bound,31.82,% Slots,,,0.00,5.19,
50.181046019,S0-C2,Bad_Speculation,16.46,% Slots,,,0.00,5.19,
50.181046019,S0-C2,Backend_Bound,17.76,% Slots,,,0.00,5.19,
50.181046019,S0-C2,Frontend_Bound.Frontend_Latency,25.97,% Slots,,rs_events.empty_end,0.00,5.19,
50.181046019,S0-C2,Bad_Speculation.Branch_Mispredicts,16.23,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.181046019,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.18,
50.181046019,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
50.181046019,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
50.181046019,S0-C3,Frontend_Bound,37.45,% Slots,,,0.00,5.18,
50.181046019,S0-C3,Bad_Speculation,13.77,% Slots,,,0.00,5.18,
50.181046019,S0-C3,Backend_Bound,21.23,% Slots,,,0.00,5.18,
50.181046019,S0-C3,Frontend_Bound.Frontend_Latency,26.99,% Slots,,rs_events.empty_end,0.00,5.18,
50.181046019,S0-C3,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.18,
50.181046019,S0-C3,Backend_Bound.Memory_Bound,11.14,% Slots,,,0.00,5.18,
50.181046019,S0-C3,Backend_Bound.Core_Bound,10.09,% Slots,,,0.00,5.18,
50.181046019,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.19,
50.181046019,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
50.181046019,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
50.181046019,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
50.181046019,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
50.181046019,S0-C4,Frontend_Bound,33.67,% Slots,,,0.00,5.19,
50.181046019,S0-C4,Bad_Speculation,17.33,% Slots,,,0.00,5.19,
50.181046019,S0-C4,Backend_Bound,19.97,% Slots,,,0.00,5.19,
50.181046019,S0-C4,Frontend_Bound.Frontend_Latency,24.80,% Slots,,rs_events.empty_end,0.00,5.18,
50.181046019,S0-C4,Bad_Speculation.Branch_Mispredicts,17.15,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.181046019,S0-C4,Backend_Bound.Memory_Bound,12.30,% Slots,,,0.00,5.18,
50.181046019,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.19,
50.181046019,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
50.181046019,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
50.181046019,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
50.181046019,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
50.181046019,S0-C5,Frontend_Bound,37.09,% Slots,,,0.00,5.18,
50.181046019,S0-C5,Bad_Speculation,16.15,% Slots,,,0.00,5.18,
50.181046019,S0-C5,Backend_Bound,18.02,% Slots,,,0.00,5.18,
50.181046019,S0-C5,Frontend_Bound.Frontend_Latency,27.08,% Slots,,rs_events.empty_end,0.00,5.18,
50.181046019,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.85,% Slots,,,0.00,5.18,
50.181046019,S0-C5,Bad_Speculation.Branch_Mispredicts,15.91,% Slots,,br_misp_retired.all_branches,0.00,5.18,
50.181046019,S0-C5,Backend_Bound.Memory_Bound,11.82,% Slots,,,0.00,5.18,
50.181046019,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.38,% Clocks,,,0.00,5.19,
50.181046019,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
50.181046019,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.07,% Core_Clocks,,,0.00,5.2,
50.181046019,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
50.181046019,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
50.181046019,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
50.181046019,S0-C6,Frontend_Bound,35.23,% Slots,,,0.00,5.19,
50.181046019,S0-C6,Bad_Speculation,17.84,% Slots,,,0.00,5.19,
50.181046019,S0-C6,Backend_Bound,15.08,% Slots,,,0.00,5.19,
50.181046019,S0-C6,Frontend_Bound.Frontend_Latency,29.40,% Slots,,rs_events.empty_end,0.00,5.19,
50.181046019,S0-C6,Bad_Speculation.Branch_Mispredicts,17.61,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.181046019,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.19,
50.181046019,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
50.181046019,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
50.181046019,S0-C7,Frontend_Bound,38.06,% Slots,,,0.00,5.19,
50.181046019,S0-C7,Bad_Speculation,14.57,% Slots,,,0.00,5.19,
50.181046019,S0-C7,Backend_Bound,18.02,% Slots,,,0.00,5.19,
50.181046019,S0-C7,Frontend_Bound.Frontend_Latency,32.77,% Slots,,rs_events.empty_end,0.00,5.19,
50.181046019,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.94,% Slots,,,0.00,5.19,
50.181046019,S0-C7,Bad_Speculation.Branch_Mispredicts,14.37,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.181046019,S0-C7,Backend_Bound.Memory_Bound,13.58,% Slots,,,0.00,5.19,
50.181046019,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.19,
50.181046019,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
50.181046019,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.03,% Core_Clocks,,,0.00,5.19,
50.181046019,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
50.181046019,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
50.181046019,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
50.181046019,S1-C0,Frontend_Bound,41.48,% Slots,,,0.00,5.18,
50.181046019,S1-C0,Bad_Speculation,12.68,% Slots,,,0.00,5.18,
50.181046019,S1-C0,Backend_Bound,14.28,% Slots,,,0.00,5.18,
50.181046019,S1-C0,Frontend_Bound.Frontend_Latency,25.01,% Slots,,rs_events.empty_end,0.00,5.18,<==
50.181046019,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.97,% Slots,,,0.00,5.18,
50.181046019,S1-C0,Bad_Speculation.Branch_Mispredicts,12.42,% Slots,,br_misp_retired.all_branches,0.00,5.18,
50.181046019,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.19,
50.181046019,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
50.181046019,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.14,% Core_Clocks,,,0.00,5.19,
50.181046019,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
50.181046019,S1-C1,Frontend_Bound,27.73,% Slots,,,0.00,5.18,
50.181046019,S1-C1,Bad_Speculation,15.29,% Slots,,,0.00,5.18,
50.181046019,S1-C1,Backend_Bound,22.39,% Slots,,,0.00,5.18,
50.181046019,S1-C1,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.18,
50.181046019,S1-C1,Bad_Speculation.Branch_Mispredicts,15.12,% Slots,,br_misp_retired.all_branches,0.00,5.18,
50.181046019,S1-C1,Backend_Bound.Memory_Bound,13.20,% Slots,,,0.00,5.18,
50.181046019,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.19,
50.181046019,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
50.181046019,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
50.181046019,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
50.181046019,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
50.181046019,S1-C2,Frontend_Bound,35.22,% Slots,,,0.00,5.19,<==
50.181046019,S1-C2,Bad_Speculation,16.00,% Slots,,,0.00,5.19,
50.181046019,S1-C2,Backend_Bound,16.64,% Slots,,,0.00,5.19,
50.181046019,S1-C2,Frontend_Bound.Frontend_Latency,21.80,% Slots,,rs_events.empty_end,0.00,5.19,
50.181046019,S1-C2,Frontend_Bound.Frontend_Bandwidth,19.46,% Slots,,,0.00,5.19,
50.181046019,S1-C2,Bad_Speculation.Branch_Mispredicts,15.87,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.181046019,S1-C2,Backend_Bound.Memory_Bound,10.09,% Slots,,,0.00,5.19,
50.181046019,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.16,% Clocks,,,0.00,5.18,
50.181046019,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
50.181046019,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.58,% Core_Clocks,,,0.00,5.19,
50.181046019,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
50.181046019,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
50.181046019,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
50.181046019,S1-C3,Frontend_Bound,35.68,% Slots,,,0.00,5.19,
50.181046019,S1-C3,Bad_Speculation,13.03,% Slots,,,0.00,5.19,
50.181046019,S1-C3,Backend_Bound,19.42,% Slots,,,0.00,5.19,
50.181046019,S1-C3,Frontend_Bound.Frontend_Latency,24.53,% Slots,,rs_events.empty_end,0.00,5.19,
50.181046019,S1-C3,Bad_Speculation.Branch_Mispredicts,12.90,% Slots,,br_misp_retired.all_branches,0.00,5.18,
50.181046019,S1-C3,Backend_Bound.Memory_Bound,10.32,% Slots,,,0.00,5.19,
50.181046019,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.14,% Clocks,,,0.00,5.19,
50.181046019,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
50.181046019,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
50.181046019,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
50.181046019,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
50.181046019,S1-C4,Frontend_Bound,31.82,% Slots,,,0.00,5.19,
50.181046019,S1-C4,Bad_Speculation,15.20,% Slots,,,0.00,5.19,
50.181046019,S1-C4,Backend_Bound,23.10,% Slots,,,0.00,5.19,
50.181046019,S1-C4,Frontend_Bound.Frontend_Latency,22.43,% Slots,,rs_events.empty_end,0.00,5.19,
50.181046019,S1-C4,Bad_Speculation.Branch_Mispredicts,15.08,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.181046019,S1-C4,Backend_Bound.Memory_Bound,19.84,% Slots,,,0.00,5.19,
50.181046019,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.19,
50.181046019,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
50.181046019,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
50.181046019,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
50.181046019,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
50.181046019,S1-C5,Frontend_Bound,32.54,% Slots,,,0.00,5.19,
50.181046019,S1-C5,Bad_Speculation,17.56,% Slots,,,0.00,5.19,
50.181046019,S1-C5,Backend_Bound,19.44,% Slots,,,0.00,5.19,
50.181046019,S1-C5,Frontend_Bound.Frontend_Latency,27.04,% Slots,,rs_events.empty_end,0.00,5.19,
50.181046019,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.36,% Slots,,,0.00,5.19,
50.181046019,S1-C5,Bad_Speculation.Branch_Mispredicts,17.39,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.181046019,S1-C5,Backend_Bound.Memory_Bound,15.09,% Slots,,,0.00,5.19,
50.181046019,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.19,
50.181046019,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
50.181046019,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.22,% Core_Clocks,,,0.00,5.19,
50.181046019,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
50.181046019,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
50.181046019,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
50.181046019,S1-C6,Frontend_Bound,36.87,% Slots,,,0.00,5.18,
50.181046019,S1-C6,Bad_Speculation,13.30,% Slots,,,0.00,5.18,
50.181046019,S1-C6,Backend_Bound,19.02,% Slots,,,0.00,5.18,
50.181046019,S1-C6,Frontend_Bound.Frontend_Latency,24.70,% Slots,,rs_events.empty_end,0.00,5.18,
50.181046019,S1-C6,Bad_Speculation.Branch_Mispredicts,13.14,% Slots,,br_misp_retired.all_branches,0.00,5.18,
50.181046019,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.19,
50.181046019,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
50.181046019,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
50.181046019,S1-C7,Frontend_Bound,30.85,% Slots,,,0.00,5.18,
50.181046019,S1-C7,Bad_Speculation,15.80,% Slots,,,0.00,5.18,
50.181046019,S1-C7,Backend_Bound,19.16,% Slots,,,0.00,5.18,
50.181046019,S1-C7,Frontend_Bound.Frontend_Latency,19.09,% Slots,,rs_events.empty_end,0.00,5.18,
50.181046019,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.13,% Slots,,,0.00,5.19,
50.181046019,S1-C7,Bad_Speculation.Branch_Mispredicts,15.62,% Slots,,br_misp_retired.all_branches,0.00,5.18,
50.181046019,S1-C7,Backend_Bound.Memory_Bound,10.32,% Slots,,,0.00,5.18,
50.181046019,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.19,
50.181046019,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
50.181046019,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.46,% Core_Clocks,,,0.00,5.19,
50.181046019,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.48,
50.181046019,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
50.181046019,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
50.181046019,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
50.181046019,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
50.181046019,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
50.181046019,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
50.181046019,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
50.181046019,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
50.181046019,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
50.181046019,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
50.181046019,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
50.181046019,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
50.181046019,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
50.181046019,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
50.181046019,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
50.181046019,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
50.181046019,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
50.181046019,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
51.739055651,S0-C0,Frontend_Bound,26.95,% Slots,,,0.00,5.33,
51.739055651,S0-C0,Bad_Speculation,10.23,% Slots,,,0.00,5.33,
51.739055651,S0-C0,Backend_Bound,29.55,% Slots,,,0.00,5.33,
51.739055651,S0-C0,Retiring,34.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
51.739055651,S0-C0,Frontend_Bound.Frontend_Latency,20.51,% Slots,,rs_events.empty_end,0.00,5.33,
51.739055651,S0-C0,Bad_Speculation.Branch_Mispredicts,10.13,% Slots,,br_misp_retired.all_branches,0.00,5.33,
51.739055651,S0-C0,Backend_Bound.Memory_Bound,17.00,% Slots,,,0.00,5.14,
51.739055651,S0-C0,Backend_Bound.Core_Bound,12.55,% Slots,,,0.00,5.14,
51.739055651,S0-C0,Retiring.Microcode_Sequencer,1.39,% Slots,,idq.ms_uops,0.00,5.13,<==
51.739055651,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.13,
51.739055651,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
51.739055651,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.36,% Clocks,,idq.ms_switches,0.00,5.13,
51.739055651,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
51.739055651,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
51.739055651,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
51.739055651,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.04,% Clocks,,,0.00,5.13,
51.739055651,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
51.739055651,S0-C1,Frontend_Bound,33.08,% Slots,,,0.00,5.4,
51.739055651,S0-C1,Bad_Speculation,14.98,% Slots,,,0.00,5.4,
51.739055651,S0-C1,Backend_Bound,14.06,% Slots,,,0.00,5.4,
51.739055651,S0-C1,Frontend_Bound.Frontend_Latency,21.87,% Slots,,rs_events.empty_end,0.00,5.39,
51.739055651,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.06,% Slots,,,0.00,5.4,
51.739055651,S0-C1,Bad_Speculation.Branch_Mispredicts,14.76,% Slots,,br_misp_retired.all_branches,0.00,5.39,
51.739055651,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.13,
51.739055651,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
51.739055651,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.50,% Core_Clocks,,,0.00,5.4,
51.739055651,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
51.739055651,S0-C2,Frontend_Bound,24.51,% Slots,,,0.00,5.39,
51.739055651,S0-C2,Bad_Speculation,12.98,% Slots,,,0.00,5.39,
51.739055651,S0-C2,Backend_Bound,26.03,% Slots,,,0.00,5.39,
51.739055651,S0-C2,Frontend_Bound.Frontend_Latency,19.29,% Slots,,rs_events.empty_end,0.00,5.39,
51.739055651,S0-C2,Bad_Speculation.Branch_Mispredicts,12.80,% Slots,,br_misp_retired.all_branches,0.00,5.39,
51.739055651,S0-C2,Backend_Bound.Memory_Bound,16.80,% Slots,,,0.00,5.14,<==
51.739055651,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
51.739055651,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
51.739055651,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
51.739055651,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
51.739055651,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
51.739055651,S0-C3,Frontend_Bound,31.21,% Slots,,,0.00,5.4,
51.739055651,S0-C3,Bad_Speculation,13.56,% Slots,,,0.00,5.4,
51.739055651,S0-C3,Backend_Bound,21.86,% Slots,,,0.00,5.4,
51.739055651,S0-C3,Frontend_Bound.Frontend_Latency,22.37,% Slots,,rs_events.empty_end,0.00,5.39,
51.739055651,S0-C3,Bad_Speculation.Branch_Mispredicts,13.40,% Slots,,br_misp_retired.all_branches,0.00,5.39,
51.739055651,S0-C3,Backend_Bound.Core_Bound,12.56,% Slots,,,0.00,5.13,
51.739055651,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.01,% Clocks,,,0.00,5.13,
51.739055651,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
51.739055651,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
51.739055651,S0-C4,Frontend_Bound,31.87,% Slots,,,0.00,5.39,
51.739055651,S0-C4,Bad_Speculation,12.18,% Slots,,,0.00,5.39,
51.739055651,S0-C4,Backend_Bound,22.64,% Slots,,,0.00,5.39,
51.739055651,S0-C4,Frontend_Bound.Frontend_Latency,19.63,% Slots,,rs_events.empty_end,0.00,5.39,
51.739055651,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.19,% Slots,,,0.00,5.39,
51.739055651,S0-C4,Bad_Speculation.Branch_Mispredicts,11.98,% Slots,,br_misp_retired.all_branches,0.00,5.39,
51.739055651,S0-C4,Backend_Bound.Memory_Bound,12.01,% Slots,,,0.00,5.14,
51.739055651,S0-C4,Backend_Bound.Core_Bound,10.63,% Slots,,,0.00,5.14,
51.739055651,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
51.739055651,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
51.739055651,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
51.739055651,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
51.739055651,S0-C5,Frontend_Bound,24.08,% Slots,,,0.00,5.39,
51.739055651,S0-C5,Bad_Speculation,16.73,% Slots,,,0.00,5.39,
51.739055651,S0-C5,Backend_Bound,21.89,% Slots,,,0.00,5.39,
51.739055651,S0-C5,Frontend_Bound.Frontend_Latency,15.84,% Slots,,rs_events.empty_end,0.00,5.39,
51.739055651,S0-C5,Bad_Speculation.Branch_Mispredicts,16.57,% Slots,,br_misp_retired.all_branches,0.00,5.39,
51.739055651,S0-C5,Backend_Bound.Memory_Bound,13.17,% Slots,,,0.00,5.14,
51.739055651,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
51.739055651,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
51.739055651,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
51.739055651,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
51.739055651,S0-C6,Frontend_Bound,30.40,% Slots,,,0.00,5.39,
51.739055651,S0-C6,Bad_Speculation,13.54,% Slots,,,0.00,5.39,
51.739055651,S0-C6,Backend_Bound,22.75,% Slots,,,0.00,5.39,
51.739055651,S0-C6,Frontend_Bound.Frontend_Latency,21.48,% Slots,,rs_events.empty_end,0.00,5.39,
51.739055651,S0-C6,Bad_Speculation.Branch_Mispredicts,13.41,% Slots,,br_misp_retired.all_branches,0.00,5.39,
51.739055651,S0-C6,Backend_Bound.Memory_Bound,16.22,% Slots,,,0.00,5.14,
51.739055651,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.14,
51.739055651,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
51.739055651,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
51.739055651,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
51.739055651,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
51.739055651,S0-C7,Frontend_Bound,25.32,% Slots,,,0.00,5.39,
51.739055651,S0-C7,Bad_Speculation,12.35,% Slots,,,0.00,5.39,
51.739055651,S0-C7,Backend_Bound,29.95,% Slots,,,0.00,5.39,
51.739055651,S0-C7,Frontend_Bound.Frontend_Latency,15.88,% Slots,,rs_events.empty_end,0.00,5.39,
51.739055651,S0-C7,Bad_Speculation.Branch_Mispredicts,12.19,% Slots,,br_misp_retired.all_branches,0.00,5.39,
51.739055651,S0-C7,Backend_Bound.Memory_Bound,17.54,% Slots,,,0.00,5.14,
51.739055651,S0-C7,Backend_Bound.Core_Bound,12.41,% Slots,,,0.00,5.14,
51.739055651,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
51.739055651,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,<==
51.739055651,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
51.739055651,S1-C0,Frontend_Bound,30.08,% Slots,,,0.00,5.39,
51.739055651,S1-C0,Bad_Speculation,14.41,% Slots,,,0.00,5.39,
51.739055651,S1-C0,Backend_Bound,19.17,% Slots,,,0.00,5.39,
51.739055651,S1-C0,Frontend_Bound.Frontend_Latency,23.45,% Slots,,rs_events.empty_end,0.00,5.39,
51.739055651,S1-C0,Bad_Speculation.Branch_Mispredicts,14.27,% Slots,,br_misp_retired.all_branches,0.00,5.39,
51.739055651,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
51.739055651,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
51.739055651,S1-C1,Frontend_Bound,20.13,% Slots,,,0.00,5.38,
51.739055651,S1-C1,Bad_Speculation,12.99,% Slots,,,0.00,5.38,
51.739055651,S1-C1,Backend_Bound,27.19,% Slots,,,0.00,5.38,<==
51.739055651,S1-C1,Frontend_Bound.Frontend_Latency,17.24,% Slots,,rs_events.empty_end,0.00,5.38,
51.739055651,S1-C1,Bad_Speculation.Branch_Mispredicts,12.88,% Slots,,br_misp_retired.all_branches,0.00,5.38,
51.739055651,S1-C1,Backend_Bound.Memory_Bound,13.76,% Slots,,,0.00,5.14,
51.739055651,S1-C1,Backend_Bound.Core_Bound,13.43,% Slots,,,0.00,5.14,
51.739055651,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
51.739055651,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
51.739055651,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
51.739055651,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
51.739055651,S1-C2,Frontend_Bound,24.89,% Slots,,,0.00,5.39,
51.739055651,S1-C2,Bad_Speculation,16.16,% Slots,,,0.00,5.39,
51.739055651,S1-C2,Backend_Bound,22.22,% Slots,,,0.00,5.39,
51.739055651,S1-C2,Frontend_Bound.Frontend_Latency,16.19,% Slots,,rs_events.empty_end,0.00,5.39,
51.739055651,S1-C2,Bad_Speculation.Branch_Mispredicts,15.93,% Slots,,br_misp_retired.all_branches,0.00,5.39,
51.739055651,S1-C2,Backend_Bound.Memory_Bound,14.74,% Slots,,,0.00,5.14,
51.739055651,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
51.739055651,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
51.739055651,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
51.739055651,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
51.739055651,S1-C3,Frontend_Bound,31.02,% Slots,,,0.00,5.39,
51.739055651,S1-C3,Bad_Speculation,13.24,% Slots,,,0.00,5.39,
51.739055651,S1-C3,Backend_Bound,24.09,% Slots,,,0.00,5.39,
51.739055651,S1-C3,Frontend_Bound.Frontend_Latency,26.16,% Slots,,rs_events.empty_end,0.00,5.39,
51.739055651,S1-C3,Bad_Speculation.Branch_Mispredicts,13.08,% Slots,,br_misp_retired.all_branches,0.00,5.39,
51.739055651,S1-C3,Backend_Bound.Memory_Bound,13.43,% Slots,,,0.00,5.13,
51.739055651,S1-C3,Backend_Bound.Core_Bound,10.65,% Slots,,,0.00,5.13,
51.739055651,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
51.739055651,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
51.739055651,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
51.739055651,S1-C4,Frontend_Bound,27.35,% Slots,,,0.00,5.39,
51.739055651,S1-C4,Bad_Speculation,13.03,% Slots,,,0.00,5.39,
51.739055651,S1-C4,Backend_Bound,25.45,% Slots,,,0.00,5.39,
51.739055651,S1-C4,Frontend_Bound.Frontend_Latency,17.96,% Slots,,rs_events.empty_end,0.00,5.39,
51.739055651,S1-C4,Bad_Speculation.Branch_Mispredicts,12.91,% Slots,,br_misp_retired.all_branches,0.00,5.39,
51.739055651,S1-C4,Backend_Bound.Memory_Bound,15.34,% Slots,,,0.00,5.13,
51.739055651,S1-C4,Backend_Bound.Core_Bound,10.11,% Slots,,,0.00,5.13,
51.739055651,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,0.00,5.13,
51.739055651,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
51.739055651,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
51.739055651,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
51.739055651,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.40,% Clocks,,,0.00,5.14,
51.739055651,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
51.739055651,S1-C5,Frontend_Bound,33.30,% Slots,,,0.00,5.39,
51.739055651,S1-C5,Bad_Speculation,14.61,% Slots,,,0.00,5.39,
51.739055651,S1-C5,Backend_Bound,15.32,% Slots,,,0.00,5.39,
51.739055651,S1-C5,Frontend_Bound.Frontend_Latency,20.94,% Slots,,rs_events.empty_end,0.00,5.39,<==
51.739055651,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.41,% Slots,,,0.00,5.39,
51.739055651,S1-C5,Bad_Speculation.Branch_Mispredicts,14.33,% Slots,,br_misp_retired.all_branches,0.00,5.39,
51.739055651,S1-C5,Backend_Bound.Memory_Bound,10.75,% Slots,,,0.00,5.13,
51.739055651,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.13,
51.739055651,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
51.739055651,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.75,% Core_Clocks,,,0.00,5.39,
51.739055651,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.15,% Core_Clocks,,,0.00,5.39,
51.739055651,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
51.739055651,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
51.739055651,S1-C6,Frontend_Bound,31.28,% Slots,,,0.00,5.39,
51.739055651,S1-C6,Bad_Speculation,12.56,% Slots,,,0.00,5.39,
51.739055651,S1-C6,Backend_Bound,19.73,% Slots,,,0.00,5.39,
51.739055651,S1-C6,Frontend_Bound.Frontend_Latency,21.29,% Slots,,rs_events.empty_end,0.00,5.39,
51.739055651,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.08,% Slots,,,0.00,5.39,
51.739055651,S1-C6,Bad_Speculation.Branch_Mispredicts,12.40,% Slots,,br_misp_retired.all_branches,0.00,5.39,
51.739055651,S1-C6,Backend_Bound.Memory_Bound,13.87,% Slots,,,0.00,5.39,
51.739055651,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
51.739055651,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
51.739055651,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
51.739055651,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
51.739055651,S1-C7,Frontend_Bound,30.90,% Slots,,,0.00,5.39,
51.739055651,S1-C7,Bad_Speculation,16.89,% Slots,,,0.00,5.39,
51.739055651,S1-C7,Backend_Bound,20.55,% Slots,,,0.00,5.39,
51.739055651,S1-C7,Frontend_Bound.Frontend_Latency,19.32,% Slots,,rs_events.empty_end,0.00,5.39,
51.739055651,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.82,% Slots,,,0.00,5.39,
51.739055651,S1-C7,Bad_Speculation.Branch_Mispredicts,16.70,% Slots,,br_misp_retired.all_branches,0.00,5.39,
51.739055651,S1-C7,Backend_Bound.Memory_Bound,13.60,% Slots,,,0.00,5.39,
51.739055651,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
51.739055651,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.72,% Core_Clocks,,,0.00,5.39,
51.739055651,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.87,% Core_Clocks,,,0.00,5.4,
51.739055651,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
51.739055651,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
51.739055651,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
51.739055651,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
51.739055651,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
51.739055651,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
51.739055651,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
51.739055651,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
51.739055651,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
51.739055651,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
51.739055651,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
51.739055651,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
51.739055651,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
51.739055651,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
51.739055651,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
51.739055651,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
51.739055651,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
51.739055651,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
51.739055651,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
53.264847436,S0-C0,Backend_Bound,33.49,% Slots,,,0.00,5.24,<==
53.264847436,S0-C0,Backend_Bound.Memory_Bound,15.33,% Slots,,,0.00,5.24,
53.264847436,S0-C0,Backend_Bound.Core_Bound,18.17,% Slots,,,0.00,5.24,
53.264847436,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
53.264847436,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
53.264847436,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
53.264847436,S0-C1,Backend_Bound,33.83,% Slots,,,0.00,5.25,
53.264847436,S0-C1,Backend_Bound.Memory_Bound,13.49,% Slots,,,0.00,5.25,
53.264847436,S0-C1,Backend_Bound.Core_Bound,20.34,% Slots,,,0.00,5.25,
53.264847436,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.46,% Clocks,,,0.00,5.25,<==
53.264847436,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
53.264847436,S0-C2,Backend_Bound,37.17,% Slots,,,0.00,5.25,
53.264847436,S0-C2,Backend_Bound.Memory_Bound,14.69,% Slots,,,0.00,5.25,
53.264847436,S0-C2,Backend_Bound.Core_Bound,22.48,% Slots,,,0.00,5.25,
53.264847436,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
53.264847436,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.88,% Clocks,,,0.00,5.26,<==
53.264847436,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
53.264847436,S0-C3,Frontend_Bound,21.58,% Slots,,,0.00,5.25,
53.264847436,S0-C3,Bad_Speculation,10.08,% Slots,,,0.00,5.25,
53.264847436,S0-C3,Backend_Bound,27.18,% Slots,,,0.00,5.25,<==
53.264847436,S0-C3,Bad_Speculation.Branch_Mispredicts,9.97,% Slots,,br_misp_retired.all_branches,0.00,5.25,
53.264847436,S0-C3,Backend_Bound.Memory_Bound,15.07,% Slots,,,0.00,5.24,
53.264847436,S0-C3,Backend_Bound.Core_Bound,12.11,% Slots,,,0.00,5.24,
53.264847436,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.79,% Clocks,,,0.00,5.25,
53.264847436,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
53.264847436,S0-C4,Backend_Bound,37.28,% Slots,,,0.00,5.25,
53.264847436,S0-C4,Backend_Bound.Memory_Bound,13.07,% Slots,,,0.00,5.25,
53.264847436,S0-C4,Backend_Bound.Core_Bound,24.21,% Slots,,,0.00,5.25,
53.264847436,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.12,% Clocks,,,0.00,5.25,<==
53.264847436,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
53.264847436,S0-C5,Backend_Bound,34.14,% Slots,,,0.00,5.24,
53.264847436,S0-C5,Backend_Bound.Memory_Bound,12.34,% Slots,,,0.00,5.24,
53.264847436,S0-C5,Backend_Bound.Core_Bound,21.80,% Slots,,,0.00,5.24,<==
53.264847436,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
53.264847436,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
53.264847436,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
53.264847436,S0-C6,Frontend_Bound,25.21,% Slots,,,0.00,5.26,
53.264847436,S0-C6,Bad_Speculation,13.17,% Slots,,,0.00,5.26,
53.264847436,S0-C6,Backend_Bound,24.51,% Slots,,,0.00,5.26,
53.264847436,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.81,% Slots,,,0.00,5.26,
53.264847436,S0-C6,Bad_Speculation.Branch_Mispredicts,13.04,% Slots,,br_misp_retired.all_branches,0.00,5.26,
53.264847436,S0-C6,Backend_Bound.Memory_Bound,13.92,% Slots,,,0.00,5.25,
53.264847436,S0-C6,Backend_Bound.Core_Bound,10.59,% Slots,,,0.00,5.25,
53.264847436,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.48,% Core_Clocks,,,0.00,5.25,<==
53.264847436,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
53.264847436,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.58,% Clocks,,,0.00,5.26,
53.264847436,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
53.264847436,S0-C7,Backend_Bound,36.02,% Slots,,,0.00,5.25,
53.264847436,S0-C7,Backend_Bound.Memory_Bound,14.10,% Slots,,,0.00,5.25,
53.264847436,S0-C7,Backend_Bound.Core_Bound,21.92,% Slots,,,0.00,5.25,
53.264847436,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.56,% Clocks,,,0.00,5.26,<==
53.264847436,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
53.264847436,S1-C0,Backend_Bound,32.46,% Slots,,,0.00,5.25,
53.264847436,S1-C0,Backend_Bound.Memory_Bound,11.14,% Slots,,,0.00,5.25,
53.264847436,S1-C0,Backend_Bound.Core_Bound,21.32,% Slots,,,0.00,5.25,
53.264847436,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.88,% Clocks,,,0.00,5.25,<==
53.264847436,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
53.264847436,S1-C1,Frontend_Bound,27.99,% Slots,,,0.00,5.25,
53.264847436,S1-C1,Bad_Speculation,17.23,% Slots,,,0.00,5.25,
53.264847436,S1-C1,Backend_Bound,20.81,% Slots,,,0.00,5.25,
53.264847436,S1-C1,Frontend_Bound.Frontend_Latency,21.41,% Slots,,rs_events.empty_end,0.00,5.25,
53.264847436,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.07,% Slots,,,0.00,5.25,
53.264847436,S1-C1,Bad_Speculation.Branch_Mispredicts,17.02,% Slots,,br_misp_retired.all_branches,0.00,5.25,
53.264847436,S1-C1,Backend_Bound.Memory_Bound,18.72,% Slots,,,0.00,5.25,
53.264847436,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
53.264847436,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.65,% Core_Clocks,,,0.00,5.25,
53.264847436,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
53.264847436,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
53.264847436,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
53.264847436,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
53.264847436,S1-C2,Frontend_Bound,26.67,% Slots,,,0.00,5.26,
53.264847436,S1-C2,Bad_Speculation,12.87,% Slots,,,0.00,5.26,
53.264847436,S1-C2,Backend_Bound,21.95,% Slots,,,0.00,5.26,
53.264847436,S1-C2,Frontend_Bound.Frontend_Latency,16.17,% Slots,,rs_events.empty_end,0.00,5.25,<==
53.264847436,S1-C2,Bad_Speculation.Branch_Mispredicts,12.52,% Slots,,br_misp_retired.all_branches,0.00,5.25,
53.264847436,S1-C2,Backend_Bound.Memory_Bound,15.02,% Slots,,,0.00,5.25,
53.264847436,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.25,
53.264847436,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
53.264847436,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
53.264847436,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
53.264847436,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
53.264847436,S1-C3,Frontend_Bound,26.19,% Slots,,,0.00,5.25,
53.264847436,S1-C3,Bad_Speculation,13.78,% Slots,,,0.00,5.25,
53.264847436,S1-C3,Backend_Bound,27.78,% Slots,,,0.00,5.25,
53.264847436,S1-C3,Frontend_Bound.Frontend_Latency,18.16,% Slots,,rs_events.empty_end,0.00,5.25,
53.264847436,S1-C3,Bad_Speculation.Branch_Mispredicts,13.63,% Slots,,br_misp_retired.all_branches,0.00,5.25,
53.264847436,S1-C3,Backend_Bound.Memory_Bound,17.77,% Slots,,,0.00,5.25,
53.264847436,S1-C3,Backend_Bound.Core_Bound,10.01,% Slots,,,0.00,5.25,
53.264847436,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.25,
53.264847436,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
53.264847436,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
53.264847436,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
53.264847436,S1-C4,Frontend_Bound,26.84,% Slots,,,0.00,5.25,
53.264847436,S1-C4,Bad_Speculation,11.78,% Slots,,,0.00,5.25,
53.264847436,S1-C4,Backend_Bound,28.86,% Slots,,,0.00,5.25,
53.264847436,S1-C4,Frontend_Bound.Frontend_Latency,21.85,% Slots,,rs_events.empty_end,0.00,5.25,
53.264847436,S1-C4,Bad_Speculation.Branch_Mispredicts,11.59,% Slots,,br_misp_retired.all_branches,0.00,5.25,
53.264847436,S1-C4,Backend_Bound.Memory_Bound,28.39,% Slots,,,0.00,5.25,<==
53.264847436,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.24,
53.264847436,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
53.264847436,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
53.264847436,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
53.264847436,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
53.264847436,S1-C5,Frontend_Bound,27.98,% Slots,,,0.00,5.25,
53.264847436,S1-C5,Bad_Speculation,13.78,% Slots,,,0.00,5.25,
53.264847436,S1-C5,Backend_Bound,22.45,% Slots,,,0.00,5.25,
53.264847436,S1-C5,Frontend_Bound.Frontend_Latency,18.03,% Slots,,rs_events.empty_end,0.00,5.25,<==
53.264847436,S1-C5,Bad_Speculation.Branch_Mispredicts,13.45,% Slots,,br_misp_retired.all_branches,0.00,5.25,
53.264847436,S1-C5,Backend_Bound.Memory_Bound,14.79,% Slots,,,0.00,5.25,
53.264847436,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.86,% Clocks,,,0.00,5.25,
53.264847436,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
53.264847436,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
53.264847436,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
53.264847436,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
53.264847436,S1-C6,Frontend_Bound,26.23,% Slots,,,0.00,5.25,
53.264847436,S1-C6,Bad_Speculation,16.99,% Slots,,,0.00,5.25,
53.264847436,S1-C6,Backend_Bound,20.18,% Slots,,,0.00,5.25,
53.264847436,S1-C6,Frontend_Bound.Frontend_Latency,20.79,% Slots,,rs_events.empty_end,0.00,5.25,
53.264847436,S1-C6,Bad_Speculation.Branch_Mispredicts,16.85,% Slots,,br_misp_retired.all_branches,0.00,5.25,
53.264847436,S1-C6,Backend_Bound.Memory_Bound,11.23,% Slots,,,0.00,5.25,
53.264847436,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.25,
53.264847436,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
53.264847436,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
53.264847436,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
53.264847436,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
53.264847436,S1-C7,Frontend_Bound,26.56,% Slots,,,0.00,5.25,
53.264847436,S1-C7,Bad_Speculation,13.30,% Slots,,,0.00,5.25,
53.264847436,S1-C7,Backend_Bound,26.22,% Slots,,,0.00,5.25,
53.264847436,S1-C7,Frontend_Bound.Frontend_Latency,20.56,% Slots,,rs_events.empty_end,0.00,5.25,
53.264847436,S1-C7,Bad_Speculation.Branch_Mispredicts,13.15,% Slots,,br_misp_retired.all_branches,0.00,5.25,
53.264847436,S1-C7,Backend_Bound.Memory_Bound,18.40,% Slots,,,0.00,5.25,
53.264847436,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
53.264847436,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
53.264847436,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
53.264847436,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
53.264847436,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
53.264847436,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
53.264847436,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
53.264847436,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
53.264847436,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
53.264847436,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
53.264847436,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
53.264847436,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
53.264847436,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
53.264847436,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
53.264847436,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
53.264847436,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
53.264847436,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
53.264847436,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
53.264847436,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
53.264847436,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
54.771749528,S0-C0,Frontend_Bound,33.86,% Slots,,,0.00,5.03,
54.771749528,S0-C0,Bad_Speculation,20.34,% Slots,,,0.00,5.03,
54.771749528,S0-C0,Frontend_Bound.Frontend_Latency,19.22,% Slots,,rs_events.empty_end,0.00,5.03,
54.771749528,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.93,% Slots,,,0.00,5.03,
54.771749528,S0-C0,Bad_Speculation.Branch_Mispredicts,20.14,% Slots,,br_misp_retired.all_branches,0.00,5.03,
54.771749528,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.36,% Clocks,,,0.00,5.29,
54.771749528,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
54.771749528,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.70,% Core_Clocks,,,0.00,5.3,
54.771749528,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
54.771749528,S0-C1,Frontend_Bound,30.80,% Slots,,,0.00,5.04,
54.771749528,S0-C1,Bad_Speculation,19.21,% Slots,,,0.00,5.04,
54.771749528,S0-C1,Backend_Bound,15.28,% Slots,,,0.00,5.04,
54.771749528,S0-C1,Frontend_Bound.Frontend_Latency,22.04,% Slots,,rs_events.empty_end,0.00,5.04,
54.771749528,S0-C1,Bad_Speculation.Branch_Mispredicts,19.06,% Slots,,br_misp_retired.all_branches,0.00,5.04,
54.771749528,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
54.771749528,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
54.771749528,S0-C2,Frontend_Bound,33.45,% Slots,,,0.00,5.3,<==
54.771749528,S0-C2,Bad_Speculation,17.31,% Slots,,,0.00,5.3,
54.771749528,S0-C2,Backend_Bound,17.22,% Slots,,,0.00,5.3,
54.771749528,S0-C2,Frontend_Bound.Frontend_Latency,21.09,% Slots,,rs_events.empty_end,0.00,5.3,
54.771749528,S0-C2,Frontend_Bound.Frontend_Bandwidth,18.73,% Slots,,,0.00,5.3,
54.771749528,S0-C2,Bad_Speculation.Branch_Mispredicts,17.14,% Slots,,br_misp_retired.all_branches,0.00,5.3,
54.771749528,S0-C2,Backend_Bound.Memory_Bound,15.97,% Slots,,,0.00,5.3,
54.771749528,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.27,% Clocks,,,0.00,5.29,
54.771749528,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
54.771749528,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.35,% Core_Clocks,,,0.00,5.3,
54.771749528,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.58,% Core_Clocks,,,0.00,5.3,
54.771749528,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
54.771749528,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
54.771749528,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
54.771749528,S0-C3,Frontend_Bound,33.58,% Slots,,,0.00,5.3,
54.771749528,S0-C3,Bad_Speculation,16.70,% Slots,,,0.00,5.3,
54.771749528,S0-C3,Backend_Bound,20.17,% Slots,,,0.00,5.3,
54.771749528,S0-C3,Frontend_Bound.Frontend_Latency,20.18,% Slots,,rs_events.empty_end,0.00,5.3,
54.771749528,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.91,% Slots,,,0.00,5.3,
54.771749528,S0-C3,Bad_Speculation.Branch_Mispredicts,16.53,% Slots,,br_misp_retired.all_branches,0.00,5.3,
54.771749528,S0-C3,Backend_Bound.Memory_Bound,11.92,% Slots,,,0.00,5.3,
54.771749528,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.29,
54.771749528,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
54.771749528,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.71,% Core_Clocks,,,0.00,5.3,
54.771749528,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.58,% Core_Clocks,,,0.00,5.3,
54.771749528,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
54.771749528,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
54.771749528,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
54.771749528,S0-C4,Frontend_Bound,31.41,% Slots,,,0.00,5.3,<==
54.771749528,S0-C4,Bad_Speculation,17.24,% Slots,,,0.00,5.3,
54.771749528,S0-C4,Backend_Bound,16.81,% Slots,,,0.00,5.3,
54.771749528,S0-C4,Frontend_Bound.Frontend_Latency,16.83,% Slots,,rs_events.empty_end,0.00,5.3,
54.771749528,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.24,% Slots,,,0.00,5.3,
54.771749528,S0-C4,Bad_Speculation.Branch_Mispredicts,17.09,% Slots,,br_misp_retired.all_branches,0.00,5.3,
54.771749528,S0-C4,Backend_Bound.Memory_Bound,11.92,% Slots,,,0.00,5.3,
54.771749528,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.29,
54.771749528,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
54.771749528,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.68,% Core_Clocks,,,0.00,5.3,
54.771749528,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
54.771749528,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
54.771749528,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
54.771749528,S0-C5,Frontend_Bound,34.19,% Slots,,,0.00,5.3,<==
54.771749528,S0-C5,Bad_Speculation,14.91,% Slots,,,0.00,5.3,
54.771749528,S0-C5,Backend_Bound,18.29,% Slots,,,0.00,5.3,
54.771749528,S0-C5,Frontend_Bound.Frontend_Latency,16.66,% Slots,,rs_events.empty_end,0.00,5.3,
54.771749528,S0-C5,Frontend_Bound.Frontend_Bandwidth,20.39,% Slots,,,0.00,5.3,
54.771749528,S0-C5,Bad_Speculation.Branch_Mispredicts,14.79,% Slots,,br_misp_retired.all_branches,0.00,5.3,
54.771749528,S0-C5,Backend_Bound.Core_Bound,11.12,% Slots,,,0.00,5.3,
54.771749528,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.29,
54.771749528,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
54.771749528,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.62,% Core_Clocks,,,0.00,5.3,
54.771749528,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.92,% Core_Clocks,,,0.00,5.3,
54.771749528,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
54.771749528,S0-C6,Frontend_Bound,37.11,% Slots,,,0.00,5.3,
54.771749528,S0-C6,Bad_Speculation,12.05,% Slots,,,0.00,5.3,
54.771749528,S0-C6,Backend_Bound,19.70,% Slots,,,0.00,5.3,
54.771749528,S0-C6,Frontend_Bound.Frontend_Latency,27.68,% Slots,,rs_events.empty_end,0.00,5.3,<==
54.771749528,S0-C6,Bad_Speculation.Branch_Mispredicts,11.92,% Slots,,br_misp_retired.all_branches,0.00,5.3,
54.771749528,S0-C6,Backend_Bound.Memory_Bound,11.52,% Slots,,,0.00,5.3,
54.771749528,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.06,% Clocks,,,0.00,5.29,
54.771749528,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
54.771749528,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
54.771749528,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
54.771749528,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
54.771749528,S0-C7,Frontend_Bound,37.03,% Slots,,,0.00,5.3,
54.771749528,S0-C7,Bad_Speculation,13.93,% Slots,,,0.00,5.3,
54.771749528,S0-C7,Backend_Bound,20.06,% Slots,,,0.00,5.3,
54.771749528,S0-C7,Frontend_Bound.Frontend_Latency,29.68,% Slots,,rs_events.empty_end,0.00,5.3,
54.771749528,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.57,% Slots,,,0.00,5.3,
54.771749528,S0-C7,Bad_Speculation.Branch_Mispredicts,13.79,% Slots,,br_misp_retired.all_branches,0.00,5.3,
54.771749528,S0-C7,Backend_Bound.Memory_Bound,10.58,% Slots,,,0.00,5.3,
54.771749528,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.29,
54.771749528,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
54.771749528,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.24,% Core_Clocks,,,0.00,5.3,
54.771749528,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
54.771749528,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
54.771749528,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
54.771749528,S1-C0,Frontend_Bound,44.74,% Slots,,,0.00,5.3,
54.771749528,S1-C0,Bad_Speculation,14.19,% Slots,,,0.00,5.3,
54.771749528,S1-C0,Backend_Bound,11.86,% Slots,,,0.00,5.3,
54.771749528,S1-C0,Frontend_Bound.Frontend_Latency,31.71,% Slots,,rs_events.empty_end,0.00,5.3,
54.771749528,S1-C0,Bad_Speculation.Branch_Mispredicts,14.06,% Slots,,br_misp_retired.all_branches,0.00,5.3,
54.771749528,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.97,% Clocks,,,0.00,5.29,
54.771749528,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
54.771749528,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
54.771749528,S1-C1,Frontend_Bound,31.47,% Slots,,,0.00,5.3,
54.771749528,S1-C1,Bad_Speculation,18.97,% Slots,,,0.00,5.3,
54.771749528,S1-C1,Backend_Bound,19.19,% Slots,,,0.00,5.3,
54.771749528,S1-C1,Frontend_Bound.Frontend_Latency,17.61,% Slots,,rs_events.empty_end,0.00,5.3,
54.771749528,S1-C1,Bad_Speculation.Branch_Mispredicts,18.79,% Slots,,br_misp_retired.all_branches,0.00,5.3,
54.771749528,S1-C1,Backend_Bound.Memory_Bound,10.97,% Slots,,,0.00,5.3,
54.771749528,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.08,% Clocks,,,0.00,5.29,
54.771749528,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
54.771749528,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
54.771749528,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
54.771749528,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
54.771749528,S1-C2,Frontend_Bound,36.67,% Slots,,,0.00,5.3,<==
54.771749528,S1-C2,Bad_Speculation,10.70,% Slots,,,0.00,5.3,
54.771749528,S1-C2,Backend_Bound,16.90,% Slots,,,0.00,5.3,
54.771749528,S1-C2,Frontend_Bound.Frontend_Latency,21.80,% Slots,,rs_events.empty_end,0.00,5.3,
54.771749528,S1-C2,Frontend_Bound.Frontend_Bandwidth,20.24,% Slots,,,0.00,5.3,
54.771749528,S1-C2,Bad_Speculation.Branch_Mispredicts,10.51,% Slots,,br_misp_retired.all_branches,0.00,5.3,
54.771749528,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.29,
54.771749528,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
54.771749528,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.41,% Core_Clocks,,,0.00,5.3,
54.771749528,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.55,% Core_Clocks,,,0.00,5.3,
54.771749528,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
54.771749528,S1-C3,Frontend_Bound,38.26,% Slots,,,0.00,5.3,<==
54.771749528,S1-C3,Bad_Speculation,18.31,% Slots,,,0.00,5.3,
54.771749528,S1-C3,Backend_Bound,12.52,% Slots,,,0.00,5.3,
54.771749528,S1-C3,Frontend_Bound.Frontend_Latency,23.69,% Slots,,rs_events.empty_end,0.00,5.3,
54.771749528,S1-C3,Frontend_Bound.Frontend_Bandwidth,19.72,% Slots,,,0.00,5.3,
54.771749528,S1-C3,Bad_Speculation.Branch_Mispredicts,18.09,% Slots,,br_misp_retired.all_branches,0.00,5.3,
54.771749528,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.29,
54.771749528,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
54.771749528,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.56,% Core_Clocks,,,0.00,5.3,
54.771749528,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
54.771749528,S1-C4,Frontend_Bound,34.77,% Slots,,,0.00,5.3,
54.771749528,S1-C4,Bad_Speculation,17.61,% Slots,,,0.00,5.3,
54.771749528,S1-C4,Backend_Bound,14.82,% Slots,,,0.00,5.3,
54.771749528,S1-C4,Frontend_Bound.Frontend_Latency,26.13,% Slots,,rs_events.empty_end,0.00,5.3,
54.771749528,S1-C4,Bad_Speculation.Branch_Mispredicts,17.46,% Slots,,br_misp_retired.all_branches,0.00,5.3,
54.771749528,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,0.00,5.3,
54.771749528,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
54.771749528,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
54.771749528,S1-C5,Frontend_Bound,32.11,% Slots,,,0.00,5.3,
54.771749528,S1-C5,Bad_Speculation,15.28,% Slots,,,0.00,5.3,
54.771749528,S1-C5,Backend_Bound,18.64,% Slots,,,0.00,5.3,
54.771749528,S1-C5,Frontend_Bound.Frontend_Latency,23.06,% Slots,,rs_events.empty_end,0.00,5.3,
54.771749528,S1-C5,Bad_Speculation.Branch_Mispredicts,15.15,% Slots,,br_misp_retired.all_branches,0.00,5.3,
54.771749528,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.79,% Clocks,,,0.00,5.29,
54.771749528,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
54.771749528,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
54.771749528,S1-C6,Frontend_Bound,36.02,% Slots,,,0.00,5.3,
54.771749528,S1-C6,Bad_Speculation,17.06,% Slots,,,0.00,5.3,
54.771749528,S1-C6,Backend_Bound,16.09,% Slots,,,0.00,5.3,
54.771749528,S1-C6,Frontend_Bound.Frontend_Latency,21.87,% Slots,,rs_events.empty_end,0.00,5.3,
54.771749528,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.59,% Slots,,,0.00,5.3,
54.771749528,S1-C6,Bad_Speculation.Branch_Mispredicts,16.90,% Slots,,br_misp_retired.all_branches,0.00,5.3,
54.771749528,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.3,
54.771749528,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
54.771749528,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.15,% Core_Clocks,,,0.00,5.3,
54.771749528,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.27,% Core_Clocks,,,0.00,5.3,
54.771749528,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
54.771749528,S1-C7,Frontend_Bound,35.09,% Slots,,,0.00,5.3,
54.771749528,S1-C7,Bad_Speculation,16.53,% Slots,,,0.00,5.3,
54.771749528,S1-C7,Backend_Bound,17.38,% Slots,,,0.00,5.3,
54.771749528,S1-C7,Frontend_Bound.Frontend_Latency,25.01,% Slots,,rs_events.empty_end,0.00,5.3,
54.771749528,S1-C7,Bad_Speculation.Branch_Mispredicts,16.38,% Slots,,br_misp_retired.all_branches,0.00,5.3,
54.771749528,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.48,% Clocks,,,0.00,5.29,
54.771749528,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
54.771749528,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
54.771749528,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
54.771749528,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
54.771749528,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
54.771749528,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
54.771749528,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
54.771749528,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
54.771749528,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
54.771749528,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
54.771749528,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
54.771749528,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
54.771749528,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
54.771749528,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
54.771749528,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
54.771749528,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
54.771749528,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
54.771749528,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
56.226035861,S0-C0,Frontend_Bound,34.67,% Slots,,,0.00,5.23,
56.226035861,S0-C0,Bad_Speculation,15.54,% Slots,,,0.00,5.23,
56.226035861,S0-C0,Backend_Bound,10.76,% Slots,,,0.00,5.23,
56.226035861,S0-C0,Frontend_Bound.Frontend_Latency,22.50,% Slots,,rs_events.empty_end,0.00,5.22,<==
56.226035861,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.24,% Slots,,,0.00,5.23,
56.226035861,S0-C0,Bad_Speculation.Branch_Mispredicts,15.40,% Slots,,br_misp_retired.all_branches,0.00,5.23,
56.226035861,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.22,
56.226035861,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
56.226035861,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
56.226035861,S0-C1,Frontend_Bound,24.19,% Slots,,,0.00,5.23,
56.226035861,S0-C1,Bad_Speculation,14.31,% Slots,,,0.00,5.23,
56.226035861,S0-C1,Backend_Bound,28.03,% Slots,,,0.00,5.23,
56.226035861,S0-C1,Frontend_Bound.Frontend_Latency,19.55,% Slots,,rs_events.empty_end,0.00,5.22,
56.226035861,S0-C1,Bad_Speculation.Branch_Mispredicts,14.18,% Slots,,br_misp_retired.all_branches,0.00,5.23,
56.226035861,S0-C1,Backend_Bound.Memory_Bound,21.74,% Slots,,,0.00,5.22,<==
56.226035861,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
56.226035861,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
56.226035861,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
56.226035861,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
56.226035861,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
56.226035861,S0-C2,Frontend_Bound,27.01,% Slots,,,0.00,5.23,
56.226035861,S0-C2,Bad_Speculation,12.17,% Slots,,,0.00,5.23,
56.226035861,S0-C2,Backend_Bound,24.89,% Slots,,,0.00,5.23,
56.226035861,S0-C2,Frontend_Bound.Frontend_Latency,16.75,% Slots,,rs_events.empty_end,0.00,5.23,
56.226035861,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.04,% Slots,,,0.00,5.23,
56.226035861,S0-C2,Bad_Speculation.Branch_Mispredicts,11.97,% Slots,,br_misp_retired.all_branches,0.00,5.23,
56.226035861,S0-C2,Backend_Bound.Memory_Bound,17.58,% Slots,,,0.00,5.23,
56.226035861,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
56.226035861,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
56.226035861,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
56.226035861,S0-C3,Frontend_Bound,24.50,% Slots,,,0.00,5.23,
56.226035861,S0-C3,Bad_Speculation,13.72,% Slots,,,0.00,5.23,
56.226035861,S0-C3,Backend_Bound,26.58,% Slots,,,0.00,5.23,
56.226035861,S0-C3,Frontend_Bound.Frontend_Latency,16.71,% Slots,,rs_events.empty_end,0.00,5.23,
56.226035861,S0-C3,Bad_Speculation.Branch_Mispredicts,13.58,% Slots,,br_misp_retired.all_branches,0.00,5.23,
56.226035861,S0-C3,Backend_Bound.Memory_Bound,15.93,% Slots,,,0.00,5.23,<==
56.226035861,S0-C3,Backend_Bound.Core_Bound,10.65,% Slots,,,0.00,5.23,
56.226035861,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.23,
56.226035861,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
56.226035861,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
56.226035861,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
56.226035861,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
56.226035861,S0-C4,Frontend_Bound,30.27,% Slots,,,0.00,5.23,
56.226035861,S0-C4,Bad_Speculation,12.92,% Slots,,,0.00,5.23,
56.226035861,S0-C4,Backend_Bound,19.09,% Slots,,,0.00,5.23,
56.226035861,S0-C4,Frontend_Bound.Frontend_Latency,19.47,% Slots,,rs_events.empty_end,0.00,5.22,
56.226035861,S0-C4,Bad_Speculation.Branch_Mispredicts,12.80,% Slots,,br_misp_retired.all_branches,0.00,5.23,
56.226035861,S0-C4,Backend_Bound.Memory_Bound,11.93,% Slots,,,0.00,5.22,
56.226035861,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.23,
56.226035861,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
56.226035861,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
56.226035861,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
56.226035861,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
56.226035861,S0-C5,Frontend_Bound,20.92,% Slots,,,0.00,5.23,
56.226035861,S0-C5,Bad_Speculation,14.77,% Slots,,,0.00,5.23,
56.226035861,S0-C5,Backend_Bound,28.96,% Slots,,,0.00,5.23,
56.226035861,S0-C5,Frontend_Bound.Frontend_Latency,17.94,% Slots,,rs_events.empty_end,0.00,5.22,
56.226035861,S0-C5,Bad_Speculation.Branch_Mispredicts,14.65,% Slots,,br_misp_retired.all_branches,0.00,5.23,
56.226035861,S0-C5,Backend_Bound.Memory_Bound,22.32,% Slots,,,0.00,5.22,<==
56.226035861,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
56.226035861,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
56.226035861,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
56.226035861,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
56.226035861,S0-C6,Frontend_Bound,29.48,% Slots,,,0.00,5.23,
56.226035861,S0-C6,Bad_Speculation,11.70,% Slots,,,0.00,5.23,
56.226035861,S0-C6,Backend_Bound,23.27,% Slots,,,0.00,5.23,
56.226035861,S0-C6,Frontend_Bound.Frontend_Latency,20.93,% Slots,,rs_events.empty_end,0.00,5.22,<==
56.226035861,S0-C6,Bad_Speculation.Branch_Mispredicts,11.57,% Slots,,br_misp_retired.all_branches,0.00,5.23,
56.226035861,S0-C6,Backend_Bound.Memory_Bound,17.62,% Slots,,,0.00,5.22,
56.226035861,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.23,
56.226035861,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
56.226035861,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
56.226035861,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
56.226035861,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
56.226035861,S0-C7,Frontend_Bound,27.60,% Slots,,,0.00,5.23,
56.226035861,S0-C7,Bad_Speculation,13.81,% Slots,,,0.00,5.23,
56.226035861,S0-C7,Backend_Bound,23.51,% Slots,,,0.00,5.23,
56.226035861,S0-C7,Frontend_Bound.Frontend_Latency,21.34,% Slots,,rs_events.empty_end,0.00,5.22,
56.226035861,S0-C7,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.23,
56.226035861,S0-C7,Backend_Bound.Memory_Bound,18.30,% Slots,,,0.00,5.22,
56.226035861,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
56.226035861,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
56.226035861,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
56.226035861,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
56.226035861,S1-C0,Frontend_Bound,24.84,% Slots,,,0.00,5.23,
56.226035861,S1-C0,Bad_Speculation,11.92,% Slots,,,0.00,5.23,
56.226035861,S1-C0,Backend_Bound,32.28,% Slots,,,0.00,5.23,
56.226035861,S1-C0,Frontend_Bound.Frontend_Latency,16.25,% Slots,,rs_events.empty_end,0.00,5.22,
56.226035861,S1-C0,Bad_Speculation.Branch_Mispredicts,11.82,% Slots,,br_misp_retired.all_branches,0.00,5.23,
56.226035861,S1-C0,Backend_Bound.Memory_Bound,20.46,% Slots,,,0.00,5.22,<==
56.226035861,S1-C0,Backend_Bound.Core_Bound,11.82,% Slots,,,0.00,5.22,
56.226035861,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.23,
56.226035861,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
56.226035861,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
56.226035861,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
56.226035861,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.73,% Clocks,,,0.00,5.3,
56.226035861,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
56.226035861,S1-C1,Frontend_Bound,29.02,% Slots,,,0.00,5.23,
56.226035861,S1-C1,Bad_Speculation,13.04,% Slots,,,0.00,5.23,
56.226035861,S1-C1,Backend_Bound,27.59,% Slots,,,0.00,5.23,
56.226035861,S1-C1,Frontend_Bound.Frontend_Latency,20.16,% Slots,,rs_events.empty_end,0.00,5.22,<==
56.226035861,S1-C1,Bad_Speculation.Branch_Mispredicts,12.89,% Slots,,br_misp_retired.all_branches,0.00,5.23,
56.226035861,S1-C1,Backend_Bound.Memory_Bound,17.87,% Slots,,,0.00,5.22,
56.226035861,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.23,
56.226035861,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
56.226035861,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
56.226035861,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
56.226035861,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
56.226035861,S1-C2,Frontend_Bound,28.69,% Slots,,,0.00,5.23,
56.226035861,S1-C2,Bad_Speculation,14.54,% Slots,,,0.00,5.23,
56.226035861,S1-C2,Backend_Bound,23.70,% Slots,,,0.00,5.23,
56.226035861,S1-C2,Frontend_Bound.Frontend_Latency,21.79,% Slots,,rs_events.empty_end,0.00,5.22,
56.226035861,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.84,% Slots,,,0.00,5.23,
56.226035861,S1-C2,Bad_Speculation.Branch_Mispredicts,14.40,% Slots,,br_misp_retired.all_branches,0.00,5.23,
56.226035861,S1-C2,Backend_Bound.Memory_Bound,20.94,% Slots,,,0.00,5.22,
56.226035861,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.23,
56.226035861,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
56.226035861,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.50,% Core_Clocks,,,0.00,5.23,
56.226035861,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
56.226035861,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
56.226035861,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
56.226035861,S1-C3,Frontend_Bound,23.65,% Slots,,,0.00,5.23,
56.226035861,S1-C3,Bad_Speculation,10.65,% Slots,,,0.00,5.23,
56.226035861,S1-C3,Backend_Bound,26.05,% Slots,,,0.00,5.23,
56.226035861,S1-C3,Bad_Speculation.Branch_Mispredicts,10.43,% Slots,,br_misp_retired.all_branches,0.00,5.23,
56.226035861,S1-C3,Backend_Bound.Memory_Bound,17.86,% Slots,,,0.00,5.22,
56.226035861,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,<==
56.226035861,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
56.226035861,S1-C4,Frontend_Bound,31.24,% Slots,,,0.00,5.23,
56.226035861,S1-C4,Bad_Speculation,12.10,% Slots,,,0.00,5.23,
56.226035861,S1-C4,Backend_Bound,25.69,% Slots,,,0.00,5.23,
56.226035861,S1-C4,Frontend_Bound.Frontend_Latency,21.78,% Slots,,rs_events.empty_end,0.00,5.22,
56.226035861,S1-C4,Bad_Speculation.Branch_Mispredicts,11.95,% Slots,,br_misp_retired.all_branches,0.00,5.23,
56.226035861,S1-C4,Backend_Bound.Memory_Bound,14.46,% Slots,,,0.00,5.22,
56.226035861,S1-C4,Backend_Bound.Core_Bound,11.23,% Slots,,,0.00,5.22,
56.226035861,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.04,% Clocks,,,0.00,5.23,
56.226035861,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
56.226035861,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
56.226035861,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
56.226035861,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.57,% Clocks,,,0.00,5.3,
56.226035861,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
56.226035861,S1-C5,Frontend_Bound,29.63,% Slots,,,0.00,5.23,
56.226035861,S1-C5,Bad_Speculation,17.93,% Slots,,,0.00,5.23,
56.226035861,S1-C5,Backend_Bound,19.54,% Slots,,,0.00,5.23,
56.226035861,S1-C5,Frontend_Bound.Frontend_Latency,18.53,% Slots,,rs_events.empty_end,0.00,5.22,
56.226035861,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.41,% Slots,,,0.00,5.23,
56.226035861,S1-C5,Bad_Speculation.Branch_Mispredicts,17.75,% Slots,,br_misp_retired.all_branches,0.00,5.23,
56.226035861,S1-C5,Backend_Bound.Memory_Bound,13.04,% Slots,,,0.00,5.22,
56.226035861,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.23,
56.226035861,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
56.226035861,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.10,% Core_Clocks,,,0.00,5.23,
56.226035861,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.16,% Core_Clocks,,,0.00,5.23,
56.226035861,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
56.226035861,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
56.226035861,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
56.226035861,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
56.226035861,S1-C6,Frontend_Bound,26.01,% Slots,,,0.00,5.23,
56.226035861,S1-C6,Bad_Speculation,14.10,% Slots,,,0.00,5.23,
56.226035861,S1-C6,Backend_Bound,26.93,% Slots,,,0.00,5.23,
56.226035861,S1-C6,Frontend_Bound.Frontend_Latency,22.08,% Slots,,rs_events.empty_end,0.00,5.22,
56.226035861,S1-C6,Bad_Speculation.Branch_Mispredicts,13.93,% Slots,,br_misp_retired.all_branches,0.00,5.22,
56.226035861,S1-C6,Backend_Bound.Memory_Bound,23.02,% Slots,,,0.00,5.22,<==
56.226035861,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
56.226035861,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
56.226035861,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
56.226035861,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
56.226035861,S1-C7,Frontend_Bound,26.72,% Slots,,,0.00,5.23,<==
56.226035861,S1-C7,Bad_Speculation,17.65,% Slots,,,0.00,5.23,
56.226035861,S1-C7,Backend_Bound,25.18,% Slots,,,0.00,5.23,
56.226035861,S1-C7,Frontend_Bound.Frontend_Latency,17.21,% Slots,,rs_events.empty_end,0.00,5.22,
56.226035861,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.39,% Slots,,,0.00,5.23,
56.226035861,S1-C7,Bad_Speculation.Branch_Mispredicts,17.49,% Slots,,br_misp_retired.all_branches,0.00,5.23,
56.226035861,S1-C7,Backend_Bound.Memory_Bound,14.46,% Slots,,,0.00,5.22,
56.226035861,S1-C7,Backend_Bound.Core_Bound,10.72,% Slots,,,0.00,5.22,
56.226035861,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.23,
56.226035861,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
56.226035861,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.00,% Core_Clocks,,,0.00,5.23,
56.226035861,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
56.226035861,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
56.226035861,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.23,% Clocks,,,0.00,5.3,
56.226035861,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
56.226035861,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
56.226035861,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
56.226035861,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
56.226035861,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
56.226035861,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
56.226035861,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
56.226035861,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
56.226035861,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
56.226035861,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
56.226035861,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
56.226035861,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
56.226035861,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
56.226035861,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
56.226035861,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
56.226035861,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
56.226035861,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
57.75968627,S0-C0,Frontend_Bound,25.61,% Slots,,,0.00,5.21,
57.75968627,S0-C0,Bad_Speculation,15.48,% Slots,,,0.00,5.21,
57.75968627,S0-C0,Backend_Bound,23.56,% Slots,,,0.00,5.21,
57.75968627,S0-C0,Frontend_Bound.Frontend_Latency,16.58,% Slots,,rs_events.empty_end,0.00,5.21,<==
57.75968627,S0-C0,Bad_Speculation.Branch_Mispredicts,15.32,% Slots,,br_misp_retired.all_branches,0.00,5.21,
57.75968627,S0-C0,Backend_Bound.Memory_Bound,14.23,% Slots,,,0.00,5.21,
57.75968627,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.47,
57.75968627,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
57.75968627,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
57.75968627,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
57.75968627,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
57.75968627,S0-C1,Frontend_Bound,26.83,% Slots,,,0.00,5.21,<==
57.75968627,S0-C1,Bad_Speculation,17.73,% Slots,,,0.00,5.21,
57.75968627,S0-C1,Backend_Bound,14.14,% Slots,,,0.00,5.21,
57.75968627,S0-C1,Frontend_Bound.Frontend_Latency,16.57,% Slots,,rs_events.empty_end,0.00,5.21,
57.75968627,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.36,% Slots,,,0.00,5.21,
57.75968627,S0-C1,Bad_Speculation.Branch_Mispredicts,17.46,% Slots,,br_misp_retired.all_branches,0.00,5.21,
57.75968627,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.27,% Clocks,,,0.00,5.48,
57.75968627,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
57.75968627,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.38,% Core_Clocks,,,0.00,5.22,
57.75968627,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.09,% Core_Clocks,,,0.00,5.22,
57.75968627,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
57.75968627,S0-C2,Backend_Bound,33.62,% Slots,,,0.00,5.21,
57.75968627,S0-C2,Backend_Bound.Memory_Bound,13.51,% Slots,,,0.00,5.21,
57.75968627,S0-C2,Backend_Bound.Core_Bound,20.11,% Slots,,,0.00,5.21,
57.75968627,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.26,% Clocks,,,0.00,5.22,<==
57.75968627,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
57.75968627,S0-C3,Frontend_Bound,21.11,% Slots,,,0.00,5.21,
57.75968627,S0-C3,Bad_Speculation,16.74,% Slots,,,0.00,5.21,
57.75968627,S0-C3,Backend_Bound,28.31,% Slots,,,0.00,5.21,
57.75968627,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.49,% Slots,,,0.00,5.21,
57.75968627,S0-C3,Bad_Speculation.Branch_Mispredicts,16.50,% Slots,,br_misp_retired.all_branches,0.00,5.21,
57.75968627,S0-C3,Backend_Bound.Memory_Bound,32.33,% Slots,,,0.00,5.21,<==
57.75968627,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.47,% Core_Clocks,,,0.00,5.21,
57.75968627,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.20,% Core_Clocks,,,0.00,5.21,
57.75968627,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
57.75968627,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
57.75968627,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
57.75968627,S0-C4,Frontend_Bound,34.48,% Slots,,,0.00,5.21,
57.75968627,S0-C4,Bad_Speculation,13.35,% Slots,,,0.00,5.21,
57.75968627,S0-C4,Backend_Bound,25.26,% Slots,,,0.00,5.21,
57.75968627,S0-C4,Frontend_Bound.Frontend_Latency,25.98,% Slots,,rs_events.empty_end,0.00,5.21,
57.75968627,S0-C4,Bad_Speculation.Branch_Mispredicts,13.19,% Slots,,br_misp_retired.all_branches,0.00,5.21,
57.75968627,S0-C4,Backend_Bound.Memory_Bound,14.75,% Slots,,,0.00,5.21,
57.75968627,S0-C4,Backend_Bound.Core_Bound,10.51,% Slots,,,0.00,5.21,
57.75968627,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.07,% Clocks,,,0.00,5.48,
57.75968627,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
57.75968627,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
57.75968627,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
57.75968627,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
57.75968627,S0-C5,Frontend_Bound,27.39,% Slots,,,0.00,5.21,
57.75968627,S0-C5,Bad_Speculation,12.42,% Slots,,,0.00,5.21,
57.75968627,S0-C5,Backend_Bound,25.52,% Slots,,,0.00,5.21,
57.75968627,S0-C5,Frontend_Bound.Frontend_Latency,19.26,% Slots,,rs_events.empty_end,0.00,5.21,
57.75968627,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.17,% Slots,,,0.00,5.21,
57.75968627,S0-C5,Bad_Speculation.Branch_Mispredicts,12.24,% Slots,,br_misp_retired.all_branches,0.00,5.21,
57.75968627,S0-C5,Backend_Bound.Memory_Bound,18.13,% Slots,,,0.00,5.21,
57.75968627,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
57.75968627,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.99,% Core_Clocks,,,0.00,5.22,
57.75968627,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.58,% Core_Clocks,,,0.00,5.21,
57.75968627,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
57.75968627,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
57.75968627,S0-C6,Backend_Bound,35.15,% Slots,,,0.00,5.21,
57.75968627,S0-C6,Backend_Bound.Memory_Bound,14.39,% Slots,,,0.00,5.21,
57.75968627,S0-C6,Backend_Bound.Core_Bound,20.75,% Slots,,,0.00,5.21,<==
57.75968627,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
57.75968627,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
57.75968627,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
57.75968627,S0-C7,Backend_Bound,35.85,% Slots,,,0.00,5.21,
57.75968627,S0-C7,Backend_Bound.Memory_Bound,15.12,% Slots,,,0.00,5.21,
57.75968627,S0-C7,Backend_Bound.Core_Bound,20.72,% Slots,,,0.00,5.21,<==
57.75968627,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
57.75968627,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
57.75968627,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
57.75968627,S1-C0,Frontend_Bound,22.24,% Slots,,,0.00,5.22,
57.75968627,S1-C0,Backend_Bound,33.02,% Slots,,,0.00,5.22,<==
57.75968627,S1-C0,Frontend_Bound.Frontend_Latency,19.54,% Slots,,rs_events.empty_end,0.00,5.22,
57.75968627,S1-C0,Backend_Bound.Memory_Bound,15.10,% Slots,,,0.00,5.22,
57.75968627,S1-C0,Backend_Bound.Core_Bound,17.91,% Slots,,,0.00,5.22,
57.75968627,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.85,% Clocks,,,0.00,5.47,
57.75968627,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
57.75968627,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
57.75968627,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
57.75968627,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.73,% Clocks,,,0.00,5.22,
57.75968627,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
57.75968627,S1-C1,Frontend_Bound,24.84,% Slots,,,0.00,5.21,
57.75968627,S1-C1,Bad_Speculation,14.85,% Slots,,,0.00,5.21,
57.75968627,S1-C1,Backend_Bound,25.43,% Slots,,,0.00,5.21,<==
57.75968627,S1-C1,Frontend_Bound.Frontend_Latency,16.54,% Slots,,rs_events.empty_end,0.00,5.21,
57.75968627,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.25,% Slots,,,0.00,5.21,
57.75968627,S1-C1,Bad_Speculation.Branch_Mispredicts,14.68,% Slots,,br_misp_retired.all_branches,0.00,5.21,
57.75968627,S1-C1,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.21,
57.75968627,S1-C1,Backend_Bound.Core_Bound,11.24,% Slots,,,0.00,5.21,
57.75968627,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.54,% Clocks,,,0.00,5.47,
57.75968627,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
57.75968627,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.49,% Core_Clocks,,,0.00,5.22,
57.75968627,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.84,% Core_Clocks,,,0.00,5.21,
57.75968627,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
57.75968627,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
57.75968627,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
57.75968627,S1-C2,Backend_Bound,35.94,% Slots,,,0.00,5.21,
57.75968627,S1-C2,Backend_Bound.Memory_Bound,13.74,% Slots,,,0.00,5.21,
57.75968627,S1-C2,Backend_Bound.Core_Bound,22.19,% Slots,,,0.00,5.21,<==
57.75968627,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
57.75968627,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
57.75968627,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
57.75968627,S1-C3,Frontend_Bound,25.13,% Slots,,,0.00,5.21,
57.75968627,S1-C3,Backend_Bound,26.23,% Slots,,,0.00,5.21,<==
57.75968627,S1-C3,Frontend_Bound.Frontend_Latency,16.45,% Slots,,rs_events.empty_end,0.00,5.21,
57.75968627,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.32,% Slots,,,0.00,5.21,
57.75968627,S1-C3,Backend_Bound.Memory_Bound,13.43,% Slots,,,0.00,5.21,
57.75968627,S1-C3,Backend_Bound.Core_Bound,12.80,% Slots,,,0.00,5.21,
57.75968627,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
57.75968627,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
57.75968627,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.65,% Clocks,,,0.00,5.22,
57.75968627,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
57.75968627,S1-C4,Frontend_Bound,23.29,% Slots,,,0.00,5.21,
57.75968627,S1-C4,Backend_Bound,30.80,% Slots,,,0.00,5.21,<==
57.75968627,S1-C4,Frontend_Bound.Frontend_Latency,17.60,% Slots,,rs_events.empty_end,0.00,5.21,
57.75968627,S1-C4,Backend_Bound.Memory_Bound,16.44,% Slots,,,0.00,5.21,
57.75968627,S1-C4,Backend_Bound.Core_Bound,14.36,% Slots,,,0.00,5.21,
57.75968627,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.47,
57.75968627,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
57.75968627,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.13,% Clocks,,,0.00,5.22,
57.75968627,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
57.75968627,S1-C5,Frontend_Bound,26.85,% Slots,,,0.00,5.21,
57.75968627,S1-C5,Bad_Speculation,16.14,% Slots,,,0.00,5.21,
57.75968627,S1-C5,Backend_Bound,26.80,% Slots,,,0.00,5.21,
57.75968627,S1-C5,Frontend_Bound.Frontend_Latency,16.87,% Slots,,rs_events.empty_end,0.00,5.21,
57.75968627,S1-C5,Bad_Speculation.Branch_Mispredicts,15.96,% Slots,,br_misp_retired.all_branches,0.00,5.21,
57.75968627,S1-C5,Backend_Bound.Memory_Bound,13.52,% Slots,,,0.00,5.21,
57.75968627,S1-C5,Backend_Bound.Core_Bound,13.27,% Slots,,,0.00,5.21,
57.75968627,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
57.75968627,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
57.75968627,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
57.75968627,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
57.75968627,S1-C6,Frontend_Bound,27.42,% Slots,,,0.00,5.22,
57.75968627,S1-C6,Bad_Speculation,14.75,% Slots,,,0.00,5.22,
57.75968627,S1-C6,Backend_Bound,21.42,% Slots,,,0.00,5.22,
57.75968627,S1-C6,Frontend_Bound.Frontend_Latency,21.03,% Slots,,rs_events.empty_end,0.00,5.21,
57.75968627,S1-C6,Bad_Speculation.Branch_Mispredicts,14.54,% Slots,,br_misp_retired.all_branches,0.00,5.21,
57.75968627,S1-C6,Backend_Bound.Memory_Bound,14.14,% Slots,,,0.00,5.21,
57.75968627,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.47,
57.75968627,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
57.75968627,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
57.75968627,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
57.75968627,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
57.75968627,S1-C7,Frontend_Bound,29.50,% Slots,,,0.00,5.21,
57.75968627,S1-C7,Bad_Speculation,18.87,% Slots,,,0.00,5.21,
57.75968627,S1-C7,Backend_Bound,22.45,% Slots,,,0.00,5.21,
57.75968627,S1-C7,Frontend_Bound.Frontend_Latency,17.17,% Slots,,rs_events.empty_end,0.00,5.21,
57.75968627,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.47,% Slots,,,0.00,5.21,
57.75968627,S1-C7,Bad_Speculation.Branch_Mispredicts,18.70,% Slots,,br_misp_retired.all_branches,0.00,5.21,
57.75968627,S1-C7,Backend_Bound.Memory_Bound,12.45,% Slots,,,0.00,5.21,
57.75968627,S1-C7,Backend_Bound.Core_Bound,10.01,% Slots,,,0.00,5.21,
57.75968627,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.47,
57.75968627,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
57.75968627,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.72,% Core_Clocks,,,0.00,5.21,
57.75968627,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.71,% Core_Clocks,,,0.00,5.21,
57.75968627,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
57.75968627,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
57.75968627,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
57.75968627,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
57.75968627,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
57.75968627,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
57.75968627,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
57.75968627,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
57.75968627,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
57.75968627,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
57.75968627,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
57.75968627,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
57.75968627,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
57.75968627,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
57.75968627,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
57.75968627,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
57.75968627,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
57.75968627,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
57.75968627,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
59.183737813,S0-C0,Frontend_Bound,36.17,% Slots,,,0.00,5.07,
59.183737813,S0-C0,Bad_Speculation,17.67,% Slots,,,0.00,5.07,
59.183737813,S0-C0,Backend_Bound,17.13,% Slots,,,0.00,5.07,
59.183737813,S0-C0,Frontend_Bound.Frontend_Latency,26.59,% Slots,,rs_events.empty_end,0.00,5.07,
59.183737813,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.12,% Slots,,,0.00,5.08,
59.183737813,S0-C0,Bad_Speculation.Branch_Mispredicts,17.40,% Slots,,br_misp_retired.all_branches,0.00,5.07,
59.183737813,S0-C0,Backend_Bound.Memory_Bound,12.05,% Slots,,,0.00,5.07,
59.183737813,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.70,% Clocks,,,0.00,5.06,
59.183737813,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
59.183737813,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.23,% Core_Clocks,,,0.00,5.33,
59.183737813,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.54,% Core_Clocks,,,0.00,5.34,
59.183737813,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
59.183737813,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
59.183737813,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
59.183737813,S0-C1,Frontend_Bound,32.04,% Slots,,,0.00,5.33,
59.183737813,S0-C1,Bad_Speculation,11.29,% Slots,,,0.00,5.33,
59.183737813,S0-C1,Backend_Bound,32.50,% Slots,,,0.00,5.33,<==
59.183737813,S0-C1,Frontend_Bound.Frontend_Latency,29.20,% Slots,,rs_events.empty_end,0.00,5.33,
59.183737813,S0-C1,Bad_Speculation.Branch_Mispredicts,11.12,% Slots,,br_misp_retired.all_branches,0.00,5.33,
59.183737813,S0-C1,Backend_Bound.Memory_Bound,13.76,% Slots,,,0.00,5.33,
59.183737813,S0-C1,Backend_Bound.Core_Bound,18.74,% Slots,,,0.00,5.33,
59.183737813,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.60,% Clocks,,,0.00,5.05,
59.183737813,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
59.183737813,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
59.183737813,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
59.183737813,S0-C2,Frontend_Bound,33.07,% Slots,,,0.00,5.33,<==
59.183737813,S0-C2,Bad_Speculation,17.14,% Slots,,,0.00,5.33,
59.183737813,S0-C2,Backend_Bound,20.80,% Slots,,,0.00,5.33,
59.183737813,S0-C2,Frontend_Bound.Frontend_Latency,18.49,% Slots,,rs_events.empty_end,0.00,5.33,
59.183737813,S0-C2,Frontend_Bound.Frontend_Bandwidth,18.68,% Slots,,,0.00,5.33,
59.183737813,S0-C2,Bad_Speculation.Branch_Mispredicts,16.88,% Slots,,br_misp_retired.all_branches,0.00,5.33,
59.183737813,S0-C2,Backend_Bound.Core_Bound,11.52,% Slots,,,0.00,5.33,
59.183737813,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.06,
59.183737813,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
59.183737813,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.48,% Core_Clocks,,,0.00,5.33,
59.183737813,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
59.183737813,S0-C3,Frontend_Bound,33.23,% Slots,,,0.00,5.33,
59.183737813,S0-C3,Bad_Speculation,11.87,% Slots,,,0.00,5.33,
59.183737813,S0-C3,Backend_Bound,24.95,% Slots,,,0.00,5.33,
59.183737813,S0-C3,Frontend_Bound.Frontend_Latency,23.48,% Slots,,rs_events.empty_end,0.00,5.33,
59.183737813,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.48,% Slots,,,0.00,5.33,
59.183737813,S0-C3,Bad_Speculation.Branch_Mispredicts,11.69,% Slots,,br_misp_retired.all_branches,0.00,5.33,
59.183737813,S0-C3,Backend_Bound.Memory_Bound,13.51,% Slots,,,0.00,5.32,
59.183737813,S0-C3,Backend_Bound.Core_Bound,11.45,% Slots,,,0.00,5.32,
59.183737813,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.06,
59.183737813,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
59.183737813,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.06,% Core_Clocks,,,0.00,5.33,
59.183737813,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.54,% Core_Clocks,,,0.00,5.33,
59.183737813,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
59.183737813,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.29,% Clocks,,,0.00,5.05,
59.183737813,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
59.183737813,S0-C4,Frontend_Bound,26.27,% Slots,,,0.00,5.34,
59.183737813,S0-C4,Backend_Bound,35.75,% Slots,,,0.00,5.34,<==
59.183737813,S0-C4,Frontend_Bound.Frontend_Latency,24.90,% Slots,,rs_events.empty_end,0.00,5.33,
59.183737813,S0-C4,Backend_Bound.Memory_Bound,17.45,% Slots,,,0.00,5.33,
59.183737813,S0-C4,Backend_Bound.Core_Bound,18.30,% Slots,,,0.00,5.33,
59.183737813,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.81,% Clocks,,,0.00,5.06,
59.183737813,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
59.183737813,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
59.183737813,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
59.183737813,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
59.183737813,S0-C5,Frontend_Bound,22.59,% Slots,,,0.00,5.34,
59.183737813,S0-C5,Bad_Speculation,16.54,% Slots,,,0.00,5.34,
59.183737813,S0-C5,Backend_Bound,34.42,% Slots,,,0.00,5.34,
59.183737813,S0-C5,Bad_Speculation.Branch_Mispredicts,16.28,% Slots,,br_misp_retired.all_branches,0.00,5.33,
59.183737813,S0-C5,Backend_Bound.Memory_Bound,13.27,% Slots,,,0.00,5.33,
59.183737813,S0-C5,Backend_Bound.Core_Bound,21.15,% Slots,,,0.00,5.33,
59.183737813,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
59.183737813,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.97,% Clocks,,,0.00,5.06,<==
59.183737813,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
59.183737813,S0-C6,Frontend_Bound,32.28,% Slots,,,0.00,5.34,
59.183737813,S0-C6,Bad_Speculation,15.56,% Slots,,,0.00,5.34,
59.183737813,S0-C6,Backend_Bound,24.58,% Slots,,,0.00,5.34,
59.183737813,S0-C6,Frontend_Bound.Frontend_Latency,19.48,% Slots,,rs_events.empty_end,0.00,5.33,
59.183737813,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.78,% Slots,,,0.00,5.34,
59.183737813,S0-C6,Bad_Speculation.Branch_Mispredicts,15.39,% Slots,,br_misp_retired.all_branches,0.00,5.33,
59.183737813,S0-C6,Backend_Bound.Memory_Bound,12.05,% Slots,,,0.00,5.33,
59.183737813,S0-C6,Backend_Bound.Core_Bound,12.52,% Slots,,,0.00,5.33,
59.183737813,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.98,% Clocks,,,0.00,5.07,
59.183737813,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
59.183737813,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.06,% Core_Clocks,,,0.00,5.34,
59.183737813,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.50,% Core_Clocks,,,0.00,5.34,
59.183737813,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
59.183737813,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
59.183737813,S0-C7,Frontend_Bound,35.75,% Slots,,,0.00,5.34,
59.183737813,S0-C7,Bad_Speculation,10.15,% Slots,,,0.00,5.34,
59.183737813,S0-C7,Backend_Bound,27.03,% Slots,,,0.00,5.34,
59.183737813,S0-C7,Frontend_Bound.Frontend_Latency,18.25,% Slots,,rs_events.empty_end,0.00,5.33,
59.183737813,S0-C7,Frontend_Bound.Frontend_Bandwidth,32.66,% Slots,,,0.00,5.34,
59.183737813,S0-C7,Bad_Speculation.Branch_Mispredicts,10.00,% Slots,,br_misp_retired.all_branches,0.00,5.34,
59.183737813,S0-C7,Backend_Bound.Memory_Bound,14.06,% Slots,,,0.00,5.33,
59.183737813,S0-C7,Backend_Bound.Core_Bound,12.98,% Slots,,,0.00,5.33,
59.183737813,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.22,% Clocks,,,0.00,5.05,
59.183737813,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
59.183737813,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.73,% Core_Clocks,,,0.00,5.33,<==
59.183737813,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
59.183737813,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
59.183737813,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
59.183737813,S1-C0,Frontend_Bound,32.93,% Slots,,,0.00,5.33,
59.183737813,S1-C0,Bad_Speculation,15.31,% Slots,,,0.00,5.33,
59.183737813,S1-C0,Backend_Bound,25.95,% Slots,,,0.00,5.33,
59.183737813,S1-C0,Frontend_Bound.Frontend_Latency,15.22,% Slots,,rs_events.empty_end,0.00,5.33,
59.183737813,S1-C0,Bad_Speculation.Branch_Mispredicts,15.10,% Slots,,br_misp_retired.all_branches,0.00,5.33,
59.183737813,S1-C0,Backend_Bound.Core_Bound,17.56,% Slots,,,0.00,5.33,
59.183737813,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.77,% Clocks,,,0.00,5.05,
59.183737813,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
59.183737813,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
59.183737813,S1-C1,Frontend_Bound,29.94,% Slots,,,0.00,5.34,
59.183737813,S1-C1,Bad_Speculation,12.55,% Slots,,,0.00,5.34,
59.183737813,S1-C1,Backend_Bound,18.79,% Slots,,,0.00,5.34,
59.183737813,S1-C1,Frontend_Bound.Frontend_Latency,16.21,% Slots,,rs_events.empty_end,0.00,5.32,
59.183737813,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.93,% Slots,,,0.00,5.34,
59.183737813,S1-C1,Bad_Speculation.Branch_Mispredicts,12.04,% Slots,,br_misp_retired.all_branches,0.00,5.32,
59.183737813,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.36,% Clocks,,,0.00,5.05,
59.183737813,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
59.183737813,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
59.183737813,S1-C2,Frontend_Bound,35.88,% Slots,,,0.00,5.34,
59.183737813,S1-C2,Bad_Speculation,14.48,% Slots,,,0.00,5.34,
59.183737813,S1-C2,Backend_Bound,19.37,% Slots,,,0.00,5.34,
59.183737813,S1-C2,Frontend_Bound.Frontend_Latency,20.08,% Slots,,rs_events.empty_end,0.00,5.33,
59.183737813,S1-C2,Bad_Speculation.Branch_Mispredicts,14.35,% Slots,,br_misp_retired.all_branches,0.00,5.33,
59.183737813,S1-C2,Backend_Bound.Core_Bound,10.04,% Slots,,,0.00,5.33,
59.183737813,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.22,% Clocks,,,0.00,5.05,
59.183737813,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
59.183737813,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.52,% Clocks,,,0.00,5.05,
59.183737813,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
59.183737813,S1-C3,Frontend_Bound,31.59,% Slots,,,0.00,5.34,
59.183737813,S1-C3,Bad_Speculation,14.69,% Slots,,,0.00,5.34,
59.183737813,S1-C3,Backend_Bound,28.07,% Slots,,,0.00,5.34,
59.183737813,S1-C3,Frontend_Bound.Frontend_Latency,16.61,% Slots,,rs_events.empty_end,0.00,5.33,
59.183737813,S1-C3,Bad_Speculation.Branch_Mispredicts,14.51,% Slots,,br_misp_retired.all_branches,0.00,5.33,
59.183737813,S1-C3,Backend_Bound.Memory_Bound,14.84,% Slots,,,0.00,5.33,
59.183737813,S1-C3,Backend_Bound.Core_Bound,13.23,% Slots,,,0.00,5.33,
59.183737813,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
59.183737813,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
59.183737813,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.55,% Clocks,,,0.00,5.05,
59.183737813,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
59.183737813,S1-C4,Frontend_Bound,33.57,% Slots,,,0.00,5.34,
59.183737813,S1-C4,Bad_Speculation,12.10,% Slots,,,0.00,5.34,
59.183737813,S1-C4,Backend_Bound,31.46,% Slots,,,0.00,5.34,
59.183737813,S1-C4,Frontend_Bound.Frontend_Latency,33.63,% Slots,,rs_events.empty_end,0.00,5.32,
59.183737813,S1-C4,Bad_Speculation.Branch_Mispredicts,11.82,% Slots,,br_misp_retired.all_branches,0.00,5.33,
59.183737813,S1-C4,Backend_Bound.Memory_Bound,12.09,% Slots,,,0.00,5.32,
59.183737813,S1-C4,Backend_Bound.Core_Bound,19.37,% Slots,,,0.00,5.32,
59.183737813,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.06,
59.183737813,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
59.183737813,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
59.183737813,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.22,% Clocks,,,0.00,5.05,
59.183737813,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
59.183737813,S1-C5,Bad_Speculation,14.47,% Slots,,,0.00,5.33,
59.183737813,S1-C5,Bad_Speculation.Branch_Mispredicts,14.27,% Slots,,br_misp_retired.all_branches,0.00,5.33,
59.183737813,S1-C5,Backend_Bound,31.65,% Slots,,,0.00,5.33,
59.183737813,S1-C5,Backend_Bound.Memory_Bound,27.63,% Slots,,,0.00,5.33,<==
59.183737813,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
59.183737813,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
59.183737813,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
59.183737813,S1-C6,Frontend_Bound,27.19,% Slots,,,0.00,5.34,
59.183737813,S1-C6,Bad_Speculation,15.18,% Slots,,,0.00,5.34,
59.183737813,S1-C6,Backend_Bound,26.43,% Slots,,,0.00,5.34,
59.183737813,S1-C6,Frontend_Bound.Frontend_Latency,17.57,% Slots,,rs_events.empty_end,0.00,5.33,
59.183737813,S1-C6,Bad_Speculation.Branch_Mispredicts,14.97,% Slots,,br_misp_retired.all_branches,0.00,5.33,
59.183737813,S1-C6,Backend_Bound.Memory_Bound,15.37,% Slots,,,0.00,5.33,
59.183737813,S1-C6,Backend_Bound.Core_Bound,11.06,% Slots,,,0.00,5.33,
59.183737813,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.06,
59.183737813,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
59.183737813,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
59.183737813,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
59.183737813,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.20,% Clocks,,,0.00,5.05,
59.183737813,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
59.183737813,S1-C7,Frontend_Bound,20.83,% Slots,,,0.00,5.34,
59.183737813,S1-C7,Bad_Speculation,12.91,% Slots,,,0.00,5.34,
59.183737813,S1-C7,Backend_Bound,32.74,% Slots,,,0.00,5.34,
59.183737813,S1-C7,Frontend_Bound.Frontend_Latency,26.21,% Slots,,rs_events.empty_end,0.00,5.32,
59.183737813,S1-C7,Bad_Speculation.Branch_Mispredicts,12.72,% Slots,,br_misp_retired.all_branches,0.00,5.33,
59.183737813,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.01,% Clocks,,,0.00,5.05,
59.183737813,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
59.183737813,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
59.183737813,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
59.183737813,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
59.183737813,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
59.183737813,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
59.183737813,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
59.183737813,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
59.183737813,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
59.183737813,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
59.183737813,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
59.183737813,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
59.183737813,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
59.183737813,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
59.183737813,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
59.183737813,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
59.183737813,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
59.183737813,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
59.183737813,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
59.183737813,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
60.751806512,S0-C0,Frontend_Bound,28.06,% Slots,,,0.00,5.11,
60.751806512,S0-C0,Bad_Speculation,11.93,% Slots,,,0.00,5.11,
60.751806512,S0-C0,Backend_Bound,31.17,% Slots,,,0.00,5.11,<==
60.751806512,S0-C0,Frontend_Bound.Frontend_Latency,20.08,% Slots,,rs_events.empty_end,0.00,5.11,
60.751806512,S0-C0,Bad_Speculation.Branch_Mispredicts,11.78,% Slots,,br_misp_retired.all_branches,0.00,5.11,
60.751806512,S0-C0,Backend_Bound.Memory_Bound,15.18,% Slots,,,0.00,5.11,
60.751806512,S0-C0,Backend_Bound.Core_Bound,15.99,% Slots,,,0.00,5.11,
60.751806512,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.60,% Clocks,,,0.00,5.36,
60.751806512,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
60.751806512,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
60.751806512,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
60.751806512,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
60.751806512,S0-C1,Frontend_Bound,32.39,% Slots,,,0.00,5.1,
60.751806512,S0-C1,Bad_Speculation,18.49,% Slots,,,0.00,5.1,
60.751806512,S0-C1,Backend_Bound,13.25,% Slots,,,0.00,5.1,
60.751806512,S0-C1,Frontend_Bound.Frontend_Latency,22.38,% Slots,,rs_events.empty_end,0.00,5.1,
60.751806512,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.80,% Slots,,,0.00,5.1,
60.751806512,S0-C1,Bad_Speculation.Branch_Mispredicts,18.32,% Slots,,br_misp_retired.all_branches,0.00,5.1,
60.751806512,S0-C1,Backend_Bound.Memory_Bound,10.57,% Slots,,,0.00,5.1,
60.751806512,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.35,
60.751806512,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
60.751806512,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.15,% Core_Clocks,,,0.00,5.17,
60.751806512,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
60.751806512,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
60.751806512,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
60.751806512,S0-C2,Frontend_Bound,25.66,% Slots,,,0.00,5.1,
60.751806512,S0-C2,Bad_Speculation,15.50,% Slots,,,0.00,5.1,
60.751806512,S0-C2,Backend_Bound,25.63,% Slots,,,0.00,5.1,
60.751806512,S0-C2,Frontend_Bound.Frontend_Latency,19.39,% Slots,,rs_events.empty_end,0.00,5.1,
60.751806512,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.30,% Slots,,,0.00,5.1,
60.751806512,S0-C2,Bad_Speculation.Branch_Mispredicts,15.31,% Slots,,br_misp_retired.all_branches,0.00,5.1,
60.751806512,S0-C2,Backend_Bound.Memory_Bound,15.70,% Slots,,,0.00,5.1,
60.751806512,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.50,% Clocks,,,0.00,5.36,
60.751806512,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
60.751806512,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.22,% Core_Clocks,,,0.00,5.1,
60.751806512,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
60.751806512,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
60.751806512,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
60.751806512,S0-C3,Frontend_Bound,31.69,% Slots,,,0.00,5.11,
60.751806512,S0-C3,Bad_Speculation,14.28,% Slots,,,0.00,5.11,
60.751806512,S0-C3,Backend_Bound,23.07,% Slots,,,0.00,5.11,
60.751806512,S0-C3,Frontend_Bound.Frontend_Latency,21.23,% Slots,,rs_events.empty_end,0.00,5.1,
60.751806512,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.76,% Slots,,,0.00,5.11,
60.751806512,S0-C3,Bad_Speculation.Branch_Mispredicts,14.10,% Slots,,br_misp_retired.all_branches,0.00,5.11,
60.751806512,S0-C3,Backend_Bound.Memory_Bound,13.35,% Slots,,,0.00,5.1,
60.751806512,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.35,
60.751806512,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
60.751806512,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.29,% Core_Clocks,,,0.00,5.18,
60.751806512,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.90,% Core_Clocks,,,0.00,5.1,
60.751806512,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
60.751806512,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
60.751806512,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
60.751806512,S0-C4,Frontend_Bound,27.18,% Slots,,,0.00,5.11,
60.751806512,S0-C4,Bad_Speculation,15.65,% Slots,,,0.00,5.11,
60.751806512,S0-C4,Backend_Bound,26.39,% Slots,,,0.00,5.11,
60.751806512,S0-C4,Frontend_Bound.Frontend_Latency,16.81,% Slots,,rs_events.empty_end,0.00,5.11,<==
60.751806512,S0-C4,Bad_Speculation.Branch_Mispredicts,15.46,% Slots,,br_misp_retired.all_branches,0.00,5.11,
60.751806512,S0-C4,Backend_Bound.Memory_Bound,16.34,% Slots,,,0.00,5.11,
60.751806512,S0-C4,Backend_Bound.Core_Bound,10.05,% Slots,,,0.00,5.11,
60.751806512,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.36,
60.751806512,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
60.751806512,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
60.751806512,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
60.751806512,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.33,% Clocks,,,0.00,5.18,
60.751806512,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
60.751806512,S0-C5,Frontend_Bound,29.17,% Slots,,,0.00,5.1,<==
60.751806512,S0-C5,Bad_Speculation,16.45,% Slots,,,0.00,5.1,
60.751806512,S0-C5,Backend_Bound,18.58,% Slots,,,0.00,5.1,
60.751806512,S0-C5,Frontend_Bound.Frontend_Latency,16.35,% Slots,,rs_events.empty_end,0.00,5.1,
60.751806512,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.38,% Slots,,,0.00,5.1,
60.751806512,S0-C5,Bad_Speculation.Branch_Mispredicts,16.28,% Slots,,br_misp_retired.all_branches,0.00,5.1,
60.751806512,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
60.751806512,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.83,% Core_Clocks,,,0.00,5.18,
60.751806512,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.01,% Core_Clocks,,,0.00,5.1,
60.751806512,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
60.751806512,S0-C6,Frontend_Bound,26.53,% Slots,,,0.00,5.11,
60.751806512,S0-C6,Bad_Speculation,10.62,% Slots,,,0.00,5.11,
60.751806512,S0-C6,Backend_Bound,25.53,% Slots,,,0.00,5.11,
60.751806512,S0-C6,Frontend_Bound.Frontend_Latency,19.14,% Slots,,rs_events.empty_end,0.00,5.1,
60.751806512,S0-C6,Bad_Speculation.Branch_Mispredicts,10.46,% Slots,,br_misp_retired.all_branches,0.00,5.11,
60.751806512,S0-C6,Backend_Bound.Memory_Bound,14.92,% Slots,,,0.00,5.1,
60.751806512,S0-C6,Backend_Bound.Core_Bound,10.61,% Slots,,,0.00,5.1,
60.751806512,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
60.751806512,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
60.751806512,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
60.751806512,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.52,% Clocks,,,0.00,5.18,
60.751806512,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
60.751806512,S0-C7,Frontend_Bound,31.84,% Slots,,,0.00,5.11,
60.751806512,S0-C7,Bad_Speculation,17.82,% Slots,,,0.00,5.11,
60.751806512,S0-C7,Backend_Bound,18.97,% Slots,,,0.00,5.11,
60.751806512,S0-C7,Frontend_Bound.Frontend_Latency,19.01,% Slots,,rs_events.empty_end,0.00,5.1,
60.751806512,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.31,% Slots,,,0.00,5.11,
60.751806512,S0-C7,Bad_Speculation.Branch_Mispredicts,17.63,% Slots,,br_misp_retired.all_branches,0.00,5.11,
60.751806512,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.35,
60.751806512,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
60.751806512,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.94,% Core_Clocks,,,0.00,5.18,
60.751806512,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.19,% Core_Clocks,,,0.00,5.1,
60.751806512,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
60.751806512,S1-C0,Frontend_Bound,39.04,% Slots,,,0.00,5.11,
60.751806512,S1-C0,Bad_Speculation,12.21,% Slots,,,0.00,5.11,
60.751806512,S1-C0,Backend_Bound,17.32,% Slots,,,0.00,5.11,
60.751806512,S1-C0,Frontend_Bound.Frontend_Latency,26.70,% Slots,,rs_events.empty_end,0.00,5.1,<==
60.751806512,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.99,% Slots,,,0.00,5.11,
60.751806512,S1-C0,Bad_Speculation.Branch_Mispredicts,12.00,% Slots,,br_misp_retired.all_branches,0.00,5.11,
60.751806512,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.36,
60.751806512,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
60.751806512,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.17,% Core_Clocks,,,0.00,5.18,
60.751806512,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
60.751806512,S1-C1,Frontend_Bound,29.72,% Slots,,,0.00,5.11,
60.751806512,S1-C1,Bad_Speculation,17.01,% Slots,,,0.00,5.11,
60.751806512,S1-C1,Backend_Bound,21.69,% Slots,,,0.00,5.11,
60.751806512,S1-C1,Frontend_Bound.Frontend_Latency,18.39,% Slots,,rs_events.empty_end,0.00,5.11,
60.751806512,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.99,% Slots,,,0.00,5.11,
60.751806512,S1-C1,Bad_Speculation.Branch_Mispredicts,16.86,% Slots,,br_misp_retired.all_branches,0.00,5.11,
60.751806512,S1-C1,Backend_Bound.Memory_Bound,16.58,% Slots,,,0.00,5.11,
60.751806512,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
60.751806512,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.38,% Core_Clocks,,,0.00,5.19,
60.751806512,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
60.751806512,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
60.751806512,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
60.751806512,S1-C2,Frontend_Bound,35.71,% Slots,,,0.00,5.11,
60.751806512,S1-C2,Bad_Speculation,15.62,% Slots,,,0.00,5.11,
60.751806512,S1-C2,Backend_Bound,16.64,% Slots,,,0.00,5.11,
60.751806512,S1-C2,Frontend_Bound.Frontend_Latency,25.38,% Slots,,rs_events.empty_end,0.00,5.1,
60.751806512,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.65,% Slots,,,0.00,5.11,
60.751806512,S1-C2,Bad_Speculation.Branch_Mispredicts,15.44,% Slots,,br_misp_retired.all_branches,0.00,5.11,
60.751806512,S1-C2,Backend_Bound.Memory_Bound,10.90,% Slots,,,0.00,5.1,
60.751806512,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.36,
60.751806512,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
60.751806512,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.94,% Core_Clocks,,,0.00,5.18,
60.751806512,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
60.751806512,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
60.751806512,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
60.751806512,S1-C3,Frontend_Bound,34.24,% Slots,,,0.00,5.11,
60.751806512,S1-C3,Bad_Speculation,15.29,% Slots,,,0.00,5.11,
60.751806512,S1-C3,Backend_Bound,18.22,% Slots,,,0.00,5.11,
60.751806512,S1-C3,Frontend_Bound.Frontend_Latency,23.22,% Slots,,rs_events.empty_end,0.00,5.1,
60.751806512,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.41,% Slots,,,0.00,5.11,
60.751806512,S1-C3,Bad_Speculation.Branch_Mispredicts,15.11,% Slots,,br_misp_retired.all_branches,0.00,5.11,
60.751806512,S1-C3,Backend_Bound.Memory_Bound,12.23,% Slots,,,0.00,5.1,
60.751806512,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.36,
60.751806512,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
60.751806512,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.52,% Core_Clocks,,,0.00,5.18,
60.751806512,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.61,% Core_Clocks,,,0.00,5.1,
60.751806512,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
60.751806512,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
60.751806512,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
60.751806512,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
60.751806512,S1-C4,Frontend_Bound,32.26,% Slots,,,0.00,5.11,
60.751806512,S1-C4,Bad_Speculation,13.60,% Slots,,,0.00,5.11,
60.751806512,S1-C4,Backend_Bound,21.06,% Slots,,,0.00,5.11,
60.751806512,S1-C4,Frontend_Bound.Frontend_Latency,21.82,% Slots,,rs_events.empty_end,0.00,5.1,
60.751806512,S1-C4,Bad_Speculation.Branch_Mispredicts,13.44,% Slots,,br_misp_retired.all_branches,0.00,5.11,
60.751806512,S1-C4,Backend_Bound.Memory_Bound,14.26,% Slots,,,0.00,5.1,
60.751806512,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.35,% Clocks,,,0.00,5.36,
60.751806512,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
60.751806512,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
60.751806512,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
60.751806512,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
60.751806512,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
60.751806512,S1-C5,Frontend_Bound,32.26,% Slots,,,0.00,5.11,
60.751806512,S1-C5,Bad_Speculation,15.55,% Slots,,,0.00,5.11,
60.751806512,S1-C5,Backend_Bound,18.97,% Slots,,,0.00,5.11,
60.751806512,S1-C5,Frontend_Bound.Frontend_Latency,23.06,% Slots,,rs_events.empty_end,0.00,5.1,
60.751806512,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.32,% Slots,,,0.00,5.11,
60.751806512,S1-C5,Bad_Speculation.Branch_Mispredicts,15.40,% Slots,,br_misp_retired.all_branches,0.00,5.11,
60.751806512,S1-C5,Backend_Bound.Memory_Bound,10.90,% Slots,,,0.00,5.1,
60.751806512,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.36,
60.751806512,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
60.751806512,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.35,% Core_Clocks,,,0.00,5.18,
60.751806512,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
60.751806512,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
60.751806512,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
60.751806512,S1-C6,Frontend_Bound,35.45,% Slots,,,0.00,5.11,
60.751806512,S1-C6,Bad_Speculation,14.72,% Slots,,,0.00,5.11,
60.751806512,S1-C6,Backend_Bound,17.51,% Slots,,,0.00,5.11,
60.751806512,S1-C6,Frontend_Bound.Frontend_Latency,25.66,% Slots,,rs_events.empty_end,0.00,5.1,
60.751806512,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.68,% Slots,,,0.00,5.11,
60.751806512,S1-C6,Bad_Speculation.Branch_Mispredicts,14.56,% Slots,,br_misp_retired.all_branches,0.00,5.11,
60.751806512,S1-C6,Backend_Bound.Memory_Bound,16.22,% Slots,,,0.00,5.1,
60.751806512,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.36,
60.751806512,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
60.751806512,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.90,% Core_Clocks,,,0.00,5.18,
60.751806512,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
60.751806512,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
60.751806512,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
60.751806512,S1-C7,Frontend_Bound,32.61,% Slots,,,0.00,5.11,
60.751806512,S1-C7,Bad_Speculation,15.14,% Slots,,,0.00,5.11,
60.751806512,S1-C7,Backend_Bound,19.66,% Slots,,,0.00,5.11,
60.751806512,S1-C7,Frontend_Bound.Frontend_Latency,19.57,% Slots,,rs_events.empty_end,0.00,5.11,
60.751806512,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.45,% Slots,,,0.00,5.11,
60.751806512,S1-C7,Bad_Speculation.Branch_Mispredicts,14.98,% Slots,,br_misp_retired.all_branches,0.00,5.11,
60.751806512,S1-C7,Backend_Bound.Memory_Bound,16.54,% Slots,,,0.00,5.11,
60.751806512,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.36,
60.751806512,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
60.751806512,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.28,% Core_Clocks,,,0.00,5.18,
60.751806512,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.44,% Core_Clocks,,,0.00,5.1,
60.751806512,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
60.751806512,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
60.751806512,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
60.751806512,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
60.751806512,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
60.751806512,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
60.751806512,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
60.751806512,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
60.751806512,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
60.751806512,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
60.751806512,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
60.751806512,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
60.751806512,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
60.751806512,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
60.751806512,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
60.751806512,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
60.751806512,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
60.751806512,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
60.751806512,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
62.356786028,S0-C0,Frontend_Bound,26.80,% Slots,,,0.00,5.24,
62.356786028,S0-C0,Bad_Speculation,14.46,% Slots,,,0.00,5.23,
62.356786028,S0-C0,Backend_Bound,20.12,% Slots,,,0.00,5.23,
62.356786028,S0-C0,Frontend_Bound.Frontend_Latency,16.78,% Slots,,rs_events.empty_end,0.00,5.23,
62.356786028,S0-C0,Bad_Speculation.Branch_Mispredicts,14.28,% Slots,,br_misp_retired.all_branches,0.00,5.23,
62.356786028,S0-C0,Backend_Bound.Memory_Bound,10.88,% Slots,,,0.00,5.22,
62.356786028,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
62.356786028,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
62.356786028,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
62.356786028,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
62.356786028,S0-C1,Frontend_Bound,26.60,% Slots,,,0.00,5.23,
62.356786028,S0-C1,Bad_Speculation,15.62,% Slots,,,0.00,5.23,
62.356786028,S0-C1,Backend_Bound,14.12,% Slots,,,0.00,5.23,
62.356786028,S0-C1,Retiring,37.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
62.356786028,S0-C1,Frontend_Bound.Frontend_Latency,19.39,% Slots,,rs_events.empty_end,0.00,5.23,
62.356786028,S0-C1,Bad_Speculation.Branch_Mispredicts,15.46,% Slots,,br_misp_retired.all_branches,0.00,5.23,
62.356786028,S0-C1,Retiring.Microcode_Sequencer,2.05,% Slots,,idq.ms_uops,0.00,5.24,<==
62.356786028,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.19,% Clocks,,,0.00,5.23,
62.356786028,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
62.356786028,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.17,% Clocks,,idq.ms_switches,0.00,5.23,
62.356786028,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
62.356786028,S0-C2,Frontend_Bound,26.63,% Slots,,,0.00,5.24,<==
62.356786028,S0-C2,Bad_Speculation,12.50,% Slots,,,0.00,5.24,
62.356786028,S0-C2,Backend_Bound,25.49,% Slots,,,0.00,5.24,
62.356786028,S0-C2,Frontend_Bound.Frontend_Latency,15.63,% Slots,,rs_events.empty_end,0.00,5.23,
62.356786028,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.78,% Slots,,,0.00,5.24,
62.356786028,S0-C2,Bad_Speculation.Branch_Mispredicts,12.37,% Slots,,br_misp_retired.all_branches,0.00,5.24,
62.356786028,S0-C2,Backend_Bound.Memory_Bound,10.26,% Slots,,,0.00,5.23,
62.356786028,S0-C2,Backend_Bound.Core_Bound,15.22,% Slots,,,0.00,5.23,
62.356786028,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.23,
62.356786028,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
62.356786028,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.82,% Core_Clocks,,,0.00,5.41,
62.356786028,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
62.356786028,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.58,% Clocks,,,0.00,5.23,
62.356786028,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
62.356786028,S0-C3,Frontend_Bound,26.38,% Slots,,,0.00,5.24,
62.356786028,S0-C3,Bad_Speculation,11.00,% Slots,,,0.00,5.24,
62.356786028,S0-C3,Backend_Bound,31.30,% Slots,,,0.00,5.24,<==
62.356786028,S0-C3,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.23,
62.356786028,S0-C3,Bad_Speculation.Branch_Mispredicts,10.90,% Slots,,br_misp_retired.all_branches,0.00,5.24,
62.356786028,S0-C3,Backend_Bound.Memory_Bound,14.91,% Slots,,,0.00,5.23,
62.356786028,S0-C3,Backend_Bound.Core_Bound,16.39,% Slots,,,0.00,5.23,
62.356786028,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
62.356786028,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
62.356786028,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
62.356786028,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
62.356786028,S0-C4,Frontend_Bound,20.70,% Slots,,,0.00,5.24,
62.356786028,S0-C4,Bad_Speculation,12.66,% Slots,,,0.00,5.24,
62.356786028,S0-C4,Backend_Bound,29.94,% Slots,,,0.00,5.24,<==
62.356786028,S0-C4,Frontend_Bound.Frontend_Latency,15.08,% Slots,,rs_events.empty_end,0.00,5.22,
62.356786028,S0-C4,Bad_Speculation.Branch_Mispredicts,12.51,% Slots,,br_misp_retired.all_branches,0.00,5.24,
62.356786028,S0-C4,Backend_Bound.Memory_Bound,14.18,% Slots,,,0.00,5.22,
62.356786028,S0-C4,Backend_Bound.Core_Bound,15.76,% Slots,,,0.00,5.22,
62.356786028,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.96,% Clocks,,,0.00,5.24,
62.356786028,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
62.356786028,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
62.356786028,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
62.356786028,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
62.356786028,S0-C5,Frontend_Bound,21.30,% Slots,,,0.00,5.24,
62.356786028,S0-C5,Bad_Speculation,11.58,% Slots,,,0.00,5.24,
62.356786028,S0-C5,Backend_Bound,29.85,% Slots,,,0.00,5.24,<==
62.356786028,S0-C5,Frontend_Bound.Frontend_Latency,16.76,% Slots,,rs_events.empty_end,0.00,5.22,
62.356786028,S0-C5,Bad_Speculation.Branch_Mispredicts,11.44,% Slots,,br_misp_retired.all_branches,0.00,5.24,
62.356786028,S0-C5,Backend_Bound.Memory_Bound,14.18,% Slots,,,0.00,5.22,
62.356786028,S0-C5,Backend_Bound.Core_Bound,15.67,% Slots,,,0.00,5.22,
62.356786028,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
62.356786028,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.85,% Clocks,,,0.00,5.23,
62.356786028,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
62.356786028,S0-C6,Backend_Bound,37.49,% Slots,,,0.00,5.25,
62.356786028,S0-C6,Backend_Bound.Memory_Bound,14.27,% Slots,,,0.00,5.22,
62.356786028,S0-C6,Backend_Bound.Core_Bound,23.22,% Slots,,,0.00,5.22,<==
62.356786028,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
62.356786028,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
62.356786028,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
62.356786028,S0-C7,Backend_Bound,32.81,% Slots,,,0.00,5.24,<==
62.356786028,S0-C7,Backend_Bound.Memory_Bound,14.11,% Slots,,,0.00,5.22,
62.356786028,S0-C7,Backend_Bound.Core_Bound,18.70,% Slots,,,0.00,5.22,
62.356786028,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.93,% Clocks,,,0.00,5.23,
62.356786028,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
62.356786028,S1-C0,Frontend_Bound,30.53,% Slots,,,0.00,5.24,
62.356786028,S1-C0,Backend_Bound,22.10,% Slots,,,0.00,5.24,
62.356786028,S1-C0,Frontend_Bound.Frontend_Latency,20.25,% Slots,,rs_events.empty_end,0.00,5.23,<==
62.356786028,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.17,% Slots,,,0.00,5.25,
62.356786028,S1-C0,Backend_Bound.Core_Bound,12.16,% Slots,,,0.00,5.23,
62.356786028,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.24,
62.356786028,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
62.356786028,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.57,% Core_Clocks,,,0.00,5.41,
62.356786028,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
62.356786028,S1-C1,Frontend_Bound,21.00,% Slots,,,0.00,5.24,
62.356786028,S1-C1,Bad_Speculation,12.43,% Slots,,,0.00,5.24,
62.356786028,S1-C1,Backend_Bound,35.46,% Slots,,,0.00,5.24,<==
62.356786028,S1-C1,Frontend_Bound.Frontend_Latency,15.52,% Slots,,rs_events.empty_end,0.00,5.23,
62.356786028,S1-C1,Bad_Speculation.Branch_Mispredicts,12.33,% Slots,,br_misp_retired.all_branches,0.00,5.24,
62.356786028,S1-C1,Backend_Bound.Memory_Bound,19.24,% Slots,,,0.00,5.23,
62.356786028,S1-C1,Backend_Bound.Core_Bound,16.22,% Slots,,,0.00,5.23,
62.356786028,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
62.356786028,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
62.356786028,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
62.356786028,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
62.356786028,S1-C2,Frontend_Bound,23.03,% Slots,,,0.00,5.24,
62.356786028,S1-C2,Bad_Speculation,14.15,% Slots,,,0.00,5.24,
62.356786028,S1-C2,Backend_Bound,28.95,% Slots,,,0.00,5.24,
62.356786028,S1-C2,Bad_Speculation.Branch_Mispredicts,14.02,% Slots,,br_misp_retired.all_branches,0.00,5.24,
62.356786028,S1-C2,Backend_Bound.Memory_Bound,17.64,% Slots,,,0.00,5.23,
62.356786028,S1-C2,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.23,
62.356786028,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
62.356786028,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
62.356786028,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.21,% Clocks,,,0.00,5.23,
62.356786028,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
62.356786028,S1-C3,Frontend_Bound,27.24,% Slots,,,0.00,5.24,
62.356786028,S1-C3,Backend_Bound,29.11,% Slots,,,0.00,5.24,
62.356786028,S1-C3,Frontend_Bound.Frontend_Latency,18.33,% Slots,,rs_events.empty_end,0.00,5.24,
62.356786028,S1-C3,Backend_Bound.Memory_Bound,18.31,% Slots,,,0.00,5.23,
62.356786028,S1-C3,Backend_Bound.Core_Bound,10.80,% Slots,,,0.00,5.23,
62.356786028,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.24,
62.356786028,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
62.356786028,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
62.356786028,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
62.356786028,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
62.356786028,S1-C4,Frontend_Bound,21.68,% Slots,,,0.00,5.23,
62.356786028,S1-C4,Bad_Speculation,14.42,% Slots,,,0.00,5.23,
62.356786028,S1-C4,Backend_Bound,30.58,% Slots,,,0.00,5.23,
62.356786028,S1-C4,Bad_Speculation.Branch_Mispredicts,14.26,% Slots,,br_misp_retired.all_branches,0.00,5.23,
62.356786028,S1-C4,Backend_Bound.Memory_Bound,20.52,% Slots,,,0.00,5.23,
62.356786028,S1-C4,Backend_Bound.Core_Bound,10.06,% Slots,,,0.00,5.23,
62.356786028,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
62.356786028,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
62.356786028,S1-C5,Frontend_Bound,22.59,% Slots,,,0.00,5.24,
62.356786028,S1-C5,Bad_Speculation,11.77,% Slots,,,0.00,5.24,
62.356786028,S1-C5,Backend_Bound,34.15,% Slots,,,0.00,5.24,<==
62.356786028,S1-C5,Frontend_Bound.Frontend_Latency,16.35,% Slots,,rs_events.empty_end,0.00,5.23,
62.356786028,S1-C5,Bad_Speculation.Branch_Mispredicts,11.62,% Slots,,br_misp_retired.all_branches,0.00,5.24,
62.356786028,S1-C5,Backend_Bound.Memory_Bound,19.21,% Slots,,,0.00,5.23,
62.356786028,S1-C5,Backend_Bound.Core_Bound,14.95,% Slots,,,0.00,5.23,
62.356786028,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
62.356786028,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
62.356786028,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.61,% Clocks,,,0.00,5.24,
62.356786028,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
62.356786028,S1-C6,Frontend_Bound,21.15,% Slots,,,0.00,5.24,
62.356786028,S1-C6,Backend_Bound,32.50,% Slots,,,0.00,5.24,
62.356786028,S1-C6,Backend_Bound.Memory_Bound,13.61,% Slots,,,0.00,5.23,
62.356786028,S1-C6,Backend_Bound.Core_Bound,18.89,% Slots,,,0.00,5.23,<==
62.356786028,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
62.356786028,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
62.356786028,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
62.356786028,S1-C7,Frontend_Bound,26.63,% Slots,,,0.00,5.24,
62.356786028,S1-C7,Bad_Speculation,15.59,% Slots,,,0.00,5.24,
62.356786028,S1-C7,Backend_Bound,22.34,% Slots,,,0.00,5.24,
62.356786028,S1-C7,Frontend_Bound.Frontend_Latency,17.84,% Slots,,rs_events.empty_end,0.00,5.23,
62.356786028,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.47,% Slots,,,0.00,5.24,
62.356786028,S1-C7,Bad_Speculation.Branch_Mispredicts,15.43,% Slots,,br_misp_retired.all_branches,0.00,5.23,
62.356786028,S1-C7,Backend_Bound.Memory_Bound,19.91,% Slots,,,0.00,5.23,
62.356786028,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
62.356786028,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.56,% Core_Clocks,,,0.00,5.24,
62.356786028,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
62.356786028,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
62.356786028,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
62.356786028,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
62.356786028,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
62.356786028,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
62.356786028,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
62.356786028,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
62.356786028,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
62.356786028,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
62.356786028,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
62.356786028,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
62.356786028,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
62.356786028,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
62.356786028,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
62.356786028,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
62.356786028,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
62.356786028,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
62.356786028,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
63.807508789,S0-C0,Backend_Bound,41.25,% Slots,,,0.00,5.24,
63.807508789,S0-C0,Backend_Bound.Memory_Bound,12.04,% Slots,,,0.00,5.24,
63.807508789,S0-C0,Backend_Bound.Core_Bound,29.21,% Slots,,,0.00,5.24,
63.807508789,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.66,% Clocks,,,0.00,5.24,<==
63.807508789,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
63.807508789,S0-C1,Frontend_Bound,34.86,% Slots,,,0.00,5.24,<==
63.807508789,S0-C1,Bad_Speculation,21.50,% Slots,,,0.00,5.24,
63.807508789,S0-C1,Backend_Bound,16.85,% Slots,,,0.00,5.24,
63.807508789,S0-C1,Frontend_Bound.Frontend_Latency,15.48,% Slots,,rs_events.empty_end,0.00,5.24,
63.807508789,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.28,% Slots,,,0.00,5.24,
63.807508789,S0-C1,Bad_Speculation.Branch_Mispredicts,21.24,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.807508789,S0-C1,Backend_Bound.Memory_Bound,48.32,% Slots,,,0.00,5.24,
63.807508789,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.24,
63.807508789,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
63.807508789,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.71,% Core_Clocks,,,0.00,5.25,
63.807508789,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.65,% Core_Clocks,,,0.00,5.24,
63.807508789,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
63.807508789,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
63.807508789,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
63.807508789,S0-C2,Frontend_Bound,20.14,% Slots,,,0.00,5.5,
63.807508789,S0-C2,Backend_Bound,39.29,% Slots,,,0.00,5.47,
63.807508789,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.5,
63.807508789,S0-C2,Backend_Bound.Memory_Bound,16.78,% Slots,,,0.00,5.24,
63.807508789,S0-C2,Backend_Bound.Core_Bound,22.51,% Slots,,,0.00,5.24,
63.807508789,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.11,% Core_Clocks,,,0.00,5.24,
63.807508789,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.85,% Clocks,,,0.00,5.24,<==
63.807508789,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
63.807508789,S0-C3,Frontend_Bound,26.31,% Slots,,,0.00,5.5,<==
63.807508789,S0-C3,Bad_Speculation,21.11,% Slots,,,0.00,5.48,
63.807508789,S0-C3,Backend_Bound,24.76,% Slots,,,0.00,5.48,
63.807508789,S0-C3,Bad_Speculation.Branch_Mispredicts,20.87,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.807508789,S0-C3,Backend_Bound.Memory_Bound,22.32,% Slots,,,0.00,5.24,
63.807508789,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
63.807508789,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
63.807508789,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
63.807508789,S0-C4,Frontend_Bound,36.98,% Slots,,,0.00,5.49,
63.807508789,S0-C4,Bad_Speculation,12.17,% Slots,,,0.00,5.47,
63.807508789,S0-C4,Backend_Bound,33.90,% Slots,,,0.00,5.47,
63.807508789,S0-C4,Frontend_Bound.Frontend_Latency,39.20,% Slots,,rs_events.empty_end,0.00,5.5,
63.807508789,S0-C4,Bad_Speculation.Branch_Mispredicts,12.00,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.807508789,S0-C4,Backend_Bound.Memory_Bound,15.44,% Slots,,,0.00,5.24,
63.807508789,S0-C4,Backend_Bound.Core_Bound,18.46,% Slots,,,0.00,5.24,
63.807508789,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.99,% Clocks,,,0.00,5.24,
63.807508789,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
63.807508789,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
63.807508789,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
63.807508789,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.08,% Clocks,,,0.00,5.23,
63.807508789,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
63.807508789,S0-C5,Backend_Bound,50.61,% Slots,,,0.00,5.47,
63.807508789,S0-C5,Backend_Bound.Memory_Bound,10.61,% Slots,,,0.00,5.24,
63.807508789,S0-C5,Backend_Bound.Core_Bound,40.00,% Slots,,,0.00,5.24,
63.807508789,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.94,% Clocks,,,0.00,5.24,<==
63.807508789,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
63.807508789,S0-C6,Backend_Bound,50.82,% Slots,,,0.00,5.47,
63.807508789,S0-C6,Backend_Bound.Memory_Bound,13.24,% Slots,,,0.00,5.25,
63.807508789,S0-C6,Backend_Bound.Core_Bound,37.58,% Slots,,,0.00,5.25,<==
63.807508789,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
63.807508789,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
63.807508789,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
63.807508789,S0-C7,Frontend_Bound,22.65,% Slots,,,0.00,5.49,
63.807508789,S0-C7,Backend_Bound,36.93,% Slots,,,0.00,5.46,
63.807508789,S0-C7,Frontend_Bound.Frontend_Latency,20.86,% Slots,,rs_events.empty_end,0.00,5.49,
63.807508789,S0-C7,Backend_Bound.Memory_Bound,14.04,% Slots,,,0.00,5.24,
63.807508789,S0-C7,Backend_Bound.Core_Bound,22.89,% Slots,,,0.00,5.24,
63.807508789,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.27,% Clocks,,,0.00,5.24,
63.807508789,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
63.807508789,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
63.807508789,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
63.807508789,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
63.807508789,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.42,% Clocks,,,0.00,5.24,<==
63.807508789,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
63.807508789,S1-C0,Backend_Bound,34.77,% Slots,,,0.00,5.47,
63.807508789,S1-C0,Backend_Bound.Memory_Bound,14.33,% Slots,,,0.00,5.24,
63.807508789,S1-C0,Backend_Bound.Core_Bound,20.44,% Slots,,,0.00,5.24,
63.807508789,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
63.807508789,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
63.807508789,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.10,% Clocks,,,0.00,5.23,<==
63.807508789,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
63.807508789,S1-C1,Frontend_Bound,35.57,% Slots,,,0.00,5.49,
63.807508789,S1-C1,Bad_Speculation,16.20,% Slots,,,0.00,5.47,
63.807508789,S1-C1,Backend_Bound,21.01,% Slots,,,0.00,5.47,
63.807508789,S1-C1,Frontend_Bound.Frontend_Latency,23.57,% Slots,,rs_events.empty_end,0.00,5.5,
63.807508789,S1-C1,Bad_Speculation.Branch_Mispredicts,15.99,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.807508789,S1-C1,Backend_Bound.Memory_Bound,23.51,% Slots,,,0.00,5.24,
63.807508789,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
63.807508789,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
63.807508789,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
63.807508789,S1-C2,Frontend_Bound,37.98,% Slots,,,0.00,5.49,
63.807508789,S1-C2,Bad_Speculation,12.75,% Slots,,,0.00,5.47,
63.807508789,S1-C2,Backend_Bound,13.94,% Slots,,,0.00,5.47,
63.807508789,S1-C2,Frontend_Bound.Frontend_Latency,24.19,% Slots,,rs_events.empty_end,0.00,5.5,<==
63.807508789,S1-C2,Bad_Speculation.Branch_Mispredicts,12.34,% Slots,,br_misp_retired.all_branches,0.00,5.25,
63.807508789,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.64,% Clocks,,,0.00,5.24,
63.807508789,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
63.807508789,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
63.807508789,S1-C3,Frontend_Bound,26.88,% Slots,,,0.00,5.49,
63.807508789,S1-C3,Bad_Speculation,12.22,% Slots,,,0.00,5.47,
63.807508789,S1-C3,Backend_Bound,28.22,% Slots,,,0.00,5.47,
63.807508789,S1-C3,Frontend_Bound.Frontend_Latency,22.44,% Slots,,rs_events.empty_end,0.00,5.5,
63.807508789,S1-C3,Bad_Speculation.Branch_Mispredicts,12.10,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.807508789,S1-C3,Backend_Bound.Memory_Bound,18.37,% Slots,,,0.00,5.25,
63.807508789,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.08,% Clocks,,,0.00,5.24,
63.807508789,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
63.807508789,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
63.807508789,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
63.807508789,S1-C4,Frontend_Bound,35.27,% Slots,,,0.00,5.49,
63.807508789,S1-C4,Bad_Speculation,19.56,% Slots,,,0.00,5.47,
63.807508789,S1-C4,Backend_Bound,19.44,% Slots,,,0.00,5.47,
63.807508789,S1-C4,Frontend_Bound.Frontend_Latency,29.03,% Slots,,rs_events.empty_end,0.00,5.5,
63.807508789,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.54,% Slots,,,0.00,5.49,
63.807508789,S1-C4,Bad_Speculation.Branch_Mispredicts,19.27,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.807508789,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
63.807508789,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.98,% Core_Clocks,,,0.00,5.24,
63.807508789,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
63.807508789,S1-C5,Frontend_Bound,27.11,% Slots,,,0.00,5.49,
63.807508789,S1-C5,Backend_Bound,37.82,% Slots,,,0.00,5.47,<==
63.807508789,S1-C5,Frontend_Bound.Frontend_Latency,27.87,% Slots,,rs_events.empty_end,0.00,5.5,
63.807508789,S1-C5,Backend_Bound.Memory_Bound,19.57,% Slots,,,0.00,5.24,
63.807508789,S1-C5,Backend_Bound.Core_Bound,18.25,% Slots,,,0.00,5.24,
63.807508789,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
63.807508789,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
63.807508789,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
63.807508789,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.13,% Clocks,,,0.00,5.23,
63.807508789,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
63.807508789,S1-C6,Frontend_Bound,23.07,% Slots,,,0.00,5.49,
63.807508789,S1-C6,Backend_Bound,36.05,% Slots,,,0.00,5.47,<==
63.807508789,S1-C6,Frontend_Bound.Frontend_Latency,18.65,% Slots,,rs_events.empty_end,0.00,5.5,
63.807508789,S1-C6,Backend_Bound.Memory_Bound,18.50,% Slots,,,0.00,5.47,
63.807508789,S1-C6,Backend_Bound.Core_Bound,17.55,% Slots,,,0.00,5.47,
63.807508789,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
63.807508789,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
63.807508789,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
63.807508789,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.65,% Clocks,,,0.00,5.24,
63.807508789,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
63.807508789,S1-C7,Backend_Bound,45.87,% Slots,,,0.00,5.47,
63.807508789,S1-C7,Backend_Bound.Memory_Bound,13.83,% Slots,,,0.00,5.47,
63.807508789,S1-C7,Backend_Bound.Core_Bound,32.05,% Slots,,,0.00,5.47,
63.807508789,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.17,% Clocks,,,0.00,5.23,<==
63.807508789,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
63.807508789,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
63.807508789,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
63.807508789,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
63.807508789,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
63.807508789,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
63.807508789,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
63.807508789,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
63.807508789,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
63.807508789,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
63.807508789,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
63.807508789,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
63.807508789,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
63.807508789,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
63.807508789,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
63.807508789,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
63.807508789,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
65.263562559,S0-C0,Frontend_Bound,37.51,% Slots,,,0.00,5.22,<==
65.263562559,S0-C0,Bad_Speculation,19.37,% Slots,,,0.00,5.22,
65.263562559,S0-C0,Frontend_Bound.Frontend_Latency,19.45,% Slots,,rs_events.empty_end,0.00,5.22,
65.263562559,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.60,% Slots,,,0.00,5.22,
65.263562559,S0-C0,Bad_Speculation.Branch_Mispredicts,19.21,% Slots,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.44,% Clocks,,,0.00,5.23,
65.263562559,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.29,% Core_Clocks,,,0.00,5.22,
65.263562559,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.95,% Core_Clocks,,,0.00,5.5,
65.263562559,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
65.263562559,S0-C1,Frontend_Bound,32.30,% Slots,,,0.00,5.23,
65.263562559,S0-C1,Bad_Speculation,13.69,% Slots,,,0.00,5.23,
65.263562559,S0-C1,Backend_Bound,19.06,% Slots,,,0.00,5.23,
65.263562559,S0-C1,Frontend_Bound.Frontend_Latency,22.07,% Slots,,rs_events.empty_end,0.00,5.22,
65.263562559,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.49,% Slots,,,0.00,5.22,
65.263562559,S0-C1,Bad_Speculation.Branch_Mispredicts,13.55,% Slots,,br_misp_retired.all_branches,0.00,5.23,
65.263562559,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.23,
65.263562559,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
65.263562559,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.14,% Core_Clocks,,,0.00,5.22,
65.263562559,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.69,% Core_Clocks,,,0.00,5.5,
65.263562559,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
65.263562559,S0-C2,Frontend_Bound,31.04,% Slots,,,0.00,5.23,
65.263562559,S0-C2,Bad_Speculation,16.68,% Slots,,,0.00,5.23,
65.263562559,S0-C2,Backend_Bound,20.90,% Slots,,,0.00,5.23,
65.263562559,S0-C2,Frontend_Bound.Frontend_Latency,23.45,% Slots,,rs_events.empty_end,0.00,5.23,
65.263562559,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.84,% Slots,,,0.00,5.23,
65.263562559,S0-C2,Bad_Speculation.Branch_Mispredicts,16.51,% Slots,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S0-C2,Backend_Bound.Memory_Bound,10.22,% Slots,,,0.00,5.22,
65.263562559,S0-C2,Backend_Bound.Core_Bound,10.69,% Slots,,,0.00,5.22,
65.263562559,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.32,% Clocks,,,0.00,5.23,
65.263562559,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
65.263562559,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.22,% Core_Clocks,,,0.00,5.23,
65.263562559,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.54,% Core_Clocks,,,0.00,5.49,
65.263562559,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
65.263562559,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
65.263562559,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
65.263562559,S0-C3,Frontend_Bound,34.19,% Slots,,,0.00,5.22,
65.263562559,S0-C3,Bad_Speculation,14.82,% Slots,,,0.00,5.22,
65.263562559,S0-C3,Backend_Bound,18.97,% Slots,,,0.00,5.22,
65.263562559,S0-C3,Frontend_Bound.Frontend_Latency,24.06,% Slots,,rs_events.empty_end,0.00,5.22,
65.263562559,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.30,% Slots,,,0.00,5.22,
65.263562559,S0-C3,Bad_Speculation.Branch_Mispredicts,14.66,% Slots,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S0-C3,Backend_Bound.Memory_Bound,11.45,% Slots,,,0.00,5.22,
65.263562559,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.24,
65.263562559,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
65.263562559,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
65.263562559,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
65.263562559,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
65.263562559,S0-C4,Frontend_Bound,31.70,% Slots,,,0.00,5.22,
65.263562559,S0-C4,Bad_Speculation,15.02,% Slots,,,0.00,5.22,
65.263562559,S0-C4,Backend_Bound,22.21,% Slots,,,0.00,5.22,
65.263562559,S0-C4,Frontend_Bound.Frontend_Latency,22.55,% Slots,,rs_events.empty_end,0.00,5.22,
65.263562559,S0-C4,Bad_Speculation.Branch_Mispredicts,14.88,% Slots,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S0-C4,Backend_Bound.Core_Bound,12.40,% Slots,,,0.00,5.22,
65.263562559,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.24,
65.263562559,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
65.263562559,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
65.263562559,S0-C5,Frontend_Bound,38.95,% Slots,,,0.00,5.23,
65.263562559,S0-C5,Bad_Speculation,12.96,% Slots,,,0.00,5.23,
65.263562559,S0-C5,Backend_Bound,18.85,% Slots,,,0.00,5.23,
65.263562559,S0-C5,Frontend_Bound.Frontend_Latency,26.80,% Slots,,rs_events.empty_end,0.00,5.22,
65.263562559,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.13,% Slots,,,0.00,5.23,
65.263562559,S0-C5,Bad_Speculation.Branch_Mispredicts,12.83,% Slots,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S0-C5,Backend_Bound.Memory_Bound,12.39,% Slots,,,0.00,5.22,
65.263562559,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.23,
65.263562559,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
65.263562559,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.01,% Core_Clocks,,,0.00,5.5,
65.263562559,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
65.263562559,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
65.263562559,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
65.263562559,S0-C6,Frontend_Bound,31.03,% Slots,,,0.00,5.23,
65.263562559,S0-C6,Bad_Speculation,13.70,% Slots,,,0.00,5.23,
65.263562559,S0-C6,Backend_Bound,23.97,% Slots,,,0.00,5.23,
65.263562559,S0-C6,Frontend_Bound.Frontend_Latency,20.37,% Slots,,rs_events.empty_end,0.00,5.22,
65.263562559,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.27,% Slots,,,0.00,5.23,
65.263562559,S0-C6,Bad_Speculation.Branch_Mispredicts,13.58,% Slots,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S0-C6,Backend_Bound.Memory_Bound,13.28,% Slots,,,0.00,5.22,
65.263562559,S0-C6,Backend_Bound.Core_Bound,10.69,% Slots,,,0.00,5.22,
65.263562559,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.23,
65.263562559,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
65.263562559,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.54,% Core_Clocks,,,0.00,5.22,
65.263562559,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.69,% Core_Clocks,,,0.00,5.49,
65.263562559,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
65.263562559,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
65.263562559,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
65.263562559,S0-C7,Frontend_Bound,31.16,% Slots,,,0.00,5.22,<==
65.263562559,S0-C7,Bad_Speculation,14.20,% Slots,,,0.00,5.22,
65.263562559,S0-C7,Backend_Bound,23.56,% Slots,,,0.00,5.22,
65.263562559,S0-C7,Frontend_Bound.Frontend_Latency,17.96,% Slots,,rs_events.empty_end,0.00,5.22,
65.263562559,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.51,% Slots,,,0.00,5.22,
65.263562559,S0-C7,Bad_Speculation.Branch_Mispredicts,14.09,% Slots,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S0-C7,Backend_Bound.Memory_Bound,11.87,% Slots,,,0.00,5.22,
65.263562559,S0-C7,Backend_Bound.Core_Bound,11.69,% Slots,,,0.00,5.22,
65.263562559,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.87,% Clocks,,,0.00,5.23,
65.263562559,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.64,% Core_Clocks,,,0.00,5.22,
65.263562559,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
65.263562559,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
65.263562559,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.74,% Clocks,,,0.00,5.22,
65.263562559,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
65.263562559,S1-C0,Frontend_Bound,41.37,% Slots,,,0.00,5.22,
65.263562559,S1-C0,Bad_Speculation,16.19,% Slots,,,0.00,5.22,
65.263562559,S1-C0,Backend_Bound,14.68,% Slots,,,0.00,5.22,
65.263562559,S1-C0,Frontend_Bound.Frontend_Latency,29.43,% Slots,,rs_events.empty_end,0.00,5.22,
65.263562559,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.98,% Slots,,,0.00,5.22,
65.263562559,S1-C0,Bad_Speculation.Branch_Mispredicts,16.03,% Slots,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.84,% Clocks,,,0.00,5.23,
65.263562559,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
65.263562559,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.19,% Core_Clocks,,,0.00,5.22,
65.263562559,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.12,% Core_Clocks,,,0.00,5.5,
65.263562559,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
65.263562559,S1-C1,Frontend_Bound,32.81,% Slots,,,0.00,5.22,
65.263562559,S1-C1,Bad_Speculation,16.35,% Slots,,,0.00,5.22,
65.263562559,S1-C1,Backend_Bound,17.36,% Slots,,,0.00,5.22,
65.263562559,S1-C1,Frontend_Bound.Frontend_Latency,25.24,% Slots,,rs_events.empty_end,0.00,5.22,
65.263562559,S1-C1,Bad_Speculation.Branch_Mispredicts,16.20,% Slots,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S1-C1,Backend_Bound.Memory_Bound,10.20,% Slots,,,0.00,5.22,
65.263562559,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
65.263562559,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
65.263562559,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
65.263562559,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
65.263562559,S1-C2,Frontend_Bound,34.14,% Slots,,,0.00,5.22,
65.263562559,S1-C2,Bad_Speculation,13.29,% Slots,,,0.00,5.22,
65.263562559,S1-C2,Backend_Bound,16.42,% Slots,,,0.00,5.22,
65.263562559,S1-C2,Frontend_Bound.Frontend_Latency,22.74,% Slots,,rs_events.empty_end,0.00,5.22,<==
65.263562559,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.80,% Slots,,,0.00,5.22,
65.263562559,S1-C2,Bad_Speculation.Branch_Mispredicts,13.03,% Slots,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S1-C2,Backend_Bound.Memory_Bound,10.39,% Slots,,,0.00,5.22,
65.263562559,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.23,
65.263562559,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.17,% Core_Clocks,,,0.00,5.23,
65.263562559,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
65.263562559,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
65.263562559,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
65.263562559,S1-C3,Frontend_Bound,29.50,% Slots,,,0.00,5.22,
65.263562559,S1-C3,Bad_Speculation,13.46,% Slots,,,0.00,5.22,
65.263562559,S1-C3,Backend_Bound,21.78,% Slots,,,0.00,5.22,
65.263562559,S1-C3,Frontend_Bound.Frontend_Latency,19.93,% Slots,,rs_events.empty_end,0.00,5.22,
65.263562559,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.01,% Slots,,,0.00,5.22,
65.263562559,S1-C3,Bad_Speculation.Branch_Mispredicts,13.29,% Slots,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S1-C3,Backend_Bound.Memory_Bound,14.56,% Slots,,,0.00,5.22,
65.263562559,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
65.263562559,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.80,% Core_Clocks,,,0.00,5.23,
65.263562559,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.04,% Core_Clocks,,,0.00,5.5,
65.263562559,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
65.263562559,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
65.263562559,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
65.263562559,S1-C4,Frontend_Bound,37.41,% Slots,,,0.00,5.23,
65.263562559,S1-C4,Bad_Speculation,15.31,% Slots,,,0.00,5.23,
65.263562559,S1-C4,Backend_Bound,18.08,% Slots,,,0.00,5.23,
65.263562559,S1-C4,Frontend_Bound.Frontend_Latency,22.42,% Slots,,rs_events.empty_end,0.00,5.22,
65.263562559,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.48,% Slots,,,0.00,5.23,
65.263562559,S1-C4,Bad_Speculation.Branch_Mispredicts,15.16,% Slots,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.23,
65.263562559,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
65.263562559,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.23,% Core_Clocks,,,0.00,5.22,
65.263562559,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
65.263562559,S1-C5,Frontend_Bound,35.49,% Slots,,,0.00,5.22,
65.263562559,S1-C5,Bad_Speculation,13.09,% Slots,,,0.00,5.22,
65.263562559,S1-C5,Backend_Bound,23.63,% Slots,,,0.00,5.22,
65.263562559,S1-C5,Frontend_Bound.Frontend_Latency,25.09,% Slots,,rs_events.empty_end,0.00,5.22,
65.263562559,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.22,
65.263562559,S1-C5,Bad_Speculation.Branch_Mispredicts,12.95,% Slots,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S1-C5,Backend_Bound.Memory_Bound,13.41,% Slots,,,0.00,5.22,
65.263562559,S1-C5,Backend_Bound.Core_Bound,10.21,% Slots,,,0.00,5.22,
65.263562559,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.22,
65.263562559,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
65.263562559,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.28,% Core_Clocks,,,0.00,5.22,
65.263562559,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.64,% Core_Clocks,,,0.00,5.5,
65.263562559,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
65.263562559,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
65.263562559,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
65.263562559,S1-C6,Frontend_Bound,32.36,% Slots,,,0.00,5.22,
65.263562559,S1-C6,Bad_Speculation,17.24,% Slots,,,0.00,5.22,
65.263562559,S1-C6,Backend_Bound,20.52,% Slots,,,0.00,5.22,
65.263562559,S1-C6,Frontend_Bound.Frontend_Latency,20.80,% Slots,,rs_events.empty_end,0.00,5.22,
65.263562559,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.13,% Slots,,,0.00,5.22,
65.263562559,S1-C6,Bad_Speculation.Branch_Mispredicts,17.03,% Slots,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S1-C6,Backend_Bound.Memory_Bound,10.82,% Slots,,,0.00,5.22,
65.263562559,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.23,
65.263562559,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
65.263562559,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.76,% Core_Clocks,,,0.00,5.23,
65.263562559,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.05,% Core_Clocks,,,0.00,5.5,
65.263562559,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
65.263562559,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
65.263562559,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
65.263562559,S1-C7,Frontend_Bound,31.63,% Slots,,,0.00,5.22,
65.263562559,S1-C7,Bad_Speculation,16.39,% Slots,,,0.00,5.22,
65.263562559,S1-C7,Backend_Bound,20.19,% Slots,,,0.00,5.22,
65.263562559,S1-C7,Frontend_Bound.Frontend_Latency,22.26,% Slots,,rs_events.empty_end,0.00,5.22,
65.263562559,S1-C7,Bad_Speculation.Branch_Mispredicts,16.21,% Slots,,br_misp_retired.all_branches,0.00,5.22,
65.263562559,S1-C7,Backend_Bound.Memory_Bound,10.63,% Slots,,,0.00,5.22,
65.263562559,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.22,
65.263562559,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
65.263562559,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
65.263562559,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
65.263562559,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
65.263562559,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
65.263562559,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
65.263562559,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
65.263562559,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
65.263562559,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
65.263562559,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
65.263562559,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
65.263562559,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
65.263562559,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
65.263562559,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
65.263562559,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
65.263562559,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
65.263562559,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
65.263562559,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
65.263562559,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
65.263562559,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
66.798232637,S0-C0,Frontend_Bound,25.34,% Slots,,,0.00,5.21,
66.798232637,S0-C0,Bad_Speculation,12.35,% Slots,,,0.00,5.21,
66.798232637,S0-C0,Backend_Bound,24.79,% Slots,,,0.00,5.21,
66.798232637,S0-C0,Frontend_Bound.Frontend_Latency,19.11,% Slots,,rs_events.empty_end,0.00,5.2,
66.798232637,S0-C0,Bad_Speculation.Branch_Mispredicts,12.20,% Slots,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S0-C0,Backend_Bound.Memory_Bound,15.70,% Slots,,,0.00,5.2,
66.798232637,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.2,
66.798232637,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
66.798232637,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
66.798232637,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
66.798232637,S0-C1,Frontend_Bound,23.88,% Slots,,,0.00,5.21,
66.798232637,S0-C1,Bad_Speculation,12.49,% Slots,,,0.00,5.21,
66.798232637,S0-C1,Backend_Bound,27.86,% Slots,,,0.00,5.21,
66.798232637,S0-C1,Frontend_Bound.Frontend_Latency,16.86,% Slots,,rs_events.empty_end,0.00,5.21,
66.798232637,S0-C1,Bad_Speculation.Branch_Mispredicts,12.36,% Slots,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S0-C1,Backend_Bound.Memory_Bound,18.79,% Slots,,,0.00,5.2,<==
66.798232637,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.23,% Clocks,,,0.00,5.21,
66.798232637,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
66.798232637,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
66.798232637,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
66.798232637,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
66.798232637,S0-C2,Frontend_Bound,26.54,% Slots,,,0.00,5.21,
66.798232637,S0-C2,Bad_Speculation,11.54,% Slots,,,0.00,5.21,
66.798232637,S0-C2,Backend_Bound,26.84,% Slots,,,0.00,5.21,
66.798232637,S0-C2,Frontend_Bound.Frontend_Latency,22.32,% Slots,,rs_events.empty_end,0.00,5.2,
66.798232637,S0-C2,Bad_Speculation.Branch_Mispredicts,11.36,% Slots,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S0-C2,Backend_Bound.Memory_Bound,19.75,% Slots,,,0.00,5.2,
66.798232637,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.2,
66.798232637,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,<==
66.798232637,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
66.798232637,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
66.798232637,S0-C3,Frontend_Bound,25.99,% Slots,,,0.00,5.2,
66.798232637,S0-C3,Bad_Speculation,11.27,% Slots,,,0.00,5.2,
66.798232637,S0-C3,Backend_Bound,29.47,% Slots,,,0.00,5.2,<==
66.798232637,S0-C3,Frontend_Bound.Frontend_Latency,20.62,% Slots,,rs_events.empty_end,0.00,5.2,
66.798232637,S0-C3,Bad_Speculation.Branch_Mispredicts,11.07,% Slots,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S0-C3,Backend_Bound.Memory_Bound,16.93,% Slots,,,0.00,5.2,
66.798232637,S0-C3,Backend_Bound.Core_Bound,12.54,% Slots,,,0.00,5.2,
66.798232637,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.21,
66.798232637,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
66.798232637,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
66.798232637,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.13,% Clocks,,,0.00,5.31,
66.798232637,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
66.798232637,S0-C4,Frontend_Bound,27.36,% Slots,,,0.00,5.21,
66.798232637,S0-C4,Bad_Speculation,10.30,% Slots,,,0.00,5.21,
66.798232637,S0-C4,Backend_Bound,25.93,% Slots,,,0.00,5.21,
66.798232637,S0-C4,Frontend_Bound.Frontend_Latency,23.09,% Slots,,rs_events.empty_end,0.00,5.2,
66.798232637,S0-C4,Bad_Speculation.Branch_Mispredicts,10.21,% Slots,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S0-C4,Backend_Bound.Memory_Bound,20.34,% Slots,,,0.00,5.2,
66.798232637,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
66.798232637,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
66.798232637,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
66.798232637,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
66.798232637,S0-C5,Frontend_Bound,26.53,% Slots,,,0.00,5.21,
66.798232637,S0-C5,Bad_Speculation,15.93,% Slots,,,0.00,5.21,
66.798232637,S0-C5,Backend_Bound,21.44,% Slots,,,0.00,5.21,
66.798232637,S0-C5,Frontend_Bound.Frontend_Latency,19.84,% Slots,,rs_events.empty_end,0.00,5.21,
66.798232637,S0-C5,Bad_Speculation.Branch_Mispredicts,15.77,% Slots,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S0-C5,Backend_Bound.Memory_Bound,12.87,% Slots,,,0.00,5.21,
66.798232637,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
66.798232637,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
66.798232637,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
66.798232637,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
66.798232637,S0-C6,Frontend_Bound,26.54,% Slots,,,0.00,5.21,
66.798232637,S0-C6,Backend_Bound,30.70,% Slots,,,0.00,5.21,<==
66.798232637,S0-C6,Frontend_Bound.Frontend_Latency,20.36,% Slots,,rs_events.empty_end,0.00,5.2,
66.798232637,S0-C6,Backend_Bound.Memory_Bound,17.41,% Slots,,,0.00,5.2,
66.798232637,S0-C6,Backend_Bound.Core_Bound,13.29,% Slots,,,0.00,5.2,
66.798232637,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.21,
66.798232637,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
66.798232637,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
66.798232637,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.37,% Clocks,,,0.00,5.31,
66.798232637,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
66.798232637,S0-C7,Frontend_Bound,24.80,% Slots,,,0.00,5.21,
66.798232637,S0-C7,Bad_Speculation,12.44,% Slots,,,0.00,5.21,
66.798232637,S0-C7,Backend_Bound,29.05,% Slots,,,0.00,5.21,
66.798232637,S0-C7,Frontend_Bound.Frontend_Latency,17.71,% Slots,,rs_events.empty_end,0.00,5.2,
66.798232637,S0-C7,Bad_Speculation.Branch_Mispredicts,12.21,% Slots,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S0-C7,Backend_Bound.Memory_Bound,20.21,% Slots,,,0.00,5.2,
66.798232637,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.10,% Clocks,,,0.00,5.2,
66.798232637,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
66.798232637,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,<==
66.798232637,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
66.798232637,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
66.798232637,S1-C0,Frontend_Bound,33.27,% Slots,,,0.00,5.21,
66.798232637,S1-C0,Bad_Speculation,10.11,% Slots,,,0.00,5.21,
66.798232637,S1-C0,Backend_Bound,23.52,% Slots,,,0.00,5.21,
66.798232637,S1-C0,Frontend_Bound.Frontend_Latency,22.78,% Slots,,rs_events.empty_end,0.00,5.2,<==
66.798232637,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.63,% Slots,,,0.00,5.21,
66.798232637,S1-C0,Bad_Speculation.Branch_Mispredicts,10.00,% Slots,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S1-C0,Backend_Bound.Memory_Bound,14.19,% Slots,,,0.00,5.2,
66.798232637,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.34,% Clocks,,,0.00,5.2,
66.798232637,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
66.798232637,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.82,% Core_Clocks,,,0.00,5.21,
66.798232637,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
66.798232637,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
66.798232637,S1-C1,Frontend_Bound,22.85,% Slots,,,0.00,5.21,
66.798232637,S1-C1,Bad_Speculation,13.88,% Slots,,,0.00,5.21,
66.798232637,S1-C1,Backend_Bound,29.66,% Slots,,,0.00,5.21,<==
66.798232637,S1-C1,Frontend_Bound.Frontend_Latency,15.92,% Slots,,rs_events.empty_end,0.00,5.21,
66.798232637,S1-C1,Bad_Speculation.Branch_Mispredicts,13.73,% Slots,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S1-C1,Backend_Bound.Memory_Bound,17.30,% Slots,,,0.00,5.2,
66.798232637,S1-C1,Backend_Bound.Core_Bound,12.36,% Slots,,,0.00,5.2,
66.798232637,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
66.798232637,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
66.798232637,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.38,% Clocks,,,0.00,5.31,
66.798232637,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
66.798232637,S1-C2,Frontend_Bound,29.27,% Slots,,,0.00,5.21,
66.798232637,S1-C2,Bad_Speculation,12.26,% Slots,,,0.00,5.21,
66.798232637,S1-C2,Backend_Bound,25.02,% Slots,,,0.00,5.21,
66.798232637,S1-C2,Frontend_Bound.Frontend_Latency,20.36,% Slots,,rs_events.empty_end,0.00,5.2,
66.798232637,S1-C2,Bad_Speculation.Branch_Mispredicts,12.15,% Slots,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S1-C2,Backend_Bound.Memory_Bound,15.89,% Slots,,,0.00,5.2,
66.798232637,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.2,
66.798232637,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
66.798232637,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
66.798232637,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
66.798232637,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
66.798232637,S1-C3,Frontend_Bound,30.84,% Slots,,,0.00,5.2,
66.798232637,S1-C3,Bad_Speculation,11.89,% Slots,,,0.00,5.2,
66.798232637,S1-C3,Backend_Bound,19.62,% Slots,,,0.00,5.2,
66.798232637,S1-C3,Frontend_Bound.Frontend_Latency,21.37,% Slots,,rs_events.empty_end,0.00,5.2,<==
66.798232637,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.38,% Slots,,,0.00,5.2,
66.798232637,S1-C3,Bad_Speculation.Branch_Mispredicts,11.77,% Slots,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S1-C3,Backend_Bound.Memory_Bound,13.69,% Slots,,,0.00,5.2,
66.798232637,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.2,
66.798232637,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.59,% Core_Clocks,,,0.00,5.21,
66.798232637,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
66.798232637,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
66.798232637,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
66.798232637,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
66.798232637,S1-C4,Frontend_Bound,29.74,% Slots,,,0.00,5.21,
66.798232637,S1-C4,Bad_Speculation,15.59,% Slots,,,0.00,5.21,
66.798232637,S1-C4,Backend_Bound,22.68,% Slots,,,0.00,5.21,
66.798232637,S1-C4,Frontend_Bound.Frontend_Latency,24.92,% Slots,,rs_events.empty_end,0.00,5.2,
66.798232637,S1-C4,Bad_Speculation.Branch_Mispredicts,15.44,% Slots,,br_misp_retired.all_branches,0.00,5.21,
66.798232637,S1-C4,Backend_Bound.Memory_Bound,12.51,% Slots,,,0.00,5.2,
66.798232637,S1-C4,Backend_Bound.Core_Bound,10.17,% Slots,,,0.00,5.2,
66.798232637,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.2,
66.798232637,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
66.798232637,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
66.798232637,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
66.798232637,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.22,% Clocks,,,0.00,5.32,
66.798232637,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
66.798232637,S1-C5,Frontend_Bound,25.49,% Slots,,,0.00,5.2,
66.798232637,S1-C5,Bad_Speculation,14.18,% Slots,,,0.00,5.2,
66.798232637,S1-C5,Backend_Bound,24.74,% Slots,,,0.00,5.2,
66.798232637,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.38,% Slots,,,0.00,5.2,
66.798232637,S1-C5,Bad_Speculation.Branch_Mispredicts,14.01,% Slots,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S1-C5,Backend_Bound.Memory_Bound,17.02,% Slots,,,0.00,5.2,
66.798232637,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.36,% Core_Clocks,,,0.00,5.21,<==
66.798232637,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
66.798232637,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
66.798232637,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
66.798232637,S1-C6,Frontend_Bound,20.28,% Slots,,,0.00,5.21,
66.798232637,S1-C6,Bad_Speculation,12.52,% Slots,,,0.00,5.21,
66.798232637,S1-C6,Backend_Bound,26.55,% Slots,,,0.00,5.21,<==
66.798232637,S1-C6,Bad_Speculation.Branch_Mispredicts,12.39,% Slots,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S1-C6,Backend_Bound.Memory_Bound,14.44,% Slots,,,0.00,5.2,
66.798232637,S1-C6,Backend_Bound.Core_Bound,12.11,% Slots,,,0.00,5.2,
66.798232637,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.38,% Clocks,,,0.00,5.31,
66.798232637,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
66.798232637,S1-C7,Frontend_Bound,32.54,% Slots,,,0.00,5.21,
66.798232637,S1-C7,Bad_Speculation,12.23,% Slots,,,0.00,5.21,
66.798232637,S1-C7,Backend_Bound,16.35,% Slots,,,0.00,5.21,
66.798232637,S1-C7,Frontend_Bound.Frontend_Latency,21.23,% Slots,,rs_events.empty_end,0.00,5.2,<==
66.798232637,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.22,% Slots,,,0.00,5.21,
66.798232637,S1-C7,Bad_Speculation.Branch_Mispredicts,11.98,% Slots,,br_misp_retired.all_branches,0.00,5.21,
66.798232637,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.21,
66.798232637,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
66.798232637,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.07,% Core_Clocks,,,0.00,5.21,
66.798232637,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.47,% Core_Clocks,,,0.00,5.2,
66.798232637,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
66.798232637,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
66.798232637,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
66.798232637,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
66.798232637,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
66.798232637,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
66.798232637,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
66.798232637,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
66.798232637,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
66.798232637,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
66.798232637,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
66.798232637,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
66.798232637,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
66.798232637,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
66.798232637,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
66.798232637,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
66.798232637,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
68.336502649,S0-C0,Frontend_Bound,30.96,% Slots,,,0.00,5.2,
68.336502649,S0-C0,Bad_Speculation,13.85,% Slots,,,0.00,5.2,
68.336502649,S0-C0,Backend_Bound,23.42,% Slots,,,0.00,5.2,
68.336502649,S0-C0,Frontend_Bound.Frontend_Latency,20.09,% Slots,,rs_events.empty_end,0.00,5.2,
68.336502649,S0-C0,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.2,
68.336502649,S0-C0,Backend_Bound.Memory_Bound,11.64,% Slots,,,0.00,5.2,
68.336502649,S0-C0,Backend_Bound.Core_Bound,11.78,% Slots,,,0.00,5.2,
68.336502649,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.47,
68.336502649,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
68.336502649,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
68.336502649,S0-C1,Backend_Bound,37.22,% Slots,,,0.00,5.2,
68.336502649,S0-C1,Backend_Bound.Memory_Bound,13.72,% Slots,,,0.00,5.2,
68.336502649,S0-C1,Backend_Bound.Core_Bound,23.50,% Slots,,,0.00,5.2,
68.336502649,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.93,
68.336502649,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
68.336502649,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.73,% Clocks,,,0.00,5.2,<==
68.336502649,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
68.336502649,S0-C2,Frontend_Bound,25.19,% Slots,,,0.00,5.2,
68.336502649,S0-C2,Bad_Speculation,10.15,% Slots,,,0.00,5.2,
68.336502649,S0-C2,Backend_Bound,29.04,% Slots,,,0.00,5.2,
68.336502649,S0-C2,Frontend_Bound.Frontend_Latency,17.18,% Slots,,rs_events.empty_end,0.00,5.2,
68.336502649,S0-C2,Bad_Speculation.Branch_Mispredicts,9.98,% Slots,,br_misp_retired.all_branches,0.00,5.2,
68.336502649,S0-C2,Backend_Bound.Memory_Bound,21.59,% Slots,,,0.00,5.2,
68.336502649,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.47,
68.336502649,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
68.336502649,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,<==
68.336502649,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
68.336502649,S0-C3,Backend_Bound,36.13,% Slots,,,0.00,5.21,
68.336502649,S0-C3,Backend_Bound.Memory_Bound,15.17,% Slots,,,0.00,5.2,
68.336502649,S0-C3,Backend_Bound.Core_Bound,20.96,% Slots,,,0.00,5.2,
68.336502649,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.07,% Clocks,,,0.00,5.2,<==
68.336502649,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
68.336502649,S0-C4,Frontend_Bound,22.90,% Slots,,,0.00,5.2,
68.336502649,S0-C4,Bad_Speculation,16.33,% Slots,,,0.00,5.2,
68.336502649,S0-C4,Backend_Bound,27.28,% Slots,,,0.00,5.2,
68.336502649,S0-C4,Frontend_Bound.Frontend_Bandwidth,20.45,% Slots,,,0.00,5.2,
68.336502649,S0-C4,Bad_Speculation.Branch_Mispredicts,16.07,% Slots,,br_misp_retired.all_branches,0.00,5.2,
68.336502649,S0-C4,Backend_Bound.Memory_Bound,38.21,% Slots,,,0.00,5.2,
68.336502649,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.77,% Core_Clocks,,,0.00,5.21,
68.336502649,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.25,% Core_Clocks,,,0.00,5.2,
68.336502649,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,<==
68.336502649,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
68.336502649,S0-C5,Frontend_Bound,30.91,% Slots,,,0.00,5.2,
68.336502649,S0-C5,Bad_Speculation,13.42,% Slots,,,0.00,5.2,
68.336502649,S0-C5,Backend_Bound,24.93,% Slots,,,0.00,5.2,
68.336502649,S0-C5,Frontend_Bound.Frontend_Latency,27.32,% Slots,,rs_events.empty_end,0.00,5.2,
68.336502649,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.09,% Slots,,,0.00,5.2,
68.336502649,S0-C5,Bad_Speculation.Branch_Mispredicts,13.20,% Slots,,br_misp_retired.all_branches,0.00,5.2,
68.336502649,S0-C5,Backend_Bound.Memory_Bound,20.60,% Slots,,,0.00,5.2,
68.336502649,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.46,% Clocks,,,0.00,5.46,
68.336502649,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
68.336502649,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.12,% Core_Clocks,,,0.00,5.2,
68.336502649,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,
68.336502649,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
68.336502649,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
68.336502649,S0-C6,Frontend_Bound,30.94,% Slots,,,0.00,5.21,
68.336502649,S0-C6,Bad_Speculation,16.08,% Slots,,,0.00,5.21,
68.336502649,S0-C6,Backend_Bound,22.13,% Slots,,,0.00,5.21,
68.336502649,S0-C6,Frontend_Bound.Frontend_Latency,24.40,% Slots,,rs_events.empty_end,0.00,5.2,
68.336502649,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.17,% Slots,,,0.00,5.21,
68.336502649,S0-C6,Bad_Speculation.Branch_Mispredicts,15.83,% Slots,,br_misp_retired.all_branches,0.00,5.21,
68.336502649,S0-C6,Backend_Bound.Memory_Bound,26.93,% Slots,,,0.00,5.2,
68.336502649,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.06,% Clocks,,,0.00,5.47,
68.336502649,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.48,<==
68.336502649,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.35,% Core_Clocks,,,0.00,5.2,
68.336502649,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,
68.336502649,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
68.336502649,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
68.336502649,S0-C7,Frontend_Bound,31.58,% Slots,,,0.00,5.21,
68.336502649,S0-C7,Bad_Speculation,16.78,% Slots,,,0.00,5.21,
68.336502649,S0-C7,Backend_Bound,21.80,% Slots,,,0.00,5.21,
68.336502649,S0-C7,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.2,
68.336502649,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.81,% Slots,,,0.00,5.21,
68.336502649,S0-C7,Bad_Speculation.Branch_Mispredicts,16.52,% Slots,,br_misp_retired.all_branches,0.00,5.21,
68.336502649,S0-C7,Backend_Bound.Memory_Bound,17.49,% Slots,,,0.00,5.2,
68.336502649,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.05,% Clocks,,,0.00,5.47,
68.336502649,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
68.336502649,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.11,% Core_Clocks,,,0.00,5.21,
68.336502649,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.93,% Core_Clocks,,,0.00,5.21,
68.336502649,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
68.336502649,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
68.336502649,S1-C0,Frontend_Bound,34.58,% Slots,,,0.00,5.21,
68.336502649,S1-C0,Bad_Speculation,11.65,% Slots,,,0.00,5.21,
68.336502649,S1-C0,Backend_Bound,15.98,% Slots,,,0.00,5.21,
68.336502649,S1-C0,Frontend_Bound.Frontend_Latency,24.04,% Slots,,rs_events.empty_end,0.00,5.21,<==
68.336502649,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.63,% Slots,,,0.00,5.21,
68.336502649,S1-C0,Bad_Speculation.Branch_Mispredicts,11.49,% Slots,,br_misp_retired.all_branches,0.00,5.21,
68.336502649,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.46,
68.336502649,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
68.336502649,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,49.85,% Core_Clocks,,,0.00,5.21,
68.336502649,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
68.336502649,S1-C1,Frontend_Bound,26.67,% Slots,,,0.00,5.21,
68.336502649,S1-C1,Bad_Speculation,16.38,% Slots,,,0.00,5.21,
68.336502649,S1-C1,Backend_Bound,23.15,% Slots,,,0.00,5.21,
68.336502649,S1-C1,Frontend_Bound.Frontend_Latency,17.63,% Slots,,rs_events.empty_end,0.00,5.21,
68.336502649,S1-C1,Bad_Speculation.Branch_Mispredicts,16.19,% Slots,,br_misp_retired.all_branches,0.00,5.21,
68.336502649,S1-C1,Backend_Bound.Memory_Bound,12.47,% Slots,,,0.00,5.21,
68.336502649,S1-C1,Backend_Bound.Core_Bound,10.67,% Slots,,,0.00,5.21,
68.336502649,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
68.336502649,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,
68.336502649,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
68.336502649,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
68.336502649,S1-C2,Backend_Bound,37.85,% Slots,,,0.00,5.21,
68.336502649,S1-C2,Backend_Bound.Core_Bound,29.40,% Slots,,,0.00,5.2,
68.336502649,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.91,% Clocks,,,0.00,5.2,<==
68.336502649,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
68.336502649,S1-C3,Backend_Bound,37.34,% Slots,,,0.00,5.22,
68.336502649,S1-C3,Backend_Bound.Memory_Bound,12.84,% Slots,,,0.00,5.2,
68.336502649,S1-C3,Backend_Bound.Core_Bound,24.49,% Slots,,,0.00,5.2,
68.336502649,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.01,% Clocks,,,0.00,5.19,<==
68.336502649,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
68.336502649,S1-C4,Backend_Bound,36.81,% Slots,,,0.00,5.21,
68.336502649,S1-C4,Backend_Bound.Memory_Bound,11.67,% Slots,,,0.00,5.2,
68.336502649,S1-C4,Backend_Bound.Core_Bound,25.14,% Slots,,,0.00,5.2,
68.336502649,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.06,% Clocks,,,0.00,5.2,<==
68.336502649,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
68.336502649,S1-C5,Frontend_Bound,24.44,% Slots,,,0.00,5.21,
68.336502649,S1-C5,Bad_Speculation,12.77,% Slots,,,0.00,5.21,
68.336502649,S1-C5,Backend_Bound,30.34,% Slots,,,0.00,5.21,<==
68.336502649,S1-C5,Frontend_Bound.Frontend_Latency,16.79,% Slots,,rs_events.empty_end,0.00,5.21,
68.336502649,S1-C5,Bad_Speculation.Branch_Mispredicts,12.62,% Slots,,br_misp_retired.all_branches,0.00,5.21,
68.336502649,S1-C5,Backend_Bound.Memory_Bound,14.01,% Slots,,,0.00,5.21,
68.336502649,S1-C5,Backend_Bound.Core_Bound,16.33,% Slots,,,0.00,5.21,
68.336502649,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.47,
68.336502649,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
68.336502649,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
68.336502649,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
68.336502649,S1-C6,Frontend_Bound,24.10,% Slots,,,0.00,5.21,
68.336502649,S1-C6,Bad_Speculation,14.27,% Slots,,,0.00,5.21,
68.336502649,S1-C6,Backend_Bound,30.13,% Slots,,,0.00,5.21,<==
68.336502649,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.02,% Slots,,,0.00,5.21,
68.336502649,S1-C6,Bad_Speculation.Branch_Mispredicts,14.11,% Slots,,br_misp_retired.all_branches,0.00,5.2,
68.336502649,S1-C6,Backend_Bound.Memory_Bound,14.03,% Slots,,,0.00,5.2,
68.336502649,S1-C6,Backend_Bound.Core_Bound,16.10,% Slots,,,0.00,5.2,
68.336502649,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.59,% Core_Clocks,,,0.00,5.21,
68.336502649,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.16,% Core_Clocks,,,0.00,5.2,
68.336502649,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
68.336502649,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
68.336502649,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
68.336502649,S1-C7,Frontend_Bound,30.28,% Slots,,,0.00,5.21,<==
68.336502649,S1-C7,Bad_Speculation,14.90,% Slots,,,0.00,5.21,
68.336502649,S1-C7,Backend_Bound,25.76,% Slots,,,0.00,5.21,
68.336502649,S1-C7,Frontend_Bound.Frontend_Latency,17.87,% Slots,,rs_events.empty_end,0.00,5.21,
68.336502649,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.11,% Slots,,,0.00,5.21,
68.336502649,S1-C7,Bad_Speculation.Branch_Mispredicts,14.76,% Slots,,br_misp_retired.all_branches,0.00,5.21,
68.336502649,S1-C7,Backend_Bound.Memory_Bound,14.33,% Slots,,,0.00,5.21,
68.336502649,S1-C7,Backend_Bound.Core_Bound,11.43,% Slots,,,0.00,5.21,
68.336502649,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.46,
68.336502649,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
68.336502649,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.35,% Core_Clocks,,,0.00,5.21,
68.336502649,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
68.336502649,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
68.336502649,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
68.336502649,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
68.336502649,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
68.336502649,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
68.336502649,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
68.336502649,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
68.336502649,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
68.336502649,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
68.336502649,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
68.336502649,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
68.336502649,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
68.336502649,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
68.336502649,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
68.336502649,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
68.336502649,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
68.336502649,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
68.336502649,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
69.855063478,S0-C0,Frontend_Bound,20.45,% Slots,,,0.00,5.26,
69.855063478,S0-C0,Bad_Speculation,12.63,% Slots,,,0.00,5.26,
69.855063478,S0-C0,Backend_Bound,38.09,% Slots,,,0.00,5.26,
69.855063478,S0-C0,Frontend_Bound.Frontend_Latency,20.22,% Slots,,rs_events.empty_end,0.00,5.26,
69.855063478,S0-C0,Bad_Speculation.Branch_Mispredicts,12.46,% Slots,,br_misp_retired.all_branches,0.00,5.26,
69.855063478,S0-C0,Backend_Bound.Memory_Bound,21.66,% Slots,,,0.00,5.26,
69.855063478,S0-C0,Backend_Bound.Core_Bound,16.44,% Slots,,,0.00,5.26,
69.855063478,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
69.855063478,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
69.855063478,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
69.855063478,S0-C1,Backend_Bound,37.33,% Slots,,,0.00,5.26,
69.855063478,S0-C1,Backend_Bound.Memory_Bound,13.16,% Slots,,,0.00,5.26,
69.855063478,S0-C1,Backend_Bound.Core_Bound,24.17,% Slots,,,0.00,5.26,<==
69.855063478,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
69.855063478,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
69.855063478,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
69.855063478,S0-C2,Frontend_Bound,35.75,% Slots,,,0.00,5.26,
69.855063478,S0-C2,Bad_Speculation,13.54,% Slots,,,0.00,5.26,
69.855063478,S0-C2,Backend_Bound,19.89,% Slots,,,0.00,5.26,
69.855063478,S0-C2,Frontend_Bound.Frontend_Latency,25.30,% Slots,,rs_events.empty_end,0.00,5.26,
69.855063478,S0-C2,Bad_Speculation.Branch_Mispredicts,13.36,% Slots,,br_misp_retired.all_branches,0.00,5.26,
69.855063478,S0-C2,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.26,
69.855063478,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.35,% Clocks,,,0.00,5.27,
69.855063478,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
69.855063478,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
69.855063478,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
69.855063478,S0-C3,Frontend_Bound,30.50,% Slots,,,0.00,5.26,
69.855063478,S0-C3,Bad_Speculation,19.24,% Slots,,,0.00,5.26,
69.855063478,S0-C3,Backend_Bound,13.46,% Slots,,,0.00,5.26,
69.855063478,S0-C3,Frontend_Bound.Frontend_Latency,21.39,% Slots,,rs_events.empty_end,0.00,5.26,
69.855063478,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.18,% Slots,,,0.00,5.26,
69.855063478,S0-C3,Bad_Speculation.Branch_Mispredicts,19.02,% Slots,,br_misp_retired.all_branches,0.00,5.26,
69.855063478,S0-C3,Backend_Bound.Memory_Bound,12.78,% Slots,,,0.00,5.26,
69.855063478,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.26,
69.855063478,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
69.855063478,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.54,% Core_Clocks,,,0.00,5.27,
69.855063478,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.02,% Core_Clocks,,,0.00,5.26,
69.855063478,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
69.855063478,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
69.855063478,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
69.855063478,S0-C4,Frontend_Bound,32.28,% Slots,,,0.00,5.26,
69.855063478,S0-C4,Bad_Speculation,16.44,% Slots,,,0.00,5.26,
69.855063478,S0-C4,Backend_Bound,19.85,% Slots,,,0.00,5.26,
69.855063478,S0-C4,Frontend_Bound.Frontend_Latency,18.37,% Slots,,rs_events.empty_end,0.00,5.26,
69.855063478,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.65,% Slots,,,0.00,5.26,
69.855063478,S0-C4,Bad_Speculation.Branch_Mispredicts,16.21,% Slots,,br_misp_retired.all_branches,0.00,5.26,
69.855063478,S0-C4,Backend_Bound.Memory_Bound,10.02,% Slots,,,0.00,5.26,
69.855063478,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.27,
69.855063478,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
69.855063478,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.35,% Core_Clocks,,,0.00,5.27,
69.855063478,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.58,% Core_Clocks,,,0.00,5.26,
69.855063478,S0-C4-T0,MUX,5.26,%,,,0.00,100.0,
69.855063478,S0-C5,Frontend_Bound,34.13,% Slots,,,0.00,5.26,
69.855063478,S0-C5,Bad_Speculation,14.41,% Slots,,,0.00,5.26,
69.855063478,S0-C5,Backend_Bound,21.21,% Slots,,,0.00,5.26,
69.855063478,S0-C5,Frontend_Bound.Frontend_Latency,24.70,% Slots,,rs_events.empty_end,0.00,5.26,
69.855063478,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.61,% Slots,,,0.00,5.26,
69.855063478,S0-C5,Bad_Speculation.Branch_Mispredicts,14.22,% Slots,,br_misp_retired.all_branches,0.00,5.26,
69.855063478,S0-C5,Backend_Bound.Memory_Bound,10.94,% Slots,,,0.00,5.26,
69.855063478,S0-C5,Backend_Bound.Core_Bound,10.26,% Slots,,,0.00,5.26,
69.855063478,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.26,
69.855063478,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
69.855063478,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.31,% Core_Clocks,,,0.00,5.27,
69.855063478,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
69.855063478,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
69.855063478,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.52,% Clocks,,,0.00,5.27,
69.855063478,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
69.855063478,S0-C6,Frontend_Bound,27.92,% Slots,,,0.00,5.26,
69.855063478,S0-C6,Bad_Speculation,16.69,% Slots,,,0.00,5.26,
69.855063478,S0-C6,Backend_Bound,20.94,% Slots,,,0.00,5.26,
69.855063478,S0-C6,Frontend_Bound.Frontend_Latency,18.01,% Slots,,rs_events.empty_end,0.00,5.26,
69.855063478,S0-C6,Bad_Speculation.Branch_Mispredicts,16.49,% Slots,,br_misp_retired.all_branches,0.00,5.26,
69.855063478,S0-C6,Backend_Bound.Memory_Bound,10.36,% Slots,,,0.00,5.26,
69.855063478,S0-C6,Backend_Bound.Core_Bound,10.58,% Slots,,,0.00,5.26,
69.855063478,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.26,
69.855063478,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
69.855063478,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
69.855063478,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
69.855063478,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.71,% Clocks,,,0.00,5.27,
69.855063478,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
69.855063478,S0-C7,Frontend_Bound,29.96,% Slots,,,0.00,5.26,
69.855063478,S0-C7,Bad_Speculation,15.25,% Slots,,,0.00,5.26,
69.855063478,S0-C7,Backend_Bound,23.98,% Slots,,,0.00,5.26,
69.855063478,S0-C7,Frontend_Bound.Frontend_Latency,18.13,% Slots,,rs_events.empty_end,0.00,5.26,
69.855063478,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.72,% Slots,,,0.00,5.26,
69.855063478,S0-C7,Bad_Speculation.Branch_Mispredicts,15.03,% Slots,,br_misp_retired.all_branches,0.00,5.26,
69.855063478,S0-C7,Backend_Bound.Memory_Bound,17.04,% Slots,,,0.00,5.26,
69.855063478,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.26,
69.855063478,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
69.855063478,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.24,% Core_Clocks,,,0.00,5.27,
69.855063478,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.08,% Core_Clocks,,,0.00,5.26,
69.855063478,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
69.855063478,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
69.855063478,S1-C0,Frontend_Bound,31.93,% Slots,,,0.00,5.27,
69.855063478,S1-C0,Bad_Speculation,12.87,% Slots,,,0.00,5.26,
69.855063478,S1-C0,Backend_Bound,16.00,% Slots,,,0.00,5.26,
69.855063478,S1-C0,Frontend_Bound.Frontend_Latency,19.90,% Slots,,rs_events.empty_end,0.00,5.26,
69.855063478,S1-C0,Bad_Speculation.Branch_Mispredicts,12.67,% Slots,,br_misp_retired.all_branches,0.00,5.26,
69.855063478,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.26,
69.855063478,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
69.855063478,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
69.855063478,S1-C1,Frontend_Bound,36.54,% Slots,,,0.00,5.26,
69.855063478,S1-C1,Bad_Speculation,13.95,% Slots,,,0.00,5.26,
69.855063478,S1-C1,Backend_Bound,20.02,% Slots,,,0.00,5.26,
69.855063478,S1-C1,Frontend_Bound.Frontend_Latency,25.41,% Slots,,rs_events.empty_end,0.00,5.26,
69.855063478,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.74,% Slots,,,0.00,5.26,
69.855063478,S1-C1,Bad_Speculation.Branch_Mispredicts,13.76,% Slots,,br_misp_retired.all_branches,0.00,5.26,
69.855063478,S1-C1,Backend_Bound.Memory_Bound,16.93,% Slots,,,0.00,5.26,
69.855063478,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.61,% Clocks,,,0.00,5.27,
69.855063478,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
69.855063478,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.87,% Core_Clocks,,,0.00,5.27,
69.855063478,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.09,% Core_Clocks,,,0.00,5.27,
69.855063478,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
69.855063478,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
69.855063478,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
69.855063478,S1-C2,Frontend_Bound,27.50,% Slots,,,0.00,5.26,
69.855063478,S1-C2,Bad_Speculation,18.10,% Slots,,,0.00,5.26,
69.855063478,S1-C2,Backend_Bound,20.02,% Slots,,,0.00,5.26,
69.855063478,S1-C2,Frontend_Bound.Frontend_Latency,17.76,% Slots,,rs_events.empty_end,0.00,5.26,
69.855063478,S1-C2,Bad_Speculation.Branch_Mispredicts,17.86,% Slots,,br_misp_retired.all_branches,0.00,5.26,
69.855063478,S1-C2,Backend_Bound.Memory_Bound,14.18,% Slots,,,0.00,5.26,
69.855063478,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.26,
69.855063478,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
69.855063478,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
69.855063478,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
69.855063478,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
69.855063478,S1-C3,Frontend_Bound,31.92,% Slots,,,0.00,5.26,
69.855063478,S1-C3,Bad_Speculation,16.48,% Slots,,,0.00,5.26,
69.855063478,S1-C3,Backend_Bound,18.98,% Slots,,,0.00,5.26,
69.855063478,S1-C3,Frontend_Bound.Frontend_Latency,22.35,% Slots,,rs_events.empty_end,0.00,5.26,
69.855063478,S1-C3,Bad_Speculation.Branch_Mispredicts,16.32,% Slots,,br_misp_retired.all_branches,0.00,5.26,
69.855063478,S1-C3,Backend_Bound.Core_Bound,10.44,% Slots,,,0.00,5.26,
69.855063478,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
69.855063478,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
69.855063478,S1-C4,Frontend_Bound,29.93,% Slots,,,0.00,5.27,
69.855063478,S1-C4,Bad_Speculation,16.89,% Slots,,,0.00,5.27,
69.855063478,S1-C4,Backend_Bound,19.72,% Slots,,,0.00,5.27,
69.855063478,S1-C4,Frontend_Bound.Frontend_Latency,21.95,% Slots,,rs_events.empty_end,0.00,5.26,
69.855063478,S1-C4,Bad_Speculation.Branch_Mispredicts,16.75,% Slots,,br_misp_retired.all_branches,0.00,5.27,
69.855063478,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.27,
69.855063478,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
69.855063478,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
69.855063478,S1-C5,Frontend_Bound,27.40,% Slots,,,0.00,5.26,
69.855063478,S1-C5,Bad_Speculation,15.94,% Slots,,,0.00,5.26,
69.855063478,S1-C5,Backend_Bound,23.46,% Slots,,,0.00,5.26,
69.855063478,S1-C5,Frontend_Bound.Frontend_Latency,20.64,% Slots,,rs_events.empty_end,0.00,5.26,
69.855063478,S1-C5,Bad_Speculation.Branch_Mispredicts,15.78,% Slots,,br_misp_retired.all_branches,0.00,5.26,
69.855063478,S1-C5,Backend_Bound.Memory_Bound,15.67,% Slots,,,0.00,5.26,
69.855063478,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.26,
69.855063478,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
69.855063478,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
69.855063478,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
69.855063478,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
69.855063478,S1-C6,Frontend_Bound,31.02,% Slots,,,0.00,5.27,
69.855063478,S1-C6,Bad_Speculation,17.36,% Slots,,,0.00,5.27,
69.855063478,S1-C6,Backend_Bound,20.43,% Slots,,,0.00,5.27,
69.855063478,S1-C6,Frontend_Bound.Frontend_Latency,21.58,% Slots,,rs_events.empty_end,0.00,5.27,
69.855063478,S1-C6,Bad_Speculation.Branch_Mispredicts,17.18,% Slots,,br_misp_retired.all_branches,0.00,5.26,
69.855063478,S1-C6,Backend_Bound.Memory_Bound,11.31,% Slots,,,0.00,5.27,
69.855063478,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.26,
69.855063478,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
69.855063478,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
69.855063478,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
69.855063478,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
69.855063478,S1-C7,Frontend_Bound,32.99,% Slots,,,0.00,5.26,
69.855063478,S1-C7,Bad_Speculation,15.92,% Slots,,,0.00,5.26,
69.855063478,S1-C7,Backend_Bound,20.30,% Slots,,,0.00,5.26,
69.855063478,S1-C7,Frontend_Bound.Frontend_Latency,26.74,% Slots,,rs_events.empty_end,0.00,5.26,
69.855063478,S1-C7,Bad_Speculation.Branch_Mispredicts,15.67,% Slots,,br_misp_retired.all_branches,0.00,5.26,
69.855063478,S1-C7,Backend_Bound.Core_Bound,11.06,% Slots,,,0.00,5.26,
69.855063478,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
69.855063478,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
69.855063478,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
69.855063478,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
69.855063478,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
69.855063478,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
69.855063478,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
69.855063478,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
69.855063478,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
69.855063478,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
69.855063478,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
69.855063478,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
69.855063478,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
69.855063478,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
69.855063478,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
69.855063478,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
69.855063478,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
69.855063478,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
71.338129307,S0-C0,Frontend_Bound,22.33,% Slots,,,0.00,5.12,
71.338129307,S0-C0,Bad_Speculation,11.22,% Slots,,,0.00,5.12,
71.338129307,S0-C0,Backend_Bound,31.23,% Slots,,,0.00,5.12,<==
71.338129307,S0-C0,Frontend_Bound.Frontend_Latency,16.09,% Slots,,rs_events.empty_end,0.00,5.12,
71.338129307,S0-C0,Bad_Speculation.Branch_Mispredicts,11.07,% Slots,,br_misp_retired.all_branches,0.00,5.12,
71.338129307,S0-C0,Backend_Bound.Memory_Bound,16.70,% Slots,,,0.00,5.12,
71.338129307,S0-C0,Backend_Bound.Core_Bound,14.54,% Slots,,,0.00,5.12,
71.338129307,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,0.00,5.11,
71.338129307,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
71.338129307,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
71.338129307,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
71.338129307,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
71.338129307,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
71.338129307,S0-C1,Frontend_Bound,21.37,% Slots,,,0.00,5.12,
71.338129307,S0-C1,Bad_Speculation,10.79,% Slots,,,0.00,5.12,
71.338129307,S0-C1,Backend_Bound,31.95,% Slots,,,0.00,5.12,
71.338129307,S0-C1,Bad_Speculation.Branch_Mispredicts,10.63,% Slots,,br_misp_retired.all_branches,0.00,5.12,
71.338129307,S0-C1,Backend_Bound.Memory_Bound,23.40,% Slots,,,0.00,5.12,<==
71.338129307,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
71.338129307,S0-C2,Frontend_Bound,30.01,% Slots,,,0.00,5.39,
71.338129307,S0-C2,Bad_Speculation,14.78,% Slots,,,0.00,5.39,
71.338129307,S0-C2,Backend_Bound,24.77,% Slots,,,0.00,5.39,
71.338129307,S0-C2,Retiring,32.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
71.338129307,S0-C2,Frontend_Bound.Frontend_Latency,18.69,% Slots,,rs_events.empty_end,0.00,5.39,
71.338129307,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.69,% Slots,,,0.00,5.39,
71.338129307,S0-C2,Bad_Speculation.Branch_Mispredicts,14.60,% Slots,,br_misp_retired.all_branches,0.00,5.39,
71.338129307,S0-C2,Backend_Bound.Memory_Bound,16.84,% Slots,,,0.00,5.39,
71.338129307,S0-C2,Retiring.Microcode_Sequencer,1.80,% Slots,,idq.ms_uops,0.00,5.12,<==
71.338129307,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
71.338129307,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.50,% Clocks,,idq.ms_switches,0.00,5.12,
71.338129307,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.85,% Core_Clocks,,,0.00,5.4,
71.338129307,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.27,% Core_Clocks,,,0.00,5.39,
71.338129307,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
71.338129307,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
71.338129307,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
71.338129307,S0-C3,Frontend_Bound,31.66,% Slots,,,0.00,5.39,
71.338129307,S0-C3,Bad_Speculation,10.67,% Slots,,,0.00,5.39,
71.338129307,S0-C3,Backend_Bound,26.05,% Slots,,,0.00,5.39,
71.338129307,S0-C3,Frontend_Bound.Frontend_Latency,22.27,% Slots,,rs_events.empty_end,0.00,5.39,
71.338129307,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.76,% Slots,,,0.00,5.39,
71.338129307,S0-C3,Bad_Speculation.Branch_Mispredicts,10.55,% Slots,,br_misp_retired.all_branches,0.00,5.38,
71.338129307,S0-C3,Backend_Bound.Memory_Bound,19.16,% Slots,,,0.00,5.38,
71.338129307,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.12,
71.338129307,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
71.338129307,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.02,% Core_Clocks,,,0.00,5.4,
71.338129307,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.95,% Core_Clocks,,,0.00,5.39,
71.338129307,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
71.338129307,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
71.338129307,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
71.338129307,S0-C4,Frontend_Bound,27.33,% Slots,,,0.00,5.39,
71.338129307,S0-C4,Bad_Speculation,13.48,% Slots,,,0.00,5.39,
71.338129307,S0-C4,Backend_Bound,24.71,% Slots,,,0.00,5.39,
71.338129307,S0-C4,Retiring,32.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
71.338129307,S0-C4,Frontend_Bound.Frontend_Latency,16.33,% Slots,,rs_events.empty_end,0.00,5.39,
71.338129307,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.48,% Slots,,,0.00,5.39,
71.338129307,S0-C4,Bad_Speculation.Branch_Mispredicts,13.25,% Slots,,br_misp_retired.all_branches,0.00,5.39,
71.338129307,S0-C4,Backend_Bound.Memory_Bound,14.68,% Slots,,,0.00,5.39,
71.338129307,S0-C4,Backend_Bound.Core_Bound,10.02,% Slots,,,0.00,5.39,
71.338129307,S0-C4,Retiring.Microcode_Sequencer,2.01,% Slots,,idq.ms_uops,0.00,5.12,<==
71.338129307,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.11,
71.338129307,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
71.338129307,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.11,% Clocks,,idq.ms_switches,0.00,5.11,
71.338129307,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.38,% Core_Clocks,,,0.00,5.4,
71.338129307,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.13,% Core_Clocks,,,0.00,5.39,
71.338129307,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
71.338129307,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
71.338129307,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.50,% Clocks,,,0.00,5.12,
71.338129307,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
71.338129307,S0-C5,Frontend_Bound,30.34,% Slots,,,0.00,5.39,
71.338129307,S0-C5,Bad_Speculation,10.76,% Slots,,,0.00,5.39,
71.338129307,S0-C5,Backend_Bound,26.98,% Slots,,,0.00,5.39,
71.338129307,S0-C5,Frontend_Bound.Frontend_Latency,21.44,% Slots,,rs_events.empty_end,0.00,5.39,<==
71.338129307,S0-C5,Bad_Speculation.Branch_Mispredicts,10.63,% Slots,,br_misp_retired.all_branches,0.00,5.39,
71.338129307,S0-C5,Backend_Bound.Memory_Bound,15.49,% Slots,,,0.00,5.39,
71.338129307,S0-C5,Backend_Bound.Core_Bound,11.49,% Slots,,,0.00,5.39,
71.338129307,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.01,% Clocks,,,0.00,5.11,
71.338129307,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
71.338129307,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
71.338129307,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.63,% Clocks,,,0.00,5.12,
71.338129307,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
71.338129307,S0-C6,Frontend_Bound,25.74,% Slots,,,0.00,5.39,
71.338129307,S0-C6,Bad_Speculation,12.63,% Slots,,,0.00,5.39,
71.338129307,S0-C6,Backend_Bound,28.22,% Slots,,,0.00,5.39,
71.338129307,S0-C6,Retiring,39.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
71.338129307,S0-C6,Frontend_Bound.Frontend_Latency,17.31,% Slots,,rs_events.empty_end,0.00,5.39,
71.338129307,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.11,% Slots,,,0.00,5.39,
71.338129307,S0-C6,Bad_Speculation.Branch_Mispredicts,12.51,% Slots,,br_misp_retired.all_branches,0.00,5.38,
71.338129307,S0-C6,Backend_Bound.Memory_Bound,25.78,% Slots,,,0.00,5.39,
71.338129307,S0-C6,Retiring.Microcode_Sequencer,1.81,% Slots,,idq.ms_uops,0.00,5.12,<==
71.338129307,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,0.00,5.12,
71.338129307,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
71.338129307,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.61,% Clocks,,idq.ms_switches,0.00,5.12,
71.338129307,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.95,% Core_Clocks,,,0.00,5.39,
71.338129307,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.49,% Core_Clocks,,,0.00,5.39,
71.338129307,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
71.338129307,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
71.338129307,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
71.338129307,S0-C7,Frontend_Bound,29.76,% Slots,,,0.00,5.39,
71.338129307,S0-C7,Bad_Speculation,14.68,% Slots,,,0.00,5.39,
71.338129307,S0-C7,Backend_Bound,24.03,% Slots,,,0.00,5.39,
71.338129307,S0-C7,Retiring,33.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
71.338129307,S0-C7,Frontend_Bound.Frontend_Latency,21.35,% Slots,,rs_events.empty_end,0.00,5.39,
71.338129307,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.39,
71.338129307,S0-C7,Bad_Speculation.Branch_Mispredicts,14.56,% Slots,,br_misp_retired.all_branches,0.00,5.39,
71.338129307,S0-C7,Backend_Bound.Memory_Bound,19.90,% Slots,,,0.00,5.38,
71.338129307,S0-C7,Retiring.Microcode_Sequencer,1.95,% Slots,,idq.ms_uops,0.00,5.13,<==
71.338129307,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.33,% Clocks,,,0.00,5.12,
71.338129307,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
71.338129307,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.80,% Clocks,,idq.ms_switches,0.00,5.12,
71.338129307,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.02,% Core_Clocks,,,0.00,5.4,
71.338129307,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.24,% Core_Clocks,,,0.00,5.4,
71.338129307,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
71.338129307,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
71.338129307,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
71.338129307,S1-C0,Frontend_Bound,34.87,% Slots,,,0.00,5.39,
71.338129307,S1-C0,Bad_Speculation,10.14,% Slots,,,0.00,5.39,
71.338129307,S1-C0,Backend_Bound,20.23,% Slots,,,0.00,5.39,
71.338129307,S1-C0,Frontend_Bound.Frontend_Latency,25.44,% Slots,,rs_events.empty_end,0.00,5.39,<==
71.338129307,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.04,% Slots,,,0.00,5.39,
71.338129307,S1-C0,Bad_Speculation.Branch_Mispredicts,9.98,% Slots,,br_misp_retired.all_branches,0.00,5.39,
71.338129307,S1-C0,Backend_Bound.Memory_Bound,15.90,% Slots,,,0.00,5.39,
71.338129307,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.11,
71.338129307,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
71.338129307,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.81,% Core_Clocks,,,0.00,5.4,
71.338129307,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.09,% Core_Clocks,,,0.00,5.39,
71.338129307,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
71.338129307,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
71.338129307,S1-C1,Frontend_Bound,26.14,% Slots,,,0.00,5.39,
71.338129307,S1-C1,Bad_Speculation,13.06,% Slots,,,0.00,5.39,
71.338129307,S1-C1,Backend_Bound,27.64,% Slots,,,0.00,5.39,
71.338129307,S1-C1,Frontend_Bound.Frontend_Latency,20.54,% Slots,,rs_events.empty_end,0.00,5.39,
71.338129307,S1-C1,Bad_Speculation.Branch_Mispredicts,12.94,% Slots,,br_misp_retired.all_branches,0.00,5.38,
71.338129307,S1-C1,Backend_Bound.Memory_Bound,20.59,% Slots,,,0.00,5.39,
71.338129307,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
71.338129307,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
71.338129307,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
71.338129307,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
71.338129307,S1-C2,Frontend_Bound,25.62,% Slots,,,0.00,5.38,
71.338129307,S1-C2,Bad_Speculation,14.36,% Slots,,,0.00,5.38,
71.338129307,S1-C2,Backend_Bound,23.33,% Slots,,,0.00,5.38,
71.338129307,S1-C2,Frontend_Bound.Frontend_Latency,17.78,% Slots,,rs_events.empty_end,0.00,5.38,
71.338129307,S1-C2,Bad_Speculation.Branch_Mispredicts,14.20,% Slots,,br_misp_retired.all_branches,0.00,5.38,
71.338129307,S1-C2,Backend_Bound.Memory_Bound,14.28,% Slots,,,0.00,5.38,
71.338129307,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.12,
71.338129307,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
71.338129307,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
71.338129307,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
71.338129307,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
71.338129307,S1-C3,Frontend_Bound,28.56,% Slots,,,0.00,5.39,
71.338129307,S1-C3,Bad_Speculation,14.93,% Slots,,,0.00,5.39,
71.338129307,S1-C3,Backend_Bound,25.45,% Slots,,,0.00,5.39,
71.338129307,S1-C3,Frontend_Bound.Frontend_Latency,20.72,% Slots,,rs_events.empty_end,0.00,5.39,
71.338129307,S1-C3,Bad_Speculation.Branch_Mispredicts,14.77,% Slots,,br_misp_retired.all_branches,0.00,5.39,
71.338129307,S1-C3,Backend_Bound.Memory_Bound,14.69,% Slots,,,0.00,5.39,
71.338129307,S1-C3,Backend_Bound.Core_Bound,10.76,% Slots,,,0.00,5.39,
71.338129307,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
71.338129307,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
71.338129307,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
71.338129307,S1-C4,Frontend_Bound,34.50,% Slots,,,0.00,5.39,
71.338129307,S1-C4,Bad_Speculation,12.84,% Slots,,,0.00,5.39,
71.338129307,S1-C4,Backend_Bound,21.20,% Slots,,,0.00,5.39,
71.338129307,S1-C4,Frontend_Bound.Frontend_Latency,25.35,% Slots,,rs_events.empty_end,0.00,5.39,
71.338129307,S1-C4,Bad_Speculation.Branch_Mispredicts,12.70,% Slots,,br_misp_retired.all_branches,0.00,5.39,
71.338129307,S1-C4,Backend_Bound.Memory_Bound,15.42,% Slots,,,0.00,5.39,
71.338129307,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.11,
71.338129307,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
71.338129307,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
71.338129307,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
71.338129307,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
71.338129307,S1-C5,Bad_Speculation,12.62,% Slots,,,0.00,5.39,
71.338129307,S1-C5,Bad_Speculation.Branch_Mispredicts,12.50,% Slots,,br_misp_retired.all_branches,0.00,5.39,
71.338129307,S1-C5,Backend_Bound,32.20,% Slots,,,0.00,5.39,
71.338129307,S1-C5,Backend_Bound.Memory_Bound,20.08,% Slots,,,0.00,5.39,
71.338129307,S1-C5,Backend_Bound.Core_Bound,12.12,% Slots,,,0.00,5.39,
71.338129307,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,<==
71.338129307,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
71.338129307,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
71.338129307,S1-C6,Frontend_Bound,24.66,% Slots,,,0.00,5.39,
71.338129307,S1-C6,Bad_Speculation,13.32,% Slots,,,0.00,5.39,
71.338129307,S1-C6,Backend_Bound,26.60,% Slots,,,0.00,5.39,
71.338129307,S1-C6,Frontend_Bound.Frontend_Latency,18.55,% Slots,,rs_events.empty_end,0.00,5.39,
71.338129307,S1-C6,Bad_Speculation.Branch_Mispredicts,13.20,% Slots,,br_misp_retired.all_branches,0.00,5.39,
71.338129307,S1-C6,Backend_Bound.Memory_Bound,21.93,% Slots,,,0.00,5.39,<==
71.338129307,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
71.338129307,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
71.338129307,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
71.338129307,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
71.338129307,S1-C7,Frontend_Bound,27.57,% Slots,,,0.00,5.39,
71.338129307,S1-C7,Bad_Speculation,15.39,% Slots,,,0.00,5.39,
71.338129307,S1-C7,Backend_Bound,22.67,% Slots,,,0.00,5.39,
71.338129307,S1-C7,Frontend_Bound.Frontend_Latency,19.64,% Slots,,rs_events.empty_end,0.00,5.39,
71.338129307,S1-C7,Bad_Speculation.Branch_Mispredicts,15.26,% Slots,,br_misp_retired.all_branches,0.00,5.39,
71.338129307,S1-C7,Backend_Bound.Memory_Bound,15.26,% Slots,,,0.00,5.39,
71.338129307,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.12,
71.338129307,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
71.338129307,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
71.338129307,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
71.338129307,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
71.338129307,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
71.338129307,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
71.338129307,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
71.338129307,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
71.338129307,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
71.338129307,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
71.338129307,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
71.338129307,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
71.338129307,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
71.338129307,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
71.338129307,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
71.338129307,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
71.338129307,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
71.338129307,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
71.338129307,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
71.338129307,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
72.824791417,S0-C0,Bad_Speculation,10.30,% Slots,,,0.00,5.12,
72.824791417,S0-C0,Bad_Speculation.Branch_Mispredicts,10.18,% Slots,,br_misp_retired.all_branches,0.00,5.12,
72.824791417,S0-C0,Backend_Bound,37.87,% Slots,,,0.00,5.12,<==
72.824791417,S0-C0,Backend_Bound.Memory_Bound,21.06,% Slots,,,0.00,5.12,
72.824791417,S0-C0,Backend_Bound.Core_Bound,16.81,% Slots,,,0.00,5.12,
72.824791417,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
72.824791417,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.16,% Clocks,,,0.00,5.29,
72.824791417,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
72.824791417,S0-C1,Backend_Bound,28.69,% Slots,,,0.00,5.13,
72.824791417,S0-C1,Backend_Bound.Memory_Bound,10.56,% Slots,,,0.00,5.12,
72.824791417,S0-C1,Backend_Bound.Core_Bound,18.12,% Slots,,,0.00,5.12,
72.824791417,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.19,% Clocks,,,0.00,5.38,<==
72.824791417,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
72.824791417,S0-C2,Frontend_Bound,24.58,% Slots,,,0.00,5.12,
72.824791417,S0-C2,Bad_Speculation,17.19,% Slots,,,0.00,5.12,
72.824791417,S0-C2,Backend_Bound,22.90,% Slots,,,0.00,5.12,
72.824791417,S0-C2,Frontend_Bound.Frontend_Latency,16.23,% Slots,,rs_events.empty_end,0.00,5.12,<==
72.824791417,S0-C2,Bad_Speculation.Branch_Mispredicts,17.00,% Slots,,br_misp_retired.all_branches,0.00,5.12,
72.824791417,S0-C2,Backend_Bound.Memory_Bound,13.63,% Slots,,,0.00,5.12,
72.824791417,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.39,
72.824791417,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
72.824791417,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
72.824791417,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
72.824791417,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
72.824791417,S0-C3,Backend_Bound,45.11,% Slots,,,0.00,5.12,
72.824791417,S0-C3,Backend_Bound.Memory_Bound,10.27,% Slots,,,0.00,5.12,
72.824791417,S0-C3,Backend_Bound.Core_Bound,34.84,% Slots,,,0.00,5.12,
72.824791417,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.13,% Clocks,,,0.00,5.38,<==
72.824791417,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
72.824791417,S0-C4,Frontend_Bound,29.56,% Slots,,,0.00,5.12,
72.824791417,S0-C4,Bad_Speculation,11.12,% Slots,,,0.00,5.12,
72.824791417,S0-C4,Backend_Bound,26.69,% Slots,,,0.00,5.12,
72.824791417,S0-C4,Frontend_Bound.Frontend_Latency,20.71,% Slots,,rs_events.empty_end,0.00,5.12,
72.824791417,S0-C4,Bad_Speculation.Branch_Mispredicts,10.94,% Slots,,br_misp_retired.all_branches,0.00,5.12,
72.824791417,S0-C4,Backend_Bound.Memory_Bound,14.15,% Slots,,,0.00,5.12,
72.824791417,S0-C4,Backend_Bound.Core_Bound,12.54,% Slots,,,0.00,5.12,
72.824791417,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.39,
72.824791417,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
72.824791417,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
72.824791417,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.65,% Clocks,,,0.00,5.38,
72.824791417,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
72.824791417,S0-C5,Frontend_Bound,22.63,% Slots,,,0.00,5.12,
72.824791417,S0-C5,Bad_Speculation,12.60,% Slots,,,0.00,5.12,
72.824791417,S0-C5,Backend_Bound,31.03,% Slots,,,0.00,5.12,
72.824791417,S0-C5,Bad_Speculation.Branch_Mispredicts,12.41,% Slots,,br_misp_retired.all_branches,0.00,5.12,
72.824791417,S0-C5,Backend_Bound.Memory_Bound,22.04,% Slots,,,0.00,5.12,
72.824791417,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,<==
72.824791417,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
72.824791417,S0-C6,Backend_Bound,33.70,% Slots,,,0.00,5.12,<==
72.824791417,S0-C6,Backend_Bound.Memory_Bound,14.96,% Slots,,,0.00,5.11,
72.824791417,S0-C6,Backend_Bound.Core_Bound,18.74,% Slots,,,0.00,5.11,
72.824791417,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
72.824791417,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
72.824791417,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.78,% Clocks,,,0.00,5.38,
72.824791417,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
72.824791417,S0-C7,Frontend_Bound,25.91,% Slots,,,0.00,5.12,<==
72.824791417,S0-C7,Bad_Speculation,14.16,% Slots,,,0.00,5.12,
72.824791417,S0-C7,Backend_Bound,23.13,% Slots,,,0.00,5.12,
72.824791417,S0-C7,Frontend_Bound.Frontend_Latency,16.01,% Slots,,rs_events.empty_end,0.00,5.12,
72.824791417,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.45,% Slots,,,0.00,5.12,
72.824791417,S0-C7,Bad_Speculation.Branch_Mispredicts,13.98,% Slots,,br_misp_retired.all_branches,0.00,5.12,
72.824791417,S0-C7,Backend_Bound.Memory_Bound,13.20,% Slots,,,0.00,5.12,
72.824791417,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.07,% Clocks,,,0.00,5.39,
72.824791417,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
72.824791417,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.56,% Core_Clocks,,,0.00,5.12,
72.824791417,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
72.824791417,S1-C0,Frontend_Bound,27.97,% Slots,,,0.00,5.13,
72.824791417,S1-C0,Bad_Speculation,12.89,% Slots,,,0.00,5.13,
72.824791417,S1-C0,Backend_Bound,24.13,% Slots,,,0.00,5.13,
72.824791417,S1-C0,Frontend_Bound.Frontend_Latency,21.69,% Slots,,rs_events.empty_end,0.00,5.11,
72.824791417,S1-C0,Bad_Speculation.Branch_Mispredicts,12.77,% Slots,,br_misp_retired.all_branches,0.00,5.13,
72.824791417,S1-C0,Backend_Bound.Memory_Bound,15.40,% Slots,,,0.00,5.11,
72.824791417,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.39,
72.824791417,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
72.824791417,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
72.824791417,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
72.824791417,S1-C1,Backend_Bound,34.64,% Slots,,,0.00,5.12,
72.824791417,S1-C1,Backend_Bound.Memory_Bound,12.85,% Slots,,,0.00,5.12,
72.824791417,S1-C1,Backend_Bound.Core_Bound,21.79,% Slots,,,0.00,5.12,
72.824791417,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
72.824791417,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
72.824791417,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.78,% Clocks,,,0.00,5.38,<==
72.824791417,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
72.824791417,S1-C2,Frontend_Bound,37.78,% Slots,,,0.00,5.13,
72.824791417,S1-C2,Bad_Speculation,14.39,% Slots,,,0.00,5.13,
72.824791417,S1-C2,Backend_Bound,19.67,% Slots,,,0.00,5.13,
72.824791417,S1-C2,Frontend_Bound.Frontend_Latency,24.65,% Slots,,rs_events.empty_end,0.00,5.12,
72.824791417,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.77,% Slots,,,0.00,5.13,
72.824791417,S1-C2,Bad_Speculation.Branch_Mispredicts,14.20,% Slots,,br_misp_retired.all_branches,0.00,5.12,
72.824791417,S1-C2,Backend_Bound.Memory_Bound,11.63,% Slots,,,0.00,5.12,
72.824791417,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.39,
72.824791417,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
72.824791417,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.10,% Core_Clocks,,,0.00,5.11,
72.824791417,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
72.824791417,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
72.824791417,S1-C3,Frontend_Bound,29.36,% Slots,,,0.00,5.13,
72.824791417,S1-C3,Bad_Speculation,10.98,% Slots,,,0.00,5.13,
72.824791417,S1-C3,Backend_Bound,31.38,% Slots,,,0.00,5.13,
72.824791417,S1-C3,Frontend_Bound.Frontend_Latency,25.13,% Slots,,rs_events.empty_end,0.00,5.12,
72.824791417,S1-C3,Bad_Speculation.Branch_Mispredicts,10.83,% Slots,,br_misp_retired.all_branches,0.00,5.13,
72.824791417,S1-C3,Backend_Bound.Memory_Bound,20.48,% Slots,,,0.00,5.12,<==
72.824791417,S1-C3,Backend_Bound.Core_Bound,10.91,% Slots,,,0.00,5.12,
72.824791417,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.39,
72.824791417,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
72.824791417,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
72.824791417,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
72.824791417,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.94,% Clocks,,,0.00,5.37,
72.824791417,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
72.824791417,S1-C4,Frontend_Bound,29.20,% Slots,,,0.00,5.13,
72.824791417,S1-C4,Bad_Speculation,17.44,% Slots,,,0.00,5.13,
72.824791417,S1-C4,Backend_Bound,19.04,% Slots,,,0.00,5.13,
72.824791417,S1-C4,Frontend_Bound.Frontend_Latency,21.74,% Slots,,rs_events.empty_end,0.00,5.11,
72.824791417,S1-C4,Bad_Speculation.Branch_Mispredicts,17.26,% Slots,,br_misp_retired.all_branches,0.00,5.12,
72.824791417,S1-C4,Backend_Bound.Memory_Bound,14.36,% Slots,,,0.00,5.11,
72.824791417,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.39,
72.824791417,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
72.824791417,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
72.824791417,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
72.824791417,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
72.824791417,S1-C5,Frontend_Bound,31.03,% Slots,,,0.00,5.13,
72.824791417,S1-C5,Bad_Speculation,13.07,% Slots,,,0.00,5.13,
72.824791417,S1-C5,Backend_Bound,21.37,% Slots,,,0.00,5.13,
72.824791417,S1-C5,Frontend_Bound.Frontend_Latency,20.68,% Slots,,rs_events.empty_end,0.00,5.12,
72.824791417,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.89,% Slots,,,0.00,5.13,
72.824791417,S1-C5,Bad_Speculation.Branch_Mispredicts,12.84,% Slots,,br_misp_retired.all_branches,0.00,5.12,
72.824791417,S1-C5,Backend_Bound.Memory_Bound,12.83,% Slots,,,0.00,5.12,
72.824791417,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
72.824791417,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
72.824791417,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
72.824791417,S1-C6,Frontend_Bound,27.98,% Slots,,,0.00,5.12,
72.824791417,S1-C6,Bad_Speculation,13.21,% Slots,,,0.00,5.12,
72.824791417,S1-C6,Backend_Bound,26.27,% Slots,,,0.00,5.12,
72.824791417,S1-C6,Frontend_Bound.Frontend_Latency,23.06,% Slots,,rs_events.empty_end,0.00,5.12,
72.824791417,S1-C6,Bad_Speculation.Branch_Mispredicts,13.08,% Slots,,br_misp_retired.all_branches,0.00,5.12,
72.824791417,S1-C6,Backend_Bound.Memory_Bound,21.30,% Slots,,,0.00,5.12,
72.824791417,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
72.824791417,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
72.824791417,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
72.824791417,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
72.824791417,S1-C7,Frontend_Bound,20.19,% Slots,,,0.00,5.13,
72.824791417,S1-C7,Bad_Speculation,16.54,% Slots,,,0.00,5.13,
72.824791417,S1-C7,Backend_Bound,29.86,% Slots,,,0.00,5.13,<==
72.824791417,S1-C7,Bad_Speculation.Branch_Mispredicts,16.36,% Slots,,br_misp_retired.all_branches,0.00,5.12,
72.824791417,S1-C7,Backend_Bound.Memory_Bound,16.81,% Slots,,,0.00,5.12,
72.824791417,S1-C7,Backend_Bound.Core_Bound,13.04,% Slots,,,0.00,5.12,
72.824791417,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
72.824791417,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
72.824791417,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.49,% Clocks,,,0.00,5.38,
72.824791417,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
72.824791417,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
72.824791417,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
72.824791417,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
72.824791417,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
72.824791417,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
72.824791417,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
72.824791417,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
72.824791417,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
72.824791417,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
72.824791417,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
72.824791417,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
72.824791417,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
72.824791417,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
72.824791417,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
72.824791417,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
72.824791417,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
74.307451974,S0-C0,Frontend_Bound,23.64,% Slots,,,0.00,5.13,
74.307451974,S0-C0,Bad_Speculation,10.60,% Slots,,,0.00,5.13,
74.307451974,S0-C0,Backend_Bound,46.26,% Slots,,,0.00,5.13,<==
74.307451974,S0-C0,Frontend_Bound.Frontend_Latency,16.58,% Slots,,rs_events.empty_end,0.00,5.13,
74.307451974,S0-C0,Bad_Speculation.Branch_Mispredicts,10.40,% Slots,,br_misp_retired.all_branches,0.00,5.13,
74.307451974,S0-C0,Backend_Bound.Memory_Bound,22.46,% Slots,,,0.00,5.13,
74.307451974,S0-C0,Backend_Bound.Core_Bound,23.81,% Slots,,,0.00,5.13,
74.307451974,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.12,
74.307451974,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
74.307451974,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
74.307451974,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.77,% Clocks,,,0.00,5.12,
74.307451974,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
74.307451974,S0-C1,Frontend_Bound,27.86,% Slots,,,0.00,5.3,
74.307451974,S0-C1,Bad_Speculation,10.75,% Slots,,,0.00,5.3,
74.307451974,S0-C1,Backend_Bound,35.19,% Slots,,,0.00,5.3,
74.307451974,S0-C1,Frontend_Bound.Frontend_Latency,24.29,% Slots,,rs_events.empty_end,0.00,5.3,
74.307451974,S0-C1,Bad_Speculation.Branch_Mispredicts,10.36,% Slots,,br_misp_retired.all_branches,0.00,5.3,
74.307451974,S0-C1,Backend_Bound.Memory_Bound,33.36,% Slots,,,0.00,5.14,<==
74.307451974,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.11,
74.307451974,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
74.307451974,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
74.307451974,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
74.307451974,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
74.307451974,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
74.307451974,S0-C2,Frontend_Bound,30.05,% Slots,,,0.00,5.37,
74.307451974,S0-C2,Bad_Speculation,18.01,% Slots,,,0.00,5.37,
74.307451974,S0-C2,Backend_Bound,20.30,% Slots,,,0.00,5.37,
74.307451974,S0-C2,Frontend_Bound.Frontend_Latency,25.61,% Slots,,rs_events.empty_end,0.00,5.37,
74.307451974,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.36,% Slots,,,0.00,5.37,
74.307451974,S0-C2,Bad_Speculation.Branch_Mispredicts,17.79,% Slots,,br_misp_retired.all_branches,0.00,5.37,
74.307451974,S0-C2,Backend_Bound.Memory_Bound,15.72,% Slots,,,0.00,5.14,
74.307451974,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.12,
74.307451974,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
74.307451974,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.96,% Core_Clocks,,,0.00,5.4,
74.307451974,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
74.307451974,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
74.307451974,S0-C3,Frontend_Bound,25.35,% Slots,,,0.00,5.38,
74.307451974,S0-C3,Bad_Speculation,13.42,% Slots,,,0.00,5.38,
74.307451974,S0-C3,Backend_Bound,28.96,% Slots,,,0.00,5.38,
74.307451974,S0-C3,Frontend_Bound.Frontend_Latency,27.87,% Slots,,rs_events.empty_end,0.00,5.38,
74.307451974,S0-C3,Bad_Speculation.Branch_Mispredicts,13.25,% Slots,,br_misp_retired.all_branches,0.00,5.38,
74.307451974,S0-C3,Backend_Bound.Memory_Bound,90.35,% Slots,,,0.00,5.14,
74.307451974,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.70,% Clocks,,,0.00,5.12,
74.307451974,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
74.307451974,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,<==
74.307451974,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
74.307451974,S0-C4,Frontend_Bound,31.86,% Slots,,,0.00,5.39,
74.307451974,S0-C4,Bad_Speculation,10.86,% Slots,,,0.00,5.39,
74.307451974,S0-C4,Backend_Bound,27.45,% Slots,,,0.00,5.39,
74.307451974,S0-C4,Frontend_Bound.Frontend_Latency,20.68,% Slots,,rs_events.empty_end,0.00,5.38,
74.307451974,S0-C4,Bad_Speculation.Branch_Mispredicts,10.60,% Slots,,br_misp_retired.all_branches,0.00,5.38,
74.307451974,S0-C4,Backend_Bound.Memory_Bound,14.91,% Slots,,,0.00,5.14,
74.307451974,S0-C4,Backend_Bound.Core_Bound,12.54,% Slots,,,0.00,5.14,
74.307451974,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.13,% Clocks,,,0.00,5.12,
74.307451974,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
74.307451974,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
74.307451974,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
74.307451974,S0-C5,Frontend_Bound,37.88,% Slots,,,0.00,5.38,
74.307451974,S0-C5,Bad_Speculation,14.90,% Slots,,,0.00,5.38,
74.307451974,S0-C5,Backend_Bound,20.30,% Slots,,,0.00,5.38,
74.307451974,S0-C5,Frontend_Bound.Frontend_Latency,27.20,% Slots,,rs_events.empty_end,0.00,5.38,
74.307451974,S0-C5,Bad_Speculation.Branch_Mispredicts,14.72,% Slots,,br_misp_retired.all_branches,0.00,5.38,
74.307451974,S0-C5,Backend_Bound.Memory_Bound,13.59,% Slots,,,0.00,5.13,
74.307451974,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.12,
74.307451974,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
74.307451974,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
74.307451974,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
74.307451974,S0-C6,Frontend_Bound,25.68,% Slots,,,0.00,5.38,
74.307451974,S0-C6,Bad_Speculation,16.50,% Slots,,,0.00,5.38,
74.307451974,S0-C6,Backend_Bound,30.21,% Slots,,,0.00,5.38,
74.307451974,S0-C6,Frontend_Bound.Frontend_Latency,15.62,% Slots,,rs_events.empty_end,0.00,5.38,
74.307451974,S0-C6,Bad_Speculation.Branch_Mispredicts,16.28,% Slots,,br_misp_retired.all_branches,0.00,5.38,
74.307451974,S0-C6,Backend_Bound.Memory_Bound,17.96,% Slots,,,0.00,5.13,<==
74.307451974,S0-C6,Backend_Bound.Core_Bound,12.24,% Slots,,,0.00,5.13,
74.307451974,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.12,
74.307451974,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
74.307451974,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
74.307451974,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
74.307451974,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
74.307451974,S0-C7,Frontend_Bound,31.60,% Slots,,,0.00,5.38,
74.307451974,S0-C7,Bad_Speculation,15.96,% Slots,,,0.00,5.38,
74.307451974,S0-C7,Backend_Bound,24.04,% Slots,,,0.00,5.38,
74.307451974,S0-C7,Frontend_Bound.Frontend_Latency,25.85,% Slots,,rs_events.empty_end,0.00,5.38,
74.307451974,S0-C7,Bad_Speculation.Branch_Mispredicts,15.75,% Slots,,br_misp_retired.all_branches,0.00,5.38,
74.307451974,S0-C7,Backend_Bound.Memory_Bound,18.70,% Slots,,,0.00,5.12,
74.307451974,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.12,
74.307451974,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
74.307451974,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
74.307451974,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
74.307451974,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
74.307451974,S1-C0,Frontend_Bound,32.95,% Slots,,,0.00,5.39,
74.307451974,S1-C0,Bad_Speculation,15.64,% Slots,,,0.00,5.39,
74.307451974,S1-C0,Backend_Bound,22.32,% Slots,,,0.00,5.39,
74.307451974,S1-C0,Frontend_Bound.Frontend_Latency,25.30,% Slots,,rs_events.empty_end,0.00,5.39,
74.307451974,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.91,% Slots,,,0.00,5.39,
74.307451974,S1-C0,Bad_Speculation.Branch_Mispredicts,15.49,% Slots,,br_misp_retired.all_branches,0.00,5.39,
74.307451974,S1-C0,Backend_Bound.Memory_Bound,25.19,% Slots,,,0.00,5.12,
74.307451974,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.82,% Clocks,,,0.00,5.13,
74.307451974,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
74.307451974,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.48,% Core_Clocks,,,0.00,5.39,
74.307451974,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.94,% Core_Clocks,,,0.00,5.39,
74.307451974,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
74.307451974,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
74.307451974,S1-C1,Frontend_Bound,27.65,% Slots,,,0.00,5.38,
74.307451974,S1-C1,Bad_Speculation,16.41,% Slots,,,0.00,5.38,
74.307451974,S1-C1,Backend_Bound,28.98,% Slots,,,0.00,5.38,
74.307451974,S1-C1,Frontend_Bound.Frontend_Latency,16.92,% Slots,,rs_events.empty_end,0.00,5.38,
74.307451974,S1-C1,Bad_Speculation.Branch_Mispredicts,16.24,% Slots,,br_misp_retired.all_branches,0.00,5.38,
74.307451974,S1-C1,Backend_Bound.Memory_Bound,18.16,% Slots,,,0.00,5.12,<==
74.307451974,S1-C1,Backend_Bound.Core_Bound,10.82,% Slots,,,0.00,5.12,
74.307451974,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
74.307451974,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
74.307451974,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
74.307451974,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.01,% Clocks,,,0.00,5.12,
74.307451974,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
74.307451974,S1-C2,Frontend_Bound,30.99,% Slots,,,0.00,5.38,
74.307451974,S1-C2,Bad_Speculation,16.11,% Slots,,,0.00,5.38,
74.307451974,S1-C2,Backend_Bound,21.75,% Slots,,,0.00,5.38,
74.307451974,S1-C2,Frontend_Bound.Frontend_Latency,23.39,% Slots,,rs_events.empty_end,0.00,5.38,
74.307451974,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.41,% Slots,,,0.00,5.38,
74.307451974,S1-C2,Bad_Speculation.Branch_Mispredicts,15.95,% Slots,,br_misp_retired.all_branches,0.00,5.38,
74.307451974,S1-C2,Backend_Bound.Memory_Bound,14.69,% Slots,,,0.00,5.12,
74.307451974,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.16,% Clocks,,,0.00,5.12,
74.307451974,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
74.307451974,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.23,% Core_Clocks,,,0.00,5.4,
74.307451974,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.27,% Core_Clocks,,,0.00,5.39,
74.307451974,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
74.307451974,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
74.307451974,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
74.307451974,S1-C3,Frontend_Bound,25.90,% Slots,,,0.00,5.38,
74.307451974,S1-C3,Bad_Speculation,16.75,% Slots,,,0.00,5.38,
74.307451974,S1-C3,Backend_Bound,23.00,% Slots,,,0.00,5.38,
74.307451974,S1-C3,Frontend_Bound.Frontend_Latency,17.51,% Slots,,rs_events.empty_end,0.00,5.38,
74.307451974,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.31,% Slots,,,0.00,5.38,
74.307451974,S1-C3,Bad_Speculation.Branch_Mispredicts,16.60,% Slots,,br_misp_retired.all_branches,0.00,5.38,
74.307451974,S1-C3,Backend_Bound.Memory_Bound,14.27,% Slots,,,0.00,5.12,
74.307451974,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
74.307451974,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.40,% Core_Clocks,,,0.00,5.4,
74.307451974,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.10,% Core_Clocks,,,0.00,5.4,
74.307451974,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
74.307451974,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
74.307451974,S1-C4,Frontend_Bound,35.26,% Slots,,,0.00,5.38,
74.307451974,S1-C4,Bad_Speculation,16.34,% Slots,,,0.00,5.38,
74.307451974,S1-C4,Backend_Bound,19.31,% Slots,,,0.00,5.38,
74.307451974,S1-C4,Frontend_Bound.Frontend_Latency,26.52,% Slots,,rs_events.empty_end,0.00,5.38,
74.307451974,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.82,% Slots,,,0.00,5.38,
74.307451974,S1-C4,Bad_Speculation.Branch_Mispredicts,16.18,% Slots,,br_misp_retired.all_branches,0.00,5.38,
74.307451974,S1-C4,Backend_Bound.Memory_Bound,11.97,% Slots,,,0.00,5.12,
74.307451974,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.94,% Clocks,,,0.00,5.12,
74.307451974,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
74.307451974,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.64,% Core_Clocks,,,0.00,5.4,
74.307451974,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
74.307451974,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
74.307451974,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
74.307451974,S1-C5,Frontend_Bound,32.00,% Slots,,,0.00,5.39,
74.307451974,S1-C5,Bad_Speculation,11.59,% Slots,,,0.00,5.39,
74.307451974,S1-C5,Backend_Bound,16.56,% Slots,,,0.00,5.39,
74.307451974,S1-C5,Retiring,36.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
74.307451974,S1-C5,Frontend_Bound.Frontend_Latency,19.67,% Slots,,rs_events.empty_end,0.00,5.39,
74.307451974,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.42,% Slots,,,0.00,5.39,
74.307451974,S1-C5,Bad_Speculation.Branch_Mispredicts,11.31,% Slots,,br_misp_retired.all_branches,0.00,5.39,
74.307451974,S1-C5,Retiring.Microcode_Sequencer,1.09,% Slots,,idq.ms_uops,0.00,5.11,<==
74.307451974,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
74.307451974,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.99,% Clocks,,idq.ms_switches,0.00,5.12,
74.307451974,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
74.307451974,S1-C6,Backend_Bound,35.89,% Slots,,,0.00,5.38,
74.307451974,S1-C6,Backend_Bound.Memory_Bound,11.08,% Slots,,,0.00,5.38,
74.307451974,S1-C6,Backend_Bound.Core_Bound,24.80,% Slots,,,0.00,5.38,<==
74.307451974,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
74.307451974,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
74.307451974,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
74.307451974,S1-C7,Frontend_Bound,23.96,% Slots,,,0.00,5.39,
74.307451974,S1-C7,Bad_Speculation,13.99,% Slots,,,0.00,5.38,
74.307451974,S1-C7,Backend_Bound,27.34,% Slots,,,0.00,5.38,
74.307451974,S1-C7,Frontend_Bound.Frontend_Latency,17.18,% Slots,,rs_events.empty_end,0.00,5.39,
74.307451974,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.59,% Slots,,,0.00,5.39,
74.307451974,S1-C7,Bad_Speculation.Branch_Mispredicts,13.81,% Slots,,br_misp_retired.all_branches,0.00,5.38,
74.307451974,S1-C7,Backend_Bound.Memory_Bound,19.63,% Slots,,,0.00,5.38,
74.307451974,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.12,
74.307451974,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
74.307451974,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.21,% Core_Clocks,,,0.00,5.4,
74.307451974,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.41,% Core_Clocks,,,0.00,5.4,
74.307451974,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,<==
74.307451974,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
74.307451974,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
74.307451974,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
74.307451974,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
74.307451974,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
74.307451974,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
74.307451974,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
74.307451974,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
74.307451974,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
74.307451974,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
74.307451974,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
74.307451974,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
74.307451974,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
74.307451974,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
74.307451974,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
74.307451974,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
74.307451974,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
75.830863357,S0-C0,Frontend_Bound,29.57,% Slots,,,0.00,5.25,<==
75.830863357,S0-C0,Bad_Speculation,18.15,% Slots,,,0.00,5.25,
75.830863357,S0-C0,Backend_Bound,12.03,% Slots,,,0.00,5.25,
75.830863357,S0-C0,Frontend_Bound.Frontend_Latency,17.61,% Slots,,rs_events.empty_end,0.00,5.25,
75.830863357,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.55,% Slots,,,0.00,5.25,
75.830863357,S0-C0,Bad_Speculation.Branch_Mispredicts,17.96,% Slots,,br_misp_retired.all_branches,0.00,5.25,
75.830863357,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
75.830863357,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.64,% Core_Clocks,,,0.00,5.25,
75.830863357,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
75.830863357,S0-C1,Frontend_Bound,25.52,% Slots,,,0.00,5.25,
75.830863357,S0-C1,Bad_Speculation,13.45,% Slots,,,0.00,5.25,
75.830863357,S0-C1,Backend_Bound,23.63,% Slots,,,0.00,5.25,
75.830863357,S0-C1,Frontend_Bound.Frontend_Latency,21.76,% Slots,,rs_events.empty_end,0.00,5.25,
75.830863357,S0-C1,Bad_Speculation.Branch_Mispredicts,13.32,% Slots,,br_misp_retired.all_branches,0.00,5.24,
75.830863357,S0-C1,Backend_Bound.Memory_Bound,19.94,% Slots,,,0.00,5.25,
75.830863357,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.26,
75.830863357,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
75.830863357,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
75.830863357,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
75.830863357,S0-C2,Frontend_Bound,26.75,% Slots,,,0.00,5.25,
75.830863357,S0-C2,Bad_Speculation,13.69,% Slots,,,0.00,5.25,
75.830863357,S0-C2,Backend_Bound,26.60,% Slots,,,0.00,5.25,
75.830863357,S0-C2,Frontend_Bound.Frontend_Latency,23.13,% Slots,,rs_events.empty_end,0.00,5.25,
75.830863357,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.28,% Slots,,,0.00,5.25,
75.830863357,S0-C2,Bad_Speculation.Branch_Mispredicts,13.52,% Slots,,br_misp_retired.all_branches,0.00,5.25,
75.830863357,S0-C2,Backend_Bound.Memory_Bound,14.98,% Slots,,,0.00,5.25,
75.830863357,S0-C2,Backend_Bound.Core_Bound,11.62,% Slots,,,0.00,5.25,
75.830863357,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.25,
75.830863357,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
75.830863357,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.04,% Core_Clocks,,,0.00,5.25,
75.830863357,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.11,% Core_Clocks,,,0.00,5.25,
75.830863357,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
75.830863357,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.76,% Clocks,,,0.00,5.25,
75.830863357,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
75.830863357,S0-C3,Bad_Speculation,13.84,% Slots,,,0.00,5.25,
75.830863357,S0-C3,Bad_Speculation.Branch_Mispredicts,13.63,% Slots,,br_misp_retired.all_branches,0.00,5.25,
75.830863357,S0-C3,Backend_Bound,33.15,% Slots,,,0.00,5.25,
75.830863357,S0-C3,Backend_Bound.Memory_Bound,21.24,% Slots,,,0.00,5.25,
75.830863357,S0-C3,Backend_Bound.Core_Bound,11.92,% Slots,,,0.00,5.25,
75.830863357,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,<==
75.830863357,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
75.830863357,S0-C4,Frontend_Bound,20.50,% Slots,,,0.00,5.25,
75.830863357,S0-C4,Bad_Speculation,12.08,% Slots,,,0.00,5.25,
75.830863357,S0-C4,Backend_Bound,29.75,% Slots,,,0.00,5.25,
75.830863357,S0-C4,Frontend_Bound.Frontend_Latency,18.53,% Slots,,rs_events.empty_end,0.00,5.25,
75.830863357,S0-C4,Bad_Speculation.Branch_Mispredicts,11.91,% Slots,,br_misp_retired.all_branches,0.00,5.24,
75.830863357,S0-C4,Backend_Bound.Memory_Bound,22.38,% Slots,,,0.00,5.25,
75.830863357,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
75.830863357,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
75.830863357,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
75.830863357,S0-C5,Frontend_Bound,24.54,% Slots,,,0.00,5.25,
75.830863357,S0-C5,Bad_Speculation,13.81,% Slots,,,0.00,5.25,
75.830863357,S0-C5,Backend_Bound,26.83,% Slots,,,0.00,5.25,
75.830863357,S0-C5,Frontend_Bound.Frontend_Latency,17.02,% Slots,,rs_events.empty_end,0.00,5.25,
75.830863357,S0-C5,Bad_Speculation.Branch_Mispredicts,13.66,% Slots,,br_misp_retired.all_branches,0.00,5.25,
75.830863357,S0-C5,Backend_Bound.Memory_Bound,20.22,% Slots,,,0.00,5.25,<==
75.830863357,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.25,
75.830863357,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
75.830863357,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
75.830863357,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
75.830863357,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
75.830863357,S0-C6,Frontend_Bound,22.53,% Slots,,,0.00,5.25,
75.830863357,S0-C6,Bad_Speculation,11.62,% Slots,,,0.00,5.25,
75.830863357,S0-C6,Backend_Bound,28.98,% Slots,,,0.00,5.25,
75.830863357,S0-C6,Frontend_Bound.Frontend_Latency,18.22,% Slots,,rs_events.empty_end,0.00,5.25,
75.830863357,S0-C6,Bad_Speculation.Branch_Mispredicts,11.47,% Slots,,br_misp_retired.all_branches,0.00,5.25,
75.830863357,S0-C6,Backend_Bound.Memory_Bound,20.54,% Slots,,,0.00,5.25,
75.830863357,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.00,% Clocks,,,0.00,5.25,
75.830863357,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
75.830863357,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,<==
75.830863357,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
75.830863357,S0-C7,Frontend_Bound,25.35,% Slots,,,0.00,5.25,
75.830863357,S0-C7,Bad_Speculation,16.63,% Slots,,,0.00,5.25,
75.830863357,S0-C7,Backend_Bound,24.04,% Slots,,,0.00,5.25,
75.830863357,S0-C7,Frontend_Bound.Frontend_Latency,20.57,% Slots,,rs_events.empty_end,0.00,5.25,
75.830863357,S0-C7,Bad_Speculation.Branch_Mispredicts,16.43,% Slots,,br_misp_retired.all_branches,0.00,5.24,
75.830863357,S0-C7,Backend_Bound.Memory_Bound,13.93,% Slots,,,0.00,5.25,
75.830863357,S0-C7,Backend_Bound.Core_Bound,10.10,% Slots,,,0.00,5.25,
75.830863357,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.70,% Clocks,,,0.00,5.25,
75.830863357,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
75.830863357,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
75.830863357,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
75.830863357,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.38,% Clocks,,,0.00,5.25,
75.830863357,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
75.830863357,S1-C0,Bad_Speculation,11.12,% Slots,,,0.00,5.25,
75.830863357,S1-C0,Bad_Speculation.Branch_Mispredicts,11.03,% Slots,,br_misp_retired.all_branches,0.00,5.25,
75.830863357,S1-C0,Backend_Bound,34.40,% Slots,,,0.00,5.25,<==
75.830863357,S1-C0,Backend_Bound.Memory_Bound,17.54,% Slots,,,0.00,5.25,
75.830863357,S1-C0,Backend_Bound.Core_Bound,16.85,% Slots,,,0.00,5.25,
75.830863357,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
75.830863357,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
75.830863357,S1-C1,Frontend_Bound,33.88,% Slots,,,0.00,5.25,
75.830863357,S1-C1,Bad_Speculation,14.51,% Slots,,,0.00,5.25,
75.830863357,S1-C1,Backend_Bound,24.55,% Slots,,,0.00,5.25,
75.830863357,S1-C1,Frontend_Bound.Frontend_Latency,26.56,% Slots,,rs_events.empty_end,0.00,5.25,
75.830863357,S1-C1,Bad_Speculation.Branch_Mispredicts,14.35,% Slots,,br_misp_retired.all_branches,0.00,5.25,
75.830863357,S1-C1,Backend_Bound.Memory_Bound,13.01,% Slots,,,0.00,5.25,
75.830863357,S1-C1,Backend_Bound.Core_Bound,11.54,% Slots,,,0.00,5.25,
75.830863357,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.25,
75.830863357,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
75.830863357,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
75.830863357,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.74,% Clocks,,,0.00,5.25,
75.830863357,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
75.830863357,S1-C2,Frontend_Bound,29.10,% Slots,,,0.00,5.25,
75.830863357,S1-C2,Bad_Speculation,17.26,% Slots,,,0.00,5.25,
75.830863357,S1-C2,Backend_Bound,21.57,% Slots,,,0.00,5.25,
75.830863357,S1-C2,Frontend_Bound.Frontend_Latency,25.35,% Slots,,rs_events.empty_end,0.00,5.24,
75.830863357,S1-C2,Bad_Speculation.Branch_Mispredicts,17.01,% Slots,,br_misp_retired.all_branches,0.00,5.25,
75.830863357,S1-C2,Backend_Bound.Memory_Bound,36.42,% Slots,,,0.00,5.24,
75.830863357,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.11,% Clocks,,,0.00,5.25,
75.830863357,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
75.830863357,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
75.830863357,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
75.830863357,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
75.830863357,S1-C3,Frontend_Bound,23.37,% Slots,,,0.00,5.24,
75.830863357,S1-C3,Bad_Speculation,11.75,% Slots,,,0.00,5.24,
75.830863357,S1-C3,Backend_Bound,31.05,% Slots,,,0.00,5.24,
75.830863357,S1-C3,Frontend_Bound.Frontend_Latency,20.88,% Slots,,rs_events.empty_end,0.00,5.24,
75.830863357,S1-C3,Bad_Speculation.Branch_Mispredicts,11.62,% Slots,,br_misp_retired.all_branches,0.00,5.24,
75.830863357,S1-C3,Backend_Bound.Memory_Bound,45.63,% Slots,,,0.00,5.24,
75.830863357,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.71,% Clocks,,,0.00,5.25,
75.830863357,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
75.830863357,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
75.830863357,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
75.830863357,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
75.830863357,S1-C4,Frontend_Bound,28.18,% Slots,,,0.00,5.25,
75.830863357,S1-C4,Bad_Speculation,17.29,% Slots,,,0.00,5.25,
75.830863357,S1-C4,Backend_Bound,19.23,% Slots,,,0.00,5.25,
75.830863357,S1-C4,Frontend_Bound.Frontend_Latency,21.64,% Slots,,rs_events.empty_end,0.00,5.25,
75.830863357,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.16,% Slots,,,0.00,5.25,
75.830863357,S1-C4,Bad_Speculation.Branch_Mispredicts,17.11,% Slots,,br_misp_retired.all_branches,0.00,5.25,
75.830863357,S1-C4,Backend_Bound.Memory_Bound,13.01,% Slots,,,0.00,5.25,
75.830863357,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.25,
75.830863357,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
75.830863357,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.42,% Core_Clocks,,,0.00,5.25,
75.830863357,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.19,% Core_Clocks,,,0.00,5.25,
75.830863357,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
75.830863357,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
75.830863357,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
75.830863357,S1-C5,Frontend_Bound,33.23,% Slots,,,0.00,5.25,<==
75.830863357,S1-C5,Bad_Speculation,12.95,% Slots,,,0.00,5.25,
75.830863357,S1-C5,Backend_Bound,16.77,% Slots,,,0.00,5.25,
75.830863357,S1-C5,Frontend_Bound.Frontend_Latency,16.06,% Slots,,rs_events.empty_end,0.00,5.25,
75.830863357,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.29,% Slots,,,0.00,5.25,
75.830863357,S1-C5,Bad_Speculation.Branch_Mispredicts,12.70,% Slots,,br_misp_retired.all_branches,0.00,5.25,
75.830863357,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.25,
75.830863357,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
75.830863357,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
75.830863357,S1-C6,Frontend_Bound,30.73,% Slots,,,0.00,5.25,<==
75.830863357,S1-C6,Bad_Speculation,15.67,% Slots,,,0.00,5.25,
75.830863357,S1-C6,Backend_Bound,20.92,% Slots,,,0.00,5.25,
75.830863357,S1-C6,Frontend_Bound.Frontend_Latency,17.13,% Slots,,rs_events.empty_end,0.00,5.25,
75.830863357,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.78,% Slots,,,0.00,5.25,
75.830863357,S1-C6,Bad_Speculation.Branch_Mispredicts,15.49,% Slots,,br_misp_retired.all_branches,0.00,5.25,
75.830863357,S1-C6,Backend_Bound.Memory_Bound,17.39,% Slots,,,0.00,5.25,
75.830863357,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.25,
75.830863357,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
75.830863357,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.69,% Core_Clocks,,,0.00,5.25,
75.830863357,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.93,% Core_Clocks,,,0.00,5.25,
75.830863357,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
75.830863357,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
75.830863357,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
75.830863357,S1-C7,Frontend_Bound,27.41,% Slots,,,0.00,5.25,
75.830863357,S1-C7,Bad_Speculation,19.45,% Slots,,,0.00,5.25,
75.830863357,S1-C7,Backend_Bound,20.01,% Slots,,,0.00,5.25,
75.830863357,S1-C7,Frontend_Bound.Frontend_Latency,30.72,% Slots,,rs_events.empty_end,0.00,5.25,
75.830863357,S1-C7,Bad_Speculation.Branch_Mispredicts,19.28,% Slots,,br_misp_retired.all_branches,0.00,5.25,
75.830863357,S1-C7,Backend_Bound.Memory_Bound,20.06,% Slots,,,0.00,5.25,
75.830863357,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.70,% Clocks,,,0.00,5.26,
75.830863357,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
75.830863357,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
75.830863357,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
75.830863357,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
75.830863357,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
75.830863357,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
75.830863357,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
75.830863357,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
75.830863357,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
75.830863357,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
75.830863357,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
75.830863357,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
75.830863357,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
75.830863357,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
75.830863357,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
75.830863357,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
75.830863357,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
75.830863357,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
75.830863357,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
75.830863357,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
77.308286395,S0-C0,Frontend_Bound,28.31,% Slots,,,0.00,5.15,
77.308286395,S0-C0,Backend_Bound,38.63,% Slots,,,0.00,5.15,
77.308286395,S0-C0,Retiring,28.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
77.308286395,S0-C0,Frontend_Bound.Frontend_Latency,17.35,% Slots,,rs_events.empty_end,0.00,5.15,
77.308286395,S0-C0,Backend_Bound.Memory_Bound,28.47,% Slots,,,0.00,5.15,
77.308286395,S0-C0,Backend_Bound.Core_Bound,10.16,% Slots,,,0.00,5.15,
77.308286395,S0-C0,Retiring.Microcode_Sequencer,2.94,% Slots,,idq.ms_uops,0.00,5.42,
77.308286395,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.42,
77.308286395,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
77.308286395,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.44,% Clocks,,idq.ms_switches,0.00,5.42,
77.308286395,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,<==
77.308286395,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.95,% Clocks,,,0.00,5.15,
77.308286395,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
77.308286395,S0-C1,Frontend_Bound,32.02,% Slots,,,0.00,5.15,
77.308286395,S0-C1,Bad_Speculation,12.87,% Slots,,,0.00,5.15,
77.308286395,S0-C1,Backend_Bound,26.25,% Slots,,,0.00,5.15,
77.308286395,S0-C1,Retiring,32.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
77.308286395,S0-C1,Frontend_Bound.Frontend_Latency,16.18,% Slots,,rs_events.empty_end,0.00,5.14,
77.308286395,S0-C1,Bad_Speculation.Branch_Mispredicts,12.50,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.308286395,S0-C1,Backend_Bound.Memory_Bound,11.67,% Slots,,,0.00,5.14,
77.308286395,S0-C1,Backend_Bound.Core_Bound,14.58,% Slots,,,0.00,5.14,
77.308286395,S0-C1,Retiring.Microcode_Sequencer,2.21,% Slots,,idq.ms_uops,0.00,5.42,<==
77.308286395,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.42,
77.308286395,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
77.308286395,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.82,% Clocks,,idq.ms_switches,0.00,5.42,
77.308286395,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
77.308286395,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
77.308286395,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
77.308286395,S0-C2,Frontend_Bound,29.14,% Slots,,,0.00,5.16,
77.308286395,S0-C2,Backend_Bound,37.44,% Slots,,,0.00,5.16,
77.308286395,S0-C2,Retiring,28.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
77.308286395,S0-C2,Frontend_Bound.Frontend_Latency,18.36,% Slots,,rs_events.empty_end,0.00,5.14,
77.308286395,S0-C2,Retiring.Microcode_Sequencer,2.37,% Slots,,idq.ms_uops,0.00,5.42,
77.308286395,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.06,% Clocks,,,0.00,5.42,
77.308286395,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
77.308286395,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.52,% Clocks,,idq.ms_switches,0.00,5.42,
77.308286395,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
77.308286395,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
77.308286395,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
77.308286395,S0-C3,Frontend_Bound,29.73,% Slots,,,0.00,5.16,
77.308286395,S0-C3,Backend_Bound,42.93,% Slots,,,0.00,5.16,<==
77.308286395,S0-C3,Frontend_Bound.Frontend_Latency,39.88,% Slots,,rs_events.empty_end,0.00,5.14,
77.308286395,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
77.308286395,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
77.308286395,S0-C4,Backend_Bound,43.11,% Slots,,,0.00,5.15,<==
77.308286395,S0-C4,Backend_Bound.Memory_Bound,22.12,% Slots,,,0.00,5.14,
77.308286395,S0-C4,Backend_Bound.Core_Bound,20.99,% Slots,,,0.00,5.14,
77.308286395,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
77.308286395,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
77.308286395,S0-C5,Frontend_Bound,25.38,% Slots,,,0.00,5.15,
77.308286395,S0-C5,Bad_Speculation,14.69,% Slots,,,0.00,5.15,
77.308286395,S0-C5,Backend_Bound,38.80,% Slots,,,0.00,5.15,
77.308286395,S0-C5,Retiring,32.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
77.308286395,S0-C5,Bad_Speculation.Branch_Mispredicts,14.31,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.308286395,S0-C5,Backend_Bound.Memory_Bound,23.09,% Slots,,,0.00,5.14,
77.308286395,S0-C5,Backend_Bound.Core_Bound,15.71,% Slots,,,0.00,5.14,
77.308286395,S0-C5,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.42,
77.308286395,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.39,% Clocks,,idq.ms_switches,0.00,5.42,
77.308286395,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,<==
77.308286395,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
77.308286395,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.55,% Clocks,,,0.00,5.15,
77.308286395,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
77.308286395,S0-C6,Backend_Bound,44.68,% Slots,,,0.00,5.15,
77.308286395,S0-C6,Backend_Bound.Memory_Bound,13.05,% Slots,,,0.00,5.14,
77.308286395,S0-C6,Backend_Bound.Core_Bound,31.63,% Slots,,,0.00,5.14,
77.308286395,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.60,% Clocks,,,0.00,5.14,<==
77.308286395,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
77.308286395,S0-C7,Frontend_Bound,28.36,% Slots,,,0.00,5.15,
77.308286395,S0-C7,Bad_Speculation,10.50,% Slots,,,0.00,5.15,
77.308286395,S0-C7,Backend_Bound,36.03,% Slots,,,0.00,5.15,
77.308286395,S0-C7,Frontend_Bound.Frontend_Latency,20.41,% Slots,,rs_events.empty_end,0.00,5.14,
77.308286395,S0-C7,Bad_Speculation.Branch_Mispredicts,9.89,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.308286395,S0-C7,Backend_Bound.Memory_Bound,13.16,% Slots,,,0.00,5.14,
77.308286395,S0-C7,Backend_Bound.Core_Bound,22.87,% Slots,,,0.00,5.14,<==
77.308286395,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.42,
77.308286395,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
77.308286395,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
77.308286395,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
77.308286395,S1-C0,Frontend_Bound,31.64,% Slots,,,0.00,5.15,
77.308286395,S1-C0,Bad_Speculation,13.07,% Slots,,,0.00,5.15,
77.308286395,S1-C0,Backend_Bound,24.05,% Slots,,,0.00,5.15,
77.308286395,S1-C0,Retiring,25.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
77.308286395,S1-C0,Frontend_Bound.Frontend_Latency,26.33,% Slots,,rs_events.empty_end,0.00,5.15,
77.308286395,S1-C0,Frontend_Bound.Frontend_Bandwidth,19.07,% Slots,,,0.00,5.15,
77.308286395,S1-C0,Bad_Speculation.Branch_Mispredicts,12.93,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.308286395,S1-C0,Backend_Bound.Memory_Bound,13.53,% Slots,,,0.00,5.15,
77.308286395,S1-C0,Backend_Bound.Core_Bound,10.52,% Slots,,,0.00,5.15,
77.308286395,S1-C0,Retiring.Microcode_Sequencer,2.55,% Slots,,idq.ms_uops,0.00,5.42,
77.308286395,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
77.308286395,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.14,% Clocks,,idq.ms_switches,0.00,5.42,
77.308286395,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.16,% Core_Clocks,,,0.00,5.16,
77.308286395,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.21,% Core_Clocks,,,0.00,5.14,
77.308286395,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
77.308286395,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
77.308286395,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
77.308286395,S1-C1,Backend_Bound,34.82,% Slots,,,0.00,5.15,
77.308286395,S1-C1,Backend_Bound.Core_Bound,25.19,% Slots,,,0.00,5.15,<==
77.308286395,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
77.308286395,S1-C2,Frontend_Bound,21.94,% Slots,,,0.00,5.15,
77.308286395,S1-C2,Bad_Speculation,19.66,% Slots,,,0.00,5.15,
77.308286395,S1-C2,Backend_Bound,19.89,% Slots,,,0.00,5.15,
77.308286395,S1-C2,Frontend_Bound.Frontend_Bandwidth,19.39,% Slots,,,0.00,5.15,
77.308286395,S1-C2,Bad_Speculation.Branch_Mispredicts,19.53,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.308286395,S1-C2,Backend_Bound.Memory_Bound,10.10,% Slots,,,0.00,5.15,
77.308286395,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.30,% Core_Clocks,,,0.00,5.15,<==
77.308286395,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
77.308286395,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
77.308286395,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
77.308286395,S1-C3,Backend_Bound,44.92,% Slots,,,0.00,5.15,
77.308286395,S1-C3,Backend_Bound.Core_Bound,38.59,% Slots,,,0.00,5.15,
77.308286395,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.39,% Clocks,,,0.00,5.15,<==
77.308286395,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
77.308286395,S1-C4,Frontend_Bound,29.63,% Slots,,,0.00,5.15,
77.308286395,S1-C4,Bad_Speculation,11.48,% Slots,,,0.00,5.15,
77.308286395,S1-C4,Backend_Bound,31.73,% Slots,,,0.00,5.15,
77.308286395,S1-C4,Retiring,35.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
77.308286395,S1-C4,Frontend_Bound.Frontend_Latency,22.72,% Slots,,rs_events.empty_end,0.00,5.15,
77.308286395,S1-C4,Bad_Speculation.Branch_Mispredicts,11.37,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.308286395,S1-C4,Backend_Bound.Memory_Bound,20.32,% Slots,,,0.00,5.15,
77.308286395,S1-C4,Backend_Bound.Core_Bound,11.41,% Slots,,,0.00,5.15,
77.308286395,S1-C4,Retiring.Microcode_Sequencer,1.93,% Slots,,idq.ms_uops,0.00,5.41,<==
77.308286395,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
77.308286395,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.03,% Clocks,,idq.ms_switches,0.00,5.41,
77.308286395,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
77.308286395,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
77.308286395,S1-C5,Frontend_Bound,35.58,% Slots,,,0.00,5.15,
77.308286395,S1-C5,Bad_Speculation,10.08,% Slots,,,0.00,5.15,
77.308286395,S1-C5,Backend_Bound,14.57,% Slots,,,0.00,5.15,
77.308286395,S1-C5,Frontend_Bound.Frontend_Latency,20.80,% Slots,,rs_events.empty_end,0.00,5.15,<==
77.308286395,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.15,
77.308286395,S1-C5,Bad_Speculation.Branch_Mispredicts,9.70,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.308286395,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.78,% Clocks,,,0.00,5.42,
77.308286395,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
77.308286395,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
77.308286395,S1-C6,Frontend_Bound,33.38,% Slots,,,0.00,5.15,<==
77.308286395,S1-C6,Bad_Speculation,14.12,% Slots,,,0.00,5.15,
77.308286395,S1-C6,Backend_Bound,30.59,% Slots,,,0.00,5.15,
77.308286395,S1-C6,Retiring,26.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
77.308286395,S1-C6,Frontend_Bound.Frontend_Latency,18.01,% Slots,,rs_events.empty_end,0.00,5.15,
77.308286395,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.76,% Slots,,,0.00,5.15,
77.308286395,S1-C6,Bad_Speculation.Branch_Mispredicts,13.95,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.308286395,S1-C6,Backend_Bound.Memory_Bound,12.97,% Slots,,,0.00,5.15,
77.308286395,S1-C6,Backend_Bound.Core_Bound,17.62,% Slots,,,0.00,5.15,
77.308286395,S1-C6,Retiring.Microcode_Sequencer,2.78,% Slots,,idq.ms_uops,0.00,5.42,
77.308286395,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.41,
77.308286395,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
77.308286395,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.52,% Clocks,,idq.ms_switches,0.00,5.41,
77.308286395,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.50,% Core_Clocks,,,0.00,5.15,
77.308286395,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.07,% Core_Clocks,,,0.00,5.14,
77.308286395,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
77.308286395,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
77.308286395,S1-C7,Frontend_Bound,26.52,% Slots,,,0.00,5.15,
77.308286395,S1-C7,Bad_Speculation,15.02,% Slots,,,0.00,5.15,
77.308286395,S1-C7,Backend_Bound,30.44,% Slots,,,0.00,5.15,
77.308286395,S1-C7,Retiring,29.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
77.308286395,S1-C7,Frontend_Bound.Frontend_Latency,18.15,% Slots,,rs_events.empty_end,0.00,5.15,
77.308286395,S1-C7,Frontend_Bound.Frontend_Bandwidth,54.75,% Slots,,,0.00,5.15,
77.308286395,S1-C7,Bad_Speculation.Branch_Mispredicts,14.81,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.308286395,S1-C7,Backend_Bound.Memory_Bound,31.04,% Slots,,,0.00,5.15,<==
77.308286395,S1-C7,Retiring.Microcode_Sequencer,3.75,% Slots,,idq.ms_uops,0.00,5.42,
77.308286395,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.71,% Clocks,,,0.00,5.42,
77.308286395,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
77.308286395,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.71,% Clocks,,idq.ms_switches,0.00,5.42,
77.308286395,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.14,% Core_Clocks,,,0.00,5.16,
77.308286395,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
77.308286395,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
77.308286395,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
77.308286395,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
77.308286395,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
77.308286395,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
77.308286395,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
77.308286395,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
77.308286395,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
77.308286395,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
77.308286395,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
77.308286395,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
77.308286395,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
77.308286395,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
77.308286395,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
77.308286395,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
77.308286395,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
78.845552256,S0-C0,Backend_Bound,46.95,% Slots,,,0.00,5.22,
78.845552256,S0-C0,Backend_Bound.Memory_Bound,15.36,% Slots,,,0.00,5.22,
78.845552256,S0-C0,Backend_Bound.Core_Bound,31.59,% Slots,,,0.00,5.22,
78.845552256,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.36,% Clocks,,,0.00,5.21,<==
78.845552256,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
78.845552256,S0-C1,Backend_Bound,69.42,% Slots,,,0.00,5.22,<==
78.845552256,S0-C1,Retiring,14.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
78.845552256,S0-C1,Retiring.Microcode_Sequencer,6.03,% Slots,,idq.ms_uops,0.00,5.23,
78.845552256,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.22,% Clocks,,idq.ms_switches,0.00,5.22,
78.845552256,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
78.845552256,S0-C2,Bad_Speculation,17.06,% Slots,,,0.00,5.22,
78.845552256,S0-C2,Bad_Speculation.Branch_Mispredicts,16.60,% Slots,,br_misp_retired.all_branches,0.00,5.22,
78.845552256,S0-C2,Backend_Bound,35.33,% Slots,,,0.00,5.22,
78.845552256,S0-C2,Backend_Bound.Memory_Bound,34.12,% Slots,,,0.00,5.22,<==
78.845552256,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
78.845552256,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
78.845552256,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
78.845552256,S0-C3,Frontend_Bound,22.36,% Slots,,,0.00,5.23,
78.845552256,S0-C3,Backend_Bound,49.08,% Slots,,,0.00,5.23,
78.845552256,S0-C3,Frontend_Bound.Frontend_Latency,37.98,% Slots,,rs_events.empty_end,0.00,5.22,
78.845552256,S0-C3,Backend_Bound.Memory_Bound,83.05,% Slots,,,0.00,5.22,<==
78.845552256,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.88,% Clocks,,,0.00,5.22,
78.845552256,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.34,% Clocks,,itlb_misses.walk_completed,0.00,5.21,
78.845552256,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
78.845552256,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
78.845552256,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
78.845552256,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.47,
78.845552256,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
78.845552256,S0-C4,Frontend_Bound,24.79,% Slots,,,0.00,5.23,
78.845552256,S0-C4,Bad_Speculation,14.83,% Slots,,,0.00,5.23,
78.845552256,S0-C4,Backend_Bound,34.72,% Slots,,,0.00,5.23,
78.845552256,S0-C4,Frontend_Bound.Frontend_Latency,20.54,% Slots,,rs_events.empty_end,0.00,5.21,
78.845552256,S0-C4,Bad_Speculation.Branch_Mispredicts,14.58,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.845552256,S0-C4,Backend_Bound.Memory_Bound,46.15,% Slots,,,0.00,5.21,<==
78.845552256,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.08,% Clocks,,,0.00,5.22,
78.845552256,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
78.845552256,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
78.845552256,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.48,
78.845552256,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
78.845552256,S0-C5,Bad_Speculation,19.45,% Slots,,,0.00,5.23,
78.845552256,S0-C5,Bad_Speculation.Branch_Mispredicts,18.95,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.845552256,S0-C5,Backend_Bound,29.60,% Slots,,,0.00,5.23,<==
78.845552256,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
78.845552256,S0-C6,Frontend_Bound,20.17,% Slots,,,0.00,5.22,
78.845552256,S0-C6,Bad_Speculation,12.40,% Slots,,,0.00,5.22,
78.845552256,S0-C6,Backend_Bound,35.21,% Slots,,,0.00,5.22,<==
78.845552256,S0-C6,Frontend_Bound.Frontend_Latency,19.23,% Slots,,rs_events.empty_end,0.00,5.21,
78.845552256,S0-C6,Bad_Speculation.Branch_Mispredicts,12.22,% Slots,,br_misp_retired.all_branches,0.00,5.22,
78.845552256,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.21,
78.845552256,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
78.845552256,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
78.845552256,S0-C7,Frontend_Bound,23.59,% Slots,,,0.00,5.22,
78.845552256,S0-C7,Bad_Speculation,10.46,% Slots,,,0.00,5.22,
78.845552256,S0-C7,Backend_Bound,41.20,% Slots,,,0.00,5.22,
78.845552256,S0-C7,Frontend_Bound.Frontend_Latency,32.56,% Slots,,rs_events.empty_end,0.00,5.22,
78.845552256,S0-C7,Bad_Speculation.Branch_Mispredicts,10.22,% Slots,,br_misp_retired.all_branches,0.00,5.22,
78.845552256,S0-C7,Backend_Bound.Memory_Bound,31.48,% Slots,,,0.00,5.22,
78.845552256,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.07,% Clocks,,,0.00,5.22,
78.845552256,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
78.845552256,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.48,<==
78.845552256,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
78.845552256,S1-C0,Frontend_Bound,34.14,% Slots,,,0.00,5.22,
78.845552256,S1-C0,Backend_Bound,20.53,% Slots,,,0.00,5.22,
78.845552256,S1-C0,Frontend_Bound.Frontend_Latency,21.72,% Slots,,rs_events.empty_end,0.00,5.22,<==
78.845552256,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.29,% Slots,,,0.00,5.22,
78.845552256,S1-C0,Backend_Bound.Memory_Bound,12.27,% Slots,,,0.00,5.22,
78.845552256,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.21,
78.845552256,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
78.845552256,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.40,% Core_Clocks,,,0.00,5.38,
78.845552256,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
78.845552256,S1-C1,Backend_Bound,44.63,% Slots,,,0.00,5.22,
78.845552256,S1-C1,Backend_Bound.Memory_Bound,13.53,% Slots,,,0.00,5.22,
78.845552256,S1-C1,Backend_Bound.Core_Bound,31.10,% Slots,,,0.00,5.22,
78.845552256,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.00,% Clocks,,,0.00,5.2,<==
78.845552256,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
78.845552256,S1-C2,Frontend_Bound,29.03,% Slots,,,0.00,5.23,
78.845552256,S1-C2,Backend_Bound,43.28,% Slots,,,0.00,5.23,<==
78.845552256,S1-C2,Retiring,16.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
78.845552256,S1-C2,Frontend_Bound.Frontend_Latency,22.55,% Slots,,rs_events.empty_end,0.00,5.22,
78.845552256,S1-C2,Frontend_Bound.Frontend_Bandwidth,32.98,% Slots,,,0.00,5.23,
78.845552256,S1-C2,Backend_Bound.Memory_Bound,22.58,% Slots,,,0.00,5.22,
78.845552256,S1-C2,Backend_Bound.Core_Bound,20.70,% Slots,,,0.00,5.22,
78.845552256,S1-C2,Retiring.Microcode_Sequencer,10.02,% Slots,,idq.ms_uops,0.00,5.23,
78.845552256,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.55,% Clocks,,,0.00,5.21,
78.845552256,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
78.845552256,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.20,% Clocks,,idq.ms_switches,0.00,5.21,
78.845552256,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
78.845552256,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.48,
78.845552256,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
78.845552256,S1-C3,Frontend_Bound,31.84,% Slots,,,0.00,5.23,
78.845552256,S1-C3,Backend_Bound,39.11,% Slots,,,0.00,5.23,<==
78.845552256,S1-C3,Retiring,30.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
78.845552256,S1-C3,Frontend_Bound.Frontend_Latency,26.76,% Slots,,rs_events.empty_end,0.00,5.22,
78.845552256,S1-C3,Frontend_Bound.Frontend_Bandwidth,20.85,% Slots,,,0.00,5.23,
78.845552256,S1-C3,Backend_Bound.Memory_Bound,17.27,% Slots,,,0.00,5.22,
78.845552256,S1-C3,Backend_Bound.Core_Bound,21.83,% Slots,,,0.00,5.22,
78.845552256,S1-C3,Retiring.Microcode_Sequencer,3.45,% Slots,,idq.ms_uops,0.00,5.23,
78.845552256,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.04,% Clocks,,,0.00,5.22,
78.845552256,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
78.845552256,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.16,% Clocks,,idq.ms_switches,0.00,5.22,
78.845552256,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
78.845552256,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.48,
78.845552256,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.48,
78.845552256,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.25,% Clocks,,,0.00,5.2,
78.845552256,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
78.845552256,S1-C4,Frontend_Bound,35.51,% Slots,,,0.00,5.23,
78.845552256,S1-C4,Backend_Bound,34.95,% Slots,,,0.00,5.23,
78.845552256,S1-C4,Frontend_Bound.Frontend_Latency,92.28,% Slots,,rs_events.empty_end,0.00,5.21,
78.845552256,S1-C4,Backend_Bound.Memory_Bound,13.52,% Slots,,,0.00,5.21,
78.845552256,S1-C4,Backend_Bound.Core_Bound,21.43,% Slots,,,0.00,5.21,
78.845552256,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.02,% Clocks,,,0.00,5.22,
78.845552256,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
78.845552256,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
78.845552256,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.48,
78.845552256,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.08,% Clocks,,,0.00,5.21,
78.845552256,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
78.845552256,S1-C5,Frontend_Bound,27.97,% Slots,,,0.00,5.23,
78.845552256,S1-C5,Bad_Speculation,11.52,% Slots,,,0.00,5.23,
78.845552256,S1-C5,Backend_Bound,22.56,% Slots,,,0.00,5.23,
78.845552256,S1-C5,Frontend_Bound.Frontend_Bandwidth,31.54,% Slots,,,0.00,5.23,<==
78.845552256,S1-C5,Bad_Speculation.Branch_Mispredicts,11.31,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.845552256,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
78.845552256,S1-C6,Frontend_Bound,41.59,% Slots,,,0.00,5.23,
78.845552256,S1-C6,Backend_Bound,33.77,% Slots,,,0.00,5.23,
78.845552256,S1-C6,Retiring,10.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
78.845552256,S1-C6,Frontend_Bound.Frontend_Latency,44.19,% Slots,,rs_events.empty_end,0.00,5.22,
78.845552256,S1-C6,Backend_Bound.Memory_Bound,17.80,% Slots,,,0.00,5.22,
78.845552256,S1-C6,Backend_Bound.Core_Bound,15.96,% Slots,,,0.00,5.22,
78.845552256,S1-C6,Retiring.Microcode_Sequencer,6.05,% Slots,,idq.ms_uops,0.00,5.23,
78.845552256,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.87,% Clocks,,,0.00,5.21,
78.845552256,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
78.845552256,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.48,% Clocks,,idq.ms_switches,0.00,5.21,
78.845552256,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
78.845552256,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.48,
78.845552256,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.48,
78.845552256,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.37,% Clocks,,,0.00,5.2,
78.845552256,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
78.845552256,S1-C7,Frontend_Bound,23.74,% Slots,,,0.00,5.23,<==
78.845552256,S1-C7,Bad_Speculation,18.10,% Slots,,,0.00,5.23,
78.845552256,S1-C7,Backend_Bound,22.35,% Slots,,,0.00,5.23,
78.845552256,S1-C7,Retiring,20.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
78.845552256,S1-C7,Frontend_Bound.Frontend_Latency,18.00,% Slots,,rs_events.empty_end,0.00,5.22,
78.845552256,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.88,% Slots,,,0.00,5.23,
78.845552256,S1-C7,Bad_Speculation.Branch_Mispredicts,17.92,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.845552256,S1-C7,Backend_Bound.Memory_Bound,11.85,% Slots,,,0.00,5.22,
78.845552256,S1-C7,Backend_Bound.Core_Bound,10.50,% Slots,,,0.00,5.22,
78.845552256,S1-C7,Retiring.Microcode_Sequencer,6.64,% Slots,,idq.ms_uops,0.00,5.23,
78.845552256,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.25,% Clocks,,,0.00,5.22,
78.845552256,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
78.845552256,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.08,% Clocks,,idq.ms_switches,0.00,5.22,
78.845552256,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.80,% Core_Clocks,,,0.00,5.39,
78.845552256,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
78.845552256,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.48,
78.845552256,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
78.845552256,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
78.845552256,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
78.845552256,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
78.845552256,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
78.845552256,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
78.845552256,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
78.845552256,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
78.845552256,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
78.845552256,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
78.845552256,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
78.845552256,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
78.845552256,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
78.845552256,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
78.845552256,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
78.845552256,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
78.845552256,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
80.365522153,S0-C0,Frontend_Bound,35.90,% Slots,,,0.00,5.24,
80.365522153,S0-C0,Backend_Bound,42.33,% Slots,,,0.00,5.24,
80.365522153,S0-C0,Retiring,17.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
80.365522153,S0-C0,Frontend_Bound.Frontend_Latency,36.02,% Slots,,rs_events.empty_end,0.00,5.24,
80.365522153,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.59,% Slots,,,0.00,5.24,
80.365522153,S0-C0,Backend_Bound.Memory_Bound,25.92,% Slots,,,0.00,5.24,
80.365522153,S0-C0,Backend_Bound.Core_Bound,16.41,% Slots,,,0.00,5.24,
80.365522153,S0-C0,Retiring.Microcode_Sequencer,11.63,% Slots,,idq.ms_uops,0.00,5.24,
80.365522153,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.48,% Clocks,,,0.00,5.25,
80.365522153,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
80.365522153,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.00,% Clocks,,idq.ms_switches,0.00,5.25,
80.365522153,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.88,% Core_Clocks,,,0.00,5.27,
80.365522153,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
80.365522153,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
80.365522153,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
80.365522153,S0-C1,Frontend_Bound,40.89,% Slots,,,0.00,5.24,
80.365522153,S0-C1,Backend_Bound,34.92,% Slots,,,0.00,5.24,
80.365522153,S0-C1,Retiring,16.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
80.365522153,S0-C1,Frontend_Bound.Frontend_Latency,22.71,% Slots,,rs_events.empty_end,0.00,5.24,<==
80.365522153,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.45,% Slots,,,0.00,5.24,
80.365522153,S0-C1,Backend_Bound.Memory_Bound,20.99,% Slots,,,0.00,5.24,
80.365522153,S0-C1,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.24,
80.365522153,S0-C1,Retiring.Microcode_Sequencer,12.34,% Slots,,idq.ms_uops,0.00,5.24,
80.365522153,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.68,% Clocks,,,0.00,5.25,
80.365522153,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
80.365522153,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.90,% Clocks,,idq.ms_switches,0.00,5.25,
80.365522153,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.02,% Core_Clocks,,,0.00,5.27,
80.365522153,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
80.365522153,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
80.365522153,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
80.365522153,S0-C2,Frontend_Bound,34.96,% Slots,,,0.00,5.24,
80.365522153,S0-C2,Backend_Bound,34.24,% Slots,,,0.00,5.24,
80.365522153,S0-C2,Retiring,15.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
80.365522153,S0-C2,Frontend_Bound.Frontend_Bandwidth,21.10,% Slots,,,0.00,5.24,
80.365522153,S0-C2,Backend_Bound.Memory_Bound,19.53,% Slots,,,0.00,5.24,
80.365522153,S0-C2,Backend_Bound.Core_Bound,14.71,% Slots,,,0.00,5.24,
80.365522153,S0-C2,Retiring.Microcode_Sequencer,8.69,% Slots,,idq.ms_uops,0.00,5.24,
80.365522153,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,33.47,% Clocks,,idq.ms_switches,0.00,5.25,
80.365522153,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.77,% Core_Clocks,,,0.00,5.27,<==
80.365522153,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
80.365522153,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
80.365522153,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
80.365522153,S0-C3,Frontend_Bound,35.53,% Slots,,,0.00,5.24,
80.365522153,S0-C3,Backend_Bound,42.13,% Slots,,,0.00,5.24,<==
80.365522153,S0-C3,Retiring,15.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
80.365522153,S0-C3,Frontend_Bound.Frontend_Latency,26.87,% Slots,,rs_events.empty_end,0.00,5.24,
80.365522153,S0-C3,Backend_Bound.Memory_Bound,22.16,% Slots,,,0.00,5.24,
80.365522153,S0-C3,Backend_Bound.Core_Bound,19.97,% Slots,,,0.00,5.24,
80.365522153,S0-C3,Retiring.Microcode_Sequencer,11.86,% Slots,,idq.ms_uops,0.00,5.24,
80.365522153,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.25,
80.365522153,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
80.365522153,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.36,% Clocks,,idq.ms_switches,0.00,5.25,
80.365522153,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
80.365522153,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
80.365522153,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
80.365522153,S0-C4,Frontend_Bound,37.30,% Slots,,,0.00,5.25,
80.365522153,S0-C4,Backend_Bound,40.99,% Slots,,,0.00,5.25,<==
80.365522153,S0-C4,Retiring,16.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
80.365522153,S0-C4,Frontend_Bound.Frontend_Latency,29.75,% Slots,,rs_events.empty_end,0.00,5.25,
80.365522153,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.67,% Slots,,,0.00,5.25,
80.365522153,S0-C4,Backend_Bound.Memory_Bound,21.98,% Slots,,,0.00,5.25,
80.365522153,S0-C4,Backend_Bound.Core_Bound,19.00,% Slots,,,0.00,5.25,
80.365522153,S0-C4,Retiring.Microcode_Sequencer,12.66,% Slots,,idq.ms_uops,0.00,5.24,
80.365522153,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.77,% Clocks,,,0.00,5.25,
80.365522153,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
80.365522153,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.15,% Clocks,,idq.ms_switches,0.00,5.25,
80.365522153,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.63,% Core_Clocks,,,0.00,5.26,
80.365522153,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
80.365522153,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
80.365522153,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
80.365522153,S0-C5,Frontend_Bound,33.00,% Slots,,,0.00,5.25,
80.365522153,S0-C5,Backend_Bound,44.51,% Slots,,,0.00,5.25,<==
80.365522153,S0-C5,Retiring,15.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
80.365522153,S0-C5,Frontend_Bound.Frontend_Latency,27.12,% Slots,,rs_events.empty_end,0.00,5.24,
80.365522153,S0-C5,Backend_Bound.Memory_Bound,22.45,% Slots,,,0.00,5.24,
80.365522153,S0-C5,Backend_Bound.Core_Bound,22.06,% Slots,,,0.00,5.24,
80.365522153,S0-C5,Retiring.Microcode_Sequencer,11.98,% Slots,,idq.ms_uops,0.00,5.24,
80.365522153,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.25,
80.365522153,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
80.365522153,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.34,% Clocks,,idq.ms_switches,0.00,5.25,
80.365522153,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
80.365522153,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
80.365522153,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.65,% Clocks,,,0.00,5.26,
80.365522153,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
80.365522153,S0-C6,Frontend_Bound,32.33,% Slots,,,0.00,5.25,
80.365522153,S0-C6,Backend_Bound,44.79,% Slots,,,0.00,5.25,
80.365522153,S0-C6,Retiring,16.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
80.365522153,S0-C6,Frontend_Bound.Frontend_Latency,31.72,% Slots,,rs_events.empty_end,0.00,5.25,
80.365522153,S0-C6,Backend_Bound.Memory_Bound,25.13,% Slots,,,0.00,5.25,
80.365522153,S0-C6,Backend_Bound.Core_Bound,19.66,% Slots,,,0.00,5.25,
80.365522153,S0-C6,Retiring.Microcode_Sequencer,12.49,% Slots,,idq.ms_uops,0.00,5.24,
80.365522153,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.25,
80.365522153,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
80.365522153,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.25,
80.365522153,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
80.365522153,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
80.365522153,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
80.365522153,S0-C7,Frontend_Bound,32.39,% Slots,,,0.00,5.25,
80.365522153,S0-C7,Backend_Bound,44.61,% Slots,,,0.00,5.25,<==
80.365522153,S0-C7,Retiring,13.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
80.365522153,S0-C7,Frontend_Bound.Frontend_Latency,34.30,% Slots,,rs_events.empty_end,0.00,5.25,
80.365522153,S0-C7,Backend_Bound.Memory_Bound,24.75,% Slots,,,0.00,5.25,
80.365522153,S0-C7,Backend_Bound.Core_Bound,19.86,% Slots,,,0.00,5.25,
80.365522153,S0-C7,Retiring.Microcode_Sequencer,6.25,% Slots,,idq.ms_uops,0.00,5.24,
80.365522153,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.14,% Clocks,,,0.00,5.25,
80.365522153,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
80.365522153,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.26,% Clocks,,idq.ms_switches,0.00,5.25,
80.365522153,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
80.365522153,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
80.365522153,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
80.365522153,S1-C0,Frontend_Bound,39.40,% Slots,,,0.00,5.24,
80.365522153,S1-C0,Backend_Bound,12.53,% Slots,,,0.00,5.24,
80.365522153,S1-C0,Frontend_Bound.Frontend_Latency,24.77,% Slots,,rs_events.empty_end,0.00,5.24,<==
80.365522153,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.56,% Slots,,,0.00,5.24,
80.365522153,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.25,
80.365522153,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
80.365522153,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.24,% Core_Clocks,,,0.00,5.26,
80.365522153,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
80.365522153,S1-C1,Frontend_Bound,35.81,% Slots,,,0.00,5.24,
80.365522153,S1-C1,Backend_Bound,40.16,% Slots,,,0.00,5.24,
80.365522153,S1-C1,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
80.365522153,S1-C1,Frontend_Bound.Frontend_Latency,30.26,% Slots,,rs_events.empty_end,0.00,5.24,
80.365522153,S1-C1,Backend_Bound.Memory_Bound,27.43,% Slots,,,0.00,5.24,
80.365522153,S1-C1,Backend_Bound.Core_Bound,12.73,% Slots,,,0.00,5.24,
80.365522153,S1-C1,Retiring.Microcode_Sequencer,13.71,% Slots,,idq.ms_uops,0.00,5.24,
80.365522153,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.25,
80.365522153,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
80.365522153,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.36,% Clocks,,idq.ms_switches,0.00,5.25,
80.365522153,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
80.365522153,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
80.365522153,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
80.365522153,S1-C2,Frontend_Bound,34.31,% Slots,,,0.00,5.24,
80.365522153,S1-C2,Backend_Bound,42.23,% Slots,,,0.00,5.24,
80.365522153,S1-C2,Retiring,24.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
80.365522153,S1-C2,Frontend_Bound.Frontend_Latency,24.90,% Slots,,rs_events.empty_end,0.00,5.24,
80.365522153,S1-C2,Backend_Bound.Memory_Bound,18.30,% Slots,,,0.00,5.24,
80.365522153,S1-C2,Backend_Bound.Core_Bound,23.92,% Slots,,,0.00,5.24,<==
80.365522153,S1-C2,Retiring.Microcode_Sequencer,3.63,% Slots,,idq.ms_uops,0.00,5.24,
80.365522153,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.25,
80.365522153,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
80.365522153,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.53,% Clocks,,idq.ms_switches,0.00,5.25,
80.365522153,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
80.365522153,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
80.365522153,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
80.365522153,S1-C3,Frontend_Bound,32.05,% Slots,,,0.00,5.24,
80.365522153,S1-C3,Backend_Bound,43.85,% Slots,,,0.00,5.24,
80.365522153,S1-C3,Retiring,16.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
80.365522153,S1-C3,Frontend_Bound.Frontend_Latency,34.25,% Slots,,rs_events.empty_end,0.00,5.24,
80.365522153,S1-C3,Backend_Bound.Memory_Bound,27.37,% Slots,,,0.00,5.24,
80.365522153,S1-C3,Backend_Bound.Core_Bound,16.48,% Slots,,,0.00,5.24,
80.365522153,S1-C3,Retiring.Microcode_Sequencer,13.30,% Slots,,idq.ms_uops,0.00,5.24,
80.365522153,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.25,
80.365522153,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
80.365522153,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.13,% Clocks,,idq.ms_switches,0.00,5.25,
80.365522153,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
80.365522153,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
80.365522153,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.41,% Clocks,,,0.00,5.26,
80.365522153,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
80.365522153,S1-C4,Frontend_Bound,27.54,% Slots,,,0.00,5.24,
80.365522153,S1-C4,Backend_Bound,49.48,% Slots,,,0.00,5.24,
80.365522153,S1-C4,Frontend_Bound.Frontend_Bandwidth,42.93,% Slots,,,0.00,5.24,
80.365522153,S1-C4,Backend_Bound.Memory_Bound,30.23,% Slots,,,0.00,5.24,<==
80.365522153,S1-C4,Backend_Bound.Core_Bound,19.25,% Slots,,,0.00,5.24,
80.365522153,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.46,% Core_Clocks,,,0.00,5.26,
80.365522153,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
80.365522153,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
80.365522153,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
80.365522153,S1-C5,Frontend_Bound,33.54,% Slots,,,0.00,5.25,
80.365522153,S1-C5,Backend_Bound,43.58,% Slots,,,0.00,5.25,
80.365522153,S1-C5,Retiring,14.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
80.365522153,S1-C5,Frontend_Bound.Frontend_Latency,31.50,% Slots,,rs_events.empty_end,0.00,5.25,
80.365522153,S1-C5,Backend_Bound.Memory_Bound,30.66,% Slots,,,0.00,5.25,
80.365522153,S1-C5,Backend_Bound.Core_Bound,12.92,% Slots,,,0.00,5.25,
80.365522153,S1-C5,Retiring.Microcode_Sequencer,11.51,% Slots,,idq.ms_uops,0.00,5.24,
80.365522153,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.25,
80.365522153,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
80.365522153,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.25,
80.365522153,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
80.365522153,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
80.365522153,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
80.365522153,S1-C6,Frontend_Bound,32.76,% Slots,,,0.00,5.24,
80.365522153,S1-C6,Backend_Bound,44.22,% Slots,,,0.00,5.24,<==
80.365522153,S1-C6,Retiring,18.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
80.365522153,S1-C6,Frontend_Bound.Frontend_Latency,22.79,% Slots,,rs_events.empty_end,0.00,5.24,
80.365522153,S1-C6,Backend_Bound.Memory_Bound,24.03,% Slots,,,0.00,5.24,
80.365522153,S1-C6,Backend_Bound.Core_Bound,20.19,% Slots,,,0.00,5.24,
80.365522153,S1-C6,Retiring.Microcode_Sequencer,14.88,% Slots,,idq.ms_uops,0.00,5.25,
80.365522153,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.50,% Clocks,,,0.00,5.25,
80.365522153,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
80.365522153,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.65,% Clocks,,idq.ms_switches,0.00,5.25,
80.365522153,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
80.365522153,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
80.365522153,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.45,% Clocks,,,0.00,5.26,
80.365522153,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
80.365522153,S1-C7,Frontend_Bound,27.18,% Slots,,,0.00,5.25,
80.365522153,S1-C7,Backend_Bound,41.51,% Slots,,,0.00,5.25,
80.365522153,S1-C7,Retiring,29.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
80.365522153,S1-C7,Frontend_Bound.Frontend_Bandwidth,39.85,% Slots,,,0.00,5.25,
80.365522153,S1-C7,Backend_Bound.Memory_Bound,12.55,% Slots,,,0.00,5.25,
80.365522153,S1-C7,Backend_Bound.Core_Bound,28.96,% Slots,,,0.00,5.25,<==
80.365522153,S1-C7,Retiring.Microcode_Sequencer,8.68,% Slots,,idq.ms_uops,0.00,5.25,
80.365522153,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.36,% Clocks,,idq.ms_switches,0.00,5.25,
80.365522153,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
80.365522153,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
80.365522153,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
80.365522153,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
80.365522153,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
80.365522153,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
80.365522153,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
80.365522153,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
80.365522153,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
80.365522153,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
80.365522153,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
80.365522153,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
80.365522153,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
80.365522153,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
80.365522153,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
80.365522153,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
80.365522153,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
80.365522153,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
80.365522153,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
81.249516643,S0-C0,Frontend_Bound,32.15,% Slots,,,0.00,5.43,
81.249516643,S0-C0,Backend_Bound,44.23,% Slots,,,0.00,5.43,
81.249516643,S0-C0,Frontend_Bound.Frontend_Latency,30.23,% Slots,,rs_events.empty_end,0.00,5.43,
81.249516643,S0-C0,Backend_Bound.Memory_Bound,28.81,% Slots,,,0.00,4.98,
81.249516643,S0-C0,Backend_Bound.Core_Bound,15.42,% Slots,,,0.00,4.98,
81.249516643,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.86,% Clocks,,,0.00,5.43,
81.249516643,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
81.249516643,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.97,<==
81.249516643,S0-C0-T0,MUX,4.97,%,,,0.00,100.0,
81.249516643,S0-C1,Frontend_Bound,39.51,% Slots,,,0.00,5.43,
81.249516643,S0-C1,Backend_Bound,36.56,% Slots,,,0.00,5.43,
81.249516643,S0-C1,Retiring,18.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
81.249516643,S0-C1,Frontend_Bound.Frontend_Latency,75.00,% Slots,,rs_events.empty_end,0.00,5.43,<==
81.249516643,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.67,% Slots,,,0.00,5.43,
81.249516643,S0-C1,Backend_Bound.Memory_Bound,33.39,% Slots,,,0.00,4.98,
81.249516643,S0-C1,Retiring.Microcode_Sequencer,11.54,% Slots,,idq.ms_uops,0.00,5.44,
81.249516643,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.46,% Clocks,,,0.00,5.43,
81.249516643,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
81.249516643,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.30,% Clocks,,idq.ms_switches,0.00,5.43,
81.249516643,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.63,% Core_Clocks,,,0.00,4.97,
81.249516643,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
81.249516643,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.97,
81.249516643,S0-C1-T0,MUX,4.97,%,,,0.00,100.0,
81.249516643,S0-C2,Frontend_Bound,34.98,% Slots,,,0.00,5.44,
81.249516643,S0-C2,Backend_Bound,42.57,% Slots,,,0.00,5.44,
81.249516643,S0-C2,Frontend_Bound.Frontend_Latency,27.04,% Slots,,rs_events.empty_end,0.00,5.43,
81.249516643,S0-C2,Backend_Bound.Memory_Bound,29.21,% Slots,,,0.00,4.98,
81.249516643,S0-C2,Backend_Bound.Core_Bound,13.36,% Slots,,,0.00,4.98,
81.249516643,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
81.249516643,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
81.249516643,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.97,
81.249516643,S0-C2-T0,MUX,4.97,%,,,0.00,100.0,
81.249516643,S0-C3,Frontend_Bound,32.76,% Slots,,,0.00,5.44,
81.249516643,S0-C3,Backend_Bound,43.85,% Slots,,,0.00,5.44,
81.249516643,S0-C3,Retiring,15.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
81.249516643,S0-C3,Frontend_Bound.Frontend_Latency,31.24,% Slots,,rs_events.empty_end,0.00,5.43,
81.249516643,S0-C3,Backend_Bound.Memory_Bound,25.23,% Slots,,,0.00,4.98,
81.249516643,S0-C3,Backend_Bound.Core_Bound,18.62,% Slots,,,0.00,4.98,
81.249516643,S0-C3,Retiring.Microcode_Sequencer,9.02,% Slots,,idq.ms_uops,0.00,5.44,
81.249516643,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.43,
81.249516643,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
81.249516643,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.08,% Clocks,,idq.ms_switches,0.00,5.43,
81.249516643,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
81.249516643,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.97,
81.249516643,S0-C3-T0,MUX,4.97,%,,,0.00,100.0,
81.249516643,S0-C4,Frontend_Bound,32.04,% Slots,,,0.00,5.44,
81.249516643,S0-C4,Backend_Bound,44.46,% Slots,,,0.00,5.44,
81.249516643,S0-C4,Retiring,15.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
81.249516643,S0-C4,Frontend_Bound.Frontend_Latency,58.01,% Slots,,rs_events.empty_end,0.00,5.43,
81.249516643,S0-C4,Backend_Bound.Memory_Bound,39.70,% Slots,,,0.00,4.98,
81.249516643,S0-C4,Retiring.Microcode_Sequencer,9.78,% Slots,,idq.ms_uops,0.00,5.44,
81.249516643,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.02,% Clocks,,idq.ms_switches,0.00,5.43,
81.249516643,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,<==
81.249516643,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.97,
81.249516643,S0-C4-T0,MUX,4.97,%,,,0.00,100.0,
81.249516643,S0-C5,Frontend_Bound,32.37,% Slots,,,0.00,5.44,
81.249516643,S0-C5,Backend_Bound,29.33,% Slots,,,0.00,5.44,
81.249516643,S0-C5,Retiring,19.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
81.249516643,S0-C5,Frontend_Bound.Frontend_Latency,22.83,% Slots,,rs_events.empty_end,0.00,5.43,<==
81.249516643,S0-C5,Backend_Bound.Core_Bound,51.58,% Slots,,,0.00,4.97,
81.249516643,S0-C5,Retiring.Microcode_Sequencer,11.16,% Slots,,idq.ms_uops,0.00,5.43,
81.249516643,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
81.249516643,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.69,% Clocks,,idq.ms_switches,0.00,5.44,
81.249516643,S0-C5-T0,MUX,4.97,%,,,0.00,100.0,
81.249516643,S0-C6,Bad_Speculation,21.26,% Slots,,,0.00,5.43,
81.249516643,S0-C6,Bad_Speculation.Branch_Mispredicts,20.63,% Slots,,br_misp_retired.all_branches,0.00,4.99,
81.249516643,S0-C6,Backend_Bound,30.45,% Slots,,,0.00,5.43,
81.249516643,S0-C6,Backend_Bound.Memory_Bound,10.38,% Slots,,,0.00,4.98,
81.249516643,S0-C6,Backend_Bound.Core_Bound,20.07,% Slots,,,0.00,4.98,<==
81.249516643,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.97,
81.249516643,S0-C6-T0,MUX,4.97,%,,,0.00,100.0,
81.249516643,S0-C7,Frontend_Bound,34.98,% Slots,,,0.00,5.44,<==
81.249516643,S0-C7,Bad_Speculation,13.67,% Slots,,,0.00,5.44,
81.249516643,S0-C7,Backend_Bound,23.70,% Slots,,,0.00,5.44,
81.249516643,S0-C7,Retiring,17.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
81.249516643,S0-C7,Bad_Speculation.Branch_Mispredicts,13.55,% Slots,,br_misp_retired.all_branches,0.00,4.99,
81.249516643,S0-C7,Backend_Bound.Core_Bound,14.74,% Slots,,,0.00,4.97,
81.249516643,S0-C7,Retiring.Microcode_Sequencer,14.04,% Slots,,idq.ms_uops,0.00,5.44,
81.249516643,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.90,% Clocks,,idq.ms_switches,0.00,5.42,
81.249516643,S0-C7-T0,MUX,4.97,%,,,0.00,100.0,
81.249516643,S1-C0,Frontend_Bound,38.66,% Slots,,,0.00,5.44,<==
81.249516643,S1-C0,Backend_Bound,12.07,% Slots,,,0.00,5.44,
81.249516643,S1-C0,Frontend_Bound.Frontend_Latency,22.00,% Slots,,rs_events.empty_end,0.00,5.43,
81.249516643,S1-C0,Frontend_Bound.Frontend_Bandwidth,19.52,% Slots,,,0.00,5.44,
81.249516643,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.43,
81.249516643,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
81.249516643,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.57,% Core_Clocks,,,0.00,4.98,
81.249516643,S1-C0-T0,MUX,4.97,%,,,0.00,100.0,
81.249516643,S1-C1,Frontend_Bound,40.49,% Slots,,,0.00,5.44,
81.249516643,S1-C1,Backend_Bound,34.19,% Slots,,,0.00,5.44,
81.249516643,S1-C1,Retiring,24.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
81.249516643,S1-C1,Frontend_Bound.Frontend_Latency,24.89,% Slots,,rs_events.empty_end,0.00,5.43,<==
81.249516643,S1-C1,Backend_Bound.Memory_Bound,14.62,% Slots,,,0.00,4.98,
81.249516643,S1-C1,Backend_Bound.Core_Bound,19.56,% Slots,,,0.00,4.98,
81.249516643,S1-C1,Retiring.Microcode_Sequencer,2.85,% Slots,,idq.ms_uops,0.00,5.43,
81.249516643,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
81.249516643,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.49,% Clocks,,idq.ms_switches,0.00,5.42,
81.249516643,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
81.249516643,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.88,% Clocks,,,0.00,5.43,
81.249516643,S1-C1-T0,MUX,4.97,%,,,0.00,100.0,
81.249516643,S1-C2,Frontend_Bound,37.66,% Slots,,,0.00,5.44,
81.249516643,S1-C2,Backend_Bound,39.18,% Slots,,,0.00,5.44,
81.249516643,S1-C2,Frontend_Bound.Frontend_Latency,16.01,% Slots,,rs_events.empty_end,0.00,5.43,
81.249516643,S1-C2,Backend_Bound.Memory_Bound,15.40,% Slots,,,0.00,4.98,
81.249516643,S1-C2,Backend_Bound.Core_Bound,23.78,% Slots,,,0.00,4.98,<==
81.249516643,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
81.249516643,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.96,
81.249516643,S1-C2-T0,MUX,4.96,%,,,0.00,100.0,
81.249516643,S1-C3,Frontend_Bound,36.07,% Slots,,,0.00,5.44,
81.249516643,S1-C3,Backend_Bound,40.12,% Slots,,,0.00,5.44,
81.249516643,S1-C3,Retiring,22.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
81.249516643,S1-C3,Frontend_Bound.Frontend_Latency,41.35,% Slots,,rs_events.empty_end,0.00,5.43,
81.249516643,S1-C3,Backend_Bound.Memory_Bound,11.84,% Slots,,,0.00,4.97,
81.249516643,S1-C3,Backend_Bound.Core_Bound,28.28,% Slots,,,0.00,4.97,
81.249516643,S1-C3,Retiring.Microcode_Sequencer,1.48,% Slots,,idq.ms_uops,0.00,5.43,
81.249516643,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
81.249516643,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.47,% Clocks,,idq.ms_switches,0.00,5.43,
81.249516643,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
81.249516643,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.97,
81.249516643,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.11,% Clocks,,,0.00,5.42,<==
81.249516643,S1-C3-T0,MUX,4.97,%,,,0.00,100.0,
81.249516643,S1-C4,Frontend_Bound,36.57,% Slots,,,0.00,5.44,
81.249516643,S1-C4,Backend_Bound,39.85,% Slots,,,0.00,5.44,
81.249516643,S1-C4,Retiring,30.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
81.249516643,S1-C4,Frontend_Bound.Frontend_Latency,40.28,% Slots,,rs_events.empty_end,0.00,5.43,
81.249516643,S1-C4,Backend_Bound.Memory_Bound,13.19,% Slots,,,0.00,4.97,
81.249516643,S1-C4,Backend_Bound.Core_Bound,26.65,% Slots,,,0.00,4.97,
81.249516643,S1-C4,Retiring.Microcode_Sequencer,1.70,% Slots,,idq.ms_uops,0.00,5.43,
81.249516643,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.98,% Clocks,,idq.ms_switches,0.00,5.43,
81.249516643,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
81.249516643,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.97,
81.249516643,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.64,% Clocks,,,0.00,5.43,<==
81.249516643,S1-C4-T0,MUX,4.97,%,,,0.00,100.0,
81.249516643,S1-C5,Frontend_Bound,37.05,% Slots,,,0.00,5.44,<==
81.249516643,S1-C5,Bad_Speculation,13.46,% Slots,,,0.00,5.44,
81.249516643,S1-C5,Backend_Bound,23.08,% Slots,,,0.00,5.44,
81.249516643,S1-C5,Retiring,16.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
81.249516643,S1-C5,Frontend_Bound.Frontend_Latency,19.01,% Slots,,rs_events.empty_end,0.00,5.43,
81.249516643,S1-C5,Frontend_Bound.Frontend_Bandwidth,21.49,% Slots,,,0.00,5.44,
81.249516643,S1-C5,Bad_Speculation.Branch_Mispredicts,13.25,% Slots,,br_misp_retired.all_branches,0.00,4.99,
81.249516643,S1-C5,Backend_Bound.Memory_Bound,21.38,% Slots,,,0.00,4.97,
81.249516643,S1-C5,Retiring.Microcode_Sequencer,1.28,% Slots,,idq.ms_uops,0.00,5.44,
81.249516643,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
81.249516643,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.97,% Clocks,,idq.ms_switches,0.00,5.43,
81.249516643,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.39,% Core_Clocks,,,0.00,4.98,
81.249516643,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.79,% Core_Clocks,,,0.00,5.43,
81.249516643,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
81.249516643,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.96,
81.249516643,S1-C5-T0,MUX,4.96,%,,,0.00,100.0,
81.249516643,S1-C6,Frontend_Bound,33.02,% Slots,,,0.00,5.44,
81.249516643,S1-C6,Backend_Bound,43.16,% Slots,,,0.00,5.44,
81.249516643,S1-C6,Retiring,12.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
81.249516643,S1-C6,Frontend_Bound.Frontend_Latency,30.08,% Slots,,rs_events.empty_end,0.00,5.43,
81.249516643,S1-C6,Backend_Bound.Memory_Bound,12.77,% Slots,,,0.00,5.43,
81.249516643,S1-C6,Backend_Bound.Core_Bound,30.39,% Slots,,,0.00,5.43,<==
81.249516643,S1-C6,Retiring.Microcode_Sequencer,10.53,% Slots,,idq.ms_uops,0.00,5.44,
81.249516643,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
81.249516643,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.82,% Clocks,,idq.ms_switches,0.00,5.42,
81.249516643,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,4.97,
81.249516643,S1-C6-T0,MUX,4.97,%,,,0.00,100.0,
81.249516643,S1-C7,Frontend_Bound,27.70,% Slots,,,0.00,5.45,
81.249516643,S1-C7,Backend_Bound,39.94,% Slots,,,0.00,5.44,
81.249516643,S1-C7,Frontend_Bound.Frontend_Bandwidth,52.44,% Slots,,,0.00,5.45,
81.249516643,S1-C7,Backend_Bound.Memory_Bound,10.13,% Slots,,,0.00,5.43,
81.249516643,S1-C7,Backend_Bound.Core_Bound,29.80,% Slots,,,0.00,5.43,<==
81.249516643,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.23,% Core_Clocks,,,0.00,4.98,
81.249516643,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,4.97,
81.249516643,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.97,
81.249516643,S1-C7-T0,MUX,4.97,%,,,0.00,100.0,
81.249516643,S0-C0-T1,MUX,4.97,%,,,0.00,100.0,
81.249516643,S0-C1-T1,MUX,4.97,%,,,0.00,100.0,
81.249516643,S0-C2-T1,MUX,4.97,%,,,0.00,100.0,
81.249516643,S0-C3-T1,MUX,4.97,%,,,0.00,100.0,
81.249516643,S0-C4-T1,MUX,4.96,%,,,0.00,100.0,
81.249516643,S0-C5-T1,MUX,4.96,%,,,0.00,100.0,
81.249516643,S0-C6-T1,MUX,4.97,%,,,0.00,100.0,
81.249516643,S0-C7-T1,MUX,4.96,%,,,0.00,100.0,
81.249516643,S1-C0-T1,MUX,4.96,%,,,0.00,100.0,
81.249516643,S1-C1-T1,MUX,4.97,%,,,0.00,100.0,
81.249516643,S1-C2-T1,MUX,4.96,%,,,0.00,100.0,
81.249516643,S1-C3-T1,MUX,4.96,%,,,0.00,100.0,
81.249516643,S1-C4-T1,MUX,4.96,%,,,0.00,100.0,
81.249516643,S1-C5-T1,MUX,4.96,%,,,0.00,100.0,
81.249516643,S1-C6-T1,MUX,4.97,%,,,0.00,100.0,
81.249516643,S1-C7-T1,MUX,4.97,%,,,0.00,100.0,
