
msw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005094  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  080051a0  080051a0  000061a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005238  08005238  00007478  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005238  08005238  00007478  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005238  08005238  00007478  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005238  08005238  00006238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800523c  0800523c  0000623c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000478  20000000  08005240  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000618  20000478  080056b8  00007478  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a90  080056b8  00007a90  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007478  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a20d  00000000  00000000  000074a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002555  00000000  00000000  000116ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a88  00000000  00000000  00013c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007d5  00000000  00000000  00014690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000184d0  00000000  00000000  00014e65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c5e4  00000000  00000000  0002d335  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087700  00000000  00000000  00039919  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c1019  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002fd0  00000000  00000000  000c105c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000c402c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000478 	.word	0x20000478
 8000128:	00000000 	.word	0x00000000
 800012c:	08005188 	.word	0x08005188

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000047c 	.word	0x2000047c
 8000148:	08005188 	.word	0x08005188

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_fcmpun>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000700:	d102      	bne.n	8000708 <__aeabi_fcmpun+0x14>
 8000702:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000706:	d108      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000708:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800070c:	d102      	bne.n	8000714 <__aeabi_fcmpun+0x20>
 800070e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000712:	d102      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	4770      	bx	lr
 800071a:	f04f 0001 	mov.w	r0, #1
 800071e:	4770      	bx	lr

08000720 <__aeabi_f2iz>:
 8000720:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000724:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000728:	d30f      	bcc.n	800074a <__aeabi_f2iz+0x2a>
 800072a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800072e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000732:	d90d      	bls.n	8000750 <__aeabi_f2iz+0x30>
 8000734:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000738:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800073c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000740:	fa23 f002 	lsr.w	r0, r3, r2
 8000744:	bf18      	it	ne
 8000746:	4240      	negne	r0, r0
 8000748:	4770      	bx	lr
 800074a:	f04f 0000 	mov.w	r0, #0
 800074e:	4770      	bx	lr
 8000750:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000754:	d101      	bne.n	800075a <__aeabi_f2iz+0x3a>
 8000756:	0242      	lsls	r2, r0, #9
 8000758:	d105      	bne.n	8000766 <__aeabi_f2iz+0x46>
 800075a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800075e:	bf08      	it	eq
 8000760:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000764:	4770      	bx	lr
 8000766:	f04f 0000 	mov.w	r0, #0
 800076a:	4770      	bx	lr

0800076c <Get_Time_Now>:
#include "RTCManager.h"

extern RTC_HandleTypeDef hrtc;
const static char *weekDays[7] = {"Mon", "Tue", "Wed", "Thu", "Fri", "Sat", "Sun"};

void Get_Time_Now(char *timeStr, RTC_TimeTypeDef *clkTime){
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
 8000774:	6039      	str	r1, [r7, #0]
		HAL_RTC_GetTime(&hrtc, clkTime, RTC_FORMAT_BIN);
 8000776:	2200      	movs	r2, #0
 8000778:	6839      	ldr	r1, [r7, #0]
 800077a:	4834      	ldr	r0, [pc, #208]	@ (800084c <Get_Time_Now+0xe0>)
 800077c:	f002 ff2e 	bl	80035dc <HAL_RTC_GetTime>
		timeStr[0] = '0' + clkTime->Hours / 10;
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	4a32      	ldr	r2, [pc, #200]	@ (8000850 <Get_Time_Now+0xe4>)
 8000786:	fba2 2303 	umull	r2, r3, r2, r3
 800078a:	08db      	lsrs	r3, r3, #3
 800078c:	b2db      	uxtb	r3, r3
 800078e:	3330      	adds	r3, #48	@ 0x30
 8000790:	b2da      	uxtb	r2, r3
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	701a      	strb	r2, [r3, #0]
		timeStr[1] = '0' + clkTime->Hours % 10;
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	781a      	ldrb	r2, [r3, #0]
 800079a:	4b2d      	ldr	r3, [pc, #180]	@ (8000850 <Get_Time_Now+0xe4>)
 800079c:	fba3 1302 	umull	r1, r3, r3, r2
 80007a0:	08d9      	lsrs	r1, r3, #3
 80007a2:	460b      	mov	r3, r1
 80007a4:	009b      	lsls	r3, r3, #2
 80007a6:	440b      	add	r3, r1
 80007a8:	005b      	lsls	r3, r3, #1
 80007aa:	1ad3      	subs	r3, r2, r3
 80007ac:	b2da      	uxtb	r2, r3
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	3301      	adds	r3, #1
 80007b2:	3230      	adds	r2, #48	@ 0x30
 80007b4:	b2d2      	uxtb	r2, r2
 80007b6:	701a      	strb	r2, [r3, #0]
		timeStr[2] = ':';
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	3302      	adds	r3, #2
 80007bc:	223a      	movs	r2, #58	@ 0x3a
 80007be:	701a      	strb	r2, [r3, #0]
		timeStr[3] = '0' + clkTime->Minutes / 10;
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	785b      	ldrb	r3, [r3, #1]
 80007c4:	4a22      	ldr	r2, [pc, #136]	@ (8000850 <Get_Time_Now+0xe4>)
 80007c6:	fba2 2303 	umull	r2, r3, r2, r3
 80007ca:	08db      	lsrs	r3, r3, #3
 80007cc:	b2da      	uxtb	r2, r3
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	3303      	adds	r3, #3
 80007d2:	3230      	adds	r2, #48	@ 0x30
 80007d4:	b2d2      	uxtb	r2, r2
 80007d6:	701a      	strb	r2, [r3, #0]
		timeStr[4] = '0' + clkTime->Minutes % 10;
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	785a      	ldrb	r2, [r3, #1]
 80007dc:	4b1c      	ldr	r3, [pc, #112]	@ (8000850 <Get_Time_Now+0xe4>)
 80007de:	fba3 1302 	umull	r1, r3, r3, r2
 80007e2:	08d9      	lsrs	r1, r3, #3
 80007e4:	460b      	mov	r3, r1
 80007e6:	009b      	lsls	r3, r3, #2
 80007e8:	440b      	add	r3, r1
 80007ea:	005b      	lsls	r3, r3, #1
 80007ec:	1ad3      	subs	r3, r2, r3
 80007ee:	b2da      	uxtb	r2, r3
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	3304      	adds	r3, #4
 80007f4:	3230      	adds	r2, #48	@ 0x30
 80007f6:	b2d2      	uxtb	r2, r2
 80007f8:	701a      	strb	r2, [r3, #0]
		timeStr[5] = ':';
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	3305      	adds	r3, #5
 80007fe:	223a      	movs	r2, #58	@ 0x3a
 8000800:	701a      	strb	r2, [r3, #0]
		timeStr[6] = '0' + clkTime->Seconds / 10;
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	789b      	ldrb	r3, [r3, #2]
 8000806:	4a12      	ldr	r2, [pc, #72]	@ (8000850 <Get_Time_Now+0xe4>)
 8000808:	fba2 2303 	umull	r2, r3, r2, r3
 800080c:	08db      	lsrs	r3, r3, #3
 800080e:	b2da      	uxtb	r2, r3
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	3306      	adds	r3, #6
 8000814:	3230      	adds	r2, #48	@ 0x30
 8000816:	b2d2      	uxtb	r2, r2
 8000818:	701a      	strb	r2, [r3, #0]
		timeStr[7] = '0' + clkTime->Seconds % 10;
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	789a      	ldrb	r2, [r3, #2]
 800081e:	4b0c      	ldr	r3, [pc, #48]	@ (8000850 <Get_Time_Now+0xe4>)
 8000820:	fba3 1302 	umull	r1, r3, r3, r2
 8000824:	08d9      	lsrs	r1, r3, #3
 8000826:	460b      	mov	r3, r1
 8000828:	009b      	lsls	r3, r3, #2
 800082a:	440b      	add	r3, r1
 800082c:	005b      	lsls	r3, r3, #1
 800082e:	1ad3      	subs	r3, r2, r3
 8000830:	b2da      	uxtb	r2, r3
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	3307      	adds	r3, #7
 8000836:	3230      	adds	r2, #48	@ 0x30
 8000838:	b2d2      	uxtb	r2, r2
 800083a:	701a      	strb	r2, [r3, #0]
		timeStr[8] = '\0';
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	3308      	adds	r3, #8
 8000840:	2200      	movs	r2, #0
 8000842:	701a      	strb	r2, [r3, #0]
}
 8000844:	bf00      	nop
 8000846:	3708      	adds	r7, #8
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	200008c4 	.word	0x200008c4
 8000850:	cccccccd 	.word	0xcccccccd

08000854 <Get_Date_Now>:

void Get_Date_Now(char *dateStr, uint8_t format, RTC_DateTypeDef *clkDate){
 8000854:	b580      	push	{r7, lr}
 8000856:	b086      	sub	sp, #24
 8000858:	af00      	add	r7, sp, #0
 800085a:	60f8      	str	r0, [r7, #12]
 800085c:	460b      	mov	r3, r1
 800085e:	607a      	str	r2, [r7, #4]
 8000860:	72fb      	strb	r3, [r7, #11]
	HAL_RTC_GetDate(&hrtc, clkDate, RTC_FORMAT_BIN);
 8000862:	2200      	movs	r2, #0
 8000864:	6879      	ldr	r1, [r7, #4]
 8000866:	4869      	ldr	r0, [pc, #420]	@ (8000a0c <Get_Date_Now+0x1b8>)
 8000868:	f003 f846 	bl	80038f8 <HAL_RTC_GetDate>


		uint8_t pos = 0;
 800086c:	2300      	movs	r3, #0
 800086e:	75fb      	strb	r3, [r7, #23]
		if(format >> 0 & 1){
 8000870:	7afb      	ldrb	r3, [r7, #11]
 8000872:	f003 0301 	and.w	r3, r3, #1
 8000876:	2b00      	cmp	r3, #0
 8000878:	d022      	beq.n	80008c0 <Get_Date_Now+0x6c>
			const char *day = weekDays[clkDate->WeekDay];
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	461a      	mov	r2, r3
 8000880:	4b63      	ldr	r3, [pc, #396]	@ (8000a10 <Get_Date_Now+0x1bc>)
 8000882:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000886:	613b      	str	r3, [r7, #16]
	        for(uint8_t i = 0; i < 3; i++){
 8000888:	2300      	movs	r3, #0
 800088a:	75bb      	strb	r3, [r7, #22]
 800088c:	e00d      	b.n	80008aa <Get_Date_Now+0x56>
	        	dateStr[pos++] = day[i];
 800088e:	7dbb      	ldrb	r3, [r7, #22]
 8000890:	693a      	ldr	r2, [r7, #16]
 8000892:	441a      	add	r2, r3
 8000894:	7dfb      	ldrb	r3, [r7, #23]
 8000896:	1c59      	adds	r1, r3, #1
 8000898:	75f9      	strb	r1, [r7, #23]
 800089a:	4619      	mov	r1, r3
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	440b      	add	r3, r1
 80008a0:	7812      	ldrb	r2, [r2, #0]
 80008a2:	701a      	strb	r2, [r3, #0]
	        for(uint8_t i = 0; i < 3; i++){
 80008a4:	7dbb      	ldrb	r3, [r7, #22]
 80008a6:	3301      	adds	r3, #1
 80008a8:	75bb      	strb	r3, [r7, #22]
 80008aa:	7dbb      	ldrb	r3, [r7, #22]
 80008ac:	2b02      	cmp	r3, #2
 80008ae:	d9ee      	bls.n	800088e <Get_Date_Now+0x3a>
	        }
			dateStr[pos++] = ' ';
 80008b0:	7dfb      	ldrb	r3, [r7, #23]
 80008b2:	1c5a      	adds	r2, r3, #1
 80008b4:	75fa      	strb	r2, [r7, #23]
 80008b6:	461a      	mov	r2, r3
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	4413      	add	r3, r2
 80008bc:	2220      	movs	r2, #32
 80008be:	701a      	strb	r2, [r3, #0]
		}

		if(format >> 1 & 1){
 80008c0:	7afb      	ldrb	r3, [r7, #11]
 80008c2:	085b      	lsrs	r3, r3, #1
 80008c4:	b2db      	uxtb	r3, r3
 80008c6:	f003 0301 	and.w	r3, r3, #1
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d02c      	beq.n	8000928 <Get_Date_Now+0xd4>
			dateStr[pos++] = '0' + clkDate->Date / 10;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	789b      	ldrb	r3, [r3, #2]
 80008d2:	4a50      	ldr	r2, [pc, #320]	@ (8000a14 <Get_Date_Now+0x1c0>)
 80008d4:	fba2 2303 	umull	r2, r3, r2, r3
 80008d8:	08db      	lsrs	r3, r3, #3
 80008da:	b2da      	uxtb	r2, r3
 80008dc:	7dfb      	ldrb	r3, [r7, #23]
 80008de:	1c59      	adds	r1, r3, #1
 80008e0:	75f9      	strb	r1, [r7, #23]
 80008e2:	4619      	mov	r1, r3
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	440b      	add	r3, r1
 80008e8:	3230      	adds	r2, #48	@ 0x30
 80008ea:	b2d2      	uxtb	r2, r2
 80008ec:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '0' + clkDate->Date % 10;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	789a      	ldrb	r2, [r3, #2]
 80008f2:	4b48      	ldr	r3, [pc, #288]	@ (8000a14 <Get_Date_Now+0x1c0>)
 80008f4:	fba3 1302 	umull	r1, r3, r3, r2
 80008f8:	08d9      	lsrs	r1, r3, #3
 80008fa:	460b      	mov	r3, r1
 80008fc:	009b      	lsls	r3, r3, #2
 80008fe:	440b      	add	r3, r1
 8000900:	005b      	lsls	r3, r3, #1
 8000902:	1ad3      	subs	r3, r2, r3
 8000904:	b2da      	uxtb	r2, r3
 8000906:	7dfb      	ldrb	r3, [r7, #23]
 8000908:	1c59      	adds	r1, r3, #1
 800090a:	75f9      	strb	r1, [r7, #23]
 800090c:	4619      	mov	r1, r3
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	440b      	add	r3, r1
 8000912:	3230      	adds	r2, #48	@ 0x30
 8000914:	b2d2      	uxtb	r2, r2
 8000916:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '.';
 8000918:	7dfb      	ldrb	r3, [r7, #23]
 800091a:	1c5a      	adds	r2, r3, #1
 800091c:	75fa      	strb	r2, [r7, #23]
 800091e:	461a      	mov	r2, r3
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	4413      	add	r3, r2
 8000924:	222e      	movs	r2, #46	@ 0x2e
 8000926:	701a      	strb	r2, [r3, #0]
		}

		if(format >> 2 & 1){
 8000928:	7afb      	ldrb	r3, [r7, #11]
 800092a:	089b      	lsrs	r3, r3, #2
 800092c:	b2db      	uxtb	r3, r3
 800092e:	f003 0301 	and.w	r3, r3, #1
 8000932:	2b00      	cmp	r3, #0
 8000934:	d02c      	beq.n	8000990 <Get_Date_Now+0x13c>
			dateStr[pos++] = '0' + clkDate->Month / 10;
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	785b      	ldrb	r3, [r3, #1]
 800093a:	4a36      	ldr	r2, [pc, #216]	@ (8000a14 <Get_Date_Now+0x1c0>)
 800093c:	fba2 2303 	umull	r2, r3, r2, r3
 8000940:	08db      	lsrs	r3, r3, #3
 8000942:	b2da      	uxtb	r2, r3
 8000944:	7dfb      	ldrb	r3, [r7, #23]
 8000946:	1c59      	adds	r1, r3, #1
 8000948:	75f9      	strb	r1, [r7, #23]
 800094a:	4619      	mov	r1, r3
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	440b      	add	r3, r1
 8000950:	3230      	adds	r2, #48	@ 0x30
 8000952:	b2d2      	uxtb	r2, r2
 8000954:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '0' + clkDate->Month % 10;
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	785a      	ldrb	r2, [r3, #1]
 800095a:	4b2e      	ldr	r3, [pc, #184]	@ (8000a14 <Get_Date_Now+0x1c0>)
 800095c:	fba3 1302 	umull	r1, r3, r3, r2
 8000960:	08d9      	lsrs	r1, r3, #3
 8000962:	460b      	mov	r3, r1
 8000964:	009b      	lsls	r3, r3, #2
 8000966:	440b      	add	r3, r1
 8000968:	005b      	lsls	r3, r3, #1
 800096a:	1ad3      	subs	r3, r2, r3
 800096c:	b2da      	uxtb	r2, r3
 800096e:	7dfb      	ldrb	r3, [r7, #23]
 8000970:	1c59      	adds	r1, r3, #1
 8000972:	75f9      	strb	r1, [r7, #23]
 8000974:	4619      	mov	r1, r3
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	440b      	add	r3, r1
 800097a:	3230      	adds	r2, #48	@ 0x30
 800097c:	b2d2      	uxtb	r2, r2
 800097e:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '.';
 8000980:	7dfb      	ldrb	r3, [r7, #23]
 8000982:	1c5a      	adds	r2, r3, #1
 8000984:	75fa      	strb	r2, [r7, #23]
 8000986:	461a      	mov	r2, r3
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	4413      	add	r3, r2
 800098c:	222e      	movs	r2, #46	@ 0x2e
 800098e:	701a      	strb	r2, [r3, #0]
		}

		if(format >> 3 & 1){
 8000990:	7afb      	ldrb	r3, [r7, #11]
 8000992:	08db      	lsrs	r3, r3, #3
 8000994:	b2db      	uxtb	r3, r3
 8000996:	f003 0301 	and.w	r3, r3, #1
 800099a:	2b00      	cmp	r3, #0
 800099c:	d02c      	beq.n	80009f8 <Get_Date_Now+0x1a4>
			dateStr[pos++] = '0' + clkDate->Year / 10;
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	78db      	ldrb	r3, [r3, #3]
 80009a2:	4a1c      	ldr	r2, [pc, #112]	@ (8000a14 <Get_Date_Now+0x1c0>)
 80009a4:	fba2 2303 	umull	r2, r3, r2, r3
 80009a8:	08db      	lsrs	r3, r3, #3
 80009aa:	b2da      	uxtb	r2, r3
 80009ac:	7dfb      	ldrb	r3, [r7, #23]
 80009ae:	1c59      	adds	r1, r3, #1
 80009b0:	75f9      	strb	r1, [r7, #23]
 80009b2:	4619      	mov	r1, r3
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	440b      	add	r3, r1
 80009b8:	3230      	adds	r2, #48	@ 0x30
 80009ba:	b2d2      	uxtb	r2, r2
 80009bc:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '0' + clkDate->Year % 10;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	78da      	ldrb	r2, [r3, #3]
 80009c2:	4b14      	ldr	r3, [pc, #80]	@ (8000a14 <Get_Date_Now+0x1c0>)
 80009c4:	fba3 1302 	umull	r1, r3, r3, r2
 80009c8:	08d9      	lsrs	r1, r3, #3
 80009ca:	460b      	mov	r3, r1
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	440b      	add	r3, r1
 80009d0:	005b      	lsls	r3, r3, #1
 80009d2:	1ad3      	subs	r3, r2, r3
 80009d4:	b2da      	uxtb	r2, r3
 80009d6:	7dfb      	ldrb	r3, [r7, #23]
 80009d8:	1c59      	adds	r1, r3, #1
 80009da:	75f9      	strb	r1, [r7, #23]
 80009dc:	4619      	mov	r1, r3
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	440b      	add	r3, r1
 80009e2:	3230      	adds	r2, #48	@ 0x30
 80009e4:	b2d2      	uxtb	r2, r2
 80009e6:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '.';
 80009e8:	7dfb      	ldrb	r3, [r7, #23]
 80009ea:	1c5a      	adds	r2, r3, #1
 80009ec:	75fa      	strb	r2, [r7, #23]
 80009ee:	461a      	mov	r2, r3
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	4413      	add	r3, r2
 80009f4:	222e      	movs	r2, #46	@ 0x2e
 80009f6:	701a      	strb	r2, [r3, #0]
		}


		dateStr[pos-1] = '\0';
 80009f8:	7dfb      	ldrb	r3, [r7, #23]
 80009fa:	3b01      	subs	r3, #1
 80009fc:	68fa      	ldr	r2, [r7, #12]
 80009fe:	4413      	add	r3, r2
 8000a00:	2200      	movs	r2, #0
 8000a02:	701a      	strb	r2, [r3, #0]
}
 8000a04:	bf00      	nop
 8000a06:	3718      	adds	r7, #24
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	200008c4 	.word	0x200008c4
 8000a10:	20000000 	.word	0x20000000
 8000a14:	cccccccd 	.word	0xcccccccd

08000a18 <Thermistor_CalcTempC>:
 */


#include "Thermistor.h"

float Thermistor_CalcTempC(uint16_t adcValue){
 8000a18:	b590      	push	{r4, r7, lr}
 8000a1a:	b085      	sub	sp, #20
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	4603      	mov	r3, r0
 8000a20:	80fb      	strh	r3, [r7, #6]
	  if (adcValue > 0 && adcValue < ADC_MAX)
 8000a22:	88fb      	ldrh	r3, [r7, #6]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d04f      	beq.n	8000ac8 <Thermistor_CalcTempC+0xb0>
 8000a28:	88fb      	ldrh	r3, [r7, #6]
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f7ff fc48 	bl	80002c0 <__aeabi_i2f>
 8000a30:	4603      	mov	r3, r0
 8000a32:	4928      	ldr	r1, [pc, #160]	@ (8000ad4 <Thermistor_CalcTempC+0xbc>)
 8000a34:	4618      	mov	r0, r3
 8000a36:	f7ff fe35 	bl	80006a4 <__aeabi_fcmplt>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d043      	beq.n	8000ac8 <Thermistor_CalcTempC+0xb0>
	  {
		  float adc = (float)adcValue;
 8000a40:	88fb      	ldrh	r3, [r7, #6]
 8000a42:	4618      	mov	r0, r3
 8000a44:	f7ff fc38 	bl	80002b8 <__aeabi_ui2f>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	60fb      	str	r3, [r7, #12]
		  float Ntc_log = logf(R_FIXED * (adc / (ADC_MAX - adc)));
 8000a4c:	68f9      	ldr	r1, [r7, #12]
 8000a4e:	4821      	ldr	r0, [pc, #132]	@ (8000ad4 <Thermistor_CalcTempC+0xbc>)
 8000a50:	f7ff fb80 	bl	8000154 <__aeabi_fsub>
 8000a54:	4603      	mov	r3, r0
 8000a56:	4619      	mov	r1, r3
 8000a58:	68f8      	ldr	r0, [r7, #12]
 8000a5a:	f7ff fd39 	bl	80004d0 <__aeabi_fdiv>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	491d      	ldr	r1, [pc, #116]	@ (8000ad8 <Thermistor_CalcTempC+0xc0>)
 8000a62:	4618      	mov	r0, r3
 8000a64:	f7ff fc80 	bl	8000368 <__aeabi_fmul>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f004 fa32 	bl	8004ed4 <logf>
 8000a70:	60b8      	str	r0, [r7, #8]
		  return (1.0f / (A + B*Ntc_log + C*Ntc_log*Ntc_log*Ntc_log)) - 273.15f;
 8000a72:	491a      	ldr	r1, [pc, #104]	@ (8000adc <Thermistor_CalcTempC+0xc4>)
 8000a74:	68b8      	ldr	r0, [r7, #8]
 8000a76:	f7ff fc77 	bl	8000368 <__aeabi_fmul>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	4918      	ldr	r1, [pc, #96]	@ (8000ae0 <Thermistor_CalcTempC+0xc8>)
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff fb6a 	bl	8000158 <__addsf3>
 8000a84:	4603      	mov	r3, r0
 8000a86:	461c      	mov	r4, r3
 8000a88:	4916      	ldr	r1, [pc, #88]	@ (8000ae4 <Thermistor_CalcTempC+0xcc>)
 8000a8a:	68b8      	ldr	r0, [r7, #8]
 8000a8c:	f7ff fc6c 	bl	8000368 <__aeabi_fmul>
 8000a90:	4603      	mov	r3, r0
 8000a92:	68b9      	ldr	r1, [r7, #8]
 8000a94:	4618      	mov	r0, r3
 8000a96:	f7ff fc67 	bl	8000368 <__aeabi_fmul>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	68b9      	ldr	r1, [r7, #8]
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f7ff fc62 	bl	8000368 <__aeabi_fmul>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4620      	mov	r0, r4
 8000aaa:	f7ff fb55 	bl	8000158 <__addsf3>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8000ab6:	f7ff fd0b 	bl	80004d0 <__aeabi_fdiv>
 8000aba:	4603      	mov	r3, r0
 8000abc:	490a      	ldr	r1, [pc, #40]	@ (8000ae8 <Thermistor_CalcTempC+0xd0>)
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f7ff fb48 	bl	8000154 <__aeabi_fsub>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	e001      	b.n	8000acc <Thermistor_CalcTempC+0xb4>
	  }
	  else
	  {
	      return 0;
 8000ac8:	f04f 0300 	mov.w	r3, #0
	  }

}
 8000acc:	4618      	mov	r0, r3
 8000ace:	3714      	adds	r7, #20
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd90      	pop	{r4, r7, pc}
 8000ad4:	457ff000 	.word	0x457ff000
 8000ad8:	462b9000 	.word	0x462b9000
 8000adc:	39525e91 	.word	0x39525e91
 8000ae0:	3a5c249b 	.word	0x3a5c249b
 8000ae4:	3411ab96 	.word	0x3411ab96
 8000ae8:	43889333 	.word	0x43889333

08000aec <LCD_Send>:
    { 0x07, 0x0C, 0x0C, 0x38, 0x0C, 0x0C, 0x07, 0x00},   // U+007D (})
    { 0x6E, 0x3B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},   // U+007E (~)
    { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}    // U+007F
};

static void LCD_Send(uint8_t data, uint8_t isdata){
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	4603      	mov	r3, r0
 8000af4:	460a      	mov	r2, r1
 8000af6:	71fb      	strb	r3, [r7, #7]
 8000af8:	4613      	mov	r3, r2
 8000afa:	71bb      	strb	r3, [r7, #6]

	if(isdata){
 8000afc:	79bb      	ldrb	r3, [r7, #6]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d005      	beq.n	8000b0e <LCD_Send+0x22>
		HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_SET);
 8000b02:	2201      	movs	r2, #1
 8000b04:	2110      	movs	r1, #16
 8000b06:	480f      	ldr	r0, [pc, #60]	@ (8000b44 <LCD_Send+0x58>)
 8000b08:	f001 fe9e 	bl	8002848 <HAL_GPIO_WritePin>
 8000b0c:	e004      	b.n	8000b18 <LCD_Send+0x2c>
	}else{
		HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_RESET);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	2110      	movs	r1, #16
 8000b12:	480c      	ldr	r0, [pc, #48]	@ (8000b44 <LCD_Send+0x58>)
 8000b14:	f001 fe98 	bl	8002848 <HAL_GPIO_WritePin>
	}

	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000b18:	2200      	movs	r2, #0
 8000b1a:	2104      	movs	r1, #4
 8000b1c:	4809      	ldr	r0, [pc, #36]	@ (8000b44 <LCD_Send+0x58>)
 8000b1e:	f001 fe93 	bl	8002848 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &data, 1, HAL_MAX_DELAY);
 8000b22:	1df9      	adds	r1, r7, #7
 8000b24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b28:	2201      	movs	r2, #1
 8000b2a:	4807      	ldr	r0, [pc, #28]	@ (8000b48 <LCD_Send+0x5c>)
 8000b2c:	f003 fb10 	bl	8004150 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000b30:	2201      	movs	r2, #1
 8000b32:	2104      	movs	r1, #4
 8000b34:	4803      	ldr	r0, [pc, #12]	@ (8000b44 <LCD_Send+0x58>)
 8000b36:	f001 fe87 	bl	8002848 <HAL_GPIO_WritePin>

}
 8000b3a:	bf00      	nop
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	40010800 	.word	0x40010800
 8000b48:	200008d8 	.word	0x200008d8

08000b4c <LCD_Init>:

void LCD_Init(){
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0

	  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8000b50:	2200      	movs	r2, #0
 8000b52:	2108      	movs	r1, #8
 8000b54:	4825      	ldr	r0, [pc, #148]	@ (8000bec <LCD_Init+0xa0>)
 8000b56:	f001 fe77 	bl	8002848 <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 8000b5a:	200a      	movs	r0, #10
 8000b5c:	f000 fed6 	bl	800190c <HAL_Delay>
	  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 8000b60:	2201      	movs	r2, #1
 8000b62:	2108      	movs	r1, #8
 8000b64:	4821      	ldr	r0, [pc, #132]	@ (8000bec <LCD_Init+0xa0>)
 8000b66:	f001 fe6f 	bl	8002848 <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 8000b6a:	200a      	movs	r0, #10
 8000b6c:	f000 fece 	bl	800190c <HAL_Delay>

	  // последовательность из даташита
	  LCD_Send(0xAE, 0);   // Display OFF
 8000b70:	2100      	movs	r1, #0
 8000b72:	20ae      	movs	r0, #174	@ 0xae
 8000b74:	f7ff ffba 	bl	8000aec <LCD_Send>
	  LCD_Send(0xA2, 0);   // Bias 1/9
 8000b78:	2100      	movs	r1, #0
 8000b7a:	20a2      	movs	r0, #162	@ 0xa2
 8000b7c:	f7ff ffb6 	bl	8000aec <LCD_Send>
	  LCD_Send(0xA0, 0);   // SEG direction normal
 8000b80:	2100      	movs	r1, #0
 8000b82:	20a0      	movs	r0, #160	@ 0xa0
 8000b84:	f7ff ffb2 	bl	8000aec <LCD_Send>
	  LCD_Send(0xC8, 0);   // COM direction reverse (твой экран "вверх ногами" — оставить так)
 8000b88:	2100      	movs	r1, #0
 8000b8a:	20c8      	movs	r0, #200	@ 0xc8
 8000b8c:	f7ff ffae 	bl	8000aec <LCD_Send>
	  LCD_Send(0x2F, 0);   // Power control: booster, regulator, follower ON
 8000b90:	2100      	movs	r1, #0
 8000b92:	202f      	movs	r0, #47	@ 0x2f
 8000b94:	f7ff ffaa 	bl	8000aec <LCD_Send>
	  LCD_Send(0x27, 0);   // Regulation ratio (0x24–0x27)
 8000b98:	2100      	movs	r1, #0
 8000b9a:	2027      	movs	r0, #39	@ 0x27
 8000b9c:	f7ff ffa6 	bl	8000aec <LCD_Send>
	  LCD_Send(0xF8, 0);   // Booster ratio command
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	20f8      	movs	r0, #248	@ 0xf8
 8000ba4:	f7ff ffa2 	bl	8000aec <LCD_Send>
	  LCD_Send(0x01, 0);   // 5x booster
 8000ba8:	2100      	movs	r1, #0
 8000baa:	2001      	movs	r0, #1
 8000bac:	f7ff ff9e 	bl	8000aec <LCD_Send>
	  LCD_Send(0x81, 0);   // Set contrast command
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	2081      	movs	r0, #129	@ 0x81
 8000bb4:	f7ff ff9a 	bl	8000aec <LCD_Send>
	  LCD_Send(0x10, 0);   // Contrast value (0x20–0x30 обычно видно)
 8000bb8:	2100      	movs	r1, #0
 8000bba:	2010      	movs	r0, #16
 8000bbc:	f7ff ff96 	bl	8000aec <LCD_Send>
	  LCD_Send(0xAC, 0);   // Static indicator off
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	20ac      	movs	r0, #172	@ 0xac
 8000bc4:	f7ff ff92 	bl	8000aec <LCD_Send>
	  LCD_Send(0x00, 0);
 8000bc8:	2100      	movs	r1, #0
 8000bca:	2000      	movs	r0, #0
 8000bcc:	f7ff ff8e 	bl	8000aec <LCD_Send>
	  LCD_Send(0xA4, 0);   // Normal (not inverted)
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	20a4      	movs	r0, #164	@ 0xa4
 8000bd4:	f7ff ff8a 	bl	8000aec <LCD_Send>
	  LCD_Send(0xAF, 0);   // Display ON
 8000bd8:	2100      	movs	r1, #0
 8000bda:	20af      	movs	r0, #175	@ 0xaf
 8000bdc:	f7ff ff86 	bl	8000aec <LCD_Send>

	  LCD_Clear();
 8000be0:	f000 f806 	bl	8000bf0 <LCD_Clear>
	  LCD_Update();
 8000be4:	f000 f82a 	bl	8000c3c <LCD_Update>
}
 8000be8:	bf00      	nop
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	40010800 	.word	0x40010800

08000bf0 <LCD_Clear>:

void LCD_Clear(){
 8000bf0:	b480      	push	{r7}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
	for (uint8_t page = 0; page < 8; page++)
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	71fb      	strb	r3, [r7, #7]
 8000bfa:	e014      	b.n	8000c26 <LCD_Clear+0x36>
	        for (uint8_t col = 0; col < 128; col++)
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	71bb      	strb	r3, [r7, #6]
 8000c00:	e00a      	b.n	8000c18 <LCD_Clear+0x28>
	            lcd_buffer[page][col] = 0x00;
 8000c02:	79fa      	ldrb	r2, [r7, #7]
 8000c04:	79bb      	ldrb	r3, [r7, #6]
 8000c06:	490c      	ldr	r1, [pc, #48]	@ (8000c38 <LCD_Clear+0x48>)
 8000c08:	01d2      	lsls	r2, r2, #7
 8000c0a:	440a      	add	r2, r1
 8000c0c:	4413      	add	r3, r2
 8000c0e:	2200      	movs	r2, #0
 8000c10:	701a      	strb	r2, [r3, #0]
	        for (uint8_t col = 0; col < 128; col++)
 8000c12:	79bb      	ldrb	r3, [r7, #6]
 8000c14:	3301      	adds	r3, #1
 8000c16:	71bb      	strb	r3, [r7, #6]
 8000c18:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	daf0      	bge.n	8000c02 <LCD_Clear+0x12>
	for (uint8_t page = 0; page < 8; page++)
 8000c20:	79fb      	ldrb	r3, [r7, #7]
 8000c22:	3301      	adds	r3, #1
 8000c24:	71fb      	strb	r3, [r7, #7]
 8000c26:	79fb      	ldrb	r3, [r7, #7]
 8000c28:	2b07      	cmp	r3, #7
 8000c2a:	d9e7      	bls.n	8000bfc <LCD_Clear+0xc>
}
 8000c2c:	bf00      	nop
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bc80      	pop	{r7}
 8000c36:	4770      	bx	lr
 8000c38:	20000494 	.word	0x20000494

08000c3c <LCD_Update>:

void LCD_Update(){
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
	for (uint8_t page = 0; page < 8; page++) {
 8000c42:	2300      	movs	r3, #0
 8000c44:	71fb      	strb	r3, [r7, #7]
 8000c46:	e02b      	b.n	8000ca0 <LCD_Update+0x64>
		 LCD_Send(0xB0 | page, 0);// Set page address >> SET START LINE
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	2100      	movs	r1, #0
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff ff4a 	bl	8000aec <LCD_Send>
		 LCD_Send(0x10, 0); // Set column address high "16"
 8000c58:	2100      	movs	r1, #0
 8000c5a:	2010      	movs	r0, #16
 8000c5c:	f7ff ff46 	bl	8000aec <LCD_Send>
		 LCD_Send(0x00, 0); // Set column address low "0"
 8000c60:	2100      	movs	r1, #0
 8000c62:	2000      	movs	r0, #0
 8000c64:	f7ff ff42 	bl	8000aec <LCD_Send>
		 HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_SET);//DATA
 8000c68:	2201      	movs	r2, #1
 8000c6a:	2110      	movs	r1, #16
 8000c6c:	4810      	ldr	r0, [pc, #64]	@ (8000cb0 <LCD_Update+0x74>)
 8000c6e:	f001 fdeb 	bl	8002848 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000c72:	2200      	movs	r2, #0
 8000c74:	2104      	movs	r1, #4
 8000c76:	480e      	ldr	r0, [pc, #56]	@ (8000cb0 <LCD_Update+0x74>)
 8000c78:	f001 fde6 	bl	8002848 <HAL_GPIO_WritePin>
		 HAL_SPI_Transmit(&hspi1, lcd_buffer[page], 128, HAL_MAX_DELAY);
 8000c7c:	79fb      	ldrb	r3, [r7, #7]
 8000c7e:	01db      	lsls	r3, r3, #7
 8000c80:	4a0c      	ldr	r2, [pc, #48]	@ (8000cb4 <LCD_Update+0x78>)
 8000c82:	1899      	adds	r1, r3, r2
 8000c84:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c88:	2280      	movs	r2, #128	@ 0x80
 8000c8a:	480b      	ldr	r0, [pc, #44]	@ (8000cb8 <LCD_Update+0x7c>)
 8000c8c:	f003 fa60 	bl	8004150 <HAL_SPI_Transmit>
		 HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000c90:	2201      	movs	r2, #1
 8000c92:	2104      	movs	r1, #4
 8000c94:	4806      	ldr	r0, [pc, #24]	@ (8000cb0 <LCD_Update+0x74>)
 8000c96:	f001 fdd7 	bl	8002848 <HAL_GPIO_WritePin>
	for (uint8_t page = 0; page < 8; page++) {
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	71fb      	strb	r3, [r7, #7]
 8000ca0:	79fb      	ldrb	r3, [r7, #7]
 8000ca2:	2b07      	cmp	r3, #7
 8000ca4:	d9d0      	bls.n	8000c48 <LCD_Update+0xc>
	}
}
 8000ca6:	bf00      	nop
 8000ca8:	bf00      	nop
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	40010800 	.word	0x40010800
 8000cb4:	20000494 	.word	0x20000494
 8000cb8:	200008d8 	.word	0x200008d8

08000cbc <LCD_DrawPoint>:

void LCD_DrawPoint(uint8_t x, uint8_t y){
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	460a      	mov	r2, r1
 8000cc6:	71fb      	strb	r3, [r7, #7]
 8000cc8:	4613      	mov	r3, r2
 8000cca:	71bb      	strb	r3, [r7, #6]
	if (x >= 128 || y >= 64) return;
 8000ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db20      	blt.n	8000d16 <LCD_DrawPoint+0x5a>
 8000cd4:	79bb      	ldrb	r3, [r7, #6]
 8000cd6:	2b3f      	cmp	r3, #63	@ 0x3f
 8000cd8:	d81d      	bhi.n	8000d16 <LCD_DrawPoint+0x5a>
	lcd_buffer[y / 8][x] |= (1 << (y % 8));
 8000cda:	79bb      	ldrb	r3, [r7, #6]
 8000cdc:	08db      	lsrs	r3, r3, #3
 8000cde:	b2d8      	uxtb	r0, r3
 8000ce0:	4602      	mov	r2, r0
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	490e      	ldr	r1, [pc, #56]	@ (8000d20 <LCD_DrawPoint+0x64>)
 8000ce6:	01d2      	lsls	r2, r2, #7
 8000ce8:	440a      	add	r2, r1
 8000cea:	4413      	add	r3, r2
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	b25a      	sxtb	r2, r3
 8000cf0:	79bb      	ldrb	r3, [r7, #6]
 8000cf2:	f003 0307 	and.w	r3, r3, #7
 8000cf6:	2101      	movs	r1, #1
 8000cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8000cfc:	b25b      	sxtb	r3, r3
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	b259      	sxtb	r1, r3
 8000d02:	4602      	mov	r2, r0
 8000d04:	79fb      	ldrb	r3, [r7, #7]
 8000d06:	b2c8      	uxtb	r0, r1
 8000d08:	4905      	ldr	r1, [pc, #20]	@ (8000d20 <LCD_DrawPoint+0x64>)
 8000d0a:	01d2      	lsls	r2, r2, #7
 8000d0c:	440a      	add	r2, r1
 8000d0e:	4413      	add	r3, r2
 8000d10:	4602      	mov	r2, r0
 8000d12:	701a      	strb	r2, [r3, #0]
 8000d14:	e000      	b.n	8000d18 <LCD_DrawPoint+0x5c>
	if (x >= 128 || y >= 64) return;
 8000d16:	bf00      	nop
}
 8000d18:	370c      	adds	r7, #12
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bc80      	pop	{r7}
 8000d1e:	4770      	bx	lr
 8000d20:	20000494 	.word	0x20000494

08000d24 <LCD_DrawChar>:

void LCD_DrawChar(uint8_t x, uint8_t y, char ch){
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	71fb      	strb	r3, [r7, #7]
 8000d2e:	460b      	mov	r3, r1
 8000d30:	71bb      	strb	r3, [r7, #6]
 8000d32:	4613      	mov	r3, r2
 8000d34:	717b      	strb	r3, [r7, #5]
	for(uint8_t c = 0; c < 8; c++){
 8000d36:	2300      	movs	r3, #0
 8000d38:	73fb      	strb	r3, [r7, #15]
 8000d3a:	e025      	b.n	8000d88 <LCD_DrawChar+0x64>
			for(uint8_t b = 0; b < 8; b++){
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	73bb      	strb	r3, [r7, #14]
 8000d40:	e01c      	b.n	8000d7c <LCD_DrawChar+0x58>
				 if(font8x8_basic[ch][c] >> b & 1){
 8000d42:	797a      	ldrb	r2, [r7, #5]
 8000d44:	7bfb      	ldrb	r3, [r7, #15]
 8000d46:	4914      	ldr	r1, [pc, #80]	@ (8000d98 <LCD_DrawChar+0x74>)
 8000d48:	00d2      	lsls	r2, r2, #3
 8000d4a:	440a      	add	r2, r1
 8000d4c:	4413      	add	r3, r2
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	461a      	mov	r2, r3
 8000d52:	7bbb      	ldrb	r3, [r7, #14]
 8000d54:	fa42 f303 	asr.w	r3, r2, r3
 8000d58:	f003 0301 	and.w	r3, r3, #1
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d00a      	beq.n	8000d76 <LCD_DrawChar+0x52>
					 LCD_DrawPoint(x+b, y+c);
 8000d60:	79fa      	ldrb	r2, [r7, #7]
 8000d62:	7bbb      	ldrb	r3, [r7, #14]
 8000d64:	4413      	add	r3, r2
 8000d66:	b2d8      	uxtb	r0, r3
 8000d68:	79ba      	ldrb	r2, [r7, #6]
 8000d6a:	7bfb      	ldrb	r3, [r7, #15]
 8000d6c:	4413      	add	r3, r2
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	4619      	mov	r1, r3
 8000d72:	f7ff ffa3 	bl	8000cbc <LCD_DrawPoint>
			for(uint8_t b = 0; b < 8; b++){
 8000d76:	7bbb      	ldrb	r3, [r7, #14]
 8000d78:	3301      	adds	r3, #1
 8000d7a:	73bb      	strb	r3, [r7, #14]
 8000d7c:	7bbb      	ldrb	r3, [r7, #14]
 8000d7e:	2b07      	cmp	r3, #7
 8000d80:	d9df      	bls.n	8000d42 <LCD_DrawChar+0x1e>
	for(uint8_t c = 0; c < 8; c++){
 8000d82:	7bfb      	ldrb	r3, [r7, #15]
 8000d84:	3301      	adds	r3, #1
 8000d86:	73fb      	strb	r3, [r7, #15]
 8000d88:	7bfb      	ldrb	r3, [r7, #15]
 8000d8a:	2b07      	cmp	r3, #7
 8000d8c:	d9d6      	bls.n	8000d3c <LCD_DrawChar+0x18>
				 }
			}
		}
}
 8000d8e:	bf00      	nop
 8000d90:	bf00      	nop
 8000d92:	3710      	adds	r7, #16
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	2000001c 	.word	0x2000001c

08000d9c <LCD_DrawCharX2>:

void LCD_DrawCharX2(uint8_t x, uint8_t y, char ch){
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b084      	sub	sp, #16
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	71fb      	strb	r3, [r7, #7]
 8000da6:	460b      	mov	r3, r1
 8000da8:	71bb      	strb	r3, [r7, #6]
 8000daa:	4613      	mov	r3, r2
 8000dac:	717b      	strb	r3, [r7, #5]
	for(uint8_t c = 0; c < 8; c++){
 8000dae:	2300      	movs	r3, #0
 8000db0:	73fb      	strb	r3, [r7, #15]
 8000db2:	e05e      	b.n	8000e72 <LCD_DrawCharX2+0xd6>
			for(uint8_t b = 0; b < 8; b++){
 8000db4:	2300      	movs	r3, #0
 8000db6:	73bb      	strb	r3, [r7, #14]
 8000db8:	e055      	b.n	8000e66 <LCD_DrawCharX2+0xca>
				 if(font8x8_basic[ch][c] >> b & 1){
 8000dba:	797a      	ldrb	r2, [r7, #5]
 8000dbc:	7bfb      	ldrb	r3, [r7, #15]
 8000dbe:	4931      	ldr	r1, [pc, #196]	@ (8000e84 <LCD_DrawCharX2+0xe8>)
 8000dc0:	00d2      	lsls	r2, r2, #3
 8000dc2:	440a      	add	r2, r1
 8000dc4:	4413      	add	r3, r2
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	461a      	mov	r2, r3
 8000dca:	7bbb      	ldrb	r3, [r7, #14]
 8000dcc:	fa42 f303 	asr.w	r3, r2, r3
 8000dd0:	f003 0301 	and.w	r3, r3, #1
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d043      	beq.n	8000e60 <LCD_DrawCharX2+0xc4>
					 LCD_DrawPoint(x+b*2, y+c*2);//0|0
 8000dd8:	7bbb      	ldrb	r3, [r7, #14]
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	4413      	add	r3, r2
 8000de2:	b2d8      	uxtb	r0, r3
 8000de4:	7bfb      	ldrb	r3, [r7, #15]
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	b2da      	uxtb	r2, r3
 8000dea:	79bb      	ldrb	r3, [r7, #6]
 8000dec:	4413      	add	r3, r2
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	4619      	mov	r1, r3
 8000df2:	f7ff ff63 	bl	8000cbc <LCD_DrawPoint>
					 LCD_DrawPoint(x+b*2, y+1+c*2);//0|1
 8000df6:	7bbb      	ldrb	r3, [r7, #14]
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	b2da      	uxtb	r2, r3
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	4413      	add	r3, r2
 8000e00:	b2d8      	uxtb	r0, r3
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
 8000e04:	005b      	lsls	r3, r3, #1
 8000e06:	b2da      	uxtb	r2, r3
 8000e08:	79bb      	ldrb	r3, [r7, #6]
 8000e0a:	4413      	add	r3, r2
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	3301      	adds	r3, #1
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	4619      	mov	r1, r3
 8000e14:	f7ff ff52 	bl	8000cbc <LCD_DrawPoint>
					 LCD_DrawPoint(x+1+b*2, y+c*2);//1|0
 8000e18:	7bbb      	ldrb	r3, [r7, #14]
 8000e1a:	005b      	lsls	r3, r3, #1
 8000e1c:	b2da      	uxtb	r2, r3
 8000e1e:	79fb      	ldrb	r3, [r7, #7]
 8000e20:	4413      	add	r3, r2
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	3301      	adds	r3, #1
 8000e26:	b2d8      	uxtb	r0, r3
 8000e28:	7bfb      	ldrb	r3, [r7, #15]
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	b2da      	uxtb	r2, r3
 8000e2e:	79bb      	ldrb	r3, [r7, #6]
 8000e30:	4413      	add	r3, r2
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	4619      	mov	r1, r3
 8000e36:	f7ff ff41 	bl	8000cbc <LCD_DrawPoint>
					 LCD_DrawPoint(x+1+b*2, y+1+c*2);//1|1
 8000e3a:	7bbb      	ldrb	r3, [r7, #14]
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	b2da      	uxtb	r2, r3
 8000e40:	79fb      	ldrb	r3, [r7, #7]
 8000e42:	4413      	add	r3, r2
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	3301      	adds	r3, #1
 8000e48:	b2d8      	uxtb	r0, r3
 8000e4a:	7bfb      	ldrb	r3, [r7, #15]
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	b2da      	uxtb	r2, r3
 8000e50:	79bb      	ldrb	r3, [r7, #6]
 8000e52:	4413      	add	r3, r2
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	3301      	adds	r3, #1
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	f7ff ff2e 	bl	8000cbc <LCD_DrawPoint>
			for(uint8_t b = 0; b < 8; b++){
 8000e60:	7bbb      	ldrb	r3, [r7, #14]
 8000e62:	3301      	adds	r3, #1
 8000e64:	73bb      	strb	r3, [r7, #14]
 8000e66:	7bbb      	ldrb	r3, [r7, #14]
 8000e68:	2b07      	cmp	r3, #7
 8000e6a:	d9a6      	bls.n	8000dba <LCD_DrawCharX2+0x1e>
	for(uint8_t c = 0; c < 8; c++){
 8000e6c:	7bfb      	ldrb	r3, [r7, #15]
 8000e6e:	3301      	adds	r3, #1
 8000e70:	73fb      	strb	r3, [r7, #15]
 8000e72:	7bfb      	ldrb	r3, [r7, #15]
 8000e74:	2b07      	cmp	r3, #7
 8000e76:	d99d      	bls.n	8000db4 <LCD_DrawCharX2+0x18>
				 }
			}
		}
}
 8000e78:	bf00      	nop
 8000e7a:	bf00      	nop
 8000e7c:	3710      	adds	r7, #16
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	2000001c 	.word	0x2000001c

08000e88 <LCD_DrawText>:

void LCD_DrawText(uint8_t x, uint8_t y, const char *text, uint8_t isScale){
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	603a      	str	r2, [r7, #0]
 8000e90:	461a      	mov	r2, r3
 8000e92:	4603      	mov	r3, r0
 8000e94:	71fb      	strb	r3, [r7, #7]
 8000e96:	460b      	mov	r3, r1
 8000e98:	71bb      	strb	r3, [r7, #6]
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	717b      	strb	r3, [r7, #5]
	while(*text){
 8000e9e:	e023      	b.n	8000ee8 <LCD_DrawText+0x60>
		if(isScale){
 8000ea0:	797b      	ldrb	r3, [r7, #5]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d011      	beq.n	8000eca <LCD_DrawText+0x42>
			LCD_DrawCharX2(x, y, *text++);
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	1c5a      	adds	r2, r3, #1
 8000eaa:	603a      	str	r2, [r7, #0]
 8000eac:	781a      	ldrb	r2, [r3, #0]
 8000eae:	79b9      	ldrb	r1, [r7, #6]
 8000eb0:	79fb      	ldrb	r3, [r7, #7]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff ff72 	bl	8000d9c <LCD_DrawCharX2>
			x+=FONT_SIZE*2-1;
 8000eb8:	2308      	movs	r3, #8
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	b2da      	uxtb	r2, r3
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	4413      	add	r3, r2
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	3b01      	subs	r3, #1
 8000ec6:	71fb      	strb	r3, [r7, #7]
 8000ec8:	e00e      	b.n	8000ee8 <LCD_DrawText+0x60>
		}else{
			LCD_DrawChar(x, y, *text++);
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	1c5a      	adds	r2, r3, #1
 8000ece:	603a      	str	r2, [r7, #0]
 8000ed0:	781a      	ldrb	r2, [r3, #0]
 8000ed2:	79b9      	ldrb	r1, [r7, #6]
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff ff24 	bl	8000d24 <LCD_DrawChar>
			x+=FONT_SIZE-1;
 8000edc:	2208      	movs	r2, #8
 8000ede:	79fb      	ldrb	r3, [r7, #7]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	3b01      	subs	r3, #1
 8000ee6:	71fb      	strb	r3, [r7, #7]
	while(*text){
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d1d7      	bne.n	8000ea0 <LCD_DrawText+0x18>
		}

	}
}
 8000ef0:	bf00      	nop
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
	...

08000efc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000efc:	b590      	push	{r4, r7, lr}
 8000efe:	b097      	sub	sp, #92	@ 0x5c
 8000f00:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f02:	f000 fca1 	bl	8001848 <HAL_Init>

  /* USER CODE BEGIN Init */
  __HAL_RCC_PWR_CLK_ENABLE(); // PWR
 8000f06:	4b56      	ldr	r3, [pc, #344]	@ (8001060 <main+0x164>)
 8000f08:	69db      	ldr	r3, [r3, #28]
 8000f0a:	4a55      	ldr	r2, [pc, #340]	@ (8001060 <main+0x164>)
 8000f0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f10:	61d3      	str	r3, [r2, #28]
 8000f12:	4b53      	ldr	r3, [pc, #332]	@ (8001060 <main+0x164>)
 8000f14:	69db      	ldr	r3, [r3, #28]
 8000f16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f1a:	607b      	str	r3, [r7, #4]
 8000f1c:	687b      	ldr	r3, [r7, #4]
  HAL_PWR_EnableBkUpAccess();// backup-домену
 8000f1e:	f001 fcc5 	bl	80028ac <HAL_PWR_EnableBkUpAccess>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f22:	f000 f8b1 	bl	8001088 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f26:	f000 fa41 	bl	80013ac <MX_GPIO_Init>
  MX_SPI1_Init();
 8000f2a:	f000 fa09 	bl	8001340 <MX_SPI1_Init>
  MX_RTC_Init();
 8000f2e:	f000 f93f 	bl	80011b0 <MX_RTC_Init>
  MX_ADC1_Init();
 8000f32:	f000 f8ff 	bl	8001134 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);//калебровка
 8000f36:	484b      	ldr	r0, [pc, #300]	@ (8001064 <main+0x168>)
 8000f38:	f001 f938 	bl	80021ac <HAL_ADCEx_Calibration_Start>
  LCD_Init();
 8000f3c:	f7ff fe06 	bl	8000b4c <LCD_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char timeStr[9];
  char dateStr[13] = {0}; //WWW DD/MM/YY
 8000f40:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	605a      	str	r2, [r3, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
 8000f4c:	731a      	strb	r2, [r3, #12]
  uint8_t dataFormat = 0b1111;//YYMMDDWW
 8000f4e:	230f      	movs	r3, #15
 8000f50:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  char str_tp[32];

  Get_Time_Now(timeStr, &clkTime);
 8000f54:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f58:	4943      	ldr	r1, [pc, #268]	@ (8001068 <main+0x16c>)
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f7ff fc06 	bl	800076c <Get_Time_Now>
  Get_Date_Now(dateStr, dataFormat, &clkDate);
 8000f60:	f897 104f 	ldrb.w	r1, [r7, #79]	@ 0x4f
 8000f64:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f68:	4a40      	ldr	r2, [pc, #256]	@ (800106c <main+0x170>)
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f7ff fc72 	bl	8000854 <Get_Date_Now>
  HAL_ADC_Start_IT(&hadc1);
 8000f70:	483c      	ldr	r0, [pc, #240]	@ (8001064 <main+0x168>)
 8000f72:	f000 fdf3 	bl	8001b5c <HAL_ADC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  LCD_Clear();
 8000f76:	f7ff fe3b 	bl	8000bf0 <LCD_Clear>

	  if (rtc_tick) {
 8000f7a:	4b3d      	ldr	r3, [pc, #244]	@ (8001070 <main+0x174>)
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d02e      	beq.n	8000fe0 <main+0xe4>
	      rtc_tick = 0;
 8000f82:	4b3b      	ldr	r3, [pc, #236]	@ (8001070 <main+0x174>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	701a      	strb	r2, [r3, #0]
	      Get_Time_Now(timeStr, &clkTime);
 8000f88:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f8c:	4936      	ldr	r1, [pc, #216]	@ (8001068 <main+0x16c>)
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff fbec 	bl	800076c <Get_Time_Now>
		  if(clkTime.Hours == 0x00 && clkTime.Minutes == 0x00 && (clkTime.Seconds == 0x00)){
 8000f94:	4b34      	ldr	r3, [pc, #208]	@ (8001068 <main+0x16c>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d10f      	bne.n	8000fbc <main+0xc0>
 8000f9c:	4b32      	ldr	r3, [pc, #200]	@ (8001068 <main+0x16c>)
 8000f9e:	785b      	ldrb	r3, [r3, #1]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d10b      	bne.n	8000fbc <main+0xc0>
 8000fa4:	4b30      	ldr	r3, [pc, #192]	@ (8001068 <main+0x16c>)
 8000fa6:	789b      	ldrb	r3, [r3, #2]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d107      	bne.n	8000fbc <main+0xc0>
			  Get_Date_Now(dateStr, dataFormat, &clkDate);
 8000fac:	f897 104f 	ldrb.w	r1, [r7, #79]	@ 0x4f
 8000fb0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000fb4:	4a2d      	ldr	r2, [pc, #180]	@ (800106c <main+0x170>)
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f7ff fc4c 	bl	8000854 <Get_Date_Now>
		  }
		  if(adc1_tick){
 8000fbc:	4b2d      	ldr	r3, [pc, #180]	@ (8001074 <main+0x178>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d00d      	beq.n	8000fe0 <main+0xe4>
			  adc1_tick = 0;
 8000fc4:	4b2b      	ldr	r3, [pc, #172]	@ (8001074 <main+0x178>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	701a      	strb	r2, [r3, #0]
			  tempC = Thermistor_CalcTempC(adc1_value_thermistor);
 8000fca:	4b2b      	ldr	r3, [pc, #172]	@ (8001078 <main+0x17c>)
 8000fcc:	881b      	ldrh	r3, [r3, #0]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff fd22 	bl	8000a18 <Thermistor_CalcTempC>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	4a29      	ldr	r2, [pc, #164]	@ (800107c <main+0x180>)
 8000fd8:	6013      	str	r3, [r2, #0]
			  HAL_ADC_Start_IT(&hadc1);
 8000fda:	4822      	ldr	r0, [pc, #136]	@ (8001064 <main+0x168>)
 8000fdc:	f000 fdbe 	bl	8001b5c <HAL_ADC_Start_IT>
		  }
	  }


	  LCD_DrawText(4, 16, timeStr, 1);
 8000fe0:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	2110      	movs	r1, #16
 8000fe8:	2004      	movs	r0, #4
 8000fea:	f7ff ff4d 	bl	8000e88 <LCD_DrawText>
	  LCD_DrawText(16, 36, dateStr, 0);
 8000fee:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	2124      	movs	r1, #36	@ 0x24
 8000ff6:	2010      	movs	r0, #16
 8000ff8:	f7ff ff46 	bl	8000e88 <LCD_DrawText>

	  int whole = (int)tempC;
 8000ffc:	4b1f      	ldr	r3, [pc, #124]	@ (800107c <main+0x180>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff fb8d 	bl	8000720 <__aeabi_f2iz>
 8001006:	4603      	mov	r3, r0
 8001008:	64bb      	str	r3, [r7, #72]	@ 0x48
	  int frac = (int)((tempC - whole) * 10);
 800100a:	4b1c      	ldr	r3, [pc, #112]	@ (800107c <main+0x180>)
 800100c:	681c      	ldr	r4, [r3, #0]
 800100e:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8001010:	f7ff f956 	bl	80002c0 <__aeabi_i2f>
 8001014:	4603      	mov	r3, r0
 8001016:	4619      	mov	r1, r3
 8001018:	4620      	mov	r0, r4
 800101a:	f7ff f89b 	bl	8000154 <__aeabi_fsub>
 800101e:	4603      	mov	r3, r0
 8001020:	4917      	ldr	r1, [pc, #92]	@ (8001080 <main+0x184>)
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff f9a0 	bl	8000368 <__aeabi_fmul>
 8001028:	4603      	mov	r3, r0
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff fb78 	bl	8000720 <__aeabi_f2iz>
 8001030:	4603      	mov	r3, r0
 8001032:	647b      	str	r3, [r7, #68]	@ 0x44
	  snprintf(str_tp, sizeof(str_tp)-1, "%d.%dC`", whole, abs(frac));
 8001034:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001036:	2b00      	cmp	r3, #0
 8001038:	bfb8      	it	lt
 800103a:	425b      	neglt	r3, r3
 800103c:	f107 0008 	add.w	r0, r7, #8
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001044:	4a0f      	ldr	r2, [pc, #60]	@ (8001084 <main+0x188>)
 8001046:	211f      	movs	r1, #31
 8001048:	f003 fa80 	bl	800454c <sniprintf>
	  LCD_DrawText(16, 48, str_tp, 0);
 800104c:	f107 0208 	add.w	r2, r7, #8
 8001050:	2300      	movs	r3, #0
 8001052:	2130      	movs	r1, #48	@ 0x30
 8001054:	2010      	movs	r0, #16
 8001056:	f7ff ff17 	bl	8000e88 <LCD_DrawText>
	  LCD_Update();
 800105a:	f7ff fdef 	bl	8000c3c <LCD_Update>
  {
 800105e:	e78a      	b.n	8000f76 <main+0x7a>
 8001060:	40021000 	.word	0x40021000
 8001064:	20000894 	.word	0x20000894
 8001068:	20000938 	.word	0x20000938
 800106c:	2000093c 	.word	0x2000093c
 8001070:	20000930 	.word	0x20000930
 8001074:	20000931 	.word	0x20000931
 8001078:	20000932 	.word	0x20000932
 800107c:	20000934 	.word	0x20000934
 8001080:	41200000 	.word	0x41200000
 8001084:	080051bc 	.word	0x080051bc

08001088 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b094      	sub	sp, #80	@ 0x50
 800108c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800108e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001092:	2228      	movs	r2, #40	@ 0x28
 8001094:	2100      	movs	r1, #0
 8001096:	4618      	mov	r0, r3
 8001098:	f003 fa8e 	bl	80045b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800109c:	f107 0314 	add.w	r3, r7, #20
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]
 80010aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010ac:	1d3b      	adds	r3, r7, #4
 80010ae:	2200      	movs	r2, #0
 80010b0:	601a      	str	r2, [r3, #0]
 80010b2:	605a      	str	r2, [r3, #4]
 80010b4:	609a      	str	r2, [r3, #8]
 80010b6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80010b8:	2306      	movs	r3, #6
 80010ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80010bc:	2301      	movs	r3, #1
 80010be:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010c0:	2301      	movs	r3, #1
 80010c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010c4:	2310      	movs	r3, #16
 80010c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010c8:	2300      	movs	r3, #0
 80010ca:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010cc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010d0:	4618      	mov	r0, r3
 80010d2:	f001 fbf7 	bl	80028c4 <HAL_RCC_OscConfig>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80010dc:	f000 f9dc 	bl	8001498 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010e0:	230f      	movs	r3, #15
 80010e2:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010e4:	2300      	movs	r3, #0
 80010e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010e8:	2300      	movs	r3, #0
 80010ea:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010f0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010f2:	2300      	movs	r3, #0
 80010f4:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010f6:	f107 0314 	add.w	r3, r7, #20
 80010fa:	2100      	movs	r1, #0
 80010fc:	4618      	mov	r0, r3
 80010fe:	f001 fe63 	bl	8002dc8 <HAL_RCC_ClockConfig>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001108:	f000 f9c6 	bl	8001498 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 800110c:	2303      	movs	r3, #3
 800110e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001110:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001114:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001116:	2300      	movs	r3, #0
 8001118:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	4618      	mov	r0, r3
 800111e:	f001 ffcd 	bl	80030bc <HAL_RCCEx_PeriphCLKConfig>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001128:	f000 f9b6 	bl	8001498 <Error_Handler>
  }
}
 800112c:	bf00      	nop
 800112e:	3750      	adds	r7, #80	@ 0x50
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]
 8001142:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001144:	4b18      	ldr	r3, [pc, #96]	@ (80011a8 <MX_ADC1_Init+0x74>)
 8001146:	4a19      	ldr	r2, [pc, #100]	@ (80011ac <MX_ADC1_Init+0x78>)
 8001148:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800114a:	4b17      	ldr	r3, [pc, #92]	@ (80011a8 <MX_ADC1_Init+0x74>)
 800114c:	2200      	movs	r2, #0
 800114e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001150:	4b15      	ldr	r3, [pc, #84]	@ (80011a8 <MX_ADC1_Init+0x74>)
 8001152:	2200      	movs	r2, #0
 8001154:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001156:	4b14      	ldr	r3, [pc, #80]	@ (80011a8 <MX_ADC1_Init+0x74>)
 8001158:	2200      	movs	r2, #0
 800115a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800115c:	4b12      	ldr	r3, [pc, #72]	@ (80011a8 <MX_ADC1_Init+0x74>)
 800115e:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001162:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001164:	4b10      	ldr	r3, [pc, #64]	@ (80011a8 <MX_ADC1_Init+0x74>)
 8001166:	2200      	movs	r2, #0
 8001168:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800116a:	4b0f      	ldr	r3, [pc, #60]	@ (80011a8 <MX_ADC1_Init+0x74>)
 800116c:	2201      	movs	r2, #1
 800116e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001170:	480d      	ldr	r0, [pc, #52]	@ (80011a8 <MX_ADC1_Init+0x74>)
 8001172:	f000 fbef 	bl	8001954 <HAL_ADC_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800117c:	f000 f98c 	bl	8001498 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001180:	2308      	movs	r3, #8
 8001182:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001184:	2301      	movs	r3, #1
 8001186:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8001188:	2302      	movs	r3, #2
 800118a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800118c:	1d3b      	adds	r3, r7, #4
 800118e:	4619      	mov	r1, r3
 8001190:	4805      	ldr	r0, [pc, #20]	@ (80011a8 <MX_ADC1_Init+0x74>)
 8001192:	f000 fe77 	bl	8001e84 <HAL_ADC_ConfigChannel>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800119c:	f000 f97c 	bl	8001498 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011a0:	bf00      	nop
 80011a2:	3710      	adds	r7, #16
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	20000894 	.word	0x20000894
 80011ac:	40012400 	.word	0x40012400

080011b0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80011b6:	1d3b      	adds	r3, r7, #4
 80011b8:	2100      	movs	r1, #0
 80011ba:	460a      	mov	r2, r1
 80011bc:	801a      	strh	r2, [r3, #0]
 80011be:	460a      	mov	r2, r1
 80011c0:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80011c2:	2300      	movs	r3, #0
 80011c4:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80011c6:	4b5c      	ldr	r3, [pc, #368]	@ (8001338 <MX_RTC_Init+0x188>)
 80011c8:	4a5c      	ldr	r2, [pc, #368]	@ (800133c <MX_RTC_Init+0x18c>)
 80011ca:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80011cc:	4b5a      	ldr	r3, [pc, #360]	@ (8001338 <MX_RTC_Init+0x188>)
 80011ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80011d2:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80011d4:	4b58      	ldr	r3, [pc, #352]	@ (8001338 <MX_RTC_Init+0x188>)
 80011d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011da:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80011dc:	4856      	ldr	r0, [pc, #344]	@ (8001338 <MX_RTC_Init+0x188>)
 80011de:	f002 f8d9 	bl	8003394 <HAL_RTC_Init>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 80011e8:	f000 f956 	bl	8001498 <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F)
 80011ec:	2101      	movs	r1, #1
 80011ee:	4852      	ldr	r0, [pc, #328]	@ (8001338 <MX_RTC_Init+0x188>)
 80011f0:	f002 ff0e 	bl	8004010 <HAL_RTCEx_BKUPRead>
 80011f4:	4603      	mov	r3, r0
 80011f6:	f240 322f 	movw	r2, #815	@ 0x32f
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d042      	beq.n	8001284 <MX_RTC_Init+0xd4>
    {
  	  	sTime.Hours = 0x15;
 80011fe:	2315      	movs	r3, #21
 8001200:	713b      	strb	r3, [r7, #4]
  	    sTime.Minutes = 0x18;
 8001202:	2318      	movs	r3, #24
 8001204:	717b      	strb	r3, [r7, #5]
  	    sTime.Seconds = 0x40;
 8001206:	2340      	movs	r3, #64	@ 0x40
 8001208:	71bb      	strb	r3, [r7, #6]

  	    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800120a:	1d3b      	adds	r3, r7, #4
 800120c:	2201      	movs	r2, #1
 800120e:	4619      	mov	r1, r3
 8001210:	4849      	ldr	r0, [pc, #292]	@ (8001338 <MX_RTC_Init+0x188>)
 8001212:	f002 f94b 	bl	80034ac <HAL_RTC_SetTime>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_RTC_Init+0x70>
  	    {
  	      Error_Handler();
 800121c:	f000 f93c 	bl	8001498 <Error_Handler>
  	    }
  	  DateToUpdate.WeekDay = RTC_WEEKDAY_THURSDAY;
 8001220:	2304      	movs	r3, #4
 8001222:	703b      	strb	r3, [r7, #0]
  	  DateToUpdate.Month = RTC_MONTH_OCTOBER;
 8001224:	2310      	movs	r3, #16
 8001226:	707b      	strb	r3, [r7, #1]
  	  DateToUpdate.Date = 0x16;
 8001228:	2316      	movs	r3, #22
 800122a:	70bb      	strb	r3, [r7, #2]
  	  DateToUpdate.Year = 0x25;
 800122c:	2325      	movs	r3, #37	@ 0x25
 800122e:	70fb      	strb	r3, [r7, #3]

  	    if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001230:	463b      	mov	r3, r7
 8001232:	2201      	movs	r2, #1
 8001234:	4619      	mov	r1, r3
 8001236:	4840      	ldr	r0, [pc, #256]	@ (8001338 <MX_RTC_Init+0x188>)
 8001238:	f002 faa8 	bl	800378c <HAL_RTC_SetDate>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_RTC_Init+0x96>
  	    {
  	      Error_Handler();
 8001242:	f000 f929 	bl	8001498 <Error_Handler>
  	    }

  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F);//set flag
 8001246:	f240 322f 	movw	r2, #815	@ 0x32f
 800124a:	2101      	movs	r1, #1
 800124c:	483a      	ldr	r0, [pc, #232]	@ (8001338 <MX_RTC_Init+0x188>)
 800124e:	f002 fec5 	bl	8003fdc <HAL_RTCEx_BKUPWrite>
  	    //save DATE wdDDMMYY
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, DateToUpdate.WeekDay);
 8001252:	783b      	ldrb	r3, [r7, #0]
 8001254:	461a      	mov	r2, r3
 8001256:	2102      	movs	r1, #2
 8001258:	4837      	ldr	r0, [pc, #220]	@ (8001338 <MX_RTC_Init+0x188>)
 800125a:	f002 febf 	bl	8003fdc <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR3, DateToUpdate.Date);
 800125e:	78bb      	ldrb	r3, [r7, #2]
 8001260:	461a      	mov	r2, r3
 8001262:	2103      	movs	r1, #3
 8001264:	4834      	ldr	r0, [pc, #208]	@ (8001338 <MX_RTC_Init+0x188>)
 8001266:	f002 feb9 	bl	8003fdc <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR4, DateToUpdate.Month);
 800126a:	787b      	ldrb	r3, [r7, #1]
 800126c:	461a      	mov	r2, r3
 800126e:	2104      	movs	r1, #4
 8001270:	4831      	ldr	r0, [pc, #196]	@ (8001338 <MX_RTC_Init+0x188>)
 8001272:	f002 feb3 	bl	8003fdc <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR5, DateToUpdate.Year);
 8001276:	78fb      	ldrb	r3, [r7, #3]
 8001278:	461a      	mov	r2, r3
 800127a:	2105      	movs	r1, #5
 800127c:	482e      	ldr	r0, [pc, #184]	@ (8001338 <MX_RTC_Init+0x188>)
 800127e:	f002 fead 	bl	8003fdc <HAL_RTCEx_BKUPWrite>
 8001282:	e021      	b.n	80012c8 <MX_RTC_Init+0x118>
    }else{
  	    DateToUpdate.WeekDay = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 8001284:	2102      	movs	r1, #2
 8001286:	482c      	ldr	r0, [pc, #176]	@ (8001338 <MX_RTC_Init+0x188>)
 8001288:	f002 fec2 	bl	8004010 <HAL_RTCEx_BKUPRead>
 800128c:	4603      	mov	r3, r0
 800128e:	b2db      	uxtb	r3, r3
 8001290:	703b      	strb	r3, [r7, #0]
  	    DateToUpdate.Date    = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR3);
 8001292:	2103      	movs	r1, #3
 8001294:	4828      	ldr	r0, [pc, #160]	@ (8001338 <MX_RTC_Init+0x188>)
 8001296:	f002 febb 	bl	8004010 <HAL_RTCEx_BKUPRead>
 800129a:	4603      	mov	r3, r0
 800129c:	b2db      	uxtb	r3, r3
 800129e:	70bb      	strb	r3, [r7, #2]
  	    DateToUpdate.Month   = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR4);
 80012a0:	2104      	movs	r1, #4
 80012a2:	4825      	ldr	r0, [pc, #148]	@ (8001338 <MX_RTC_Init+0x188>)
 80012a4:	f002 feb4 	bl	8004010 <HAL_RTCEx_BKUPRead>
 80012a8:	4603      	mov	r3, r0
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	707b      	strb	r3, [r7, #1]
  	    DateToUpdate.Year    = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR5);
 80012ae:	2105      	movs	r1, #5
 80012b0:	4821      	ldr	r0, [pc, #132]	@ (8001338 <MX_RTC_Init+0x188>)
 80012b2:	f002 fead 	bl	8004010 <HAL_RTCEx_BKUPRead>
 80012b6:	4603      	mov	r3, r0
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	70fb      	strb	r3, [r7, #3]
  	    HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD);
 80012bc:	463b      	mov	r3, r7
 80012be:	2201      	movs	r2, #1
 80012c0:	4619      	mov	r1, r3
 80012c2:	481d      	ldr	r0, [pc, #116]	@ (8001338 <MX_RTC_Init+0x188>)
 80012c4:	f002 fa62 	bl	800378c <HAL_RTC_SetDate>
    }
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x16;
 80012c8:	2316      	movs	r3, #22
 80012ca:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x14;
 80012cc:	2314      	movs	r3, #20
 80012ce:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80012d4:	1d3b      	adds	r3, r7, #4
 80012d6:	2201      	movs	r2, #1
 80012d8:	4619      	mov	r1, r3
 80012da:	4817      	ldr	r0, [pc, #92]	@ (8001338 <MX_RTC_Init+0x188>)
 80012dc:	f002 f8e6 	bl	80034ac <HAL_RTC_SetTime>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 80012e6:	f000 f8d7 	bl	8001498 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_THURSDAY;
 80012ea:	2304      	movs	r3, #4
 80012ec:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_OCTOBER;
 80012ee:	2310      	movs	r3, #16
 80012f0:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x16;
 80012f2:	2316      	movs	r3, #22
 80012f4:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x25;
 80012f6:	2325      	movs	r3, #37	@ 0x25
 80012f8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80012fa:	463b      	mov	r3, r7
 80012fc:	2201      	movs	r2, #1
 80012fe:	4619      	mov	r1, r3
 8001300:	480d      	ldr	r0, [pc, #52]	@ (8001338 <MX_RTC_Init+0x188>)
 8001302:	f002 fa43 	bl	800378c <HAL_RTC_SetDate>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_RTC_Init+0x160>
  {
    Error_Handler();
 800130c:	f000 f8c4 	bl	8001498 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001310:	2200      	movs	r2, #0
 8001312:	2100      	movs	r1, #0
 8001314:	2003      	movs	r0, #3
 8001316:	f001 f8d8 	bl	80024ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_IRQn);
 800131a:	2003      	movs	r0, #3
 800131c:	f001 f8f1 	bl	8002502 <HAL_NVIC_EnableIRQ>
  __HAL_RTC_SECOND_ENABLE_IT(&hrtc, RTC_IT_SEC);
 8001320:	4b05      	ldr	r3, [pc, #20]	@ (8001338 <MX_RTC_Init+0x188>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	4b04      	ldr	r3, [pc, #16]	@ (8001338 <MX_RTC_Init+0x188>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f042 0201 	orr.w	r2, r2, #1
 800132e:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTC_Init 2 */

}
 8001330:	bf00      	nop
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	200008c4 	.word	0x200008c4
 800133c:	40002800 	.word	0x40002800

08001340 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001344:	4b17      	ldr	r3, [pc, #92]	@ (80013a4 <MX_SPI1_Init+0x64>)
 8001346:	4a18      	ldr	r2, [pc, #96]	@ (80013a8 <MX_SPI1_Init+0x68>)
 8001348:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800134a:	4b16      	ldr	r3, [pc, #88]	@ (80013a4 <MX_SPI1_Init+0x64>)
 800134c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001350:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001352:	4b14      	ldr	r3, [pc, #80]	@ (80013a4 <MX_SPI1_Init+0x64>)
 8001354:	2200      	movs	r2, #0
 8001356:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001358:	4b12      	ldr	r3, [pc, #72]	@ (80013a4 <MX_SPI1_Init+0x64>)
 800135a:	2200      	movs	r2, #0
 800135c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800135e:	4b11      	ldr	r3, [pc, #68]	@ (80013a4 <MX_SPI1_Init+0x64>)
 8001360:	2200      	movs	r2, #0
 8001362:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001364:	4b0f      	ldr	r3, [pc, #60]	@ (80013a4 <MX_SPI1_Init+0x64>)
 8001366:	2200      	movs	r2, #0
 8001368:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800136a:	4b0e      	ldr	r3, [pc, #56]	@ (80013a4 <MX_SPI1_Init+0x64>)
 800136c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001370:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001372:	4b0c      	ldr	r3, [pc, #48]	@ (80013a4 <MX_SPI1_Init+0x64>)
 8001374:	2200      	movs	r2, #0
 8001376:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001378:	4b0a      	ldr	r3, [pc, #40]	@ (80013a4 <MX_SPI1_Init+0x64>)
 800137a:	2200      	movs	r2, #0
 800137c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800137e:	4b09      	ldr	r3, [pc, #36]	@ (80013a4 <MX_SPI1_Init+0x64>)
 8001380:	2200      	movs	r2, #0
 8001382:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001384:	4b07      	ldr	r3, [pc, #28]	@ (80013a4 <MX_SPI1_Init+0x64>)
 8001386:	2200      	movs	r2, #0
 8001388:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800138a:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <MX_SPI1_Init+0x64>)
 800138c:	220a      	movs	r2, #10
 800138e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001390:	4804      	ldr	r0, [pc, #16]	@ (80013a4 <MX_SPI1_Init+0x64>)
 8001392:	f002 fe59 	bl	8004048 <HAL_SPI_Init>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800139c:	f000 f87c 	bl	8001498 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013a0:	bf00      	nop
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	200008d8 	.word	0x200008d8
 80013a8:	40013000 	.word	0x40013000

080013ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b2:	f107 0310 	add.w	r3, r7, #16
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013c0:	4b31      	ldr	r3, [pc, #196]	@ (8001488 <MX_GPIO_Init+0xdc>)
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	4a30      	ldr	r2, [pc, #192]	@ (8001488 <MX_GPIO_Init+0xdc>)
 80013c6:	f043 0310 	orr.w	r3, r3, #16
 80013ca:	6193      	str	r3, [r2, #24]
 80013cc:	4b2e      	ldr	r3, [pc, #184]	@ (8001488 <MX_GPIO_Init+0xdc>)
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	f003 0310 	and.w	r3, r3, #16
 80013d4:	60fb      	str	r3, [r7, #12]
 80013d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d8:	4b2b      	ldr	r3, [pc, #172]	@ (8001488 <MX_GPIO_Init+0xdc>)
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	4a2a      	ldr	r2, [pc, #168]	@ (8001488 <MX_GPIO_Init+0xdc>)
 80013de:	f043 0304 	orr.w	r3, r3, #4
 80013e2:	6193      	str	r3, [r2, #24]
 80013e4:	4b28      	ldr	r3, [pc, #160]	@ (8001488 <MX_GPIO_Init+0xdc>)
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	f003 0304 	and.w	r3, r3, #4
 80013ec:	60bb      	str	r3, [r7, #8]
 80013ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013f0:	4b25      	ldr	r3, [pc, #148]	@ (8001488 <MX_GPIO_Init+0xdc>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	4a24      	ldr	r2, [pc, #144]	@ (8001488 <MX_GPIO_Init+0xdc>)
 80013f6:	f043 0308 	orr.w	r3, r3, #8
 80013fa:	6193      	str	r3, [r2, #24]
 80013fc:	4b22      	ldr	r3, [pc, #136]	@ (8001488 <MX_GPIO_Init+0xdc>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	f003 0308 	and.w	r3, r3, #8
 8001404:	607b      	str	r3, [r7, #4]
 8001406:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(P13_GPIO_Port, P13_Pin, GPIO_PIN_RESET);
 8001408:	2200      	movs	r2, #0
 800140a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800140e:	481f      	ldr	r0, [pc, #124]	@ (800148c <MX_GPIO_Init+0xe0>)
 8001410:	f001 fa1a 	bl	8002848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA2CS_Pin|PA3RST_Pin|PA4CD_Pin, GPIO_PIN_RESET);
 8001414:	2200      	movs	r2, #0
 8001416:	211c      	movs	r1, #28
 8001418:	481d      	ldr	r0, [pc, #116]	@ (8001490 <MX_GPIO_Init+0xe4>)
 800141a:	f001 fa15 	bl	8002848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_A0_Pin|LCD_RST_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 800141e:	2200      	movs	r2, #0
 8001420:	211c      	movs	r1, #28
 8001422:	481c      	ldr	r0, [pc, #112]	@ (8001494 <MX_GPIO_Init+0xe8>)
 8001424:	f001 fa10 	bl	8002848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : P13_Pin */
  GPIO_InitStruct.Pin = P13_Pin;
 8001428:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800142c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142e:	2301      	movs	r3, #1
 8001430:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001432:	2300      	movs	r3, #0
 8001434:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001436:	2302      	movs	r3, #2
 8001438:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(P13_GPIO_Port, &GPIO_InitStruct);
 800143a:	f107 0310 	add.w	r3, r7, #16
 800143e:	4619      	mov	r1, r3
 8001440:	4812      	ldr	r0, [pc, #72]	@ (800148c <MX_GPIO_Init+0xe0>)
 8001442:	f001 f885 	bl	8002550 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2CS_Pin PA3RST_Pin PA4CD_Pin */
  GPIO_InitStruct.Pin = PA2CS_Pin|PA3RST_Pin|PA4CD_Pin;
 8001446:	231c      	movs	r3, #28
 8001448:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144a:	2301      	movs	r3, #1
 800144c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144e:	2300      	movs	r3, #0
 8001450:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001452:	2302      	movs	r3, #2
 8001454:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001456:	f107 0310 	add.w	r3, r7, #16
 800145a:	4619      	mov	r1, r3
 800145c:	480c      	ldr	r0, [pc, #48]	@ (8001490 <MX_GPIO_Init+0xe4>)
 800145e:	f001 f877 	bl	8002550 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_A0_Pin LCD_RST_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_A0_Pin|LCD_RST_Pin|LCD_CS_Pin;
 8001462:	231c      	movs	r3, #28
 8001464:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001466:	2301      	movs	r3, #1
 8001468:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146e:	2302      	movs	r3, #2
 8001470:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001472:	f107 0310 	add.w	r3, r7, #16
 8001476:	4619      	mov	r1, r3
 8001478:	4806      	ldr	r0, [pc, #24]	@ (8001494 <MX_GPIO_Init+0xe8>)
 800147a:	f001 f869 	bl	8002550 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800147e:	bf00      	nop
 8001480:	3720      	adds	r7, #32
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40021000 	.word	0x40021000
 800148c:	40011000 	.word	0x40011000
 8001490:	40010800 	.word	0x40010800
 8001494:	40010c00 	.word	0x40010c00

08001498 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800149c:	b672      	cpsid	i
}
 800149e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 80014a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014a4:	4803      	ldr	r0, [pc, #12]	@ (80014b4 <Error_Handler+0x1c>)
 80014a6:	f001 f9e7 	bl	8002878 <HAL_GPIO_TogglePin>
	  HAL_Delay(250);
 80014aa:	20fa      	movs	r0, #250	@ 0xfa
 80014ac:	f000 fa2e 	bl	800190c <HAL_Delay>
	  HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 80014b0:	bf00      	nop
 80014b2:	e7f5      	b.n	80014a0 <Error_Handler+0x8>
 80014b4:	40011000 	.word	0x40011000

080014b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b085      	sub	sp, #20
 80014bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80014be:	4b15      	ldr	r3, [pc, #84]	@ (8001514 <HAL_MspInit+0x5c>)
 80014c0:	699b      	ldr	r3, [r3, #24]
 80014c2:	4a14      	ldr	r2, [pc, #80]	@ (8001514 <HAL_MspInit+0x5c>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	6193      	str	r3, [r2, #24]
 80014ca:	4b12      	ldr	r3, [pc, #72]	@ (8001514 <HAL_MspInit+0x5c>)
 80014cc:	699b      	ldr	r3, [r3, #24]
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	60bb      	str	r3, [r7, #8]
 80014d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001514 <HAL_MspInit+0x5c>)
 80014d8:	69db      	ldr	r3, [r3, #28]
 80014da:	4a0e      	ldr	r2, [pc, #56]	@ (8001514 <HAL_MspInit+0x5c>)
 80014dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014e0:	61d3      	str	r3, [r2, #28]
 80014e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001514 <HAL_MspInit+0x5c>)
 80014e4:	69db      	ldr	r3, [r3, #28]
 80014e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80014ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001518 <HAL_MspInit+0x60>)
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	4a04      	ldr	r2, [pc, #16]	@ (8001518 <HAL_MspInit+0x60>)
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800150a:	bf00      	nop
 800150c:	3714      	adds	r7, #20
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr
 8001514:	40021000 	.word	0x40021000
 8001518:	40010000 	.word	0x40010000

0800151c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b088      	sub	sp, #32
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001524:	f107 0310 	add.w	r3, r7, #16
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	605a      	str	r2, [r3, #4]
 800152e:	609a      	str	r2, [r3, #8]
 8001530:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a18      	ldr	r2, [pc, #96]	@ (8001598 <HAL_ADC_MspInit+0x7c>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d129      	bne.n	8001590 <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800153c:	4b17      	ldr	r3, [pc, #92]	@ (800159c <HAL_ADC_MspInit+0x80>)
 800153e:	699b      	ldr	r3, [r3, #24]
 8001540:	4a16      	ldr	r2, [pc, #88]	@ (800159c <HAL_ADC_MspInit+0x80>)
 8001542:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001546:	6193      	str	r3, [r2, #24]
 8001548:	4b14      	ldr	r3, [pc, #80]	@ (800159c <HAL_ADC_MspInit+0x80>)
 800154a:	699b      	ldr	r3, [r3, #24]
 800154c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001550:	60fb      	str	r3, [r7, #12]
 8001552:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001554:	4b11      	ldr	r3, [pc, #68]	@ (800159c <HAL_ADC_MspInit+0x80>)
 8001556:	699b      	ldr	r3, [r3, #24]
 8001558:	4a10      	ldr	r2, [pc, #64]	@ (800159c <HAL_ADC_MspInit+0x80>)
 800155a:	f043 0308 	orr.w	r3, r3, #8
 800155e:	6193      	str	r3, [r2, #24]
 8001560:	4b0e      	ldr	r3, [pc, #56]	@ (800159c <HAL_ADC_MspInit+0x80>)
 8001562:	699b      	ldr	r3, [r3, #24]
 8001564:	f003 0308 	and.w	r3, r3, #8
 8001568:	60bb      	str	r3, [r7, #8]
 800156a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800156c:	2301      	movs	r3, #1
 800156e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001570:	2303      	movs	r3, #3
 8001572:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001574:	f107 0310 	add.w	r3, r7, #16
 8001578:	4619      	mov	r1, r3
 800157a:	4809      	ldr	r0, [pc, #36]	@ (80015a0 <HAL_ADC_MspInit+0x84>)
 800157c:	f000 ffe8 	bl	8002550 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001580:	2200      	movs	r2, #0
 8001582:	2100      	movs	r1, #0
 8001584:	2012      	movs	r0, #18
 8001586:	f000 ffa0 	bl	80024ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800158a:	2012      	movs	r0, #18
 800158c:	f000 ffb9 	bl	8002502 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001590:	bf00      	nop
 8001592:	3720      	adds	r7, #32
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	40012400 	.word	0x40012400
 800159c:	40021000 	.word	0x40021000
 80015a0:	40010c00 	.word	0x40010c00

080015a4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a13      	ldr	r2, [pc, #76]	@ (8001600 <HAL_RTC_MspInit+0x5c>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d120      	bne.n	80015f8 <HAL_RTC_MspInit+0x54>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80015b6:	f001 f979 	bl	80028ac <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80015ba:	4b12      	ldr	r3, [pc, #72]	@ (8001604 <HAL_RTC_MspInit+0x60>)
 80015bc:	69db      	ldr	r3, [r3, #28]
 80015be:	4a11      	ldr	r2, [pc, #68]	@ (8001604 <HAL_RTC_MspInit+0x60>)
 80015c0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80015c4:	61d3      	str	r3, [r2, #28]
 80015c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001604 <HAL_RTC_MspInit+0x60>)
 80015c8:	69db      	ldr	r3, [r3, #28]
 80015ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80015ce:	60fb      	str	r3, [r7, #12]
 80015d0:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80015d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001608 <HAL_RTC_MspInit+0x64>)
 80015d4:	2201      	movs	r2, #1
 80015d6:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 80015d8:	2200      	movs	r2, #0
 80015da:	2100      	movs	r1, #0
 80015dc:	2003      	movs	r0, #3
 80015de:	f000 ff74 	bl	80024ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 80015e2:	2003      	movs	r0, #3
 80015e4:	f000 ff8d 	bl	8002502 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80015e8:	2200      	movs	r2, #0
 80015ea:	2100      	movs	r1, #0
 80015ec:	2029      	movs	r0, #41	@ 0x29
 80015ee:	f000 ff6c 	bl	80024ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80015f2:	2029      	movs	r0, #41	@ 0x29
 80015f4:	f000 ff85 	bl	8002502 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80015f8:	bf00      	nop
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	40002800 	.word	0x40002800
 8001604:	40021000 	.word	0x40021000
 8001608:	4242043c 	.word	0x4242043c

0800160c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b088      	sub	sp, #32
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001614:	f107 0310 	add.w	r3, r7, #16
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	605a      	str	r2, [r3, #4]
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a1b      	ldr	r2, [pc, #108]	@ (8001694 <HAL_SPI_MspInit+0x88>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d12f      	bne.n	800168c <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800162c:	4b1a      	ldr	r3, [pc, #104]	@ (8001698 <HAL_SPI_MspInit+0x8c>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	4a19      	ldr	r2, [pc, #100]	@ (8001698 <HAL_SPI_MspInit+0x8c>)
 8001632:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001636:	6193      	str	r3, [r2, #24]
 8001638:	4b17      	ldr	r3, [pc, #92]	@ (8001698 <HAL_SPI_MspInit+0x8c>)
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001640:	60fb      	str	r3, [r7, #12]
 8001642:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001644:	4b14      	ldr	r3, [pc, #80]	@ (8001698 <HAL_SPI_MspInit+0x8c>)
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	4a13      	ldr	r2, [pc, #76]	@ (8001698 <HAL_SPI_MspInit+0x8c>)
 800164a:	f043 0304 	orr.w	r3, r3, #4
 800164e:	6193      	str	r3, [r2, #24]
 8001650:	4b11      	ldr	r3, [pc, #68]	@ (8001698 <HAL_SPI_MspInit+0x8c>)
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	f003 0304 	and.w	r3, r3, #4
 8001658:	60bb      	str	r3, [r7, #8]
 800165a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800165c:	23a0      	movs	r3, #160	@ 0xa0
 800165e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001660:	2302      	movs	r3, #2
 8001662:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001664:	2303      	movs	r3, #3
 8001666:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001668:	f107 0310 	add.w	r3, r7, #16
 800166c:	4619      	mov	r1, r3
 800166e:	480b      	ldr	r0, [pc, #44]	@ (800169c <HAL_SPI_MspInit+0x90>)
 8001670:	f000 ff6e 	bl	8002550 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001674:	2340      	movs	r3, #64	@ 0x40
 8001676:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001680:	f107 0310 	add.w	r3, r7, #16
 8001684:	4619      	mov	r1, r3
 8001686:	4805      	ldr	r0, [pc, #20]	@ (800169c <HAL_SPI_MspInit+0x90>)
 8001688:	f000 ff62 	bl	8002550 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800168c:	bf00      	nop
 800168e:	3720      	adds	r7, #32
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	40013000 	.word	0x40013000
 8001698:	40021000 	.word	0x40021000
 800169c:	40010800 	.word	0x40010800

080016a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016a4:	bf00      	nop
 80016a6:	e7fd      	b.n	80016a4 <NMI_Handler+0x4>

080016a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ac:	bf00      	nop
 80016ae:	e7fd      	b.n	80016ac <HardFault_Handler+0x4>

080016b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016b4:	bf00      	nop
 80016b6:	e7fd      	b.n	80016b4 <MemManage_Handler+0x4>

080016b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016bc:	bf00      	nop
 80016be:	e7fd      	b.n	80016bc <BusFault_Handler+0x4>

080016c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016c4:	bf00      	nop
 80016c6:	e7fd      	b.n	80016c4 <UsageFault_Handler+0x4>

080016c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016cc:	bf00      	nop
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bc80      	pop	{r7}
 80016d2:	4770      	bx	lr

080016d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016d8:	bf00      	nop
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr

080016e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016e4:	bf00      	nop
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bc80      	pop	{r7}
 80016ea:	4770      	bx	lr

080016ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016f0:	f000 f8f0 	bl	80018d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 80016f4:	f000 ff1f 	bl	8002536 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 80016f8:	bf00      	nop
 80016fa:	bd80      	pop	{r7, pc}

080016fc <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */
	if (RTC->CRL & RTC_CRL_SECF)
 8001700:	4b0b      	ldr	r3, [pc, #44]	@ (8001730 <RTC_IRQHandler+0x34>)
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	2b00      	cmp	r3, #0
 800170a:	d00c      	beq.n	8001726 <RTC_IRQHandler+0x2a>
			{
		     RTC->CRL &= ~RTC_CRL_SECF;    //сбросить флаг (обязательно!!!)
 800170c:	4b08      	ldr	r3, [pc, #32]	@ (8001730 <RTC_IRQHandler+0x34>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	4a07      	ldr	r2, [pc, #28]	@ (8001730 <RTC_IRQHandler+0x34>)
 8001712:	f023 0301 	bic.w	r3, r3, #1
 8001716:	6053      	str	r3, [r2, #4]
		     //HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
		     rtc_tick++;
 8001718:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <RTC_IRQHandler+0x38>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	b2db      	uxtb	r3, r3
 800171e:	3301      	adds	r3, #1
 8001720:	b2da      	uxtb	r2, r3
 8001722:	4b04      	ldr	r3, [pc, #16]	@ (8001734 <RTC_IRQHandler+0x38>)
 8001724:	701a      	strb	r2, [r3, #0]
		  }
  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8001726:	4804      	ldr	r0, [pc, #16]	@ (8001738 <RTC_IRQHandler+0x3c>)
 8001728:	f002 fc0e 	bl	8003f48 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 800172c:	bf00      	nop
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40002800 	.word	0x40002800
 8001734:	20000930 	.word	0x20000930
 8001738:	200008c4 	.word	0x200008c4

0800173c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */
	if(hadc1.Instance == ADC1){
 8001740:	4b0b      	ldr	r3, [pc, #44]	@ (8001770 <ADC1_2_IRQHandler+0x34>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a0b      	ldr	r2, [pc, #44]	@ (8001774 <ADC1_2_IRQHandler+0x38>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d10c      	bne.n	8001764 <ADC1_2_IRQHandler+0x28>
		adc1_value_thermistor = HAL_ADC_GetValue(&hadc1);
 800174a:	4809      	ldr	r0, [pc, #36]	@ (8001770 <ADC1_2_IRQHandler+0x34>)
 800174c:	f000 fabc 	bl	8001cc8 <HAL_ADC_GetValue>
 8001750:	4603      	mov	r3, r0
 8001752:	b29a      	uxth	r2, r3
 8001754:	4b08      	ldr	r3, [pc, #32]	@ (8001778 <ADC1_2_IRQHandler+0x3c>)
 8001756:	801a      	strh	r2, [r3, #0]
		HAL_ADC_Stop(&hadc1);
 8001758:	4805      	ldr	r0, [pc, #20]	@ (8001770 <ADC1_2_IRQHandler+0x34>)
 800175a:	f000 f9d3 	bl	8001b04 <HAL_ADC_Stop>
		adc1_tick=1;
 800175e:	4b07      	ldr	r3, [pc, #28]	@ (800177c <ADC1_2_IRQHandler+0x40>)
 8001760:	2201      	movs	r2, #1
 8001762:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001764:	4802      	ldr	r0, [pc, #8]	@ (8001770 <ADC1_2_IRQHandler+0x34>)
 8001766:	f000 fabb 	bl	8001ce0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20000894 	.word	0x20000894
 8001774:	40012400 	.word	0x40012400
 8001778:	20000932 	.word	0x20000932
 800177c:	20000931 	.word	0x20000931

08001780 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001784:	4802      	ldr	r0, [pc, #8]	@ (8001790 <RTC_Alarm_IRQHandler+0x10>)
 8001786:	f002 f90b 	bl	80039a0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	200008c4 	.word	0x200008c4

08001794 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b086      	sub	sp, #24
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800179c:	4a14      	ldr	r2, [pc, #80]	@ (80017f0 <_sbrk+0x5c>)
 800179e:	4b15      	ldr	r3, [pc, #84]	@ (80017f4 <_sbrk+0x60>)
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017a8:	4b13      	ldr	r3, [pc, #76]	@ (80017f8 <_sbrk+0x64>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d102      	bne.n	80017b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017b0:	4b11      	ldr	r3, [pc, #68]	@ (80017f8 <_sbrk+0x64>)
 80017b2:	4a12      	ldr	r2, [pc, #72]	@ (80017fc <_sbrk+0x68>)
 80017b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017b6:	4b10      	ldr	r3, [pc, #64]	@ (80017f8 <_sbrk+0x64>)
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4413      	add	r3, r2
 80017be:	693a      	ldr	r2, [r7, #16]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d207      	bcs.n	80017d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017c4:	f002 ff00 	bl	80045c8 <__errno>
 80017c8:	4603      	mov	r3, r0
 80017ca:	220c      	movs	r2, #12
 80017cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80017d2:	e009      	b.n	80017e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017d4:	4b08      	ldr	r3, [pc, #32]	@ (80017f8 <_sbrk+0x64>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017da:	4b07      	ldr	r3, [pc, #28]	@ (80017f8 <_sbrk+0x64>)
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4413      	add	r3, r2
 80017e2:	4a05      	ldr	r2, [pc, #20]	@ (80017f8 <_sbrk+0x64>)
 80017e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017e6:	68fb      	ldr	r3, [r7, #12]
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	3718      	adds	r7, #24
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	20002800 	.word	0x20002800
 80017f4:	00000400 	.word	0x00000400
 80017f8:	20000940 	.word	0x20000940
 80017fc:	20000a90 	.word	0x20000a90

08001800 <Reset_Handler>:
Reset_Handler:

/* Call the clock system initialization function.*    bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001800:	480b      	ldr	r0, [pc, #44]	@ (8001830 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001802:	490c      	ldr	r1, [pc, #48]	@ (8001834 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001804:	4a0c      	ldr	r2, [pc, #48]	@ (8001838 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001806:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001808:	e002      	b.n	8001810 <LoopCopyDataInit>

0800180a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800180a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800180c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800180e:	3304      	adds	r3, #4

08001810 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001810:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001812:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001814:	d3f9      	bcc.n	800180a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001816:	4a09      	ldr	r2, [pc, #36]	@ (800183c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001818:	4c09      	ldr	r4, [pc, #36]	@ (8001840 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800181a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800181c:	e001      	b.n	8001822 <LoopFillZerobss>

0800181e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800181e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001820:	3204      	adds	r2, #4

08001822 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001822:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001824:	d3fb      	bcc.n	800181e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001826:	f002 fed5 	bl	80045d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800182a:	f7ff fb67 	bl	8000efc <main>
  bx lr
 800182e:	4770      	bx	lr
  ldr r0, =_sdata
 8001830:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001834:	20000478 	.word	0x20000478
  ldr r2, =_sidata
 8001838:	08005240 	.word	0x08005240
  ldr r2, =_sbss
 800183c:	20000478 	.word	0x20000478
  ldr r4, =_ebss
 8001840:	20000a90 	.word	0x20000a90

08001844 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001844:	e7fe      	b.n	8001844 <CAN1_RX1_IRQHandler>
	...

08001848 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800184c:	4b08      	ldr	r3, [pc, #32]	@ (8001870 <HAL_Init+0x28>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a07      	ldr	r2, [pc, #28]	@ (8001870 <HAL_Init+0x28>)
 8001852:	f043 0310 	orr.w	r3, r3, #16
 8001856:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001858:	2003      	movs	r0, #3
 800185a:	f000 fe2b 	bl	80024b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800185e:	200f      	movs	r0, #15
 8001860:	f000 f808 	bl	8001874 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001864:	f7ff fe28 	bl	80014b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001868:	2300      	movs	r3, #0
}
 800186a:	4618      	mov	r0, r3
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40022000 	.word	0x40022000

08001874 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800187c:	4b12      	ldr	r3, [pc, #72]	@ (80018c8 <HAL_InitTick+0x54>)
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	4b12      	ldr	r3, [pc, #72]	@ (80018cc <HAL_InitTick+0x58>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	4619      	mov	r1, r3
 8001886:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800188a:	fbb3 f3f1 	udiv	r3, r3, r1
 800188e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001892:	4618      	mov	r0, r3
 8001894:	f000 fe43 	bl	800251e <HAL_SYSTICK_Config>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e00e      	b.n	80018c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2b0f      	cmp	r3, #15
 80018a6:	d80a      	bhi.n	80018be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018a8:	2200      	movs	r2, #0
 80018aa:	6879      	ldr	r1, [r7, #4]
 80018ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80018b0:	f000 fe0b 	bl	80024ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018b4:	4a06      	ldr	r2, [pc, #24]	@ (80018d0 <HAL_InitTick+0x5c>)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018ba:	2300      	movs	r3, #0
 80018bc:	e000      	b.n	80018c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	2000041c 	.word	0x2000041c
 80018cc:	20000424 	.word	0x20000424
 80018d0:	20000420 	.word	0x20000420

080018d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018d8:	4b05      	ldr	r3, [pc, #20]	@ (80018f0 <HAL_IncTick+0x1c>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	461a      	mov	r2, r3
 80018de:	4b05      	ldr	r3, [pc, #20]	@ (80018f4 <HAL_IncTick+0x20>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4413      	add	r3, r2
 80018e4:	4a03      	ldr	r2, [pc, #12]	@ (80018f4 <HAL_IncTick+0x20>)
 80018e6:	6013      	str	r3, [r2, #0]
}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr
 80018f0:	20000424 	.word	0x20000424
 80018f4:	20000944 	.word	0x20000944

080018f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  return uwTick;
 80018fc:	4b02      	ldr	r3, [pc, #8]	@ (8001908 <HAL_GetTick+0x10>)
 80018fe:	681b      	ldr	r3, [r3, #0]
}
 8001900:	4618      	mov	r0, r3
 8001902:	46bd      	mov	sp, r7
 8001904:	bc80      	pop	{r7}
 8001906:	4770      	bx	lr
 8001908:	20000944 	.word	0x20000944

0800190c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001914:	f7ff fff0 	bl	80018f8 <HAL_GetTick>
 8001918:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001924:	d005      	beq.n	8001932 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001926:	4b0a      	ldr	r3, [pc, #40]	@ (8001950 <HAL_Delay+0x44>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	461a      	mov	r2, r3
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	4413      	add	r3, r2
 8001930:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001932:	bf00      	nop
 8001934:	f7ff ffe0 	bl	80018f8 <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	68fa      	ldr	r2, [r7, #12]
 8001940:	429a      	cmp	r2, r3
 8001942:	d8f7      	bhi.n	8001934 <HAL_Delay+0x28>
  {
  }
}
 8001944:	bf00      	nop
 8001946:	bf00      	nop
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	20000424 	.word	0x20000424

08001954 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b086      	sub	sp, #24
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800195c:	2300      	movs	r3, #0
 800195e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001960:	2300      	movs	r3, #0
 8001962:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001964:	2300      	movs	r3, #0
 8001966:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001968:	2300      	movs	r3, #0
 800196a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d101      	bne.n	8001976 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e0be      	b.n	8001af4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001980:	2b00      	cmp	r3, #0
 8001982:	d109      	bne.n	8001998 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001992:	6878      	ldr	r0, [r7, #4]
 8001994:	f7ff fdc2 	bl	800151c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001998:	6878      	ldr	r0, [r7, #4]
 800199a:	f000 fbc5 	bl	8002128 <ADC_ConversionStop_Disable>
 800199e:	4603      	mov	r3, r0
 80019a0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019a6:	f003 0310 	and.w	r3, r3, #16
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	f040 8099 	bne.w	8001ae2 <HAL_ADC_Init+0x18e>
 80019b0:	7dfb      	ldrb	r3, [r7, #23]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	f040 8095 	bne.w	8001ae2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019bc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80019c0:	f023 0302 	bic.w	r3, r3, #2
 80019c4:	f043 0202 	orr.w	r2, r3, #2
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019d4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	7b1b      	ldrb	r3, [r3, #12]
 80019da:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80019dc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019de:	68ba      	ldr	r2, [r7, #8]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80019ec:	d003      	beq.n	80019f6 <HAL_ADC_Init+0xa2>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d102      	bne.n	80019fc <HAL_ADC_Init+0xa8>
 80019f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019fa:	e000      	b.n	80019fe <HAL_ADC_Init+0xaa>
 80019fc:	2300      	movs	r3, #0
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	7d1b      	ldrb	r3, [r3, #20]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d119      	bne.n	8001a40 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	7b1b      	ldrb	r3, [r3, #12]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d109      	bne.n	8001a28 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	3b01      	subs	r3, #1
 8001a1a:	035a      	lsls	r2, r3, #13
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a24:	613b      	str	r3, [r7, #16]
 8001a26:	e00b      	b.n	8001a40 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a2c:	f043 0220 	orr.w	r2, r3, #32
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a38:	f043 0201 	orr.w	r2, r3, #1
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	430a      	orrs	r2, r1
 8001a52:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	689a      	ldr	r2, [r3, #8]
 8001a5a:	4b28      	ldr	r3, [pc, #160]	@ (8001afc <HAL_ADC_Init+0x1a8>)
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	6812      	ldr	r2, [r2, #0]
 8001a62:	68b9      	ldr	r1, [r7, #8]
 8001a64:	430b      	orrs	r3, r1
 8001a66:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a70:	d003      	beq.n	8001a7a <HAL_ADC_Init+0x126>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d104      	bne.n	8001a84 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	691b      	ldr	r3, [r3, #16]
 8001a7e:	3b01      	subs	r3, #1
 8001a80:	051b      	lsls	r3, r3, #20
 8001a82:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a8a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	68fa      	ldr	r2, [r7, #12]
 8001a94:	430a      	orrs	r2, r1
 8001a96:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	689a      	ldr	r2, [r3, #8]
 8001a9e:	4b18      	ldr	r3, [pc, #96]	@ (8001b00 <HAL_ADC_Init+0x1ac>)
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	68ba      	ldr	r2, [r7, #8]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d10b      	bne.n	8001ac0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab2:	f023 0303 	bic.w	r3, r3, #3
 8001ab6:	f043 0201 	orr.w	r2, r3, #1
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001abe:	e018      	b.n	8001af2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ac4:	f023 0312 	bic.w	r3, r3, #18
 8001ac8:	f043 0210 	orr.w	r2, r3, #16
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ad4:	f043 0201 	orr.w	r2, r3, #1
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ae0:	e007      	b.n	8001af2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ae6:	f043 0210 	orr.w	r2, r3, #16
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001af2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3718      	adds	r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	ffe1f7fd 	.word	0xffe1f7fd
 8001b00:	ff1f0efe 	.word	0xff1f0efe

08001b04 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b084      	sub	sp, #16
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d101      	bne.n	8001b1e <HAL_ADC_Stop+0x1a>
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	e01a      	b.n	8001b54 <HAL_ADC_Stop+0x50>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2201      	movs	r2, #1
 8001b22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f000 fafe 	bl	8002128 <ADC_ConversionStop_Disable>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001b30:	7bfb      	ldrb	r3, [r7, #15]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d109      	bne.n	8001b4a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b3a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b3e:	f023 0301 	bic.w	r3, r3, #1
 8001b42:	f043 0201 	orr.w	r2, r3, #1
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001b52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3710      	adds	r7, #16
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b64:	2300      	movs	r3, #0
 8001b66:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d101      	bne.n	8001b76 <HAL_ADC_Start_IT+0x1a>
 8001b72:	2302      	movs	r3, #2
 8001b74:	e0a0      	b.n	8001cb8 <HAL_ADC_Start_IT+0x15c>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2201      	movs	r2, #1
 8001b7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f000 fa78 	bl	8002074 <ADC_Enable>
 8001b84:	4603      	mov	r3, r0
 8001b86:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001b88:	7bfb      	ldrb	r3, [r7, #15]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	f040 808f 	bne.w	8001cae <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b94:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001b98:	f023 0301 	bic.w	r3, r3, #1
 8001b9c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a45      	ldr	r2, [pc, #276]	@ (8001cc0 <HAL_ADC_Start_IT+0x164>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d105      	bne.n	8001bba <HAL_ADC_Start_IT+0x5e>
 8001bae:	4b45      	ldr	r3, [pc, #276]	@ (8001cc4 <HAL_ADC_Start_IT+0x168>)
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d115      	bne.n	8001be6 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bbe:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d026      	beq.n	8001c22 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001bdc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001be4:	e01d      	b.n	8001c22 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bea:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a33      	ldr	r2, [pc, #204]	@ (8001cc4 <HAL_ADC_Start_IT+0x168>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d004      	beq.n	8001c06 <HAL_ADC_Start_IT+0xaa>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a2f      	ldr	r2, [pc, #188]	@ (8001cc0 <HAL_ADC_Start_IT+0x164>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d10d      	bne.n	8001c22 <HAL_ADC_Start_IT+0xc6>
 8001c06:	4b2f      	ldr	r3, [pc, #188]	@ (8001cc4 <HAL_ADC_Start_IT+0x168>)
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d007      	beq.n	8001c22 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c16:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001c1a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d006      	beq.n	8001c3c <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c32:	f023 0206 	bic.w	r2, r3, #6
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c3a:	e002      	b.n	8001c42 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2200      	movs	r2, #0
 8001c46:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f06f 0202 	mvn.w	r2, #2
 8001c52:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	685a      	ldr	r2, [r3, #4]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f042 0220 	orr.w	r2, r2, #32
 8001c62:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001c6e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001c72:	d113      	bne.n	8001c9c <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001c78:	4a11      	ldr	r2, [pc, #68]	@ (8001cc0 <HAL_ADC_Start_IT+0x164>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d105      	bne.n	8001c8a <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001c7e:	4b11      	ldr	r3, [pc, #68]	@ (8001cc4 <HAL_ADC_Start_IT+0x168>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d108      	bne.n	8001c9c <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	689a      	ldr	r2, [r3, #8]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001c98:	609a      	str	r2, [r3, #8]
 8001c9a:	e00c      	b.n	8001cb6 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	689a      	ldr	r2, [r3, #8]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	e003      	b.n	8001cb6 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3710      	adds	r7, #16
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	40012800 	.word	0x40012800
 8001cc4:	40012400 	.word	0x40012400

08001cc8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	370c      	adds	r7, #12
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bc80      	pop	{r7}
 8001cde:	4770      	bx	lr

08001ce0 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	f003 0320 	and.w	r3, r3, #32
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d03e      	beq.n	8001d80 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	f003 0302 	and.w	r3, r3, #2
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d039      	beq.n	8001d80 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d10:	f003 0310 	and.w	r3, r3, #16
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d105      	bne.n	8001d24 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d1c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001d2e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001d32:	d11d      	bne.n	8001d70 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d119      	bne.n	8001d70 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	685a      	ldr	r2, [r3, #4]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f022 0220 	bic.w	r2, r2, #32
 8001d4a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d50:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d105      	bne.n	8001d70 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d68:	f043 0201 	orr.w	r2, r3, #1
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f000 f874 	bl	8001e5e <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f06f 0212 	mvn.w	r2, #18
 8001d7e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d04d      	beq.n	8001e26 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	f003 0304 	and.w	r3, r3, #4
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d048      	beq.n	8001e26 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d98:	f003 0310 	and.w	r3, r3, #16
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d105      	bne.n	8001dac <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001da4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001db6:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8001dba:	d012      	beq.n	8001de2 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d125      	bne.n	8001e16 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001dd4:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001dd8:	d11d      	bne.n	8001e16 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d119      	bne.n	8001e16 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	685a      	ldr	r2, [r3, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001df0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d105      	bne.n	8001e16 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e0e:	f043 0201 	orr.w	r2, r3, #1
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f000 fa76 	bl	8002308 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f06f 020c 	mvn.w	r2, #12
 8001e24:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d012      	beq.n	8001e56 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	f003 0301 	and.w	r3, r3, #1
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d00d      	beq.n	8001e56 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e3e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f000 f812 	bl	8001e70 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f06f 0201 	mvn.w	r2, #1
 8001e54:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001e56:	bf00      	nop
 8001e58:	3710      	adds	r7, #16
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b083      	sub	sp, #12
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001e66:	bf00      	nop
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bc80      	pop	{r7}
 8001e6e:	4770      	bx	lr

08001e70 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001e78:	bf00      	nop
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bc80      	pop	{r7}
 8001e80:	4770      	bx	lr
	...

08001e84 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001e84:	b480      	push	{r7}
 8001e86:	b085      	sub	sp, #20
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001e92:	2300      	movs	r3, #0
 8001e94:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d101      	bne.n	8001ea4 <HAL_ADC_ConfigChannel+0x20>
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	e0dc      	b.n	800205e <HAL_ADC_ConfigChannel+0x1da>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	2b06      	cmp	r3, #6
 8001eb2:	d81c      	bhi.n	8001eee <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	685a      	ldr	r2, [r3, #4]
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	4413      	add	r3, r2
 8001ec4:	3b05      	subs	r3, #5
 8001ec6:	221f      	movs	r2, #31
 8001ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ecc:	43db      	mvns	r3, r3
 8001ece:	4019      	ands	r1, r3
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	6818      	ldr	r0, [r3, #0]
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685a      	ldr	r2, [r3, #4]
 8001ed8:	4613      	mov	r3, r2
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	4413      	add	r3, r2
 8001ede:	3b05      	subs	r3, #5
 8001ee0:	fa00 f203 	lsl.w	r2, r0, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	635a      	str	r2, [r3, #52]	@ 0x34
 8001eec:	e03c      	b.n	8001f68 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	2b0c      	cmp	r3, #12
 8001ef4:	d81c      	bhi.n	8001f30 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	4613      	mov	r3, r2
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	4413      	add	r3, r2
 8001f06:	3b23      	subs	r3, #35	@ 0x23
 8001f08:	221f      	movs	r2, #31
 8001f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0e:	43db      	mvns	r3, r3
 8001f10:	4019      	ands	r1, r3
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	6818      	ldr	r0, [r3, #0]
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	685a      	ldr	r2, [r3, #4]
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	4413      	add	r3, r2
 8001f20:	3b23      	subs	r3, #35	@ 0x23
 8001f22:	fa00 f203 	lsl.w	r2, r0, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f2e:	e01b      	b.n	8001f68 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685a      	ldr	r2, [r3, #4]
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	4413      	add	r3, r2
 8001f40:	3b41      	subs	r3, #65	@ 0x41
 8001f42:	221f      	movs	r2, #31
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	4019      	ands	r1, r3
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	6818      	ldr	r0, [r3, #0]
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685a      	ldr	r2, [r3, #4]
 8001f54:	4613      	mov	r3, r2
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	4413      	add	r3, r2
 8001f5a:	3b41      	subs	r3, #65	@ 0x41
 8001f5c:	fa00 f203 	lsl.w	r2, r0, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	430a      	orrs	r2, r1
 8001f66:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2b09      	cmp	r3, #9
 8001f6e:	d91c      	bls.n	8001faa <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	68d9      	ldr	r1, [r3, #12]
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	4413      	add	r3, r2
 8001f80:	3b1e      	subs	r3, #30
 8001f82:	2207      	movs	r2, #7
 8001f84:	fa02 f303 	lsl.w	r3, r2, r3
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	4019      	ands	r1, r3
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	6898      	ldr	r0, [r3, #8]
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	4613      	mov	r3, r2
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	4413      	add	r3, r2
 8001f9a:	3b1e      	subs	r3, #30
 8001f9c:	fa00 f203 	lsl.w	r2, r0, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	60da      	str	r2, [r3, #12]
 8001fa8:	e019      	b.n	8001fde <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	6919      	ldr	r1, [r3, #16]
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	4613      	mov	r3, r2
 8001fb6:	005b      	lsls	r3, r3, #1
 8001fb8:	4413      	add	r3, r2
 8001fba:	2207      	movs	r2, #7
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	43db      	mvns	r3, r3
 8001fc2:	4019      	ands	r1, r3
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	6898      	ldr	r0, [r3, #8]
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	4613      	mov	r3, r2
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	4413      	add	r3, r2
 8001fd2:	fa00 f203 	lsl.w	r2, r0, r3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	430a      	orrs	r2, r1
 8001fdc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2b10      	cmp	r3, #16
 8001fe4:	d003      	beq.n	8001fee <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001fea:	2b11      	cmp	r3, #17
 8001fec:	d132      	bne.n	8002054 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a1d      	ldr	r2, [pc, #116]	@ (8002068 <HAL_ADC_ConfigChannel+0x1e4>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d125      	bne.n	8002044 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d126      	bne.n	8002054 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	689a      	ldr	r2, [r3, #8]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002014:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	2b10      	cmp	r3, #16
 800201c:	d11a      	bne.n	8002054 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800201e:	4b13      	ldr	r3, [pc, #76]	@ (800206c <HAL_ADC_ConfigChannel+0x1e8>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a13      	ldr	r2, [pc, #76]	@ (8002070 <HAL_ADC_ConfigChannel+0x1ec>)
 8002024:	fba2 2303 	umull	r2, r3, r2, r3
 8002028:	0c9a      	lsrs	r2, r3, #18
 800202a:	4613      	mov	r3, r2
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	4413      	add	r3, r2
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002034:	e002      	b.n	800203c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	3b01      	subs	r3, #1
 800203a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d1f9      	bne.n	8002036 <HAL_ADC_ConfigChannel+0x1b2>
 8002042:	e007      	b.n	8002054 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002048:	f043 0220 	orr.w	r2, r3, #32
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2200      	movs	r2, #0
 8002058:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800205c:	7bfb      	ldrb	r3, [r7, #15]
}
 800205e:	4618      	mov	r0, r3
 8002060:	3714      	adds	r7, #20
 8002062:	46bd      	mov	sp, r7
 8002064:	bc80      	pop	{r7}
 8002066:	4770      	bx	lr
 8002068:	40012400 	.word	0x40012400
 800206c:	2000041c 	.word	0x2000041c
 8002070:	431bde83 	.word	0x431bde83

08002074 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800207c:	2300      	movs	r3, #0
 800207e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002080:	2300      	movs	r3, #0
 8002082:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	f003 0301 	and.w	r3, r3, #1
 800208e:	2b01      	cmp	r3, #1
 8002090:	d040      	beq.n	8002114 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	689a      	ldr	r2, [r3, #8]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f042 0201 	orr.w	r2, r2, #1
 80020a0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020a2:	4b1f      	ldr	r3, [pc, #124]	@ (8002120 <ADC_Enable+0xac>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a1f      	ldr	r2, [pc, #124]	@ (8002124 <ADC_Enable+0xb0>)
 80020a8:	fba2 2303 	umull	r2, r3, r2, r3
 80020ac:	0c9b      	lsrs	r3, r3, #18
 80020ae:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80020b0:	e002      	b.n	80020b8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	3b01      	subs	r3, #1
 80020b6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1f9      	bne.n	80020b2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80020be:	f7ff fc1b 	bl	80018f8 <HAL_GetTick>
 80020c2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80020c4:	e01f      	b.n	8002106 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80020c6:	f7ff fc17 	bl	80018f8 <HAL_GetTick>
 80020ca:	4602      	mov	r2, r0
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d918      	bls.n	8002106 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d011      	beq.n	8002106 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e6:	f043 0210 	orr.w	r2, r3, #16
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020f2:	f043 0201 	orr.w	r2, r3, #1
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e007      	b.n	8002116 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	f003 0301 	and.w	r3, r3, #1
 8002110:	2b01      	cmp	r3, #1
 8002112:	d1d8      	bne.n	80020c6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3710      	adds	r7, #16
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	2000041c 	.word	0x2000041c
 8002124:	431bde83 	.word	0x431bde83

08002128 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002130:	2300      	movs	r3, #0
 8002132:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	f003 0301 	and.w	r3, r3, #1
 800213e:	2b01      	cmp	r3, #1
 8002140:	d12e      	bne.n	80021a0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	689a      	ldr	r2, [r3, #8]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f022 0201 	bic.w	r2, r2, #1
 8002150:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002152:	f7ff fbd1 	bl	80018f8 <HAL_GetTick>
 8002156:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002158:	e01b      	b.n	8002192 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800215a:	f7ff fbcd 	bl	80018f8 <HAL_GetTick>
 800215e:	4602      	mov	r2, r0
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	2b02      	cmp	r3, #2
 8002166:	d914      	bls.n	8002192 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	2b01      	cmp	r3, #1
 8002174:	d10d      	bne.n	8002192 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800217a:	f043 0210 	orr.w	r2, r3, #16
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002186:	f043 0201 	orr.w	r2, r3, #1
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e007      	b.n	80021a2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	2b01      	cmp	r3, #1
 800219e:	d0dc      	beq.n	800215a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
	...

080021ac <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80021ac:	b590      	push	{r4, r7, lr}
 80021ae:	b087      	sub	sp, #28
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021b4:	2300      	movs	r3, #0
 80021b6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80021b8:	2300      	movs	r3, #0
 80021ba:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d101      	bne.n	80021ca <HAL_ADCEx_Calibration_Start+0x1e>
 80021c6:	2302      	movs	r3, #2
 80021c8:	e097      	b.n	80022fa <HAL_ADCEx_Calibration_Start+0x14e>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2201      	movs	r2, #1
 80021ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f7ff ffa8 	bl	8002128 <ADC_ConversionStop_Disable>
 80021d8:	4603      	mov	r3, r0
 80021da:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f7ff ff49 	bl	8002074 <ADC_Enable>
 80021e2:	4603      	mov	r3, r0
 80021e4:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80021e6:	7dfb      	ldrb	r3, [r7, #23]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	f040 8081 	bne.w	80022f0 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80021f6:	f023 0302 	bic.w	r3, r3, #2
 80021fa:	f043 0202 	orr.w	r2, r3, #2
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002202:	4b40      	ldr	r3, [pc, #256]	@ (8002304 <HAL_ADCEx_Calibration_Start+0x158>)
 8002204:	681c      	ldr	r4, [r3, #0]
 8002206:	2002      	movs	r0, #2
 8002208:	f001 f80e 	bl	8003228 <HAL_RCCEx_GetPeriphCLKFreq>
 800220c:	4603      	mov	r3, r0
 800220e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002212:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002214:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002216:	e002      	b.n	800221e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	3b01      	subs	r3, #1
 800221c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1f9      	bne.n	8002218 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	689a      	ldr	r2, [r3, #8]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f042 0208 	orr.w	r2, r2, #8
 8002232:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002234:	f7ff fb60 	bl	80018f8 <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800223a:	e01b      	b.n	8002274 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800223c:	f7ff fb5c 	bl	80018f8 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b0a      	cmp	r3, #10
 8002248:	d914      	bls.n	8002274 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	f003 0308 	and.w	r3, r3, #8
 8002254:	2b00      	cmp	r3, #0
 8002256:	d00d      	beq.n	8002274 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800225c:	f023 0312 	bic.w	r3, r3, #18
 8002260:	f043 0210 	orr.w	r2, r3, #16
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e042      	b.n	80022fa <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	f003 0308 	and.w	r3, r3, #8
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1dc      	bne.n	800223c <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	689a      	ldr	r2, [r3, #8]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f042 0204 	orr.w	r2, r2, #4
 8002290:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002292:	f7ff fb31 	bl	80018f8 <HAL_GetTick>
 8002296:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002298:	e01b      	b.n	80022d2 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800229a:	f7ff fb2d 	bl	80018f8 <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	2b0a      	cmp	r3, #10
 80022a6:	d914      	bls.n	80022d2 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	f003 0304 	and.w	r3, r3, #4
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d00d      	beq.n	80022d2 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ba:	f023 0312 	bic.w	r3, r3, #18
 80022be:	f043 0210 	orr.w	r2, r3, #16
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e013      	b.n	80022fa <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d1dc      	bne.n	800229a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022e4:	f023 0303 	bic.w	r3, r3, #3
 80022e8:	f043 0201 	orr.w	r2, r3, #1
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2200      	movs	r2, #0
 80022f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80022f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	371c      	adds	r7, #28
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd90      	pop	{r4, r7, pc}
 8002302:	bf00      	nop
 8002304:	2000041c 	.word	0x2000041c

08002308 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	bc80      	pop	{r7}
 8002318:	4770      	bx	lr
	...

0800231c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800231c:	b480      	push	{r7}
 800231e:	b085      	sub	sp, #20
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f003 0307 	and.w	r3, r3, #7
 800232a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800232c:	4b0c      	ldr	r3, [pc, #48]	@ (8002360 <__NVIC_SetPriorityGrouping+0x44>)
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002332:	68ba      	ldr	r2, [r7, #8]
 8002334:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002338:	4013      	ands	r3, r2
 800233a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002344:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002348:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800234c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800234e:	4a04      	ldr	r2, [pc, #16]	@ (8002360 <__NVIC_SetPriorityGrouping+0x44>)
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	60d3      	str	r3, [r2, #12]
}
 8002354:	bf00      	nop
 8002356:	3714      	adds	r7, #20
 8002358:	46bd      	mov	sp, r7
 800235a:	bc80      	pop	{r7}
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	e000ed00 	.word	0xe000ed00

08002364 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002368:	4b04      	ldr	r3, [pc, #16]	@ (800237c <__NVIC_GetPriorityGrouping+0x18>)
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	0a1b      	lsrs	r3, r3, #8
 800236e:	f003 0307 	and.w	r3, r3, #7
}
 8002372:	4618      	mov	r0, r3
 8002374:	46bd      	mov	sp, r7
 8002376:	bc80      	pop	{r7}
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop
 800237c:	e000ed00 	.word	0xe000ed00

08002380 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	4603      	mov	r3, r0
 8002388:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800238a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238e:	2b00      	cmp	r3, #0
 8002390:	db0b      	blt.n	80023aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002392:	79fb      	ldrb	r3, [r7, #7]
 8002394:	f003 021f 	and.w	r2, r3, #31
 8002398:	4906      	ldr	r1, [pc, #24]	@ (80023b4 <__NVIC_EnableIRQ+0x34>)
 800239a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800239e:	095b      	lsrs	r3, r3, #5
 80023a0:	2001      	movs	r0, #1
 80023a2:	fa00 f202 	lsl.w	r2, r0, r2
 80023a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023aa:	bf00      	nop
 80023ac:	370c      	adds	r7, #12
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bc80      	pop	{r7}
 80023b2:	4770      	bx	lr
 80023b4:	e000e100 	.word	0xe000e100

080023b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	4603      	mov	r3, r0
 80023c0:	6039      	str	r1, [r7, #0]
 80023c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	db0a      	blt.n	80023e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	b2da      	uxtb	r2, r3
 80023d0:	490c      	ldr	r1, [pc, #48]	@ (8002404 <__NVIC_SetPriority+0x4c>)
 80023d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d6:	0112      	lsls	r2, r2, #4
 80023d8:	b2d2      	uxtb	r2, r2
 80023da:	440b      	add	r3, r1
 80023dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023e0:	e00a      	b.n	80023f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	4908      	ldr	r1, [pc, #32]	@ (8002408 <__NVIC_SetPriority+0x50>)
 80023e8:	79fb      	ldrb	r3, [r7, #7]
 80023ea:	f003 030f 	and.w	r3, r3, #15
 80023ee:	3b04      	subs	r3, #4
 80023f0:	0112      	lsls	r2, r2, #4
 80023f2:	b2d2      	uxtb	r2, r2
 80023f4:	440b      	add	r3, r1
 80023f6:	761a      	strb	r2, [r3, #24]
}
 80023f8:	bf00      	nop
 80023fa:	370c      	adds	r7, #12
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bc80      	pop	{r7}
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop
 8002404:	e000e100 	.word	0xe000e100
 8002408:	e000ed00 	.word	0xe000ed00

0800240c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800240c:	b480      	push	{r7}
 800240e:	b089      	sub	sp, #36	@ 0x24
 8002410:	af00      	add	r7, sp, #0
 8002412:	60f8      	str	r0, [r7, #12]
 8002414:	60b9      	str	r1, [r7, #8]
 8002416:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f003 0307 	and.w	r3, r3, #7
 800241e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	f1c3 0307 	rsb	r3, r3, #7
 8002426:	2b04      	cmp	r3, #4
 8002428:	bf28      	it	cs
 800242a:	2304      	movcs	r3, #4
 800242c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	3304      	adds	r3, #4
 8002432:	2b06      	cmp	r3, #6
 8002434:	d902      	bls.n	800243c <NVIC_EncodePriority+0x30>
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	3b03      	subs	r3, #3
 800243a:	e000      	b.n	800243e <NVIC_EncodePriority+0x32>
 800243c:	2300      	movs	r3, #0
 800243e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002440:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	fa02 f303 	lsl.w	r3, r2, r3
 800244a:	43da      	mvns	r2, r3
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	401a      	ands	r2, r3
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002454:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	fa01 f303 	lsl.w	r3, r1, r3
 800245e:	43d9      	mvns	r1, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002464:	4313      	orrs	r3, r2
         );
}
 8002466:	4618      	mov	r0, r3
 8002468:	3724      	adds	r7, #36	@ 0x24
 800246a:	46bd      	mov	sp, r7
 800246c:	bc80      	pop	{r7}
 800246e:	4770      	bx	lr

08002470 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	3b01      	subs	r3, #1
 800247c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002480:	d301      	bcc.n	8002486 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002482:	2301      	movs	r3, #1
 8002484:	e00f      	b.n	80024a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002486:	4a0a      	ldr	r2, [pc, #40]	@ (80024b0 <SysTick_Config+0x40>)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	3b01      	subs	r3, #1
 800248c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800248e:	210f      	movs	r1, #15
 8002490:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002494:	f7ff ff90 	bl	80023b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002498:	4b05      	ldr	r3, [pc, #20]	@ (80024b0 <SysTick_Config+0x40>)
 800249a:	2200      	movs	r2, #0
 800249c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800249e:	4b04      	ldr	r3, [pc, #16]	@ (80024b0 <SysTick_Config+0x40>)
 80024a0:	2207      	movs	r2, #7
 80024a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024a4:	2300      	movs	r3, #0
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3708      	adds	r7, #8
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	e000e010 	.word	0xe000e010

080024b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f7ff ff2d 	bl	800231c <__NVIC_SetPriorityGrouping>
}
 80024c2:	bf00      	nop
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}

080024ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024ca:	b580      	push	{r7, lr}
 80024cc:	b086      	sub	sp, #24
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	4603      	mov	r3, r0
 80024d2:	60b9      	str	r1, [r7, #8]
 80024d4:	607a      	str	r2, [r7, #4]
 80024d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024d8:	2300      	movs	r3, #0
 80024da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024dc:	f7ff ff42 	bl	8002364 <__NVIC_GetPriorityGrouping>
 80024e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	68b9      	ldr	r1, [r7, #8]
 80024e6:	6978      	ldr	r0, [r7, #20]
 80024e8:	f7ff ff90 	bl	800240c <NVIC_EncodePriority>
 80024ec:	4602      	mov	r2, r0
 80024ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024f2:	4611      	mov	r1, r2
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7ff ff5f 	bl	80023b8 <__NVIC_SetPriority>
}
 80024fa:	bf00      	nop
 80024fc:	3718      	adds	r7, #24
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002502:	b580      	push	{r7, lr}
 8002504:	b082      	sub	sp, #8
 8002506:	af00      	add	r7, sp, #0
 8002508:	4603      	mov	r3, r0
 800250a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800250c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff ff35 	bl	8002380 <__NVIC_EnableIRQ>
}
 8002516:	bf00      	nop
 8002518:	3708      	adds	r7, #8
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b082      	sub	sp, #8
 8002522:	af00      	add	r7, sp, #0
 8002524:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f7ff ffa2 	bl	8002470 <SysTick_Config>
 800252c:	4603      	mov	r3, r0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3708      	adds	r7, #8
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}

08002536 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002536:	b580      	push	{r7, lr}
 8002538:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800253a:	f000 f802 	bl	8002542 <HAL_SYSTICK_Callback>
}
 800253e:	bf00      	nop
 8002540:	bd80      	pop	{r7, pc}

08002542 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002542:	b480      	push	{r7}
 8002544:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002546:	bf00      	nop
 8002548:	46bd      	mov	sp, r7
 800254a:	bc80      	pop	{r7}
 800254c:	4770      	bx	lr
	...

08002550 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002550:	b480      	push	{r7}
 8002552:	b08b      	sub	sp, #44	@ 0x2c
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800255a:	2300      	movs	r3, #0
 800255c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800255e:	2300      	movs	r3, #0
 8002560:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002562:	e161      	b.n	8002828 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002564:	2201      	movs	r2, #1
 8002566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002568:	fa02 f303 	lsl.w	r3, r2, r3
 800256c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	69fa      	ldr	r2, [r7, #28]
 8002574:	4013      	ands	r3, r2
 8002576:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	429a      	cmp	r2, r3
 800257e:	f040 8150 	bne.w	8002822 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	4a97      	ldr	r2, [pc, #604]	@ (80027e4 <HAL_GPIO_Init+0x294>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d05e      	beq.n	800264a <HAL_GPIO_Init+0xfa>
 800258c:	4a95      	ldr	r2, [pc, #596]	@ (80027e4 <HAL_GPIO_Init+0x294>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d875      	bhi.n	800267e <HAL_GPIO_Init+0x12e>
 8002592:	4a95      	ldr	r2, [pc, #596]	@ (80027e8 <HAL_GPIO_Init+0x298>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d058      	beq.n	800264a <HAL_GPIO_Init+0xfa>
 8002598:	4a93      	ldr	r2, [pc, #588]	@ (80027e8 <HAL_GPIO_Init+0x298>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d86f      	bhi.n	800267e <HAL_GPIO_Init+0x12e>
 800259e:	4a93      	ldr	r2, [pc, #588]	@ (80027ec <HAL_GPIO_Init+0x29c>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d052      	beq.n	800264a <HAL_GPIO_Init+0xfa>
 80025a4:	4a91      	ldr	r2, [pc, #580]	@ (80027ec <HAL_GPIO_Init+0x29c>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d869      	bhi.n	800267e <HAL_GPIO_Init+0x12e>
 80025aa:	4a91      	ldr	r2, [pc, #580]	@ (80027f0 <HAL_GPIO_Init+0x2a0>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d04c      	beq.n	800264a <HAL_GPIO_Init+0xfa>
 80025b0:	4a8f      	ldr	r2, [pc, #572]	@ (80027f0 <HAL_GPIO_Init+0x2a0>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d863      	bhi.n	800267e <HAL_GPIO_Init+0x12e>
 80025b6:	4a8f      	ldr	r2, [pc, #572]	@ (80027f4 <HAL_GPIO_Init+0x2a4>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d046      	beq.n	800264a <HAL_GPIO_Init+0xfa>
 80025bc:	4a8d      	ldr	r2, [pc, #564]	@ (80027f4 <HAL_GPIO_Init+0x2a4>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d85d      	bhi.n	800267e <HAL_GPIO_Init+0x12e>
 80025c2:	2b12      	cmp	r3, #18
 80025c4:	d82a      	bhi.n	800261c <HAL_GPIO_Init+0xcc>
 80025c6:	2b12      	cmp	r3, #18
 80025c8:	d859      	bhi.n	800267e <HAL_GPIO_Init+0x12e>
 80025ca:	a201      	add	r2, pc, #4	@ (adr r2, 80025d0 <HAL_GPIO_Init+0x80>)
 80025cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d0:	0800264b 	.word	0x0800264b
 80025d4:	08002625 	.word	0x08002625
 80025d8:	08002637 	.word	0x08002637
 80025dc:	08002679 	.word	0x08002679
 80025e0:	0800267f 	.word	0x0800267f
 80025e4:	0800267f 	.word	0x0800267f
 80025e8:	0800267f 	.word	0x0800267f
 80025ec:	0800267f 	.word	0x0800267f
 80025f0:	0800267f 	.word	0x0800267f
 80025f4:	0800267f 	.word	0x0800267f
 80025f8:	0800267f 	.word	0x0800267f
 80025fc:	0800267f 	.word	0x0800267f
 8002600:	0800267f 	.word	0x0800267f
 8002604:	0800267f 	.word	0x0800267f
 8002608:	0800267f 	.word	0x0800267f
 800260c:	0800267f 	.word	0x0800267f
 8002610:	0800267f 	.word	0x0800267f
 8002614:	0800262d 	.word	0x0800262d
 8002618:	08002641 	.word	0x08002641
 800261c:	4a76      	ldr	r2, [pc, #472]	@ (80027f8 <HAL_GPIO_Init+0x2a8>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d013      	beq.n	800264a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002622:	e02c      	b.n	800267e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	623b      	str	r3, [r7, #32]
          break;
 800262a:	e029      	b.n	8002680 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	3304      	adds	r3, #4
 8002632:	623b      	str	r3, [r7, #32]
          break;
 8002634:	e024      	b.n	8002680 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	3308      	adds	r3, #8
 800263c:	623b      	str	r3, [r7, #32]
          break;
 800263e:	e01f      	b.n	8002680 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	330c      	adds	r3, #12
 8002646:	623b      	str	r3, [r7, #32]
          break;
 8002648:	e01a      	b.n	8002680 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d102      	bne.n	8002658 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002652:	2304      	movs	r3, #4
 8002654:	623b      	str	r3, [r7, #32]
          break;
 8002656:	e013      	b.n	8002680 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	2b01      	cmp	r3, #1
 800265e:	d105      	bne.n	800266c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002660:	2308      	movs	r3, #8
 8002662:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	69fa      	ldr	r2, [r7, #28]
 8002668:	611a      	str	r2, [r3, #16]
          break;
 800266a:	e009      	b.n	8002680 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800266c:	2308      	movs	r3, #8
 800266e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	69fa      	ldr	r2, [r7, #28]
 8002674:	615a      	str	r2, [r3, #20]
          break;
 8002676:	e003      	b.n	8002680 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002678:	2300      	movs	r3, #0
 800267a:	623b      	str	r3, [r7, #32]
          break;
 800267c:	e000      	b.n	8002680 <HAL_GPIO_Init+0x130>
          break;
 800267e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	2bff      	cmp	r3, #255	@ 0xff
 8002684:	d801      	bhi.n	800268a <HAL_GPIO_Init+0x13a>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	e001      	b.n	800268e <HAL_GPIO_Init+0x13e>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	3304      	adds	r3, #4
 800268e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	2bff      	cmp	r3, #255	@ 0xff
 8002694:	d802      	bhi.n	800269c <HAL_GPIO_Init+0x14c>
 8002696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	e002      	b.n	80026a2 <HAL_GPIO_Init+0x152>
 800269c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800269e:	3b08      	subs	r3, #8
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	210f      	movs	r1, #15
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	fa01 f303 	lsl.w	r3, r1, r3
 80026b0:	43db      	mvns	r3, r3
 80026b2:	401a      	ands	r2, r3
 80026b4:	6a39      	ldr	r1, [r7, #32]
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	fa01 f303 	lsl.w	r3, r1, r3
 80026bc:	431a      	orrs	r2, r3
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	f000 80a9 	beq.w	8002822 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80026d0:	4b4a      	ldr	r3, [pc, #296]	@ (80027fc <HAL_GPIO_Init+0x2ac>)
 80026d2:	699b      	ldr	r3, [r3, #24]
 80026d4:	4a49      	ldr	r2, [pc, #292]	@ (80027fc <HAL_GPIO_Init+0x2ac>)
 80026d6:	f043 0301 	orr.w	r3, r3, #1
 80026da:	6193      	str	r3, [r2, #24]
 80026dc:	4b47      	ldr	r3, [pc, #284]	@ (80027fc <HAL_GPIO_Init+0x2ac>)
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	f003 0301 	and.w	r3, r3, #1
 80026e4:	60bb      	str	r3, [r7, #8]
 80026e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80026e8:	4a45      	ldr	r2, [pc, #276]	@ (8002800 <HAL_GPIO_Init+0x2b0>)
 80026ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ec:	089b      	lsrs	r3, r3, #2
 80026ee:	3302      	adds	r3, #2
 80026f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80026f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f8:	f003 0303 	and.w	r3, r3, #3
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	220f      	movs	r2, #15
 8002700:	fa02 f303 	lsl.w	r3, r2, r3
 8002704:	43db      	mvns	r3, r3
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	4013      	ands	r3, r2
 800270a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	4a3d      	ldr	r2, [pc, #244]	@ (8002804 <HAL_GPIO_Init+0x2b4>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d00d      	beq.n	8002730 <HAL_GPIO_Init+0x1e0>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	4a3c      	ldr	r2, [pc, #240]	@ (8002808 <HAL_GPIO_Init+0x2b8>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d007      	beq.n	800272c <HAL_GPIO_Init+0x1dc>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	4a3b      	ldr	r2, [pc, #236]	@ (800280c <HAL_GPIO_Init+0x2bc>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d101      	bne.n	8002728 <HAL_GPIO_Init+0x1d8>
 8002724:	2302      	movs	r3, #2
 8002726:	e004      	b.n	8002732 <HAL_GPIO_Init+0x1e2>
 8002728:	2303      	movs	r3, #3
 800272a:	e002      	b.n	8002732 <HAL_GPIO_Init+0x1e2>
 800272c:	2301      	movs	r3, #1
 800272e:	e000      	b.n	8002732 <HAL_GPIO_Init+0x1e2>
 8002730:	2300      	movs	r3, #0
 8002732:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002734:	f002 0203 	and.w	r2, r2, #3
 8002738:	0092      	lsls	r2, r2, #2
 800273a:	4093      	lsls	r3, r2
 800273c:	68fa      	ldr	r2, [r7, #12]
 800273e:	4313      	orrs	r3, r2
 8002740:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002742:	492f      	ldr	r1, [pc, #188]	@ (8002800 <HAL_GPIO_Init+0x2b0>)
 8002744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002746:	089b      	lsrs	r3, r3, #2
 8002748:	3302      	adds	r3, #2
 800274a:	68fa      	ldr	r2, [r7, #12]
 800274c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002758:	2b00      	cmp	r3, #0
 800275a:	d006      	beq.n	800276a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800275c:	4b2c      	ldr	r3, [pc, #176]	@ (8002810 <HAL_GPIO_Init+0x2c0>)
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	492b      	ldr	r1, [pc, #172]	@ (8002810 <HAL_GPIO_Init+0x2c0>)
 8002762:	69bb      	ldr	r3, [r7, #24]
 8002764:	4313      	orrs	r3, r2
 8002766:	608b      	str	r3, [r1, #8]
 8002768:	e006      	b.n	8002778 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800276a:	4b29      	ldr	r3, [pc, #164]	@ (8002810 <HAL_GPIO_Init+0x2c0>)
 800276c:	689a      	ldr	r2, [r3, #8]
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	43db      	mvns	r3, r3
 8002772:	4927      	ldr	r1, [pc, #156]	@ (8002810 <HAL_GPIO_Init+0x2c0>)
 8002774:	4013      	ands	r3, r2
 8002776:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002780:	2b00      	cmp	r3, #0
 8002782:	d006      	beq.n	8002792 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002784:	4b22      	ldr	r3, [pc, #136]	@ (8002810 <HAL_GPIO_Init+0x2c0>)
 8002786:	68da      	ldr	r2, [r3, #12]
 8002788:	4921      	ldr	r1, [pc, #132]	@ (8002810 <HAL_GPIO_Init+0x2c0>)
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	4313      	orrs	r3, r2
 800278e:	60cb      	str	r3, [r1, #12]
 8002790:	e006      	b.n	80027a0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002792:	4b1f      	ldr	r3, [pc, #124]	@ (8002810 <HAL_GPIO_Init+0x2c0>)
 8002794:	68da      	ldr	r2, [r3, #12]
 8002796:	69bb      	ldr	r3, [r7, #24]
 8002798:	43db      	mvns	r3, r3
 800279a:	491d      	ldr	r1, [pc, #116]	@ (8002810 <HAL_GPIO_Init+0x2c0>)
 800279c:	4013      	ands	r3, r2
 800279e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d006      	beq.n	80027ba <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80027ac:	4b18      	ldr	r3, [pc, #96]	@ (8002810 <HAL_GPIO_Init+0x2c0>)
 80027ae:	685a      	ldr	r2, [r3, #4]
 80027b0:	4917      	ldr	r1, [pc, #92]	@ (8002810 <HAL_GPIO_Init+0x2c0>)
 80027b2:	69bb      	ldr	r3, [r7, #24]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	604b      	str	r3, [r1, #4]
 80027b8:	e006      	b.n	80027c8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80027ba:	4b15      	ldr	r3, [pc, #84]	@ (8002810 <HAL_GPIO_Init+0x2c0>)
 80027bc:	685a      	ldr	r2, [r3, #4]
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	43db      	mvns	r3, r3
 80027c2:	4913      	ldr	r1, [pc, #76]	@ (8002810 <HAL_GPIO_Init+0x2c0>)
 80027c4:	4013      	ands	r3, r2
 80027c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d01f      	beq.n	8002814 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80027d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002810 <HAL_GPIO_Init+0x2c0>)
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	490d      	ldr	r1, [pc, #52]	@ (8002810 <HAL_GPIO_Init+0x2c0>)
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	4313      	orrs	r3, r2
 80027de:	600b      	str	r3, [r1, #0]
 80027e0:	e01f      	b.n	8002822 <HAL_GPIO_Init+0x2d2>
 80027e2:	bf00      	nop
 80027e4:	10320000 	.word	0x10320000
 80027e8:	10310000 	.word	0x10310000
 80027ec:	10220000 	.word	0x10220000
 80027f0:	10210000 	.word	0x10210000
 80027f4:	10120000 	.word	0x10120000
 80027f8:	10110000 	.word	0x10110000
 80027fc:	40021000 	.word	0x40021000
 8002800:	40010000 	.word	0x40010000
 8002804:	40010800 	.word	0x40010800
 8002808:	40010c00 	.word	0x40010c00
 800280c:	40011000 	.word	0x40011000
 8002810:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002814:	4b0b      	ldr	r3, [pc, #44]	@ (8002844 <HAL_GPIO_Init+0x2f4>)
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	69bb      	ldr	r3, [r7, #24]
 800281a:	43db      	mvns	r3, r3
 800281c:	4909      	ldr	r1, [pc, #36]	@ (8002844 <HAL_GPIO_Init+0x2f4>)
 800281e:	4013      	ands	r3, r2
 8002820:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002824:	3301      	adds	r3, #1
 8002826:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800282e:	fa22 f303 	lsr.w	r3, r2, r3
 8002832:	2b00      	cmp	r3, #0
 8002834:	f47f ae96 	bne.w	8002564 <HAL_GPIO_Init+0x14>
  }
}
 8002838:	bf00      	nop
 800283a:	bf00      	nop
 800283c:	372c      	adds	r7, #44	@ 0x2c
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr
 8002844:	40010400 	.word	0x40010400

08002848 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	460b      	mov	r3, r1
 8002852:	807b      	strh	r3, [r7, #2]
 8002854:	4613      	mov	r3, r2
 8002856:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002858:	787b      	ldrb	r3, [r7, #1]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d003      	beq.n	8002866 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800285e:	887a      	ldrh	r2, [r7, #2]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002864:	e003      	b.n	800286e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002866:	887b      	ldrh	r3, [r7, #2]
 8002868:	041a      	lsls	r2, r3, #16
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	611a      	str	r2, [r3, #16]
}
 800286e:	bf00      	nop
 8002870:	370c      	adds	r7, #12
 8002872:	46bd      	mov	sp, r7
 8002874:	bc80      	pop	{r7}
 8002876:	4770      	bx	lr

08002878 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002878:	b480      	push	{r7}
 800287a:	b085      	sub	sp, #20
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	460b      	mov	r3, r1
 8002882:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800288a:	887a      	ldrh	r2, [r7, #2]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	4013      	ands	r3, r2
 8002890:	041a      	lsls	r2, r3, #16
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	43d9      	mvns	r1, r3
 8002896:	887b      	ldrh	r3, [r7, #2]
 8002898:	400b      	ands	r3, r1
 800289a:	431a      	orrs	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	611a      	str	r2, [r3, #16]
}
 80028a0:	bf00      	nop
 80028a2:	3714      	adds	r7, #20
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bc80      	pop	{r7}
 80028a8:	4770      	bx	lr
	...

080028ac <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80028b0:	4b03      	ldr	r3, [pc, #12]	@ (80028c0 <HAL_PWR_EnableBkUpAccess+0x14>)
 80028b2:	2201      	movs	r2, #1
 80028b4:	601a      	str	r2, [r3, #0]
}
 80028b6:	bf00      	nop
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bc80      	pop	{r7}
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	420e0020 	.word	0x420e0020

080028c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b086      	sub	sp, #24
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d101      	bne.n	80028d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e272      	b.n	8002dbc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	2b00      	cmp	r3, #0
 80028e0:	f000 8087 	beq.w	80029f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80028e4:	4b92      	ldr	r3, [pc, #584]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f003 030c 	and.w	r3, r3, #12
 80028ec:	2b04      	cmp	r3, #4
 80028ee:	d00c      	beq.n	800290a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80028f0:	4b8f      	ldr	r3, [pc, #572]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f003 030c 	and.w	r3, r3, #12
 80028f8:	2b08      	cmp	r3, #8
 80028fa:	d112      	bne.n	8002922 <HAL_RCC_OscConfig+0x5e>
 80028fc:	4b8c      	ldr	r3, [pc, #560]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002904:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002908:	d10b      	bne.n	8002922 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800290a:	4b89      	ldr	r3, [pc, #548]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d06c      	beq.n	80029f0 <HAL_RCC_OscConfig+0x12c>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d168      	bne.n	80029f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e24c      	b.n	8002dbc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800292a:	d106      	bne.n	800293a <HAL_RCC_OscConfig+0x76>
 800292c:	4b80      	ldr	r3, [pc, #512]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a7f      	ldr	r2, [pc, #508]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002932:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002936:	6013      	str	r3, [r2, #0]
 8002938:	e02e      	b.n	8002998 <HAL_RCC_OscConfig+0xd4>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d10c      	bne.n	800295c <HAL_RCC_OscConfig+0x98>
 8002942:	4b7b      	ldr	r3, [pc, #492]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a7a      	ldr	r2, [pc, #488]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002948:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800294c:	6013      	str	r3, [r2, #0]
 800294e:	4b78      	ldr	r3, [pc, #480]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a77      	ldr	r2, [pc, #476]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002954:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002958:	6013      	str	r3, [r2, #0]
 800295a:	e01d      	b.n	8002998 <HAL_RCC_OscConfig+0xd4>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002964:	d10c      	bne.n	8002980 <HAL_RCC_OscConfig+0xbc>
 8002966:	4b72      	ldr	r3, [pc, #456]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a71      	ldr	r2, [pc, #452]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 800296c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002970:	6013      	str	r3, [r2, #0]
 8002972:	4b6f      	ldr	r3, [pc, #444]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a6e      	ldr	r2, [pc, #440]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002978:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800297c:	6013      	str	r3, [r2, #0]
 800297e:	e00b      	b.n	8002998 <HAL_RCC_OscConfig+0xd4>
 8002980:	4b6b      	ldr	r3, [pc, #428]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a6a      	ldr	r2, [pc, #424]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002986:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800298a:	6013      	str	r3, [r2, #0]
 800298c:	4b68      	ldr	r3, [pc, #416]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a67      	ldr	r2, [pc, #412]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002992:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002996:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d013      	beq.n	80029c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029a0:	f7fe ffaa 	bl	80018f8 <HAL_GetTick>
 80029a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029a6:	e008      	b.n	80029ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029a8:	f7fe ffa6 	bl	80018f8 <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	2b64      	cmp	r3, #100	@ 0x64
 80029b4:	d901      	bls.n	80029ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e200      	b.n	8002dbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ba:	4b5d      	ldr	r3, [pc, #372]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d0f0      	beq.n	80029a8 <HAL_RCC_OscConfig+0xe4>
 80029c6:	e014      	b.n	80029f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c8:	f7fe ff96 	bl	80018f8 <HAL_GetTick>
 80029cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029ce:	e008      	b.n	80029e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029d0:	f7fe ff92 	bl	80018f8 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b64      	cmp	r3, #100	@ 0x64
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e1ec      	b.n	8002dbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029e2:	4b53      	ldr	r3, [pc, #332]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d1f0      	bne.n	80029d0 <HAL_RCC_OscConfig+0x10c>
 80029ee:	e000      	b.n	80029f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d063      	beq.n	8002ac6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80029fe:	4b4c      	ldr	r3, [pc, #304]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f003 030c 	and.w	r3, r3, #12
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d00b      	beq.n	8002a22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002a0a:	4b49      	ldr	r3, [pc, #292]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	f003 030c 	and.w	r3, r3, #12
 8002a12:	2b08      	cmp	r3, #8
 8002a14:	d11c      	bne.n	8002a50 <HAL_RCC_OscConfig+0x18c>
 8002a16:	4b46      	ldr	r3, [pc, #280]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d116      	bne.n	8002a50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a22:	4b43      	ldr	r3, [pc, #268]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0302 	and.w	r3, r3, #2
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d005      	beq.n	8002a3a <HAL_RCC_OscConfig+0x176>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	691b      	ldr	r3, [r3, #16]
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d001      	beq.n	8002a3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e1c0      	b.n	8002dbc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a3a:	4b3d      	ldr	r3, [pc, #244]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	695b      	ldr	r3, [r3, #20]
 8002a46:	00db      	lsls	r3, r3, #3
 8002a48:	4939      	ldr	r1, [pc, #228]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a4e:	e03a      	b.n	8002ac6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	691b      	ldr	r3, [r3, #16]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d020      	beq.n	8002a9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a58:	4b36      	ldr	r3, [pc, #216]	@ (8002b34 <HAL_RCC_OscConfig+0x270>)
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a5e:	f7fe ff4b 	bl	80018f8 <HAL_GetTick>
 8002a62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a64:	e008      	b.n	8002a78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a66:	f7fe ff47 	bl	80018f8 <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d901      	bls.n	8002a78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002a74:	2303      	movs	r3, #3
 8002a76:	e1a1      	b.n	8002dbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a78:	4b2d      	ldr	r3, [pc, #180]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0302 	and.w	r3, r3, #2
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d0f0      	beq.n	8002a66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a84:	4b2a      	ldr	r3, [pc, #168]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	695b      	ldr	r3, [r3, #20]
 8002a90:	00db      	lsls	r3, r3, #3
 8002a92:	4927      	ldr	r1, [pc, #156]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	600b      	str	r3, [r1, #0]
 8002a98:	e015      	b.n	8002ac6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a9a:	4b26      	ldr	r3, [pc, #152]	@ (8002b34 <HAL_RCC_OscConfig+0x270>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aa0:	f7fe ff2a 	bl	80018f8 <HAL_GetTick>
 8002aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002aa6:	e008      	b.n	8002aba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002aa8:	f7fe ff26 	bl	80018f8 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d901      	bls.n	8002aba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e180      	b.n	8002dbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002aba:	4b1d      	ldr	r3, [pc, #116]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1f0      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0308 	and.w	r3, r3, #8
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d03a      	beq.n	8002b48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d019      	beq.n	8002b0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ada:	4b17      	ldr	r3, [pc, #92]	@ (8002b38 <HAL_RCC_OscConfig+0x274>)
 8002adc:	2201      	movs	r2, #1
 8002ade:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ae0:	f7fe ff0a 	bl	80018f8 <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ae8:	f7fe ff06 	bl	80018f8 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e160      	b.n	8002dbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002afa:	4b0d      	ldr	r3, [pc, #52]	@ (8002b30 <HAL_RCC_OscConfig+0x26c>)
 8002afc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d0f0      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002b06:	2001      	movs	r0, #1
 8002b08:	f000 faba 	bl	8003080 <RCC_Delay>
 8002b0c:	e01c      	b.n	8002b48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b38 <HAL_RCC_OscConfig+0x274>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b14:	f7fe fef0 	bl	80018f8 <HAL_GetTick>
 8002b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b1a:	e00f      	b.n	8002b3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b1c:	f7fe feec 	bl	80018f8 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d908      	bls.n	8002b3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e146      	b.n	8002dbc <HAL_RCC_OscConfig+0x4f8>
 8002b2e:	bf00      	nop
 8002b30:	40021000 	.word	0x40021000
 8002b34:	42420000 	.word	0x42420000
 8002b38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b3c:	4b92      	ldr	r3, [pc, #584]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b40:	f003 0302 	and.w	r3, r3, #2
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d1e9      	bne.n	8002b1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0304 	and.w	r3, r3, #4
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	f000 80a6 	beq.w	8002ca2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b56:	2300      	movs	r3, #0
 8002b58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b5a:	4b8b      	ldr	r3, [pc, #556]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002b5c:	69db      	ldr	r3, [r3, #28]
 8002b5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d10d      	bne.n	8002b82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b66:	4b88      	ldr	r3, [pc, #544]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002b68:	69db      	ldr	r3, [r3, #28]
 8002b6a:	4a87      	ldr	r2, [pc, #540]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002b6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b70:	61d3      	str	r3, [r2, #28]
 8002b72:	4b85      	ldr	r3, [pc, #532]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002b74:	69db      	ldr	r3, [r3, #28]
 8002b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b7a:	60bb      	str	r3, [r7, #8]
 8002b7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b82:	4b82      	ldr	r3, [pc, #520]	@ (8002d8c <HAL_RCC_OscConfig+0x4c8>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d118      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b8e:	4b7f      	ldr	r3, [pc, #508]	@ (8002d8c <HAL_RCC_OscConfig+0x4c8>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a7e      	ldr	r2, [pc, #504]	@ (8002d8c <HAL_RCC_OscConfig+0x4c8>)
 8002b94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b9a:	f7fe fead 	bl	80018f8 <HAL_GetTick>
 8002b9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ba0:	e008      	b.n	8002bb4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ba2:	f7fe fea9 	bl	80018f8 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	2b64      	cmp	r3, #100	@ 0x64
 8002bae:	d901      	bls.n	8002bb4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	e103      	b.n	8002dbc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bb4:	4b75      	ldr	r3, [pc, #468]	@ (8002d8c <HAL_RCC_OscConfig+0x4c8>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d0f0      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d106      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x312>
 8002bc8:	4b6f      	ldr	r3, [pc, #444]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002bca:	6a1b      	ldr	r3, [r3, #32]
 8002bcc:	4a6e      	ldr	r2, [pc, #440]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002bce:	f043 0301 	orr.w	r3, r3, #1
 8002bd2:	6213      	str	r3, [r2, #32]
 8002bd4:	e02d      	b.n	8002c32 <HAL_RCC_OscConfig+0x36e>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d10c      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x334>
 8002bde:	4b6a      	ldr	r3, [pc, #424]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002be0:	6a1b      	ldr	r3, [r3, #32]
 8002be2:	4a69      	ldr	r2, [pc, #420]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002be4:	f023 0301 	bic.w	r3, r3, #1
 8002be8:	6213      	str	r3, [r2, #32]
 8002bea:	4b67      	ldr	r3, [pc, #412]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002bec:	6a1b      	ldr	r3, [r3, #32]
 8002bee:	4a66      	ldr	r2, [pc, #408]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002bf0:	f023 0304 	bic.w	r3, r3, #4
 8002bf4:	6213      	str	r3, [r2, #32]
 8002bf6:	e01c      	b.n	8002c32 <HAL_RCC_OscConfig+0x36e>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	2b05      	cmp	r3, #5
 8002bfe:	d10c      	bne.n	8002c1a <HAL_RCC_OscConfig+0x356>
 8002c00:	4b61      	ldr	r3, [pc, #388]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002c02:	6a1b      	ldr	r3, [r3, #32]
 8002c04:	4a60      	ldr	r2, [pc, #384]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002c06:	f043 0304 	orr.w	r3, r3, #4
 8002c0a:	6213      	str	r3, [r2, #32]
 8002c0c:	4b5e      	ldr	r3, [pc, #376]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002c0e:	6a1b      	ldr	r3, [r3, #32]
 8002c10:	4a5d      	ldr	r2, [pc, #372]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002c12:	f043 0301 	orr.w	r3, r3, #1
 8002c16:	6213      	str	r3, [r2, #32]
 8002c18:	e00b      	b.n	8002c32 <HAL_RCC_OscConfig+0x36e>
 8002c1a:	4b5b      	ldr	r3, [pc, #364]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002c1c:	6a1b      	ldr	r3, [r3, #32]
 8002c1e:	4a5a      	ldr	r2, [pc, #360]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002c20:	f023 0301 	bic.w	r3, r3, #1
 8002c24:	6213      	str	r3, [r2, #32]
 8002c26:	4b58      	ldr	r3, [pc, #352]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002c28:	6a1b      	ldr	r3, [r3, #32]
 8002c2a:	4a57      	ldr	r2, [pc, #348]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002c2c:	f023 0304 	bic.w	r3, r3, #4
 8002c30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d015      	beq.n	8002c66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c3a:	f7fe fe5d 	bl	80018f8 <HAL_GetTick>
 8002c3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c40:	e00a      	b.n	8002c58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c42:	f7fe fe59 	bl	80018f8 <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d901      	bls.n	8002c58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002c54:	2303      	movs	r3, #3
 8002c56:	e0b1      	b.n	8002dbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c58:	4b4b      	ldr	r3, [pc, #300]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002c5a:	6a1b      	ldr	r3, [r3, #32]
 8002c5c:	f003 0302 	and.w	r3, r3, #2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d0ee      	beq.n	8002c42 <HAL_RCC_OscConfig+0x37e>
 8002c64:	e014      	b.n	8002c90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c66:	f7fe fe47 	bl	80018f8 <HAL_GetTick>
 8002c6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c6c:	e00a      	b.n	8002c84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c6e:	f7fe fe43 	bl	80018f8 <HAL_GetTick>
 8002c72:	4602      	mov	r2, r0
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e09b      	b.n	8002dbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c84:	4b40      	ldr	r3, [pc, #256]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	f003 0302 	and.w	r3, r3, #2
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d1ee      	bne.n	8002c6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002c90:	7dfb      	ldrb	r3, [r7, #23]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d105      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c96:	4b3c      	ldr	r3, [pc, #240]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	4a3b      	ldr	r2, [pc, #236]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002c9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ca0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	69db      	ldr	r3, [r3, #28]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	f000 8087 	beq.w	8002dba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cac:	4b36      	ldr	r3, [pc, #216]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f003 030c 	and.w	r3, r3, #12
 8002cb4:	2b08      	cmp	r3, #8
 8002cb6:	d061      	beq.n	8002d7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	69db      	ldr	r3, [r3, #28]
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d146      	bne.n	8002d4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cc0:	4b33      	ldr	r3, [pc, #204]	@ (8002d90 <HAL_RCC_OscConfig+0x4cc>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc6:	f7fe fe17 	bl	80018f8 <HAL_GetTick>
 8002cca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ccc:	e008      	b.n	8002ce0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cce:	f7fe fe13 	bl	80018f8 <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d901      	bls.n	8002ce0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	e06d      	b.n	8002dbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ce0:	4b29      	ldr	r3, [pc, #164]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d1f0      	bne.n	8002cce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a1b      	ldr	r3, [r3, #32]
 8002cf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cf4:	d108      	bne.n	8002d08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002cf6:	4b24      	ldr	r3, [pc, #144]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	4921      	ldr	r1, [pc, #132]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002d04:	4313      	orrs	r3, r2
 8002d06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d08:	4b1f      	ldr	r3, [pc, #124]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6a19      	ldr	r1, [r3, #32]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d18:	430b      	orrs	r3, r1
 8002d1a:	491b      	ldr	r1, [pc, #108]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d20:	4b1b      	ldr	r3, [pc, #108]	@ (8002d90 <HAL_RCC_OscConfig+0x4cc>)
 8002d22:	2201      	movs	r2, #1
 8002d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d26:	f7fe fde7 	bl	80018f8 <HAL_GetTick>
 8002d2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d2c:	e008      	b.n	8002d40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d2e:	f7fe fde3 	bl	80018f8 <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d901      	bls.n	8002d40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e03d      	b.n	8002dbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d40:	4b11      	ldr	r3, [pc, #68]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d0f0      	beq.n	8002d2e <HAL_RCC_OscConfig+0x46a>
 8002d4c:	e035      	b.n	8002dba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d4e:	4b10      	ldr	r3, [pc, #64]	@ (8002d90 <HAL_RCC_OscConfig+0x4cc>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d54:	f7fe fdd0 	bl	80018f8 <HAL_GetTick>
 8002d58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d5a:	e008      	b.n	8002d6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d5c:	f7fe fdcc 	bl	80018f8 <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d901      	bls.n	8002d6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e026      	b.n	8002dbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d6e:	4b06      	ldr	r3, [pc, #24]	@ (8002d88 <HAL_RCC_OscConfig+0x4c4>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1f0      	bne.n	8002d5c <HAL_RCC_OscConfig+0x498>
 8002d7a:	e01e      	b.n	8002dba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	69db      	ldr	r3, [r3, #28]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d107      	bne.n	8002d94 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e019      	b.n	8002dbc <HAL_RCC_OscConfig+0x4f8>
 8002d88:	40021000 	.word	0x40021000
 8002d8c:	40007000 	.word	0x40007000
 8002d90:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002d94:	4b0b      	ldr	r3, [pc, #44]	@ (8002dc4 <HAL_RCC_OscConfig+0x500>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a1b      	ldr	r3, [r3, #32]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d106      	bne.n	8002db6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d001      	beq.n	8002dba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e000      	b.n	8002dbc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002dba:	2300      	movs	r3, #0
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3718      	adds	r7, #24
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	40021000 	.word	0x40021000

08002dc8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b084      	sub	sp, #16
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d101      	bne.n	8002ddc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e0d0      	b.n	8002f7e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ddc:	4b6a      	ldr	r3, [pc, #424]	@ (8002f88 <HAL_RCC_ClockConfig+0x1c0>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0307 	and.w	r3, r3, #7
 8002de4:	683a      	ldr	r2, [r7, #0]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d910      	bls.n	8002e0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dea:	4b67      	ldr	r3, [pc, #412]	@ (8002f88 <HAL_RCC_ClockConfig+0x1c0>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f023 0207 	bic.w	r2, r3, #7
 8002df2:	4965      	ldr	r1, [pc, #404]	@ (8002f88 <HAL_RCC_ClockConfig+0x1c0>)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dfa:	4b63      	ldr	r3, [pc, #396]	@ (8002f88 <HAL_RCC_ClockConfig+0x1c0>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0307 	and.w	r3, r3, #7
 8002e02:	683a      	ldr	r2, [r7, #0]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d001      	beq.n	8002e0c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e0b8      	b.n	8002f7e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0302 	and.w	r3, r3, #2
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d020      	beq.n	8002e5a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 0304 	and.w	r3, r3, #4
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d005      	beq.n	8002e30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e24:	4b59      	ldr	r3, [pc, #356]	@ (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	4a58      	ldr	r2, [pc, #352]	@ (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002e2a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e2e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0308 	and.w	r3, r3, #8
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d005      	beq.n	8002e48 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e3c:	4b53      	ldr	r3, [pc, #332]	@ (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	4a52      	ldr	r2, [pc, #328]	@ (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002e42:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002e46:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e48:	4b50      	ldr	r3, [pc, #320]	@ (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	494d      	ldr	r1, [pc, #308]	@ (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002e56:	4313      	orrs	r3, r2
 8002e58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d040      	beq.n	8002ee8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d107      	bne.n	8002e7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e6e:	4b47      	ldr	r3, [pc, #284]	@ (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d115      	bne.n	8002ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e07f      	b.n	8002f7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d107      	bne.n	8002e96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e86:	4b41      	ldr	r3, [pc, #260]	@ (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d109      	bne.n	8002ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e073      	b.n	8002f7e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e96:	4b3d      	ldr	r3, [pc, #244]	@ (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0302 	and.w	r3, r3, #2
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d101      	bne.n	8002ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e06b      	b.n	8002f7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ea6:	4b39      	ldr	r3, [pc, #228]	@ (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f023 0203 	bic.w	r2, r3, #3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	4936      	ldr	r1, [pc, #216]	@ (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002eb8:	f7fe fd1e 	bl	80018f8 <HAL_GetTick>
 8002ebc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ebe:	e00a      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ec0:	f7fe fd1a 	bl	80018f8 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d901      	bls.n	8002ed6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	e053      	b.n	8002f7e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ed6:	4b2d      	ldr	r3, [pc, #180]	@ (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f003 020c 	and.w	r2, r3, #12
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d1eb      	bne.n	8002ec0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ee8:	4b27      	ldr	r3, [pc, #156]	@ (8002f88 <HAL_RCC_ClockConfig+0x1c0>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0307 	and.w	r3, r3, #7
 8002ef0:	683a      	ldr	r2, [r7, #0]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d210      	bcs.n	8002f18 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ef6:	4b24      	ldr	r3, [pc, #144]	@ (8002f88 <HAL_RCC_ClockConfig+0x1c0>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f023 0207 	bic.w	r2, r3, #7
 8002efe:	4922      	ldr	r1, [pc, #136]	@ (8002f88 <HAL_RCC_ClockConfig+0x1c0>)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f06:	4b20      	ldr	r3, [pc, #128]	@ (8002f88 <HAL_RCC_ClockConfig+0x1c0>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0307 	and.w	r3, r3, #7
 8002f0e:	683a      	ldr	r2, [r7, #0]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d001      	beq.n	8002f18 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e032      	b.n	8002f7e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0304 	and.w	r3, r3, #4
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d008      	beq.n	8002f36 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f24:	4b19      	ldr	r3, [pc, #100]	@ (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	4916      	ldr	r1, [pc, #88]	@ (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002f32:	4313      	orrs	r3, r2
 8002f34:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0308 	and.w	r3, r3, #8
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d009      	beq.n	8002f56 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002f42:	4b12      	ldr	r3, [pc, #72]	@ (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	691b      	ldr	r3, [r3, #16]
 8002f4e:	00db      	lsls	r3, r3, #3
 8002f50:	490e      	ldr	r1, [pc, #56]	@ (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002f52:	4313      	orrs	r3, r2
 8002f54:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f56:	f000 f821 	bl	8002f9c <HAL_RCC_GetSysClockFreq>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f8c <HAL_RCC_ClockConfig+0x1c4>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	091b      	lsrs	r3, r3, #4
 8002f62:	f003 030f 	and.w	r3, r3, #15
 8002f66:	490a      	ldr	r1, [pc, #40]	@ (8002f90 <HAL_RCC_ClockConfig+0x1c8>)
 8002f68:	5ccb      	ldrb	r3, [r1, r3]
 8002f6a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f6e:	4a09      	ldr	r2, [pc, #36]	@ (8002f94 <HAL_RCC_ClockConfig+0x1cc>)
 8002f70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002f72:	4b09      	ldr	r3, [pc, #36]	@ (8002f98 <HAL_RCC_ClockConfig+0x1d0>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7fe fc7c 	bl	8001874 <HAL_InitTick>

  return HAL_OK;
 8002f7c:	2300      	movs	r3, #0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3710      	adds	r7, #16
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40022000 	.word	0x40022000
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	080051c4 	.word	0x080051c4
 8002f94:	2000041c 	.word	0x2000041c
 8002f98:	20000420 	.word	0x20000420

08002f9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b087      	sub	sp, #28
 8002fa0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	60fb      	str	r3, [r7, #12]
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	60bb      	str	r3, [r7, #8]
 8002faa:	2300      	movs	r3, #0
 8002fac:	617b      	str	r3, [r7, #20]
 8002fae:	2300      	movs	r3, #0
 8002fb0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002fb6:	4b1e      	ldr	r3, [pc, #120]	@ (8003030 <HAL_RCC_GetSysClockFreq+0x94>)
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f003 030c 	and.w	r3, r3, #12
 8002fc2:	2b04      	cmp	r3, #4
 8002fc4:	d002      	beq.n	8002fcc <HAL_RCC_GetSysClockFreq+0x30>
 8002fc6:	2b08      	cmp	r3, #8
 8002fc8:	d003      	beq.n	8002fd2 <HAL_RCC_GetSysClockFreq+0x36>
 8002fca:	e027      	b.n	800301c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002fcc:	4b19      	ldr	r3, [pc, #100]	@ (8003034 <HAL_RCC_GetSysClockFreq+0x98>)
 8002fce:	613b      	str	r3, [r7, #16]
      break;
 8002fd0:	e027      	b.n	8003022 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	0c9b      	lsrs	r3, r3, #18
 8002fd6:	f003 030f 	and.w	r3, r3, #15
 8002fda:	4a17      	ldr	r2, [pc, #92]	@ (8003038 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002fdc:	5cd3      	ldrb	r3, [r2, r3]
 8002fde:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d010      	beq.n	800300c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002fea:	4b11      	ldr	r3, [pc, #68]	@ (8003030 <HAL_RCC_GetSysClockFreq+0x94>)
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	0c5b      	lsrs	r3, r3, #17
 8002ff0:	f003 0301 	and.w	r3, r3, #1
 8002ff4:	4a11      	ldr	r2, [pc, #68]	@ (800303c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002ff6:	5cd3      	ldrb	r3, [r2, r3]
 8002ff8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4a0d      	ldr	r2, [pc, #52]	@ (8003034 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ffe:	fb03 f202 	mul.w	r2, r3, r2
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	fbb2 f3f3 	udiv	r3, r2, r3
 8003008:	617b      	str	r3, [r7, #20]
 800300a:	e004      	b.n	8003016 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a0c      	ldr	r2, [pc, #48]	@ (8003040 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003010:	fb02 f303 	mul.w	r3, r2, r3
 8003014:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	613b      	str	r3, [r7, #16]
      break;
 800301a:	e002      	b.n	8003022 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800301c:	4b05      	ldr	r3, [pc, #20]	@ (8003034 <HAL_RCC_GetSysClockFreq+0x98>)
 800301e:	613b      	str	r3, [r7, #16]
      break;
 8003020:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003022:	693b      	ldr	r3, [r7, #16]
}
 8003024:	4618      	mov	r0, r3
 8003026:	371c      	adds	r7, #28
 8003028:	46bd      	mov	sp, r7
 800302a:	bc80      	pop	{r7}
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	40021000 	.word	0x40021000
 8003034:	007a1200 	.word	0x007a1200
 8003038:	080051dc 	.word	0x080051dc
 800303c:	080051ec 	.word	0x080051ec
 8003040:	003d0900 	.word	0x003d0900

08003044 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003048:	4b02      	ldr	r3, [pc, #8]	@ (8003054 <HAL_RCC_GetHCLKFreq+0x10>)
 800304a:	681b      	ldr	r3, [r3, #0]
}
 800304c:	4618      	mov	r0, r3
 800304e:	46bd      	mov	sp, r7
 8003050:	bc80      	pop	{r7}
 8003052:	4770      	bx	lr
 8003054:	2000041c 	.word	0x2000041c

08003058 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800305c:	f7ff fff2 	bl	8003044 <HAL_RCC_GetHCLKFreq>
 8003060:	4602      	mov	r2, r0
 8003062:	4b05      	ldr	r3, [pc, #20]	@ (8003078 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	0adb      	lsrs	r3, r3, #11
 8003068:	f003 0307 	and.w	r3, r3, #7
 800306c:	4903      	ldr	r1, [pc, #12]	@ (800307c <HAL_RCC_GetPCLK2Freq+0x24>)
 800306e:	5ccb      	ldrb	r3, [r1, r3]
 8003070:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003074:	4618      	mov	r0, r3
 8003076:	bd80      	pop	{r7, pc}
 8003078:	40021000 	.word	0x40021000
 800307c:	080051d4 	.word	0x080051d4

08003080 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003080:	b480      	push	{r7}
 8003082:	b085      	sub	sp, #20
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003088:	4b0a      	ldr	r3, [pc, #40]	@ (80030b4 <RCC_Delay+0x34>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a0a      	ldr	r2, [pc, #40]	@ (80030b8 <RCC_Delay+0x38>)
 800308e:	fba2 2303 	umull	r2, r3, r2, r3
 8003092:	0a5b      	lsrs	r3, r3, #9
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	fb02 f303 	mul.w	r3, r2, r3
 800309a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800309c:	bf00      	nop
  }
  while (Delay --);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	1e5a      	subs	r2, r3, #1
 80030a2:	60fa      	str	r2, [r7, #12]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d1f9      	bne.n	800309c <RCC_Delay+0x1c>
}
 80030a8:	bf00      	nop
 80030aa:	bf00      	nop
 80030ac:	3714      	adds	r7, #20
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bc80      	pop	{r7}
 80030b2:	4770      	bx	lr
 80030b4:	2000041c 	.word	0x2000041c
 80030b8:	10624dd3 	.word	0x10624dd3

080030bc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b086      	sub	sp, #24
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80030c4:	2300      	movs	r3, #0
 80030c6:	613b      	str	r3, [r7, #16]
 80030c8:	2300      	movs	r3, #0
 80030ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0301 	and.w	r3, r3, #1
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d07d      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80030d8:	2300      	movs	r3, #0
 80030da:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030dc:	4b4f      	ldr	r3, [pc, #316]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030de:	69db      	ldr	r3, [r3, #28]
 80030e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d10d      	bne.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030e8:	4b4c      	ldr	r3, [pc, #304]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030ea:	69db      	ldr	r3, [r3, #28]
 80030ec:	4a4b      	ldr	r2, [pc, #300]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030f2:	61d3      	str	r3, [r2, #28]
 80030f4:	4b49      	ldr	r3, [pc, #292]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030f6:	69db      	ldr	r3, [r3, #28]
 80030f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030fc:	60bb      	str	r3, [r7, #8]
 80030fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003100:	2301      	movs	r3, #1
 8003102:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003104:	4b46      	ldr	r3, [pc, #280]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800310c:	2b00      	cmp	r3, #0
 800310e:	d118      	bne.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003110:	4b43      	ldr	r3, [pc, #268]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a42      	ldr	r2, [pc, #264]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003116:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800311a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800311c:	f7fe fbec 	bl	80018f8 <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003122:	e008      	b.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003124:	f7fe fbe8 	bl	80018f8 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b64      	cmp	r3, #100	@ 0x64
 8003130:	d901      	bls.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e06d      	b.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003136:	4b3a      	ldr	r3, [pc, #232]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800313e:	2b00      	cmp	r3, #0
 8003140:	d0f0      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003142:	4b36      	ldr	r3, [pc, #216]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003144:	6a1b      	ldr	r3, [r3, #32]
 8003146:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800314a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d02e      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800315a:	68fa      	ldr	r2, [r7, #12]
 800315c:	429a      	cmp	r2, r3
 800315e:	d027      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003160:	4b2e      	ldr	r3, [pc, #184]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003162:	6a1b      	ldr	r3, [r3, #32]
 8003164:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003168:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800316a:	4b2e      	ldr	r3, [pc, #184]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800316c:	2201      	movs	r2, #1
 800316e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003170:	4b2c      	ldr	r3, [pc, #176]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003172:	2200      	movs	r2, #0
 8003174:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003176:	4a29      	ldr	r2, [pc, #164]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b00      	cmp	r3, #0
 8003184:	d014      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003186:	f7fe fbb7 	bl	80018f8 <HAL_GetTick>
 800318a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800318c:	e00a      	b.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800318e:	f7fe fbb3 	bl	80018f8 <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	f241 3288 	movw	r2, #5000	@ 0x1388
 800319c:	4293      	cmp	r3, r2
 800319e:	d901      	bls.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	e036      	b.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031a4:	4b1d      	ldr	r3, [pc, #116]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031a6:	6a1b      	ldr	r3, [r3, #32]
 80031a8:	f003 0302 	and.w	r3, r3, #2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d0ee      	beq.n	800318e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031b0:	4b1a      	ldr	r3, [pc, #104]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031b2:	6a1b      	ldr	r3, [r3, #32]
 80031b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	4917      	ldr	r1, [pc, #92]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031be:	4313      	orrs	r3, r2
 80031c0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80031c2:	7dfb      	ldrb	r3, [r7, #23]
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d105      	bne.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031c8:	4b14      	ldr	r3, [pc, #80]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031ca:	69db      	ldr	r3, [r3, #28]
 80031cc:	4a13      	ldr	r2, [pc, #76]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031d2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0302 	and.w	r3, r3, #2
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d008      	beq.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80031e0:	4b0e      	ldr	r3, [pc, #56]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	490b      	ldr	r1, [pc, #44]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031ee:	4313      	orrs	r3, r2
 80031f0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0310 	and.w	r3, r3, #16
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d008      	beq.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031fe:	4b07      	ldr	r3, [pc, #28]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	4904      	ldr	r1, [pc, #16]	@ (800321c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800320c:	4313      	orrs	r3, r2
 800320e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003210:	2300      	movs	r3, #0
}
 8003212:	4618      	mov	r0, r3
 8003214:	3718      	adds	r7, #24
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	40021000 	.word	0x40021000
 8003220:	40007000 	.word	0x40007000
 8003224:	42420440 	.word	0x42420440

08003228 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b088      	sub	sp, #32
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003230:	2300      	movs	r3, #0
 8003232:	617b      	str	r3, [r7, #20]
 8003234:	2300      	movs	r3, #0
 8003236:	61fb      	str	r3, [r7, #28]
 8003238:	2300      	movs	r3, #0
 800323a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800323c:	2300      	movs	r3, #0
 800323e:	60fb      	str	r3, [r7, #12]
 8003240:	2300      	movs	r3, #0
 8003242:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2b10      	cmp	r3, #16
 8003248:	d00a      	beq.n	8003260 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2b10      	cmp	r3, #16
 800324e:	f200 808a 	bhi.w	8003366 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2b01      	cmp	r3, #1
 8003256:	d045      	beq.n	80032e4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2b02      	cmp	r3, #2
 800325c:	d075      	beq.n	800334a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800325e:	e082      	b.n	8003366 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003260:	4b46      	ldr	r3, [pc, #280]	@ (800337c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003266:	4b45      	ldr	r3, [pc, #276]	@ (800337c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d07b      	beq.n	800336a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	0c9b      	lsrs	r3, r3, #18
 8003276:	f003 030f 	and.w	r3, r3, #15
 800327a:	4a41      	ldr	r2, [pc, #260]	@ (8003380 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 800327c:	5cd3      	ldrb	r3, [r2, r3]
 800327e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d015      	beq.n	80032b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800328a:	4b3c      	ldr	r3, [pc, #240]	@ (800337c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	0c5b      	lsrs	r3, r3, #17
 8003290:	f003 0301 	and.w	r3, r3, #1
 8003294:	4a3b      	ldr	r2, [pc, #236]	@ (8003384 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003296:	5cd3      	ldrb	r3, [r2, r3]
 8003298:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00d      	beq.n	80032c0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80032a4:	4a38      	ldr	r2, [pc, #224]	@ (8003388 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	fb02 f303 	mul.w	r3, r2, r3
 80032b2:	61fb      	str	r3, [r7, #28]
 80032b4:	e004      	b.n	80032c0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	4a34      	ldr	r2, [pc, #208]	@ (800338c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80032ba:	fb02 f303 	mul.w	r3, r2, r3
 80032be:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80032c0:	4b2e      	ldr	r3, [pc, #184]	@ (800337c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032cc:	d102      	bne.n	80032d4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	61bb      	str	r3, [r7, #24]
      break;
 80032d2:	e04a      	b.n	800336a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	4a2d      	ldr	r2, [pc, #180]	@ (8003390 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80032da:	fba2 2303 	umull	r2, r3, r2, r3
 80032de:	085b      	lsrs	r3, r3, #1
 80032e0:	61bb      	str	r3, [r7, #24]
      break;
 80032e2:	e042      	b.n	800336a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80032e4:	4b25      	ldr	r3, [pc, #148]	@ (800337c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80032e6:	6a1b      	ldr	r3, [r3, #32]
 80032e8:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032f4:	d108      	bne.n	8003308 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d003      	beq.n	8003308 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003300:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003304:	61bb      	str	r3, [r7, #24]
 8003306:	e01f      	b.n	8003348 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800330e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003312:	d109      	bne.n	8003328 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003314:	4b19      	ldr	r3, [pc, #100]	@ (800337c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003318:	f003 0302 	and.w	r3, r3, #2
 800331c:	2b00      	cmp	r3, #0
 800331e:	d003      	beq.n	8003328 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003320:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003324:	61bb      	str	r3, [r7, #24]
 8003326:	e00f      	b.n	8003348 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800332e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003332:	d11c      	bne.n	800336e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003334:	4b11      	ldr	r3, [pc, #68]	@ (800337c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d016      	beq.n	800336e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003340:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003344:	61bb      	str	r3, [r7, #24]
      break;
 8003346:	e012      	b.n	800336e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003348:	e011      	b.n	800336e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800334a:	f7ff fe85 	bl	8003058 <HAL_RCC_GetPCLK2Freq>
 800334e:	4602      	mov	r2, r0
 8003350:	4b0a      	ldr	r3, [pc, #40]	@ (800337c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	0b9b      	lsrs	r3, r3, #14
 8003356:	f003 0303 	and.w	r3, r3, #3
 800335a:	3301      	adds	r3, #1
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003362:	61bb      	str	r3, [r7, #24]
      break;
 8003364:	e004      	b.n	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003366:	bf00      	nop
 8003368:	e002      	b.n	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800336a:	bf00      	nop
 800336c:	e000      	b.n	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800336e:	bf00      	nop
    }
  }
  return (frequency);
 8003370:	69bb      	ldr	r3, [r7, #24]
}
 8003372:	4618      	mov	r0, r3
 8003374:	3720      	adds	r7, #32
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	40021000 	.word	0x40021000
 8003380:	080051f0 	.word	0x080051f0
 8003384:	08005200 	.word	0x08005200
 8003388:	007a1200 	.word	0x007a1200
 800338c:	003d0900 	.word	0x003d0900
 8003390:	aaaaaaab 	.word	0xaaaaaaab

08003394 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 800339c:	2300      	movs	r3, #0
 800339e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d101      	bne.n	80033aa <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e07a      	b.n	80034a0 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	7c5b      	ldrb	r3, [r3, #17]
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d105      	bne.n	80033c0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f7fe f8f2 	bl	80015a4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2202      	movs	r2, #2
 80033c4:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 fb1d 	bl	8003a06 <HAL_RTC_WaitForSynchro>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d004      	beq.n	80033dc <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2204      	movs	r2, #4
 80033d6:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e061      	b.n	80034a0 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f000 fbd6 	bl	8003b8e <RTC_EnterInitMode>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d004      	beq.n	80033f2 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2204      	movs	r2, #4
 80033ec:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e056      	b.n	80034a0 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	685a      	ldr	r2, [r3, #4]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 0207 	bic.w	r2, r2, #7
 8003400:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d005      	beq.n	8003416 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800340a:	4b27      	ldr	r3, [pc, #156]	@ (80034a8 <HAL_RTC_Init+0x114>)
 800340c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800340e:	4a26      	ldr	r2, [pc, #152]	@ (80034a8 <HAL_RTC_Init+0x114>)
 8003410:	f023 0301 	bic.w	r3, r3, #1
 8003414:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8003416:	4b24      	ldr	r3, [pc, #144]	@ (80034a8 <HAL_RTC_Init+0x114>)
 8003418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800341a:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	4921      	ldr	r1, [pc, #132]	@ (80034a8 <HAL_RTC_Init+0x114>)
 8003424:	4313      	orrs	r3, r2
 8003426:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003430:	d003      	beq.n	800343a <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	60fb      	str	r3, [r7, #12]
 8003438:	e00e      	b.n	8003458 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800343a:	2001      	movs	r0, #1
 800343c:	f7ff fef4 	bl	8003228 <HAL_RCCEx_GetPeriphCLKFreq>
 8003440:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d104      	bne.n	8003452 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2204      	movs	r2, #4
 800344c:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e026      	b.n	80034a0 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	3b01      	subs	r3, #1
 8003456:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	0c1a      	lsrs	r2, r3, #16
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f002 020f 	and.w	r2, r2, #15
 8003464:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	68fa      	ldr	r2, [r7, #12]
 800346c:	b292      	uxth	r2, r2
 800346e:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	f000 fbb4 	bl	8003bde <RTC_ExitInitMode>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d004      	beq.n	8003486 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2204      	movs	r2, #4
 8003480:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e00c      	b.n	80034a0 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2201      	movs	r2, #1
 8003496:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 800349e:	2300      	movs	r3, #0
  }
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	3710      	adds	r7, #16
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	40006c00 	.word	0x40006c00

080034ac <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80034ac:	b590      	push	{r4, r7, lr}
 80034ae:	b087      	sub	sp, #28
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 80034b8:	2300      	movs	r3, #0
 80034ba:	617b      	str	r3, [r7, #20]
 80034bc:	2300      	movs	r3, #0
 80034be:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d002      	beq.n	80034cc <HAL_RTC_SetTime+0x20>
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d101      	bne.n	80034d0 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e080      	b.n	80035d2 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	7c1b      	ldrb	r3, [r3, #16]
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d101      	bne.n	80034dc <HAL_RTC_SetTime+0x30>
 80034d8:	2302      	movs	r3, #2
 80034da:	e07a      	b.n	80035d2 <HAL_RTC_SetTime+0x126>
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2201      	movs	r2, #1
 80034e0:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2202      	movs	r2, #2
 80034e6:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d113      	bne.n	8003516 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	461a      	mov	r2, r3
 80034f4:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80034f8:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	785b      	ldrb	r3, [r3, #1]
 8003500:	4619      	mov	r1, r3
 8003502:	460b      	mov	r3, r1
 8003504:	011b      	lsls	r3, r3, #4
 8003506:	1a5b      	subs	r3, r3, r1
 8003508:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800350a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 800350c:	68ba      	ldr	r2, [r7, #8]
 800350e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003510:	4413      	add	r3, r2
 8003512:	617b      	str	r3, [r7, #20]
 8003514:	e01e      	b.n	8003554 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	4618      	mov	r0, r3
 800351c:	f000 fba4 	bl	8003c68 <RTC_Bcd2ToByte>
 8003520:	4603      	mov	r3, r0
 8003522:	461a      	mov	r2, r3
 8003524:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8003528:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	785b      	ldrb	r3, [r3, #1]
 8003530:	4618      	mov	r0, r3
 8003532:	f000 fb99 	bl	8003c68 <RTC_Bcd2ToByte>
 8003536:	4603      	mov	r3, r0
 8003538:	461a      	mov	r2, r3
 800353a:	4613      	mov	r3, r2
 800353c:	011b      	lsls	r3, r3, #4
 800353e:	1a9b      	subs	r3, r3, r2
 8003540:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003542:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	789b      	ldrb	r3, [r3, #2]
 8003548:	4618      	mov	r0, r3
 800354a:	f000 fb8d 	bl	8003c68 <RTC_Bcd2ToByte>
 800354e:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003550:	4423      	add	r3, r4
 8003552:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003554:	6979      	ldr	r1, [r7, #20]
 8003556:	68f8      	ldr	r0, [r7, #12]
 8003558:	f000 fab2 	bl	8003ac0 <RTC_WriteTimeCounter>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d007      	beq.n	8003572 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2204      	movs	r2, #4
 8003566:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2200      	movs	r2, #0
 800356c:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e02f      	b.n	80035d2 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	685a      	ldr	r2, [r3, #4]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 0205 	bic.w	r2, r2, #5
 8003580:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f000 fac3 	bl	8003b0e <RTC_ReadAlarmCounter>
 8003588:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003590:	d018      	beq.n	80035c4 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8003592:	693a      	ldr	r2, [r7, #16]
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	429a      	cmp	r2, r3
 8003598:	d214      	bcs.n	80035c4 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80035a0:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80035a4:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80035a6:	6939      	ldr	r1, [r7, #16]
 80035a8:	68f8      	ldr	r0, [r7, #12]
 80035aa:	f000 fac9 	bl	8003b40 <RTC_WriteAlarmCounter>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d007      	beq.n	80035c4 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2204      	movs	r2, #4
 80035b8:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2200      	movs	r2, #0
 80035be:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e006      	b.n	80035d2 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2201      	movs	r2, #1
 80035c8:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2200      	movs	r2, #0
 80035ce:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 80035d0:	2300      	movs	r3, #0
  }
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	371c      	adds	r7, #28
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd90      	pop	{r4, r7, pc}
	...

080035dc <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b088      	sub	sp, #32
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 80035e8:	2300      	movs	r3, #0
 80035ea:	61bb      	str	r3, [r7, #24]
 80035ec:	2300      	movs	r3, #0
 80035ee:	61fb      	str	r3, [r7, #28]
 80035f0:	2300      	movs	r3, #0
 80035f2:	617b      	str	r3, [r7, #20]
 80035f4:	2300      	movs	r3, #0
 80035f6:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d002      	beq.n	8003604 <HAL_RTC_GetTime+0x28>
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d101      	bne.n	8003608 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e0b5      	b.n	8003774 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f003 0304 	and.w	r3, r3, #4
 8003612:	2b00      	cmp	r3, #0
 8003614:	d001      	beq.n	800361a <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e0ac      	b.n	8003774 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f000 fa20 	bl	8003a60 <RTC_ReadTimeCounter>
 8003620:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	4a55      	ldr	r2, [pc, #340]	@ (800377c <HAL_RTC_GetTime+0x1a0>)
 8003626:	fba2 2303 	umull	r2, r3, r2, r3
 800362a:	0adb      	lsrs	r3, r3, #11
 800362c:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800362e:	69ba      	ldr	r2, [r7, #24]
 8003630:	4b52      	ldr	r3, [pc, #328]	@ (800377c <HAL_RTC_GetTime+0x1a0>)
 8003632:	fba3 1302 	umull	r1, r3, r3, r2
 8003636:	0adb      	lsrs	r3, r3, #11
 8003638:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800363c:	fb01 f303 	mul.w	r3, r1, r3
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	4a4f      	ldr	r2, [pc, #316]	@ (8003780 <HAL_RTC_GetTime+0x1a4>)
 8003644:	fba2 2303 	umull	r2, r3, r2, r3
 8003648:	095b      	lsrs	r3, r3, #5
 800364a:	b2da      	uxtb	r2, r3
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	4a4a      	ldr	r2, [pc, #296]	@ (800377c <HAL_RTC_GetTime+0x1a0>)
 8003654:	fba2 1203 	umull	r1, r2, r2, r3
 8003658:	0ad2      	lsrs	r2, r2, #11
 800365a:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800365e:	fb01 f202 	mul.w	r2, r1, r2
 8003662:	1a9a      	subs	r2, r3, r2
 8003664:	4b46      	ldr	r3, [pc, #280]	@ (8003780 <HAL_RTC_GetTime+0x1a4>)
 8003666:	fba3 1302 	umull	r1, r3, r3, r2
 800366a:	0959      	lsrs	r1, r3, #5
 800366c:	460b      	mov	r3, r1
 800366e:	011b      	lsls	r3, r3, #4
 8003670:	1a5b      	subs	r3, r3, r1
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	1ad1      	subs	r1, r2, r3
 8003676:	b2ca      	uxtb	r2, r1
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	2b17      	cmp	r3, #23
 8003680:	d955      	bls.n	800372e <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	4a3f      	ldr	r2, [pc, #252]	@ (8003784 <HAL_RTC_GetTime+0x1a8>)
 8003686:	fba2 2303 	umull	r2, r3, r2, r3
 800368a:	091b      	lsrs	r3, r3, #4
 800368c:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 800368e:	6939      	ldr	r1, [r7, #16]
 8003690:	4b3c      	ldr	r3, [pc, #240]	@ (8003784 <HAL_RTC_GetTime+0x1a8>)
 8003692:	fba3 2301 	umull	r2, r3, r3, r1
 8003696:	091a      	lsrs	r2, r3, #4
 8003698:	4613      	mov	r3, r2
 800369a:	005b      	lsls	r3, r3, #1
 800369c:	4413      	add	r3, r2
 800369e:	00db      	lsls	r3, r3, #3
 80036a0:	1aca      	subs	r2, r1, r3
 80036a2:	b2d2      	uxtb	r2, r2
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80036a8:	68f8      	ldr	r0, [r7, #12]
 80036aa:	f000 fa30 	bl	8003b0e <RTC_ReadAlarmCounter>
 80036ae:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036b6:	d008      	beq.n	80036ca <HAL_RTC_GetTime+0xee>
 80036b8:	69fa      	ldr	r2, [r7, #28]
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d904      	bls.n	80036ca <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 80036c0:	69fa      	ldr	r2, [r7, #28]
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	61fb      	str	r3, [r7, #28]
 80036c8:	e002      	b.n	80036d0 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 80036ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80036ce:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	4a2d      	ldr	r2, [pc, #180]	@ (8003788 <HAL_RTC_GetTime+0x1ac>)
 80036d4:	fb02 f303 	mul.w	r3, r2, r3
 80036d8:	69ba      	ldr	r2, [r7, #24]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80036de:	69b9      	ldr	r1, [r7, #24]
 80036e0:	68f8      	ldr	r0, [r7, #12]
 80036e2:	f000 f9ed 	bl	8003ac0 <RTC_WriteTimeCounter>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d001      	beq.n	80036f0 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e041      	b.n	8003774 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036f6:	d00c      	beq.n	8003712 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 80036f8:	69fa      	ldr	r2, [r7, #28]
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	4413      	add	r3, r2
 80036fe:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003700:	69f9      	ldr	r1, [r7, #28]
 8003702:	68f8      	ldr	r0, [r7, #12]
 8003704:	f000 fa1c 	bl	8003b40 <RTC_WriteAlarmCounter>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d00a      	beq.n	8003724 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e030      	b.n	8003774 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003712:	69f9      	ldr	r1, [r7, #28]
 8003714:	68f8      	ldr	r0, [r7, #12]
 8003716:	f000 fa13 	bl	8003b40 <RTC_WriteAlarmCounter>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d001      	beq.n	8003724 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e027      	b.n	8003774 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8003724:	6979      	ldr	r1, [r7, #20]
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 fabb 	bl	8003ca2 <RTC_DateUpdate>
 800372c:	e003      	b.n	8003736 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	b2da      	uxtb	r2, r3
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d01a      	beq.n	8003772 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	4618      	mov	r0, r3
 8003742:	f000 fa74 	bl	8003c2e <RTC_ByteToBcd2>
 8003746:	4603      	mov	r3, r0
 8003748:	461a      	mov	r2, r3
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	785b      	ldrb	r3, [r3, #1]
 8003752:	4618      	mov	r0, r3
 8003754:	f000 fa6b 	bl	8003c2e <RTC_ByteToBcd2>
 8003758:	4603      	mov	r3, r0
 800375a:	461a      	mov	r2, r3
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	789b      	ldrb	r3, [r3, #2]
 8003764:	4618      	mov	r0, r3
 8003766:	f000 fa62 	bl	8003c2e <RTC_ByteToBcd2>
 800376a:	4603      	mov	r3, r0
 800376c:	461a      	mov	r2, r3
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003772:	2300      	movs	r3, #0
}
 8003774:	4618      	mov	r0, r3
 8003776:	3720      	adds	r7, #32
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	91a2b3c5 	.word	0x91a2b3c5
 8003780:	88888889 	.word	0x88888889
 8003784:	aaaaaaab 	.word	0xaaaaaaab
 8003788:	00015180 	.word	0x00015180

0800378c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b088      	sub	sp, #32
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8003798:	2300      	movs	r3, #0
 800379a:	61fb      	str	r3, [r7, #28]
 800379c:	2300      	movs	r3, #0
 800379e:	61bb      	str	r3, [r7, #24]
 80037a0:	2300      	movs	r3, #0
 80037a2:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d002      	beq.n	80037b0 <HAL_RTC_SetDate+0x24>
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d101      	bne.n	80037b4 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e097      	b.n	80038e4 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	7c1b      	ldrb	r3, [r3, #16]
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d101      	bne.n	80037c0 <HAL_RTC_SetDate+0x34>
 80037bc:	2302      	movs	r3, #2
 80037be:	e091      	b.n	80038e4 <HAL_RTC_SetDate+0x158>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2201      	movs	r2, #1
 80037c4:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2202      	movs	r2, #2
 80037ca:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d10c      	bne.n	80037ec <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	78da      	ldrb	r2, [r3, #3]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	785a      	ldrb	r2, [r3, #1]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	789a      	ldrb	r2, [r3, #2]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	739a      	strb	r2, [r3, #14]
 80037ea:	e01a      	b.n	8003822 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	78db      	ldrb	r3, [r3, #3]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f000 fa39 	bl	8003c68 <RTC_Bcd2ToByte>
 80037f6:	4603      	mov	r3, r0
 80037f8:	461a      	mov	r2, r3
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	785b      	ldrb	r3, [r3, #1]
 8003802:	4618      	mov	r0, r3
 8003804:	f000 fa30 	bl	8003c68 <RTC_Bcd2ToByte>
 8003808:	4603      	mov	r3, r0
 800380a:	461a      	mov	r2, r3
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	789b      	ldrb	r3, [r3, #2]
 8003814:	4618      	mov	r0, r3
 8003816:	f000 fa27 	bl	8003c68 <RTC_Bcd2ToByte>
 800381a:	4603      	mov	r3, r0
 800381c:	461a      	mov	r2, r3
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	7bdb      	ldrb	r3, [r3, #15]
 8003826:	4618      	mov	r0, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	7b59      	ldrb	r1, [r3, #13]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	7b9b      	ldrb	r3, [r3, #14]
 8003830:	461a      	mov	r2, r3
 8003832:	f000 fb11 	bl	8003e58 <RTC_WeekDayNum>
 8003836:	4603      	mov	r3, r0
 8003838:	461a      	mov	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	7b1a      	ldrb	r2, [r3, #12]
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f000 f90a 	bl	8003a60 <RTC_ReadTimeCounter>
 800384c:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800384e:	69fb      	ldr	r3, [r7, #28]
 8003850:	4a26      	ldr	r2, [pc, #152]	@ (80038ec <HAL_RTC_SetDate+0x160>)
 8003852:	fba2 2303 	umull	r2, r3, r2, r3
 8003856:	0adb      	lsrs	r3, r3, #11
 8003858:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	2b18      	cmp	r3, #24
 800385e:	d93a      	bls.n	80038d6 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	4a23      	ldr	r2, [pc, #140]	@ (80038f0 <HAL_RTC_SetDate+0x164>)
 8003864:	fba2 2303 	umull	r2, r3, r2, r3
 8003868:	091b      	lsrs	r3, r3, #4
 800386a:	4a22      	ldr	r2, [pc, #136]	@ (80038f4 <HAL_RTC_SetDate+0x168>)
 800386c:	fb02 f303 	mul.w	r3, r2, r3
 8003870:	69fa      	ldr	r2, [r7, #28]
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003876:	69f9      	ldr	r1, [r7, #28]
 8003878:	68f8      	ldr	r0, [r7, #12]
 800387a:	f000 f921 	bl	8003ac0 <RTC_WriteTimeCounter>
 800387e:	4603      	mov	r3, r0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d007      	beq.n	8003894 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2204      	movs	r2, #4
 8003888:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e027      	b.n	80038e4 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003894:	68f8      	ldr	r0, [r7, #12]
 8003896:	f000 f93a 	bl	8003b0e <RTC_ReadAlarmCounter>
 800389a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038a2:	d018      	beq.n	80038d6 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d214      	bcs.n	80038d6 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80038b2:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80038b6:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80038b8:	69b9      	ldr	r1, [r7, #24]
 80038ba:	68f8      	ldr	r0, [r7, #12]
 80038bc:	f000 f940 	bl	8003b40 <RTC_WriteAlarmCounter>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d007      	beq.n	80038d6 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2204      	movs	r2, #4
 80038ca:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2200      	movs	r2, #0
 80038d0:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e006      	b.n	80038e4 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2201      	movs	r2, #1
 80038da:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80038e2:	2300      	movs	r3, #0
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3720      	adds	r7, #32
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	91a2b3c5 	.word	0x91a2b3c5
 80038f0:	aaaaaaab 	.word	0xaaaaaaab
 80038f4:	00015180 	.word	0x00015180

080038f8 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b086      	sub	sp, #24
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	60f8      	str	r0, [r7, #12]
 8003900:	60b9      	str	r1, [r7, #8]
 8003902:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8003904:	f107 0314 	add.w	r3, r7, #20
 8003908:	2100      	movs	r1, #0
 800390a:	460a      	mov	r2, r1
 800390c:	801a      	strh	r2, [r3, #0]
 800390e:	460a      	mov	r2, r1
 8003910:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d002      	beq.n	800391e <HAL_RTC_GetDate+0x26>
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d101      	bne.n	8003922 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e03a      	b.n	8003998 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8003922:	f107 0314 	add.w	r3, r7, #20
 8003926:	2200      	movs	r2, #0
 8003928:	4619      	mov	r1, r3
 800392a:	68f8      	ldr	r0, [r7, #12]
 800392c:	f7ff fe56 	bl	80035dc <HAL_RTC_GetTime>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e02e      	b.n	8003998 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	7b1a      	ldrb	r2, [r3, #12]
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	7bda      	ldrb	r2, [r3, #15]
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	7b5a      	ldrb	r2, [r3, #13]
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	7b9a      	ldrb	r2, [r3, #14]
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d01a      	beq.n	8003996 <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	78db      	ldrb	r3, [r3, #3]
 8003964:	4618      	mov	r0, r3
 8003966:	f000 f962 	bl	8003c2e <RTC_ByteToBcd2>
 800396a:	4603      	mov	r3, r0
 800396c:	461a      	mov	r2, r3
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	785b      	ldrb	r3, [r3, #1]
 8003976:	4618      	mov	r0, r3
 8003978:	f000 f959 	bl	8003c2e <RTC_ByteToBcd2>
 800397c:	4603      	mov	r3, r0
 800397e:	461a      	mov	r2, r3
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	789b      	ldrb	r3, [r3, #2]
 8003988:	4618      	mov	r0, r3
 800398a:	f000 f950 	bl	8003c2e <RTC_ByteToBcd2>
 800398e:	4603      	mov	r3, r0
 8003990:	461a      	mov	r2, r3
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003996:	2300      	movs	r3, #0
}
 8003998:	4618      	mov	r0, r3
 800399a:	3718      	adds	r7, #24
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 0302 	and.w	r3, r3, #2
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d011      	beq.n	80039da <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f003 0302 	and.w	r3, r3, #2
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d00a      	beq.n	80039da <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f000 f815 	bl	80039f4 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	685a      	ldr	r2, [r3, #4]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f022 0202 	bic.w	r2, r2, #2
 80039d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80039da:	4b05      	ldr	r3, [pc, #20]	@ (80039f0 <HAL_RTC_AlarmIRQHandler+0x50>)
 80039dc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80039e0:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2201      	movs	r2, #1
 80039e6:	745a      	strb	r2, [r3, #17]
}
 80039e8:	bf00      	nop
 80039ea:	3708      	adds	r7, #8
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	40010400 	.word	0x40010400

080039f4 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 80039fc:	bf00      	nop
 80039fe:	370c      	adds	r7, #12
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bc80      	pop	{r7}
 8003a04:	4770      	bx	lr

08003a06 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003a06:	b580      	push	{r7, lr}
 8003a08:	b084      	sub	sp, #16
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d101      	bne.n	8003a1c <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e01d      	b.n	8003a58 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	685a      	ldr	r2, [r3, #4]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f022 0208 	bic.w	r2, r2, #8
 8003a2a:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8003a2c:	f7fd ff64 	bl	80018f8 <HAL_GetTick>
 8003a30:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003a32:	e009      	b.n	8003a48 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003a34:	f7fd ff60 	bl	80018f8 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003a42:	d901      	bls.n	8003a48 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8003a44:	2303      	movs	r3, #3
 8003a46:	e007      	b.n	8003a58 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f003 0308 	and.w	r3, r3, #8
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0ee      	beq.n	8003a34 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8003a56:	2300      	movs	r3, #0
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3710      	adds	r7, #16
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b087      	sub	sp, #28
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	827b      	strh	r3, [r7, #18]
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	823b      	strh	r3, [r7, #16]
 8003a70:	2300      	movs	r3, #0
 8003a72:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8003a74:	2300      	movs	r3, #0
 8003a76:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	69db      	ldr	r3, [r3, #28]
 8003a86:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	699b      	ldr	r3, [r3, #24]
 8003a8e:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8003a90:	8a7a      	ldrh	r2, [r7, #18]
 8003a92:	8a3b      	ldrh	r3, [r7, #16]
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d008      	beq.n	8003aaa <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8003a98:	8a3b      	ldrh	r3, [r7, #16]
 8003a9a:	041a      	lsls	r2, r3, #16
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	69db      	ldr	r3, [r3, #28]
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	617b      	str	r3, [r7, #20]
 8003aa8:	e004      	b.n	8003ab4 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8003aaa:	8a7b      	ldrh	r3, [r7, #18]
 8003aac:	041a      	lsls	r2, r3, #16
 8003aae:	89fb      	ldrh	r3, [r7, #14]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8003ab4:	697b      	ldr	r3, [r7, #20]
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	371c      	adds	r7, #28
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bc80      	pop	{r7}
 8003abe:	4770      	bx	lr

08003ac0 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b084      	sub	sp, #16
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003aca:	2300      	movs	r3, #0
 8003acc:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f000 f85d 	bl	8003b8e <RTC_EnterInitMode>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d002      	beq.n	8003ae0 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	73fb      	strb	r3, [r7, #15]
 8003ade:	e011      	b.n	8003b04 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	683a      	ldr	r2, [r7, #0]
 8003ae6:	0c12      	lsrs	r2, r2, #16
 8003ae8:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	683a      	ldr	r2, [r7, #0]
 8003af0:	b292      	uxth	r2, r2
 8003af2:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f000 f872 	bl	8003bde <RTC_ExitInitMode>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d001      	beq.n	8003b04 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3710      	adds	r7, #16
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}

08003b0e <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8003b0e:	b480      	push	{r7}
 8003b10:	b085      	sub	sp, #20
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8003b16:	2300      	movs	r3, #0
 8003b18:	81fb      	strh	r3, [r7, #14]
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	6a1b      	ldr	r3, [r3, #32]
 8003b24:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b2c:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8003b2e:	89fb      	ldrh	r3, [r7, #14]
 8003b30:	041a      	lsls	r2, r3, #16
 8003b32:	89bb      	ldrh	r3, [r7, #12]
 8003b34:	4313      	orrs	r3, r2
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3714      	adds	r7, #20
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bc80      	pop	{r7}
 8003b3e:	4770      	bx	lr

08003b40 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f000 f81d 	bl	8003b8e <RTC_EnterInitMode>
 8003b54:	4603      	mov	r3, r0
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d002      	beq.n	8003b60 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	73fb      	strb	r3, [r7, #15]
 8003b5e:	e011      	b.n	8003b84 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	683a      	ldr	r2, [r7, #0]
 8003b66:	0c12      	lsrs	r2, r2, #16
 8003b68:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	683a      	ldr	r2, [r7, #0]
 8003b70:	b292      	uxth	r2, r2
 8003b72:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f000 f832 	bl	8003bde <RTC_ExitInitMode>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d001      	beq.n	8003b84 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003b84:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3710      	adds	r7, #16
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}

08003b8e <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003b8e:	b580      	push	{r7, lr}
 8003b90:	b084      	sub	sp, #16
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b96:	2300      	movs	r3, #0
 8003b98:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8003b9a:	f7fd fead 	bl	80018f8 <HAL_GetTick>
 8003b9e:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003ba0:	e009      	b.n	8003bb6 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003ba2:	f7fd fea9 	bl	80018f8 <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003bb0:	d901      	bls.n	8003bb6 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8003bb2:	2303      	movs	r3, #3
 8003bb4:	e00f      	b.n	8003bd6 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f003 0320 	and.w	r3, r3, #32
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d0ee      	beq.n	8003ba2 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	685a      	ldr	r2, [r3, #4]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f042 0210 	orr.w	r2, r2, #16
 8003bd2:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8003bd4:	2300      	movs	r3, #0
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3710      	adds	r7, #16
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}

08003bde <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003bde:	b580      	push	{r7, lr}
 8003be0:	b084      	sub	sp, #16
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003be6:	2300      	movs	r3, #0
 8003be8:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	685a      	ldr	r2, [r3, #4]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f022 0210 	bic.w	r2, r2, #16
 8003bf8:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8003bfa:	f7fd fe7d 	bl	80018f8 <HAL_GetTick>
 8003bfe:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003c00:	e009      	b.n	8003c16 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003c02:	f7fd fe79 	bl	80018f8 <HAL_GetTick>
 8003c06:	4602      	mov	r2, r0
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	1ad3      	subs	r3, r2, r3
 8003c0c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c10:	d901      	bls.n	8003c16 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e007      	b.n	8003c26 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f003 0320 	and.w	r3, r3, #32
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d0ee      	beq.n	8003c02 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3710      	adds	r7, #16
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}

08003c2e <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003c2e:	b480      	push	{r7}
 8003c30:	b085      	sub	sp, #20
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	4603      	mov	r3, r0
 8003c36:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8003c3c:	e005      	b.n	8003c4a <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	3301      	adds	r3, #1
 8003c42:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8003c44:	79fb      	ldrb	r3, [r7, #7]
 8003c46:	3b0a      	subs	r3, #10
 8003c48:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8003c4a:	79fb      	ldrb	r3, [r7, #7]
 8003c4c:	2b09      	cmp	r3, #9
 8003c4e:	d8f6      	bhi.n	8003c3e <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	011b      	lsls	r3, r3, #4
 8003c56:	b2da      	uxtb	r2, r3
 8003c58:	79fb      	ldrb	r3, [r7, #7]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	b2db      	uxtb	r3, r3
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3714      	adds	r7, #20
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bc80      	pop	{r7}
 8003c66:	4770      	bx	lr

08003c68 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	4603      	mov	r3, r0
 8003c70:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8003c72:	2300      	movs	r3, #0
 8003c74:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8003c76:	79fb      	ldrb	r3, [r7, #7]
 8003c78:	091b      	lsrs	r3, r3, #4
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	461a      	mov	r2, r3
 8003c7e:	4613      	mov	r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	4413      	add	r3, r2
 8003c84:	005b      	lsls	r3, r3, #1
 8003c86:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8003c88:	79fb      	ldrb	r3, [r7, #7]
 8003c8a:	f003 030f 	and.w	r3, r3, #15
 8003c8e:	b2da      	uxtb	r2, r3
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	4413      	add	r3, r2
 8003c96:	b2db      	uxtb	r3, r3
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3714      	adds	r7, #20
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bc80      	pop	{r7}
 8003ca0:	4770      	bx	lr

08003ca2 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8003ca2:	b580      	push	{r7, lr}
 8003ca4:	b086      	sub	sp, #24
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
 8003caa:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8003cac:	2300      	movs	r3, #0
 8003cae:	617b      	str	r3, [r7, #20]
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	613b      	str	r3, [r7, #16]
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	7bdb      	ldrb	r3, [r3, #15]
 8003cc0:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	7b5b      	ldrb	r3, [r3, #13]
 8003cc6:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	7b9b      	ldrb	r3, [r3, #14]
 8003ccc:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8003cce:	2300      	movs	r3, #0
 8003cd0:	60bb      	str	r3, [r7, #8]
 8003cd2:	e06f      	b.n	8003db4 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d011      	beq.n	8003cfe <RTC_DateUpdate+0x5c>
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	2b03      	cmp	r3, #3
 8003cde:	d00e      	beq.n	8003cfe <RTC_DateUpdate+0x5c>
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	2b05      	cmp	r3, #5
 8003ce4:	d00b      	beq.n	8003cfe <RTC_DateUpdate+0x5c>
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	2b07      	cmp	r3, #7
 8003cea:	d008      	beq.n	8003cfe <RTC_DateUpdate+0x5c>
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	2b08      	cmp	r3, #8
 8003cf0:	d005      	beq.n	8003cfe <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	2b0a      	cmp	r3, #10
 8003cf6:	d002      	beq.n	8003cfe <RTC_DateUpdate+0x5c>
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	2b0c      	cmp	r3, #12
 8003cfc:	d117      	bne.n	8003d2e <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2b1e      	cmp	r3, #30
 8003d02:	d803      	bhi.n	8003d0c <RTC_DateUpdate+0x6a>
      {
        day++;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	3301      	adds	r3, #1
 8003d08:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8003d0a:	e050      	b.n	8003dae <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	2b0c      	cmp	r3, #12
 8003d10:	d005      	beq.n	8003d1e <RTC_DateUpdate+0x7c>
        {
          month++;
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	3301      	adds	r3, #1
 8003d16:	613b      	str	r3, [r7, #16]
          day = 1U;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8003d1c:	e047      	b.n	8003dae <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	613b      	str	r3, [r7, #16]
          day = 1U;
 8003d22:	2301      	movs	r3, #1
 8003d24:	60fb      	str	r3, [r7, #12]
          year++;
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	3301      	adds	r3, #1
 8003d2a:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8003d2c:	e03f      	b.n	8003dae <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	2b04      	cmp	r3, #4
 8003d32:	d008      	beq.n	8003d46 <RTC_DateUpdate+0xa4>
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	2b06      	cmp	r3, #6
 8003d38:	d005      	beq.n	8003d46 <RTC_DateUpdate+0xa4>
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	2b09      	cmp	r3, #9
 8003d3e:	d002      	beq.n	8003d46 <RTC_DateUpdate+0xa4>
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	2b0b      	cmp	r3, #11
 8003d44:	d10c      	bne.n	8003d60 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2b1d      	cmp	r3, #29
 8003d4a:	d803      	bhi.n	8003d54 <RTC_DateUpdate+0xb2>
      {
        day++;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	3301      	adds	r3, #1
 8003d50:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8003d52:	e02c      	b.n	8003dae <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	3301      	adds	r3, #1
 8003d58:	613b      	str	r3, [r7, #16]
        day = 1U;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8003d5e:	e026      	b.n	8003dae <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	2b02      	cmp	r3, #2
 8003d64:	d123      	bne.n	8003dae <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2b1b      	cmp	r3, #27
 8003d6a:	d803      	bhi.n	8003d74 <RTC_DateUpdate+0xd2>
      {
        day++;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	3301      	adds	r3, #1
 8003d70:	60fb      	str	r3, [r7, #12]
 8003d72:	e01c      	b.n	8003dae <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2b1c      	cmp	r3, #28
 8003d78:	d111      	bne.n	8003d9e <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f000 f838 	bl	8003df4 <RTC_IsLeapYear>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d003      	beq.n	8003d92 <RTC_DateUpdate+0xf0>
        {
          day++;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	3301      	adds	r3, #1
 8003d8e:	60fb      	str	r3, [r7, #12]
 8003d90:	e00d      	b.n	8003dae <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	3301      	adds	r3, #1
 8003d96:	613b      	str	r3, [r7, #16]
          day = 1U;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	60fb      	str	r3, [r7, #12]
 8003d9c:	e007      	b.n	8003dae <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2b1d      	cmp	r3, #29
 8003da2:	d104      	bne.n	8003dae <RTC_DateUpdate+0x10c>
      {
        month++;
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	3301      	adds	r3, #1
 8003da8:	613b      	str	r3, [r7, #16]
        day = 1U;
 8003daa:	2301      	movs	r3, #1
 8003dac:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	3301      	adds	r3, #1
 8003db2:	60bb      	str	r3, [r7, #8]
 8003db4:	68ba      	ldr	r2, [r7, #8]
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d38b      	bcc.n	8003cd4 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	b2da      	uxtb	r2, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	b2da      	uxtb	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	b2da      	uxtb	r2, r3
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	68fa      	ldr	r2, [r7, #12]
 8003dda:	b2d2      	uxtb	r2, r2
 8003ddc:	4619      	mov	r1, r3
 8003dde:	6978      	ldr	r0, [r7, #20]
 8003de0:	f000 f83a 	bl	8003e58 <RTC_WeekDayNum>
 8003de4:	4603      	mov	r3, r0
 8003de6:	461a      	mov	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	731a      	strb	r2, [r3, #12]
}
 8003dec:	bf00      	nop
 8003dee:	3718      	adds	r7, #24
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8003dfe:	88fb      	ldrh	r3, [r7, #6]
 8003e00:	f003 0303 	and.w	r3, r3, #3
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d001      	beq.n	8003e0e <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	e01d      	b.n	8003e4a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8003e0e:	88fb      	ldrh	r3, [r7, #6]
 8003e10:	4a10      	ldr	r2, [pc, #64]	@ (8003e54 <RTC_IsLeapYear+0x60>)
 8003e12:	fba2 1203 	umull	r1, r2, r2, r3
 8003e16:	0952      	lsrs	r2, r2, #5
 8003e18:	2164      	movs	r1, #100	@ 0x64
 8003e1a:	fb01 f202 	mul.w	r2, r1, r2
 8003e1e:	1a9b      	subs	r3, r3, r2
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d001      	beq.n	8003e2a <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e00f      	b.n	8003e4a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8003e2a:	88fb      	ldrh	r3, [r7, #6]
 8003e2c:	4a09      	ldr	r2, [pc, #36]	@ (8003e54 <RTC_IsLeapYear+0x60>)
 8003e2e:	fba2 1203 	umull	r1, r2, r2, r3
 8003e32:	09d2      	lsrs	r2, r2, #7
 8003e34:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8003e38:	fb01 f202 	mul.w	r2, r1, r2
 8003e3c:	1a9b      	subs	r3, r3, r2
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d101      	bne.n	8003e48 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e000      	b.n	8003e4a <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8003e48:	2300      	movs	r3, #0
  }
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	370c      	adds	r7, #12
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bc80      	pop	{r7}
 8003e52:	4770      	bx	lr
 8003e54:	51eb851f 	.word	0x51eb851f

08003e58 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b085      	sub	sp, #20
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	460b      	mov	r3, r1
 8003e62:	70fb      	strb	r3, [r7, #3]
 8003e64:	4613      	mov	r3, r2
 8003e66:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	60bb      	str	r3, [r7, #8]
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8003e76:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8003e78:	78fb      	ldrb	r3, [r7, #3]
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d82d      	bhi.n	8003eda <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8003e7e:	78fa      	ldrb	r2, [r7, #3]
 8003e80:	4613      	mov	r3, r2
 8003e82:	005b      	lsls	r3, r3, #1
 8003e84:	4413      	add	r3, r2
 8003e86:	00db      	lsls	r3, r3, #3
 8003e88:	1a9b      	subs	r3, r3, r2
 8003e8a:	4a2c      	ldr	r2, [pc, #176]	@ (8003f3c <RTC_WeekDayNum+0xe4>)
 8003e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e90:	085a      	lsrs	r2, r3, #1
 8003e92:	78bb      	ldrb	r3, [r7, #2]
 8003e94:	441a      	add	r2, r3
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	441a      	add	r2, r3
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	3b01      	subs	r3, #1
 8003e9e:	089b      	lsrs	r3, r3, #2
 8003ea0:	441a      	add	r2, r3
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	3b01      	subs	r3, #1
 8003ea6:	4926      	ldr	r1, [pc, #152]	@ (8003f40 <RTC_WeekDayNum+0xe8>)
 8003ea8:	fba1 1303 	umull	r1, r3, r1, r3
 8003eac:	095b      	lsrs	r3, r3, #5
 8003eae:	1ad2      	subs	r2, r2, r3
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	4922      	ldr	r1, [pc, #136]	@ (8003f40 <RTC_WeekDayNum+0xe8>)
 8003eb6:	fba1 1303 	umull	r1, r3, r1, r3
 8003eba:	09db      	lsrs	r3, r3, #7
 8003ebc:	4413      	add	r3, r2
 8003ebe:	1d1a      	adds	r2, r3, #4
 8003ec0:	4b20      	ldr	r3, [pc, #128]	@ (8003f44 <RTC_WeekDayNum+0xec>)
 8003ec2:	fba3 1302 	umull	r1, r3, r3, r2
 8003ec6:	1ad1      	subs	r1, r2, r3
 8003ec8:	0849      	lsrs	r1, r1, #1
 8003eca:	440b      	add	r3, r1
 8003ecc:	0899      	lsrs	r1, r3, #2
 8003ece:	460b      	mov	r3, r1
 8003ed0:	00db      	lsls	r3, r3, #3
 8003ed2:	1a5b      	subs	r3, r3, r1
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	60fb      	str	r3, [r7, #12]
 8003ed8:	e029      	b.n	8003f2e <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8003eda:	78fa      	ldrb	r2, [r7, #3]
 8003edc:	4613      	mov	r3, r2
 8003ede:	005b      	lsls	r3, r3, #1
 8003ee0:	4413      	add	r3, r2
 8003ee2:	00db      	lsls	r3, r3, #3
 8003ee4:	1a9b      	subs	r3, r3, r2
 8003ee6:	4a15      	ldr	r2, [pc, #84]	@ (8003f3c <RTC_WeekDayNum+0xe4>)
 8003ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8003eec:	085a      	lsrs	r2, r3, #1
 8003eee:	78bb      	ldrb	r3, [r7, #2]
 8003ef0:	441a      	add	r2, r3
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	441a      	add	r2, r3
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	089b      	lsrs	r3, r3, #2
 8003efa:	441a      	add	r2, r3
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	4910      	ldr	r1, [pc, #64]	@ (8003f40 <RTC_WeekDayNum+0xe8>)
 8003f00:	fba1 1303 	umull	r1, r3, r1, r3
 8003f04:	095b      	lsrs	r3, r3, #5
 8003f06:	1ad2      	subs	r2, r2, r3
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	490d      	ldr	r1, [pc, #52]	@ (8003f40 <RTC_WeekDayNum+0xe8>)
 8003f0c:	fba1 1303 	umull	r1, r3, r1, r3
 8003f10:	09db      	lsrs	r3, r3, #7
 8003f12:	4413      	add	r3, r2
 8003f14:	1c9a      	adds	r2, r3, #2
 8003f16:	4b0b      	ldr	r3, [pc, #44]	@ (8003f44 <RTC_WeekDayNum+0xec>)
 8003f18:	fba3 1302 	umull	r1, r3, r3, r2
 8003f1c:	1ad1      	subs	r1, r2, r3
 8003f1e:	0849      	lsrs	r1, r1, #1
 8003f20:	440b      	add	r3, r1
 8003f22:	0899      	lsrs	r1, r3, #2
 8003f24:	460b      	mov	r3, r1
 8003f26:	00db      	lsls	r3, r3, #3
 8003f28:	1a5b      	subs	r3, r3, r1
 8003f2a:	1ad3      	subs	r3, r2, r3
 8003f2c:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	b2db      	uxtb	r3, r3
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3714      	adds	r7, #20
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bc80      	pop	{r7}
 8003f3a:	4770      	bx	lr
 8003f3c:	38e38e39 	.word	0x38e38e39
 8003f40:	51eb851f 	.word	0x51eb851f
 8003f44:	24924925 	.word	0x24924925

08003f48 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b082      	sub	sp, #8
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d027      	beq.n	8003fae <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f003 0301 	and.w	r3, r3, #1
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d020      	beq.n	8003fae <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	f003 0304 	and.w	r3, r3, #4
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d00b      	beq.n	8003f92 <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f000 f824 	bl	8003fc8 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f06f 0204 	mvn.w	r2, #4
 8003f88:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2204      	movs	r2, #4
 8003f8e:	745a      	strb	r2, [r3, #17]
 8003f90:	e005      	b.n	8003f9e <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f000 f80f 	bl	8003fb6 <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	685a      	ldr	r2, [r3, #4]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f022 0201 	bic.w	r2, r2, #1
 8003fac:	605a      	str	r2, [r3, #4]
    }
  }
}
 8003fae:	bf00      	nop
 8003fb0:	3708      	adds	r7, #8
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003fb6:	b480      	push	{r7}
 8003fb8:	b083      	sub	sp, #12
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 8003fbe:	bf00      	nop
 8003fc0:	370c      	adds	r7, #12
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bc80      	pop	{r7}
 8003fc6:	4770      	bx	lr

08003fc8 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8003fd0:	bf00      	nop
 8003fd2:	370c      	adds	r7, #12
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bc80      	pop	{r7}
 8003fd8:	4770      	bx	lr
	...

08003fdc <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b087      	sub	sp, #28
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	60f8      	str	r0, [r7, #12]
 8003fe4:	60b9      	str	r1, [r7, #8]
 8003fe6:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 8003fec:	4b07      	ldr	r3, [pc, #28]	@ (800400c <HAL_RTCEx_BKUPWrite+0x30>)
 8003fee:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	697a      	ldr	r2, [r7, #20]
 8003ff6:	4413      	add	r3, r2
 8003ff8:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	b292      	uxth	r2, r2
 8004000:	601a      	str	r2, [r3, #0]
}
 8004002:	bf00      	nop
 8004004:	371c      	adds	r7, #28
 8004006:	46bd      	mov	sp, r7
 8004008:	bc80      	pop	{r7}
 800400a:	4770      	bx	lr
 800400c:	40006c00 	.word	0x40006c00

08004010 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8004010:	b480      	push	{r7}
 8004012:	b085      	sub	sp, #20
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 800401a:	2300      	movs	r3, #0
 800401c:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 800401e:	2300      	movs	r3, #0
 8004020:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
 8004022:	4b08      	ldr	r3, [pc, #32]	@ (8004044 <HAL_RTCEx_BKUPRead+0x34>)
 8004024:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	4413      	add	r3, r2
 800402e:	60fb      	str	r3, [r7, #12]

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	b29b      	uxth	r3, r3
 8004036:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 8004038:	68bb      	ldr	r3, [r7, #8]
}
 800403a:	4618      	mov	r0, r3
 800403c:	3714      	adds	r7, #20
 800403e:	46bd      	mov	sp, r7
 8004040:	bc80      	pop	{r7}
 8004042:	4770      	bx	lr
 8004044:	40006c00 	.word	0x40006c00

08004048 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d101      	bne.n	800405a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e076      	b.n	8004148 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800405e:	2b00      	cmp	r3, #0
 8004060:	d108      	bne.n	8004074 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800406a:	d009      	beq.n	8004080 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	61da      	str	r2, [r3, #28]
 8004072:	e005      	b.n	8004080 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800408c:	b2db      	uxtb	r3, r3
 800408e:	2b00      	cmp	r3, #0
 8004090:	d106      	bne.n	80040a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2200      	movs	r2, #0
 8004096:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f7fd fab6 	bl	800160c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2202      	movs	r2, #2
 80040a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80040c8:	431a      	orrs	r2, r3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	691b      	ldr	r3, [r3, #16]
 80040d8:	f003 0302 	and.w	r3, r3, #2
 80040dc:	431a      	orrs	r2, r3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	695b      	ldr	r3, [r3, #20]
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	431a      	orrs	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040f0:	431a      	orrs	r2, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	69db      	ldr	r3, [r3, #28]
 80040f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040fa:	431a      	orrs	r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6a1b      	ldr	r3, [r3, #32]
 8004100:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004104:	ea42 0103 	orr.w	r1, r2, r3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800410c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	430a      	orrs	r2, r1
 8004116:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	699b      	ldr	r3, [r3, #24]
 800411c:	0c1a      	lsrs	r2, r3, #16
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f002 0204 	and.w	r2, r2, #4
 8004126:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	69da      	ldr	r2, [r3, #28]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004136:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004146:	2300      	movs	r3, #0
}
 8004148:	4618      	mov	r0, r3
 800414a:	3708      	adds	r7, #8
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}

08004150 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b088      	sub	sp, #32
 8004154:	af00      	add	r7, sp, #0
 8004156:	60f8      	str	r0, [r7, #12]
 8004158:	60b9      	str	r1, [r7, #8]
 800415a:	603b      	str	r3, [r7, #0]
 800415c:	4613      	mov	r3, r2
 800415e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004160:	f7fd fbca 	bl	80018f8 <HAL_GetTick>
 8004164:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004166:	88fb      	ldrh	r3, [r7, #6]
 8004168:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004170:	b2db      	uxtb	r3, r3
 8004172:	2b01      	cmp	r3, #1
 8004174:	d001      	beq.n	800417a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004176:	2302      	movs	r3, #2
 8004178:	e12a      	b.n	80043d0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d002      	beq.n	8004186 <HAL_SPI_Transmit+0x36>
 8004180:	88fb      	ldrh	r3, [r7, #6]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d101      	bne.n	800418a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e122      	b.n	80043d0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004190:	2b01      	cmp	r3, #1
 8004192:	d101      	bne.n	8004198 <HAL_SPI_Transmit+0x48>
 8004194:	2302      	movs	r3, #2
 8004196:	e11b      	b.n	80043d0 <HAL_SPI_Transmit+0x280>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2203      	movs	r2, #3
 80041a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	68ba      	ldr	r2, [r7, #8]
 80041b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	88fa      	ldrh	r2, [r7, #6]
 80041b8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	88fa      	ldrh	r2, [r7, #6]
 80041be:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2200      	movs	r2, #0
 80041c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2200      	movs	r2, #0
 80041d6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2200      	movs	r2, #0
 80041dc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041e6:	d10f      	bne.n	8004208 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041f6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004206:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004212:	2b40      	cmp	r3, #64	@ 0x40
 8004214:	d007      	beq.n	8004226 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004224:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800422e:	d152      	bne.n	80042d6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d002      	beq.n	800423e <HAL_SPI_Transmit+0xee>
 8004238:	8b7b      	ldrh	r3, [r7, #26]
 800423a:	2b01      	cmp	r3, #1
 800423c:	d145      	bne.n	80042ca <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004242:	881a      	ldrh	r2, [r3, #0]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800424e:	1c9a      	adds	r2, r3, #2
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004258:	b29b      	uxth	r3, r3
 800425a:	3b01      	subs	r3, #1
 800425c:	b29a      	uxth	r2, r3
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004262:	e032      	b.n	80042ca <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	f003 0302 	and.w	r3, r3, #2
 800426e:	2b02      	cmp	r3, #2
 8004270:	d112      	bne.n	8004298 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004276:	881a      	ldrh	r2, [r3, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004282:	1c9a      	adds	r2, r3, #2
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800428c:	b29b      	uxth	r3, r3
 800428e:	3b01      	subs	r3, #1
 8004290:	b29a      	uxth	r2, r3
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004296:	e018      	b.n	80042ca <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004298:	f7fd fb2e 	bl	80018f8 <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	683a      	ldr	r2, [r7, #0]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d803      	bhi.n	80042b0 <HAL_SPI_Transmit+0x160>
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80042ae:	d102      	bne.n	80042b6 <HAL_SPI_Transmit+0x166>
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d109      	bne.n	80042ca <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2201      	movs	r2, #1
 80042ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e082      	b.n	80043d0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d1c7      	bne.n	8004264 <HAL_SPI_Transmit+0x114>
 80042d4:	e053      	b.n	800437e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d002      	beq.n	80042e4 <HAL_SPI_Transmit+0x194>
 80042de:	8b7b      	ldrh	r3, [r7, #26]
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d147      	bne.n	8004374 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	330c      	adds	r3, #12
 80042ee:	7812      	ldrb	r2, [r2, #0]
 80042f0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f6:	1c5a      	adds	r2, r3, #1
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004300:	b29b      	uxth	r3, r3
 8004302:	3b01      	subs	r3, #1
 8004304:	b29a      	uxth	r2, r3
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800430a:	e033      	b.n	8004374 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f003 0302 	and.w	r3, r3, #2
 8004316:	2b02      	cmp	r3, #2
 8004318:	d113      	bne.n	8004342 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	330c      	adds	r3, #12
 8004324:	7812      	ldrb	r2, [r2, #0]
 8004326:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800432c:	1c5a      	adds	r2, r3, #1
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004336:	b29b      	uxth	r3, r3
 8004338:	3b01      	subs	r3, #1
 800433a:	b29a      	uxth	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004340:	e018      	b.n	8004374 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004342:	f7fd fad9 	bl	80018f8 <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	69fb      	ldr	r3, [r7, #28]
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	683a      	ldr	r2, [r7, #0]
 800434e:	429a      	cmp	r2, r3
 8004350:	d803      	bhi.n	800435a <HAL_SPI_Transmit+0x20a>
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004358:	d102      	bne.n	8004360 <HAL_SPI_Transmit+0x210>
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d109      	bne.n	8004374 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e02d      	b.n	80043d0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004378:	b29b      	uxth	r3, r3
 800437a:	2b00      	cmp	r3, #0
 800437c:	d1c6      	bne.n	800430c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800437e:	69fa      	ldr	r2, [r7, #28]
 8004380:	6839      	ldr	r1, [r7, #0]
 8004382:	68f8      	ldr	r0, [r7, #12]
 8004384:	f000 f8b0 	bl	80044e8 <SPI_EndRxTxTransaction>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d002      	beq.n	8004394 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2220      	movs	r2, #32
 8004392:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d10a      	bne.n	80043b2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800439c:	2300      	movs	r3, #0
 800439e:	617b      	str	r3, [r7, #20]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	617b      	str	r3, [r7, #20]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	617b      	str	r3, [r7, #20]
 80043b0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2201      	movs	r2, #1
 80043b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2200      	movs	r2, #0
 80043be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d001      	beq.n	80043ce <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e000      	b.n	80043d0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80043ce:	2300      	movs	r3, #0
  }
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3720      	adds	r7, #32
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b088      	sub	sp, #32
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	603b      	str	r3, [r7, #0]
 80043e4:	4613      	mov	r3, r2
 80043e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80043e8:	f7fd fa86 	bl	80018f8 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043f0:	1a9b      	subs	r3, r3, r2
 80043f2:	683a      	ldr	r2, [r7, #0]
 80043f4:	4413      	add	r3, r2
 80043f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80043f8:	f7fd fa7e 	bl	80018f8 <HAL_GetTick>
 80043fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80043fe:	4b39      	ldr	r3, [pc, #228]	@ (80044e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	015b      	lsls	r3, r3, #5
 8004404:	0d1b      	lsrs	r3, r3, #20
 8004406:	69fa      	ldr	r2, [r7, #28]
 8004408:	fb02 f303 	mul.w	r3, r2, r3
 800440c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800440e:	e054      	b.n	80044ba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004416:	d050      	beq.n	80044ba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004418:	f7fd fa6e 	bl	80018f8 <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	69bb      	ldr	r3, [r7, #24]
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	69fa      	ldr	r2, [r7, #28]
 8004424:	429a      	cmp	r2, r3
 8004426:	d902      	bls.n	800442e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d13d      	bne.n	80044aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	685a      	ldr	r2, [r3, #4]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800443c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004446:	d111      	bne.n	800446c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004450:	d004      	beq.n	800445c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800445a:	d107      	bne.n	800446c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800446a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004470:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004474:	d10f      	bne.n	8004496 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004484:	601a      	str	r2, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004494:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e017      	b.n	80044da <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d101      	bne.n	80044b4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80044b0:	2300      	movs	r3, #0
 80044b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	3b01      	subs	r3, #1
 80044b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	689a      	ldr	r2, [r3, #8]
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	4013      	ands	r3, r2
 80044c4:	68ba      	ldr	r2, [r7, #8]
 80044c6:	429a      	cmp	r2, r3
 80044c8:	bf0c      	ite	eq
 80044ca:	2301      	moveq	r3, #1
 80044cc:	2300      	movne	r3, #0
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	461a      	mov	r2, r3
 80044d2:	79fb      	ldrb	r3, [r7, #7]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d19b      	bne.n	8004410 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3720      	adds	r7, #32
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	2000041c 	.word	0x2000041c

080044e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b086      	sub	sp, #24
 80044ec:	af02      	add	r7, sp, #8
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	60b9      	str	r1, [r7, #8]
 80044f2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	9300      	str	r3, [sp, #0]
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	2201      	movs	r2, #1
 80044fc:	2102      	movs	r1, #2
 80044fe:	68f8      	ldr	r0, [r7, #12]
 8004500:	f7ff ff6a 	bl	80043d8 <SPI_WaitFlagStateUntilTimeout>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d007      	beq.n	800451a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800450e:	f043 0220 	orr.w	r2, r3, #32
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004516:	2303      	movs	r3, #3
 8004518:	e013      	b.n	8004542 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	9300      	str	r3, [sp, #0]
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	2200      	movs	r2, #0
 8004522:	2180      	movs	r1, #128	@ 0x80
 8004524:	68f8      	ldr	r0, [r7, #12]
 8004526:	f7ff ff57 	bl	80043d8 <SPI_WaitFlagStateUntilTimeout>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d007      	beq.n	8004540 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004534:	f043 0220 	orr.w	r2, r3, #32
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800453c:	2303      	movs	r3, #3
 800453e:	e000      	b.n	8004542 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
	...

0800454c <sniprintf>:
 800454c:	b40c      	push	{r2, r3}
 800454e:	b530      	push	{r4, r5, lr}
 8004550:	4b18      	ldr	r3, [pc, #96]	@ (80045b4 <sniprintf+0x68>)
 8004552:	1e0c      	subs	r4, r1, #0
 8004554:	681d      	ldr	r5, [r3, #0]
 8004556:	b09d      	sub	sp, #116	@ 0x74
 8004558:	da08      	bge.n	800456c <sniprintf+0x20>
 800455a:	238b      	movs	r3, #139	@ 0x8b
 800455c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004560:	602b      	str	r3, [r5, #0]
 8004562:	b01d      	add	sp, #116	@ 0x74
 8004564:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004568:	b002      	add	sp, #8
 800456a:	4770      	bx	lr
 800456c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004570:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004574:	f04f 0300 	mov.w	r3, #0
 8004578:	931b      	str	r3, [sp, #108]	@ 0x6c
 800457a:	bf0c      	ite	eq
 800457c:	4623      	moveq	r3, r4
 800457e:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8004582:	9304      	str	r3, [sp, #16]
 8004584:	9307      	str	r3, [sp, #28]
 8004586:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800458a:	9002      	str	r0, [sp, #8]
 800458c:	9006      	str	r0, [sp, #24]
 800458e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004592:	4628      	mov	r0, r5
 8004594:	ab21      	add	r3, sp, #132	@ 0x84
 8004596:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004598:	a902      	add	r1, sp, #8
 800459a:	9301      	str	r3, [sp, #4]
 800459c:	f000 f992 	bl	80048c4 <_svfiprintf_r>
 80045a0:	1c43      	adds	r3, r0, #1
 80045a2:	bfbc      	itt	lt
 80045a4:	238b      	movlt	r3, #139	@ 0x8b
 80045a6:	602b      	strlt	r3, [r5, #0]
 80045a8:	2c00      	cmp	r4, #0
 80045aa:	d0da      	beq.n	8004562 <sniprintf+0x16>
 80045ac:	2200      	movs	r2, #0
 80045ae:	9b02      	ldr	r3, [sp, #8]
 80045b0:	701a      	strb	r2, [r3, #0]
 80045b2:	e7d6      	b.n	8004562 <sniprintf+0x16>
 80045b4:	20000428 	.word	0x20000428

080045b8 <memset>:
 80045b8:	4603      	mov	r3, r0
 80045ba:	4402      	add	r2, r0
 80045bc:	4293      	cmp	r3, r2
 80045be:	d100      	bne.n	80045c2 <memset+0xa>
 80045c0:	4770      	bx	lr
 80045c2:	f803 1b01 	strb.w	r1, [r3], #1
 80045c6:	e7f9      	b.n	80045bc <memset+0x4>

080045c8 <__errno>:
 80045c8:	4b01      	ldr	r3, [pc, #4]	@ (80045d0 <__errno+0x8>)
 80045ca:	6818      	ldr	r0, [r3, #0]
 80045cc:	4770      	bx	lr
 80045ce:	bf00      	nop
 80045d0:	20000428 	.word	0x20000428

080045d4 <__libc_init_array>:
 80045d4:	b570      	push	{r4, r5, r6, lr}
 80045d6:	2600      	movs	r6, #0
 80045d8:	4d0c      	ldr	r5, [pc, #48]	@ (800460c <__libc_init_array+0x38>)
 80045da:	4c0d      	ldr	r4, [pc, #52]	@ (8004610 <__libc_init_array+0x3c>)
 80045dc:	1b64      	subs	r4, r4, r5
 80045de:	10a4      	asrs	r4, r4, #2
 80045e0:	42a6      	cmp	r6, r4
 80045e2:	d109      	bne.n	80045f8 <__libc_init_array+0x24>
 80045e4:	f000 fdd0 	bl	8005188 <_init>
 80045e8:	2600      	movs	r6, #0
 80045ea:	4d0a      	ldr	r5, [pc, #40]	@ (8004614 <__libc_init_array+0x40>)
 80045ec:	4c0a      	ldr	r4, [pc, #40]	@ (8004618 <__libc_init_array+0x44>)
 80045ee:	1b64      	subs	r4, r4, r5
 80045f0:	10a4      	asrs	r4, r4, #2
 80045f2:	42a6      	cmp	r6, r4
 80045f4:	d105      	bne.n	8004602 <__libc_init_array+0x2e>
 80045f6:	bd70      	pop	{r4, r5, r6, pc}
 80045f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80045fc:	4798      	blx	r3
 80045fe:	3601      	adds	r6, #1
 8004600:	e7ee      	b.n	80045e0 <__libc_init_array+0xc>
 8004602:	f855 3b04 	ldr.w	r3, [r5], #4
 8004606:	4798      	blx	r3
 8004608:	3601      	adds	r6, #1
 800460a:	e7f2      	b.n	80045f2 <__libc_init_array+0x1e>
 800460c:	08005238 	.word	0x08005238
 8004610:	08005238 	.word	0x08005238
 8004614:	08005238 	.word	0x08005238
 8004618:	0800523c 	.word	0x0800523c

0800461c <__retarget_lock_acquire_recursive>:
 800461c:	4770      	bx	lr

0800461e <__retarget_lock_release_recursive>:
 800461e:	4770      	bx	lr

08004620 <_free_r>:
 8004620:	b538      	push	{r3, r4, r5, lr}
 8004622:	4605      	mov	r5, r0
 8004624:	2900      	cmp	r1, #0
 8004626:	d040      	beq.n	80046aa <_free_r+0x8a>
 8004628:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800462c:	1f0c      	subs	r4, r1, #4
 800462e:	2b00      	cmp	r3, #0
 8004630:	bfb8      	it	lt
 8004632:	18e4      	addlt	r4, r4, r3
 8004634:	f000 f8de 	bl	80047f4 <__malloc_lock>
 8004638:	4a1c      	ldr	r2, [pc, #112]	@ (80046ac <_free_r+0x8c>)
 800463a:	6813      	ldr	r3, [r2, #0]
 800463c:	b933      	cbnz	r3, 800464c <_free_r+0x2c>
 800463e:	6063      	str	r3, [r4, #4]
 8004640:	6014      	str	r4, [r2, #0]
 8004642:	4628      	mov	r0, r5
 8004644:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004648:	f000 b8da 	b.w	8004800 <__malloc_unlock>
 800464c:	42a3      	cmp	r3, r4
 800464e:	d908      	bls.n	8004662 <_free_r+0x42>
 8004650:	6820      	ldr	r0, [r4, #0]
 8004652:	1821      	adds	r1, r4, r0
 8004654:	428b      	cmp	r3, r1
 8004656:	bf01      	itttt	eq
 8004658:	6819      	ldreq	r1, [r3, #0]
 800465a:	685b      	ldreq	r3, [r3, #4]
 800465c:	1809      	addeq	r1, r1, r0
 800465e:	6021      	streq	r1, [r4, #0]
 8004660:	e7ed      	b.n	800463e <_free_r+0x1e>
 8004662:	461a      	mov	r2, r3
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	b10b      	cbz	r3, 800466c <_free_r+0x4c>
 8004668:	42a3      	cmp	r3, r4
 800466a:	d9fa      	bls.n	8004662 <_free_r+0x42>
 800466c:	6811      	ldr	r1, [r2, #0]
 800466e:	1850      	adds	r0, r2, r1
 8004670:	42a0      	cmp	r0, r4
 8004672:	d10b      	bne.n	800468c <_free_r+0x6c>
 8004674:	6820      	ldr	r0, [r4, #0]
 8004676:	4401      	add	r1, r0
 8004678:	1850      	adds	r0, r2, r1
 800467a:	4283      	cmp	r3, r0
 800467c:	6011      	str	r1, [r2, #0]
 800467e:	d1e0      	bne.n	8004642 <_free_r+0x22>
 8004680:	6818      	ldr	r0, [r3, #0]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	4408      	add	r0, r1
 8004686:	6010      	str	r0, [r2, #0]
 8004688:	6053      	str	r3, [r2, #4]
 800468a:	e7da      	b.n	8004642 <_free_r+0x22>
 800468c:	d902      	bls.n	8004694 <_free_r+0x74>
 800468e:	230c      	movs	r3, #12
 8004690:	602b      	str	r3, [r5, #0]
 8004692:	e7d6      	b.n	8004642 <_free_r+0x22>
 8004694:	6820      	ldr	r0, [r4, #0]
 8004696:	1821      	adds	r1, r4, r0
 8004698:	428b      	cmp	r3, r1
 800469a:	bf01      	itttt	eq
 800469c:	6819      	ldreq	r1, [r3, #0]
 800469e:	685b      	ldreq	r3, [r3, #4]
 80046a0:	1809      	addeq	r1, r1, r0
 80046a2:	6021      	streq	r1, [r4, #0]
 80046a4:	6063      	str	r3, [r4, #4]
 80046a6:	6054      	str	r4, [r2, #4]
 80046a8:	e7cb      	b.n	8004642 <_free_r+0x22>
 80046aa:	bd38      	pop	{r3, r4, r5, pc}
 80046ac:	20000a8c 	.word	0x20000a8c

080046b0 <sbrk_aligned>:
 80046b0:	b570      	push	{r4, r5, r6, lr}
 80046b2:	4e0f      	ldr	r6, [pc, #60]	@ (80046f0 <sbrk_aligned+0x40>)
 80046b4:	460c      	mov	r4, r1
 80046b6:	6831      	ldr	r1, [r6, #0]
 80046b8:	4605      	mov	r5, r0
 80046ba:	b911      	cbnz	r1, 80046c2 <sbrk_aligned+0x12>
 80046bc:	f000 fba8 	bl	8004e10 <_sbrk_r>
 80046c0:	6030      	str	r0, [r6, #0]
 80046c2:	4621      	mov	r1, r4
 80046c4:	4628      	mov	r0, r5
 80046c6:	f000 fba3 	bl	8004e10 <_sbrk_r>
 80046ca:	1c43      	adds	r3, r0, #1
 80046cc:	d103      	bne.n	80046d6 <sbrk_aligned+0x26>
 80046ce:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80046d2:	4620      	mov	r0, r4
 80046d4:	bd70      	pop	{r4, r5, r6, pc}
 80046d6:	1cc4      	adds	r4, r0, #3
 80046d8:	f024 0403 	bic.w	r4, r4, #3
 80046dc:	42a0      	cmp	r0, r4
 80046de:	d0f8      	beq.n	80046d2 <sbrk_aligned+0x22>
 80046e0:	1a21      	subs	r1, r4, r0
 80046e2:	4628      	mov	r0, r5
 80046e4:	f000 fb94 	bl	8004e10 <_sbrk_r>
 80046e8:	3001      	adds	r0, #1
 80046ea:	d1f2      	bne.n	80046d2 <sbrk_aligned+0x22>
 80046ec:	e7ef      	b.n	80046ce <sbrk_aligned+0x1e>
 80046ee:	bf00      	nop
 80046f0:	20000a88 	.word	0x20000a88

080046f4 <_malloc_r>:
 80046f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046f8:	1ccd      	adds	r5, r1, #3
 80046fa:	f025 0503 	bic.w	r5, r5, #3
 80046fe:	3508      	adds	r5, #8
 8004700:	2d0c      	cmp	r5, #12
 8004702:	bf38      	it	cc
 8004704:	250c      	movcc	r5, #12
 8004706:	2d00      	cmp	r5, #0
 8004708:	4606      	mov	r6, r0
 800470a:	db01      	blt.n	8004710 <_malloc_r+0x1c>
 800470c:	42a9      	cmp	r1, r5
 800470e:	d904      	bls.n	800471a <_malloc_r+0x26>
 8004710:	230c      	movs	r3, #12
 8004712:	6033      	str	r3, [r6, #0]
 8004714:	2000      	movs	r0, #0
 8004716:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800471a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80047f0 <_malloc_r+0xfc>
 800471e:	f000 f869 	bl	80047f4 <__malloc_lock>
 8004722:	f8d8 3000 	ldr.w	r3, [r8]
 8004726:	461c      	mov	r4, r3
 8004728:	bb44      	cbnz	r4, 800477c <_malloc_r+0x88>
 800472a:	4629      	mov	r1, r5
 800472c:	4630      	mov	r0, r6
 800472e:	f7ff ffbf 	bl	80046b0 <sbrk_aligned>
 8004732:	1c43      	adds	r3, r0, #1
 8004734:	4604      	mov	r4, r0
 8004736:	d158      	bne.n	80047ea <_malloc_r+0xf6>
 8004738:	f8d8 4000 	ldr.w	r4, [r8]
 800473c:	4627      	mov	r7, r4
 800473e:	2f00      	cmp	r7, #0
 8004740:	d143      	bne.n	80047ca <_malloc_r+0xd6>
 8004742:	2c00      	cmp	r4, #0
 8004744:	d04b      	beq.n	80047de <_malloc_r+0xea>
 8004746:	6823      	ldr	r3, [r4, #0]
 8004748:	4639      	mov	r1, r7
 800474a:	4630      	mov	r0, r6
 800474c:	eb04 0903 	add.w	r9, r4, r3
 8004750:	f000 fb5e 	bl	8004e10 <_sbrk_r>
 8004754:	4581      	cmp	r9, r0
 8004756:	d142      	bne.n	80047de <_malloc_r+0xea>
 8004758:	6821      	ldr	r1, [r4, #0]
 800475a:	4630      	mov	r0, r6
 800475c:	1a6d      	subs	r5, r5, r1
 800475e:	4629      	mov	r1, r5
 8004760:	f7ff ffa6 	bl	80046b0 <sbrk_aligned>
 8004764:	3001      	adds	r0, #1
 8004766:	d03a      	beq.n	80047de <_malloc_r+0xea>
 8004768:	6823      	ldr	r3, [r4, #0]
 800476a:	442b      	add	r3, r5
 800476c:	6023      	str	r3, [r4, #0]
 800476e:	f8d8 3000 	ldr.w	r3, [r8]
 8004772:	685a      	ldr	r2, [r3, #4]
 8004774:	bb62      	cbnz	r2, 80047d0 <_malloc_r+0xdc>
 8004776:	f8c8 7000 	str.w	r7, [r8]
 800477a:	e00f      	b.n	800479c <_malloc_r+0xa8>
 800477c:	6822      	ldr	r2, [r4, #0]
 800477e:	1b52      	subs	r2, r2, r5
 8004780:	d420      	bmi.n	80047c4 <_malloc_r+0xd0>
 8004782:	2a0b      	cmp	r2, #11
 8004784:	d917      	bls.n	80047b6 <_malloc_r+0xc2>
 8004786:	1961      	adds	r1, r4, r5
 8004788:	42a3      	cmp	r3, r4
 800478a:	6025      	str	r5, [r4, #0]
 800478c:	bf18      	it	ne
 800478e:	6059      	strne	r1, [r3, #4]
 8004790:	6863      	ldr	r3, [r4, #4]
 8004792:	bf08      	it	eq
 8004794:	f8c8 1000 	streq.w	r1, [r8]
 8004798:	5162      	str	r2, [r4, r5]
 800479a:	604b      	str	r3, [r1, #4]
 800479c:	4630      	mov	r0, r6
 800479e:	f000 f82f 	bl	8004800 <__malloc_unlock>
 80047a2:	f104 000b 	add.w	r0, r4, #11
 80047a6:	1d23      	adds	r3, r4, #4
 80047a8:	f020 0007 	bic.w	r0, r0, #7
 80047ac:	1ac2      	subs	r2, r0, r3
 80047ae:	bf1c      	itt	ne
 80047b0:	1a1b      	subne	r3, r3, r0
 80047b2:	50a3      	strne	r3, [r4, r2]
 80047b4:	e7af      	b.n	8004716 <_malloc_r+0x22>
 80047b6:	6862      	ldr	r2, [r4, #4]
 80047b8:	42a3      	cmp	r3, r4
 80047ba:	bf0c      	ite	eq
 80047bc:	f8c8 2000 	streq.w	r2, [r8]
 80047c0:	605a      	strne	r2, [r3, #4]
 80047c2:	e7eb      	b.n	800479c <_malloc_r+0xa8>
 80047c4:	4623      	mov	r3, r4
 80047c6:	6864      	ldr	r4, [r4, #4]
 80047c8:	e7ae      	b.n	8004728 <_malloc_r+0x34>
 80047ca:	463c      	mov	r4, r7
 80047cc:	687f      	ldr	r7, [r7, #4]
 80047ce:	e7b6      	b.n	800473e <_malloc_r+0x4a>
 80047d0:	461a      	mov	r2, r3
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	42a3      	cmp	r3, r4
 80047d6:	d1fb      	bne.n	80047d0 <_malloc_r+0xdc>
 80047d8:	2300      	movs	r3, #0
 80047da:	6053      	str	r3, [r2, #4]
 80047dc:	e7de      	b.n	800479c <_malloc_r+0xa8>
 80047de:	230c      	movs	r3, #12
 80047e0:	4630      	mov	r0, r6
 80047e2:	6033      	str	r3, [r6, #0]
 80047e4:	f000 f80c 	bl	8004800 <__malloc_unlock>
 80047e8:	e794      	b.n	8004714 <_malloc_r+0x20>
 80047ea:	6005      	str	r5, [r0, #0]
 80047ec:	e7d6      	b.n	800479c <_malloc_r+0xa8>
 80047ee:	bf00      	nop
 80047f0:	20000a8c 	.word	0x20000a8c

080047f4 <__malloc_lock>:
 80047f4:	4801      	ldr	r0, [pc, #4]	@ (80047fc <__malloc_lock+0x8>)
 80047f6:	f7ff bf11 	b.w	800461c <__retarget_lock_acquire_recursive>
 80047fa:	bf00      	nop
 80047fc:	20000a84 	.word	0x20000a84

08004800 <__malloc_unlock>:
 8004800:	4801      	ldr	r0, [pc, #4]	@ (8004808 <__malloc_unlock+0x8>)
 8004802:	f7ff bf0c 	b.w	800461e <__retarget_lock_release_recursive>
 8004806:	bf00      	nop
 8004808:	20000a84 	.word	0x20000a84

0800480c <__ssputs_r>:
 800480c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004810:	461f      	mov	r7, r3
 8004812:	688e      	ldr	r6, [r1, #8]
 8004814:	4682      	mov	sl, r0
 8004816:	42be      	cmp	r6, r7
 8004818:	460c      	mov	r4, r1
 800481a:	4690      	mov	r8, r2
 800481c:	680b      	ldr	r3, [r1, #0]
 800481e:	d82d      	bhi.n	800487c <__ssputs_r+0x70>
 8004820:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004824:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004828:	d026      	beq.n	8004878 <__ssputs_r+0x6c>
 800482a:	6965      	ldr	r5, [r4, #20]
 800482c:	6909      	ldr	r1, [r1, #16]
 800482e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004832:	eba3 0901 	sub.w	r9, r3, r1
 8004836:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800483a:	1c7b      	adds	r3, r7, #1
 800483c:	444b      	add	r3, r9
 800483e:	106d      	asrs	r5, r5, #1
 8004840:	429d      	cmp	r5, r3
 8004842:	bf38      	it	cc
 8004844:	461d      	movcc	r5, r3
 8004846:	0553      	lsls	r3, r2, #21
 8004848:	d527      	bpl.n	800489a <__ssputs_r+0x8e>
 800484a:	4629      	mov	r1, r5
 800484c:	f7ff ff52 	bl	80046f4 <_malloc_r>
 8004850:	4606      	mov	r6, r0
 8004852:	b360      	cbz	r0, 80048ae <__ssputs_r+0xa2>
 8004854:	464a      	mov	r2, r9
 8004856:	6921      	ldr	r1, [r4, #16]
 8004858:	f000 faf8 	bl	8004e4c <memcpy>
 800485c:	89a3      	ldrh	r3, [r4, #12]
 800485e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004862:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004866:	81a3      	strh	r3, [r4, #12]
 8004868:	6126      	str	r6, [r4, #16]
 800486a:	444e      	add	r6, r9
 800486c:	6026      	str	r6, [r4, #0]
 800486e:	463e      	mov	r6, r7
 8004870:	6165      	str	r5, [r4, #20]
 8004872:	eba5 0509 	sub.w	r5, r5, r9
 8004876:	60a5      	str	r5, [r4, #8]
 8004878:	42be      	cmp	r6, r7
 800487a:	d900      	bls.n	800487e <__ssputs_r+0x72>
 800487c:	463e      	mov	r6, r7
 800487e:	4632      	mov	r2, r6
 8004880:	4641      	mov	r1, r8
 8004882:	6820      	ldr	r0, [r4, #0]
 8004884:	f000 faaa 	bl	8004ddc <memmove>
 8004888:	2000      	movs	r0, #0
 800488a:	68a3      	ldr	r3, [r4, #8]
 800488c:	1b9b      	subs	r3, r3, r6
 800488e:	60a3      	str	r3, [r4, #8]
 8004890:	6823      	ldr	r3, [r4, #0]
 8004892:	4433      	add	r3, r6
 8004894:	6023      	str	r3, [r4, #0]
 8004896:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800489a:	462a      	mov	r2, r5
 800489c:	f000 fae4 	bl	8004e68 <_realloc_r>
 80048a0:	4606      	mov	r6, r0
 80048a2:	2800      	cmp	r0, #0
 80048a4:	d1e0      	bne.n	8004868 <__ssputs_r+0x5c>
 80048a6:	4650      	mov	r0, sl
 80048a8:	6921      	ldr	r1, [r4, #16]
 80048aa:	f7ff feb9 	bl	8004620 <_free_r>
 80048ae:	230c      	movs	r3, #12
 80048b0:	f8ca 3000 	str.w	r3, [sl]
 80048b4:	89a3      	ldrh	r3, [r4, #12]
 80048b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80048ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048be:	81a3      	strh	r3, [r4, #12]
 80048c0:	e7e9      	b.n	8004896 <__ssputs_r+0x8a>
	...

080048c4 <_svfiprintf_r>:
 80048c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048c8:	4698      	mov	r8, r3
 80048ca:	898b      	ldrh	r3, [r1, #12]
 80048cc:	4607      	mov	r7, r0
 80048ce:	061b      	lsls	r3, r3, #24
 80048d0:	460d      	mov	r5, r1
 80048d2:	4614      	mov	r4, r2
 80048d4:	b09d      	sub	sp, #116	@ 0x74
 80048d6:	d510      	bpl.n	80048fa <_svfiprintf_r+0x36>
 80048d8:	690b      	ldr	r3, [r1, #16]
 80048da:	b973      	cbnz	r3, 80048fa <_svfiprintf_r+0x36>
 80048dc:	2140      	movs	r1, #64	@ 0x40
 80048de:	f7ff ff09 	bl	80046f4 <_malloc_r>
 80048e2:	6028      	str	r0, [r5, #0]
 80048e4:	6128      	str	r0, [r5, #16]
 80048e6:	b930      	cbnz	r0, 80048f6 <_svfiprintf_r+0x32>
 80048e8:	230c      	movs	r3, #12
 80048ea:	603b      	str	r3, [r7, #0]
 80048ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80048f0:	b01d      	add	sp, #116	@ 0x74
 80048f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048f6:	2340      	movs	r3, #64	@ 0x40
 80048f8:	616b      	str	r3, [r5, #20]
 80048fa:	2300      	movs	r3, #0
 80048fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80048fe:	2320      	movs	r3, #32
 8004900:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004904:	2330      	movs	r3, #48	@ 0x30
 8004906:	f04f 0901 	mov.w	r9, #1
 800490a:	f8cd 800c 	str.w	r8, [sp, #12]
 800490e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004aa8 <_svfiprintf_r+0x1e4>
 8004912:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004916:	4623      	mov	r3, r4
 8004918:	469a      	mov	sl, r3
 800491a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800491e:	b10a      	cbz	r2, 8004924 <_svfiprintf_r+0x60>
 8004920:	2a25      	cmp	r2, #37	@ 0x25
 8004922:	d1f9      	bne.n	8004918 <_svfiprintf_r+0x54>
 8004924:	ebba 0b04 	subs.w	fp, sl, r4
 8004928:	d00b      	beq.n	8004942 <_svfiprintf_r+0x7e>
 800492a:	465b      	mov	r3, fp
 800492c:	4622      	mov	r2, r4
 800492e:	4629      	mov	r1, r5
 8004930:	4638      	mov	r0, r7
 8004932:	f7ff ff6b 	bl	800480c <__ssputs_r>
 8004936:	3001      	adds	r0, #1
 8004938:	f000 80a7 	beq.w	8004a8a <_svfiprintf_r+0x1c6>
 800493c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800493e:	445a      	add	r2, fp
 8004940:	9209      	str	r2, [sp, #36]	@ 0x24
 8004942:	f89a 3000 	ldrb.w	r3, [sl]
 8004946:	2b00      	cmp	r3, #0
 8004948:	f000 809f 	beq.w	8004a8a <_svfiprintf_r+0x1c6>
 800494c:	2300      	movs	r3, #0
 800494e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004952:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004956:	f10a 0a01 	add.w	sl, sl, #1
 800495a:	9304      	str	r3, [sp, #16]
 800495c:	9307      	str	r3, [sp, #28]
 800495e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004962:	931a      	str	r3, [sp, #104]	@ 0x68
 8004964:	4654      	mov	r4, sl
 8004966:	2205      	movs	r2, #5
 8004968:	f814 1b01 	ldrb.w	r1, [r4], #1
 800496c:	484e      	ldr	r0, [pc, #312]	@ (8004aa8 <_svfiprintf_r+0x1e4>)
 800496e:	f000 fa5f 	bl	8004e30 <memchr>
 8004972:	9a04      	ldr	r2, [sp, #16]
 8004974:	b9d8      	cbnz	r0, 80049ae <_svfiprintf_r+0xea>
 8004976:	06d0      	lsls	r0, r2, #27
 8004978:	bf44      	itt	mi
 800497a:	2320      	movmi	r3, #32
 800497c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004980:	0711      	lsls	r1, r2, #28
 8004982:	bf44      	itt	mi
 8004984:	232b      	movmi	r3, #43	@ 0x2b
 8004986:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800498a:	f89a 3000 	ldrb.w	r3, [sl]
 800498e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004990:	d015      	beq.n	80049be <_svfiprintf_r+0xfa>
 8004992:	4654      	mov	r4, sl
 8004994:	2000      	movs	r0, #0
 8004996:	f04f 0c0a 	mov.w	ip, #10
 800499a:	9a07      	ldr	r2, [sp, #28]
 800499c:	4621      	mov	r1, r4
 800499e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80049a2:	3b30      	subs	r3, #48	@ 0x30
 80049a4:	2b09      	cmp	r3, #9
 80049a6:	d94b      	bls.n	8004a40 <_svfiprintf_r+0x17c>
 80049a8:	b1b0      	cbz	r0, 80049d8 <_svfiprintf_r+0x114>
 80049aa:	9207      	str	r2, [sp, #28]
 80049ac:	e014      	b.n	80049d8 <_svfiprintf_r+0x114>
 80049ae:	eba0 0308 	sub.w	r3, r0, r8
 80049b2:	fa09 f303 	lsl.w	r3, r9, r3
 80049b6:	4313      	orrs	r3, r2
 80049b8:	46a2      	mov	sl, r4
 80049ba:	9304      	str	r3, [sp, #16]
 80049bc:	e7d2      	b.n	8004964 <_svfiprintf_r+0xa0>
 80049be:	9b03      	ldr	r3, [sp, #12]
 80049c0:	1d19      	adds	r1, r3, #4
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	9103      	str	r1, [sp, #12]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	bfbb      	ittet	lt
 80049ca:	425b      	neglt	r3, r3
 80049cc:	f042 0202 	orrlt.w	r2, r2, #2
 80049d0:	9307      	strge	r3, [sp, #28]
 80049d2:	9307      	strlt	r3, [sp, #28]
 80049d4:	bfb8      	it	lt
 80049d6:	9204      	strlt	r2, [sp, #16]
 80049d8:	7823      	ldrb	r3, [r4, #0]
 80049da:	2b2e      	cmp	r3, #46	@ 0x2e
 80049dc:	d10a      	bne.n	80049f4 <_svfiprintf_r+0x130>
 80049de:	7863      	ldrb	r3, [r4, #1]
 80049e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80049e2:	d132      	bne.n	8004a4a <_svfiprintf_r+0x186>
 80049e4:	9b03      	ldr	r3, [sp, #12]
 80049e6:	3402      	adds	r4, #2
 80049e8:	1d1a      	adds	r2, r3, #4
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	9203      	str	r2, [sp, #12]
 80049ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80049f2:	9305      	str	r3, [sp, #20]
 80049f4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004aac <_svfiprintf_r+0x1e8>
 80049f8:	2203      	movs	r2, #3
 80049fa:	4650      	mov	r0, sl
 80049fc:	7821      	ldrb	r1, [r4, #0]
 80049fe:	f000 fa17 	bl	8004e30 <memchr>
 8004a02:	b138      	cbz	r0, 8004a14 <_svfiprintf_r+0x150>
 8004a04:	2240      	movs	r2, #64	@ 0x40
 8004a06:	9b04      	ldr	r3, [sp, #16]
 8004a08:	eba0 000a 	sub.w	r0, r0, sl
 8004a0c:	4082      	lsls	r2, r0
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	3401      	adds	r4, #1
 8004a12:	9304      	str	r3, [sp, #16]
 8004a14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a18:	2206      	movs	r2, #6
 8004a1a:	4825      	ldr	r0, [pc, #148]	@ (8004ab0 <_svfiprintf_r+0x1ec>)
 8004a1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004a20:	f000 fa06 	bl	8004e30 <memchr>
 8004a24:	2800      	cmp	r0, #0
 8004a26:	d036      	beq.n	8004a96 <_svfiprintf_r+0x1d2>
 8004a28:	4b22      	ldr	r3, [pc, #136]	@ (8004ab4 <_svfiprintf_r+0x1f0>)
 8004a2a:	bb1b      	cbnz	r3, 8004a74 <_svfiprintf_r+0x1b0>
 8004a2c:	9b03      	ldr	r3, [sp, #12]
 8004a2e:	3307      	adds	r3, #7
 8004a30:	f023 0307 	bic.w	r3, r3, #7
 8004a34:	3308      	adds	r3, #8
 8004a36:	9303      	str	r3, [sp, #12]
 8004a38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a3a:	4433      	add	r3, r6
 8004a3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004a3e:	e76a      	b.n	8004916 <_svfiprintf_r+0x52>
 8004a40:	460c      	mov	r4, r1
 8004a42:	2001      	movs	r0, #1
 8004a44:	fb0c 3202 	mla	r2, ip, r2, r3
 8004a48:	e7a8      	b.n	800499c <_svfiprintf_r+0xd8>
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	f04f 0c0a 	mov.w	ip, #10
 8004a50:	4619      	mov	r1, r3
 8004a52:	3401      	adds	r4, #1
 8004a54:	9305      	str	r3, [sp, #20]
 8004a56:	4620      	mov	r0, r4
 8004a58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004a5c:	3a30      	subs	r2, #48	@ 0x30
 8004a5e:	2a09      	cmp	r2, #9
 8004a60:	d903      	bls.n	8004a6a <_svfiprintf_r+0x1a6>
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d0c6      	beq.n	80049f4 <_svfiprintf_r+0x130>
 8004a66:	9105      	str	r1, [sp, #20]
 8004a68:	e7c4      	b.n	80049f4 <_svfiprintf_r+0x130>
 8004a6a:	4604      	mov	r4, r0
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004a72:	e7f0      	b.n	8004a56 <_svfiprintf_r+0x192>
 8004a74:	ab03      	add	r3, sp, #12
 8004a76:	9300      	str	r3, [sp, #0]
 8004a78:	462a      	mov	r2, r5
 8004a7a:	4638      	mov	r0, r7
 8004a7c:	4b0e      	ldr	r3, [pc, #56]	@ (8004ab8 <_svfiprintf_r+0x1f4>)
 8004a7e:	a904      	add	r1, sp, #16
 8004a80:	f3af 8000 	nop.w
 8004a84:	1c42      	adds	r2, r0, #1
 8004a86:	4606      	mov	r6, r0
 8004a88:	d1d6      	bne.n	8004a38 <_svfiprintf_r+0x174>
 8004a8a:	89ab      	ldrh	r3, [r5, #12]
 8004a8c:	065b      	lsls	r3, r3, #25
 8004a8e:	f53f af2d 	bmi.w	80048ec <_svfiprintf_r+0x28>
 8004a92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004a94:	e72c      	b.n	80048f0 <_svfiprintf_r+0x2c>
 8004a96:	ab03      	add	r3, sp, #12
 8004a98:	9300      	str	r3, [sp, #0]
 8004a9a:	462a      	mov	r2, r5
 8004a9c:	4638      	mov	r0, r7
 8004a9e:	4b06      	ldr	r3, [pc, #24]	@ (8004ab8 <_svfiprintf_r+0x1f4>)
 8004aa0:	a904      	add	r1, sp, #16
 8004aa2:	f000 f87d 	bl	8004ba0 <_printf_i>
 8004aa6:	e7ed      	b.n	8004a84 <_svfiprintf_r+0x1c0>
 8004aa8:	08005202 	.word	0x08005202
 8004aac:	08005208 	.word	0x08005208
 8004ab0:	0800520c 	.word	0x0800520c
 8004ab4:	00000000 	.word	0x00000000
 8004ab8:	0800480d 	.word	0x0800480d

08004abc <_printf_common>:
 8004abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ac0:	4616      	mov	r6, r2
 8004ac2:	4698      	mov	r8, r3
 8004ac4:	688a      	ldr	r2, [r1, #8]
 8004ac6:	690b      	ldr	r3, [r1, #16]
 8004ac8:	4607      	mov	r7, r0
 8004aca:	4293      	cmp	r3, r2
 8004acc:	bfb8      	it	lt
 8004ace:	4613      	movlt	r3, r2
 8004ad0:	6033      	str	r3, [r6, #0]
 8004ad2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004ad6:	460c      	mov	r4, r1
 8004ad8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004adc:	b10a      	cbz	r2, 8004ae2 <_printf_common+0x26>
 8004ade:	3301      	adds	r3, #1
 8004ae0:	6033      	str	r3, [r6, #0]
 8004ae2:	6823      	ldr	r3, [r4, #0]
 8004ae4:	0699      	lsls	r1, r3, #26
 8004ae6:	bf42      	ittt	mi
 8004ae8:	6833      	ldrmi	r3, [r6, #0]
 8004aea:	3302      	addmi	r3, #2
 8004aec:	6033      	strmi	r3, [r6, #0]
 8004aee:	6825      	ldr	r5, [r4, #0]
 8004af0:	f015 0506 	ands.w	r5, r5, #6
 8004af4:	d106      	bne.n	8004b04 <_printf_common+0x48>
 8004af6:	f104 0a19 	add.w	sl, r4, #25
 8004afa:	68e3      	ldr	r3, [r4, #12]
 8004afc:	6832      	ldr	r2, [r6, #0]
 8004afe:	1a9b      	subs	r3, r3, r2
 8004b00:	42ab      	cmp	r3, r5
 8004b02:	dc2b      	bgt.n	8004b5c <_printf_common+0xa0>
 8004b04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004b08:	6822      	ldr	r2, [r4, #0]
 8004b0a:	3b00      	subs	r3, #0
 8004b0c:	bf18      	it	ne
 8004b0e:	2301      	movne	r3, #1
 8004b10:	0692      	lsls	r2, r2, #26
 8004b12:	d430      	bmi.n	8004b76 <_printf_common+0xba>
 8004b14:	4641      	mov	r1, r8
 8004b16:	4638      	mov	r0, r7
 8004b18:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004b1c:	47c8      	blx	r9
 8004b1e:	3001      	adds	r0, #1
 8004b20:	d023      	beq.n	8004b6a <_printf_common+0xae>
 8004b22:	6823      	ldr	r3, [r4, #0]
 8004b24:	6922      	ldr	r2, [r4, #16]
 8004b26:	f003 0306 	and.w	r3, r3, #6
 8004b2a:	2b04      	cmp	r3, #4
 8004b2c:	bf14      	ite	ne
 8004b2e:	2500      	movne	r5, #0
 8004b30:	6833      	ldreq	r3, [r6, #0]
 8004b32:	f04f 0600 	mov.w	r6, #0
 8004b36:	bf08      	it	eq
 8004b38:	68e5      	ldreq	r5, [r4, #12]
 8004b3a:	f104 041a 	add.w	r4, r4, #26
 8004b3e:	bf08      	it	eq
 8004b40:	1aed      	subeq	r5, r5, r3
 8004b42:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004b46:	bf08      	it	eq
 8004b48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	bfc4      	itt	gt
 8004b50:	1a9b      	subgt	r3, r3, r2
 8004b52:	18ed      	addgt	r5, r5, r3
 8004b54:	42b5      	cmp	r5, r6
 8004b56:	d11a      	bne.n	8004b8e <_printf_common+0xd2>
 8004b58:	2000      	movs	r0, #0
 8004b5a:	e008      	b.n	8004b6e <_printf_common+0xb2>
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	4652      	mov	r2, sl
 8004b60:	4641      	mov	r1, r8
 8004b62:	4638      	mov	r0, r7
 8004b64:	47c8      	blx	r9
 8004b66:	3001      	adds	r0, #1
 8004b68:	d103      	bne.n	8004b72 <_printf_common+0xb6>
 8004b6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b72:	3501      	adds	r5, #1
 8004b74:	e7c1      	b.n	8004afa <_printf_common+0x3e>
 8004b76:	2030      	movs	r0, #48	@ 0x30
 8004b78:	18e1      	adds	r1, r4, r3
 8004b7a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004b7e:	1c5a      	adds	r2, r3, #1
 8004b80:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004b84:	4422      	add	r2, r4
 8004b86:	3302      	adds	r3, #2
 8004b88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004b8c:	e7c2      	b.n	8004b14 <_printf_common+0x58>
 8004b8e:	2301      	movs	r3, #1
 8004b90:	4622      	mov	r2, r4
 8004b92:	4641      	mov	r1, r8
 8004b94:	4638      	mov	r0, r7
 8004b96:	47c8      	blx	r9
 8004b98:	3001      	adds	r0, #1
 8004b9a:	d0e6      	beq.n	8004b6a <_printf_common+0xae>
 8004b9c:	3601      	adds	r6, #1
 8004b9e:	e7d9      	b.n	8004b54 <_printf_common+0x98>

08004ba0 <_printf_i>:
 8004ba0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ba4:	7e0f      	ldrb	r7, [r1, #24]
 8004ba6:	4691      	mov	r9, r2
 8004ba8:	2f78      	cmp	r7, #120	@ 0x78
 8004baa:	4680      	mov	r8, r0
 8004bac:	460c      	mov	r4, r1
 8004bae:	469a      	mov	sl, r3
 8004bb0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004bb2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004bb6:	d807      	bhi.n	8004bc8 <_printf_i+0x28>
 8004bb8:	2f62      	cmp	r7, #98	@ 0x62
 8004bba:	d80a      	bhi.n	8004bd2 <_printf_i+0x32>
 8004bbc:	2f00      	cmp	r7, #0
 8004bbe:	f000 80d1 	beq.w	8004d64 <_printf_i+0x1c4>
 8004bc2:	2f58      	cmp	r7, #88	@ 0x58
 8004bc4:	f000 80b8 	beq.w	8004d38 <_printf_i+0x198>
 8004bc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004bcc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004bd0:	e03a      	b.n	8004c48 <_printf_i+0xa8>
 8004bd2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004bd6:	2b15      	cmp	r3, #21
 8004bd8:	d8f6      	bhi.n	8004bc8 <_printf_i+0x28>
 8004bda:	a101      	add	r1, pc, #4	@ (adr r1, 8004be0 <_printf_i+0x40>)
 8004bdc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004be0:	08004c39 	.word	0x08004c39
 8004be4:	08004c4d 	.word	0x08004c4d
 8004be8:	08004bc9 	.word	0x08004bc9
 8004bec:	08004bc9 	.word	0x08004bc9
 8004bf0:	08004bc9 	.word	0x08004bc9
 8004bf4:	08004bc9 	.word	0x08004bc9
 8004bf8:	08004c4d 	.word	0x08004c4d
 8004bfc:	08004bc9 	.word	0x08004bc9
 8004c00:	08004bc9 	.word	0x08004bc9
 8004c04:	08004bc9 	.word	0x08004bc9
 8004c08:	08004bc9 	.word	0x08004bc9
 8004c0c:	08004d4b 	.word	0x08004d4b
 8004c10:	08004c77 	.word	0x08004c77
 8004c14:	08004d05 	.word	0x08004d05
 8004c18:	08004bc9 	.word	0x08004bc9
 8004c1c:	08004bc9 	.word	0x08004bc9
 8004c20:	08004d6d 	.word	0x08004d6d
 8004c24:	08004bc9 	.word	0x08004bc9
 8004c28:	08004c77 	.word	0x08004c77
 8004c2c:	08004bc9 	.word	0x08004bc9
 8004c30:	08004bc9 	.word	0x08004bc9
 8004c34:	08004d0d 	.word	0x08004d0d
 8004c38:	6833      	ldr	r3, [r6, #0]
 8004c3a:	1d1a      	adds	r2, r3, #4
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	6032      	str	r2, [r6, #0]
 8004c40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c44:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e09c      	b.n	8004d86 <_printf_i+0x1e6>
 8004c4c:	6833      	ldr	r3, [r6, #0]
 8004c4e:	6820      	ldr	r0, [r4, #0]
 8004c50:	1d19      	adds	r1, r3, #4
 8004c52:	6031      	str	r1, [r6, #0]
 8004c54:	0606      	lsls	r6, r0, #24
 8004c56:	d501      	bpl.n	8004c5c <_printf_i+0xbc>
 8004c58:	681d      	ldr	r5, [r3, #0]
 8004c5a:	e003      	b.n	8004c64 <_printf_i+0xc4>
 8004c5c:	0645      	lsls	r5, r0, #25
 8004c5e:	d5fb      	bpl.n	8004c58 <_printf_i+0xb8>
 8004c60:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004c64:	2d00      	cmp	r5, #0
 8004c66:	da03      	bge.n	8004c70 <_printf_i+0xd0>
 8004c68:	232d      	movs	r3, #45	@ 0x2d
 8004c6a:	426d      	negs	r5, r5
 8004c6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c70:	230a      	movs	r3, #10
 8004c72:	4858      	ldr	r0, [pc, #352]	@ (8004dd4 <_printf_i+0x234>)
 8004c74:	e011      	b.n	8004c9a <_printf_i+0xfa>
 8004c76:	6821      	ldr	r1, [r4, #0]
 8004c78:	6833      	ldr	r3, [r6, #0]
 8004c7a:	0608      	lsls	r0, r1, #24
 8004c7c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004c80:	d402      	bmi.n	8004c88 <_printf_i+0xe8>
 8004c82:	0649      	lsls	r1, r1, #25
 8004c84:	bf48      	it	mi
 8004c86:	b2ad      	uxthmi	r5, r5
 8004c88:	2f6f      	cmp	r7, #111	@ 0x6f
 8004c8a:	6033      	str	r3, [r6, #0]
 8004c8c:	bf14      	ite	ne
 8004c8e:	230a      	movne	r3, #10
 8004c90:	2308      	moveq	r3, #8
 8004c92:	4850      	ldr	r0, [pc, #320]	@ (8004dd4 <_printf_i+0x234>)
 8004c94:	2100      	movs	r1, #0
 8004c96:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004c9a:	6866      	ldr	r6, [r4, #4]
 8004c9c:	2e00      	cmp	r6, #0
 8004c9e:	60a6      	str	r6, [r4, #8]
 8004ca0:	db05      	blt.n	8004cae <_printf_i+0x10e>
 8004ca2:	6821      	ldr	r1, [r4, #0]
 8004ca4:	432e      	orrs	r6, r5
 8004ca6:	f021 0104 	bic.w	r1, r1, #4
 8004caa:	6021      	str	r1, [r4, #0]
 8004cac:	d04b      	beq.n	8004d46 <_printf_i+0x1a6>
 8004cae:	4616      	mov	r6, r2
 8004cb0:	fbb5 f1f3 	udiv	r1, r5, r3
 8004cb4:	fb03 5711 	mls	r7, r3, r1, r5
 8004cb8:	5dc7      	ldrb	r7, [r0, r7]
 8004cba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004cbe:	462f      	mov	r7, r5
 8004cc0:	42bb      	cmp	r3, r7
 8004cc2:	460d      	mov	r5, r1
 8004cc4:	d9f4      	bls.n	8004cb0 <_printf_i+0x110>
 8004cc6:	2b08      	cmp	r3, #8
 8004cc8:	d10b      	bne.n	8004ce2 <_printf_i+0x142>
 8004cca:	6823      	ldr	r3, [r4, #0]
 8004ccc:	07df      	lsls	r7, r3, #31
 8004cce:	d508      	bpl.n	8004ce2 <_printf_i+0x142>
 8004cd0:	6923      	ldr	r3, [r4, #16]
 8004cd2:	6861      	ldr	r1, [r4, #4]
 8004cd4:	4299      	cmp	r1, r3
 8004cd6:	bfde      	ittt	le
 8004cd8:	2330      	movle	r3, #48	@ 0x30
 8004cda:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004cde:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004ce2:	1b92      	subs	r2, r2, r6
 8004ce4:	6122      	str	r2, [r4, #16]
 8004ce6:	464b      	mov	r3, r9
 8004ce8:	4621      	mov	r1, r4
 8004cea:	4640      	mov	r0, r8
 8004cec:	f8cd a000 	str.w	sl, [sp]
 8004cf0:	aa03      	add	r2, sp, #12
 8004cf2:	f7ff fee3 	bl	8004abc <_printf_common>
 8004cf6:	3001      	adds	r0, #1
 8004cf8:	d14a      	bne.n	8004d90 <_printf_i+0x1f0>
 8004cfa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004cfe:	b004      	add	sp, #16
 8004d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d04:	6823      	ldr	r3, [r4, #0]
 8004d06:	f043 0320 	orr.w	r3, r3, #32
 8004d0a:	6023      	str	r3, [r4, #0]
 8004d0c:	2778      	movs	r7, #120	@ 0x78
 8004d0e:	4832      	ldr	r0, [pc, #200]	@ (8004dd8 <_printf_i+0x238>)
 8004d10:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004d14:	6823      	ldr	r3, [r4, #0]
 8004d16:	6831      	ldr	r1, [r6, #0]
 8004d18:	061f      	lsls	r7, r3, #24
 8004d1a:	f851 5b04 	ldr.w	r5, [r1], #4
 8004d1e:	d402      	bmi.n	8004d26 <_printf_i+0x186>
 8004d20:	065f      	lsls	r7, r3, #25
 8004d22:	bf48      	it	mi
 8004d24:	b2ad      	uxthmi	r5, r5
 8004d26:	6031      	str	r1, [r6, #0]
 8004d28:	07d9      	lsls	r1, r3, #31
 8004d2a:	bf44      	itt	mi
 8004d2c:	f043 0320 	orrmi.w	r3, r3, #32
 8004d30:	6023      	strmi	r3, [r4, #0]
 8004d32:	b11d      	cbz	r5, 8004d3c <_printf_i+0x19c>
 8004d34:	2310      	movs	r3, #16
 8004d36:	e7ad      	b.n	8004c94 <_printf_i+0xf4>
 8004d38:	4826      	ldr	r0, [pc, #152]	@ (8004dd4 <_printf_i+0x234>)
 8004d3a:	e7e9      	b.n	8004d10 <_printf_i+0x170>
 8004d3c:	6823      	ldr	r3, [r4, #0]
 8004d3e:	f023 0320 	bic.w	r3, r3, #32
 8004d42:	6023      	str	r3, [r4, #0]
 8004d44:	e7f6      	b.n	8004d34 <_printf_i+0x194>
 8004d46:	4616      	mov	r6, r2
 8004d48:	e7bd      	b.n	8004cc6 <_printf_i+0x126>
 8004d4a:	6833      	ldr	r3, [r6, #0]
 8004d4c:	6825      	ldr	r5, [r4, #0]
 8004d4e:	1d18      	adds	r0, r3, #4
 8004d50:	6961      	ldr	r1, [r4, #20]
 8004d52:	6030      	str	r0, [r6, #0]
 8004d54:	062e      	lsls	r6, r5, #24
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	d501      	bpl.n	8004d5e <_printf_i+0x1be>
 8004d5a:	6019      	str	r1, [r3, #0]
 8004d5c:	e002      	b.n	8004d64 <_printf_i+0x1c4>
 8004d5e:	0668      	lsls	r0, r5, #25
 8004d60:	d5fb      	bpl.n	8004d5a <_printf_i+0x1ba>
 8004d62:	8019      	strh	r1, [r3, #0]
 8004d64:	2300      	movs	r3, #0
 8004d66:	4616      	mov	r6, r2
 8004d68:	6123      	str	r3, [r4, #16]
 8004d6a:	e7bc      	b.n	8004ce6 <_printf_i+0x146>
 8004d6c:	6833      	ldr	r3, [r6, #0]
 8004d6e:	2100      	movs	r1, #0
 8004d70:	1d1a      	adds	r2, r3, #4
 8004d72:	6032      	str	r2, [r6, #0]
 8004d74:	681e      	ldr	r6, [r3, #0]
 8004d76:	6862      	ldr	r2, [r4, #4]
 8004d78:	4630      	mov	r0, r6
 8004d7a:	f000 f859 	bl	8004e30 <memchr>
 8004d7e:	b108      	cbz	r0, 8004d84 <_printf_i+0x1e4>
 8004d80:	1b80      	subs	r0, r0, r6
 8004d82:	6060      	str	r0, [r4, #4]
 8004d84:	6863      	ldr	r3, [r4, #4]
 8004d86:	6123      	str	r3, [r4, #16]
 8004d88:	2300      	movs	r3, #0
 8004d8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d8e:	e7aa      	b.n	8004ce6 <_printf_i+0x146>
 8004d90:	4632      	mov	r2, r6
 8004d92:	4649      	mov	r1, r9
 8004d94:	4640      	mov	r0, r8
 8004d96:	6923      	ldr	r3, [r4, #16]
 8004d98:	47d0      	blx	sl
 8004d9a:	3001      	adds	r0, #1
 8004d9c:	d0ad      	beq.n	8004cfa <_printf_i+0x15a>
 8004d9e:	6823      	ldr	r3, [r4, #0]
 8004da0:	079b      	lsls	r3, r3, #30
 8004da2:	d413      	bmi.n	8004dcc <_printf_i+0x22c>
 8004da4:	68e0      	ldr	r0, [r4, #12]
 8004da6:	9b03      	ldr	r3, [sp, #12]
 8004da8:	4298      	cmp	r0, r3
 8004daa:	bfb8      	it	lt
 8004dac:	4618      	movlt	r0, r3
 8004dae:	e7a6      	b.n	8004cfe <_printf_i+0x15e>
 8004db0:	2301      	movs	r3, #1
 8004db2:	4632      	mov	r2, r6
 8004db4:	4649      	mov	r1, r9
 8004db6:	4640      	mov	r0, r8
 8004db8:	47d0      	blx	sl
 8004dba:	3001      	adds	r0, #1
 8004dbc:	d09d      	beq.n	8004cfa <_printf_i+0x15a>
 8004dbe:	3501      	adds	r5, #1
 8004dc0:	68e3      	ldr	r3, [r4, #12]
 8004dc2:	9903      	ldr	r1, [sp, #12]
 8004dc4:	1a5b      	subs	r3, r3, r1
 8004dc6:	42ab      	cmp	r3, r5
 8004dc8:	dcf2      	bgt.n	8004db0 <_printf_i+0x210>
 8004dca:	e7eb      	b.n	8004da4 <_printf_i+0x204>
 8004dcc:	2500      	movs	r5, #0
 8004dce:	f104 0619 	add.w	r6, r4, #25
 8004dd2:	e7f5      	b.n	8004dc0 <_printf_i+0x220>
 8004dd4:	08005213 	.word	0x08005213
 8004dd8:	08005224 	.word	0x08005224

08004ddc <memmove>:
 8004ddc:	4288      	cmp	r0, r1
 8004dde:	b510      	push	{r4, lr}
 8004de0:	eb01 0402 	add.w	r4, r1, r2
 8004de4:	d902      	bls.n	8004dec <memmove+0x10>
 8004de6:	4284      	cmp	r4, r0
 8004de8:	4623      	mov	r3, r4
 8004dea:	d807      	bhi.n	8004dfc <memmove+0x20>
 8004dec:	1e43      	subs	r3, r0, #1
 8004dee:	42a1      	cmp	r1, r4
 8004df0:	d008      	beq.n	8004e04 <memmove+0x28>
 8004df2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004df6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004dfa:	e7f8      	b.n	8004dee <memmove+0x12>
 8004dfc:	4601      	mov	r1, r0
 8004dfe:	4402      	add	r2, r0
 8004e00:	428a      	cmp	r2, r1
 8004e02:	d100      	bne.n	8004e06 <memmove+0x2a>
 8004e04:	bd10      	pop	{r4, pc}
 8004e06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004e0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004e0e:	e7f7      	b.n	8004e00 <memmove+0x24>

08004e10 <_sbrk_r>:
 8004e10:	b538      	push	{r3, r4, r5, lr}
 8004e12:	2300      	movs	r3, #0
 8004e14:	4d05      	ldr	r5, [pc, #20]	@ (8004e2c <_sbrk_r+0x1c>)
 8004e16:	4604      	mov	r4, r0
 8004e18:	4608      	mov	r0, r1
 8004e1a:	602b      	str	r3, [r5, #0]
 8004e1c:	f7fc fcba 	bl	8001794 <_sbrk>
 8004e20:	1c43      	adds	r3, r0, #1
 8004e22:	d102      	bne.n	8004e2a <_sbrk_r+0x1a>
 8004e24:	682b      	ldr	r3, [r5, #0]
 8004e26:	b103      	cbz	r3, 8004e2a <_sbrk_r+0x1a>
 8004e28:	6023      	str	r3, [r4, #0]
 8004e2a:	bd38      	pop	{r3, r4, r5, pc}
 8004e2c:	20000a80 	.word	0x20000a80

08004e30 <memchr>:
 8004e30:	4603      	mov	r3, r0
 8004e32:	b510      	push	{r4, lr}
 8004e34:	b2c9      	uxtb	r1, r1
 8004e36:	4402      	add	r2, r0
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	d101      	bne.n	8004e42 <memchr+0x12>
 8004e3e:	2000      	movs	r0, #0
 8004e40:	e003      	b.n	8004e4a <memchr+0x1a>
 8004e42:	7804      	ldrb	r4, [r0, #0]
 8004e44:	3301      	adds	r3, #1
 8004e46:	428c      	cmp	r4, r1
 8004e48:	d1f6      	bne.n	8004e38 <memchr+0x8>
 8004e4a:	bd10      	pop	{r4, pc}

08004e4c <memcpy>:
 8004e4c:	440a      	add	r2, r1
 8004e4e:	4291      	cmp	r1, r2
 8004e50:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004e54:	d100      	bne.n	8004e58 <memcpy+0xc>
 8004e56:	4770      	bx	lr
 8004e58:	b510      	push	{r4, lr}
 8004e5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e5e:	4291      	cmp	r1, r2
 8004e60:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e64:	d1f9      	bne.n	8004e5a <memcpy+0xe>
 8004e66:	bd10      	pop	{r4, pc}

08004e68 <_realloc_r>:
 8004e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e6c:	4607      	mov	r7, r0
 8004e6e:	4614      	mov	r4, r2
 8004e70:	460d      	mov	r5, r1
 8004e72:	b921      	cbnz	r1, 8004e7e <_realloc_r+0x16>
 8004e74:	4611      	mov	r1, r2
 8004e76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e7a:	f7ff bc3b 	b.w	80046f4 <_malloc_r>
 8004e7e:	b92a      	cbnz	r2, 8004e8c <_realloc_r+0x24>
 8004e80:	f7ff fbce 	bl	8004620 <_free_r>
 8004e84:	4625      	mov	r5, r4
 8004e86:	4628      	mov	r0, r5
 8004e88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e8c:	f000 f81a 	bl	8004ec4 <_malloc_usable_size_r>
 8004e90:	4284      	cmp	r4, r0
 8004e92:	4606      	mov	r6, r0
 8004e94:	d802      	bhi.n	8004e9c <_realloc_r+0x34>
 8004e96:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004e9a:	d8f4      	bhi.n	8004e86 <_realloc_r+0x1e>
 8004e9c:	4621      	mov	r1, r4
 8004e9e:	4638      	mov	r0, r7
 8004ea0:	f7ff fc28 	bl	80046f4 <_malloc_r>
 8004ea4:	4680      	mov	r8, r0
 8004ea6:	b908      	cbnz	r0, 8004eac <_realloc_r+0x44>
 8004ea8:	4645      	mov	r5, r8
 8004eaa:	e7ec      	b.n	8004e86 <_realloc_r+0x1e>
 8004eac:	42b4      	cmp	r4, r6
 8004eae:	4622      	mov	r2, r4
 8004eb0:	4629      	mov	r1, r5
 8004eb2:	bf28      	it	cs
 8004eb4:	4632      	movcs	r2, r6
 8004eb6:	f7ff ffc9 	bl	8004e4c <memcpy>
 8004eba:	4629      	mov	r1, r5
 8004ebc:	4638      	mov	r0, r7
 8004ebe:	f7ff fbaf 	bl	8004620 <_free_r>
 8004ec2:	e7f1      	b.n	8004ea8 <_realloc_r+0x40>

08004ec4 <_malloc_usable_size_r>:
 8004ec4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ec8:	1f18      	subs	r0, r3, #4
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	bfbc      	itt	lt
 8004ece:	580b      	ldrlt	r3, [r1, r0]
 8004ed0:	18c0      	addlt	r0, r0, r3
 8004ed2:	4770      	bx	lr

08004ed4 <logf>:
 8004ed4:	b538      	push	{r3, r4, r5, lr}
 8004ed6:	4604      	mov	r4, r0
 8004ed8:	f000 f828 	bl	8004f2c <__ieee754_logf>
 8004edc:	4621      	mov	r1, r4
 8004ede:	4605      	mov	r5, r0
 8004ee0:	4620      	mov	r0, r4
 8004ee2:	f7fb fc07 	bl	80006f4 <__aeabi_fcmpun>
 8004ee6:	b970      	cbnz	r0, 8004f06 <logf+0x32>
 8004ee8:	2100      	movs	r1, #0
 8004eea:	4620      	mov	r0, r4
 8004eec:	f7fb fbf8 	bl	80006e0 <__aeabi_fcmpgt>
 8004ef0:	b948      	cbnz	r0, 8004f06 <logf+0x32>
 8004ef2:	2100      	movs	r1, #0
 8004ef4:	4620      	mov	r0, r4
 8004ef6:	f7fb fbcb 	bl	8000690 <__aeabi_fcmpeq>
 8004efa:	b130      	cbz	r0, 8004f0a <logf+0x36>
 8004efc:	f7ff fb64 	bl	80045c8 <__errno>
 8004f00:	2322      	movs	r3, #34	@ 0x22
 8004f02:	4d06      	ldr	r5, [pc, #24]	@ (8004f1c <logf+0x48>)
 8004f04:	6003      	str	r3, [r0, #0]
 8004f06:	4628      	mov	r0, r5
 8004f08:	bd38      	pop	{r3, r4, r5, pc}
 8004f0a:	f7ff fb5d 	bl	80045c8 <__errno>
 8004f0e:	2321      	movs	r3, #33	@ 0x21
 8004f10:	6003      	str	r3, [r0, #0]
 8004f12:	4803      	ldr	r0, [pc, #12]	@ (8004f20 <logf+0x4c>)
 8004f14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f18:	f000 b804 	b.w	8004f24 <nanf>
 8004f1c:	ff800000 	.word	0xff800000
 8004f20:	08005207 	.word	0x08005207

08004f24 <nanf>:
 8004f24:	4800      	ldr	r0, [pc, #0]	@ (8004f28 <nanf+0x4>)
 8004f26:	4770      	bx	lr
 8004f28:	7fc00000 	.word	0x7fc00000

08004f2c <__ieee754_logf>:
 8004f2c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8004f30:	4601      	mov	r1, r0
 8004f32:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f36:	d106      	bne.n	8004f46 <__ieee754_logf+0x1a>
 8004f38:	2100      	movs	r1, #0
 8004f3a:	f04f 404c 	mov.w	r0, #3422552064	@ 0xcc000000
 8004f3e:	f7fb fac7 	bl	80004d0 <__aeabi_fdiv>
 8004f42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f46:	2800      	cmp	r0, #0
 8004f48:	4604      	mov	r4, r0
 8004f4a:	da03      	bge.n	8004f54 <__ieee754_logf+0x28>
 8004f4c:	f7fb f902 	bl	8000154 <__aeabi_fsub>
 8004f50:	2100      	movs	r1, #0
 8004f52:	e7f4      	b.n	8004f3e <__ieee754_logf+0x12>
 8004f54:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8004f58:	db02      	blt.n	8004f60 <__ieee754_logf+0x34>
 8004f5a:	f7fb f8fd 	bl	8000158 <__addsf3>
 8004f5e:	e7f0      	b.n	8004f42 <__ieee754_logf+0x16>
 8004f60:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8004f64:	da35      	bge.n	8004fd2 <__ieee754_logf+0xa6>
 8004f66:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8004f6a:	f7fb f9fd 	bl	8000368 <__aeabi_fmul>
 8004f6e:	f06f 0318 	mvn.w	r3, #24
 8004f72:	4604      	mov	r4, r0
 8004f74:	15e7      	asrs	r7, r4, #23
 8004f76:	3f7f      	subs	r7, #127	@ 0x7f
 8004f78:	441f      	add	r7, r3
 8004f7a:	4b76      	ldr	r3, [pc, #472]	@ (8005154 <__ieee754_logf+0x228>)
 8004f7c:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8004f80:	4423      	add	r3, r4
 8004f82:	f403 0000 	and.w	r0, r3, #8388608	@ 0x800000
 8004f86:	f080 507e 	eor.w	r0, r0, #1065353216	@ 0x3f800000
 8004f8a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004f8e:	4320      	orrs	r0, r4
 8004f90:	eb07 57d3 	add.w	r7, r7, r3, lsr #23
 8004f94:	f7fb f8de 	bl	8000154 <__aeabi_fsub>
 8004f98:	4b6f      	ldr	r3, [pc, #444]	@ (8005158 <__ieee754_logf+0x22c>)
 8004f9a:	f104 020f 	add.w	r2, r4, #15
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	4606      	mov	r6, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d143      	bne.n	800502e <__ieee754_logf+0x102>
 8004fa6:	2100      	movs	r1, #0
 8004fa8:	f7fb fb72 	bl	8000690 <__aeabi_fcmpeq>
 8004fac:	b198      	cbz	r0, 8004fd6 <__ieee754_logf+0xaa>
 8004fae:	2f00      	cmp	r7, #0
 8004fb0:	f000 80cd 	beq.w	800514e <__ieee754_logf+0x222>
 8004fb4:	4638      	mov	r0, r7
 8004fb6:	f7fb f983 	bl	80002c0 <__aeabi_i2f>
 8004fba:	4968      	ldr	r1, [pc, #416]	@ (800515c <__ieee754_logf+0x230>)
 8004fbc:	4605      	mov	r5, r0
 8004fbe:	f7fb f9d3 	bl	8000368 <__aeabi_fmul>
 8004fc2:	4967      	ldr	r1, [pc, #412]	@ (8005160 <__ieee754_logf+0x234>)
 8004fc4:	4604      	mov	r4, r0
 8004fc6:	4628      	mov	r0, r5
 8004fc8:	f7fb f9ce 	bl	8000368 <__aeabi_fmul>
 8004fcc:	4601      	mov	r1, r0
 8004fce:	4620      	mov	r0, r4
 8004fd0:	e7c3      	b.n	8004f5a <__ieee754_logf+0x2e>
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	e7ce      	b.n	8004f74 <__ieee754_logf+0x48>
 8004fd6:	4963      	ldr	r1, [pc, #396]	@ (8005164 <__ieee754_logf+0x238>)
 8004fd8:	4630      	mov	r0, r6
 8004fda:	f7fb f9c5 	bl	8000368 <__aeabi_fmul>
 8004fde:	4601      	mov	r1, r0
 8004fe0:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 8004fe4:	f7fb f8b6 	bl	8000154 <__aeabi_fsub>
 8004fe8:	4631      	mov	r1, r6
 8004fea:	4604      	mov	r4, r0
 8004fec:	4630      	mov	r0, r6
 8004fee:	f7fb f9bb 	bl	8000368 <__aeabi_fmul>
 8004ff2:	4601      	mov	r1, r0
 8004ff4:	4620      	mov	r0, r4
 8004ff6:	f7fb f9b7 	bl	8000368 <__aeabi_fmul>
 8004ffa:	4604      	mov	r4, r0
 8004ffc:	b90f      	cbnz	r7, 8005002 <__ieee754_logf+0xd6>
 8004ffe:	4621      	mov	r1, r4
 8005000:	e078      	b.n	80050f4 <__ieee754_logf+0x1c8>
 8005002:	4638      	mov	r0, r7
 8005004:	f7fb f95c 	bl	80002c0 <__aeabi_i2f>
 8005008:	4954      	ldr	r1, [pc, #336]	@ (800515c <__ieee754_logf+0x230>)
 800500a:	4607      	mov	r7, r0
 800500c:	f7fb f9ac 	bl	8000368 <__aeabi_fmul>
 8005010:	4605      	mov	r5, r0
 8005012:	4638      	mov	r0, r7
 8005014:	4952      	ldr	r1, [pc, #328]	@ (8005160 <__ieee754_logf+0x234>)
 8005016:	f7fb f9a7 	bl	8000368 <__aeabi_fmul>
 800501a:	4601      	mov	r1, r0
 800501c:	4620      	mov	r0, r4
 800501e:	f7fb f899 	bl	8000154 <__aeabi_fsub>
 8005022:	4631      	mov	r1, r6
 8005024:	f7fb f896 	bl	8000154 <__aeabi_fsub>
 8005028:	4601      	mov	r1, r0
 800502a:	4628      	mov	r0, r5
 800502c:	e079      	b.n	8005122 <__ieee754_logf+0x1f6>
 800502e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8005032:	f7fb f891 	bl	8000158 <__addsf3>
 8005036:	4601      	mov	r1, r0
 8005038:	4630      	mov	r0, r6
 800503a:	f7fb fa49 	bl	80004d0 <__aeabi_fdiv>
 800503e:	4681      	mov	r9, r0
 8005040:	4638      	mov	r0, r7
 8005042:	f7fb f93d 	bl	80002c0 <__aeabi_i2f>
 8005046:	4649      	mov	r1, r9
 8005048:	4680      	mov	r8, r0
 800504a:	4648      	mov	r0, r9
 800504c:	f7fb f98c 	bl	8000368 <__aeabi_fmul>
 8005050:	4601      	mov	r1, r0
 8005052:	4682      	mov	sl, r0
 8005054:	f7fb f988 	bl	8000368 <__aeabi_fmul>
 8005058:	4605      	mov	r5, r0
 800505a:	4943      	ldr	r1, [pc, #268]	@ (8005168 <__ieee754_logf+0x23c>)
 800505c:	f7fb f984 	bl	8000368 <__aeabi_fmul>
 8005060:	4942      	ldr	r1, [pc, #264]	@ (800516c <__ieee754_logf+0x240>)
 8005062:	f7fb f879 	bl	8000158 <__addsf3>
 8005066:	4629      	mov	r1, r5
 8005068:	f7fb f97e 	bl	8000368 <__aeabi_fmul>
 800506c:	4940      	ldr	r1, [pc, #256]	@ (8005170 <__ieee754_logf+0x244>)
 800506e:	f7fb f873 	bl	8000158 <__addsf3>
 8005072:	4629      	mov	r1, r5
 8005074:	f7fb f978 	bl	8000368 <__aeabi_fmul>
 8005078:	493e      	ldr	r1, [pc, #248]	@ (8005174 <__ieee754_logf+0x248>)
 800507a:	f7fb f86d 	bl	8000158 <__addsf3>
 800507e:	4651      	mov	r1, sl
 8005080:	f7fb f972 	bl	8000368 <__aeabi_fmul>
 8005084:	493c      	ldr	r1, [pc, #240]	@ (8005178 <__ieee754_logf+0x24c>)
 8005086:	4682      	mov	sl, r0
 8005088:	4628      	mov	r0, r5
 800508a:	f7fb f96d 	bl	8000368 <__aeabi_fmul>
 800508e:	493b      	ldr	r1, [pc, #236]	@ (800517c <__ieee754_logf+0x250>)
 8005090:	f7fb f862 	bl	8000158 <__addsf3>
 8005094:	4629      	mov	r1, r5
 8005096:	f7fb f967 	bl	8000368 <__aeabi_fmul>
 800509a:	4939      	ldr	r1, [pc, #228]	@ (8005180 <__ieee754_logf+0x254>)
 800509c:	f7fb f85c 	bl	8000158 <__addsf3>
 80050a0:	4629      	mov	r1, r5
 80050a2:	f7fb f961 	bl	8000368 <__aeabi_fmul>
 80050a6:	4601      	mov	r1, r0
 80050a8:	4650      	mov	r0, sl
 80050aa:	f7fb f855 	bl	8000158 <__addsf3>
 80050ae:	f8df b0d4 	ldr.w	fp, [pc, #212]	@ 8005184 <__ieee754_logf+0x258>
 80050b2:	4605      	mov	r5, r0
 80050b4:	44a3      	add	fp, r4
 80050b6:	f5c4 1457 	rsb	r4, r4, #3522560	@ 0x35c000
 80050ba:	f504 7422 	add.w	r4, r4, #648	@ 0x288
 80050be:	ea44 040b 	orr.w	r4, r4, fp
 80050c2:	2c00      	cmp	r4, #0
 80050c4:	dd30      	ble.n	8005128 <__ieee754_logf+0x1fc>
 80050c6:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80050ca:	4630      	mov	r0, r6
 80050cc:	f7fb f94c 	bl	8000368 <__aeabi_fmul>
 80050d0:	4631      	mov	r1, r6
 80050d2:	f7fb f949 	bl	8000368 <__aeabi_fmul>
 80050d6:	4601      	mov	r1, r0
 80050d8:	4604      	mov	r4, r0
 80050da:	4628      	mov	r0, r5
 80050dc:	f7fb f83c 	bl	8000158 <__addsf3>
 80050e0:	4649      	mov	r1, r9
 80050e2:	f7fb f941 	bl	8000368 <__aeabi_fmul>
 80050e6:	4605      	mov	r5, r0
 80050e8:	b937      	cbnz	r7, 80050f8 <__ieee754_logf+0x1cc>
 80050ea:	4601      	mov	r1, r0
 80050ec:	4620      	mov	r0, r4
 80050ee:	f7fb f831 	bl	8000154 <__aeabi_fsub>
 80050f2:	4601      	mov	r1, r0
 80050f4:	4630      	mov	r0, r6
 80050f6:	e014      	b.n	8005122 <__ieee754_logf+0x1f6>
 80050f8:	4918      	ldr	r1, [pc, #96]	@ (800515c <__ieee754_logf+0x230>)
 80050fa:	4640      	mov	r0, r8
 80050fc:	f7fb f934 	bl	8000368 <__aeabi_fmul>
 8005100:	4917      	ldr	r1, [pc, #92]	@ (8005160 <__ieee754_logf+0x234>)
 8005102:	4607      	mov	r7, r0
 8005104:	4640      	mov	r0, r8
 8005106:	f7fb f92f 	bl	8000368 <__aeabi_fmul>
 800510a:	4629      	mov	r1, r5
 800510c:	f7fb f824 	bl	8000158 <__addsf3>
 8005110:	4601      	mov	r1, r0
 8005112:	4620      	mov	r0, r4
 8005114:	f7fb f81e 	bl	8000154 <__aeabi_fsub>
 8005118:	4631      	mov	r1, r6
 800511a:	f7fb f81b 	bl	8000154 <__aeabi_fsub>
 800511e:	4601      	mov	r1, r0
 8005120:	4638      	mov	r0, r7
 8005122:	f7fb f817 	bl	8000154 <__aeabi_fsub>
 8005126:	e70c      	b.n	8004f42 <__ieee754_logf+0x16>
 8005128:	4601      	mov	r1, r0
 800512a:	4630      	mov	r0, r6
 800512c:	f7fb f812 	bl	8000154 <__aeabi_fsub>
 8005130:	4649      	mov	r1, r9
 8005132:	f7fb f919 	bl	8000368 <__aeabi_fmul>
 8005136:	4604      	mov	r4, r0
 8005138:	2f00      	cmp	r7, #0
 800513a:	f43f af60 	beq.w	8004ffe <__ieee754_logf+0xd2>
 800513e:	4907      	ldr	r1, [pc, #28]	@ (800515c <__ieee754_logf+0x230>)
 8005140:	4640      	mov	r0, r8
 8005142:	f7fb f911 	bl	8000368 <__aeabi_fmul>
 8005146:	4906      	ldr	r1, [pc, #24]	@ (8005160 <__ieee754_logf+0x234>)
 8005148:	4605      	mov	r5, r0
 800514a:	4640      	mov	r0, r8
 800514c:	e763      	b.n	8005016 <__ieee754_logf+0xea>
 800514e:	2000      	movs	r0, #0
 8005150:	e6f7      	b.n	8004f42 <__ieee754_logf+0x16>
 8005152:	bf00      	nop
 8005154:	004afb20 	.word	0x004afb20
 8005158:	007ffff0 	.word	0x007ffff0
 800515c:	3f317180 	.word	0x3f317180
 8005160:	3717f7d1 	.word	0x3717f7d1
 8005164:	3eaaaaab 	.word	0x3eaaaaab
 8005168:	3e178897 	.word	0x3e178897
 800516c:	3e3a3325 	.word	0x3e3a3325
 8005170:	3e924925 	.word	0x3e924925
 8005174:	3f2aaaab 	.word	0x3f2aaaab
 8005178:	3e1cd04f 	.word	0x3e1cd04f
 800517c:	3e638e29 	.word	0x3e638e29
 8005180:	3ecccccd 	.word	0x3ecccccd
 8005184:	ffcf5c30 	.word	0xffcf5c30

08005188 <_init>:
 8005188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800518a:	bf00      	nop
 800518c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800518e:	bc08      	pop	{r3}
 8005190:	469e      	mov	lr, r3
 8005192:	4770      	bx	lr

08005194 <_fini>:
 8005194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005196:	bf00      	nop
 8005198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800519a:	bc08      	pop	{r3}
 800519c:	469e      	mov	lr, r3
 800519e:	4770      	bx	lr
