Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Fri Sep  4 12:42:17 2015
| Host         : huutan86-Lenovo-IdeaPad-Y580 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_control_sets -verbose -file hw_platform_wrapper_control_sets_placed.rpt
| Design       : hw_platform_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    68 |
| Minimum Number of register sites lost to control set restrictions |   146 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             192 |           61 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             231 |           85 |
| Yes          | No                    | No                     |             494 |          133 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             361 |           90 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                              Enable Signal                                                                                              |                                                                                  Set/Reset Signal                                                                                 | Slice Load Count | Bel Load Count |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                       |                                                                                                                                                                                   |                1 |              2 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                       |                                                                                                                                                                                   |                1 |              2 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                               | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                               |                1 |              3 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | hw_platform_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                              |                1 |              4 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                1 |              4 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0] | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                1 |              4 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                         |                                                                                                                                                                                   |                1 |              4 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                         |                                                                                                                                                                                   |                1 |              4 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | hw_platform_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                    |                2 |              5 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                           | hw_platform_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                              |                1 |              6 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                           | hw_platform_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                          |                2 |              8 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                 | hw_platform_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                          |                3 |              8 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                 |                4 |              8 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                        | hw_platform_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                          |                2 |              8 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                         |                                                                                                                                                                                   |                4 |              8 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                           | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                2 |              8 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                         | hw_platform_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                          |                3 |              8 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                      |                2 |              8 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_2[0]                                         |                                                                                                                                                                                   |                3 |              8 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                       | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                2 |             12 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__1_n_0                                                       |                                                                                                                                                                                   |                2 |             12 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                     | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                4 |             12 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                            |                                                                                                                                                                                   |                3 |             12 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                          |                                                                                                                                                                                   |                5 |             12 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                         |                                                                                                                                                                                   |                5 |             12 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                                    |                5 |             12 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                         |                                                                                                                                                                                   |                3 |             12 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                          |                                                                                                                                                                                   |                5 |             12 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                            |                                                                                                                                                                                   |                3 |             12 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_44_out                                                                 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                3 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1__0_n_0        | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                3 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_target[25]_i_1__0_n_0        | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                2 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1_n_0            | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                3 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_70_out                                                                 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                2 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_62_out                                                                 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                4 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_53_out                                                                 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                4 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                                            |                                                                                                                                                                                   |                4 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_35_out                                                                 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                3 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_26_out                                                                 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                3 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_17_out                                                                 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                3 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1__0_n_0         | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                3 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_target[17]_i_1__0_n_0        | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                3 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_target[9]_i_1_n_0            | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                3 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_target[41]_i_1__0_n_0        | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                3 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_target[33]_i_1__0_n_0        | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                3 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1__0_n_0        | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                3 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                    |                                                                                                                                                                                   |                4 |             13 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[13]_i_1_n_0                                                          |                                                                                                                                                                                   |                3 |             14 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                       |                                                                                                                                                                                   |                3 |             14 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                         |                                                                                                                                                                                   |                5 |             14 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                  |                                                                                                                                                                                   |                4 |             15 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | hw_platform_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                             |                6 |             16 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | hw_platform_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                          |                7 |             20 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                            |                                                                                                                                                                                   |                4 |             20 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                       |                                                                                                                                                                                   |                8 |             32 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                        |                                                                                                                                                                                   |                9 |             32 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                         |                                                                                                                                                                                   |               10 |             32 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                        |                                                                                                                                                                                   |               11 |             32 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                               | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |               10 |             32 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                               | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |                8 |             32 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                       |                                                                                                                                                                                   |                9 |             34 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                       |                                                                                                                                                                                   |               10 |             47 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_2[0]               |                                                                                                                                                                                   |                9 |             47 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                             |                                                                                                                                                                                   |               10 |             47 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                         |                                                                                                                                                                                   |               12 |             47 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | hw_platform_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                            |               16 |             69 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | hw_platform_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0 |               44 |             97 |
|  hw_platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         |                                                                                                                                                                                   |               62 |            193 |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


