# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/cfaa/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/02c8/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/Aging.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/Combinatorial_Dispatcher.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/Combinatorial_FP.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/Combinatorial_Selector.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/ConfigurationPort.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/Dispatcher.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/EDF.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/FP.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/Gallois16.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/LFSR16.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/Mapper.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/MaxSelector.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/MemGuard.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/NonAXIDomain.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/Packetizer.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/Queue.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/Scheduler.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/Selector.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/Seralizer.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/TDMA.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2a60/src/MemorEDF.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ip/design_1_MemorEDF_0_0/sim/design_1_MemorEDF_0_0.sv" \

verilog xil_defaultlib  --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/cfaa/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/02c8/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../MemorEDF.ip_user_files/bd/design_1/sim/design_1.v" \

sv xil_defaultlib  --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/cfaa/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/02c8/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_2/sim/design_1_axi_vip_0_2_pkg.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_2/sim/design_1_axi_vip_0_2.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0_pkg.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ip/design_1_axi_vip_2_0/sim/design_1_axi_vip_2_0_pkg.sv" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ip/design_1_axi_vip_2_0/sim/design_1_axi_vip_2_0.sv" \

verilog xil_defaultlib  --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/cfaa/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/02c8/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/2fa9/hdl/porttoportmapping_v1_0.v" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ip/design_1_porttoportmapping_v1_0_0_0/sim/design_1_porttoportmapping_v1_0_0_0.v" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/85f9/hdl/AXI_PerfectTranslator_v1_0_S00_AXI.v" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/85f9/hdl/AXI_PerfectTranslator_v1_0_M00_AXI.v" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ipshared/85f9/hdl/AXI_PerfectTranslator_v1_0.v" \
"../../../../MemorEDF.ip_user_files/bd/design_1/ip/design_1_AXI_PerfectTranslator_0_0/sim/design_1_AXI_PerfectTranslator_0_0.v" \
"../../../../MemorEDF.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_2/ipshared/cfaa/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/02c8/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../MemorEDF.srcs/sim_1/new/TB_MemorEDF.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
