Analysis & Synthesis report for BranchPrediction
Tue Apr 11 21:21:19 2023
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |BranchPrediction|spart:spart1|UART_tx:iTX|state2
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for spart:spart1|UART_rx:iRX|altsyncram:rx_queue_rtl_0|altsyncram_jfk1:auto_generated
 18. Source assignments for spart:spart1|UART_tx:iTX|altsyncram:tx_queue_rtl_0|altsyncram_lsj1:auto_generated
 19. Source assignments for cpu:cpu1|DM:iDM|altsyncram:data_mem_rtl_0|altsyncram_q8q1:auto_generated
 20. Source assignments for cpu:cpu1|rf:iRF|rf_mem:RF1|altsyncram:mem_rtl_0|altsyncram_43n1:auto_generated
 21. Source assignments for cpu:cpu1|rf:iRF|rf_mem:RF0|altsyncram:mem_rtl_0|altsyncram_43n1:auto_generated
 22. Source assignments for cpu:cpu1|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_n9d1:auto_generated
 23. Parameter Settings for User Entity Instance: PLL:iPLL|PLL_0002:pll_inst|altera_pll:altera_pll_i
 24. Parameter Settings for Inferred Entity Instance: spart:spart1|UART_rx:iRX|altsyncram:rx_queue_rtl_0
 25. Parameter Settings for Inferred Entity Instance: spart:spart1|UART_tx:iTX|altsyncram:tx_queue_rtl_0
 26. Parameter Settings for Inferred Entity Instance: cpu:cpu1|DM:iDM|altsyncram:data_mem_rtl_0
 27. Parameter Settings for Inferred Entity Instance: cpu:cpu1|rf:iRF|rf_mem:RF1|altsyncram:mem_rtl_0
 28. Parameter Settings for Inferred Entity Instance: cpu:cpu1|rf:iRF|rf_mem:RF0|altsyncram:mem_rtl_0
 29. Parameter Settings for Inferred Entity Instance: cpu:cpu1|IM:iIM|altsyncram:instr_mem_rtl_0
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "spart:spart1|UART_rx:iRX"
 32. Port Connectivity Checks: "spart:spart1|UART_tx:iTX"
 33. Port Connectivity Checks: "spart:spart1"
 34. Port Connectivity Checks: "cpu:cpu1|DM:iDM"
 35. Port Connectivity Checks: "cpu:cpu1|id:iID"
 36. Port Connectivity Checks: "cpu:cpu1|IM:iIM"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Apr 11 21:21:19 2023       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; BranchPrediction                            ;
; Top-level Entity Name           ; BranchPrediction                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 402                                         ;
; Total pins                      ; 93                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 49,792                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; BranchPrediction   ; BranchPrediction   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+-----------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                  ; Library ;
+-----------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------+---------+
; UART_tx.sv                              ; yes             ; User SystemVerilog HDL File                           ; I:/ece554/ECE554_GroupProject/Project/UART_tx.sv                              ;         ;
; UART_rx.sv                              ; yes             ; User SystemVerilog HDL File                           ; I:/ece554/ECE554_GroupProject/Project/UART_rx.sv                              ;         ;
; src_mux.v                               ; yes             ; User Verilog HDL File                                 ; I:/ece554/ECE554_GroupProject/Project/src_mux.v                               ;         ;
; spart.sv                                ; yes             ; User SystemVerilog HDL File                           ; I:/ece554/ECE554_GroupProject/Project/spart.sv                                ;         ;
; rst_synch.v                             ; yes             ; User Verilog HDL File                                 ; I:/ece554/ECE554_GroupProject/Project/rst_synch.v                             ;         ;
; rf_mem.sv                               ; yes             ; User SystemVerilog HDL File                           ; I:/ece554/ECE554_GroupProject/Project/rf_mem.sv                               ;         ;
; rf.sv                                   ; yes             ; User SystemVerilog HDL File                           ; I:/ece554/ECE554_GroupProject/Project/rf.sv                                   ;         ;
; prgm_cntr.v                             ; yes             ; User Verilog HDL File                                 ; I:/ece554/ECE554_GroupProject/Project/prgm_cntr.v                             ;         ;
; PLL.v                                   ; yes             ; User Wizard-Generated File                            ; I:/ece554/ECE554_GroupProject/Project/PLL.v                                   ;         ;
; PLL/PLL_0002.v                          ; yes             ; User Verilog HDL File                                 ; I:/ece554/ECE554_GroupProject/Project/PLL/PLL_0002.v                          ; PLL     ;
; mmap_regs.sv                            ; yes             ; User SystemVerilog HDL File                           ; I:/ece554/ECE554_GroupProject/Project/mmap_regs.sv                            ;         ;
; instr_mem.sv                            ; yes             ; User SystemVerilog HDL File                           ; I:/ece554/ECE554_GroupProject/Project/instr_mem.sv                            ;         ;
; id.v                                    ; yes             ; User Verilog HDL File                                 ; I:/ece554/ECE554_GroupProject/Project/id.v                                    ;         ;
; dst_mux.v                               ; yes             ; User Verilog HDL File                                 ; I:/ece554/ECE554_GroupProject/Project/dst_mux.v                               ;         ;
; data_mem.sv                             ; yes             ; User SystemVerilog HDL File                           ; I:/ece554/ECE554_GroupProject/Project/data_mem.sv                             ;         ;
; cpu.v                                   ; yes             ; User Verilog HDL File                                 ; I:/ece554/ECE554_GroupProject/Project/cpu.v                                   ;         ;
; btb.sv                                  ; yes             ; User SystemVerilog HDL File                           ; I:/ece554/ECE554_GroupProject/Project/btb.sv                                  ;         ;
; BranchPrediction.sv                     ; yes             ; User SystemVerilog HDL File                           ; I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv                     ;         ;
; br_bool.v                               ; yes             ; User Verilog HDL File                                 ; I:/ece554/ECE554_GroupProject/Project/br_bool.v                               ;         ;
; alu.v                                   ; yes             ; User Verilog HDL File                                 ; I:/ece554/ECE554_GroupProject/Project/alu.v                                   ;         ;
; common_params.inc                       ; yes             ; Auto-Found Unspecified File                           ; I:/ece554/ECE554_GroupProject/Project/common_params.inc                       ;         ;
; br_stats_test.hex                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/ece554/ECE554_GroupProject/Project/br_stats_test.hex                       ;         ;
; btb_contents_reset.hex                  ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/ece554/ECE554_GroupProject/Project/btb_contents_reset.hex                  ;         ;
; altera_pll.v                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v           ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf         ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc  ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc         ;         ;
; aglobal211.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc         ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc          ;         ;
; altrom.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc             ;         ;
; altram.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc             ;         ;
; altdpram.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc           ;         ;
; db/altsyncram_jfk1.tdf                  ; yes             ; Auto-Generated Megafunction                           ; I:/ece554/ECE554_GroupProject/Project/db/altsyncram_jfk1.tdf                  ;         ;
; db/altsyncram_lsj1.tdf                  ; yes             ; Auto-Generated Megafunction                           ; I:/ece554/ECE554_GroupProject/Project/db/altsyncram_lsj1.tdf                  ;         ;
; db/altsyncram_q8q1.tdf                  ; yes             ; Auto-Generated Megafunction                           ; I:/ece554/ECE554_GroupProject/Project/db/altsyncram_q8q1.tdf                  ;         ;
; db/altsyncram_43n1.tdf                  ; yes             ; Auto-Generated Megafunction                           ; I:/ece554/ECE554_GroupProject/Project/db/altsyncram_43n1.tdf                  ;         ;
; db/altsyncram_n9d1.tdf                  ; yes             ; Auto-Generated Megafunction                           ; I:/ece554/ECE554_GroupProject/Project/db/altsyncram_n9d1.tdf                  ;         ;
; db/BranchPrediction.ram0_IM_936.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/ece554/ECE554_GroupProject/Project/db/BranchPrediction.ram0_IM_936.hdl.mif ;         ;
+-----------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------+
; Resource                                    ; Usage                                                             ;
+---------------------------------------------+-------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 444                                                               ;
;                                             ;                                                                   ;
; Combinational ALUT usage for logic          ; 622                                                               ;
;     -- 7 input functions                    ; 18                                                                ;
;     -- 6 input functions                    ; 197                                                               ;
;     -- 5 input functions                    ; 120                                                               ;
;     -- 4 input functions                    ; 53                                                                ;
;     -- <=3 input functions                  ; 234                                                               ;
;                                             ;                                                                   ;
; Dedicated logic registers                   ; 402                                                               ;
;                                             ;                                                                   ;
; I/O pins                                    ; 93                                                                ;
; Total MLAB memory bits                      ; 0                                                                 ;
; Total block memory bits                     ; 49792                                                             ;
;                                             ;                                                                   ;
; Total DSP Blocks                            ; 0                                                                 ;
;                                             ;                                                                   ;
; Total PLLs                                  ; 2                                                                 ;
;     -- PLLs                                 ; 2                                                                 ;
;                                             ;                                                                   ;
; Maximum fan-out node                        ; PLL:iPLL|PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 474                                                               ;
; Total fan-out                               ; 5006                                                              ;
; Average fan-out                             ; 3.77                                                              ;
+---------------------------------------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Entity Name      ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+------------------+--------------+
; |BranchPrediction                               ; 622 (74)            ; 402 (10)                  ; 49792             ; 0          ; 93   ; 0            ; |BranchPrediction                                                                                   ; BranchPrediction ; work         ;
;    |PLL:iPLL|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |BranchPrediction|PLL:iPLL                                                                          ; PLL              ; work         ;
;       |PLL_0002:pll_inst|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |BranchPrediction|PLL:iPLL|PLL_0002:pll_inst                                                        ; PLL_0002         ; PLL          ;
;          |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |BranchPrediction|PLL:iPLL|PLL_0002:pll_inst|altera_pll:altera_pll_i                                ; altera_pll       ; work         ;
;    |cpu:cpu1|                                   ; 365 (1)             ; 236 (0)                   ; 49664             ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1                                                                          ; cpu              ; work         ;
;       |DM:iDM|                                  ; 2 (2)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|DM:iDM                                                                   ; DM               ; work         ;
;          |altsyncram:data_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|DM:iDM|altsyncram:data_mem_rtl_0                                         ; altsyncram       ; work         ;
;             |altsyncram_q8q1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|DM:iDM|altsyncram:data_mem_rtl_0|altsyncram_q8q1:auto_generated          ; altsyncram_q8q1  ; work         ;
;       |IM:iIM|                                  ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|IM:iIM                                                                   ; IM               ; work         ;
;          |altsyncram:instr_mem_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|IM:iIM|altsyncram:instr_mem_rtl_0                                        ; altsyncram       ; work         ;
;             |altsyncram_n9d1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_n9d1:auto_generated         ; altsyncram_n9d1  ; work         ;
;       |alu:iALU|                                ; 160 (160)           ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|alu:iALU                                                                 ; alu              ; work         ;
;       |br_bool:iBRL|                            ; 10 (10)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|br_bool:iBRL                                                             ; br_bool          ; work         ;
;       |dst_mux:iDSTMUX|                         ; 56 (56)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|dst_mux:iDSTMUX                                                          ; dst_mux          ; work         ;
;       |id:iID|                                  ; 46 (46)             ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|id:iID                                                                   ; id               ; work         ;
;       |pc:iPC|                                  ; 16 (16)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|pc:iPC                                                                   ; pc               ; work         ;
;       |rf:iRF|                                  ; 7 (6)               ; 21 (21)                   ; 512               ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|rf:iRF                                                                   ; rf               ; work         ;
;          |rf_mem:RF0|                           ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|rf:iRF|rf_mem:RF0                                                        ; rf_mem           ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|rf:iRF|rf_mem:RF0|altsyncram:mem_rtl_0                                   ; altsyncram       ; work         ;
;                |altsyncram_43n1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|rf:iRF|rf_mem:RF0|altsyncram:mem_rtl_0|altsyncram_43n1:auto_generated    ; altsyncram_43n1  ; work         ;
;          |rf_mem:RF1|                           ; 1 (1)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|rf:iRF|rf_mem:RF1                                                        ; rf_mem           ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|rf:iRF|rf_mem:RF1|altsyncram:mem_rtl_0                                   ; altsyncram       ; work         ;
;                |altsyncram_43n1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|rf:iRF|rf_mem:RF1|altsyncram:mem_rtl_0|altsyncram_43n1:auto_generated    ; altsyncram_43n1  ; work         ;
;       |src_mux:ISRCMUX|                         ; 67 (67)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |BranchPrediction|cpu:cpu1|src_mux:ISRCMUX                                                          ; src_mux          ; work         ;
;    |mmap_regs:immap_regs|                       ; 37 (37)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |BranchPrediction|mmap_regs:immap_regs                                                              ; mmap_regs        ; work         ;
;    |rst_synch:iRST|                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |BranchPrediction|rst_synch:iRST                                                                    ; rst_synch        ; work         ;
;    |spart:spart1|                               ; 146 (8)             ; 121 (13)                  ; 128               ; 0          ; 0    ; 0            ; |BranchPrediction|spart:spart1                                                                      ; spart            ; work         ;
;       |UART_rx:iRX|                             ; 65 (65)             ; 46 (46)                   ; 64                ; 0          ; 0    ; 0            ; |BranchPrediction|spart:spart1|UART_rx:iRX                                                          ; UART_rx          ; work         ;
;          |altsyncram:rx_queue_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |BranchPrediction|spart:spart1|UART_rx:iRX|altsyncram:rx_queue_rtl_0                                ; altsyncram       ; work         ;
;             |altsyncram_jfk1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |BranchPrediction|spart:spart1|UART_rx:iRX|altsyncram:rx_queue_rtl_0|altsyncram_jfk1:auto_generated ; altsyncram_jfk1  ; work         ;
;       |UART_tx:iTX|                             ; 73 (73)             ; 62 (62)                   ; 64                ; 0          ; 0    ; 0            ; |BranchPrediction|spart:spart1|UART_tx:iTX                                                          ; UART_tx          ; work         ;
;          |altsyncram:tx_queue_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |BranchPrediction|spart:spart1|UART_tx:iTX|altsyncram:tx_queue_rtl_0                                ; altsyncram       ; work         ;
;             |altsyncram_lsj1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |BranchPrediction|spart:spart1|UART_tx:iTX|altsyncram:tx_queue_rtl_0|altsyncram_lsj1:auto_generated ; altsyncram_lsj1  ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------+
; Name                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                     ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------+
; cpu:cpu1|DM:iDM|altsyncram:data_mem_rtl_0|altsyncram_q8q1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None                                    ;
; cpu:cpu1|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_n9d1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM              ; 2048         ; 16           ; --           ; --           ; 32768 ; db/BranchPrediction.ram0_IM_936.hdl.mif ;
; cpu:cpu1|rf:iRF|rf_mem:RF0|altsyncram:mem_rtl_0|altsyncram_43n1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256   ; None                                    ;
; cpu:cpu1|rf:iRF|rf_mem:RF1|altsyncram:mem_rtl_0|altsyncram_43n1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256   ; None                                    ;
; spart:spart1|UART_rx:iRX|altsyncram:rx_queue_rtl_0|altsyncram_jfk1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None                                    ;
; spart:spart1|UART_tx:iTX|altsyncram:tx_queue_rtl_0|altsyncram_lsj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None                                    ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |BranchPrediction|spart:spart1|UART_tx:iTX|state2 ;
+--------------+--------------+-------------+-----------------------+
; Name         ; state2.IDLE2 ; state2.WAIT ; state2.TRMT           ;
+--------------+--------------+-------------+-----------------------+
; state2.IDLE2 ; 0            ; 0           ; 0                     ;
; state2.TRMT  ; 1            ; 0           ; 1                     ;
; state2.WAIT  ; 1            ; 1           ; 0                     ;
+--------------+--------------+-------------+-----------------------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+------------------------------------------+---------------------------------------------+
; Register name                            ; Reason for Removal                          ;
+------------------------------------------+---------------------------------------------+
; mmap_regs:immap_regs|hit_cnt[0..15]      ; Stuck at GND due to stuck port clock_enable ;
; cpu:cpu1|rf:iRF|dst_addr_ff[4..15]       ; Stuck at GND due to stuck port data_in      ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[15]    ; Stuck at GND due to stuck port data_in      ;
; cpu:cpu1|btb:iBTB|btb_hit_IF_ID          ; Stuck at GND due to stuck port data_in      ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[14]    ; Stuck at GND due to stuck port data_in      ;
; cpu:cpu1|btb:iBTB|btb_hit_ID_EX          ; Stuck at GND due to stuck port data_in      ;
; cpu:cpu1|btb:iBTB|target_PC_ID_EX[14,15] ; Stuck at GND due to stuck port data_in      ;
; mmap_regs:immap_regs|mispr_cnt[0..15]    ; Stuck at GND due to stuck port clock_enable ;
; cpu:cpu1|btb:iBTB|sbit_ID_EX             ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|sbit_IF_ID             ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|btb_out[17]            ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_ID_EX[13]    ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[13]    ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|btb_out[13]            ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_ID_EX[12]    ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[12]    ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|btb_out[12]            ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_ID_EX[11]    ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[11]    ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|btb_out[11]            ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_ID_EX[10]    ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[10]    ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|btb_out[10]            ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_ID_EX[9]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[9]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|btb_out[9]             ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_ID_EX[8]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[8]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|btb_out[8]             ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_ID_EX[7]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[7]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|btb_out[7]             ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_ID_EX[6]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[6]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|btb_out[6]             ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_ID_EX[5]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[5]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|btb_out[5]             ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_ID_EX[4]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[4]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|btb_out[4]             ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_ID_EX[3]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[3]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|btb_out[3]             ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_ID_EX[2]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[2]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|btb_out[2]             ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_ID_EX[1]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[1]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|btb_out[1]             ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_ID_EX[0]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[0]     ; Lost fanout                                 ;
; cpu:cpu1|btb:iBTB|btb_out[0]             ; Lost fanout                                 ;
; Total Number of Removed Registers = 95   ;                                             ;
+------------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                       ;
+---------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                         ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+---------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; cpu:cpu1|btb:iBTB|btb_hit_IF_ID       ; Stuck at GND              ; cpu:cpu1|btb:iBTB|btb_hit_ID_EX, cpu:cpu1|btb:iBTB|sbit_ID_EX,                ;
;                                       ; due to stuck port data_in ; cpu:cpu1|btb:iBTB|sbit_IF_ID, cpu:cpu1|btb:iBTB|btb_out[17],                  ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|target_PC_ID_EX[13], cpu:cpu1|btb:iBTB|target_PC_IF_ID[13], ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|btb_out[13], cpu:cpu1|btb:iBTB|target_PC_ID_EX[12],         ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|target_PC_IF_ID[12], cpu:cpu1|btb:iBTB|btb_out[12],         ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|target_PC_ID_EX[11], cpu:cpu1|btb:iBTB|target_PC_IF_ID[11], ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|btb_out[11], cpu:cpu1|btb:iBTB|target_PC_ID_EX[10],         ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|target_PC_IF_ID[10], cpu:cpu1|btb:iBTB|btb_out[10],         ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|target_PC_ID_EX[9], cpu:cpu1|btb:iBTB|target_PC_IF_ID[9],   ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|btb_out[9], cpu:cpu1|btb:iBTB|target_PC_ID_EX[8],           ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|target_PC_IF_ID[8], cpu:cpu1|btb:iBTB|btb_out[8],           ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|target_PC_ID_EX[7], cpu:cpu1|btb:iBTB|target_PC_IF_ID[7],   ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|btb_out[7], cpu:cpu1|btb:iBTB|target_PC_ID_EX[6],           ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|target_PC_IF_ID[6], cpu:cpu1|btb:iBTB|btb_out[6],           ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|target_PC_ID_EX[5], cpu:cpu1|btb:iBTB|target_PC_IF_ID[5],   ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|btb_out[5], cpu:cpu1|btb:iBTB|target_PC_ID_EX[4],           ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|target_PC_IF_ID[4], cpu:cpu1|btb:iBTB|btb_out[4],           ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|target_PC_ID_EX[3], cpu:cpu1|btb:iBTB|target_PC_IF_ID[3],   ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|btb_out[3], cpu:cpu1|btb:iBTB|target_PC_ID_EX[2],           ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|target_PC_IF_ID[2], cpu:cpu1|btb:iBTB|btb_out[2],           ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|target_PC_ID_EX[1], cpu:cpu1|btb:iBTB|target_PC_IF_ID[1],   ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|btb_out[1], cpu:cpu1|btb:iBTB|target_PC_ID_EX[0],           ;
;                                       ;                           ; cpu:cpu1|btb:iBTB|target_PC_IF_ID[0], cpu:cpu1|btb:iBTB|btb_out[0]            ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[15] ; Stuck at GND              ; cpu:cpu1|btb:iBTB|target_PC_ID_EX[15]                                         ;
;                                       ; due to stuck port data_in ;                                                                               ;
; cpu:cpu1|btb:iBTB|target_PC_IF_ID[14] ; Stuck at GND              ; cpu:cpu1|btb:iBTB|target_PC_ID_EX[14]                                         ;
;                                       ; due to stuck port data_in ;                                                                               ;
+---------------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 402   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 161   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 140   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; spart:spart1|UART_tx:iTX|shift_reg[0]   ; 1       ;
; spart:spart1|UART_tx:iTX|shift_reg[1]   ; 1       ;
; spart:spart1|UART_tx:iTX|baud_cnt[8]    ; 3       ;
; spart:spart1|UART_tx:iTX|baud_cnt[7]    ; 3       ;
; spart:spart1|UART_tx:iTX|baud_cnt[5]    ; 3       ;
; spart:spart1|UART_tx:iTX|baud_cnt[4]    ; 3       ;
; spart:spart1|UART_tx:iTX|baud_cnt[1]    ; 3       ;
; spart:spart1|UART_tx:iTX|shift_reg[2]   ; 1       ;
; spart:spart1|DBH[0]                     ; 3       ;
; spart:spart1|DBL[7]                     ; 3       ;
; spart:spart1|DBL[5]                     ; 3       ;
; spart:spart1|DBL[4]                     ; 3       ;
; spart:spart1|DBL[1]                     ; 3       ;
; spart:spart1|UART_tx:iTX|shift_reg[3]   ; 1       ;
; spart:spart1|UART_tx:iTX|shift_reg[4]   ; 1       ;
; spart:spart1|UART_tx:iTX|shift_reg[5]   ; 1       ;
; cpu:cpu1|id:iID|instr_IM_ID[12]         ; 24      ;
; cpu:cpu1|id:iID|instr_IM_ID[15]         ; 21      ;
; cpu:cpu1|id:iID|instr_IM_ID[13]         ; 20      ;
; spart:spart1|UART_rx:iRX|rx_ff2         ; 15      ;
; spart:spart1|UART_rx:iRX|baud_cnt[7]    ; 4       ;
; spart:spart1|UART_rx:iRX|baud_cnt[0]    ; 4       ;
; spart:spart1|UART_rx:iRX|baud_cnt[6]    ; 3       ;
; spart:spart1|UART_rx:iRX|baud_cnt[4]    ; 3       ;
; spart:spart1|UART_rx:iRX|baud_cnt[3]    ; 3       ;
; spart:spart1|UART_tx:iTX|shift_reg[6]   ; 1       ;
; spart:spart1|UART_rx:iRX|rx_ff1         ; 1       ;
; spart:spart1|UART_tx:iTX|shift_reg[7]   ; 1       ;
; spart:spart1|UART_tx:iTX|shift_reg[8]   ; 1       ;
; Total number of inverted registers = 29 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                   ;
+----------------------------------------------------+-----------------------------------------+
; Register Name                                      ; RAM Name                                ;
+----------------------------------------------------+-----------------------------------------+
; spart:spart1|UART_tx:iTX|tx_queue_rtl_0_bypass[0]  ; spart:spart1|UART_tx:iTX|tx_queue_rtl_0 ;
; spart:spart1|UART_tx:iTX|tx_queue_rtl_0_bypass[1]  ; spart:spart1|UART_tx:iTX|tx_queue_rtl_0 ;
; spart:spart1|UART_tx:iTX|tx_queue_rtl_0_bypass[2]  ; spart:spart1|UART_tx:iTX|tx_queue_rtl_0 ;
; spart:spart1|UART_tx:iTX|tx_queue_rtl_0_bypass[3]  ; spart:spart1|UART_tx:iTX|tx_queue_rtl_0 ;
; spart:spart1|UART_tx:iTX|tx_queue_rtl_0_bypass[4]  ; spart:spart1|UART_tx:iTX|tx_queue_rtl_0 ;
; spart:spart1|UART_tx:iTX|tx_queue_rtl_0_bypass[5]  ; spart:spart1|UART_tx:iTX|tx_queue_rtl_0 ;
; spart:spart1|UART_tx:iTX|tx_queue_rtl_0_bypass[6]  ; spart:spart1|UART_tx:iTX|tx_queue_rtl_0 ;
; spart:spart1|UART_tx:iTX|tx_queue_rtl_0_bypass[7]  ; spart:spart1|UART_tx:iTX|tx_queue_rtl_0 ;
; spart:spart1|UART_tx:iTX|tx_queue_rtl_0_bypass[8]  ; spart:spart1|UART_tx:iTX|tx_queue_rtl_0 ;
; spart:spart1|UART_tx:iTX|tx_queue_rtl_0_bypass[9]  ; spart:spart1|UART_tx:iTX|tx_queue_rtl_0 ;
; spart:spart1|UART_tx:iTX|tx_queue_rtl_0_bypass[10] ; spart:spart1|UART_tx:iTX|tx_queue_rtl_0 ;
; spart:spart1|UART_tx:iTX|tx_queue_rtl_0_bypass[11] ; spart:spart1|UART_tx:iTX|tx_queue_rtl_0 ;
; spart:spart1|UART_tx:iTX|tx_queue_rtl_0_bypass[12] ; spart:spart1|UART_tx:iTX|tx_queue_rtl_0 ;
; spart:spart1|UART_tx:iTX|tx_queue_rtl_0_bypass[13] ; spart:spart1|UART_tx:iTX|tx_queue_rtl_0 ;
; spart:spart1|UART_tx:iTX|tx_queue_rtl_0_bypass[14] ; spart:spart1|UART_tx:iTX|tx_queue_rtl_0 ;
+----------------------------------------------------+-----------------------------------------+


+---------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                          ;
+-----------------------------------------+--------------------------------------+------+
; Register Name                           ; Megafunction                         ; Type ;
+-----------------------------------------+--------------------------------------+------+
; cpu:cpu1|DM:iDM|rd_data[0..15]          ; cpu:cpu1|DM:iDM|data_mem_rtl_0       ; RAM  ;
; cpu:cpu1|rf:iRF|rf_mem:RF1|rdata[0..15] ; cpu:cpu1|rf:iRF|rf_mem:RF1|mem_rtl_0 ; RAM  ;
; cpu:cpu1|rf:iRF|rf_mem:RF0|rdata[0..15] ; cpu:cpu1|rf:iRF|rf_mem:RF0|mem_rtl_0 ; RAM  ;
; cpu:cpu1|IM:iIM|instr[0..15]            ; cpu:cpu1|IM:iIM|instr_mem_rtl_0      ; RAM  ;
+-----------------------------------------+--------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BranchPrediction|spart:spart1|UART_tx:iTX|baud_cnt[11]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |BranchPrediction|cpu:cpu1|src_mux:ISRCMUX|p1_ID_EX[1]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |BranchPrediction|cpu:cpu1|src_mux:ISRCMUX|p0_ID_EX[2]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BranchPrediction|spart:spart1|UART_tx:iTX|bit_cnt[3]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BranchPrediction|spart:spart1|UART_rx:iRX|bit_cnt[0]          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |BranchPrediction|spart:spart1|UART_rx:iRX|baud_cnt[8]         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |BranchPrediction|cpu:cpu1|dst_mux:iDSTMUX|rf_w_data_DM_WB[4]  ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |BranchPrediction|cpu:cpu1|dst_mux:iDSTMUX|rf_w_data_DM_WB[10] ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |BranchPrediction|cpu:cpu1|dst_mux:iDSTMUX|rf_w_data_DM_WB[8]  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |BranchPrediction|spart:spart1|UART_tx:iTX|baud_cnt[1]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |BranchPrediction|spart:spart1|UART_rx:iRX|baud_cnt[7]         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |BranchPrediction|spart:spart1|UART_tx:iTX|shift_reg[7]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |BranchPrediction|cpu:cpu1|src_mux:ISRCMUX|RF_p0[8]            ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |BranchPrediction|cpu:cpu1|alu:iALU|shft_r2[13]                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |BranchPrediction|cpu:cpu1|src_mux:ISRCMUX|src0[7]             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BranchPrediction|cpu:cpu1|src_mux:ISRCMUX|src0[9]             ;
; 16:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; No         ; |BranchPrediction|cpu:cpu1|id:iID|Selector0                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |BranchPrediction|cpu:cpu1|src_mux:ISRCMUX|src1[12]            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |BranchPrediction|databus[5]                                   ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |BranchPrediction|cpu:cpu1|alu:iALU|dst[11]                    ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |BranchPrediction|cpu:cpu1|alu:iALU|dst[5]                     ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |BranchPrediction|cpu:cpu1|alu:iALU|dst[3]                     ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |BranchPrediction|cpu:cpu1|alu:iALU|dst[12]                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for spart:spart1|UART_rx:iRX|altsyncram:rx_queue_rtl_0|altsyncram_jfk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for spart:spart1|UART_tx:iTX|altsyncram:tx_queue_rtl_0|altsyncram_lsj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu1|DM:iDM|altsyncram:data_mem_rtl_0|altsyncram_q8q1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu1|rf:iRF|rf_mem:RF1|altsyncram:mem_rtl_0|altsyncram_43n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu1|rf:iRF|rf_mem:RF0|altsyncram:mem_rtl_0|altsyncram_43n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu1|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_n9d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:iPLL|PLL_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------+
; Parameter Name                       ; Value                  ; Type                            ;
+--------------------------------------+------------------------+---------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                          ;
; fractional_vco_multiplier            ; false                  ; String                          ;
; pll_type                             ; General                ; String                          ;
; pll_subtype                          ; General                ; String                          ;
; number_of_clocks                     ; 2                      ; Signed Integer                  ;
; operation_mode                       ; direct                 ; String                          ;
; deserialization_factor               ; 4                      ; Signed Integer                  ;
; data_rate                            ; 0                      ; Signed Integer                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                  ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                          ;
; phase_shift0                         ; 0 ps                   ; String                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                          ;
; phase_shift1                         ; 0 ps                   ; String                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                          ;
; phase_shift2                         ; 0 ps                   ; String                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                          ;
; phase_shift3                         ; 0 ps                   ; String                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                          ;
; phase_shift4                         ; 0 ps                   ; String                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                          ;
; phase_shift5                         ; 0 ps                   ; String                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                          ;
; phase_shift6                         ; 0 ps                   ; String                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                          ;
; phase_shift7                         ; 0 ps                   ; String                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                          ;
; phase_shift8                         ; 0 ps                   ; String                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                          ;
; phase_shift9                         ; 0 ps                   ; String                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                          ;
; phase_shift10                        ; 0 ps                   ; String                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                          ;
; phase_shift11                        ; 0 ps                   ; String                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                          ;
; phase_shift12                        ; 0 ps                   ; String                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                          ;
; phase_shift13                        ; 0 ps                   ; String                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                          ;
; phase_shift14                        ; 0 ps                   ; String                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                          ;
; phase_shift15                        ; 0 ps                   ; String                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                          ;
; phase_shift16                        ; 0 ps                   ; String                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                          ;
; phase_shift17                        ; 0 ps                   ; String                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                  ;
; clock_name_0                         ;                        ; String                          ;
; clock_name_1                         ;                        ; String                          ;
; clock_name_2                         ;                        ; String                          ;
; clock_name_3                         ;                        ; String                          ;
; clock_name_4                         ;                        ; String                          ;
; clock_name_5                         ;                        ; String                          ;
; clock_name_6                         ;                        ; String                          ;
; clock_name_7                         ;                        ; String                          ;
; clock_name_8                         ;                        ; String                          ;
; clock_name_global_0                  ; false                  ; String                          ;
; clock_name_global_1                  ; false                  ; String                          ;
; clock_name_global_2                  ; false                  ; String                          ;
; clock_name_global_3                  ; false                  ; String                          ;
; clock_name_global_4                  ; false                  ; String                          ;
; clock_name_global_5                  ; false                  ; String                          ;
; clock_name_global_6                  ; false                  ; String                          ;
; clock_name_global_7                  ; false                  ; String                          ;
; clock_name_global_8                  ; false                  ; String                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_bypass_en                      ; false                  ; String                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_bypass_en                      ; false                  ; String                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en0                     ; false                  ; String                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en1                     ; false                  ; String                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en2                     ; false                  ; String                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en3                     ; false                  ; String                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en4                     ; false                  ; String                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en5                     ; false                  ; String                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en6                     ; false                  ; String                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en7                     ; false                  ; String                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en8                     ; false                  ; String                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en9                     ; false                  ; String                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en10                    ; false                  ; String                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en11                    ; false                  ; String                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en12                    ; false                  ; String                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en13                    ; false                  ; String                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en14                    ; false                  ; String                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en15                    ; false                  ; String                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en16                    ; false                  ; String                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en17                    ; false                  ; String                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                  ;
; pll_slf_rst                          ; false                  ; String                          ;
; pll_bw_sel                           ; low                    ; String                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                          ;
; mimic_fbclk_type                     ; gclk                   ; String                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
+--------------------------------------+------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: spart:spart1|UART_rx:iRX|altsyncram:rx_queue_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_jfk1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: spart:spart1|UART_tx:iTX|altsyncram:tx_queue_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_lsj1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu1|DM:iDM|altsyncram:data_mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 16                   ; Untyped                        ;
; WIDTHAD_A                          ; 10                   ; Untyped                        ;
; NUMWORDS_A                         ; 1024                 ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 16                   ; Untyped                        ;
; WIDTHAD_B                          ; 10                   ; Untyped                        ;
; NUMWORDS_B                         ; 1024                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_q8q1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu1|rf:iRF|rf_mem:RF1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 16                   ; Untyped                              ;
; WIDTHAD_A                          ; 4                    ; Untyped                              ;
; NUMWORDS_A                         ; 16                   ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 16                   ; Untyped                              ;
; WIDTHAD_B                          ; 4                    ; Untyped                              ;
; NUMWORDS_B                         ; 16                   ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_43n1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu1|rf:iRF|rf_mem:RF0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 16                   ; Untyped                              ;
; WIDTHAD_A                          ; 4                    ; Untyped                              ;
; NUMWORDS_A                         ; 16                   ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 16                   ; Untyped                              ;
; WIDTHAD_B                          ; 4                    ; Untyped                              ;
; NUMWORDS_B                         ; 16                   ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_43n1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu1|IM:iIM|altsyncram:instr_mem_rtl_0   ;
+------------------------------------+-----------------------------------------+----------------+
; Parameter Name                     ; Value                                   ; Type           ;
+------------------------------------+-----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped        ;
; OPERATION_MODE                     ; ROM                                     ; Untyped        ;
; WIDTH_A                            ; 16                                      ; Untyped        ;
; WIDTHAD_A                          ; 11                                      ; Untyped        ;
; NUMWORDS_A                         ; 2048                                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WIDTH_B                            ; 1                                       ; Untyped        ;
; WIDTHAD_B                          ; 1                                       ; Untyped        ;
; NUMWORDS_B                         ; 1                                       ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; INIT_FILE                          ; db/BranchPrediction.ram0_IM_936.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_n9d1                         ; Untyped        ;
+------------------------------------+-----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 6                                                  ;
; Entity Instance                           ; spart:spart1|UART_rx:iRX|altsyncram:rx_queue_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 8                                                  ;
;     -- NUMWORDS_A                         ; 8                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 8                                                  ;
;     -- NUMWORDS_B                         ; 8                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; spart:spart1|UART_tx:iTX|altsyncram:tx_queue_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 8                                                  ;
;     -- NUMWORDS_A                         ; 8                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 8                                                  ;
;     -- NUMWORDS_B                         ; 8                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; cpu:cpu1|DM:iDM|altsyncram:data_mem_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 1024                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 16                                                 ;
;     -- NUMWORDS_B                         ; 1024                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; cpu:cpu1|rf:iRF|rf_mem:RF1|altsyncram:mem_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 16                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 16                                                 ;
;     -- NUMWORDS_B                         ; 16                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; cpu:cpu1|rf:iRF|rf_mem:RF0|altsyncram:mem_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 16                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 16                                                 ;
;     -- NUMWORDS_B                         ; 16                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; cpu:cpu1|IM:iIM|altsyncram:instr_mem_rtl_0         ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 2048                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spart:spart1|UART_rx:iRX"                                                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rdy           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_data       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_queue_full ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spart:spart1|UART_tx:iTX"                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; tx_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spart:spart1"                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; tx_q_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_q_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu1|DM:iDM"                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (10 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu1|id:iID"                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; hlt_DM_WB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu1|IM:iIM"                                                                                                                                                                   ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr  ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rd_en ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 402                         ;
;     CLR               ; 62                          ;
;     ENA               ; 41                          ;
;     ENA CLR           ; 75                          ;
;     ENA CLR SLD       ; 24                          ;
;     SCLR SLD          ; 32                          ;
;     plain             ; 168                         ;
; arriav_io_obuf        ; 36                          ;
; arriav_lcell_comb     ; 623                         ;
;     arith             ; 72                          ;
;         1 data inputs ; 70                          ;
;         2 data inputs ; 2                           ;
;     extend            ; 18                          ;
;         7 data inputs ; 18                          ;
;     normal            ; 501                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 74                          ;
;         4 data inputs ; 53                          ;
;         5 data inputs ; 120                         ;
;         6 data inputs ; 197                         ;
;     shared            ; 32                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 16                          ;
; boundary_port         ; 93                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 80                          ;
;                       ;                             ;
; Max LUT depth         ; 11.50                       ;
; Average LUT depth     ; 4.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Apr 11 21:21:03 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BranchPrediction -c BranchPrediction
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file videomem.sv
    Info (12023): Found entity 1: videoMem File: I:/ece554/ECE554_GroupProject/Project/videoMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_timing.sv
    Info (12023): Found entity 1: VGA_timing File: I:/ece554/ECE554_GroupProject/Project/VGA_timing.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx_nq.sv
    Info (12023): Found entity 1: UART_tx_nq File: I:/ece554/ECE554_GroupProject/Project/UART_tx_nq.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.sv
    Info (12023): Found entity 1: UART_tx File: I:/ece554/ECE554_GroupProject/Project/UART_tx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_nq.sv
    Info (12023): Found entity 1: UART_rx_nq File: I:/ece554/ECE554_GroupProject/Project/UART_rx_nq.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.sv
    Info (12023): Found entity 1: UART_rx File: I:/ece554/ECE554_GroupProject/Project/UART_rx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: UART File: I:/ece554/ECE554_GroupProject/Project/UART.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src_mux.v
    Info (12023): Found entity 1: src_mux File: I:/ece554/ECE554_GroupProject/Project/src_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spart.sv
    Info (12023): Found entity 1: spart File: I:/ece554/ECE554_GroupProject/Project/spart.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file rst_synch.v
    Info (12023): Found entity 1: rst_synch File: I:/ece554/ECE554_GroupProject/Project/rst_synch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rf_mem.sv
    Info (12023): Found entity 1: rf_mem File: I:/ece554/ECE554_GroupProject/Project/rf_mem.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rf.sv
    Info (12023): Found entity 1: rf File: I:/ece554/ECE554_GroupProject/Project/rf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file prgm_cntr.v
    Info (12023): Found entity 1: pc File: I:/ece554/ECE554_GroupProject/Project/prgm_cntr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: I:/ece554/ECE554_GroupProject/Project/PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: I:/ece554/ECE554_GroupProject/Project/PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: PLL_0002 File: I:/ece554/ECE554_GroupProject/Project/PLL/PLL_0002.v Line: 2
Warning (10229): Verilog HDL Expression warning at PlaceBMP.sv(229): truncated literal to match 5 bits File: I:/ece554/ECE554_GroupProject/Project/PlaceBMP.sv Line: 229
Info (12021): Found 1 design units, including 1 entities, in source file placebmp.sv
    Info (12023): Found entity 1: PlaceBMP File: I:/ece554/ECE554_GroupProject/Project/PlaceBMP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mmap_regs.sv
    Info (12023): Found entity 1: mmap_regs File: I:/ece554/ECE554_GroupProject/Project/mmap_regs.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instr_mem.sv
    Info (12023): Found entity 1: IM File: I:/ece554/ECE554_GroupProject/Project/instr_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id.v
    Info (12023): Found entity 1: id File: I:/ece554/ECE554_GroupProject/Project/id.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dst_mux.v
    Info (12023): Found entity 1: dst_mux File: I:/ece554/ECE554_GroupProject/Project/dst_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_mem.sv
    Info (12023): Found entity 1: DM File: I:/ece554/ECE554_GroupProject/Project/data_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu_tb.sv
    Info (12023): Found entity 1: cpu_tb File: I:/ece554/ECE554_GroupProject/Project/cpu_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file btb_tb.sv
    Info (12023): Found entity 1: btb_tb File: I:/ece554/ECE554_GroupProject/Project/btb_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file btb.sv
    Info (12023): Found entity 1: btb File: I:/ece554/ECE554_GroupProject/Project/btb.sv Line: 1
Warning (10229): Verilog HDL Expression warning at BranchPrediction.sv(82): truncated literal to match 10 bits File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file branchprediction.sv
    Info (12023): Found entity 1: BranchPrediction File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file br_bool.v
    Info (12023): Found entity 1: br_bool File: I:/ece554/ECE554_GroupProject/Project/br_bool.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bmp_rom_po.v
    Info (12023): Found entity 1: BMP_ROM_Po File: I:/ece554/ECE554_GroupProject/Project/BMP_ROM_Po.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bmp_rom_mario.v
    Info (12023): Found entity 1: BMP_ROM_Mario File: I:/ece554/ECE554_GroupProject/Project/BMP_ROM_Mario.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bmp_rom_font.v
    Info (12023): Found entity 1: BMP_ROM_Font File: I:/ece554/ECE554_GroupProject/Project/BMP_ROM_Font.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bmp_rom_bucky.v
    Info (12023): Found entity 1: BMP_ROM_Bucky File: I:/ece554/ECE554_GroupProject/Project/BMP_ROM_Bucky.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bmp_display.v
    Info (12023): Found entity 1: BMP_display File: I:/ece554/ECE554_GroupProject/Project/BMP_display.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: I:/ece554/ECE554_GroupProject/Project/alu.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for "stall_IM_ID" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(47): created implicit net for "flow_change_ID_EX" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(54): created implicit net for "br_instr_ID_EX" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(65): created implicit net for "zr_EX_DM" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(66): created implicit net for "jmp_imm_ID_EX" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 66
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(66): created implicit net for "jmp_reg_ID_EX" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 66
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(66): created implicit net for "jmp_imm_EX_DM" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 66
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(66): created implicit net for "rf_re0" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 66
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(67): created implicit net for "rf_re1" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 67
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(67): created implicit net for "rf_we_DM_WB" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 67
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(69): created implicit net for "dm_re_EX_DM" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 69
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(70): created implicit net for "dm_we_EX_DM" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 70
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(70): created implicit net for "clk_z_ID_EX" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 70
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(70): created implicit net for "clk_nv_ID_EX" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 70
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(72): created implicit net for "stall_ID_EX" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(72): created implicit net for "stall_EX_DM" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(72): created implicit net for "hlt_DM_WB" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(73): created implicit net for "byp0_EX" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 73
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(73): created implicit net for "byp0_DM" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 73
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(73): created implicit net for "byp1_EX" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 73
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(73): created implicit net for "byp1_DM" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 73
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(96): created implicit net for "ov" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 96
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(96): created implicit net for "zr" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 96
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(96): created implicit net for "neg" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 96
Warning (10236): Verilog HDL Implicit Net warning at BranchPrediction.sv(106): created implicit net for "clk" File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 106
Warning (10236): Verilog HDL Implicit Net warning at alu.v(50): created implicit net for "sat_neg" File: I:/ece554/ECE554_GroupProject/Project/alu.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at alu.v(51): created implicit net for "sat_pos" File: I:/ece554/ECE554_GroupProject/Project/alu.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at alu.v(69): created implicit net for "shft_in" File: I:/ece554/ECE554_GroupProject/Project/alu.v Line: 69
Info (12127): Elaborating entity "BranchPrediction" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at BranchPrediction.sv(63): object "bmp_sel" assigned a value but never read File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 63
Warning (10034): Output port "VGA_B" at BranchPrediction.sv(28) has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 28
Warning (10034): Output port "VGA_G" at BranchPrediction.sv(30) has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 30
Warning (10034): Output port "VGA_R" at BranchPrediction.sv(32) has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 32
Warning (10034): Output port "VGA_BLANK_N" at BranchPrediction.sv(27) has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 27
Warning (10034): Output port "VGA_HS" at BranchPrediction.sv(31) has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 31
Warning (10034): Output port "VGA_SYNC_N" at BranchPrediction.sv(33) has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 33
Warning (10034): Output port "VGA_VS" at BranchPrediction.sv(35) has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 35
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:iPLL" File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 106
Info (12128): Elaborating entity "PLL_0002" for hierarchy "PLL:iPLL|PLL_0002:pll_inst" File: I:/ece554/ECE554_GroupProject/Project/PLL.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL:iPLL|PLL_0002:pll_inst|altera_pll:altera_pll_i" File: I:/ece554/ECE554_GroupProject/Project/PLL/PLL_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL:iPLL|PLL_0002:pll_inst|altera_pll:altera_pll_i" File: I:/ece554/ECE554_GroupProject/Project/PLL/PLL_0002.v Line: 88
Info (12133): Instantiated megafunction "PLL:iPLL|PLL_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: I:/ece554/ECE554_GroupProject/Project/PLL/PLL_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "rst_synch" for hierarchy "rst_synch:iRST" File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 112
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:cpu1" File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 123
Warning (10036): Verilog HDL or VHDL warning at cpu.v(37): object "DM_we" assigned a value but never read File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 37
Info (12128): Elaborating entity "pc" for hierarchy "cpu:cpu1|pc:iPC" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 48
Warning (10230): Verilog HDL assignment warning at prgm_cntr.v(31): truncated value with size 32 to match size of target (16) File: I:/ece554/ECE554_GroupProject/Project/prgm_cntr.v Line: 31
Info (12128): Elaborating entity "btb" for hierarchy "cpu:cpu1|btb:iBTB" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 55
Warning (10858): Verilog HDL warning at btb.sv(30): object en used but never assigned File: I:/ece554/ECE554_GroupProject/Project/btb.sv Line: 30
Warning (10230): Verilog HDL assignment warning at btb.sv(41): truncated value with size 26 to match size of target (25) File: I:/ece554/ECE554_GroupProject/Project/btb.sv Line: 41
Warning (10230): Verilog HDL assignment warning at btb.sv(49): truncated value with size 32 to match size of target (1) File: I:/ece554/ECE554_GroupProject/Project/btb.sv Line: 49
Warning (10230): Verilog HDL assignment warning at btb.sv(64): truncated value with size 32 to match size of target (9) File: I:/ece554/ECE554_GroupProject/Project/btb.sv Line: 64
Warning (10030): Net "en" at btb.sv(30) has no driver or initial value, using a default initial value '0' File: I:/ece554/ECE554_GroupProject/Project/btb.sv Line: 30
Info (12128): Elaborating entity "IM" for hierarchy "cpu:cpu1|IM:iIM" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 60
Warning (10850): Verilog HDL warning at instr_mem.sv(25): number of words (94) in memory file does not match the number of elements in the address range [0:2047] File: I:/ece554/ECE554_GroupProject/Project/instr_mem.sv Line: 25
Warning (10030): Net "instr_mem.data_a" at instr_mem.sv(10) has no driver or initial value, using a default initial value '0' File: I:/ece554/ECE554_GroupProject/Project/instr_mem.sv Line: 10
Warning (10030): Net "instr_mem.waddr_a" at instr_mem.sv(10) has no driver or initial value, using a default initial value '0' File: I:/ece554/ECE554_GroupProject/Project/instr_mem.sv Line: 10
Warning (10030): Net "instr_mem.we_a" at instr_mem.sv(10) has no driver or initial value, using a default initial value '0' File: I:/ece554/ECE554_GroupProject/Project/instr_mem.sv Line: 10
Info (12128): Elaborating entity "id" for hierarchy "cpu:cpu1|id:iID" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 74
Info (12128): Elaborating entity "rf" for hierarchy "cpu:cpu1|rf:iRF" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 81
Info (12128): Elaborating entity "rf_mem" for hierarchy "cpu:cpu1|rf:iRF|rf_mem:RF0" File: I:/ece554/ECE554_GroupProject/Project/rf.sv Line: 23
Info (12128): Elaborating entity "src_mux" for hierarchy "cpu:cpu1|src_mux:ISRCMUX" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 90
Info (12128): Elaborating entity "alu" for hierarchy "cpu:cpu1|alu:iALU" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 96
Warning (10230): Verilog HDL assignment warning at alu.v(42): truncated value with size 32 to match size of target (1) File: I:/ece554/ECE554_GroupProject/Project/alu.v Line: 42
Warning (10230): Verilog HDL assignment warning at alu.v(50): truncated value with size 32 to match size of target (1) File: I:/ece554/ECE554_GroupProject/Project/alu.v Line: 50
Warning (10230): Verilog HDL assignment warning at alu.v(51): truncated value with size 32 to match size of target (1) File: I:/ece554/ECE554_GroupProject/Project/alu.v Line: 51
Warning (10230): Verilog HDL assignment warning at alu.v(69): truncated value with size 32 to match size of target (1) File: I:/ece554/ECE554_GroupProject/Project/alu.v Line: 69
Info (12128): Elaborating entity "DM" for hierarchy "cpu:cpu1|DM:iDM" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 103
Info (12128): Elaborating entity "dst_mux" for hierarchy "cpu:cpu1|dst_mux:iDSTMUX" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 124
Info (12128): Elaborating entity "br_bool" for hierarchy "cpu:cpu1|br_bool:iBRL" File: I:/ece554/ECE554_GroupProject/Project/cpu.v Line: 132
Info (12128): Elaborating entity "spart" for hierarchy "spart:spart1" File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 130
Info (12128): Elaborating entity "UART_tx" for hierarchy "spart:spart1|UART_tx:iTX" File: I:/ece554/ECE554_GroupProject/Project/spart.sv Line: 60
Warning (10036): Verilog HDL or VHDL warning at UART_tx.sv(31): object "load_ff2" assigned a value but never read File: I:/ece554/ECE554_GroupProject/Project/UART_tx.sv Line: 31
Warning (10036): Verilog HDL or VHDL warning at UART_tx.sv(31): object "iocs_n_ff" assigned a value but never read File: I:/ece554/ECE554_GroupProject/Project/UART_tx.sv Line: 31
Warning (10230): Verilog HDL assignment warning at UART_tx.sv(63): truncated value with size 32 to match size of target (4) File: I:/ece554/ECE554_GroupProject/Project/UART_tx.sv Line: 63
Warning (10230): Verilog HDL assignment warning at UART_tx.sv(76): truncated value with size 32 to match size of target (4) File: I:/ece554/ECE554_GroupProject/Project/UART_tx.sv Line: 76
Warning (10230): Verilog HDL assignment warning at UART_tx.sv(143): truncated value with size 32 to match size of target (4) File: I:/ece554/ECE554_GroupProject/Project/UART_tx.sv Line: 143
Warning (10230): Verilog HDL assignment warning at UART_tx.sv(154): truncated value with size 32 to match size of target (13) File: I:/ece554/ECE554_GroupProject/Project/UART_tx.sv Line: 154
Info (12128): Elaborating entity "UART_rx" for hierarchy "spart:spart1|UART_rx:iRX" File: I:/ece554/ECE554_GroupProject/Project/spart.sv Line: 64
Warning (10230): Verilog HDL assignment warning at UART_rx.sv(64): truncated value with size 32 to match size of target (4) File: I:/ece554/ECE554_GroupProject/Project/UART_rx.sv Line: 64
Warning (10230): Verilog HDL assignment warning at UART_rx.sv(79): truncated value with size 32 to match size of target (4) File: I:/ece554/ECE554_GroupProject/Project/UART_rx.sv Line: 79
Warning (10230): Verilog HDL assignment warning at UART_rx.sv(95): truncated value with size 32 to match size of target (4) File: I:/ece554/ECE554_GroupProject/Project/UART_rx.sv Line: 95
Warning (10230): Verilog HDL assignment warning at UART_rx.sv(112): truncated value with size 32 to match size of target (13) File: I:/ece554/ECE554_GroupProject/Project/UART_rx.sv Line: 112
Info (12128): Elaborating entity "mmap_regs" for hierarchy "mmap_regs:immap_regs" File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 136
Warning (10230): Verilog HDL assignment warning at mmap_regs.sv(34): truncated value with size 32 to match size of target (16) File: I:/ece554/ECE554_GroupProject/Project/mmap_regs.sv Line: 34
Warning (10230): Verilog HDL assignment warning at mmap_regs.sv(41): truncated value with size 32 to match size of target (16) File: I:/ece554/ECE554_GroupProject/Project/mmap_regs.sv Line: 41
Warning (10230): Verilog HDL assignment warning at mmap_regs.sv(48): truncated value with size 32 to match size of target (16) File: I:/ece554/ECE554_GroupProject/Project/mmap_regs.sv Line: 48
Warning (10230): Verilog HDL assignment warning at mmap_regs.sv(55): truncated value with size 32 to match size of target (16) File: I:/ece554/ECE554_GroupProject/Project/mmap_regs.sv Line: 55
Warning (276027): Inferred dual-clock RAM node "spart:spart1|UART_rx:iRX|rx_queue_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "spart:spart1|UART_tx:iTX|tx_queue_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "databus[15]" into a selector File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 53
    Warning (13048): Converted tri-state node "databus[14]" into a selector File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 53
    Warning (13048): Converted tri-state node "databus[13]" into a selector File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 53
    Warning (13048): Converted tri-state node "databus[12]" into a selector File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 53
    Warning (13048): Converted tri-state node "databus[11]" into a selector File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 53
    Warning (13048): Converted tri-state node "databus[10]" into a selector File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 53
    Warning (13048): Converted tri-state node "databus[9]" into a selector File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 53
    Warning (13048): Converted tri-state node "databus[8]" into a selector File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 53
    Warning (13048): Converted tri-state node "databus[7]" into a selector File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 53
    Warning (13048): Converted tri-state node "databus[6]" into a selector File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 53
    Warning (13048): Converted tri-state node "databus[5]" into a selector File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 53
    Warning (13048): Converted tri-state node "databus[4]" into a selector File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 53
    Warning (13048): Converted tri-state node "databus[3]" into a selector File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 53
    Warning (13048): Converted tri-state node "databus[2]" into a selector File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 53
    Warning (13048): Converted tri-state node "databus[1]" into a selector File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 53
    Warning (13048): Converted tri-state node "databus[0]" into a selector File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 53
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "spart:spart1|UART_rx:iRX|rx_queue_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "spart:spart1|UART_tx:iTX|tx_queue_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:cpu1|DM:iDM|data_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:cpu1|rf:iRF|rf_mem:RF1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:cpu1|rf:iRF|rf_mem:RF0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:cpu1|IM:iIM|instr_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/BranchPrediction.ram0_IM_936.hdl.mif
Info (12130): Elaborated megafunction instantiation "spart:spart1|UART_rx:iRX|altsyncram:rx_queue_rtl_0"
Info (12133): Instantiated megafunction "spart:spart1|UART_rx:iRX|altsyncram:rx_queue_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jfk1.tdf
    Info (12023): Found entity 1: altsyncram_jfk1 File: I:/ece554/ECE554_GroupProject/Project/db/altsyncram_jfk1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "spart:spart1|UART_tx:iTX|altsyncram:tx_queue_rtl_0"
Info (12133): Instantiated megafunction "spart:spart1|UART_tx:iTX|altsyncram:tx_queue_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lsj1.tdf
    Info (12023): Found entity 1: altsyncram_lsj1 File: I:/ece554/ECE554_GroupProject/Project/db/altsyncram_lsj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "cpu:cpu1|DM:iDM|altsyncram:data_mem_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu1|DM:iDM|altsyncram:data_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q8q1.tdf
    Info (12023): Found entity 1: altsyncram_q8q1 File: I:/ece554/ECE554_GroupProject/Project/db/altsyncram_q8q1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "cpu:cpu1|rf:iRF|rf_mem:RF1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu1|rf:iRF|rf_mem:RF1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_43n1.tdf
    Info (12023): Found entity 1: altsyncram_43n1 File: I:/ece554/ECE554_GroupProject/Project/db/altsyncram_43n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "cpu:cpu1|IM:iIM|altsyncram:instr_mem_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu1|IM:iIM|altsyncram:instr_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/BranchPrediction.ram0_IM_936.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n9d1.tdf
    Info (12023): Found entity 1: altsyncram_n9d1 File: I:/ece554/ECE554_GroupProject/Project/db/altsyncram_n9d1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "I:/ece554/ECE554_GroupProject/Project/db/BranchPrediction.ram0_IM_936.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "I:/ece554/ECE554_GroupProject/Project/db/BranchPrediction.ram0_IM_936.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[3]" and its non-tri-state driver. File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[3]~synth" File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 24
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 27
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 28
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 28
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 28
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 28
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 28
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 28
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 28
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 28
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 30
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 30
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 30
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 30
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 30
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 30
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 30
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 30
    Warning (13410): Pin "VGA_HS" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 31
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 32
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 32
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 32
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 32
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 32
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 32
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 32
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 32
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 33
    Warning (13410): Pin "VGA_VS" is stuck at GND File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 35
Info (286030): Timing-Driven Synthesis is running
Info (17049): 45 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file I:/ece554/ECE554_GroupProject/Project/BranchPrediction.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: I:/ece554/ECE554_GroupProject/Project/BranchPrediction.sv Line: 15
Info (21057): Implemented 1055 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 39 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 880 logic cells
    Info (21064): Implemented 80 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings
    Info: Peak virtual memory: 4877 megabytes
    Info: Processing ended: Tue Apr 11 21:21:20 2023
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/ece554/ECE554_GroupProject/Project/BranchPrediction.map.smsg.


