pp	,	V_24
ENOMEM	,	V_86
PCIE_PHY_CTRL_RD_LOC	,	V_16
spin_lock_init	,	F_31
imx6_pcie_wait_for_link	,	F_21
"unable to get disable-ep gpio\n"	,	L_26
PCIE_PHY_CTRL_CAP_DAT_LOC	,	V_18
exp_val	,	V_2
msleep	,	F_18
"lvds_gate"	,	L_27
PCIE_PHY_CTRL_DATA_LOC	,	V_11
IMX6Q_GPR12_PCIE_CTL_2	,	V_42
dev	,	V_32
IMX6Q_GPR1_PCIE_REF_CLK_EN	,	V_29
tmp	,	V_56
wake_up_gpio	,	V_90
PCIE_RC_LCR_MAX_LINK_SPEEDS_MASK	,	V_58
gpio_is_valid	,	F_13
imx6_pcie_reset_phy	,	F_27
val	,	V_3
max_iterations	,	V_4
IMX6Q_GPR12_LOS_LEVEL	,	V_45
"phy link never came up\n"	,	L_5
imx6_pcie_link_up	,	F_28
var	,	V_17
"unable to get reset gpio\n"	,	L_17
"reset-gpio"	,	L_15
PCIE_PHY_CTRL_WR_LOC	,	V_19
"unable to get wake-up gpio\n"	,	L_23
"fsl,imx6q-iomuxc-gpr"	,	L_35
rc	,	V_67
"transition to gen2 is stuck, reset PHY!\n"	,	L_10
"debug_r0=%08x debug_r1=%08x\n"	,	L_11
wait_counter	,	V_5
rx_valid	,	V_69
"wake-up-gpio"	,	L_21
IMX6Q_GPR8_TX_DEEMPH_GEN2_3P5DB	,	V_48
of_node	,	V_83
GFP_KERNEL	,	V_85
"sata_ref_100m"	,	L_29
PCIE_PHY_CTRL_CAP_ADR_LOC	,	V_13
err_pcie_ref	,	V_35
ENODEV	,	V_76
imx6_pcie_host_init	,	F_25
fsr	,	V_20
dbi_base	,	V_1
imx6_pcie_probe	,	F_33
PCIE_PHY_CTRL	,	V_12
usleep_range	,	F_17
GPIOF_OUT_INIT_LOW	,	V_89
imx6_add_pcie_port	,	F_29
"PCIe power enable"	,	L_19
"PCIe disable endpoint"	,	L_25
imx6q_pcie_abort_handler	,	F_8
IMX6Q_GPR12_DEVICE_TYPE	,	V_43
pcie_port	,	V_23
IMX6Q_GPR8_TX_DEEMPH_GEN1	,	V_47
device_node	,	V_81
PCIE_PHY_DEBUG_R1_XMLH_LINK_IN_TRAINING	,	V_71
PCIE_PHY_STAT	,	V_6
root_bus_nr	,	V_77
hook_fault_code	,	F_35
pcie_axi	,	V_38
dw_pcie_host_init	,	F_32
phy_ctl	,	V_15
IMX6Q_GPR8_TX_SWING_FULL	,	V_50
imx6_pcie_init	,	F_45
clk_prepare_enable	,	F_15
gpio_set_value	,	F_14
devm_ioremap_resource	,	F_37
"failed to get irq\n"	,	L_12
"unable to enable lvds_gate\n"	,	L_3
"sata_ref_100m clock source missing or invalid\n"	,	L_30
iomuxc_gpr	,	V_26
uint32_t	,	T_3
irq	,	V_75
platform_driver_probe	,	F_46
regs	,	V_22
power_on_gpio	,	V_30
PHY_RX_OVRD_IN_LO_RX_DATA_EN	,	V_65
regmap_update_bits	,	F_11
EINVAL	,	V_55
GPIOF_OUT_INIT_HIGH	,	V_93
err_lvds_gate	,	V_37
"failed to initialize host\n"	,	L_13
syscon_regmap_lookup_by_compatible	,	F_43
imx6_pcie_init_phy	,	F_20
PCI_EXP_TYPE_ROOT_PORT	,	V_44
pcie_ref_125m	,	V_34
__init	,	T_4
udelay	,	F_3
PCIE_PHY_RX_ASIC_OUT	,	V_72
dw_pcie_setup_rc	,	F_26
PHY_RX_OVRD_IN_LO	,	V_64
platform_device	,	V_73
GPIOF_IN	,	V_91
IOMUXC_GPR1	,	V_27
PCIE_RC_LCR	,	V_57
imx6_pcie_host_ops	,	V_79
data	,	V_14
__iomem	,	T_1
"Failed to bring link up!\n"	,	L_7
"unable to find iomuxc registers\n"	,	L_36
dev_dbg	,	F_23
imx6_pcie_driver	,	V_94
devm_gpio_request_one	,	F_41
pdev	,	V_74
to_imx6_pcie	,	F_10
pcie_phy_wait_ack	,	F_4
u32	,	T_2
"PCIe reset"	,	L_16
pcie_phy_write	,	F_7
"lvds_gate clock select missing or invalid\n"	,	L_28
"Link is up, but still in training\n"	,	L_9
imx6_pcie_deassert_core_reset	,	F_12
IOMUXC_GPR8	,	V_46
platform_get_irq	,	F_30
ret	,	V_10
pcie_phy_poll_ack	,	F_1
"unable to enable pcie_axi\n"	,	L_4
resource	,	V_84
pt_regs	,	V_21
count	,	V_52
"pcie_axi"	,	L_33
pcie_phy_read	,	F_6
imx6_pcie_assert_core_reset	,	F_9
PTR_ERR	,	F_39
"pcie_ref_125m"	,	L_31
"pcie_ref_125m clock source missing or invalid\n"	,	L_32
ETIMEDOUT	,	V_8
reset_gpio	,	V_40
ops	,	V_78
imx6_pcie_start_link	,	F_24
of_get_named_gpio	,	F_40
IMX6Q_GPR1_PCIE_TEST_PD	,	V_28
IOMUXC_GPR12	,	V_41
platform_get_resource	,	F_36
platform_set_drvdata	,	F_44
err_pcie_axi	,	V_39
devm_kzalloc	,	F_34
np	,	V_82
PCIE_LINK_WIDTH_SPEED_CONTROL	,	V_61
SIGBUS	,	V_87
err_sata_ref	,	V_33
"Link up, Gen=%i\n"	,	L_8
debug_r0	,	V_68
sata_ref_100m	,	V_31
"DEBUG_R0: 0x%08x, DEBUG_R1: 0x%08x\n"	,	L_6
PHY_RX_OVRD_IN_LO_RX_PLL_EN	,	V_66
dev_err	,	F_16
"unable to enable sata_ref_100m\n"	,	L_1
"unable to enable pcie_ref_125m\n"	,	L_2
"PCIe wake up"	,	L_22
addr	,	V_9
PORT_LOGIC_SPEED_CHANGE	,	V_62
IORESOURCE_MEM	,	V_88
PCIE_PHY_DEBUG_R1_XMLH_LINK_UP	,	V_70
temp	,	V_63
readl	,	F_2
devm_clk_get	,	F_42
conf_lock	,	V_80
writel	,	F_5
PCIE_RC_LCR_MAX_LINK_SPEEDS_GEN1	,	V_59
PCIE_RC_LCR_MAX_LINK_SPEEDS_GEN2	,	V_60
clk_disable_unprepare	,	F_19
IMX6Q_GPR8_TX_SWING_LOW	,	V_51
"disable-gpio"	,	L_24
PCIE_PHY_STAT_ACK_LOC	,	V_7
dw_pcie_link_up	,	F_22
"power-on-gpio"	,	L_18
"unable to get power-on gpio\n"	,	L_20
disable_gpio	,	V_92
lvds_gate	,	V_36
PCIE_PHY_DEBUG_R1	,	V_54
PCIE_PHY_DEBUG_R0	,	V_53
"pcie_axi clock source missing or invalid\n"	,	L_34
"imprecise external abort"	,	L_14
imx6_pcie	,	V_25
IMX6Q_GPR8_TX_DEEMPH_GEN2_6DB	,	V_49
IS_ERR	,	F_38
