Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  3 21:57:57 2024
| Host         : WM106-ST08_01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             103 |           29 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-----------------------------------+------------------+----------------+--------------+
|  Clock Signal  | Enable Signal |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------+-----------------------------------+------------------+----------------+--------------+
|  deb_s0/E[0]   |               |                                   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG |               | simon_color_ctrl/timer[0]_i_1_n_0 |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG |               |                                   |               10 |             20 |         2.00 |
|  clk_IBUF_BUFG |               | deb_s0/bt_samp                    |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG |               | deb_s1/bt_samp                    |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG |               | deb_s2/bt_samp                    |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG |               | deb_s3/bt_samp                    |                6 |             21 |         3.50 |
+----------------+---------------+-----------------------------------+------------------+----------------+--------------+


