// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config12_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_pp0_stage0 = 40'd16;
parameter    ap_ST_fsm_state7 = 40'd32;
parameter    ap_ST_fsm_state8 = 40'd64;
parameter    ap_ST_fsm_state9 = 40'd128;
parameter    ap_ST_fsm_state10 = 40'd256;
parameter    ap_ST_fsm_state11 = 40'd512;
parameter    ap_ST_fsm_state12 = 40'd1024;
parameter    ap_ST_fsm_state13 = 40'd2048;
parameter    ap_ST_fsm_state14 = 40'd4096;
parameter    ap_ST_fsm_state15 = 40'd8192;
parameter    ap_ST_fsm_state16 = 40'd16384;
parameter    ap_ST_fsm_state17 = 40'd32768;
parameter    ap_ST_fsm_state18 = 40'd65536;
parameter    ap_ST_fsm_state19 = 40'd131072;
parameter    ap_ST_fsm_state20 = 40'd262144;
parameter    ap_ST_fsm_state21 = 40'd524288;
parameter    ap_ST_fsm_state22 = 40'd1048576;
parameter    ap_ST_fsm_state23 = 40'd2097152;
parameter    ap_ST_fsm_state24 = 40'd4194304;
parameter    ap_ST_fsm_state25 = 40'd8388608;
parameter    ap_ST_fsm_state26 = 40'd16777216;
parameter    ap_ST_fsm_state27 = 40'd33554432;
parameter    ap_ST_fsm_state28 = 40'd67108864;
parameter    ap_ST_fsm_state29 = 40'd134217728;
parameter    ap_ST_fsm_state30 = 40'd268435456;
parameter    ap_ST_fsm_state31 = 40'd536870912;
parameter    ap_ST_fsm_state32 = 40'd1073741824;
parameter    ap_ST_fsm_state33 = 40'd2147483648;
parameter    ap_ST_fsm_state34 = 40'd4294967296;
parameter    ap_ST_fsm_state35 = 40'd8589934592;
parameter    ap_ST_fsm_state36 = 40'd17179869184;
parameter    ap_ST_fsm_state37 = 40'd34359738368;
parameter    ap_ST_fsm_state38 = 40'd68719476736;
parameter    ap_ST_fsm_state39 = 40'd137438953472;
parameter    ap_ST_fsm_state40 = 40'd274877906944;
parameter    ap_ST_fsm_state41 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [15:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [9:0] layer_in_V_address0;
reg    layer_in_V_ce0;
reg    layer_in_V_we0;
wire  signed [15:0] layer_in_V_q0;
reg   [31:0] sX_3;
reg   [31:0] sY_3;
reg   [31:0] pY_3;
reg   [31:0] pX_3;
wire   [9:0] w12_V_address0;
reg    w12_V_ce0;
wire   [1020:0] w12_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln315_fu_2063_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state40;
reg   [31:0] acc_V_63_0_reg_1241;
reg   [31:0] acc_V_62_0_reg_1253;
reg   [31:0] acc_V_61_0_reg_1265;
reg   [31:0] acc_V_60_0_reg_1277;
reg   [31:0] acc_V_59_0_reg_1289;
reg   [31:0] acc_V_58_0_reg_1301;
reg   [31:0] acc_V_57_0_reg_1313;
reg   [31:0] acc_V_56_0_reg_1325;
reg   [31:0] acc_V_55_0_reg_1337;
reg   [31:0] acc_V_54_0_reg_1349;
reg   [31:0] acc_V_53_0_reg_1361;
reg   [31:0] acc_V_52_0_reg_1373;
reg   [31:0] acc_V_51_0_reg_1385;
reg   [31:0] acc_V_50_0_reg_1397;
reg   [31:0] acc_V_49_0_reg_1409;
reg   [31:0] acc_V_48_0_reg_1421;
reg   [31:0] acc_V_47_0_reg_1433;
reg   [31:0] acc_V_46_0_reg_1445;
reg   [31:0] acc_V_45_0_reg_1457;
reg   [31:0] acc_V_44_0_reg_1469;
reg   [31:0] acc_V_43_0_reg_1481;
reg   [31:0] acc_V_42_0_reg_1493;
reg   [31:0] acc_V_41_0_reg_1505;
reg   [31:0] acc_V_40_0_reg_1517;
reg   [31:0] acc_V_39_0_reg_1529;
reg   [31:0] acc_V_38_0_reg_1541;
reg   [31:0] acc_V_37_0_reg_1553;
reg   [31:0] acc_V_36_0_reg_1565;
reg   [31:0] acc_V_35_0_reg_1577;
reg   [31:0] acc_V_34_0_reg_1589;
reg   [31:0] acc_V_33_0_reg_1601;
reg   [31:0] acc_V_32_0_reg_1613;
reg   [31:0] acc_V_31_0_reg_1625;
reg   [31:0] acc_V_30_0_reg_1637;
reg   [31:0] acc_V_29_0_reg_1649;
reg   [31:0] acc_V_28_0_reg_1661;
reg   [31:0] acc_V_27_0_reg_1673;
reg   [31:0] acc_V_26_0_reg_1685;
reg   [31:0] acc_V_25_0_reg_1697;
reg   [31:0] acc_V_24_0_reg_1709;
reg   [31:0] acc_V_23_0_reg_1721;
reg   [31:0] acc_V_22_0_reg_1733;
reg   [31:0] acc_V_21_0_reg_1745;
reg   [31:0] acc_V_20_0_reg_1757;
reg   [31:0] acc_V_19_0_reg_1769;
reg   [31:0] acc_V_18_0_reg_1781;
reg   [31:0] acc_V_17_0_reg_1793;
reg   [31:0] acc_V_16_0_reg_1805;
reg   [31:0] acc_V_15_0_reg_1817;
reg   [31:0] acc_V_14_0_reg_1829;
reg   [31:0] acc_V_13_0_reg_1841;
reg   [31:0] acc_V_12_0_reg_1853;
reg   [31:0] acc_V_11_0_reg_1865;
reg   [31:0] acc_V_10_0_reg_1877;
reg   [31:0] acc_V_9_0_reg_1889;
reg   [31:0] acc_V_8_0_reg_1901;
reg   [31:0] acc_V_7_0_reg_1913;
reg   [31:0] acc_V_6_0_reg_1925;
reg   [31:0] acc_V_5_0_reg_1937;
reg   [31:0] acc_V_4_0_reg_1949;
reg   [31:0] acc_V_3_0_reg_1961;
reg   [31:0] acc_V_2_0_reg_1973;
reg   [31:0] acc_V_1_0_reg_1985;
reg   [31:0] acc_V_0_0_reg_1997;
reg   [9:0] in_index_reg_2009;
reg    ap_block_state1;
wire   [8:0] i_fu_2057_p2;
reg   [8:0] i_reg_4654;
wire    ap_CS_fsm_state2;
wire   [6:0] i1_fu_2069_p2;
reg    ap_block_state3;
reg   [31:0] sX_3_load_reg_4667;
wire    ap_CS_fsm_state4;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_ready;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done;
wire   [0:0] icmp_ln326_fu_2084_p2;
reg   [0:0] icmp_ln326_reg_4672;
reg   [31:0] sY_3_load_reg_4677;
wire   [0:0] icmp_ln326_10_fu_2094_p2;
reg   [0:0] icmp_ln326_10_reg_4682;
reg   [31:0] pY_3_load_reg_4687;
reg   [31:0] pX_3_load_reg_4693;
wire   [0:0] and_ln326_8_fu_2152_p2;
reg   [0:0] and_ln326_8_reg_4699;
wire   [0:0] icmp_ln324_fu_2158_p2;
reg   [0:0] icmp_ln324_reg_4703;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [9:0] ir_fu_2164_p2;
reg    ap_enable_reg_pp0_iter0;
wire  signed [31:0] grp_fu_3819_p3;
reg    ap_enable_reg_pp0_iter1;
wire  signed [31:0] grp_fu_3827_p3;
wire  signed [31:0] grp_fu_3835_p3;
wire  signed [31:0] grp_fu_3843_p3;
wire  signed [31:0] grp_fu_3851_p3;
wire  signed [31:0] grp_fu_3859_p3;
wire  signed [31:0] grp_fu_3867_p3;
wire  signed [31:0] grp_fu_3875_p3;
wire  signed [31:0] grp_fu_3883_p3;
wire  signed [31:0] grp_fu_3891_p3;
wire  signed [31:0] grp_fu_3899_p3;
wire  signed [31:0] grp_fu_3907_p3;
wire  signed [31:0] grp_fu_3915_p3;
wire  signed [31:0] grp_fu_3923_p3;
wire  signed [31:0] grp_fu_3931_p3;
wire  signed [31:0] grp_fu_3939_p3;
wire  signed [31:0] grp_fu_3947_p3;
wire  signed [31:0] grp_fu_3955_p3;
wire  signed [31:0] grp_fu_3963_p3;
wire  signed [31:0] grp_fu_3971_p3;
wire  signed [31:0] grp_fu_3979_p3;
wire  signed [31:0] grp_fu_3987_p3;
wire  signed [31:0] grp_fu_3995_p3;
wire  signed [31:0] grp_fu_4003_p3;
wire  signed [31:0] grp_fu_4011_p3;
wire  signed [31:0] grp_fu_4019_p3;
wire  signed [31:0] grp_fu_4027_p3;
wire  signed [31:0] grp_fu_4035_p3;
wire  signed [31:0] grp_fu_4043_p3;
wire  signed [31:0] grp_fu_4051_p3;
wire  signed [31:0] grp_fu_4059_p3;
wire  signed [31:0] grp_fu_4067_p3;
wire  signed [31:0] grp_fu_4075_p3;
wire  signed [31:0] grp_fu_4083_p3;
wire  signed [31:0] grp_fu_4091_p3;
wire  signed [31:0] grp_fu_4099_p3;
wire  signed [31:0] grp_fu_4107_p3;
wire  signed [31:0] grp_fu_4115_p3;
wire  signed [31:0] grp_fu_4123_p3;
wire  signed [31:0] grp_fu_4131_p3;
wire  signed [31:0] grp_fu_4139_p3;
wire  signed [31:0] grp_fu_4147_p3;
wire  signed [31:0] grp_fu_4155_p3;
wire  signed [31:0] grp_fu_4163_p3;
wire  signed [31:0] grp_fu_4171_p3;
wire  signed [31:0] grp_fu_4179_p3;
wire  signed [31:0] grp_fu_4187_p3;
wire  signed [31:0] grp_fu_4195_p3;
wire  signed [31:0] grp_fu_4203_p3;
wire  signed [31:0] grp_fu_4211_p3;
wire  signed [31:0] grp_fu_4219_p3;
wire  signed [31:0] grp_fu_4227_p3;
wire  signed [31:0] grp_fu_4235_p3;
wire  signed [31:0] grp_fu_4243_p3;
wire  signed [31:0] grp_fu_4251_p3;
wire  signed [31:0] grp_fu_4259_p3;
wire  signed [31:0] grp_fu_4267_p3;
wire  signed [31:0] grp_fu_4275_p3;
wire  signed [31:0] grp_fu_4283_p3;
wire  signed [31:0] grp_fu_4291_p3;
wire  signed [31:0] grp_fu_4299_p3;
wire  signed [31:0] grp_fu_4307_p3;
wire  signed [31:0] grp_fu_4315_p3;
wire  signed [31:0] grp_fu_4323_p3;
reg   [15:0] trunc_ln708_123_reg_5042;
wire    ap_CS_fsm_state7;
reg   [15:0] trunc_ln708_124_reg_5047;
reg   [15:0] trunc_ln708_125_reg_5052;
reg   [15:0] trunc_ln708_126_reg_5057;
reg   [15:0] trunc_ln708_127_reg_5062;
reg   [15:0] trunc_ln708_128_reg_5067;
reg   [15:0] trunc_ln708_129_reg_5072;
reg   [15:0] trunc_ln708_130_reg_5077;
reg   [15:0] trunc_ln708_131_reg_5082;
reg   [15:0] trunc_ln708_132_reg_5087;
reg   [15:0] trunc_ln708_133_reg_5092;
reg   [15:0] trunc_ln708_134_reg_5097;
reg   [15:0] trunc_ln708_135_reg_5102;
reg   [15:0] trunc_ln708_136_reg_5107;
reg   [15:0] trunc_ln708_137_reg_5112;
reg   [15:0] trunc_ln708_138_reg_5117;
reg   [15:0] trunc_ln708_139_reg_5122;
reg   [15:0] trunc_ln708_140_reg_5127;
reg   [15:0] trunc_ln708_141_reg_5132;
reg   [15:0] trunc_ln708_142_reg_5137;
reg   [15:0] trunc_ln708_143_reg_5142;
reg   [15:0] trunc_ln708_144_reg_5147;
reg   [15:0] trunc_ln708_145_reg_5152;
reg   [15:0] trunc_ln708_146_reg_5157;
reg   [15:0] trunc_ln708_147_reg_5162;
reg   [15:0] trunc_ln708_148_reg_5167;
reg   [15:0] trunc_ln708_149_reg_5172;
reg   [15:0] trunc_ln708_150_reg_5177;
reg   [15:0] trunc_ln708_151_reg_5182;
reg   [15:0] trunc_ln708_152_reg_5187;
reg   [15:0] trunc_ln708_153_reg_5192;
reg   [15:0] trunc_ln708_154_reg_5197;
reg   [15:0] trunc_ln708_155_reg_5202;
reg   [15:0] trunc_ln708_156_reg_5207;
reg   [15:0] trunc_ln708_157_reg_5212;
reg   [15:0] trunc_ln708_158_reg_5217;
reg   [15:0] trunc_ln708_159_reg_5222;
reg   [15:0] trunc_ln708_160_reg_5227;
reg   [15:0] trunc_ln708_161_reg_5232;
reg   [15:0] trunc_ln708_162_reg_5237;
reg   [15:0] trunc_ln708_163_reg_5242;
reg   [15:0] trunc_ln708_164_reg_5247;
reg   [15:0] trunc_ln708_165_reg_5252;
reg   [15:0] trunc_ln708_166_reg_5257;
reg   [15:0] trunc_ln708_167_reg_5262;
reg   [15:0] trunc_ln708_168_reg_5267;
reg   [15:0] trunc_ln708_169_reg_5272;
reg   [15:0] trunc_ln708_170_reg_5277;
reg   [15:0] trunc_ln708_171_reg_5282;
reg   [15:0] trunc_ln708_172_reg_5287;
reg   [15:0] trunc_ln708_173_reg_5292;
reg   [15:0] trunc_ln708_174_reg_5297;
reg   [15:0] trunc_ln708_175_reg_5302;
reg   [15:0] trunc_ln708_176_reg_5307;
reg   [15:0] trunc_ln708_177_reg_5312;
reg   [15:0] trunc_ln708_178_reg_5317;
reg   [15:0] trunc_ln708_179_reg_5322;
reg   [15:0] trunc_ln708_180_reg_5327;
reg   [15:0] trunc_ln708_181_reg_5332;
reg   [15:0] trunc_ln708_182_reg_5337;
reg   [15:0] trunc_ln708_183_reg_5342;
reg   [15:0] trunc_ln708_184_reg_5347;
wire   [6:0] i_ic_fu_3722_p2;
reg   [6:0] i_ic_reg_5355;
wire    ap_CS_fsm_state39;
wire   [0:0] icmp_ln338_fu_3716_p2;
wire   [0:0] icmp_ln346_fu_3733_p2;
reg   [0:0] icmp_ln346_reg_5365;
wire   [31:0] select_ln356_fu_3800_p3;
wire   [0:0] icmp_ln350_fu_3779_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg   [5:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [15:0] tmpdata_V_q0;
reg   [5:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [15:0] layer_out_i_d0;
wire   [15:0] layer_out_i_q0;
reg   [5:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [15:0] layer_out_i_d1;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_start;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_idle;
wire   [5:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_data_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_data_V_ce0;
wire   [9:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_output_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_output_V_ce0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_output_V_we0;
wire   [15:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_output_V_d0;
reg   [8:0] i_0_i_reg_1219;
wire    ap_CS_fsm_state41;
reg   [6:0] i1_0_i_reg_1230;
wire   [0:0] icmp_ln313_fu_2051_p2;
wire    ap_block_pp0_stage0;
reg   [6:0] i_ic_0_i_reg_2020;
wire    ap_CS_fsm_state38;
reg   [31:0] storemerge_i_reg_2031;
reg    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_start_reg;
reg    ap_block_state3_ignore_call0;
wire   [63:0] zext_ln317_fu_2075_p1;
wire   [63:0] zext_ln332_fu_2170_p1;
wire   [63:0] zext_ln340_fu_3728_p1;
wire   [31:0] select_ln361_fu_3754_p3;
wire   [31:0] add_ln354_fu_3784_p2;
wire   [31:0] add_ln359_fu_3738_p2;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire   [30:0] tmp_8_fu_2104_p4;
wire   [30:0] tmp_9_fu_2124_p4;
wire   [0:0] icmp_ln326_11_fu_2114_p2;
wire   [0:0] icmp_ln326_12_fu_2134_p2;
wire   [0:0] and_ln326_7_fu_2146_p2;
wire   [0:0] and_ln326_fu_2140_p2;
wire  signed [15:0] sext_ln1116_fu_2180_p0;
wire  signed [15:0] trunc_ln332_fu_2176_p1;
wire  signed [15:0] tmp_158_fu_2192_p4;
wire  signed [15:0] tmp_159_fu_2206_p4;
wire  signed [15:0] tmp_160_fu_2220_p4;
wire  signed [15:0] tmp_161_fu_2234_p4;
wire  signed [15:0] tmp_162_fu_2248_p4;
wire  signed [15:0] tmp_163_fu_2262_p4;
wire  signed [15:0] tmp_164_fu_2276_p4;
wire  signed [15:0] tmp_165_fu_2290_p4;
wire  signed [15:0] tmp_166_fu_2304_p4;
wire  signed [15:0] tmp_167_fu_2318_p4;
wire  signed [15:0] tmp_168_fu_2332_p4;
wire  signed [15:0] tmp_169_fu_2346_p4;
wire  signed [15:0] tmp_170_fu_2360_p4;
wire  signed [15:0] tmp_171_fu_2374_p4;
wire  signed [15:0] tmp_172_fu_2388_p4;
wire  signed [15:0] tmp_173_fu_2402_p4;
wire  signed [15:0] tmp_174_fu_2416_p4;
wire  signed [15:0] tmp_175_fu_2430_p4;
wire  signed [15:0] tmp_176_fu_2444_p4;
wire  signed [15:0] tmp_177_fu_2458_p4;
wire  signed [15:0] tmp_178_fu_2472_p4;
wire  signed [15:0] tmp_179_fu_2486_p4;
wire  signed [15:0] tmp_180_fu_2500_p4;
wire  signed [15:0] tmp_181_fu_2514_p4;
wire  signed [15:0] tmp_182_fu_2528_p4;
wire  signed [15:0] tmp_183_fu_2542_p4;
wire  signed [15:0] tmp_184_fu_2556_p4;
wire  signed [15:0] tmp_185_fu_2570_p4;
wire  signed [15:0] tmp_186_fu_2584_p4;
wire  signed [15:0] tmp_187_fu_2598_p4;
wire  signed [15:0] tmp_188_fu_2612_p4;
wire  signed [15:0] tmp_189_fu_2626_p4;
wire  signed [15:0] tmp_190_fu_2640_p4;
wire  signed [15:0] tmp_191_fu_2654_p4;
wire  signed [15:0] tmp_192_fu_2668_p4;
wire  signed [15:0] tmp_193_fu_2682_p4;
wire  signed [15:0] tmp_194_fu_2696_p4;
wire  signed [15:0] tmp_195_fu_2710_p4;
wire  signed [15:0] tmp_196_fu_2724_p4;
wire  signed [15:0] tmp_197_fu_2738_p4;
wire  signed [15:0] tmp_198_fu_2752_p4;
wire  signed [15:0] tmp_199_fu_2766_p4;
wire  signed [15:0] tmp_200_fu_2780_p4;
wire  signed [15:0] tmp_201_fu_2794_p4;
wire  signed [15:0] tmp_202_fu_2808_p4;
wire  signed [15:0] tmp_203_fu_2822_p4;
wire  signed [15:0] tmp_204_fu_2836_p4;
wire  signed [15:0] tmp_205_fu_2850_p4;
wire  signed [15:0] tmp_206_fu_2864_p4;
wire  signed [15:0] tmp_207_fu_2878_p4;
wire  signed [15:0] tmp_208_fu_2892_p4;
wire  signed [15:0] tmp_209_fu_2906_p4;
wire  signed [15:0] tmp_210_fu_2920_p4;
wire  signed [15:0] tmp_211_fu_2934_p4;
wire  signed [15:0] tmp_212_fu_2948_p4;
wire  signed [15:0] tmp_213_fu_2962_p4;
wire  signed [15:0] tmp_214_fu_2976_p4;
wire  signed [15:0] tmp_215_fu_2990_p4;
wire  signed [15:0] tmp_216_fu_3004_p4;
wire  signed [15:0] tmp_217_fu_3018_p4;
wire  signed [15:0] tmp_218_fu_3032_p4;
wire  signed [15:0] tmp_219_fu_3046_p4;
wire  signed [12:0] tmp_4_fu_3060_p4;
wire   [31:0] add_ln361_fu_3749_p2;
wire   [31:0] add_ln356_fu_3795_p2;
wire  signed [15:0] grp_fu_3819_p1;
wire  signed [31:0] sext_ln1116_fu_2180_p1;
wire  signed [15:0] grp_fu_3827_p1;
wire  signed [15:0] grp_fu_3835_p1;
wire  signed [15:0] grp_fu_3843_p1;
wire  signed [15:0] grp_fu_3851_p1;
wire  signed [15:0] grp_fu_3859_p1;
wire  signed [15:0] grp_fu_3867_p1;
wire  signed [15:0] grp_fu_3875_p1;
wire  signed [15:0] grp_fu_3883_p1;
wire  signed [15:0] grp_fu_3891_p1;
wire  signed [15:0] grp_fu_3899_p1;
wire  signed [15:0] grp_fu_3907_p1;
wire  signed [15:0] grp_fu_3915_p1;
wire  signed [15:0] grp_fu_3923_p1;
wire  signed [15:0] grp_fu_3931_p1;
wire  signed [15:0] grp_fu_3939_p1;
wire  signed [15:0] grp_fu_3947_p1;
wire  signed [15:0] grp_fu_3955_p1;
wire  signed [15:0] grp_fu_3963_p1;
wire  signed [15:0] grp_fu_3971_p1;
wire  signed [15:0] grp_fu_3979_p1;
wire  signed [15:0] grp_fu_3987_p1;
wire  signed [15:0] grp_fu_3995_p1;
wire  signed [15:0] grp_fu_4003_p1;
wire  signed [15:0] grp_fu_4011_p1;
wire  signed [15:0] grp_fu_4019_p1;
wire  signed [15:0] grp_fu_4027_p1;
wire  signed [15:0] grp_fu_4035_p1;
wire  signed [15:0] grp_fu_4043_p1;
wire  signed [15:0] grp_fu_4051_p1;
wire  signed [15:0] grp_fu_4059_p1;
wire  signed [15:0] grp_fu_4067_p1;
wire  signed [15:0] grp_fu_4075_p1;
wire  signed [15:0] grp_fu_4083_p1;
wire  signed [15:0] grp_fu_4091_p1;
wire  signed [15:0] grp_fu_4099_p1;
wire  signed [15:0] grp_fu_4107_p1;
wire  signed [15:0] grp_fu_4115_p1;
wire  signed [15:0] grp_fu_4123_p1;
wire  signed [15:0] grp_fu_4131_p1;
wire  signed [15:0] grp_fu_4139_p1;
wire  signed [15:0] grp_fu_4147_p1;
wire  signed [15:0] grp_fu_4155_p1;
wire  signed [15:0] grp_fu_4163_p1;
wire  signed [15:0] grp_fu_4171_p1;
wire  signed [15:0] grp_fu_4179_p1;
wire  signed [15:0] grp_fu_4187_p1;
wire  signed [15:0] grp_fu_4195_p1;
wire  signed [15:0] grp_fu_4203_p1;
wire  signed [15:0] grp_fu_4211_p1;
wire  signed [15:0] grp_fu_4219_p1;
wire  signed [15:0] grp_fu_4227_p1;
wire  signed [15:0] grp_fu_4235_p1;
wire  signed [15:0] grp_fu_4243_p1;
wire  signed [15:0] grp_fu_4251_p1;
wire  signed [15:0] grp_fu_4259_p1;
wire  signed [15:0] grp_fu_4267_p1;
wire  signed [15:0] grp_fu_4275_p1;
wire  signed [15:0] grp_fu_4283_p1;
wire  signed [15:0] grp_fu_4291_p1;
wire  signed [15:0] grp_fu_4299_p1;
wire  signed [15:0] grp_fu_4307_p1;
wire  signed [15:0] grp_fu_4315_p1;
reg   [39:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1052;
reg    ap_condition_1054;
reg    ap_condition_742;
reg    ap_condition_958;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 40'd1;
#0 sX_3 = 32'd0;
#0 sY_3 = 32'd0;
#0 pY_3 = 32'd0;
#0 pX_3 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_start_reg = 1'b0;
end

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layvdy #(
    .DataWidth( 16 ),
    .AddressRange( 576 ),
    .AddressWidth( 10 ))
layer_in_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_address0),
    .ce0(layer_in_V_ce0),
    .we0(layer_in_V_we0),
    .d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_output_V_d0),
    .q0(layer_in_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_w12_V #(
    .DataWidth( 1021 ),
    .AddressRange( 576 ),
    .AddressWidth( 10 ))
w12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w12_V_address0),
    .ce0(w12_V_ce0),
    .q0(w12_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_tmpwdI #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(data_V_V_dout),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layesc4 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_start),
    .ap_done(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done),
    .ap_idle(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_idle),
    .ap_ready(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_ready),
    .data_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_output_V_d0),
    .output_V_q0(layer_in_V_q0)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U179(
    .din0(trunc_ln332_fu_2176_p1),
    .din1(grp_fu_3819_p1),
    .din2(acc_V_0_0_reg_1997),
    .dout(grp_fu_3819_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U180(
    .din0(tmp_158_fu_2192_p4),
    .din1(grp_fu_3827_p1),
    .din2(acc_V_1_0_reg_1985),
    .dout(grp_fu_3827_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U181(
    .din0(tmp_159_fu_2206_p4),
    .din1(grp_fu_3835_p1),
    .din2(acc_V_2_0_reg_1973),
    .dout(grp_fu_3835_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U182(
    .din0(tmp_160_fu_2220_p4),
    .din1(grp_fu_3843_p1),
    .din2(acc_V_3_0_reg_1961),
    .dout(grp_fu_3843_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U183(
    .din0(tmp_161_fu_2234_p4),
    .din1(grp_fu_3851_p1),
    .din2(acc_V_4_0_reg_1949),
    .dout(grp_fu_3851_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U184(
    .din0(tmp_162_fu_2248_p4),
    .din1(grp_fu_3859_p1),
    .din2(acc_V_5_0_reg_1937),
    .dout(grp_fu_3859_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U185(
    .din0(tmp_163_fu_2262_p4),
    .din1(grp_fu_3867_p1),
    .din2(acc_V_6_0_reg_1925),
    .dout(grp_fu_3867_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U186(
    .din0(tmp_164_fu_2276_p4),
    .din1(grp_fu_3875_p1),
    .din2(acc_V_7_0_reg_1913),
    .dout(grp_fu_3875_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U187(
    .din0(tmp_165_fu_2290_p4),
    .din1(grp_fu_3883_p1),
    .din2(acc_V_8_0_reg_1901),
    .dout(grp_fu_3883_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U188(
    .din0(tmp_166_fu_2304_p4),
    .din1(grp_fu_3891_p1),
    .din2(acc_V_9_0_reg_1889),
    .dout(grp_fu_3891_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U189(
    .din0(tmp_167_fu_2318_p4),
    .din1(grp_fu_3899_p1),
    .din2(acc_V_10_0_reg_1877),
    .dout(grp_fu_3899_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U190(
    .din0(tmp_168_fu_2332_p4),
    .din1(grp_fu_3907_p1),
    .din2(acc_V_11_0_reg_1865),
    .dout(grp_fu_3907_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U191(
    .din0(tmp_169_fu_2346_p4),
    .din1(grp_fu_3915_p1),
    .din2(acc_V_12_0_reg_1853),
    .dout(grp_fu_3915_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U192(
    .din0(tmp_170_fu_2360_p4),
    .din1(grp_fu_3923_p1),
    .din2(acc_V_13_0_reg_1841),
    .dout(grp_fu_3923_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U193(
    .din0(tmp_171_fu_2374_p4),
    .din1(grp_fu_3931_p1),
    .din2(acc_V_14_0_reg_1829),
    .dout(grp_fu_3931_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U194(
    .din0(tmp_172_fu_2388_p4),
    .din1(grp_fu_3939_p1),
    .din2(acc_V_15_0_reg_1817),
    .dout(grp_fu_3939_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U195(
    .din0(tmp_173_fu_2402_p4),
    .din1(grp_fu_3947_p1),
    .din2(acc_V_16_0_reg_1805),
    .dout(grp_fu_3947_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U196(
    .din0(tmp_174_fu_2416_p4),
    .din1(grp_fu_3955_p1),
    .din2(acc_V_17_0_reg_1793),
    .dout(grp_fu_3955_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U197(
    .din0(tmp_175_fu_2430_p4),
    .din1(grp_fu_3963_p1),
    .din2(acc_V_18_0_reg_1781),
    .dout(grp_fu_3963_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U198(
    .din0(tmp_176_fu_2444_p4),
    .din1(grp_fu_3971_p1),
    .din2(acc_V_19_0_reg_1769),
    .dout(grp_fu_3971_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U199(
    .din0(tmp_177_fu_2458_p4),
    .din1(grp_fu_3979_p1),
    .din2(acc_V_20_0_reg_1757),
    .dout(grp_fu_3979_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U200(
    .din0(tmp_178_fu_2472_p4),
    .din1(grp_fu_3987_p1),
    .din2(acc_V_21_0_reg_1745),
    .dout(grp_fu_3987_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U201(
    .din0(tmp_179_fu_2486_p4),
    .din1(grp_fu_3995_p1),
    .din2(acc_V_22_0_reg_1733),
    .dout(grp_fu_3995_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U202(
    .din0(tmp_180_fu_2500_p4),
    .din1(grp_fu_4003_p1),
    .din2(acc_V_23_0_reg_1721),
    .dout(grp_fu_4003_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U203(
    .din0(tmp_181_fu_2514_p4),
    .din1(grp_fu_4011_p1),
    .din2(acc_V_24_0_reg_1709),
    .dout(grp_fu_4011_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U204(
    .din0(tmp_182_fu_2528_p4),
    .din1(grp_fu_4019_p1),
    .din2(acc_V_25_0_reg_1697),
    .dout(grp_fu_4019_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U205(
    .din0(tmp_183_fu_2542_p4),
    .din1(grp_fu_4027_p1),
    .din2(acc_V_26_0_reg_1685),
    .dout(grp_fu_4027_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U206(
    .din0(tmp_184_fu_2556_p4),
    .din1(grp_fu_4035_p1),
    .din2(acc_V_27_0_reg_1673),
    .dout(grp_fu_4035_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U207(
    .din0(tmp_185_fu_2570_p4),
    .din1(grp_fu_4043_p1),
    .din2(acc_V_28_0_reg_1661),
    .dout(grp_fu_4043_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U208(
    .din0(tmp_186_fu_2584_p4),
    .din1(grp_fu_4051_p1),
    .din2(acc_V_29_0_reg_1649),
    .dout(grp_fu_4051_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U209(
    .din0(tmp_187_fu_2598_p4),
    .din1(grp_fu_4059_p1),
    .din2(acc_V_30_0_reg_1637),
    .dout(grp_fu_4059_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U210(
    .din0(tmp_188_fu_2612_p4),
    .din1(grp_fu_4067_p1),
    .din2(acc_V_31_0_reg_1625),
    .dout(grp_fu_4067_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U211(
    .din0(tmp_189_fu_2626_p4),
    .din1(grp_fu_4075_p1),
    .din2(acc_V_32_0_reg_1613),
    .dout(grp_fu_4075_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U212(
    .din0(tmp_190_fu_2640_p4),
    .din1(grp_fu_4083_p1),
    .din2(acc_V_33_0_reg_1601),
    .dout(grp_fu_4083_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U213(
    .din0(tmp_191_fu_2654_p4),
    .din1(grp_fu_4091_p1),
    .din2(acc_V_34_0_reg_1589),
    .dout(grp_fu_4091_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U214(
    .din0(tmp_192_fu_2668_p4),
    .din1(grp_fu_4099_p1),
    .din2(acc_V_35_0_reg_1577),
    .dout(grp_fu_4099_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U215(
    .din0(tmp_193_fu_2682_p4),
    .din1(grp_fu_4107_p1),
    .din2(acc_V_36_0_reg_1565),
    .dout(grp_fu_4107_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U216(
    .din0(tmp_194_fu_2696_p4),
    .din1(grp_fu_4115_p1),
    .din2(acc_V_37_0_reg_1553),
    .dout(grp_fu_4115_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U217(
    .din0(tmp_195_fu_2710_p4),
    .din1(grp_fu_4123_p1),
    .din2(acc_V_38_0_reg_1541),
    .dout(grp_fu_4123_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U218(
    .din0(tmp_196_fu_2724_p4),
    .din1(grp_fu_4131_p1),
    .din2(acc_V_39_0_reg_1529),
    .dout(grp_fu_4131_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U219(
    .din0(tmp_197_fu_2738_p4),
    .din1(grp_fu_4139_p1),
    .din2(acc_V_40_0_reg_1517),
    .dout(grp_fu_4139_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U220(
    .din0(tmp_198_fu_2752_p4),
    .din1(grp_fu_4147_p1),
    .din2(acc_V_41_0_reg_1505),
    .dout(grp_fu_4147_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U221(
    .din0(tmp_199_fu_2766_p4),
    .din1(grp_fu_4155_p1),
    .din2(acc_V_42_0_reg_1493),
    .dout(grp_fu_4155_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U222(
    .din0(tmp_200_fu_2780_p4),
    .din1(grp_fu_4163_p1),
    .din2(acc_V_43_0_reg_1481),
    .dout(grp_fu_4163_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U223(
    .din0(tmp_201_fu_2794_p4),
    .din1(grp_fu_4171_p1),
    .din2(acc_V_44_0_reg_1469),
    .dout(grp_fu_4171_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U224(
    .din0(tmp_202_fu_2808_p4),
    .din1(grp_fu_4179_p1),
    .din2(acc_V_45_0_reg_1457),
    .dout(grp_fu_4179_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U225(
    .din0(tmp_203_fu_2822_p4),
    .din1(grp_fu_4187_p1),
    .din2(acc_V_46_0_reg_1445),
    .dout(grp_fu_4187_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U226(
    .din0(tmp_204_fu_2836_p4),
    .din1(grp_fu_4195_p1),
    .din2(acc_V_47_0_reg_1433),
    .dout(grp_fu_4195_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U227(
    .din0(tmp_205_fu_2850_p4),
    .din1(grp_fu_4203_p1),
    .din2(acc_V_48_0_reg_1421),
    .dout(grp_fu_4203_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U228(
    .din0(tmp_206_fu_2864_p4),
    .din1(grp_fu_4211_p1),
    .din2(acc_V_49_0_reg_1409),
    .dout(grp_fu_4211_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U229(
    .din0(tmp_207_fu_2878_p4),
    .din1(grp_fu_4219_p1),
    .din2(acc_V_50_0_reg_1397),
    .dout(grp_fu_4219_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U230(
    .din0(tmp_208_fu_2892_p4),
    .din1(grp_fu_4227_p1),
    .din2(acc_V_51_0_reg_1385),
    .dout(grp_fu_4227_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U231(
    .din0(tmp_209_fu_2906_p4),
    .din1(grp_fu_4235_p1),
    .din2(acc_V_52_0_reg_1373),
    .dout(grp_fu_4235_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U232(
    .din0(tmp_210_fu_2920_p4),
    .din1(grp_fu_4243_p1),
    .din2(acc_V_53_0_reg_1361),
    .dout(grp_fu_4243_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U233(
    .din0(tmp_211_fu_2934_p4),
    .din1(grp_fu_4251_p1),
    .din2(acc_V_54_0_reg_1349),
    .dout(grp_fu_4251_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U234(
    .din0(tmp_212_fu_2948_p4),
    .din1(grp_fu_4259_p1),
    .din2(acc_V_55_0_reg_1337),
    .dout(grp_fu_4259_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U235(
    .din0(tmp_213_fu_2962_p4),
    .din1(grp_fu_4267_p1),
    .din2(acc_V_56_0_reg_1325),
    .dout(grp_fu_4267_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U236(
    .din0(tmp_214_fu_2976_p4),
    .din1(grp_fu_4275_p1),
    .din2(acc_V_57_0_reg_1313),
    .dout(grp_fu_4275_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U237(
    .din0(tmp_215_fu_2990_p4),
    .din1(grp_fu_4283_p1),
    .din2(acc_V_58_0_reg_1301),
    .dout(grp_fu_4283_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U238(
    .din0(tmp_216_fu_3004_p4),
    .din1(grp_fu_4291_p1),
    .din2(acc_V_59_0_reg_1289),
    .dout(grp_fu_4291_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U239(
    .din0(tmp_217_fu_3018_p4),
    .din1(grp_fu_4299_p1),
    .din2(acc_V_60_0_reg_1277),
    .dout(grp_fu_4299_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U240(
    .din0(tmp_218_fu_3032_p4),
    .din1(grp_fu_4307_p1),
    .din2(acc_V_61_0_reg_1265),
    .dout(grp_fu_4307_p3)
);

myproject_mac_muladd_16s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_16s_16s_32ns_32_1_1_U241(
    .din0(tmp_219_fu_3046_p4),
    .din1(grp_fu_4315_p1),
    .din2(acc_V_62_0_reg_1253),
    .dout(grp_fu_4315_p3)
);

myproject_mac_muladd_13s_16s_32ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myproject_mac_muladd_13s_16s_32ns_32_1_1_U242(
    .din0(tmp_4_fu_3060_p4),
    .din1(layer_in_V_q0),
    .din2(acc_V_63_0_reg_1241),
    .dout(grp_fu_4323_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln313_fu_2051_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_start_reg <= 1'b0;
    end else begin
        if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2063_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2063_p2 == 1'd1))) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_0_0_reg_1997 <= grp_fu_3819_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_0_0_reg_1997 <= 32'd4293795840;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_10_0_reg_1877 <= grp_fu_3899_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_10_0_reg_1877 <= 32'd114688;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_11_0_reg_1865 <= grp_fu_3907_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_11_0_reg_1865 <= 32'd1269760;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_12_0_reg_1853 <= grp_fu_3915_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_12_0_reg_1853 <= 32'd4294668288;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_13_0_reg_1841 <= grp_fu_3923_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_13_0_reg_1841 <= 32'd4294717440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_14_0_reg_1829 <= grp_fu_3931_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_14_0_reg_1829 <= 32'd4293804032;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_15_0_reg_1817 <= grp_fu_3939_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_15_0_reg_1817 <= 32'd4294168576;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_16_0_reg_1805 <= grp_fu_3947_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_16_0_reg_1805 <= 32'd4291280896;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_17_0_reg_1793 <= grp_fu_3955_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_17_0_reg_1793 <= 32'd4292898816;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_18_0_reg_1781 <= grp_fu_3963_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_18_0_reg_1781 <= 32'd3129344;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_19_0_reg_1769 <= grp_fu_3971_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_19_0_reg_1769 <= 32'd1773568;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_1_0_reg_1985 <= grp_fu_3827_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_1_0_reg_1985 <= 32'd2129920;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_20_0_reg_1757 <= grp_fu_3979_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_20_0_reg_1757 <= 32'd4294041600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_21_0_reg_1745 <= grp_fu_3987_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_21_0_reg_1745 <= 32'd4294811648;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_22_0_reg_1733 <= grp_fu_3995_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_22_0_reg_1733 <= 32'd1187840;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_23_0_reg_1721 <= grp_fu_4003_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_23_0_reg_1721 <= 32'd135168;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_24_0_reg_1709 <= grp_fu_4011_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_24_0_reg_1709 <= 32'd4292747264;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_25_0_reg_1697 <= grp_fu_4019_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_25_0_reg_1697 <= 32'd4294283264;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_26_0_reg_1685 <= grp_fu_4027_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_26_0_reg_1685 <= 32'd884736;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_27_0_reg_1673 <= grp_fu_4035_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_27_0_reg_1673 <= 32'd4294754304;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_28_0_reg_1661 <= grp_fu_4043_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_28_0_reg_1661 <= 32'd565248;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_29_0_reg_1649 <= grp_fu_4051_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_29_0_reg_1649 <= 32'd573440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_2_0_reg_1973 <= grp_fu_3835_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_2_0_reg_1973 <= 32'd4294316032;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_30_0_reg_1637 <= grp_fu_4059_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_30_0_reg_1637 <= 32'd4293083136;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_31_0_reg_1625 <= grp_fu_4067_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_31_0_reg_1625 <= 32'd237568;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_32_0_reg_1613 <= grp_fu_4075_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_32_0_reg_1613 <= 32'd192512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_33_0_reg_1601 <= grp_fu_4083_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_33_0_reg_1601 <= 32'd4291420160;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_34_0_reg_1589 <= grp_fu_4091_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_34_0_reg_1589 <= 32'd208896;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_35_0_reg_1577 <= grp_fu_4099_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_35_0_reg_1577 <= 32'd454656;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_36_0_reg_1565 <= grp_fu_4107_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_36_0_reg_1565 <= 32'd1613824;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_37_0_reg_1553 <= grp_fu_4115_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_37_0_reg_1553 <= 32'd4291686400;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_38_0_reg_1541 <= grp_fu_4123_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_38_0_reg_1541 <= 32'd1081344;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_39_0_reg_1529 <= grp_fu_4131_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_39_0_reg_1529 <= 32'd4293447680;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_3_0_reg_1961 <= grp_fu_3843_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_3_0_reg_1961 <= 32'd561152;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_40_0_reg_1517 <= grp_fu_4139_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_40_0_reg_1517 <= 32'd2539520;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_41_0_reg_1505 <= grp_fu_4147_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_41_0_reg_1505 <= 32'd450560;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_42_0_reg_1493 <= grp_fu_4155_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_42_0_reg_1493 <= 32'd1626112;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_43_0_reg_1481 <= grp_fu_4163_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_43_0_reg_1481 <= 32'd4290916352;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_44_0_reg_1469 <= grp_fu_4171_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_44_0_reg_1469 <= 32'd4294631424;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_45_0_reg_1457 <= grp_fu_4179_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_45_0_reg_1457 <= 32'd1400832;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_46_0_reg_1445 <= grp_fu_4187_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_46_0_reg_1445 <= 32'd880640;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_47_0_reg_1433 <= grp_fu_4195_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_47_0_reg_1433 <= 32'd3477504;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_48_0_reg_1421 <= grp_fu_4203_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_48_0_reg_1421 <= 32'd1880064;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_49_0_reg_1409 <= grp_fu_4211_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_49_0_reg_1409 <= 32'd798720;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_4_0_reg_1949 <= grp_fu_3851_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_4_0_reg_1949 <= 32'd4294025216;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_50_0_reg_1397 <= grp_fu_4219_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_50_0_reg_1397 <= 32'd4294492160;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_51_0_reg_1385 <= grp_fu_4227_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_51_0_reg_1385 <= 32'd933888;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_52_0_reg_1373 <= grp_fu_4235_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_52_0_reg_1373 <= 32'd1028096;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_53_0_reg_1361 <= grp_fu_4243_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_53_0_reg_1361 <= 32'd598016;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_54_0_reg_1349 <= grp_fu_4251_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_54_0_reg_1349 <= 32'd4293013504;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_55_0_reg_1337 <= grp_fu_4259_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_55_0_reg_1337 <= 32'd1650688;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_56_0_reg_1325 <= grp_fu_4267_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_56_0_reg_1325 <= 32'd524288;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_57_0_reg_1313 <= grp_fu_4275_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_57_0_reg_1313 <= 32'd241664;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_58_0_reg_1301 <= grp_fu_4283_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_58_0_reg_1301 <= 32'd954368;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_59_0_reg_1289 <= grp_fu_4291_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_59_0_reg_1289 <= 32'd1990656;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_5_0_reg_1937 <= grp_fu_3859_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_5_0_reg_1937 <= 32'd2236416;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_60_0_reg_1277 <= grp_fu_4299_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_60_0_reg_1277 <= 32'd4293677056;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_61_0_reg_1265 <= grp_fu_4307_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_61_0_reg_1265 <= 32'd32768;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_62_0_reg_1253 <= grp_fu_4315_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_62_0_reg_1253 <= 32'd446464;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_63_0_reg_1241 <= grp_fu_4323_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_63_0_reg_1241 <= 32'd4293210112;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_6_0_reg_1925 <= grp_fu_3867_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_6_0_reg_1925 <= 32'd2465792;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_7_0_reg_1913 <= grp_fu_3875_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_7_0_reg_1913 <= 32'd4290195456;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_8_0_reg_1901 <= grp_fu_3883_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_8_0_reg_1901 <= 32'd4096;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4703 == 1'd0))) begin
        acc_V_9_0_reg_1889 <= grp_fu_3891_p3;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_9_0_reg_1889 <= 32'd1003520;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2063_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2063_p2 == 1'd0))) begin
        i1_0_i_reg_1230 <= i1_fu_2069_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln313_fu_2051_p2 == 1'd0))) begin
        i1_0_i_reg_1230 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_0_i_reg_1219 <= i_reg_4654;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_1219 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        i_ic_0_i_reg_2020 <= i_ic_reg_5355;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        i_ic_0_i_reg_2020 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_fu_2158_p2 == 1'd0))) begin
        in_index_reg_2009 <= ir_fu_2164_p2;
    end else if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        in_index_reg_2009 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_1054)) begin
            pX_3 <= 32'd0;
        end else if ((1'b1 == ap_condition_1052)) begin
            pX_3 <= add_ln359_fu_3738_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_958)) begin
            pY_3 <= 32'd0;
        end else if ((1'b1 == ap_condition_742)) begin
            pY_3 <= add_ln354_fu_3784_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_1054)) begin
            sX_3 <= 32'd0;
        end else if ((1'b1 == ap_condition_1052)) begin
            sX_3 <= select_ln361_fu_3754_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_958)) begin
            storemerge_i_reg_2031 <= 32'd0;
        end else if ((1'b1 == ap_condition_742)) begin
            storemerge_i_reg_2031 <= select_ln356_fu_3800_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln326_8_reg_4699 <= and_ln326_8_fu_2152_p2;
        icmp_ln326_10_reg_4682 <= icmp_ln326_10_fu_2094_p2;
        icmp_ln326_reg_4672 <= icmp_ln326_fu_2084_p2;
        pX_3_load_reg_4693 <= pX_3;
        pY_3_load_reg_4687 <= pY_3;
        sX_3_load_reg_4667 <= sX_3;
        sY_3_load_reg_4677 <= sY_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln326_8_reg_4699) & (1'b1 == ap_CS_fsm_state39))) begin
        i_ic_reg_5355 <= i_ic_fu_3722_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_4654 <= i_fu_2057_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln324_reg_4703 <= icmp_ln324_fu_2158_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln338_fu_3716_p2 == 1'd1) | (1'd0 == and_ln326_8_reg_4699)))) begin
        icmp_ln346_reg_5365 <= icmp_ln346_fu_3733_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln346_reg_5365 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        sY_3 <= storemerge_i_reg_2031;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln708_123_reg_5042 <= {{acc_V_2_0_reg_1973[27:12]}};
        trunc_ln708_124_reg_5047 <= {{acc_V_3_0_reg_1961[27:12]}};
        trunc_ln708_125_reg_5052 <= {{acc_V_4_0_reg_1949[27:12]}};
        trunc_ln708_126_reg_5057 <= {{acc_V_5_0_reg_1937[27:12]}};
        trunc_ln708_127_reg_5062 <= {{acc_V_6_0_reg_1925[27:12]}};
        trunc_ln708_128_reg_5067 <= {{acc_V_7_0_reg_1913[27:12]}};
        trunc_ln708_129_reg_5072 <= {{acc_V_8_0_reg_1901[27:12]}};
        trunc_ln708_130_reg_5077 <= {{acc_V_9_0_reg_1889[27:12]}};
        trunc_ln708_131_reg_5082 <= {{acc_V_10_0_reg_1877[27:12]}};
        trunc_ln708_132_reg_5087 <= {{acc_V_11_0_reg_1865[27:12]}};
        trunc_ln708_133_reg_5092 <= {{acc_V_12_0_reg_1853[27:12]}};
        trunc_ln708_134_reg_5097 <= {{acc_V_13_0_reg_1841[27:12]}};
        trunc_ln708_135_reg_5102 <= {{acc_V_14_0_reg_1829[27:12]}};
        trunc_ln708_136_reg_5107 <= {{acc_V_15_0_reg_1817[27:12]}};
        trunc_ln708_137_reg_5112 <= {{acc_V_16_0_reg_1805[27:12]}};
        trunc_ln708_138_reg_5117 <= {{acc_V_17_0_reg_1793[27:12]}};
        trunc_ln708_139_reg_5122 <= {{acc_V_18_0_reg_1781[27:12]}};
        trunc_ln708_140_reg_5127 <= {{acc_V_19_0_reg_1769[27:12]}};
        trunc_ln708_141_reg_5132 <= {{acc_V_20_0_reg_1757[27:12]}};
        trunc_ln708_142_reg_5137 <= {{acc_V_21_0_reg_1745[27:12]}};
        trunc_ln708_143_reg_5142 <= {{acc_V_22_0_reg_1733[27:12]}};
        trunc_ln708_144_reg_5147 <= {{acc_V_23_0_reg_1721[27:12]}};
        trunc_ln708_145_reg_5152 <= {{acc_V_24_0_reg_1709[27:12]}};
        trunc_ln708_146_reg_5157 <= {{acc_V_25_0_reg_1697[27:12]}};
        trunc_ln708_147_reg_5162 <= {{acc_V_26_0_reg_1685[27:12]}};
        trunc_ln708_148_reg_5167 <= {{acc_V_27_0_reg_1673[27:12]}};
        trunc_ln708_149_reg_5172 <= {{acc_V_28_0_reg_1661[27:12]}};
        trunc_ln708_150_reg_5177 <= {{acc_V_29_0_reg_1649[27:12]}};
        trunc_ln708_151_reg_5182 <= {{acc_V_30_0_reg_1637[27:12]}};
        trunc_ln708_152_reg_5187 <= {{acc_V_31_0_reg_1625[27:12]}};
        trunc_ln708_153_reg_5192 <= {{acc_V_32_0_reg_1613[27:12]}};
        trunc_ln708_154_reg_5197 <= {{acc_V_33_0_reg_1601[27:12]}};
        trunc_ln708_155_reg_5202 <= {{acc_V_34_0_reg_1589[27:12]}};
        trunc_ln708_156_reg_5207 <= {{acc_V_35_0_reg_1577[27:12]}};
        trunc_ln708_157_reg_5212 <= {{acc_V_36_0_reg_1565[27:12]}};
        trunc_ln708_158_reg_5217 <= {{acc_V_37_0_reg_1553[27:12]}};
        trunc_ln708_159_reg_5222 <= {{acc_V_38_0_reg_1541[27:12]}};
        trunc_ln708_160_reg_5227 <= {{acc_V_39_0_reg_1529[27:12]}};
        trunc_ln708_161_reg_5232 <= {{acc_V_40_0_reg_1517[27:12]}};
        trunc_ln708_162_reg_5237 <= {{acc_V_41_0_reg_1505[27:12]}};
        trunc_ln708_163_reg_5242 <= {{acc_V_42_0_reg_1493[27:12]}};
        trunc_ln708_164_reg_5247 <= {{acc_V_43_0_reg_1481[27:12]}};
        trunc_ln708_165_reg_5252 <= {{acc_V_44_0_reg_1469[27:12]}};
        trunc_ln708_166_reg_5257 <= {{acc_V_45_0_reg_1457[27:12]}};
        trunc_ln708_167_reg_5262 <= {{acc_V_46_0_reg_1445[27:12]}};
        trunc_ln708_168_reg_5267 <= {{acc_V_47_0_reg_1433[27:12]}};
        trunc_ln708_169_reg_5272 <= {{acc_V_48_0_reg_1421[27:12]}};
        trunc_ln708_170_reg_5277 <= {{acc_V_49_0_reg_1409[27:12]}};
        trunc_ln708_171_reg_5282 <= {{acc_V_50_0_reg_1397[27:12]}};
        trunc_ln708_172_reg_5287 <= {{acc_V_51_0_reg_1385[27:12]}};
        trunc_ln708_173_reg_5292 <= {{acc_V_52_0_reg_1373[27:12]}};
        trunc_ln708_174_reg_5297 <= {{acc_V_53_0_reg_1361[27:12]}};
        trunc_ln708_175_reg_5302 <= {{acc_V_54_0_reg_1349[27:12]}};
        trunc_ln708_176_reg_5307 <= {{acc_V_55_0_reg_1337[27:12]}};
        trunc_ln708_177_reg_5312 <= {{acc_V_56_0_reg_1325[27:12]}};
        trunc_ln708_178_reg_5317 <= {{acc_V_57_0_reg_1313[27:12]}};
        trunc_ln708_179_reg_5322 <= {{acc_V_58_0_reg_1301[27:12]}};
        trunc_ln708_180_reg_5327 <= {{acc_V_59_0_reg_1289[27:12]}};
        trunc_ln708_181_reg_5332 <= {{acc_V_60_0_reg_1277[27:12]}};
        trunc_ln708_182_reg_5337 <= {{acc_V_61_0_reg_1265[27:12]}};
        trunc_ln708_183_reg_5342 <= {{acc_V_62_0_reg_1253[27:12]}};
        trunc_ln708_184_reg_5347 <= {{acc_V_63_0_reg_1241[27:12]}};
    end
end

always @ (*) begin
    if ((icmp_ln324_fu_2158_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_2051_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2063_p2 == 1'd0))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2063_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2063_p2 == 1'd0))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_2051_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_address0 = zext_ln332_fu_2170_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_output_V_address0;
    end else begin
        layer_in_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_output_V_ce0;
    end else begin
        layer_in_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_we0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_output_V_we0;
    end else begin
        layer_in_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_address0 = zext_ln340_fu_3728_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address0 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address0 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address0 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address0 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address0 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address0 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address0 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address0 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address0 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address0 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address0 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address0 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address0 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address0 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address1 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address1 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address1 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address1 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address1 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address1 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address1 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address1 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address1 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address1 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address1 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address1 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address1 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address1 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address1 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address1 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d0 = trunc_ln708_183_reg_5342;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d0 = trunc_ln708_181_reg_5332;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d0 = trunc_ln708_179_reg_5322;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d0 = trunc_ln708_177_reg_5312;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d0 = trunc_ln708_175_reg_5302;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d0 = trunc_ln708_173_reg_5292;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d0 = trunc_ln708_171_reg_5282;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d0 = trunc_ln708_169_reg_5272;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d0 = trunc_ln708_167_reg_5262;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d0 = trunc_ln708_165_reg_5252;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d0 = trunc_ln708_163_reg_5242;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d0 = trunc_ln708_161_reg_5232;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d0 = trunc_ln708_159_reg_5222;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d0 = trunc_ln708_157_reg_5212;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d0 = trunc_ln708_155_reg_5202;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d0 = trunc_ln708_153_reg_5192;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = trunc_ln708_151_reg_5182;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = trunc_ln708_149_reg_5172;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = trunc_ln708_147_reg_5162;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = trunc_ln708_145_reg_5152;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = trunc_ln708_143_reg_5142;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = trunc_ln708_141_reg_5132;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = trunc_ln708_139_reg_5122;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = trunc_ln708_137_reg_5112;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = trunc_ln708_135_reg_5102;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = trunc_ln708_133_reg_5092;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = trunc_ln708_131_reg_5082;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d0 = trunc_ln708_129_reg_5072;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d0 = trunc_ln708_127_reg_5062;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d0 = trunc_ln708_125_reg_5052;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d0 = trunc_ln708_123_reg_5042;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d0 = {{acc_V_0_0_reg_1997[27:12]}};
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d1 = trunc_ln708_184_reg_5347;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d1 = trunc_ln708_182_reg_5337;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d1 = trunc_ln708_180_reg_5327;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d1 = trunc_ln708_178_reg_5317;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d1 = trunc_ln708_176_reg_5307;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d1 = trunc_ln708_174_reg_5297;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d1 = trunc_ln708_172_reg_5287;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d1 = trunc_ln708_170_reg_5277;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d1 = trunc_ln708_168_reg_5267;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d1 = trunc_ln708_166_reg_5257;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d1 = trunc_ln708_164_reg_5247;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d1 = trunc_ln708_162_reg_5237;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d1 = trunc_ln708_160_reg_5227;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d1 = trunc_ln708_158_reg_5217;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d1 = trunc_ln708_156_reg_5207;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d1 = trunc_ln708_154_reg_5197;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = trunc_ln708_152_reg_5187;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = trunc_ln708_150_reg_5177;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = trunc_ln708_148_reg_5167;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = trunc_ln708_146_reg_5157;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = trunc_ln708_144_reg_5147;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = trunc_ln708_142_reg_5137;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = trunc_ln708_140_reg_5127;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = trunc_ln708_138_reg_5117;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = trunc_ln708_136_reg_5107;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = trunc_ln708_134_reg_5097;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = trunc_ln708_132_reg_5087;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d1 = trunc_ln708_130_reg_5077;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d1 = trunc_ln708_128_reg_5067;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d1 = trunc_ln708_126_reg_5057;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d1 = trunc_ln708_124_reg_5047;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d1 = {{acc_V_1_0_reg_1985[27:12]}};
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2063_p2 == 1'd0))) begin
        tmpdata_V_address0 = zext_ln317_fu_2075_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2063_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2063_p2 == 1'd0))) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2063_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2063_p2 == 1'd0))) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w12_V_ce0 = 1'b1;
    end else begin
        w12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln313_fu_2051_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2063_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2063_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2063_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2063_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln326_8_fu_2152_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (1'd0 == and_ln326_8_fu_2152_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_2158_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_2158_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln338_fu_3716_p2 == 1'd1) | (1'd0 == and_ln326_8_reg_4699)))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln354_fu_3784_p2 = (pY_3_load_reg_4687 + 32'd1);

assign add_ln356_fu_3795_p2 = (sY_3_load_reg_4677 + 32'd1);

assign add_ln359_fu_3738_p2 = (pX_3_load_reg_4693 + 32'd1);

assign add_ln361_fu_3749_p2 = (sX_3_load_reg_4667 + 32'd1);

assign and_ln326_7_fu_2146_p2 = (icmp_ln326_12_fu_2134_p2 & icmp_ln326_11_fu_2114_p2);

assign and_ln326_8_fu_2152_p2 = (and_ln326_fu_2140_p2 & and_ln326_7_fu_2146_p2);

assign and_ln326_fu_2140_p2 = (icmp_ln326_fu_2084_p2 & icmp_ln326_10_fu_2094_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2063_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state3_ignore_call0 = ((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2063_p2 == 1'd0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1052 = (((icmp_ln346_fu_3733_p2 == 1'd0) & (1'd0 == and_ln326_8_reg_4699)) | ((icmp_ln338_fu_3716_p2 == 1'd1) & (icmp_ln346_fu_3733_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_1054 = (((icmp_ln346_fu_3733_p2 == 1'd1) & (1'd0 == and_ln326_8_reg_4699)) | ((icmp_ln346_fu_3733_p2 == 1'd1) & (icmp_ln338_fu_3716_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_742 = (((icmp_ln346_fu_3733_p2 == 1'd1) & (icmp_ln350_fu_3779_p2 == 1'd0) & (1'd0 == and_ln326_8_reg_4699)) | ((icmp_ln346_fu_3733_p2 == 1'd1) & (icmp_ln338_fu_3716_p2 == 1'd1) & (icmp_ln350_fu_3779_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_958 = (((icmp_ln350_fu_3779_p2 == 1'd1) & (icmp_ln346_fu_3733_p2 == 1'd1) & (1'd0 == and_ln326_8_reg_4699)) | ((icmp_ln350_fu_3779_p2 == 1'd1) & (icmp_ln346_fu_3733_p2 == 1'd1) & (icmp_ln338_fu_3716_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_start = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2042_ap_start_reg;

assign grp_fu_3819_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3827_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3835_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3843_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3851_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3859_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3867_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3875_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3883_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3891_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3899_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3907_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3915_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3923_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3931_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3939_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3947_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3955_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3963_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3971_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3979_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3987_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_3995_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4003_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4011_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4019_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4027_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4035_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4043_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4051_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4059_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4067_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4075_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4083_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4091_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4099_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4107_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4115_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4123_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4131_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4139_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4147_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4155_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4163_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4171_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4179_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4187_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4195_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4203_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4211_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4219_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4227_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4235_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4243_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4251_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4259_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4267_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4275_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4283_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4291_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4299_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4307_p1 = sext_ln1116_fu_2180_p1;

assign grp_fu_4315_p1 = sext_ln1116_fu_2180_p1;

assign i1_fu_2069_p2 = (i1_0_i_reg_1230 + 7'd1);

assign i_fu_2057_p2 = (i_0_i_reg_1219 + 9'd1);

assign i_ic_fu_3722_p2 = (i_ic_0_i_reg_2020 + 7'd1);

assign icmp_ln313_fu_2051_p2 = ((i_0_i_reg_1219 == 9'd324) ? 1'b1 : 1'b0);

assign icmp_ln315_fu_2063_p2 = ((i1_0_i_reg_1230 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln324_fu_2158_p2 = ((in_index_reg_2009 == 10'd576) ? 1'b1 : 1'b0);

assign icmp_ln326_10_fu_2094_p2 = ((sY_3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln326_11_fu_2114_p2 = (($signed(tmp_8_fu_2104_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_12_fu_2134_p2 = (($signed(tmp_9_fu_2124_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_fu_2084_p2 = ((sX_3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln338_fu_3716_p2 = ((i_ic_0_i_reg_2020 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln346_fu_3733_p2 = ((pX_3_load_reg_4693 == 32'd17) ? 1'b1 : 1'b0);

assign icmp_ln350_fu_3779_p2 = ((pY_3_load_reg_4687 == 32'd17) ? 1'b1 : 1'b0);

assign ir_fu_2164_p2 = (in_index_reg_2009 + 10'd1);

assign res_V_V_din = layer_out_i_q0;

assign select_ln356_fu_3800_p3 = ((icmp_ln326_10_reg_4682[0:0] === 1'b1) ? 32'd2 : add_ln356_fu_3795_p2);

assign select_ln361_fu_3754_p3 = ((icmp_ln326_reg_4672[0:0] === 1'b1) ? 32'd2 : add_ln361_fu_3749_p2);

assign sext_ln1116_fu_2180_p0 = layer_in_V_q0;

assign sext_ln1116_fu_2180_p1 = sext_ln1116_fu_2180_p0;

assign start_out = real_start;

assign tmp_158_fu_2192_p4 = {{w12_V_q0[31:16]}};

assign tmp_159_fu_2206_p4 = {{w12_V_q0[47:32]}};

assign tmp_160_fu_2220_p4 = {{w12_V_q0[63:48]}};

assign tmp_161_fu_2234_p4 = {{w12_V_q0[79:64]}};

assign tmp_162_fu_2248_p4 = {{w12_V_q0[95:80]}};

assign tmp_163_fu_2262_p4 = {{w12_V_q0[111:96]}};

assign tmp_164_fu_2276_p4 = {{w12_V_q0[127:112]}};

assign tmp_165_fu_2290_p4 = {{w12_V_q0[143:128]}};

assign tmp_166_fu_2304_p4 = {{w12_V_q0[159:144]}};

assign tmp_167_fu_2318_p4 = {{w12_V_q0[175:160]}};

assign tmp_168_fu_2332_p4 = {{w12_V_q0[191:176]}};

assign tmp_169_fu_2346_p4 = {{w12_V_q0[207:192]}};

assign tmp_170_fu_2360_p4 = {{w12_V_q0[223:208]}};

assign tmp_171_fu_2374_p4 = {{w12_V_q0[239:224]}};

assign tmp_172_fu_2388_p4 = {{w12_V_q0[255:240]}};

assign tmp_173_fu_2402_p4 = {{w12_V_q0[271:256]}};

assign tmp_174_fu_2416_p4 = {{w12_V_q0[287:272]}};

assign tmp_175_fu_2430_p4 = {{w12_V_q0[303:288]}};

assign tmp_176_fu_2444_p4 = {{w12_V_q0[319:304]}};

assign tmp_177_fu_2458_p4 = {{w12_V_q0[335:320]}};

assign tmp_178_fu_2472_p4 = {{w12_V_q0[351:336]}};

assign tmp_179_fu_2486_p4 = {{w12_V_q0[367:352]}};

assign tmp_180_fu_2500_p4 = {{w12_V_q0[383:368]}};

assign tmp_181_fu_2514_p4 = {{w12_V_q0[399:384]}};

assign tmp_182_fu_2528_p4 = {{w12_V_q0[415:400]}};

assign tmp_183_fu_2542_p4 = {{w12_V_q0[431:416]}};

assign tmp_184_fu_2556_p4 = {{w12_V_q0[447:432]}};

assign tmp_185_fu_2570_p4 = {{w12_V_q0[463:448]}};

assign tmp_186_fu_2584_p4 = {{w12_V_q0[479:464]}};

assign tmp_187_fu_2598_p4 = {{w12_V_q0[495:480]}};

assign tmp_188_fu_2612_p4 = {{w12_V_q0[511:496]}};

assign tmp_189_fu_2626_p4 = {{w12_V_q0[527:512]}};

assign tmp_190_fu_2640_p4 = {{w12_V_q0[543:528]}};

assign tmp_191_fu_2654_p4 = {{w12_V_q0[559:544]}};

assign tmp_192_fu_2668_p4 = {{w12_V_q0[575:560]}};

assign tmp_193_fu_2682_p4 = {{w12_V_q0[591:576]}};

assign tmp_194_fu_2696_p4 = {{w12_V_q0[607:592]}};

assign tmp_195_fu_2710_p4 = {{w12_V_q0[623:608]}};

assign tmp_196_fu_2724_p4 = {{w12_V_q0[639:624]}};

assign tmp_197_fu_2738_p4 = {{w12_V_q0[655:640]}};

assign tmp_198_fu_2752_p4 = {{w12_V_q0[671:656]}};

assign tmp_199_fu_2766_p4 = {{w12_V_q0[687:672]}};

assign tmp_200_fu_2780_p4 = {{w12_V_q0[703:688]}};

assign tmp_201_fu_2794_p4 = {{w12_V_q0[719:704]}};

assign tmp_202_fu_2808_p4 = {{w12_V_q0[735:720]}};

assign tmp_203_fu_2822_p4 = {{w12_V_q0[751:736]}};

assign tmp_204_fu_2836_p4 = {{w12_V_q0[767:752]}};

assign tmp_205_fu_2850_p4 = {{w12_V_q0[783:768]}};

assign tmp_206_fu_2864_p4 = {{w12_V_q0[799:784]}};

assign tmp_207_fu_2878_p4 = {{w12_V_q0[815:800]}};

assign tmp_208_fu_2892_p4 = {{w12_V_q0[831:816]}};

assign tmp_209_fu_2906_p4 = {{w12_V_q0[847:832]}};

assign tmp_210_fu_2920_p4 = {{w12_V_q0[863:848]}};

assign tmp_211_fu_2934_p4 = {{w12_V_q0[879:864]}};

assign tmp_212_fu_2948_p4 = {{w12_V_q0[895:880]}};

assign tmp_213_fu_2962_p4 = {{w12_V_q0[911:896]}};

assign tmp_214_fu_2976_p4 = {{w12_V_q0[927:912]}};

assign tmp_215_fu_2990_p4 = {{w12_V_q0[943:928]}};

assign tmp_216_fu_3004_p4 = {{w12_V_q0[959:944]}};

assign tmp_217_fu_3018_p4 = {{w12_V_q0[975:960]}};

assign tmp_218_fu_3032_p4 = {{w12_V_q0[991:976]}};

assign tmp_219_fu_3046_p4 = {{w12_V_q0[1007:992]}};

assign tmp_4_fu_3060_p4 = {{w12_V_q0[1020:1008]}};

assign tmp_8_fu_2104_p4 = {{pY_3[31:1]}};

assign tmp_9_fu_2124_p4 = {{pX_3[31:1]}};

assign trunc_ln332_fu_2176_p1 = w12_V_q0[15:0];

assign w12_V_address0 = zext_ln332_fu_2170_p1;

assign zext_ln317_fu_2075_p1 = i1_0_i_reg_1230;

assign zext_ln332_fu_2170_p1 = in_index_reg_2009;

assign zext_ln340_fu_3728_p1 = i_ic_0_i_reg_2020;

endmodule //conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config12_s
