/***************************************************************************//**
 *   @file   adin1110.c
 *   @brief  Source file of the ADIN1110 driver.
 *   @author Ciprian Regus (ciprian.regus@analog.com)
********************************************************************************
 * Copyright 2023(c) Analog Devices, Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 *
 * 3. Neither the name of Analog Devices, Inc. nor the names of its
 *    contributors may be used to endorse or promote products derived from this
 *    software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. “AS IS” AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO
 * EVENT SHALL ANALOG DEVICES, INC. BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*******************************************************************************/

#include <errno.h>
#include <stdlib.h>
#include <stdint.h>
#include <string.h>
#include "no_os_spi.h"
#include "adin1110.h"
#include "no_os_alloc.h"
#include "no_os_crc8.h"
#include "no_os_delay.h"
#include "no_os_util.h"

#define ADIN1110_CRC_POLYNOMIAL	0x7

NO_OS_DECLARE_CRC8_TABLE(_crc_table);

struct _adin1110_priv {
	uint32_t phy_id;
	uint32_t num_ports;
};

static struct _adin1110_priv driver_data[2] = {
	[ADIN1110] = {
		.phy_id= ADIN1110_PHY_ID,
		.num_ports = 1,
	},
	[ADIN2111] = {
		.phy_id = ADIN2111_PHY_ID,
		.num_ports = 2,
	},
};

/**
 * @brief Write a register's value
 * @param desc - the device descriptor
 * @param addr - register's address
 * @param data - register's value
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_reg_write(struct adin1110_desc *desc, uint16_t addr, uint32_t data)
{
	uint32_t header_len = ADIN1110_WR_HDR_SIZE;
	struct no_os_spi_msg xfer = {
		.tx_buff = desc->data,
		.bytes_number = ADIN1110_WR_FRAME_SIZE,
		.cs_change = 1,
	};

	addr &= ADIN1110_ADDR_MASK;
	addr |= ADIN1110_CD_MASK | ADIN1110_RW_MASK;
	no_os_put_unaligned_be16(addr, desc->data);

	if (desc->append_crc) {
		desc->data[2] = no_os_crc8(_crc_table, desc->data, 2, 0);
		header_len++;
		xfer.bytes_number++;
	}

	no_os_put_unaligned_be32(data, &desc->data[header_len]);
	if (desc->append_crc) {
		desc->data[header_len + ADIN1110_REG_LEN] =
			no_os_crc8(_crc_table, &desc->data[header_len], ADIN1110_REG_LEN, 0);
		xfer.bytes_number++;
	}

	return no_os_spi_transfer(desc->comm_desc, &xfer, 1);
}

/**
 * @brief Read a register's value
 * @param desc - the device descriptor
 * @param addr - register's address
 * @param data - register's value
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_reg_read(struct adin1110_desc *desc, uint16_t addr, uint32_t *data)
{
	uint8_t crc;
	uint8_t recv_crc;
	uint32_t header_len = ADIN1110_RD_HEADER_LEN;
	struct no_os_spi_msg xfer = {
		.tx_buff = desc->data,
		.rx_buff = desc->data,
		.bytes_number = ADIN1110_REG_LEN,
		.cs_change = 1,
	};
	int ret;

	no_os_put_unaligned_be16(addr, &desc->data[0]);
	desc->data[0] |= ADIN1110_SPI_CD;
	desc->data[2] = 0x0;

	if (desc->append_crc) {
		xfer.bytes_number += ADIN1110_CRC_LEN;
		desc->data[2] = no_os_crc8(_crc_table, desc->data, 2, 0);
		desc->data[3] = 0x0;
		header_len++;
	}

	xfer.bytes_number += header_len;
	ret = no_os_spi_transfer(desc->comm_desc, &xfer, 1);
	if (ret)
		return ret;

	if (desc->append_crc) {
		crc = no_os_crc8(_crc_table, &desc->data[header_len], 4, 0);
		recv_crc = desc->data[header_len + ADIN1110_REG_LEN];

		if (crc != recv_crc)
			return -EINVAL;
	}

	*data = no_os_get_unaligned_be32(&desc->data[header_len]);

	return 0;
}

/**
 * @brief Update a register's value based on a mask
 * @param desc - the device descriptor
 * @param addr - register's address
 * @param mask - the bits that may be modified
 * @param data - register's value
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_reg_update(struct adin1110_desc *desc, uint16_t addr,
			uint32_t mask, uint32_t data)
{
	uint32_t val;
	int ret;

	ret = adin1110_reg_read(desc, addr, &val);
	if (ret)
		return ret;

	val &= ~mask;
	val |= mask & data;

	return adin1110_reg_write(desc, addr, val);
}

/**
 * @brief Read a PHY register using clause 22
 * @param desc - the device descriptor
 * @param phy_id - the phy device's id
 * @param reg - register's address
 * @param data - register's value
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_mdio_read(struct adin1110_desc *desc, uint32_t phy_id,
		       uint32_t reg, uint16_t *data)
{
	uint32_t mdio_done = 0;
	uint32_t mdio_val;
	uint32_t val = 0;
	int ret;

	/* Use clause 22 for the MDIO register addressing */
	val = no_os_field_prep(ADIN1110_MDIO_ST, 0x1) |
	      no_os_field_prep(ADIN1110_MDIO_OP, ADIN1110_MDIO_OP_RD) |
	      no_os_field_prep(ADIN1110_MDIO_PRTAD, phy_id) |
	      no_os_field_prep(ADIN1110_MDIO_DEVAD, reg);

	ret = adin1110_reg_write(desc, ADIN1110_MDIOACC(0), val);
	if (ret)
		return ret;

	/* The PHY will set the MDIO_TRDONE bit to 1 once a transaction completes */
	while (!mdio_done) {
		ret = adin1110_reg_read(desc, ADIN1110_MDIOACC(0), &mdio_val);
		if (ret)
			return ret;

		mdio_done = no_os_field_get(ADIN1110_MDIO_TRDONE, mdio_val);
	}

	*data = no_os_field_get(ADIN1110_MDIO_DATA, mdio_val);

	return 0;
}

/**
 * @brief Write a PHY register using clause 22
 * @param desc - the device descriptor
 * @param phy_id - the phy device's id
 * @param reg - register's address
 * @param data - register's value
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_mdio_write(struct adin1110_desc *desc, uint32_t phy_id,
			uint32_t reg, uint16_t data)
{
	uint32_t mdio_done = 0;
	uint32_t mdio_val;
	uint32_t val;
	int ret;

	/* Use clause 22 for the MDIO register addressing */
	val = no_os_field_prep(ADIN1110_MDIO_ST, 0x1) |
	      no_os_field_prep(ADIN1110_MDIO_OP, ADIN1110_MDIO_OP_WR) |
	      no_os_field_prep(ADIN1110_MDIO_PRTAD, phy_id) |
	      no_os_field_prep(ADIN1110_MDIO_DEVAD, reg) |
	      no_os_field_prep(ADIN1110_MDIO_DATA, data);

	ret = adin1110_reg_write(desc, ADIN1110_MDIOACC(0), val);
	if (ret)
		return ret;

	/* The PHY will set the MDIO_TRDONE bit to 1 once a transaction completes */
	while (!mdio_done) {
		ret = adin1110_reg_read(desc, ADIN1110_MDIOACC(0), &mdio_val);
		if (ret)
			return ret;

		mdio_done = no_os_field_get(ADIN1110_MDIO_TRDONE, mdio_val);
	}

	return 0;
}

/**
 * @brief Write a PHY register using clause 45
 * @param desc - the device descriptor
 * @param phy_id - the phy device's MDIO id
 * @param dev_id - the device id of the register
 * @param reg - register's address
 * @param data - register's value
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_mdio_write_c45(struct adin1110_desc *desc, uint32_t phy_id,
			    uint32_t dev_id, uint32_t reg, uint16_t data)
{
	uint32_t mdio_done = 0;
	uint32_t mdio_val;
	uint32_t val;
	int ret;

	val = no_os_field_prep(ADIN1110_MDIO_ST, 0x0) |
	      no_os_field_prep(ADIN1110_MDIO_OP, ADIN1110_MDIO_OP_ADDR) |
	      no_os_field_prep(ADIN1110_MDIO_PRTAD, phy_id) |
	      no_os_field_prep(ADIN1110_MDIO_DEVAD, dev_id) |
	      no_os_field_prep(ADIN1110_MDIO_DATA, reg);

	ret = adin1110_reg_write(desc, ADIN1110_MDIOACC(0), val);
	if (ret)
		return ret;

	val = no_os_field_prep(ADIN1110_MDIO_ST, 0x0) |
	      no_os_field_prep(ADIN1110_MDIO_OP, ADIN1110_MDIO_OP_WR) |
	      no_os_field_prep(ADIN1110_MDIO_PRTAD, phy_id) |
	      no_os_field_prep(ADIN1110_MDIO_DEVAD, dev_id) |
	      no_os_field_prep(ADIN1110_MDIO_DATA, data);

	ret = adin1110_reg_write(desc, ADIN1110_MDIOACC(1), val);
	if (ret)
		return ret;

	/* The PHY will set the MDIO_TRDONE bit to 1 once a transaction completes */
	while (!mdio_done) {
		ret = adin1110_reg_read(desc, ADIN1110_MDIOACC(0), &mdio_val);
		if (ret)
			return ret;

		mdio_done = no_os_field_get(ADIN1110_MDIO_TRDONE, mdio_val);
	}

	mdio_done = 0;
	while (!mdio_done) {
		ret = adin1110_reg_read(desc, ADIN1110_MDIOACC(1), &mdio_val);
		if (ret)
			return ret;

		mdio_done = no_os_field_get(ADIN1110_MDIO_TRDONE, mdio_val);
	}

	return 0;
}

/**
 * @brief Read a PHY register using clause 45
 * @param desc - the device descriptor
 * @param phy_id - the phy device's MDIO id
 * @param dev_id - the device id of the register
 * @param reg - register's address
 * @param data - register's value
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_mdio_read_c45(struct adin1110_desc *desc, uint32_t phy_id,
			   uint32_t dev_id, uint16_t reg, uint16_t *data)
{
	uint32_t mdio_done = 0;
	uint32_t mdio_val;
	uint32_t val;
	int ret;

	val = no_os_field_prep(ADIN1110_MDIO_ST, 0x0) |
	      no_os_field_prep(ADIN1110_MDIO_OP, ADIN1110_MDIO_OP_ADDR) |
	      no_os_field_prep(ADIN1110_MDIO_PRTAD, phy_id) |
	      no_os_field_prep(ADIN1110_MDIO_DEVAD, dev_id) |
	      no_os_field_prep(ADIN1110_MDIO_DATA, reg);

	ret = adin1110_reg_write(desc, ADIN1110_MDIOACC(0), val);
	if (ret)
		return ret;

	while (!mdio_done) {
		ret = adin1110_reg_read(desc, ADIN1110_MDIOACC(0), &mdio_val);
		if (ret)
			return ret;

		mdio_done = no_os_field_get(ADIN1110_MDIO_TRDONE, mdio_val);
	}

	val = no_os_field_prep(ADIN1110_MDIO_ST, 0x0) |
	      no_os_field_prep(ADIN1110_MDIO_OP, ADIN1110_MDIO_OP_RD) |
	      no_os_field_prep(ADIN1110_MDIO_DEVAD, dev_id) |
	      no_os_field_prep(ADIN1110_MDIO_PRTAD, phy_id);

	ret = adin1110_reg_write(desc, ADIN1110_MDIOACC(1), val);
	if (ret)
		return ret;

	mdio_done = 0;
	while (!mdio_done) {
		ret = adin1110_reg_read(desc, ADIN1110_MDIOACC(1), &mdio_val);
		if (ret)
			return ret;

		mdio_done = no_os_field_get(ADIN1110_MDIO_TRDONE, mdio_val);
	}

	*data = no_os_field_get(ADIN1110_MDIO_DATA, mdio_val);

	return 0;
}

/**
 * @brief Set a MAC address destination filter, frames who's DA doesn't match
 * 	  are dropped.
 * @param desc - the device descriptor
 * @param mac_address - the MAC filter to be set
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_set_mac_addr(struct adin1110_desc *desc,
			  uint8_t mac_address[ADIN1110_ETH_ALEN])
{
	uint32_t addr_upr;
	uint32_t addr_lwr;
	uint32_t temp;
	int ret;
	int i;

	addr_upr = no_os_get_unaligned_be16(&mac_address[0]);

	/* Forward frames from both ports to the host */
	addr_upr |= ADIN1110_MAC_ADDR_APPLY2PORT | ADIN1110_MAC_ADDR_TO_HOST;
	if (desc->chip_type == ADIN2111)
		addr_upr |= ADIN2111_MAC_ADDR_APPLY2PORT2;

	/* Look for a free slot. */
	for (i = 0; i < ADIN1110_ADDR_FILT_LEN; i++) {
		ret = adin1110_reg_read(desc, ADIN1110_MAC_ADDR_FILT_UPR_REG(i), &temp);
		if (ret)
			return ret;

		if (temp != 0)
			continue;

		ret = adin1110_reg_read(desc, ADIN1110_MAC_ADDR_FILT_LWR_REG(i), &temp);
		if (ret)
			return ret;

		if (temp == 0)
			break;
	}

	ret = adin1110_reg_write(desc, ADIN1110_MAC_ADDR_FILT_UPR_REG(i), addr_upr);
	if (ret)
		return ret;

	addr_lwr = no_os_get_unaligned_be32(&mac_address[2]);

	return adin1110_reg_write(desc, ADIN1110_MAC_ADDR_FILT_LWR_REG(i), addr_lwr);
}

/**
 * @brief Drop a MAC address filter.
 * @param desc - the device descriptor
 * @param mac_address - the MAC filter to be cleared
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_clear_mac_addr(struct adin1110_desc *desc,
			    uint8_t mac_address[ADIN1110_ETH_ALEN])
{
	uint32_t addr_upr;
	uint32_t addr_lwr;
	uint32_t temp;
	int ret;
	int i;

	addr_upr = no_os_get_unaligned_be16(&mac_address[0]);
	addr_lwr = no_os_get_unaligned_be32(&mac_address[2]);

	for (i = 0; i < ADIN1110_ADDR_FILT_LEN; i++) {
		ret = adin1110_reg_read(desc, ADIN1110_MAC_ADDR_FILT_UPR_REG(i), &temp);
		if (ret)
			return ret;

		temp &= ADIN1110_MAC_ADDR_UPR_MASK;
		if (addr_upr != temp)
			continue;

		ret = adin1110_reg_read(desc, ADIN1110_MAC_ADDR_FILT_LWR_REG(i), &temp);
		if (ret)
			return ret;

		if (addr_lwr == temp) {
			ret = adin1110_reg_write(desc, ADIN1110_MAC_ADDR_FILT_UPR_REG(i), 0);
			if (ret)
				return ret;

			ret = adin1110_reg_write(desc, ADIN1110_MAC_ADDR_FILT_LWR_REG(i), 0);
			if (ret)
				return ret;
		}
	}

	return 0;
}

/**
 * @brief Set/clear a broadcast filter. By enabling this, broadcast frames will
 * 	be forwarded to the host.
 * @param desc - the device descriptor
 * @param enabled - the set/clear option
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_broadcast_filter(struct adin1110_desc *desc, bool enabled)
{
	uint8_t broadcast_addr[ADIN1110_ETH_ALEN];

	memset(broadcast_addr, 0xFF, ADIN1110_ETH_ALEN);

	if (enabled)
		return adin1110_set_mac_addr(desc, broadcast_addr);

	return adin1110_clear_mac_addr(desc, broadcast_addr);
}

/**
 * @brief Write a frame to the TX FIFO.
 * @param desc - the device descriptor
 * @param port - the port for the frame to be transmitted on.
 * @param eth_buff - the frame to be transmitted.
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_write_fifo(struct adin1110_desc *desc, uint32_t port,
			struct adin1110_eth_buff *eth_buff)
{
	uint32_t header_len = ADIN1110_WR_HEADER_LEN;
	uint32_t frame_offset;
	uint32_t padding = 0;
	uint32_t padded_len;
	uint32_t round_len;
	uint32_t tx_space;
	int ret;

	struct no_os_spi_msg xfer = {
		.tx_buff = desc->data,
		.cs_change = 1,
	};

	if (port >= driver_data[desc->chip_type].num_ports)
		return -EINVAL;

	/* The minimum frame length is 64 bytes */
	if (eth_buff->len + ADIN1110_FCS_LEN < 64)
		padding = 64 - (eth_buff->len + ADIN1110_FCS_LEN);

	padded_len = eth_buff->len + padding + ADIN1110_FRAME_HEADER_LEN;

	/** Align the frame length to 4 bytes */
	round_len = no_os_align(padded_len, 4);

	ret = adin1110_reg_read(desc, ADIN1110_TX_SPACE_REG, &tx_space);
	if (ret)
		return ret;

	/*
	 * Check if there is enough space for the frame in the TX FIFO.
	 * The tx_space value is expressed in 16 bit words.
	 */
	if (padded_len > 2 * (tx_space - ADIN1110_FRAME_HEADER_LEN))
		return -EAGAIN;

	ret = adin1110_reg_write(desc, ADIN1110_TX_FSIZE_REG, padded_len);
	if (ret)
		return ret;

	no_os_put_unaligned_be16(ADIN1110_TX_REG, &desc->data[0]);
	desc->data[0] |= ADIN1110_SPI_CD | ADIN1110_SPI_RW;

	if (desc->append_crc) {
		desc->data[2] = no_os_crc8(_crc_table, desc->data, 2, 0);
		header_len++;
	}

	/* Set the port on which to send the frame */
	no_os_put_unaligned_be16(port, &desc->data[header_len]);
	xfer.bytes_number = round_len + header_len;
	frame_offset = header_len + ADIN1110_FRAME_HEADER_LEN;

	memcpy(&desc->data[frame_offset], (void *)&eth_buff->mac_dest[0],
	       ADIN1110_ETH_HDR_LEN);
	frame_offset += ADIN1110_ETH_HDR_LEN;
	memcpy(&desc->data[frame_offset], eth_buff->payload,
	       eth_buff->len - ADIN1110_ETH_HDR_LEN);

	return no_os_spi_transfer(desc->comm_desc, &xfer, 1);
}

/**
 * @brief Read a frame from the RX FIFO.
 * @param desc - the device descriptor
 * @param port - the port from which the frame shall be received.
 * @param eth_buff - the frame to be received.
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_read_fifo(struct adin1110_desc *desc, uint32_t port,
		       struct adin1110_eth_buff *eth_buff)
{
	uint32_t field_offset = ADIN1110_RD_HEADER_LEN;
	uint32_t payload_length;
	uint32_t fifo_fsize_reg;
	uint32_t rounded_len;
	uint32_t frame_size;
	uint32_t fifo_reg;
	struct no_os_spi_msg xfer = {
		.tx_buff = desc->data,
		.rx_buff = desc->data,
		.cs_change = 1,
	};
	int ret;

	if (port >= driver_data[desc->chip_type].num_ports)
		return -EINVAL;

	if (!port) {
		fifo_reg = ADIN1110_RX_REG;
		fifo_fsize_reg = ADIN1110_RX_FSIZE_REG;
	} else {
		fifo_reg = ADIN2111_RX_P2_REG;
		fifo_fsize_reg = ADIN2111_RX_P2_FSIZE_REG;
	}

	ret = adin1110_reg_read(desc, fifo_fsize_reg, &frame_size);
	if (ret)
		return ret;

	if (frame_size < ADIN1110_FRAME_HEADER_LEN + ADIN1110_FEC_LEN)
		return 0;

	memset(desc->data, 0, ADIN1110_BUFF_LEN);
	no_os_put_unaligned_be16(fifo_reg, &desc->data[0]);
	desc->data[0] |= ADIN1110_SPI_CD;
	desc->data[2] = 0x0;

	if (desc->append_crc) {
		desc->data[2] = no_os_crc8(_crc_table, desc->data, 2, 0);
		desc->data[3] = 0x0;
		field_offset++;
	}

	/* Set the port from which to receive the frame */
	no_os_put_unaligned_be16(port, &desc->data[field_offset]);
	rounded_len = no_os_align(frame_size, 4);

	/* Can only read multiples of 4 bytes (the last bytes might be 0) */
	xfer.bytes_number = rounded_len + field_offset;
	field_offset += ADIN1110_FRAME_HEADER_LEN;

	/** Burst read the whole frame */
	ret = no_os_spi_transfer(desc->comm_desc, &xfer, 1);
	if (ret)
		return ret;

	payload_length = frame_size - ADIN1110_FRAME_HEADER_LEN - ADIN1110_ETH_HDR_LEN;
	memcpy((void *)&eth_buff->mac_dest[0], &desc->data[field_offset],
	       ADIN1110_ETH_HDR_LEN);
	field_offset += ADIN1110_ETH_HDR_LEN;
	memcpy(eth_buff->payload, &desc->data[field_offset], payload_length);
	eth_buff->len = frame_size - ADIN1110_FRAME_HEADER_LEN;

	return 0;
}

/**
 * @brief Reset the MAC device.
 * @param desc - the device descriptor
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_mac_reset(struct adin1110_desc *desc)
{
	uint32_t val;
	int ret;

	ret = adin1110_reg_write(desc, ADIN1110_SOFT_RST_REG, ADIN1110_SWRESET_KEY1);
	if (ret)
		return ret;

	ret = adin1110_reg_write(desc, ADIN1110_SOFT_RST_REG, ADIN1110_SWRESET_KEY2);
	if (ret)
		return ret;

	ret = adin1110_reg_write(desc, ADIN1110_SOFT_RST_REG, ADIN1110_SWRELEASE_KEY1);
	if (ret)
		return ret;

	ret = adin1110_reg_write(desc, ADIN1110_SOFT_RST_REG, ADIN1110_SWRELEASE_KEY2);
	if (ret)
		return ret;

	ret = adin1110_reg_read(desc, ADIN1110_MAC_RST_STATUS_REG, &val);
	if (ret)
		return ret;

	if (!val)
		return -EBUSY;

	return 0;
}

/**
 * @brief Complete the reset sequence.
 * @param desc - the device descriptor.
 * @return 0 in case of success, negative error code otherwise
 */
static int adin1110_check_reset(struct adin1110_desc *desc)
{
	uint32_t reg_val;
	int ret;

	ret = adin1110_reg_read(desc, ADIN1110_STATUS0_REG, &reg_val);
	if (ret)
		return ret;

	reg_val = no_os_field_get(ADIN1110_RESETC_MASK, reg_val);
	if (!reg_val)
		return -EBUSY;

	return adin1110_reg_update(desc, ADIN1110_CONFIG1_REG,
				   ADIN1110_CONFIG1_SYNC, ADIN1110_CONFIG1_SYNC);
}

/**
 * @brief Reset the PHY device.
 * @param desc - the device descriptor
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_phy_reset(struct adin1110_desc *desc)
{
	uint32_t phy_id;
	uint32_t expected_id;
	int ret;

	/* The timing values for the reset sequence are spcified in the datasheet */
	ret = no_os_gpio_set_value(desc->reset_gpio, NO_OS_GPIO_LOW);
	if (ret)
		return ret;

	no_os_mdelay(10);

	ret = no_os_gpio_set_value(desc->reset_gpio, NO_OS_GPIO_HIGH);
	if (ret)
		return ret;

	no_os_mdelay(90);

	ret = adin1110_reg_read(desc, ADIN1110_PHY_ID_REG, &phy_id);
	if (ret)
		return ret;

	expected_id = driver_data[desc->chip_type].phy_id;

	if (phy_id != expected_id)
		return -EINVAL;

	return 0;
}

/**
 * @brief Reset both the MAC and PHY.
 * @param desc - the device descriptor
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_sw_reset(struct adin1110_desc *desc)
{
	return adin1110_reg_write(desc, ADIN1110_RESET_REG, 0x1);
}

/**
 * @brief Reset both the MAC and PHY.
 * @param desc - the device descriptor
 * @param state - status (up/down) of the link
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_link_state(struct adin1110_desc *desc, uint32_t *state)
{
	int ret;

	ret = adin1110_reg_read(desc, ADIN1110_STATUS1_REG, state);
	if (ret)
		return ret;

	*state = no_os_field_get(ADIN1110_LINK_STATE_MASK, *state);

	return 0;
}

/**
 * @brief Set a port in promiscuous mode. All MAC filters are dropped.
 * @param desc - the device descriptor
 * @param port - the port for which the mode will be applied
 * @param promisc - either enable or disable the promiscuous mode.
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_set_promisc(struct adin1110_desc *desc, uint32_t port,
			 bool promisc)
{
	uint32_t fwd_mask;

	if (port >= driver_data[desc->chip_type].num_ports)
		return -EINVAL;

	if (!port)
		fwd_mask = ADIN1110_FWD_UNK2HOST_MASK;
	else
		fwd_mask = ADIN2111_P2_FWD_UNK2HOST_MASK;

	return adin1110_reg_update(desc, ADIN1110_CONFIG2_REG, fwd_mask,
				   promisc ? fwd_mask : 0);
}

/**
 * @brief Get the PHY out of software reset.
 * @param desc - the device descriptor
 * @return 0 in case of success, negative error code otherwise
 */
static int adin1110_setup_phy(struct adin1110_desc *desc)
{
	uint16_t reg_val;
	uint32_t ports;
	uint32_t sw_pd;
	size_t i;
	int ret;

	ports = driver_data[desc->chip_type].num_ports;

	for (i = 0; i < ports; i++) {
		ret = adin1110_mdio_read_c45(desc, ADIN1110_MDIO_PHY_ID(i),
					     0, ADIN1110_MI_CONTROL_REG, &reg_val);
		if (ret)
			return ret;

		/* Get the PHY out of software power down to start the autonegotiation process*/
		sw_pd = no_os_field_get(ADIN1110_MI_SFT_PD_MASK, reg_val);
		if (sw_pd) {
			while (reg_val & ADIN1110_MI_SFT_PD_MASK) {
				reg_val &= ~ADIN1110_MI_SFT_PD_MASK;
				ret = adin1110_mdio_write_c45(desc, ADIN1110_MDIO_PHY_ID(i),
							      0, ADIN1110_MI_CONTROL_REG, reg_val);
				if (ret)
					return ret;
				ret = adin1110_mdio_read_c45(desc, ADIN1110_MDIO_PHY_ID(i),
							     0, ADIN1110_MI_CONTROL_REG, &reg_val);
				if (ret)
					return ret;
			}
		}
	}

	return 0;
}

/**
 * @brief Enable CRC, interrupts and a MAC filter for the MAC device.
 * @param desc - the device descriptor
 * @return 0 in case of success, negative error code otherwise
 */
static int adin1110_setup_mac(struct adin1110_desc *desc)
{
	int ret;
	uint32_t reg_val;

	ret = adin1110_reg_update(desc, ADIN1110_CONFIG2_REG, ADIN1110_CRC_APPEND,
				  ADIN1110_CRC_APPEND);
	if (ret)
		return ret;

	reg_val = ADIN1110_TX_RDY_IRQ | ADIN1110_RX_RDY_IRQ | ADIN1110_SPI_ERR_IRQ;
	if (desc->chip_type == ADIN2111)
		reg_val |= ADIN2111_RX_RDY_IRQ;

	ret = adin1110_reg_write(desc, ADIN1110_IMASK1_REG, ~reg_val);
	if (ret)
		return ret;

	return adin1110_set_mac_addr(desc, desc->mac_address);
}

/**
 * @brief Initialize the device
 * @param desc - the device descriptor to be initialized
 * @param param - the device's parameter
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_init(struct adin1110_desc **desc,
		  struct adin1110_init_param *param)
{
	struct adin1110_desc *descriptor;
	int ret;

	if (!param->mac_address)
		return -EINVAL;

	descriptor = calloc(1, sizeof(*descriptor));
	if (!descriptor)
		return -ENOMEM;

	ret = no_os_gpio_get_optional(&descriptor->reset_gpio, &param->reset_param);
	if (ret)
		goto free_desc;

	if (descriptor->reset_gpio) {
		ret = no_os_gpio_direction_output(descriptor->reset_gpio, NO_OS_GPIO_LOW);
		if (ret)
			goto free_rst_gpio;

		/*
		 * Minimum required time for the reset GPIO to be in the low state
		 * in order to reset the ADIN1110.
		 */
		no_os_mdelay(10);

		ret = no_os_gpio_set_value(descriptor->reset_gpio, NO_OS_GPIO_HIGH);
		if (ret)
			goto free_rst_gpio;

		/* Wait for the MAC and PHY digital interface to intialize after reset */
		no_os_mdelay(90);
	}

	ret = no_os_spi_init(&descriptor->comm_desc, &param->comm_param);
	if (ret)
		goto free_rst_gpio;

	no_os_crc8_populate_msb(_crc_table, ADIN1110_CRC_POLYNOMIAL);
	strncpy((char *)descriptor->mac_address, (char *)param->mac_address,
		ADIN1110_MAC_LEN);

	memcpy(descriptor->mac_address, param->mac_address, ADIN1110_ETH_ALEN);
	descriptor->chip_type = param->chip_type;
	descriptor->append_crc = param->append_crc;

	if (!descriptor->reset_gpio) {
		ret = adin1110_sw_reset(descriptor);
		if (ret)
			goto free_spi;

		/* Wait for the MAC and PHY digital interface to intialize */
		no_os_mdelay(90);
	}

	ret = adin1110_setup_mac(descriptor);
	if (ret)
		goto free_spi;

	ret = adin1110_setup_phy(descriptor);
	if (ret)
		goto free_spi;

	ret = adin1110_check_reset(descriptor);
	if (ret)
		goto free_spi;

	*desc = descriptor;

	return 0;

free_spi:
	no_os_spi_remove(descriptor->comm_desc);
free_rst_gpio:
	no_os_gpio_remove(descriptor->reset_gpio);
free_desc:
	free(descriptor);

	return ret;
}

/**
 * @brief Free a device descriptor
 * @param desc - the device descriptor to be removed.
 * @return 0 in case of success, negative error code otherwise
 */
int adin1110_remove(struct adin1110_desc *desc)
{
	int ret;

	if (!desc)
		return -EINVAL;

	ret = no_os_spi_remove(desc->comm_desc);
	if (ret)
		return ret;

	if (desc->reset_gpio) {
		ret = no_os_gpio_remove(desc->reset_gpio);
		if (ret)
			return ret;
	}

	free(desc);

	return 0;
}
