

================================================================
== Vivado HLS Report for 'padding2d_fix16_4'
================================================================
* Date:           Sun Oct 27 20:25:36 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.160|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |   65|  4832657484|   65|  4832657484|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------------+------------+-----------+-----------+-----------+----------+
        |             |      Latency     |  Iteration |  Initiation Interval  |    Trip   |          |
        |  Loop Name  | min |     max    |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +-------------+-----+------------+------------+-----------+-----------+-----------+----------+
        |- Loop 1     |   30|          30|           1|          -|          -|         30|    no    |
        |- Loop 2     |    0|  4832657418| 9 ~ 147481 |          -|          -| 0 ~ 32768 |    no    |
        | + Loop 2.1  |    0|       73735|           9|          -|          -|  0 ~ 8192 |    no    |
        | + Loop 2.2  |    1|           1|           1|          -|          -|          1|    no    |
        | + Loop 2.3  |    0|       73735|           9|          -|          -|  0 ~ 8192 |    no    |
        | + Loop 2.4  |    1|           1|           1|          -|          -|          1|    no    |
        |- Loop 3     |   32|          32|          32|          -|          -|          1|    no    |
        | + Loop 3.1  |   30|          30|           1|          -|          -|         30|    no    |
        +-------------+-----+------------+------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
	3  / (exitcond1)
3 --> 
	4  / (tmp_16)
	14  / (!tmp_16)
4 --> 
	5  / true
5 --> 
	6  / (tmp_19)
	12  / (!tmp_19)
6 --> 
	7  / (tmp_44_0_1)
	12  / (!tmp_44_0_1)
7 --> 
	8  / (tmp_44_0_2)
	12  / (!tmp_44_0_2)
8 --> 
	9  / (tmp_44_0_3)
	12  / (!tmp_44_0_3)
9 --> 
	10  / (tmp_44_0_4)
	12  / (!tmp_44_0_4)
10 --> 
	11  / (tmp_44_0_5)
	12  / (!tmp_44_0_5)
11 --> 
	12  / true
12 --> 
	13  / (tmp_19 & tmp_44_0_1 & tmp_44_0_2 & tmp_44_0_3 & tmp_44_0_4 & tmp_44_0_5 & tmp_44_0_6 & tmp_44_0_7)
	14  / (!tmp_44_0_7) | (!tmp_44_0_6) | (!tmp_44_0_5) | (!tmp_44_0_4) | (!tmp_44_0_3) | (!tmp_44_0_2) | (!tmp_44_0_1) | (!tmp_19)
13 --> 
	5  / true
14 --> 
	14  / (tmp_16 & !exitcond3)
	15  / (tmp_16 & exitcond3 & tmp_29_1)
	26  / (exitcond3 & !tmp_29_1) | (!tmp_16)
15 --> 
	16  / true
16 --> 
	17  / (tmp_44_1)
	23  / (!tmp_44_1)
17 --> 
	18  / (tmp_44_1_1)
	23  / (!tmp_44_1_1)
18 --> 
	19  / (tmp_44_1_2)
	23  / (!tmp_44_1_2)
19 --> 
	20  / (tmp_44_1_3)
	23  / (!tmp_44_1_3)
20 --> 
	21  / (tmp_44_1_4)
	23  / (!tmp_44_1_4)
21 --> 
	22  / (tmp_44_1_5)
	23  / (!tmp_44_1_5)
22 --> 
	23  / true
23 --> 
	24  / (tmp_44_1 & tmp_44_1_1 & tmp_44_1_2 & tmp_44_1_3 & tmp_44_1_4 & tmp_44_1_5 & tmp_44_1_6 & tmp_44_1_7)
	25  / (!tmp_44_1_7) | (!tmp_44_1_6) | (!tmp_44_1_5) | (!tmp_44_1_4) | (!tmp_44_1_3) | (!tmp_44_1_2) | (!tmp_44_1_1) | (!tmp_44_1)
24 --> 
	16  / true
25 --> 
	25  / (!exitcond5)
	3  / (exitcond5)
26 --> 
	27  / (!exitcond4)
27 --> 
	27  / (!exitcond)
	26  / (exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)" [layers_c/padding2d.cpp:6]   --->   Operation 28 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i16 %output_width_read to i21" [layers_c/padding2d.cpp:40]   --->   Operation 29 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader5.0" [layers_c/padding2d.cpp:42]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%width = phi i5 [ %width_1, %0 ], [ 0, %.preheader6.preheader.critedge ]" [layers_c/padding2d.cpp:43]   --->   Operation 32 'phi' 'width' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 33 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %width, -2" [layers_c/padding2d.cpp:42]   --->   Operation 34 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.78ns)   --->   "%width_1 = add i5 %width, 1" [layers_c/padding2d.cpp:43]   --->   Operation 35 'add' 'width_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.0.preheader, label %0" [layers_c/padding2d.cpp:42]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %width to i64" [layers_c/padding2d.cpp:45]   --->   Operation 37 'zext' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_s" [layers_c/padding2d.cpp:45]   --->   Operation 38 'getelementptr' 'output_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [layers_c/padding2d.cpp:45]   --->   Operation 39 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader5.0" [layers_c/padding2d.cpp:43]   --->   Operation 40 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader4.0"   --->   Operation 41 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%height1 = phi i5 [ %height_3_1, %3 ], [ 1, %.preheader4.0.preheader ]" [layers_c/padding2d.cpp:51]   --->   Operation 42 'phi' 'height1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32768, i64 0)"   --->   Operation 43 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.36ns)   --->   "%tmp_16 = icmp ult i5 %height1, -3" [layers_c/padding2d.cpp:50]   --->   Operation 44 'icmp' 'tmp_16' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %.preheader3.preheader.0, label %.loopexit.preheader" [layers_c/padding2d.cpp:50]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_421_cast_cast = zext i5 %height1 to i21" [layers_c/padding2d.cpp:54]   --->   Operation 46 'zext' 'tmp_421_cast_cast' <Predicate = (tmp_16)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_17 = mul i21 %tmp_421_cast_cast, %tmp_1_cast" [layers_c/padding2d.cpp:54]   --->   Operation 47 'mul' 'tmp_17' <Predicate = (tmp_16)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.51>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind" [layers_c/padding2d.cpp:51]   --->   Operation 48 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_18 = zext i21 %tmp_17 to i64" [layers_c/padding2d.cpp:54]   --->   Operation 49 'zext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_18" [layers_c/padding2d.cpp:54]   --->   Operation 50 'getelementptr' 'output_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_1, align 2" [layers_c/padding2d.cpp:54]   --->   Operation 51 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_4 : Operation 52 [1/1] (1.78ns)   --->   "%tmp1 = add i5 %height1, -1" [layers_c/padding2d.cpp:51]   --->   Operation 52 'add' 'tmp1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp1, i5 0)" [layers_c/padding2d.cpp:51]   --->   Operation 53 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %p_shl2 to i11" [layers_c/padding2d.cpp:51]   --->   Operation 54 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl3 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp1, i2 0)" [layers_c/padding2d.cpp:51]   --->   Operation 55 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i7 %p_shl3 to i11" [layers_c/padding2d.cpp:51]   --->   Operation 56 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.73ns)   --->   "%tmp5 = sub i11 %p_shl2_cast, %p_shl3_cast" [layers_c/padding2d.cpp:51]   --->   Operation 57 'sub' 'tmp5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.76ns)   --->   "br label %.preheader3.0.0" [layers_c/padding2d.cpp:57]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 6.71>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%width3 = phi i6 [ %width_3_0_7, %2 ], [ 1, %.preheader3.preheader.0 ]" [layers_c/padding2d.cpp:58]   --->   Operation 59 'phi' 'width3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 8192, i64 0)"   --->   Operation 60 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i6 %width3 to i21" [layers_c/padding2d.cpp:57]   --->   Operation 61 'zext' 'tmp_43_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.42ns)   --->   "%tmp_19 = icmp ult i6 %width3, 29" [layers_c/padding2d.cpp:57]   --->   Operation 62 'icmp' 'tmp_19' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %.preheader3.0.1, label %.preheader2.preheader.0" [layers_c/padding2d.cpp:57]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.82ns)   --->   "%tmp3 = add i6 -1, %width3" [layers_c/padding2d.cpp:60]   --->   Operation 64 'add' 'tmp3' <Predicate = (tmp_19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i6 %tmp3 to i11" [layers_c/padding2d.cpp:60]   --->   Operation 65 'zext' 'tmp3_cast' <Predicate = (tmp_19)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.63ns)   --->   "%tmp_20 = add i11 %tmp5, %tmp3_cast" [layers_c/padding2d.cpp:60]   --->   Operation 66 'add' 'tmp_20' <Predicate = (tmp_19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_49_cast = sext i11 %tmp_20 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 67 'sext' 'tmp_49_cast' <Predicate = (tmp_19)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_21 = zext i32 %tmp_49_cast to i64" [layers_c/padding2d.cpp:60]   --->   Operation 68 'zext' 'tmp_21' <Predicate = (tmp_19)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_21" [layers_c/padding2d.cpp:60]   --->   Operation 69 'getelementptr' 'input_0_addr' <Predicate = (tmp_19)> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 70 'load' 'input_0_load' <Predicate = (tmp_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 71 [1/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 71 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_6 : Operation 72 [1/1] (2.22ns)   --->   "%tmp_22 = add i21 %tmp_43_cast, %tmp_17" [layers_c/padding2d.cpp:60]   --->   Operation 72 'add' 'tmp_22' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_23 = zext i21 %tmp_22 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 73 'zext' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_23" [layers_c/padding2d.cpp:60]   --->   Operation 74 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (3.25ns)   --->   "store i16 %input_0_load, i16* %output_addr_2, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 75 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i6 %width3 to i5" [layers_c/padding2d.cpp:58]   --->   Operation 76 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.82ns)   --->   "%width_3 = add i6 1, %width3" [layers_c/padding2d.cpp:58]   --->   Operation 77 'add' 'width_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (1.78ns)   --->   "%width_3_cast = add i5 1, %tmp_1" [layers_c/padding2d.cpp:58]   --->   Operation 78 'add' 'width_3_cast' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_43_0_1_cast = zext i6 %width_3 to i21" [layers_c/padding2d.cpp:57]   --->   Operation 79 'zext' 'tmp_43_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.36ns)   --->   "%tmp_44_0_1 = icmp ult i5 %width_3_cast, -3" [layers_c/padding2d.cpp:57]   --->   Operation 80 'icmp' 'tmp_44_0_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_44_0_1, label %.preheader3.0.2, label %.preheader2.preheader.0" [layers_c/padding2d.cpp:57]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i5 %tmp_1 to i11" [layers_c/padding2d.cpp:60]   --->   Operation 82 'zext' 'tmp4_cast' <Predicate = (tmp_44_0_1)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.63ns)   --->   "%tmp_49_0_1 = add i11 %tmp5, %tmp4_cast" [layers_c/padding2d.cpp:60]   --->   Operation 83 'add' 'tmp_49_0_1' <Predicate = (tmp_44_0_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_49_0_1_cast = sext i11 %tmp_49_0_1 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 84 'sext' 'tmp_49_0_1_cast' <Predicate = (tmp_44_0_1)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_50_0_1 = zext i32 %tmp_49_0_1_cast to i64" [layers_c/padding2d.cpp:60]   --->   Operation 85 'zext' 'tmp_50_0_1' <Predicate = (tmp_44_0_1)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_0_1" [layers_c/padding2d.cpp:60]   --->   Operation 86 'getelementptr' 'input_0_addr_1' <Predicate = (tmp_44_0_1)> <Delay = 0.00>
ST_6 : Operation 87 [2/2] (3.25ns)   --->   "%input_0_load_1 = load i16* %input_0_addr_1, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 87 'load' 'input_0_load_1' <Predicate = (tmp_44_0_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>

State 7 <SV = 6> <Delay = 6.50>
ST_7 : Operation 88 [1/2] (3.25ns)   --->   "%input_0_load_1 = load i16* %input_0_addr_1, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 88 'load' 'input_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_7 : Operation 89 [1/1] (2.22ns)   --->   "%tmp_51_0_1 = add i21 %tmp_43_0_1_cast, %tmp_17" [layers_c/padding2d.cpp:60]   --->   Operation 89 'add' 'tmp_51_0_1' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_52_0_1 = zext i21 %tmp_51_0_1 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 90 'zext' 'tmp_52_0_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_0_1" [layers_c/padding2d.cpp:60]   --->   Operation 91 'getelementptr' 'output_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (3.25ns)   --->   "store i16 %input_0_load_1, i16* %output_addr_3, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_7 : Operation 93 [1/1] (1.82ns)   --->   "%width_3_0_1 = add i6 %width3, 2" [layers_c/padding2d.cpp:58]   --->   Operation 93 'add' 'width_3_0_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (1.78ns)   --->   "%width_3_0_1_cast = add i5 %tmp_1, 2" [layers_c/padding2d.cpp:58]   --->   Operation 94 'add' 'width_3_0_1_cast' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_43_0_2_cast = zext i6 %width_3_0_1 to i21" [layers_c/padding2d.cpp:57]   --->   Operation 95 'zext' 'tmp_43_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.36ns)   --->   "%tmp_44_0_2 = icmp ult i5 %width_3_0_1_cast, -3" [layers_c/padding2d.cpp:57]   --->   Operation 96 'icmp' 'tmp_44_0_2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %tmp_44_0_2, label %.preheader3.0.3, label %.preheader2.preheader.0" [layers_c/padding2d.cpp:57]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp6_cast = zext i5 %width_3_cast to i11" [layers_c/padding2d.cpp:60]   --->   Operation 98 'zext' 'tmp6_cast' <Predicate = (tmp_44_0_2)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.63ns)   --->   "%tmp_49_0_2 = add i11 %tmp5, %tmp6_cast" [layers_c/padding2d.cpp:60]   --->   Operation 99 'add' 'tmp_49_0_2' <Predicate = (tmp_44_0_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_49_0_2_cast = sext i11 %tmp_49_0_2 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 100 'sext' 'tmp_49_0_2_cast' <Predicate = (tmp_44_0_2)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_50_0_2 = zext i32 %tmp_49_0_2_cast to i64" [layers_c/padding2d.cpp:60]   --->   Operation 101 'zext' 'tmp_50_0_2' <Predicate = (tmp_44_0_2)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_0_2" [layers_c/padding2d.cpp:60]   --->   Operation 102 'getelementptr' 'input_0_addr_2' <Predicate = (tmp_44_0_2)> <Delay = 0.00>
ST_7 : Operation 103 [2/2] (3.25ns)   --->   "%input_0_load_2 = load i16* %input_0_addr_2, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 103 'load' 'input_0_load_2' <Predicate = (tmp_44_0_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_7 : Operation 104 [1/1] (1.78ns)   --->   "%width_3_0_2_cast = add i5 %tmp_1, 3" [layers_c/padding2d.cpp:58]   --->   Operation 104 'add' 'width_3_0_2_cast' <Predicate = (tmp_44_0_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (1.36ns)   --->   "%tmp_44_0_3 = icmp ult i5 %width_3_0_2_cast, -3" [layers_c/padding2d.cpp:57]   --->   Operation 105 'icmp' 'tmp_44_0_3' <Predicate = (tmp_44_0_2)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 106 [1/2] (3.25ns)   --->   "%input_0_load_2 = load i16* %input_0_addr_2, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 106 'load' 'input_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_8 : Operation 107 [1/1] (2.22ns)   --->   "%tmp_51_0_2 = add i21 %tmp_43_0_2_cast, %tmp_17" [layers_c/padding2d.cpp:60]   --->   Operation 107 'add' 'tmp_51_0_2' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_52_0_2 = zext i21 %tmp_51_0_2 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 108 'zext' 'tmp_52_0_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_0_2" [layers_c/padding2d.cpp:60]   --->   Operation 109 'getelementptr' 'output_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (3.25ns)   --->   "store i16 %input_0_load_2, i16* %output_addr_4, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 110 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_8 : Operation 111 [1/1] (1.82ns)   --->   "%width_3_0_2 = add i6 %width3, 3" [layers_c/padding2d.cpp:58]   --->   Operation 111 'add' 'width_3_0_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_43_0_3_cast = zext i6 %width_3_0_2 to i21" [layers_c/padding2d.cpp:57]   --->   Operation 112 'zext' 'tmp_43_0_3_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %tmp_44_0_3, label %.preheader3.0.4, label %.preheader2.preheader.0" [layers_c/padding2d.cpp:57]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i5 %width_3_0_1_cast to i11" [layers_c/padding2d.cpp:60]   --->   Operation 114 'zext' 'tmp7_cast' <Predicate = (tmp_44_0_3)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.63ns)   --->   "%tmp_49_0_3 = add i11 %tmp7_cast, %tmp5" [layers_c/padding2d.cpp:60]   --->   Operation 115 'add' 'tmp_49_0_3' <Predicate = (tmp_44_0_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_49_0_3_cast = sext i11 %tmp_49_0_3 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 116 'sext' 'tmp_49_0_3_cast' <Predicate = (tmp_44_0_3)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_50_0_3 = zext i32 %tmp_49_0_3_cast to i64" [layers_c/padding2d.cpp:60]   --->   Operation 117 'zext' 'tmp_50_0_3' <Predicate = (tmp_44_0_3)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%input_0_addr_3 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_0_3" [layers_c/padding2d.cpp:60]   --->   Operation 118 'getelementptr' 'input_0_addr_3' <Predicate = (tmp_44_0_3)> <Delay = 0.00>
ST_8 : Operation 119 [2/2] (3.25ns)   --->   "%input_0_load_3 = load i16* %input_0_addr_3, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 119 'load' 'input_0_load_3' <Predicate = (tmp_44_0_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>

State 9 <SV = 8> <Delay = 6.50>
ST_9 : Operation 120 [1/2] (3.25ns)   --->   "%input_0_load_3 = load i16* %input_0_addr_3, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 120 'load' 'input_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_9 : Operation 121 [1/1] (2.22ns)   --->   "%tmp_51_0_3 = add i21 %tmp_17, %tmp_43_0_3_cast" [layers_c/padding2d.cpp:60]   --->   Operation 121 'add' 'tmp_51_0_3' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_52_0_3 = zext i21 %tmp_51_0_3 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 122 'zext' 'tmp_52_0_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%output_addr_5 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_0_3" [layers_c/padding2d.cpp:60]   --->   Operation 123 'getelementptr' 'output_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (3.25ns)   --->   "store i16 %input_0_load_3, i16* %output_addr_5, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 124 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_9 : Operation 125 [1/1] (1.82ns)   --->   "%width_3_0_3 = add i6 %width3, 4" [layers_c/padding2d.cpp:58]   --->   Operation 125 'add' 'width_3_0_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_43_0_4_cast = zext i6 %width_3_0_3 to i21" [layers_c/padding2d.cpp:57]   --->   Operation 126 'zext' 'tmp_43_0_4_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (1.42ns)   --->   "%tmp_44_0_4 = icmp ult i6 %width_3_0_3, 29" [layers_c/padding2d.cpp:57]   --->   Operation 127 'icmp' 'tmp_44_0_4' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %tmp_44_0_4, label %.preheader3.0.5, label %.preheader2.preheader.0" [layers_c/padding2d.cpp:57]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%tmp8_cast = zext i6 %width_3_0_2 to i11" [layers_c/padding2d.cpp:60]   --->   Operation 129 'zext' 'tmp8_cast' <Predicate = (tmp_44_0_4)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (1.63ns)   --->   "%tmp_49_0_4 = add i11 %tmp8_cast, %tmp5" [layers_c/padding2d.cpp:60]   --->   Operation 130 'add' 'tmp_49_0_4' <Predicate = (tmp_44_0_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_49_0_4_cast = sext i11 %tmp_49_0_4 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 131 'sext' 'tmp_49_0_4_cast' <Predicate = (tmp_44_0_4)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_50_0_4 = zext i32 %tmp_49_0_4_cast to i64" [layers_c/padding2d.cpp:60]   --->   Operation 132 'zext' 'tmp_50_0_4' <Predicate = (tmp_44_0_4)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%input_0_addr_4 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_0_4" [layers_c/padding2d.cpp:60]   --->   Operation 133 'getelementptr' 'input_0_addr_4' <Predicate = (tmp_44_0_4)> <Delay = 0.00>
ST_9 : Operation 134 [2/2] (3.25ns)   --->   "%input_0_load_4 = load i16* %input_0_addr_4, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 134 'load' 'input_0_load_4' <Predicate = (tmp_44_0_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 135 [1/2] (3.25ns)   --->   "%input_0_load_4 = load i16* %input_0_addr_4, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 135 'load' 'input_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_10 : Operation 136 [1/1] (2.22ns)   --->   "%tmp_51_0_4 = add i21 %tmp_17, %tmp_43_0_4_cast" [layers_c/padding2d.cpp:60]   --->   Operation 136 'add' 'tmp_51_0_4' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_52_0_4 = zext i21 %tmp_51_0_4 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 137 'zext' 'tmp_52_0_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%output_addr_6 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_0_4" [layers_c/padding2d.cpp:60]   --->   Operation 138 'getelementptr' 'output_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (3.25ns)   --->   "store i16 %input_0_load_4, i16* %output_addr_6, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 139 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_10 : Operation 140 [1/1] (1.82ns)   --->   "%width_3_0_4 = add i6 %width3, 5" [layers_c/padding2d.cpp:58]   --->   Operation 140 'add' 'width_3_0_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_43_0_5_cast = zext i6 %width_3_0_4 to i21" [layers_c/padding2d.cpp:57]   --->   Operation 141 'zext' 'tmp_43_0_5_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (1.42ns)   --->   "%tmp_44_0_5 = icmp ult i6 %width_3_0_4, 29" [layers_c/padding2d.cpp:57]   --->   Operation 142 'icmp' 'tmp_44_0_5' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %tmp_44_0_5, label %.preheader3.0.6, label %.preheader2.preheader.0" [layers_c/padding2d.cpp:57]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%tmp9_cast = zext i6 %width_3_0_3 to i11" [layers_c/padding2d.cpp:60]   --->   Operation 144 'zext' 'tmp9_cast' <Predicate = (tmp_44_0_5)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (1.63ns)   --->   "%tmp_49_0_5 = add i11 %tmp9_cast, %tmp5" [layers_c/padding2d.cpp:60]   --->   Operation 145 'add' 'tmp_49_0_5' <Predicate = (tmp_44_0_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_49_0_5_cast = sext i11 %tmp_49_0_5 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 146 'sext' 'tmp_49_0_5_cast' <Predicate = (tmp_44_0_5)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_50_0_5 = zext i32 %tmp_49_0_5_cast to i64" [layers_c/padding2d.cpp:60]   --->   Operation 147 'zext' 'tmp_50_0_5' <Predicate = (tmp_44_0_5)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%input_0_addr_5 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_0_5" [layers_c/padding2d.cpp:60]   --->   Operation 148 'getelementptr' 'input_0_addr_5' <Predicate = (tmp_44_0_5)> <Delay = 0.00>
ST_10 : Operation 149 [2/2] (3.25ns)   --->   "%input_0_load_5 = load i16* %input_0_addr_5, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 149 'load' 'input_0_load_5' <Predicate = (tmp_44_0_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>

State 11 <SV = 10> <Delay = 6.50>
ST_11 : Operation 150 [1/2] (3.25ns)   --->   "%input_0_load_5 = load i16* %input_0_addr_5, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 150 'load' 'input_0_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_11 : Operation 151 [1/1] (2.22ns)   --->   "%tmp_51_0_5 = add i21 %tmp_17, %tmp_43_0_5_cast" [layers_c/padding2d.cpp:60]   --->   Operation 151 'add' 'tmp_51_0_5' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_52_0_5 = zext i21 %tmp_51_0_5 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 152 'zext' 'tmp_52_0_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%output_addr_7 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_0_5" [layers_c/padding2d.cpp:60]   --->   Operation 153 'getelementptr' 'output_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (3.25ns)   --->   "store i16 %input_0_load_5, i16* %output_addr_7, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 154 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_11 : Operation 155 [1/1] (1.82ns)   --->   "%width_3_0_5 = add i6 %width3, 6" [layers_c/padding2d.cpp:58]   --->   Operation 155 'add' 'width_3_0_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_43_0_6_cast = zext i6 %width_3_0_5 to i21" [layers_c/padding2d.cpp:57]   --->   Operation 156 'zext' 'tmp_43_0_6_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (1.42ns)   --->   "%tmp_44_0_6 = icmp ult i6 %width_3_0_5, 29" [layers_c/padding2d.cpp:57]   --->   Operation 157 'icmp' 'tmp_44_0_6' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %tmp_44_0_6, label %.preheader3.0.7, label %.preheader2.preheader.0" [layers_c/padding2d.cpp:57]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%tmp10_cast = zext i6 %width_3_0_4 to i11" [layers_c/padding2d.cpp:60]   --->   Operation 159 'zext' 'tmp10_cast' <Predicate = (tmp_44_0_6)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (1.63ns)   --->   "%tmp_49_0_6 = add i11 %tmp10_cast, %tmp5" [layers_c/padding2d.cpp:60]   --->   Operation 160 'add' 'tmp_49_0_6' <Predicate = (tmp_44_0_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_49_0_6_cast = sext i11 %tmp_49_0_6 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 161 'sext' 'tmp_49_0_6_cast' <Predicate = (tmp_44_0_6)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_50_0_6 = zext i32 %tmp_49_0_6_cast to i64" [layers_c/padding2d.cpp:60]   --->   Operation 162 'zext' 'tmp_50_0_6' <Predicate = (tmp_44_0_6)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%input_0_addr_6 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_0_6" [layers_c/padding2d.cpp:60]   --->   Operation 163 'getelementptr' 'input_0_addr_6' <Predicate = (tmp_44_0_6)> <Delay = 0.00>
ST_11 : Operation 164 [2/2] (3.25ns)   --->   "%input_0_load_6 = load i16* %input_0_addr_6, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 164 'load' 'input_0_load_6' <Predicate = (tmp_44_0_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>

State 12 <SV = 11> <Delay = 6.50>
ST_12 : Operation 165 [1/2] (3.25ns)   --->   "%input_0_load_6 = load i16* %input_0_addr_6, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 165 'load' 'input_0_load_6' <Predicate = (tmp_19 & tmp_44_0_1 & tmp_44_0_2 & tmp_44_0_3 & tmp_44_0_4 & tmp_44_0_5 & tmp_44_0_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_12 : Operation 166 [1/1] (2.22ns)   --->   "%tmp_51_0_6 = add i21 %tmp_17, %tmp_43_0_6_cast" [layers_c/padding2d.cpp:60]   --->   Operation 166 'add' 'tmp_51_0_6' <Predicate = (tmp_19 & tmp_44_0_1 & tmp_44_0_2 & tmp_44_0_3 & tmp_44_0_4 & tmp_44_0_5 & tmp_44_0_6)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_52_0_6 = zext i21 %tmp_51_0_6 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 167 'zext' 'tmp_52_0_6' <Predicate = (tmp_19 & tmp_44_0_1 & tmp_44_0_2 & tmp_44_0_3 & tmp_44_0_4 & tmp_44_0_5 & tmp_44_0_6)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%output_addr_8 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_0_6" [layers_c/padding2d.cpp:60]   --->   Operation 168 'getelementptr' 'output_addr_8' <Predicate = (tmp_19 & tmp_44_0_1 & tmp_44_0_2 & tmp_44_0_3 & tmp_44_0_4 & tmp_44_0_5 & tmp_44_0_6)> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (3.25ns)   --->   "store i16 %input_0_load_6, i16* %output_addr_8, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 169 'store' <Predicate = (tmp_19 & tmp_44_0_1 & tmp_44_0_2 & tmp_44_0_3 & tmp_44_0_4 & tmp_44_0_5 & tmp_44_0_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_12 : Operation 170 [1/1] (1.82ns)   --->   "%width_3_0_6 = add i6 %width3, 7" [layers_c/padding2d.cpp:58]   --->   Operation 170 'add' 'width_3_0_6' <Predicate = (tmp_19 & tmp_44_0_1 & tmp_44_0_2 & tmp_44_0_3 & tmp_44_0_4 & tmp_44_0_5 & tmp_44_0_6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_43_0_7_cast = zext i6 %width_3_0_6 to i21" [layers_c/padding2d.cpp:57]   --->   Operation 171 'zext' 'tmp_43_0_7_cast' <Predicate = (tmp_19 & tmp_44_0_1 & tmp_44_0_2 & tmp_44_0_3 & tmp_44_0_4 & tmp_44_0_5 & tmp_44_0_6)> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (1.42ns)   --->   "%tmp_44_0_7 = icmp ult i6 %width_3_0_6, 29" [layers_c/padding2d.cpp:57]   --->   Operation 172 'icmp' 'tmp_44_0_7' <Predicate = (tmp_19 & tmp_44_0_1 & tmp_44_0_2 & tmp_44_0_3 & tmp_44_0_4 & tmp_44_0_5 & tmp_44_0_6)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %tmp_44_0_7, label %2, label %.preheader2.preheader.0" [layers_c/padding2d.cpp:57]   --->   Operation 173 'br' <Predicate = (tmp_19 & tmp_44_0_1 & tmp_44_0_2 & tmp_44_0_3 & tmp_44_0_4 & tmp_44_0_5 & tmp_44_0_6)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%tmp11_cast = zext i6 %width_3_0_5 to i11" [layers_c/padding2d.cpp:60]   --->   Operation 174 'zext' 'tmp11_cast' <Predicate = (tmp_19 & tmp_44_0_1 & tmp_44_0_2 & tmp_44_0_3 & tmp_44_0_4 & tmp_44_0_5 & tmp_44_0_6 & tmp_44_0_7)> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (1.63ns)   --->   "%tmp_49_0_7 = add i11 %tmp11_cast, %tmp5" [layers_c/padding2d.cpp:60]   --->   Operation 175 'add' 'tmp_49_0_7' <Predicate = (tmp_19 & tmp_44_0_1 & tmp_44_0_2 & tmp_44_0_3 & tmp_44_0_4 & tmp_44_0_5 & tmp_44_0_6 & tmp_44_0_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_49_0_7_cast = sext i11 %tmp_49_0_7 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 176 'sext' 'tmp_49_0_7_cast' <Predicate = (tmp_19 & tmp_44_0_1 & tmp_44_0_2 & tmp_44_0_3 & tmp_44_0_4 & tmp_44_0_5 & tmp_44_0_6 & tmp_44_0_7)> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_50_0_7 = zext i32 %tmp_49_0_7_cast to i64" [layers_c/padding2d.cpp:60]   --->   Operation 177 'zext' 'tmp_50_0_7' <Predicate = (tmp_19 & tmp_44_0_1 & tmp_44_0_2 & tmp_44_0_3 & tmp_44_0_4 & tmp_44_0_5 & tmp_44_0_6 & tmp_44_0_7)> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%input_0_addr_7 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_0_7" [layers_c/padding2d.cpp:60]   --->   Operation 178 'getelementptr' 'input_0_addr_7' <Predicate = (tmp_19 & tmp_44_0_1 & tmp_44_0_2 & tmp_44_0_3 & tmp_44_0_4 & tmp_44_0_5 & tmp_44_0_6 & tmp_44_0_7)> <Delay = 0.00>
ST_12 : Operation 179 [2/2] (3.25ns)   --->   "%input_0_load_7 = load i16* %input_0_addr_7, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 179 'load' 'input_0_load_7' <Predicate = (tmp_19 & tmp_44_0_1 & tmp_44_0_2 & tmp_44_0_3 & tmp_44_0_4 & tmp_44_0_5 & tmp_44_0_6 & tmp_44_0_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_12 : Operation 180 [1/1] (1.82ns)   --->   "%width_3_0_7 = add i6 %width3, 8" [layers_c/padding2d.cpp:58]   --->   Operation 180 'add' 'width_3_0_7' <Predicate = (tmp_19 & tmp_44_0_1 & tmp_44_0_2 & tmp_44_0_3 & tmp_44_0_4 & tmp_44_0_5 & tmp_44_0_6 & tmp_44_0_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (1.76ns)   --->   "br label %.preheader2.0" [layers_c/padding2d.cpp:66]   --->   Operation 181 'br' <Predicate = (!tmp_44_0_7) | (!tmp_44_0_6) | (!tmp_44_0_5) | (!tmp_44_0_4) | (!tmp_44_0_3) | (!tmp_44_0_2) | (!tmp_44_0_1) | (!tmp_19)> <Delay = 1.76>

State 13 <SV = 12> <Delay = 6.50>
ST_13 : Operation 182 [1/2] (3.25ns)   --->   "%input_0_load_7 = load i16* %input_0_addr_7, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 182 'load' 'input_0_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_13 : Operation 183 [1/1] (2.22ns)   --->   "%tmp_51_0_7 = add i21 %tmp_17, %tmp_43_0_7_cast" [layers_c/padding2d.cpp:60]   --->   Operation 183 'add' 'tmp_51_0_7' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_52_0_7 = zext i21 %tmp_51_0_7 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 184 'zext' 'tmp_52_0_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%output_addr_9 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_0_7" [layers_c/padding2d.cpp:60]   --->   Operation 185 'getelementptr' 'output_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (3.25ns)   --->   "store i16 %input_0_load_7, i16* %output_addr_9, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 186 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "br label %.preheader3.0.0" [layers_c/padding2d.cpp:58]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 12> <Delay = 8.16>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%width4_0_in = phi i3 [ %phitmp, %1 ], [ -3, %.preheader2.preheader.0 ]" [layers_c/padding2d.cpp:67]   --->   Operation 188 'phi' 'width4_0_in' <Predicate = (tmp_16)> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%width4_0_in_cast = sext i3 %width4_0_in to i5" [layers_c/padding2d.cpp:66]   --->   Operation 189 'sext' 'width4_0_in_cast' <Predicate = (tmp_16)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i5 %width4_0_in_cast to i21" [layers_c/padding2d.cpp:66]   --->   Operation 190 'zext' 'tmp_24_cast' <Predicate = (tmp_16)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 191 'speclooptripcount' 'empty_14' <Predicate = (tmp_16)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %width4_0_in, -2" [layers_c/padding2d.cpp:66]   --->   Operation 192 'icmp' 'exitcond3' <Predicate = (tmp_16)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.1, label %1" [layers_c/padding2d.cpp:66]   --->   Operation 193 'br' <Predicate = (tmp_16)> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (2.22ns)   --->   "%tmp_24 = add i21 %tmp_17, %tmp_24_cast" [layers_c/padding2d.cpp:68]   --->   Operation 194 'add' 'tmp_24' <Predicate = (tmp_16 & !exitcond3)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_25 = zext i21 %tmp_24 to i64" [layers_c/padding2d.cpp:68]   --->   Operation 195 'zext' 'tmp_25' <Predicate = (tmp_16 & !exitcond3)> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%output_addr_10 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_25" [layers_c/padding2d.cpp:68]   --->   Operation 196 'getelementptr' 'output_addr_10' <Predicate = (tmp_16 & !exitcond3)> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_10, align 2" [layers_c/padding2d.cpp:68]   --->   Operation 197 'store' <Predicate = (tmp_16 & !exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_14 : Operation 198 [1/1] (1.65ns)   --->   "%phitmp = add i3 %width4_0_in, 1" [layers_c/padding2d.cpp:67]   --->   Operation 198 'add' 'phitmp' <Predicate = (tmp_16 & !exitcond3)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "br label %.preheader2.0" [layers_c/padding2d.cpp:67]   --->   Operation 199 'br' <Predicate = (tmp_16 & !exitcond3)> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp) nounwind" [layers_c/padding2d.cpp:71]   --->   Operation 200 'specregionend' 'empty_13' <Predicate = (tmp_16 & exitcond3)> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (1.78ns)   --->   "%height_3 = add i5 %height1, 1" [layers_c/padding2d.cpp:51]   --->   Operation 201 'add' 'height_3' <Predicate = (tmp_16 & exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 202 [1/1] (1.36ns)   --->   "%tmp_29_1 = icmp ult i5 %height_3, -3" [layers_c/padding2d.cpp:50]   --->   Operation 202 'icmp' 'tmp_29_1' <Predicate = (tmp_16 & exitcond3)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %tmp_29_1, label %.preheader3.preheader.1, label %.loopexit.preheader" [layers_c/padding2d.cpp:50]   --->   Operation 203 'br' <Predicate = (tmp_16 & exitcond3)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_422_cast_cast = zext i5 %height_3 to i21" [layers_c/padding2d.cpp:54]   --->   Operation 204 'zext' 'tmp_422_cast_cast' <Predicate = (tmp_16 & exitcond3 & tmp_29_1)> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_33_1 = mul i21 %tmp_422_cast_cast, %tmp_1_cast" [layers_c/padding2d.cpp:54]   --->   Operation 205 'mul' 'tmp_33_1' <Predicate = (tmp_16 & exitcond3 & tmp_29_1)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 206 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/padding2d.cpp:73]   --->   Operation 206 'br' <Predicate = (exitcond3 & !tmp_29_1) | (!tmp_16)> <Delay = 1.76>

State 15 <SV = 13> <Delay = 3.25>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind" [layers_c/padding2d.cpp:51]   --->   Operation 207 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_41_1 = zext i21 %tmp_33_1 to i64" [layers_c/padding2d.cpp:54]   --->   Operation 208 'zext' 'tmp_41_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%output_addr_11 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_41_1" [layers_c/padding2d.cpp:54]   --->   Operation 209 'getelementptr' 'output_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_11, align 2" [layers_c/padding2d.cpp:54]   --->   Operation 210 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%p_shl4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %height1, i5 0)" [layers_c/padding2d.cpp:51]   --->   Operation 211 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i10 %p_shl4 to i11" [layers_c/padding2d.cpp:51]   --->   Operation 212 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%p_shl5 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %height1, i2 0)" [layers_c/padding2d.cpp:51]   --->   Operation 213 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i7 %p_shl5 to i11" [layers_c/padding2d.cpp:51]   --->   Operation 214 'zext' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (1.73ns)   --->   "%tmp5_1 = sub i11 %p_shl4_cast, %p_shl5_cast" [layers_c/padding2d.cpp:51]   --->   Operation 215 'sub' 'tmp5_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 216 [1/1] (1.76ns)   --->   "br label %.preheader3.1.0" [layers_c/padding2d.cpp:57]   --->   Operation 216 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 14> <Delay = 6.71>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%width3_1 = phi i6 [ %width_3_1_7, %5 ], [ 1, %.preheader3.preheader.1 ]" [layers_c/padding2d.cpp:58]   --->   Operation 217 'phi' 'width3_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 8192, i64 0)"   --->   Operation 218 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_43_1_cast = zext i6 %width3_1 to i21" [layers_c/padding2d.cpp:57]   --->   Operation 219 'zext' 'tmp_43_1_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (1.42ns)   --->   "%tmp_44_1 = icmp ult i6 %width3_1, 29" [layers_c/padding2d.cpp:57]   --->   Operation 220 'icmp' 'tmp_44_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "br i1 %tmp_44_1, label %.preheader3.1.1, label %.preheader2.preheader.1" [layers_c/padding2d.cpp:57]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (1.82ns)   --->   "%tmp2 = add i6 -1, %width3_1" [layers_c/padding2d.cpp:60]   --->   Operation 222 'add' 'tmp2' <Predicate = (tmp_44_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%tmp12_cast = zext i6 %tmp2 to i11" [layers_c/padding2d.cpp:60]   --->   Operation 223 'zext' 'tmp12_cast' <Predicate = (tmp_44_1)> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (1.63ns)   --->   "%tmp_49_1 = add i11 %tmp5_1, %tmp12_cast" [layers_c/padding2d.cpp:60]   --->   Operation 224 'add' 'tmp_49_1' <Predicate = (tmp_44_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_49_1_cast = sext i11 %tmp_49_1 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 225 'sext' 'tmp_49_1_cast' <Predicate = (tmp_44_1)> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_50_1 = zext i32 %tmp_49_1_cast to i64" [layers_c/padding2d.cpp:60]   --->   Operation 226 'zext' 'tmp_50_1' <Predicate = (tmp_44_1)> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%input_0_addr_8 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_1" [layers_c/padding2d.cpp:60]   --->   Operation 227 'getelementptr' 'input_0_addr_8' <Predicate = (tmp_44_1)> <Delay = 0.00>
ST_16 : Operation 228 [2/2] (3.25ns)   --->   "%input_0_load_8 = load i16* %input_0_addr_8, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 228 'load' 'input_0_load_8' <Predicate = (tmp_44_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>

State 17 <SV = 15> <Delay = 6.50>
ST_17 : Operation 229 [1/2] (3.25ns)   --->   "%input_0_load_8 = load i16* %input_0_addr_8, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 229 'load' 'input_0_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 230 [1/1] (2.22ns)   --->   "%tmp_51_1 = add i21 %tmp_43_1_cast, %tmp_33_1" [layers_c/padding2d.cpp:60]   --->   Operation 230 'add' 'tmp_51_1' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_52_1 = zext i21 %tmp_51_1 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 231 'zext' 'tmp_52_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%output_addr_12 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_1" [layers_c/padding2d.cpp:60]   --->   Operation 232 'getelementptr' 'output_addr_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (3.25ns)   --->   "store i16 %input_0_load_8, i16* %output_addr_12, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 233 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i6 %width3_1 to i5" [layers_c/padding2d.cpp:58]   --->   Operation 234 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (1.82ns)   --->   "%width_3_1 = add i6 1, %width3_1" [layers_c/padding2d.cpp:58]   --->   Operation 235 'add' 'width_3_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 236 [1/1] (1.78ns)   --->   "%width_3_1_cast = add i5 1, %tmp_2" [layers_c/padding2d.cpp:58]   --->   Operation 236 'add' 'width_3_1_cast' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_43_1_1_cast = zext i6 %width_3_1 to i21" [layers_c/padding2d.cpp:57]   --->   Operation 237 'zext' 'tmp_43_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (1.36ns)   --->   "%tmp_44_1_1 = icmp ult i5 %width_3_1_cast, -3" [layers_c/padding2d.cpp:57]   --->   Operation 238 'icmp' 'tmp_44_1_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %tmp_44_1_1, label %.preheader3.1.2, label %.preheader2.preheader.1" [layers_c/padding2d.cpp:57]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%tmp13_cast = zext i5 %tmp_2 to i11" [layers_c/padding2d.cpp:60]   --->   Operation 240 'zext' 'tmp13_cast' <Predicate = (tmp_44_1_1)> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (1.63ns)   --->   "%tmp_49_1_1 = add i11 %tmp5_1, %tmp13_cast" [layers_c/padding2d.cpp:60]   --->   Operation 241 'add' 'tmp_49_1_1' <Predicate = (tmp_44_1_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_49_1_1_cast = sext i11 %tmp_49_1_1 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 242 'sext' 'tmp_49_1_1_cast' <Predicate = (tmp_44_1_1)> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_50_1_1 = zext i32 %tmp_49_1_1_cast to i64" [layers_c/padding2d.cpp:60]   --->   Operation 243 'zext' 'tmp_50_1_1' <Predicate = (tmp_44_1_1)> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%input_0_addr_9 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_1_1" [layers_c/padding2d.cpp:60]   --->   Operation 244 'getelementptr' 'input_0_addr_9' <Predicate = (tmp_44_1_1)> <Delay = 0.00>
ST_17 : Operation 245 [2/2] (3.25ns)   --->   "%input_0_load_9 = load i16* %input_0_addr_9, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 245 'load' 'input_0_load_9' <Predicate = (tmp_44_1_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>

State 18 <SV = 16> <Delay = 6.50>
ST_18 : Operation 246 [1/2] (3.25ns)   --->   "%input_0_load_9 = load i16* %input_0_addr_9, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 246 'load' 'input_0_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 247 [1/1] (2.22ns)   --->   "%tmp_51_1_1 = add i21 %tmp_43_1_1_cast, %tmp_33_1" [layers_c/padding2d.cpp:60]   --->   Operation 247 'add' 'tmp_51_1_1' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_52_1_1 = zext i21 %tmp_51_1_1 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 248 'zext' 'tmp_52_1_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%output_addr_13 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_1_1" [layers_c/padding2d.cpp:60]   --->   Operation 249 'getelementptr' 'output_addr_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (3.25ns)   --->   "store i16 %input_0_load_9, i16* %output_addr_13, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 250 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 251 [1/1] (1.82ns)   --->   "%width_3_1_1 = add i6 %width3_1, 2" [layers_c/padding2d.cpp:58]   --->   Operation 251 'add' 'width_3_1_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 252 [1/1] (1.78ns)   --->   "%width_3_1_1_cast = add i5 %tmp_2, 2" [layers_c/padding2d.cpp:58]   --->   Operation 252 'add' 'width_3_1_1_cast' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_43_1_2_cast = zext i6 %width_3_1_1 to i21" [layers_c/padding2d.cpp:57]   --->   Operation 253 'zext' 'tmp_43_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 254 [1/1] (1.36ns)   --->   "%tmp_44_1_2 = icmp ult i5 %width_3_1_1_cast, -3" [layers_c/padding2d.cpp:57]   --->   Operation 254 'icmp' 'tmp_44_1_2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 255 [1/1] (0.00ns)   --->   "br i1 %tmp_44_1_2, label %.preheader3.1.3, label %.preheader2.preheader.1" [layers_c/padding2d.cpp:57]   --->   Operation 255 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 256 [1/1] (0.00ns)   --->   "%tmp14_cast = zext i5 %width_3_1_cast to i11" [layers_c/padding2d.cpp:60]   --->   Operation 256 'zext' 'tmp14_cast' <Predicate = (tmp_44_1_2)> <Delay = 0.00>
ST_18 : Operation 257 [1/1] (1.63ns)   --->   "%tmp_49_1_2 = add i11 %tmp5_1, %tmp14_cast" [layers_c/padding2d.cpp:60]   --->   Operation 257 'add' 'tmp_49_1_2' <Predicate = (tmp_44_1_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_49_1_2_cast = sext i11 %tmp_49_1_2 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 258 'sext' 'tmp_49_1_2_cast' <Predicate = (tmp_44_1_2)> <Delay = 0.00>
ST_18 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_50_1_2 = zext i32 %tmp_49_1_2_cast to i64" [layers_c/padding2d.cpp:60]   --->   Operation 259 'zext' 'tmp_50_1_2' <Predicate = (tmp_44_1_2)> <Delay = 0.00>
ST_18 : Operation 260 [1/1] (0.00ns)   --->   "%input_0_addr_10 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_1_2" [layers_c/padding2d.cpp:60]   --->   Operation 260 'getelementptr' 'input_0_addr_10' <Predicate = (tmp_44_1_2)> <Delay = 0.00>
ST_18 : Operation 261 [2/2] (3.25ns)   --->   "%input_0_load_10 = load i16* %input_0_addr_10, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 261 'load' 'input_0_load_10' <Predicate = (tmp_44_1_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 262 [1/1] (1.78ns)   --->   "%width_3_1_2_cast = add i5 %tmp_2, 3" [layers_c/padding2d.cpp:58]   --->   Operation 262 'add' 'width_3_1_2_cast' <Predicate = (tmp_44_1_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 263 [1/1] (1.36ns)   --->   "%tmp_44_1_3 = icmp ult i5 %width_3_1_2_cast, -3" [layers_c/padding2d.cpp:57]   --->   Operation 263 'icmp' 'tmp_44_1_3' <Predicate = (tmp_44_1_2)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 6.50>
ST_19 : Operation 264 [1/2] (3.25ns)   --->   "%input_0_load_10 = load i16* %input_0_addr_10, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 264 'load' 'input_0_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 265 [1/1] (2.22ns)   --->   "%tmp_51_1_2 = add i21 %tmp_43_1_2_cast, %tmp_33_1" [layers_c/padding2d.cpp:60]   --->   Operation 265 'add' 'tmp_51_1_2' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_52_1_2 = zext i21 %tmp_51_1_2 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 266 'zext' 'tmp_52_1_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 267 [1/1] (0.00ns)   --->   "%output_addr_14 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_1_2" [layers_c/padding2d.cpp:60]   --->   Operation 267 'getelementptr' 'output_addr_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 268 [1/1] (3.25ns)   --->   "store i16 %input_0_load_10, i16* %output_addr_14, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 268 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 269 [1/1] (1.82ns)   --->   "%width_3_1_2 = add i6 %width3_1, 3" [layers_c/padding2d.cpp:58]   --->   Operation 269 'add' 'width_3_1_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_43_1_3_cast = zext i6 %width_3_1_2 to i21" [layers_c/padding2d.cpp:57]   --->   Operation 270 'zext' 'tmp_43_1_3_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "br i1 %tmp_44_1_3, label %.preheader3.1.4, label %.preheader2.preheader.1" [layers_c/padding2d.cpp:57]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 272 [1/1] (0.00ns)   --->   "%tmp15_cast = zext i5 %width_3_1_1_cast to i11" [layers_c/padding2d.cpp:60]   --->   Operation 272 'zext' 'tmp15_cast' <Predicate = (tmp_44_1_3)> <Delay = 0.00>
ST_19 : Operation 273 [1/1] (1.63ns)   --->   "%tmp_49_1_3 = add i11 %tmp15_cast, %tmp5_1" [layers_c/padding2d.cpp:60]   --->   Operation 273 'add' 'tmp_49_1_3' <Predicate = (tmp_44_1_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_49_1_3_cast = sext i11 %tmp_49_1_3 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 274 'sext' 'tmp_49_1_3_cast' <Predicate = (tmp_44_1_3)> <Delay = 0.00>
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_50_1_3 = zext i32 %tmp_49_1_3_cast to i64" [layers_c/padding2d.cpp:60]   --->   Operation 275 'zext' 'tmp_50_1_3' <Predicate = (tmp_44_1_3)> <Delay = 0.00>
ST_19 : Operation 276 [1/1] (0.00ns)   --->   "%input_0_addr_11 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_1_3" [layers_c/padding2d.cpp:60]   --->   Operation 276 'getelementptr' 'input_0_addr_11' <Predicate = (tmp_44_1_3)> <Delay = 0.00>
ST_19 : Operation 277 [2/2] (3.25ns)   --->   "%input_0_load_11 = load i16* %input_0_addr_11, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 277 'load' 'input_0_load_11' <Predicate = (tmp_44_1_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>

State 20 <SV = 18> <Delay = 6.50>
ST_20 : Operation 278 [1/2] (3.25ns)   --->   "%input_0_load_11 = load i16* %input_0_addr_11, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 278 'load' 'input_0_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 279 [1/1] (2.22ns)   --->   "%tmp_51_1_3 = add i21 %tmp_33_1, %tmp_43_1_3_cast" [layers_c/padding2d.cpp:60]   --->   Operation 279 'add' 'tmp_51_1_3' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_52_1_3 = zext i21 %tmp_51_1_3 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 280 'zext' 'tmp_52_1_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 281 [1/1] (0.00ns)   --->   "%output_addr_16 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_1_3" [layers_c/padding2d.cpp:60]   --->   Operation 281 'getelementptr' 'output_addr_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 282 [1/1] (3.25ns)   --->   "store i16 %input_0_load_11, i16* %output_addr_16, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 282 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 283 [1/1] (1.82ns)   --->   "%width_3_1_3 = add i6 %width3_1, 4" [layers_c/padding2d.cpp:58]   --->   Operation 283 'add' 'width_3_1_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_43_1_4_cast = zext i6 %width_3_1_3 to i21" [layers_c/padding2d.cpp:57]   --->   Operation 284 'zext' 'tmp_43_1_4_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 285 [1/1] (1.42ns)   --->   "%tmp_44_1_4 = icmp ult i6 %width_3_1_3, 29" [layers_c/padding2d.cpp:57]   --->   Operation 285 'icmp' 'tmp_44_1_4' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "br i1 %tmp_44_1_4, label %.preheader3.1.5, label %.preheader2.preheader.1" [layers_c/padding2d.cpp:57]   --->   Operation 286 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "%tmp16_cast = zext i6 %width_3_1_2 to i11" [layers_c/padding2d.cpp:60]   --->   Operation 287 'zext' 'tmp16_cast' <Predicate = (tmp_44_1_4)> <Delay = 0.00>
ST_20 : Operation 288 [1/1] (1.63ns)   --->   "%tmp_49_1_4 = add i11 %tmp16_cast, %tmp5_1" [layers_c/padding2d.cpp:60]   --->   Operation 288 'add' 'tmp_49_1_4' <Predicate = (tmp_44_1_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_49_1_4_cast = sext i11 %tmp_49_1_4 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 289 'sext' 'tmp_49_1_4_cast' <Predicate = (tmp_44_1_4)> <Delay = 0.00>
ST_20 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_50_1_4 = zext i32 %tmp_49_1_4_cast to i64" [layers_c/padding2d.cpp:60]   --->   Operation 290 'zext' 'tmp_50_1_4' <Predicate = (tmp_44_1_4)> <Delay = 0.00>
ST_20 : Operation 291 [1/1] (0.00ns)   --->   "%input_0_addr_12 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_1_4" [layers_c/padding2d.cpp:60]   --->   Operation 291 'getelementptr' 'input_0_addr_12' <Predicate = (tmp_44_1_4)> <Delay = 0.00>
ST_20 : Operation 292 [2/2] (3.25ns)   --->   "%input_0_load_12 = load i16* %input_0_addr_12, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 292 'load' 'input_0_load_12' <Predicate = (tmp_44_1_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>

State 21 <SV = 19> <Delay = 6.50>
ST_21 : Operation 293 [1/2] (3.25ns)   --->   "%input_0_load_12 = load i16* %input_0_addr_12, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 293 'load' 'input_0_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 294 [1/1] (2.22ns)   --->   "%tmp_51_1_4 = add i21 %tmp_33_1, %tmp_43_1_4_cast" [layers_c/padding2d.cpp:60]   --->   Operation 294 'add' 'tmp_51_1_4' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_52_1_4 = zext i21 %tmp_51_1_4 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 295 'zext' 'tmp_52_1_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "%output_addr_17 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_1_4" [layers_c/padding2d.cpp:60]   --->   Operation 296 'getelementptr' 'output_addr_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 297 [1/1] (3.25ns)   --->   "store i16 %input_0_load_12, i16* %output_addr_17, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 297 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 298 [1/1] (1.82ns)   --->   "%width_3_1_4 = add i6 %width3_1, 5" [layers_c/padding2d.cpp:58]   --->   Operation 298 'add' 'width_3_1_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_43_1_5_cast = zext i6 %width_3_1_4 to i21" [layers_c/padding2d.cpp:57]   --->   Operation 299 'zext' 'tmp_43_1_5_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 300 [1/1] (1.42ns)   --->   "%tmp_44_1_5 = icmp ult i6 %width_3_1_4, 29" [layers_c/padding2d.cpp:57]   --->   Operation 300 'icmp' 'tmp_44_1_5' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "br i1 %tmp_44_1_5, label %.preheader3.1.6, label %.preheader2.preheader.1" [layers_c/padding2d.cpp:57]   --->   Operation 301 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%tmp17_cast = zext i6 %width_3_1_3 to i11" [layers_c/padding2d.cpp:60]   --->   Operation 302 'zext' 'tmp17_cast' <Predicate = (tmp_44_1_5)> <Delay = 0.00>
ST_21 : Operation 303 [1/1] (1.63ns)   --->   "%tmp_49_1_5 = add i11 %tmp17_cast, %tmp5_1" [layers_c/padding2d.cpp:60]   --->   Operation 303 'add' 'tmp_49_1_5' <Predicate = (tmp_44_1_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_49_1_5_cast = sext i11 %tmp_49_1_5 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 304 'sext' 'tmp_49_1_5_cast' <Predicate = (tmp_44_1_5)> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_50_1_5 = zext i32 %tmp_49_1_5_cast to i64" [layers_c/padding2d.cpp:60]   --->   Operation 305 'zext' 'tmp_50_1_5' <Predicate = (tmp_44_1_5)> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (0.00ns)   --->   "%input_0_addr_13 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_1_5" [layers_c/padding2d.cpp:60]   --->   Operation 306 'getelementptr' 'input_0_addr_13' <Predicate = (tmp_44_1_5)> <Delay = 0.00>
ST_21 : Operation 307 [2/2] (3.25ns)   --->   "%input_0_load_13 = load i16* %input_0_addr_13, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 307 'load' 'input_0_load_13' <Predicate = (tmp_44_1_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>

State 22 <SV = 20> <Delay = 6.50>
ST_22 : Operation 308 [1/2] (3.25ns)   --->   "%input_0_load_13 = load i16* %input_0_addr_13, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 308 'load' 'input_0_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 309 [1/1] (2.22ns)   --->   "%tmp_51_1_5 = add i21 %tmp_33_1, %tmp_43_1_5_cast" [layers_c/padding2d.cpp:60]   --->   Operation 309 'add' 'tmp_51_1_5' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_52_1_5 = zext i21 %tmp_51_1_5 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 310 'zext' 'tmp_52_1_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (0.00ns)   --->   "%output_addr_18 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_1_5" [layers_c/padding2d.cpp:60]   --->   Operation 311 'getelementptr' 'output_addr_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 312 [1/1] (3.25ns)   --->   "store i16 %input_0_load_13, i16* %output_addr_18, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 312 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 313 [1/1] (1.82ns)   --->   "%width_3_1_5 = add i6 %width3_1, 6" [layers_c/padding2d.cpp:58]   --->   Operation 313 'add' 'width_3_1_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_43_1_6_cast = zext i6 %width_3_1_5 to i21" [layers_c/padding2d.cpp:57]   --->   Operation 314 'zext' 'tmp_43_1_6_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 315 [1/1] (1.42ns)   --->   "%tmp_44_1_6 = icmp ult i6 %width_3_1_5, 29" [layers_c/padding2d.cpp:57]   --->   Operation 315 'icmp' 'tmp_44_1_6' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 316 [1/1] (0.00ns)   --->   "br i1 %tmp_44_1_6, label %.preheader3.1.7, label %.preheader2.preheader.1" [layers_c/padding2d.cpp:57]   --->   Operation 316 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 317 [1/1] (0.00ns)   --->   "%tmp18_cast = zext i6 %width_3_1_4 to i11" [layers_c/padding2d.cpp:60]   --->   Operation 317 'zext' 'tmp18_cast' <Predicate = (tmp_44_1_6)> <Delay = 0.00>
ST_22 : Operation 318 [1/1] (1.63ns)   --->   "%tmp_49_1_6 = add i11 %tmp18_cast, %tmp5_1" [layers_c/padding2d.cpp:60]   --->   Operation 318 'add' 'tmp_49_1_6' <Predicate = (tmp_44_1_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_49_1_6_cast = sext i11 %tmp_49_1_6 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 319 'sext' 'tmp_49_1_6_cast' <Predicate = (tmp_44_1_6)> <Delay = 0.00>
ST_22 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_50_1_6 = zext i32 %tmp_49_1_6_cast to i64" [layers_c/padding2d.cpp:60]   --->   Operation 320 'zext' 'tmp_50_1_6' <Predicate = (tmp_44_1_6)> <Delay = 0.00>
ST_22 : Operation 321 [1/1] (0.00ns)   --->   "%input_0_addr_14 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_1_6" [layers_c/padding2d.cpp:60]   --->   Operation 321 'getelementptr' 'input_0_addr_14' <Predicate = (tmp_44_1_6)> <Delay = 0.00>
ST_22 : Operation 322 [2/2] (3.25ns)   --->   "%input_0_load_14 = load i16* %input_0_addr_14, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 322 'load' 'input_0_load_14' <Predicate = (tmp_44_1_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>

State 23 <SV = 21> <Delay = 6.50>
ST_23 : Operation 323 [1/2] (3.25ns)   --->   "%input_0_load_14 = load i16* %input_0_addr_14, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 323 'load' 'input_0_load_14' <Predicate = (tmp_44_1 & tmp_44_1_1 & tmp_44_1_2 & tmp_44_1_3 & tmp_44_1_4 & tmp_44_1_5 & tmp_44_1_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 324 [1/1] (2.22ns)   --->   "%tmp_51_1_6 = add i21 %tmp_33_1, %tmp_43_1_6_cast" [layers_c/padding2d.cpp:60]   --->   Operation 324 'add' 'tmp_51_1_6' <Predicate = (tmp_44_1 & tmp_44_1_1 & tmp_44_1_2 & tmp_44_1_3 & tmp_44_1_4 & tmp_44_1_5 & tmp_44_1_6)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_52_1_6 = zext i21 %tmp_51_1_6 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 325 'zext' 'tmp_52_1_6' <Predicate = (tmp_44_1 & tmp_44_1_1 & tmp_44_1_2 & tmp_44_1_3 & tmp_44_1_4 & tmp_44_1_5 & tmp_44_1_6)> <Delay = 0.00>
ST_23 : Operation 326 [1/1] (0.00ns)   --->   "%output_addr_19 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_1_6" [layers_c/padding2d.cpp:60]   --->   Operation 326 'getelementptr' 'output_addr_19' <Predicate = (tmp_44_1 & tmp_44_1_1 & tmp_44_1_2 & tmp_44_1_3 & tmp_44_1_4 & tmp_44_1_5 & tmp_44_1_6)> <Delay = 0.00>
ST_23 : Operation 327 [1/1] (3.25ns)   --->   "store i16 %input_0_load_14, i16* %output_addr_19, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 327 'store' <Predicate = (tmp_44_1 & tmp_44_1_1 & tmp_44_1_2 & tmp_44_1_3 & tmp_44_1_4 & tmp_44_1_5 & tmp_44_1_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 328 [1/1] (1.82ns)   --->   "%width_3_1_6 = add i6 %width3_1, 7" [layers_c/padding2d.cpp:58]   --->   Operation 328 'add' 'width_3_1_6' <Predicate = (tmp_44_1 & tmp_44_1_1 & tmp_44_1_2 & tmp_44_1_3 & tmp_44_1_4 & tmp_44_1_5 & tmp_44_1_6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_43_1_7_cast = zext i6 %width_3_1_6 to i21" [layers_c/padding2d.cpp:57]   --->   Operation 329 'zext' 'tmp_43_1_7_cast' <Predicate = (tmp_44_1 & tmp_44_1_1 & tmp_44_1_2 & tmp_44_1_3 & tmp_44_1_4 & tmp_44_1_5 & tmp_44_1_6)> <Delay = 0.00>
ST_23 : Operation 330 [1/1] (1.42ns)   --->   "%tmp_44_1_7 = icmp ult i6 %width_3_1_6, 29" [layers_c/padding2d.cpp:57]   --->   Operation 330 'icmp' 'tmp_44_1_7' <Predicate = (tmp_44_1 & tmp_44_1_1 & tmp_44_1_2 & tmp_44_1_3 & tmp_44_1_4 & tmp_44_1_5 & tmp_44_1_6)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 331 [1/1] (0.00ns)   --->   "br i1 %tmp_44_1_7, label %5, label %.preheader2.preheader.1" [layers_c/padding2d.cpp:57]   --->   Operation 331 'br' <Predicate = (tmp_44_1 & tmp_44_1_1 & tmp_44_1_2 & tmp_44_1_3 & tmp_44_1_4 & tmp_44_1_5 & tmp_44_1_6)> <Delay = 0.00>
ST_23 : Operation 332 [1/1] (0.00ns)   --->   "%tmp19_cast = zext i6 %width_3_1_5 to i11" [layers_c/padding2d.cpp:60]   --->   Operation 332 'zext' 'tmp19_cast' <Predicate = (tmp_44_1 & tmp_44_1_1 & tmp_44_1_2 & tmp_44_1_3 & tmp_44_1_4 & tmp_44_1_5 & tmp_44_1_6 & tmp_44_1_7)> <Delay = 0.00>
ST_23 : Operation 333 [1/1] (1.63ns)   --->   "%tmp_49_1_7 = add i11 %tmp19_cast, %tmp5_1" [layers_c/padding2d.cpp:60]   --->   Operation 333 'add' 'tmp_49_1_7' <Predicate = (tmp_44_1 & tmp_44_1_1 & tmp_44_1_2 & tmp_44_1_3 & tmp_44_1_4 & tmp_44_1_5 & tmp_44_1_6 & tmp_44_1_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_49_1_7_cast = sext i11 %tmp_49_1_7 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 334 'sext' 'tmp_49_1_7_cast' <Predicate = (tmp_44_1 & tmp_44_1_1 & tmp_44_1_2 & tmp_44_1_3 & tmp_44_1_4 & tmp_44_1_5 & tmp_44_1_6 & tmp_44_1_7)> <Delay = 0.00>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_50_1_7 = zext i32 %tmp_49_1_7_cast to i64" [layers_c/padding2d.cpp:60]   --->   Operation 335 'zext' 'tmp_50_1_7' <Predicate = (tmp_44_1 & tmp_44_1_1 & tmp_44_1_2 & tmp_44_1_3 & tmp_44_1_4 & tmp_44_1_5 & tmp_44_1_6 & tmp_44_1_7)> <Delay = 0.00>
ST_23 : Operation 336 [1/1] (0.00ns)   --->   "%input_0_addr_15 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_1_7" [layers_c/padding2d.cpp:60]   --->   Operation 336 'getelementptr' 'input_0_addr_15' <Predicate = (tmp_44_1 & tmp_44_1_1 & tmp_44_1_2 & tmp_44_1_3 & tmp_44_1_4 & tmp_44_1_5 & tmp_44_1_6 & tmp_44_1_7)> <Delay = 0.00>
ST_23 : Operation 337 [2/2] (3.25ns)   --->   "%input_0_load_15 = load i16* %input_0_addr_15, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 337 'load' 'input_0_load_15' <Predicate = (tmp_44_1 & tmp_44_1_1 & tmp_44_1_2 & tmp_44_1_3 & tmp_44_1_4 & tmp_44_1_5 & tmp_44_1_6 & tmp_44_1_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 338 [1/1] (1.82ns)   --->   "%width_3_1_7 = add i6 %width3_1, 8" [layers_c/padding2d.cpp:58]   --->   Operation 338 'add' 'width_3_1_7' <Predicate = (tmp_44_1 & tmp_44_1_1 & tmp_44_1_2 & tmp_44_1_3 & tmp_44_1_4 & tmp_44_1_5 & tmp_44_1_6 & tmp_44_1_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 339 [1/1] (1.76ns)   --->   "br label %.preheader2.1" [layers_c/padding2d.cpp:66]   --->   Operation 339 'br' <Predicate = (!tmp_44_1_7) | (!tmp_44_1_6) | (!tmp_44_1_5) | (!tmp_44_1_4) | (!tmp_44_1_3) | (!tmp_44_1_2) | (!tmp_44_1_1) | (!tmp_44_1)> <Delay = 1.76>

State 24 <SV = 22> <Delay = 6.50>
ST_24 : Operation 340 [1/2] (3.25ns)   --->   "%input_0_load_15 = load i16* %input_0_addr_15, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 340 'load' 'input_0_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 341 [1/1] (2.22ns)   --->   "%tmp_51_1_7 = add i21 %tmp_33_1, %tmp_43_1_7_cast" [layers_c/padding2d.cpp:60]   --->   Operation 341 'add' 'tmp_51_1_7' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_52_1_7 = zext i21 %tmp_51_1_7 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 342 'zext' 'tmp_52_1_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 343 [1/1] (0.00ns)   --->   "%output_addr_20 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_1_7" [layers_c/padding2d.cpp:60]   --->   Operation 343 'getelementptr' 'output_addr_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 344 [1/1] (3.25ns)   --->   "store i16 %input_0_load_15, i16* %output_addr_20, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 344 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 345 [1/1] (0.00ns)   --->   "br label %.preheader3.1.0" [layers_c/padding2d.cpp:58]   --->   Operation 345 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 22> <Delay = 5.47>
ST_25 : Operation 346 [1/1] (0.00ns)   --->   "%width4_0_in_1 = phi i3 [ %phitmp1, %4 ], [ -3, %.preheader2.preheader.1 ]" [layers_c/padding2d.cpp:67]   --->   Operation 346 'phi' 'width4_0_in_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 347 [1/1] (0.00ns)   --->   "%width4_0_in_1_cast = sext i3 %width4_0_in_1 to i5" [layers_c/padding2d.cpp:66]   --->   Operation 347 'sext' 'width4_0_in_1_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_56_1_cast = zext i5 %width4_0_in_1_cast to i21" [layers_c/padding2d.cpp:66]   --->   Operation 348 'zext' 'tmp_56_1_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 349 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 349 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 350 [1/1] (1.13ns)   --->   "%exitcond5 = icmp eq i3 %width4_0_in_1, -2" [layers_c/padding2d.cpp:66]   --->   Operation 350 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 351 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %3, label %4" [layers_c/padding2d.cpp:66]   --->   Operation 351 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 352 [1/1] (2.22ns)   --->   "%tmp_58_1 = add i21 %tmp_33_1, %tmp_56_1_cast" [layers_c/padding2d.cpp:68]   --->   Operation 352 'add' 'tmp_58_1' <Predicate = (!exitcond5)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_59_1 = zext i21 %tmp_58_1 to i64" [layers_c/padding2d.cpp:68]   --->   Operation 353 'zext' 'tmp_59_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_25 : Operation 354 [1/1] (0.00ns)   --->   "%output_addr_21 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_59_1" [layers_c/padding2d.cpp:68]   --->   Operation 354 'getelementptr' 'output_addr_21' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_25 : Operation 355 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_21, align 2" [layers_c/padding2d.cpp:68]   --->   Operation 355 'store' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 356 [1/1] (1.65ns)   --->   "%phitmp1 = add i3 %width4_0_in_1, 1" [layers_c/padding2d.cpp:67]   --->   Operation 356 'add' 'phitmp1' <Predicate = (!exitcond5)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 357 [1/1] (0.00ns)   --->   "br label %.preheader2.1" [layers_c/padding2d.cpp:67]   --->   Operation 357 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_25 : Operation 358 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_6) nounwind" [layers_c/padding2d.cpp:71]   --->   Operation 358 'specregionend' 'empty_16' <Predicate = (exitcond5)> <Delay = 0.00>
ST_25 : Operation 359 [1/1] (1.78ns)   --->   "%height_3_1 = add i5 %height1, 2" [layers_c/padding2d.cpp:51]   --->   Operation 359 'add' 'height_3_1' <Predicate = (exitcond5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 360 [1/1] (0.00ns)   --->   "br label %.preheader4.0" [layers_c/padding2d.cpp:51]   --->   Operation 360 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 26 <SV = 13> <Delay = 6.38>
ST_26 : Operation 361 [1/1] (0.00ns)   --->   "%height = phi i3 [ -3, %.loopexit.preheader ], [ %phitmp2, %.loopexit.loopexit ]"   --->   Operation 361 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 362 [1/1] (0.00ns)   --->   "%height_cast = sext i3 %height to i5" [layers_c/padding2d.cpp:73]   --->   Operation 362 'sext' 'height_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i5 %height_cast to i21" [layers_c/padding2d.cpp:73]   --->   Operation 363 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 364 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 364 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 365 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %height, -2" [layers_c/padding2d.cpp:73]   --->   Operation 365 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 366 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %7, label %.preheader.preheader" [layers_c/padding2d.cpp:73]   --->   Operation 366 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 367 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_9 = mul i21 %tmp_7_cast, %tmp_1_cast" [layers_c/padding2d.cpp:78]   --->   Operation 367 'mul' 'tmp_9' <Predicate = (!exitcond4)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 368 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:75]   --->   Operation 368 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_26 : Operation 369 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 369 'speclooptripcount' 'empty_21' <Predicate = (exitcond4)> <Delay = 0.00>
ST_26 : Operation 370 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 370 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 27 <SV = 14> <Delay = 5.47>
ST_27 : Operation 371 [1/1] (0.00ns)   --->   "%width6 = phi i5 [ %width_2, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 371 'phi' 'width6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i5 %width6 to i21" [layers_c/padding2d.cpp:76]   --->   Operation 372 'zext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 373 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 373 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 374 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %width6, -2" [layers_c/padding2d.cpp:75]   --->   Operation 374 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 375 [1/1] (1.78ns)   --->   "%width_2 = add i5 %width6, 1" [layers_c/padding2d.cpp:76]   --->   Operation 375 'add' 'width_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 376 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %6" [layers_c/padding2d.cpp:75]   --->   Operation 376 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 377 [1/1] (2.22ns)   --->   "%tmp4 = add i21 %tmp_9, %tmp_10_cast" [layers_c/padding2d.cpp:78]   --->   Operation 377 'add' 'tmp4' <Predicate = (!exitcond)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_15 = zext i21 %tmp4 to i64" [layers_c/padding2d.cpp:78]   --->   Operation 378 'zext' 'tmp_15' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 379 [1/1] (0.00ns)   --->   "%output_addr_15 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_15" [layers_c/padding2d.cpp:78]   --->   Operation 379 'getelementptr' 'output_addr_15' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 380 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_15, align 2" [layers_c/padding2d.cpp:78]   --->   Operation 380 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 381 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:76]   --->   Operation 381 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 382 [1/1] (1.65ns)   --->   "%phitmp2 = add i3 %height, 1"   --->   Operation 382 'add' 'phitmp2' <Predicate = (exitcond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 383 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 383 'br' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('width', layers_c/padding2d.cpp:43) with incoming values : ('width_1', layers_c/padding2d.cpp:43) [9]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('width', layers_c/padding2d.cpp:43) with incoming values : ('width_1', layers_c/padding2d.cpp:43) [9]  (0 ns)
	'getelementptr' operation ('output_addr', layers_c/padding2d.cpp:45) [16]  (0 ns)
	'store' operation (layers_c/padding2d.cpp:45) of constant 0 on array 'output_r' [17]  (3.25 ns)

 <State 3>: 6.38ns
The critical path consists of the following:
	'phi' operation ('height1', layers_c/padding2d.cpp:51) with incoming values : ('height_3_1', layers_c/padding2d.cpp:51) [22]  (0 ns)
	'mul' operation of DSP[29] ('tmp_17', layers_c/padding2d.cpp:54) [29]  (6.38 ns)

 <State 4>: 3.51ns
The critical path consists of the following:
	'add' operation ('tmp1', layers_c/padding2d.cpp:51) [33]  (1.78 ns)
	'sub' operation ('tmp5', layers_c/padding2d.cpp:51) [38]  (1.73 ns)

 <State 5>: 6.72ns
The critical path consists of the following:
	'phi' operation ('width3', layers_c/padding2d.cpp:58) with incoming values : ('width_3_0_7', layers_c/padding2d.cpp:58) [41]  (0 ns)
	'add' operation ('tmp3', layers_c/padding2d.cpp:60) [47]  (1.83 ns)
	'add' operation ('tmp_20', layers_c/padding2d.cpp:60) [49]  (1.64 ns)
	'getelementptr' operation ('input_0_addr', layers_c/padding2d.cpp:60) [52]  (0 ns)
	'load' operation ('input_0_load', layers_c/padding2d.cpp:60) on array 'input_0' [53]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_0_load', layers_c/padding2d.cpp:60) on array 'input_0' [53]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:60) of variable 'input_0_load', layers_c/padding2d.cpp:60 on array 'output_r' [57]  (3.25 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_0_load_1', layers_c/padding2d.cpp:60) on array 'input_0' [70]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:60) of variable 'input_0_load_1', layers_c/padding2d.cpp:60 on array 'output_r' [74]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_0_load_2', layers_c/padding2d.cpp:60) on array 'input_0' [86]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:60) of variable 'input_0_load_2', layers_c/padding2d.cpp:60 on array 'output_r' [90]  (3.25 ns)

 <State 9>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_0_load_3', layers_c/padding2d.cpp:60) on array 'input_0' [102]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:60) of variable 'input_0_load_3', layers_c/padding2d.cpp:60 on array 'output_r' [106]  (3.25 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_0_load_4', layers_c/padding2d.cpp:60) on array 'input_0' [117]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:60) of variable 'input_0_load_4', layers_c/padding2d.cpp:60 on array 'output_r' [121]  (3.25 ns)

 <State 11>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_0_load_5', layers_c/padding2d.cpp:60) on array 'input_0' [132]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:60) of variable 'input_0_load_5', layers_c/padding2d.cpp:60 on array 'output_r' [136]  (3.25 ns)

 <State 12>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_0_load_6', layers_c/padding2d.cpp:60) on array 'input_0' [147]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:60) of variable 'input_0_load_6', layers_c/padding2d.cpp:60 on array 'output_r' [151]  (3.25 ns)

 <State 13>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_0_load_7', layers_c/padding2d.cpp:60) on array 'input_0' [162]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:60) of variable 'input_0_load_7', layers_c/padding2d.cpp:60 on array 'output_r' [166]  (3.25 ns)

 <State 14>: 8.16ns
The critical path consists of the following:
	'add' operation ('height_3', layers_c/padding2d.cpp:51) [187]  (1.78 ns)
	'mul' operation of DSP[193] ('tmp_33_1', layers_c/padding2d.cpp:54) [193]  (6.38 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr_11', layers_c/padding2d.cpp:54) [195]  (0 ns)
	'store' operation (layers_c/padding2d.cpp:54) of constant 0 on array 'output_r' [196]  (3.25 ns)

 <State 16>: 6.72ns
The critical path consists of the following:
	'phi' operation ('width3_1', layers_c/padding2d.cpp:58) with incoming values : ('width_3_1_7', layers_c/padding2d.cpp:58) [204]  (0 ns)
	'add' operation ('tmp2', layers_c/padding2d.cpp:60) [210]  (1.83 ns)
	'add' operation ('tmp_49_1', layers_c/padding2d.cpp:60) [212]  (1.64 ns)
	'getelementptr' operation ('input_0_addr_8', layers_c/padding2d.cpp:60) [215]  (0 ns)
	'load' operation ('input_0_load_8', layers_c/padding2d.cpp:60) on array 'input_0' [216]  (3.25 ns)

 <State 17>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_0_load_8', layers_c/padding2d.cpp:60) on array 'input_0' [216]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:60) of variable 'input_0_load_8', layers_c/padding2d.cpp:60 on array 'output_r' [220]  (3.25 ns)

 <State 18>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_0_load_9', layers_c/padding2d.cpp:60) on array 'input_0' [233]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:60) of variable 'input_0_load_9', layers_c/padding2d.cpp:60 on array 'output_r' [237]  (3.25 ns)

 <State 19>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_0_load_10', layers_c/padding2d.cpp:60) on array 'input_0' [249]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:60) of variable 'input_0_load_10', layers_c/padding2d.cpp:60 on array 'output_r' [253]  (3.25 ns)

 <State 20>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_0_load_11', layers_c/padding2d.cpp:60) on array 'input_0' [265]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:60) of variable 'input_0_load_11', layers_c/padding2d.cpp:60 on array 'output_r' [269]  (3.25 ns)

 <State 21>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_0_load_12', layers_c/padding2d.cpp:60) on array 'input_0' [280]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:60) of variable 'input_0_load_12', layers_c/padding2d.cpp:60 on array 'output_r' [284]  (3.25 ns)

 <State 22>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_0_load_13', layers_c/padding2d.cpp:60) on array 'input_0' [295]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:60) of variable 'input_0_load_13', layers_c/padding2d.cpp:60 on array 'output_r' [299]  (3.25 ns)

 <State 23>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_0_load_14', layers_c/padding2d.cpp:60) on array 'input_0' [310]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:60) of variable 'input_0_load_14', layers_c/padding2d.cpp:60 on array 'output_r' [314]  (3.25 ns)

 <State 24>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_0_load_15', layers_c/padding2d.cpp:60) on array 'input_0' [325]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:60) of variable 'input_0_load_15', layers_c/padding2d.cpp:60 on array 'output_r' [329]  (3.25 ns)

 <State 25>: 5.48ns
The critical path consists of the following:
	'phi' operation ('width4_0_in_1', layers_c/padding2d.cpp:67) with incoming values : ('phitmp1', layers_c/padding2d.cpp:67) [335]  (0 ns)
	'add' operation ('tmp_58_1', layers_c/padding2d.cpp:68) [342]  (2.23 ns)
	'getelementptr' operation ('output_addr_21', layers_c/padding2d.cpp:68) [344]  (0 ns)
	'store' operation (layers_c/padding2d.cpp:68) of constant 0 on array 'output_r' [345]  (3.25 ns)

 <State 26>: 6.38ns
The critical path consists of the following:
	'phi' operation ('height') with incoming values : ('phitmp2') [355]  (0 ns)
	'mul' operation of DSP[362] ('tmp_9', layers_c/padding2d.cpp:78) [362]  (6.38 ns)

 <State 27>: 5.48ns
The critical path consists of the following:
	'phi' operation ('width') with incoming values : ('width', layers_c/padding2d.cpp:76) [365]  (0 ns)
	'add' operation ('tmp4', layers_c/padding2d.cpp:78) [372]  (2.23 ns)
	'getelementptr' operation ('output_addr_15', layers_c/padding2d.cpp:78) [374]  (0 ns)
	'store' operation (layers_c/padding2d.cpp:78) of constant 0 on array 'output_r' [375]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
