
vrgloves.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b354  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000540  0800b528  0800b528  0001b528  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba68  0800ba68  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ba68  0800ba68  0001ba68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba70  0800ba70  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba70  0800ba70  0001ba70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba74  0800ba74  0001ba74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ba78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a4  200001e0  0800bc58  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000384  0800bc58  00020384  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011957  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002713  00000000  00000000  00031b67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f80  00000000  00000000  00034280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e88  00000000  00000000  00035200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024045  00000000  00000000  00036088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001317d  00000000  00000000  0005a0cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df028  00000000  00000000  0006d24a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014c272  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057e0  00000000  00000000  0014c2c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b50c 	.word	0x0800b50c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800b50c 	.word	0x0800b50c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <HAL_GetTick>:

UART_HandleTypeDef huart2;

/* USER CODE BEGIN PV */
uint32_t HAL_GetTick(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  return uwTick;
 800103c:	4b03      	ldr	r3, [pc, #12]	; (800104c <HAL_GetTick+0x14>)
 800103e:	681b      	ldr	r3, [r3, #0]
}
 8001040:	4618      	mov	r0, r3
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	20000370 	.word	0x20000370

08001050 <mpu6050>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

 // mpu6050 function for getting the accelerometer data
void  mpu6050(uint8_t *o){
 8001050:	b580      	push	{r7, lr}
 8001052:	b086      	sub	sp, #24
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]

	uint8_t g[2]= {0x6b,0};  // address of mpu6050 power management to wake from sleep mode
 8001058:	236b      	movs	r3, #107	; 0x6b
 800105a:	82bb      	strh	r3, [r7, #20]
	uint8_t l[2]= {0x1c,0};  // address for acc sensor config
 800105c:	231c      	movs	r3, #28
 800105e:	823b      	strh	r3, [r7, #16]
	uint8_t p=0x3b;          // address for acc sensor data
 8001060:	233b      	movs	r3, #59	; 0x3b
 8001062:	73fb      	strb	r3, [r7, #15]

	// Getting accelerometer data from the mpu6050 *refer i2c.h file for i2c function
	  init3(0x68);
 8001064:	2068      	movs	r0, #104	; 0x68
 8001066:	f005 f903 	bl	8006270 <init3>
      write(0x68, &l, 2);
 800106a:	f107 0310 	add.w	r3, r7, #16
 800106e:	2202      	movs	r2, #2
 8001070:	4619      	mov	r1, r3
 8001072:	2068      	movs	r0, #104	; 0x68
 8001074:	f005 fa16 	bl	80064a4 <write>
      write(0x68, &g, 2);
 8001078:	f107 0314 	add.w	r3, r7, #20
 800107c:	2202      	movs	r2, #2
 800107e:	4619      	mov	r1, r3
 8001080:	2068      	movs	r0, #104	; 0x68
 8001082:	f005 fa0f 	bl	80064a4 <write>
      write(0x68, &p, 1);
 8001086:	f107 030f 	add.w	r3, r7, #15
 800108a:	2201      	movs	r2, #1
 800108c:	4619      	mov	r1, r3
 800108e:	2068      	movs	r0, #104	; 0x68
 8001090:	f005 fa08 	bl	80064a4 <write>
	  read(0x68,o,6);
 8001094:	2206      	movs	r2, #6
 8001096:	6879      	ldr	r1, [r7, #4]
 8001098:	2068      	movs	r0, #104	; 0x68
 800109a:	f005 f97f 	bl	800639c <read>
}
 800109e:	bf00      	nop
 80010a0:	3718      	adds	r7, #24
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <mpu6050gyro>:

// mpu6050 function for getting gyro data
void mpu6050gyro(uint8_t *o){
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b086      	sub	sp, #24
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
	uint8_t g[2]= {0x6b,0};
 80010ae:	236b      	movs	r3, #107	; 0x6b
 80010b0:	82bb      	strh	r3, [r7, #20]
	uint8_t l[2]= {0x1b,0}; // address for gyro config
 80010b2:	231b      	movs	r3, #27
 80010b4:	823b      	strh	r3, [r7, #16]
	uint8_t p=0x43;   // address for gyro data
 80010b6:	2343      	movs	r3, #67	; 0x43
 80010b8:	73fb      	strb	r3, [r7, #15]

	// Getting gyro data from the mpu6050
		  init3(0x68);
 80010ba:	2068      	movs	r0, #104	; 0x68
 80010bc:	f005 f8d8 	bl	8006270 <init3>
		  write(0x68, &l, 2);
 80010c0:	f107 0310 	add.w	r3, r7, #16
 80010c4:	2202      	movs	r2, #2
 80010c6:	4619      	mov	r1, r3
 80010c8:	2068      	movs	r0, #104	; 0x68
 80010ca:	f005 f9eb 	bl	80064a4 <write>
		  write(0x68, &g, 2);
 80010ce:	f107 0314 	add.w	r3, r7, #20
 80010d2:	2202      	movs	r2, #2
 80010d4:	4619      	mov	r1, r3
 80010d6:	2068      	movs	r0, #104	; 0x68
 80010d8:	f005 f9e4 	bl	80064a4 <write>
	      write(0x68, &p, 1);
 80010dc:	f107 030f 	add.w	r3, r7, #15
 80010e0:	2201      	movs	r2, #1
 80010e2:	4619      	mov	r1, r3
 80010e4:	2068      	movs	r0, #104	; 0x68
 80010e6:	f005 f9dd 	bl	80064a4 <write>
          read(0x68,o,6);
 80010ea:	2206      	movs	r2, #6
 80010ec:	6879      	ldr	r1, [r7, #4]
 80010ee:	2068      	movs	r0, #104	; 0x68
 80010f0:	f005 f954 	bl	800639c <read>
}
 80010f4:	bf00      	nop
 80010f6:	3718      	adds	r7, #24
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	0000      	movs	r0, r0
	...

08001100 <acc>:
float gx;
float gy ;
float gz;

// Converting acc data to degrees
void acc(){
 8001100:	b5b0      	push	{r4, r5, r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
	int16_t  x,y,z; // 16 bit variables note : always use signed variables
	uint8_t j[6];
	mpu6050(&j);  // Getting data from mpu6050
 8001106:	1d3b      	adds	r3, r7, #4
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff ffa1 	bl	8001050 <mpu6050>

	// Setting the sensitivity of x,y,z values
    x= (int16_t) (j[0]<<8|j[1]);
 800110e:	793b      	ldrb	r3, [r7, #4]
 8001110:	021b      	lsls	r3, r3, #8
 8001112:	b21a      	sxth	r2, r3
 8001114:	797b      	ldrb	r3, [r7, #5]
 8001116:	b21b      	sxth	r3, r3
 8001118:	4313      	orrs	r3, r2
 800111a:	81fb      	strh	r3, [r7, #14]
    gx = x/16384.0;
 800111c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff fa1f 	bl	8000564 <__aeabi_i2d>
 8001126:	f04f 0200 	mov.w	r2, #0
 800112a:	4b8b      	ldr	r3, [pc, #556]	; (8001358 <acc+0x258>)
 800112c:	f7ff fbae 	bl	800088c <__aeabi_ddiv>
 8001130:	4602      	mov	r2, r0
 8001132:	460b      	mov	r3, r1
 8001134:	4610      	mov	r0, r2
 8001136:	4619      	mov	r1, r3
 8001138:	f7ff fd76 	bl	8000c28 <__aeabi_d2f>
 800113c:	4603      	mov	r3, r0
 800113e:	4a87      	ldr	r2, [pc, #540]	; (800135c <acc+0x25c>)
 8001140:	6013      	str	r3, [r2, #0]

    y= j[2]<<8|j[3];
 8001142:	79bb      	ldrb	r3, [r7, #6]
 8001144:	021b      	lsls	r3, r3, #8
 8001146:	b21a      	sxth	r2, r3
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	b21b      	sxth	r3, r3
 800114c:	4313      	orrs	r3, r2
 800114e:	81bb      	strh	r3, [r7, #12]
    gy = y/16384.0;
 8001150:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff fa05 	bl	8000564 <__aeabi_i2d>
 800115a:	f04f 0200 	mov.w	r2, #0
 800115e:	4b7e      	ldr	r3, [pc, #504]	; (8001358 <acc+0x258>)
 8001160:	f7ff fb94 	bl	800088c <__aeabi_ddiv>
 8001164:	4602      	mov	r2, r0
 8001166:	460b      	mov	r3, r1
 8001168:	4610      	mov	r0, r2
 800116a:	4619      	mov	r1, r3
 800116c:	f7ff fd5c 	bl	8000c28 <__aeabi_d2f>
 8001170:	4603      	mov	r3, r0
 8001172:	4a7b      	ldr	r2, [pc, #492]	; (8001360 <acc+0x260>)
 8001174:	6013      	str	r3, [r2, #0]

    z=j[4]<<8|j[5];
 8001176:	7a3b      	ldrb	r3, [r7, #8]
 8001178:	021b      	lsls	r3, r3, #8
 800117a:	b21a      	sxth	r2, r3
 800117c:	7a7b      	ldrb	r3, [r7, #9]
 800117e:	b21b      	sxth	r3, r3
 8001180:	4313      	orrs	r3, r2
 8001182:	817b      	strh	r3, [r7, #10]
    gz = z/16384.0;
 8001184:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff f9eb 	bl	8000564 <__aeabi_i2d>
 800118e:	f04f 0200 	mov.w	r2, #0
 8001192:	4b71      	ldr	r3, [pc, #452]	; (8001358 <acc+0x258>)
 8001194:	f7ff fb7a 	bl	800088c <__aeabi_ddiv>
 8001198:	4602      	mov	r2, r0
 800119a:	460b      	mov	r3, r1
 800119c:	4610      	mov	r0, r2
 800119e:	4619      	mov	r1, r3
 80011a0:	f7ff fd42 	bl	8000c28 <__aeabi_d2f>
 80011a4:	4603      	mov	r3, r0
 80011a6:	4a6f      	ldr	r2, [pc, #444]	; (8001364 <acc+0x264>)
 80011a8:	6013      	str	r3, [r2, #0]

    // converting acc to radian
    pitch = atan2(gy,sqrt((gx*gx)+(gz*gz)));
 80011aa:	4b6d      	ldr	r3, [pc, #436]	; (8001360 <acc+0x260>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff f9ea 	bl	8000588 <__aeabi_f2d>
 80011b4:	4604      	mov	r4, r0
 80011b6:	460d      	mov	r5, r1
 80011b8:	4b68      	ldr	r3, [pc, #416]	; (800135c <acc+0x25c>)
 80011ba:	ed93 7a00 	vldr	s14, [r3]
 80011be:	4b67      	ldr	r3, [pc, #412]	; (800135c <acc+0x25c>)
 80011c0:	edd3 7a00 	vldr	s15, [r3]
 80011c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011c8:	4b66      	ldr	r3, [pc, #408]	; (8001364 <acc+0x264>)
 80011ca:	edd3 6a00 	vldr	s13, [r3]
 80011ce:	4b65      	ldr	r3, [pc, #404]	; (8001364 <acc+0x264>)
 80011d0:	edd3 7a00 	vldr	s15, [r3]
 80011d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011dc:	ee17 0a90 	vmov	r0, s15
 80011e0:	f7ff f9d2 	bl	8000588 <__aeabi_f2d>
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	ec43 2b10 	vmov	d0, r2, r3
 80011ec:	f009 fe3a 	bl	800ae64 <sqrt>
 80011f0:	eeb0 7a40 	vmov.f32	s14, s0
 80011f4:	eef0 7a60 	vmov.f32	s15, s1
 80011f8:	eeb0 1a47 	vmov.f32	s2, s14
 80011fc:	eef0 1a67 	vmov.f32	s3, s15
 8001200:	ec45 4b10 	vmov	d0, r4, r5
 8001204:	f009 fe2c 	bl	800ae60 <atan2>
 8001208:	ec53 2b10 	vmov	r2, r3, d0
 800120c:	4610      	mov	r0, r2
 800120e:	4619      	mov	r1, r3
 8001210:	f7ff fd0a 	bl	8000c28 <__aeabi_d2f>
 8001214:	4603      	mov	r3, r0
 8001216:	4a54      	ldr	r2, [pc, #336]	; (8001368 <acc+0x268>)
 8001218:	6013      	str	r3, [r2, #0]
    roll = atan2 (gx,gz);
 800121a:	4b50      	ldr	r3, [pc, #320]	; (800135c <acc+0x25c>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff f9b2 	bl	8000588 <__aeabi_f2d>
 8001224:	4604      	mov	r4, r0
 8001226:	460d      	mov	r5, r1
 8001228:	4b4e      	ldr	r3, [pc, #312]	; (8001364 <acc+0x264>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff f9ab 	bl	8000588 <__aeabi_f2d>
 8001232:	4602      	mov	r2, r0
 8001234:	460b      	mov	r3, r1
 8001236:	ec43 2b11 	vmov	d1, r2, r3
 800123a:	ec45 4b10 	vmov	d0, r4, r5
 800123e:	f009 fe0f 	bl	800ae60 <atan2>
 8001242:	ec53 2b10 	vmov	r2, r3, d0
 8001246:	4610      	mov	r0, r2
 8001248:	4619      	mov	r1, r3
 800124a:	f7ff fced 	bl	8000c28 <__aeabi_d2f>
 800124e:	4603      	mov	r3, r0
 8001250:	4a46      	ldr	r2, [pc, #280]	; (800136c <acc+0x26c>)
 8001252:	6013      	str	r3, [r2, #0]
    yaw = atan2(gx,gy);
 8001254:	4b41      	ldr	r3, [pc, #260]	; (800135c <acc+0x25c>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff f995 	bl	8000588 <__aeabi_f2d>
 800125e:	4604      	mov	r4, r0
 8001260:	460d      	mov	r5, r1
 8001262:	4b3f      	ldr	r3, [pc, #252]	; (8001360 <acc+0x260>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff f98e 	bl	8000588 <__aeabi_f2d>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	ec43 2b11 	vmov	d1, r2, r3
 8001274:	ec45 4b10 	vmov	d0, r4, r5
 8001278:	f009 fdf2 	bl	800ae60 <atan2>
 800127c:	ec53 2b10 	vmov	r2, r3, d0
 8001280:	4610      	mov	r0, r2
 8001282:	4619      	mov	r1, r3
 8001284:	f7ff fcd0 	bl	8000c28 <__aeabi_d2f>
 8001288:	4603      	mov	r3, r0
 800128a:	4a39      	ldr	r2, [pc, #228]	; (8001370 <acc+0x270>)
 800128c:	6013      	str	r3, [r2, #0]

    // converting radian to degree
    de = roll*180/3.14;
 800128e:	4b37      	ldr	r3, [pc, #220]	; (800136c <acc+0x26c>)
 8001290:	edd3 7a00 	vldr	s15, [r3]
 8001294:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8001374 <acc+0x274>
 8001298:	ee67 7a87 	vmul.f32	s15, s15, s14
 800129c:	ee17 0a90 	vmov	r0, s15
 80012a0:	f7ff f972 	bl	8000588 <__aeabi_f2d>
 80012a4:	a328      	add	r3, pc, #160	; (adr r3, 8001348 <acc+0x248>)
 80012a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012aa:	f7ff faef 	bl	800088c <__aeabi_ddiv>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	4610      	mov	r0, r2
 80012b4:	4619      	mov	r1, r3
 80012b6:	f7ff fcb7 	bl	8000c28 <__aeabi_d2f>
 80012ba:	4603      	mov	r3, r0
 80012bc:	4a2e      	ldr	r2, [pc, #184]	; (8001378 <acc+0x278>)
 80012be:	6013      	str	r3, [r2, #0]
    de1  = (pitch-0.0010)*180/3.14;
 80012c0:	4b29      	ldr	r3, [pc, #164]	; (8001368 <acc+0x268>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff f95f 	bl	8000588 <__aeabi_f2d>
 80012ca:	a321      	add	r3, pc, #132	; (adr r3, 8001350 <acc+0x250>)
 80012cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d0:	f7fe fffa 	bl	80002c8 <__aeabi_dsub>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	4610      	mov	r0, r2
 80012da:	4619      	mov	r1, r3
 80012dc:	f04f 0200 	mov.w	r2, #0
 80012e0:	4b26      	ldr	r3, [pc, #152]	; (800137c <acc+0x27c>)
 80012e2:	f7ff f9a9 	bl	8000638 <__aeabi_dmul>
 80012e6:	4602      	mov	r2, r0
 80012e8:	460b      	mov	r3, r1
 80012ea:	4610      	mov	r0, r2
 80012ec:	4619      	mov	r1, r3
 80012ee:	a316      	add	r3, pc, #88	; (adr r3, 8001348 <acc+0x248>)
 80012f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f4:	f7ff faca 	bl	800088c <__aeabi_ddiv>
 80012f8:	4602      	mov	r2, r0
 80012fa:	460b      	mov	r3, r1
 80012fc:	4610      	mov	r0, r2
 80012fe:	4619      	mov	r1, r3
 8001300:	f7ff fc92 	bl	8000c28 <__aeabi_d2f>
 8001304:	4603      	mov	r3, r0
 8001306:	4a1e      	ldr	r2, [pc, #120]	; (8001380 <acc+0x280>)
 8001308:	6013      	str	r3, [r2, #0]
    de2  = (yaw)*180/3.14;
 800130a:	4b19      	ldr	r3, [pc, #100]	; (8001370 <acc+0x270>)
 800130c:	edd3 7a00 	vldr	s15, [r3]
 8001310:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001374 <acc+0x274>
 8001314:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001318:	ee17 0a90 	vmov	r0, s15
 800131c:	f7ff f934 	bl	8000588 <__aeabi_f2d>
 8001320:	a309      	add	r3, pc, #36	; (adr r3, 8001348 <acc+0x248>)
 8001322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001326:	f7ff fab1 	bl	800088c <__aeabi_ddiv>
 800132a:	4602      	mov	r2, r0
 800132c:	460b      	mov	r3, r1
 800132e:	4610      	mov	r0, r2
 8001330:	4619      	mov	r1, r3
 8001332:	f7ff fc79 	bl	8000c28 <__aeabi_d2f>
 8001336:	4603      	mov	r3, r0
 8001338:	4a12      	ldr	r2, [pc, #72]	; (8001384 <acc+0x284>)
 800133a:	6013      	str	r3, [r2, #0]


}
 800133c:	bf00      	nop
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bdb0      	pop	{r4, r5, r7, pc}
 8001344:	f3af 8000 	nop.w
 8001348:	51eb851f 	.word	0x51eb851f
 800134c:	40091eb8 	.word	0x40091eb8
 8001350:	d2f1a9fc 	.word	0xd2f1a9fc
 8001354:	3f50624d 	.word	0x3f50624d
 8001358:	40d00000 	.word	0x40d00000
 800135c:	20000348 	.word	0x20000348
 8001360:	2000034c 	.word	0x2000034c
 8001364:	20000350 	.word	0x20000350
 8001368:	20000330 	.word	0x20000330
 800136c:	20000334 	.word	0x20000334
 8001370:	20000338 	.word	0x20000338
 8001374:	43340000 	.word	0x43340000
 8001378:	20000340 	.word	0x20000340
 800137c:	40668000 	.word	0x40668000
 8001380:	2000033c 	.word	0x2000033c
 8001384:	20000344 	.word	0x20000344

08001388 <gyro>:

float  gyrox,gyroy,gyroz; // gyro variables

void gyro(){
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
	  uint8_t s[6];
	  mpu6050gyro(&s);
 800138e:	1d3b      	adds	r3, r7, #4
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff fe88 	bl	80010a6 <mpu6050gyro>

	  // getting gyro values
	  int16_t gyrox1  = (int16_t) (s[0]<<8| s[1]);
 8001396:	793b      	ldrb	r3, [r7, #4]
 8001398:	021b      	lsls	r3, r3, #8
 800139a:	b21a      	sxth	r2, r3
 800139c:	797b      	ldrb	r3, [r7, #5]
 800139e:	b21b      	sxth	r3, r3
 80013a0:	4313      	orrs	r3, r2
 80013a2:	81fb      	strh	r3, [r7, #14]
		       gyrox = (gyrox1/131.0);
 80013a4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff f8db 	bl	8000564 <__aeabi_i2d>
 80013ae:	a324      	add	r3, pc, #144	; (adr r3, 8001440 <gyro+0xb8>)
 80013b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b4:	f7ff fa6a 	bl	800088c <__aeabi_ddiv>
 80013b8:	4602      	mov	r2, r0
 80013ba:	460b      	mov	r3, r1
 80013bc:	4610      	mov	r0, r2
 80013be:	4619      	mov	r1, r3
 80013c0:	f7ff fc32 	bl	8000c28 <__aeabi_d2f>
 80013c4:	4603      	mov	r3, r0
 80013c6:	4a20      	ldr	r2, [pc, #128]	; (8001448 <gyro+0xc0>)
 80013c8:	6013      	str	r3, [r2, #0]
	  int16_t gyroy1  = (int16_t) (s[2]<<8| s[3]);
 80013ca:	79bb      	ldrb	r3, [r7, #6]
 80013cc:	021b      	lsls	r3, r3, #8
 80013ce:	b21a      	sxth	r2, r3
 80013d0:	79fb      	ldrb	r3, [r7, #7]
 80013d2:	b21b      	sxth	r3, r3
 80013d4:	4313      	orrs	r3, r2
 80013d6:	81bb      	strh	r3, [r7, #12]
		       gyroy = gyroy1/131.0;
 80013d8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff f8c1 	bl	8000564 <__aeabi_i2d>
 80013e2:	a317      	add	r3, pc, #92	; (adr r3, 8001440 <gyro+0xb8>)
 80013e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e8:	f7ff fa50 	bl	800088c <__aeabi_ddiv>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	4610      	mov	r0, r2
 80013f2:	4619      	mov	r1, r3
 80013f4:	f7ff fc18 	bl	8000c28 <__aeabi_d2f>
 80013f8:	4603      	mov	r3, r0
 80013fa:	4a14      	ldr	r2, [pc, #80]	; (800144c <gyro+0xc4>)
 80013fc:	6013      	str	r3, [r2, #0]
	  int16_t gyroz1  = (int16_t) (s[4]<<8| s[5]);
 80013fe:	7a3b      	ldrb	r3, [r7, #8]
 8001400:	021b      	lsls	r3, r3, #8
 8001402:	b21a      	sxth	r2, r3
 8001404:	7a7b      	ldrb	r3, [r7, #9]
 8001406:	b21b      	sxth	r3, r3
 8001408:	4313      	orrs	r3, r2
 800140a:	817b      	strh	r3, [r7, #10]
		       gyroz = gyroz1/131.0;
 800140c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff f8a7 	bl	8000564 <__aeabi_i2d>
 8001416:	a30a      	add	r3, pc, #40	; (adr r3, 8001440 <gyro+0xb8>)
 8001418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141c:	f7ff fa36 	bl	800088c <__aeabi_ddiv>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	4610      	mov	r0, r2
 8001426:	4619      	mov	r1, r3
 8001428:	f7ff fbfe 	bl	8000c28 <__aeabi_d2f>
 800142c:	4603      	mov	r3, r0
 800142e:	4a08      	ldr	r2, [pc, #32]	; (8001450 <gyro+0xc8>)
 8001430:	6013      	str	r3, [r2, #0]
}
 8001432:	bf00      	nop
 8001434:	3710      	adds	r7, #16
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	f3af 8000 	nop.w
 8001440:	00000000 	.word	0x00000000
 8001444:	40606000 	.word	0x40606000
 8001448:	20000354 	.word	0x20000354
 800144c:	20000358 	.word	0x20000358
 8001450:	2000035c 	.word	0x2000035c

08001454 <kalman>:

float dout [2]; // Output of Kalman filters

                     //       Kalman Filter         //

void kalman(float kalman ,float uncertanity, float angleinput,float measurement ,float elapsed){
 8001454:	b480      	push	{r7}
 8001456:	b089      	sub	sp, #36	; 0x24
 8001458:	af00      	add	r7, sp, #0
 800145a:	ed87 0a05 	vstr	s0, [r7, #20]
 800145e:	edc7 0a04 	vstr	s1, [r7, #16]
 8001462:	ed87 1a03 	vstr	s2, [r7, #12]
 8001466:	edc7 1a02 	vstr	s3, [r7, #8]
 800146a:	ed87 2a01 	vstr	s4, [r7, #4]
	 kalman = kalman +((elapsed/1000)*angleinput);
 800146e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001472:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8001528 <kalman+0xd4>
 8001476:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800147a:	edd7 7a03 	vldr	s15, [r7, #12]
 800147e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001482:	ed97 7a05 	vldr	s14, [r7, #20]
 8001486:	ee77 7a27 	vadd.f32	s15, s14, s15
 800148a:	edc7 7a05 	vstr	s15, [r7, #20]
	 uncertanity = uncertanity + ((elapsed/1000)*((elapsed/1000)*16));
 800148e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001492:	eddf 6a25 	vldr	s13, [pc, #148]	; 8001528 <kalman+0xd4>
 8001496:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800149a:	edd7 6a01 	vldr	s13, [r7, #4]
 800149e:	ed9f 6a22 	vldr	s12, [pc, #136]	; 8001528 <kalman+0xd4>
 80014a2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80014a6:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80014aa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80014ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014b2:	ed97 7a04 	vldr	s14, [r7, #16]
 80014b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014ba:	edc7 7a04 	vstr	s15, [r7, #16]
	 float kalmangain = uncertanity/(uncertanity+(9));
 80014be:	edd7 7a04 	vldr	s15, [r7, #16]
 80014c2:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 80014c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80014ca:	edd7 6a04 	vldr	s13, [r7, #16]
 80014ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014d2:	edc7 7a07 	vstr	s15, [r7, #28]
	 kalman = kalman + kalmangain*(measurement - kalman);
 80014d6:	ed97 7a02 	vldr	s14, [r7, #8]
 80014da:	edd7 7a05 	vldr	s15, [r7, #20]
 80014de:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014e2:	edd7 7a07 	vldr	s15, [r7, #28]
 80014e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ea:	ed97 7a05 	vldr	s14, [r7, #20]
 80014ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014f2:	edc7 7a05 	vstr	s15, [r7, #20]
	 uncertanity = (1-kalmangain)*uncertanity;
 80014f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80014fa:	edd7 7a07 	vldr	s15, [r7, #28]
 80014fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001502:	ed97 7a04 	vldr	s14, [r7, #16]
 8001506:	ee67 7a27 	vmul.f32	s15, s14, s15
 800150a:	edc7 7a04 	vstr	s15, [r7, #16]
	 dout[0] = kalman;
 800150e:	4a07      	ldr	r2, [pc, #28]	; (800152c <kalman+0xd8>)
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	6013      	str	r3, [r2, #0]
	 dout[1] = uncertanity;
 8001514:	4a05      	ldr	r2, [pc, #20]	; (800152c <kalman+0xd8>)
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	6053      	str	r3, [r2, #4]
}
 800151a:	bf00      	nop
 800151c:	3724      	adds	r7, #36	; 0x24
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	447a0000 	.word	0x447a0000
 800152c:	20000360 	.word	0x20000360

08001530 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	f5ad 7d0a 	sub.w	sp, sp, #552	; 0x228
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	float gyroxangle,gyroyangle,gyrozangle;
	   HAL_Init();
 8001538:	f001 f916 	bl	8002768 <HAL_Init>
	   SystemClock_Config();
 800153c:	f000 fc34 	bl	8001da8 <SystemClock_Config>
	   MX_GPIO_Init();
 8001540:	f000 fde2 	bl	8002108 <MX_GPIO_Init>
	   MX_USART2_UART_Init();
 8001544:	f000 fd96 	bl	8002074 <MX_USART2_UART_Init>
	   MX_TIM6_Init();
 8001548:	f000 fd5e 	bl	8002008 <MX_TIM6_Init>
//dis(0);

for(int i=0;i<2000;i++){
 800154c:	2300      	movs	r3, #0
 800154e:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8001552:	e021      	b.n	8001598 <main+0x68>
	gyro();
 8001554:	f7ff ff18 	bl	8001388 <gyro>
	gyroxangle = gyroxangle+gyrox;
 8001558:	4b3c      	ldr	r3, [pc, #240]	; (800164c <main+0x11c>)
 800155a:	edd3 7a00 	vldr	s15, [r3]
 800155e:	ed97 7a89 	vldr	s14, [r7, #548]	; 0x224
 8001562:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001566:	edc7 7a89 	vstr	s15, [r7, #548]	; 0x224
	gyroyangle = gyroyangle+gyroy;
 800156a:	4b39      	ldr	r3, [pc, #228]	; (8001650 <main+0x120>)
 800156c:	edd3 7a00 	vldr	s15, [r3]
 8001570:	ed97 7a88 	vldr	s14, [r7, #544]	; 0x220
 8001574:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001578:	edc7 7a88 	vstr	s15, [r7, #544]	; 0x220
	gyrozangle = gyrozangle+gyroz;
 800157c:	4b35      	ldr	r3, [pc, #212]	; (8001654 <main+0x124>)
 800157e:	edd3 7a00 	vldr	s15, [r3]
 8001582:	ed97 7a87 	vldr	s14, [r7, #540]	; 0x21c
 8001586:	ee77 7a27 	vadd.f32	s15, s14, s15
 800158a:	edc7 7a87 	vstr	s15, [r7, #540]	; 0x21c
for(int i=0;i<2000;i++){
 800158e:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8001592:	3301      	adds	r3, #1
 8001594:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8001598:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800159c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80015a0:	dbd8      	blt.n	8001554 <main+0x24>


}

gyroxangle = gyroxangle/2000;
 80015a2:	ed97 7a89 	vldr	s14, [r7, #548]	; 0x224
 80015a6:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8001658 <main+0x128>
 80015aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ae:	edc7 7a89 	vstr	s15, [r7, #548]	; 0x224
gyroyangle = gyroyangle/2000;
 80015b2:	ed97 7a88 	vldr	s14, [r7, #544]	; 0x220
 80015b6:	eddf 6a28 	vldr	s13, [pc, #160]	; 8001658 <main+0x128>
 80015ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015be:	edc7 7a88 	vstr	s15, [r7, #544]	; 0x220
gyrozangle = gyrozangle/2000;
 80015c2:	ed97 7a87 	vldr	s14, [r7, #540]	; 0x21c
 80015c6:	eddf 6a24 	vldr	s13, [pc, #144]	; 8001658 <main+0x128>
 80015ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ce:	edc7 7a87 	vstr	s15, [r7, #540]	; 0x21c
char q1[90];
char q2[90];
char s[6];
int degree1;
int avg;
float k=0.8;
 80015d2:	4b22      	ldr	r3, [pc, #136]	; (800165c <main+0x12c>)
 80015d4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015d8:	f001 f8c6 	bl	8002768 <HAL_Init>
  /* USER CODE BEGIN Init */
//int32_t n = HAL_GetTick();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015dc:	f000 fbe4 	bl	8001da8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
 uint32_t kck = HAL_GetTickFreq();
 80015e0:	f001 f928 	bl	8002834 <HAL_GetTickFreq>
 80015e4:	4603      	mov	r3, r0
 80015e6:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015ea:	f000 fd8d 	bl	8002108 <MX_GPIO_Init>
  MX_DMA_Init();
 80015ee:	f000 fd6b 	bl	80020c8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80015f2:	f000 fd3f 	bl	8002074 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 80015f6:	f000 fd07 	bl	8002008 <MX_TIM6_Init>
  MX_ADC1_Init();
 80015fa:	f000 fc43 	bl	8001e84 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_InitTick(10);
 80015fe:	200a      	movs	r0, #10
 8001600:	f001 f8d4 	bl	80027ac <HAL_InitTick>


 /* USER CODE BEGIN Init */
float gx ;
float kalpitch  = 0;
 8001604:	f04f 0300 	mov.w	r3, #0
 8001608:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
float kalpitch1 = 0;
 800160c:	f04f 0300 	mov.w	r3, #0
 8001610:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
float kalpitch2 = 0;
 8001614:	f04f 0300 	mov.w	r3, #0
 8001618:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
float kalroll =0;
 800161c:	f04f 0300 	mov.w	r3, #0
 8001620:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
float kalyaw = 0;
 8001624:	f04f 0300 	mov.w	r3, #0
 8001628:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
int  uncertain = 4;
 800162c:	2304      	movs	r3, #4
 800162e:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
int uncertainroll = 4;
 8001632:	2304      	movs	r3, #4
 8001634:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
int uncertainyaw = 0;
 8001638:	2300      	movs	r3, #0
 800163a:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t cmp=0;
 800163e:	2300      	movs	r3, #0
 8001640:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
  int high[9];

  float degeer[9];


  for (int i=0;i<2000;i++){
 8001644:	2300      	movs	r3, #0
 8001646:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 800164a:	e1b3      	b.n	80019b4 <main+0x484>
 800164c:	20000354 	.word	0x20000354
 8001650:	20000358 	.word	0x20000358
 8001654:	2000035c 	.word	0x2000035c
 8001658:	44fa0000 	.word	0x44fa0000
 800165c:	3f4ccccd 	.word	0x3f4ccccd

  HAL_ADC_Start_DMA(&hadc1,&adc1, 9);
 8001660:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001664:	2209      	movs	r2, #9
 8001666:	4619      	mov	r1, r3
 8001668:	48d7      	ldr	r0, [pc, #860]	; (80019c8 <main+0x498>)
 800166a:	f001 fa43 	bl	8002af4 <HAL_ADC_Start_DMA>

   high[0] = adc1[0] + high[0];
 800166e:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001672:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001676:	881b      	ldrh	r3, [r3, #0]
 8001678:	461a      	mov	r2, r3
 800167a:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800167e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	441a      	add	r2, r3
 8001686:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800168a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800168e:	601a      	str	r2, [r3, #0]
   high[1] = adc1[1] + high[1];
 8001690:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001694:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001698:	885b      	ldrh	r3, [r3, #2]
 800169a:	461a      	mov	r2, r3
 800169c:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80016a0:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	441a      	add	r2, r3
 80016a8:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80016ac:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80016b0:	605a      	str	r2, [r3, #4]
   high[2] = adc1[2] + high[2];
 80016b2:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80016b6:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80016ba:	889b      	ldrh	r3, [r3, #4]
 80016bc:	461a      	mov	r2, r3
 80016be:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80016c2:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	441a      	add	r2, r3
 80016ca:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80016ce:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80016d2:	609a      	str	r2, [r3, #8]
   high[3] = adc1[3] + high[3];
 80016d4:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80016d8:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80016dc:	88db      	ldrh	r3, [r3, #6]
 80016de:	461a      	mov	r2, r3
 80016e0:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80016e4:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	441a      	add	r2, r3
 80016ec:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80016f0:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80016f4:	60da      	str	r2, [r3, #12]
   high[4] = adc1[4] + high[4];
 80016f6:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80016fa:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80016fe:	891b      	ldrh	r3, [r3, #8]
 8001700:	461a      	mov	r2, r3
 8001702:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001706:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800170a:	691b      	ldr	r3, [r3, #16]
 800170c:	441a      	add	r2, r3
 800170e:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001712:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001716:	611a      	str	r2, [r3, #16]
   high[5] = adc1[5] + high[5];
 8001718:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800171c:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001720:	895b      	ldrh	r3, [r3, #10]
 8001722:	461a      	mov	r2, r3
 8001724:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001728:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800172c:	695b      	ldr	r3, [r3, #20]
 800172e:	441a      	add	r2, r3
 8001730:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001734:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001738:	615a      	str	r2, [r3, #20]
   high[6] = adc1[6] + high[6];
 800173a:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800173e:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001742:	899b      	ldrh	r3, [r3, #12]
 8001744:	461a      	mov	r2, r3
 8001746:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800174a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800174e:	699b      	ldr	r3, [r3, #24]
 8001750:	441a      	add	r2, r3
 8001752:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001756:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800175a:	619a      	str	r2, [r3, #24]
   high[7] = adc1[7] + high[7];
 800175c:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001760:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001764:	89db      	ldrh	r3, [r3, #14]
 8001766:	461a      	mov	r2, r3
 8001768:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800176c:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	441a      	add	r2, r3
 8001774:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001778:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800177c:	61da      	str	r2, [r3, #28]
   high[8] = adc1[8] + high[8];
 800177e:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001782:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001786:	8a1b      	ldrh	r3, [r3, #16]
 8001788:	461a      	mov	r2, r3
 800178a:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800178e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001792:	6a1b      	ldr	r3, [r3, #32]
 8001794:	441a      	add	r2, r3
 8001796:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800179a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800179e:	621a      	str	r2, [r3, #32]

  h[0] = (adc1[0]/90)+h[0];
 80017a0:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80017a4:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80017a8:	881b      	ldrh	r3, [r3, #0]
 80017aa:	085b      	lsrs	r3, r3, #1
 80017ac:	4a87      	ldr	r2, [pc, #540]	; (80019cc <main+0x49c>)
 80017ae:	fba2 2303 	umull	r2, r3, r2, r3
 80017b2:	095b      	lsrs	r3, r3, #5
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	ee07 3a90 	vmov	s15, r3
 80017ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017be:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80017c2:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80017c6:	edd3 7a00 	vldr	s15, [r3]
 80017ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017ce:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80017d2:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80017d6:	edc3 7a00 	vstr	s15, [r3]
  h[1] = (adc1[1]/90)+h[1];
 80017da:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80017de:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80017e2:	885b      	ldrh	r3, [r3, #2]
 80017e4:	085b      	lsrs	r3, r3, #1
 80017e6:	4a79      	ldr	r2, [pc, #484]	; (80019cc <main+0x49c>)
 80017e8:	fba2 2303 	umull	r2, r3, r2, r3
 80017ec:	095b      	lsrs	r3, r3, #5
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	ee07 3a90 	vmov	s15, r3
 80017f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017f8:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80017fc:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001800:	edd3 7a01 	vldr	s15, [r3, #4]
 8001804:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001808:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800180c:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001810:	edc3 7a01 	vstr	s15, [r3, #4]
  h[2] = (adc1[2]/90)+h[2];
 8001814:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001818:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 800181c:	889b      	ldrh	r3, [r3, #4]
 800181e:	085b      	lsrs	r3, r3, #1
 8001820:	4a6a      	ldr	r2, [pc, #424]	; (80019cc <main+0x49c>)
 8001822:	fba2 2303 	umull	r2, r3, r2, r3
 8001826:	095b      	lsrs	r3, r3, #5
 8001828:	b29b      	uxth	r3, r3
 800182a:	ee07 3a90 	vmov	s15, r3
 800182e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001832:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001836:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 800183a:	edd3 7a02 	vldr	s15, [r3, #8]
 800183e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001842:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001846:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 800184a:	edc3 7a02 	vstr	s15, [r3, #8]
  h[3] = (adc1[3]/90)+h[3];
 800184e:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001852:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001856:	88db      	ldrh	r3, [r3, #6]
 8001858:	085b      	lsrs	r3, r3, #1
 800185a:	4a5c      	ldr	r2, [pc, #368]	; (80019cc <main+0x49c>)
 800185c:	fba2 2303 	umull	r2, r3, r2, r3
 8001860:	095b      	lsrs	r3, r3, #5
 8001862:	b29b      	uxth	r3, r3
 8001864:	ee07 3a90 	vmov	s15, r3
 8001868:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800186c:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001870:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001874:	edd3 7a03 	vldr	s15, [r3, #12]
 8001878:	ee77 7a27 	vadd.f32	s15, s14, s15
 800187c:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001880:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001884:	edc3 7a03 	vstr	s15, [r3, #12]
  h[4] = (adc1[4]/90)+h[4];
 8001888:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800188c:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001890:	891b      	ldrh	r3, [r3, #8]
 8001892:	085b      	lsrs	r3, r3, #1
 8001894:	4a4d      	ldr	r2, [pc, #308]	; (80019cc <main+0x49c>)
 8001896:	fba2 2303 	umull	r2, r3, r2, r3
 800189a:	095b      	lsrs	r3, r3, #5
 800189c:	b29b      	uxth	r3, r3
 800189e:	ee07 3a90 	vmov	s15, r3
 80018a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018a6:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80018aa:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80018ae:	edd3 7a04 	vldr	s15, [r3, #16]
 80018b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018b6:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80018ba:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80018be:	edc3 7a04 	vstr	s15, [r3, #16]
  h[5] = (adc1[5]/90)+h[5];
 80018c2:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80018c6:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80018ca:	895b      	ldrh	r3, [r3, #10]
 80018cc:	085b      	lsrs	r3, r3, #1
 80018ce:	4a3f      	ldr	r2, [pc, #252]	; (80019cc <main+0x49c>)
 80018d0:	fba2 2303 	umull	r2, r3, r2, r3
 80018d4:	095b      	lsrs	r3, r3, #5
 80018d6:	b29b      	uxth	r3, r3
 80018d8:	ee07 3a90 	vmov	s15, r3
 80018dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018e0:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80018e4:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80018e8:	edd3 7a05 	vldr	s15, [r3, #20]
 80018ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018f0:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80018f4:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80018f8:	edc3 7a05 	vstr	s15, [r3, #20]
  h[6] = (adc1[6]/90)+h[6];
 80018fc:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001900:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001904:	899b      	ldrh	r3, [r3, #12]
 8001906:	085b      	lsrs	r3, r3, #1
 8001908:	4a30      	ldr	r2, [pc, #192]	; (80019cc <main+0x49c>)
 800190a:	fba2 2303 	umull	r2, r3, r2, r3
 800190e:	095b      	lsrs	r3, r3, #5
 8001910:	b29b      	uxth	r3, r3
 8001912:	ee07 3a90 	vmov	s15, r3
 8001916:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800191a:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800191e:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001922:	edd3 7a06 	vldr	s15, [r3, #24]
 8001926:	ee77 7a27 	vadd.f32	s15, s14, s15
 800192a:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800192e:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001932:	edc3 7a06 	vstr	s15, [r3, #24]
  h[7] = (adc1[7]/90)+h[7];
 8001936:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800193a:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 800193e:	89db      	ldrh	r3, [r3, #14]
 8001940:	085b      	lsrs	r3, r3, #1
 8001942:	4a22      	ldr	r2, [pc, #136]	; (80019cc <main+0x49c>)
 8001944:	fba2 2303 	umull	r2, r3, r2, r3
 8001948:	095b      	lsrs	r3, r3, #5
 800194a:	b29b      	uxth	r3, r3
 800194c:	ee07 3a90 	vmov	s15, r3
 8001950:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001954:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001958:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 800195c:	edd3 7a07 	vldr	s15, [r3, #28]
 8001960:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001964:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001968:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 800196c:	edc3 7a07 	vstr	s15, [r3, #28]
  h[8] = (adc1[8]/90)+h[8];
 8001970:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001974:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001978:	8a1b      	ldrh	r3, [r3, #16]
 800197a:	085b      	lsrs	r3, r3, #1
 800197c:	4a13      	ldr	r2, [pc, #76]	; (80019cc <main+0x49c>)
 800197e:	fba2 2303 	umull	r2, r3, r2, r3
 8001982:	095b      	lsrs	r3, r3, #5
 8001984:	b29b      	uxth	r3, r3
 8001986:	ee07 3a90 	vmov	s15, r3
 800198a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800198e:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001992:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001996:	edd3 7a08 	vldr	s15, [r3, #32]
 800199a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800199e:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80019a2:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80019a6:	edc3 7a08 	vstr	s15, [r3, #32]
  for (int i=0;i<2000;i++){
 80019aa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80019ae:	3301      	adds	r3, #1
 80019b0:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 80019b4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80019b8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80019bc:	f6ff ae50 	blt.w	8001660 <main+0x130>

  }

for(int i=0;i<9;i++){
 80019c0:	2300      	movs	r3, #0
 80019c2:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 80019c6:	e036      	b.n	8001a36 <main+0x506>
 80019c8:	200001fc 	.word	0x200001fc
 80019cc:	b60b60b7 	.word	0xb60b60b7
	high[i] = high[i]/2000;
 80019d0:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80019d4:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80019d8:	f8d7 21f8 	ldr.w	r2, [r7, #504]	; 0x1f8
 80019dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019e0:	4abf      	ldr	r2, [pc, #764]	; (8001ce0 <main+0x7b0>)
 80019e2:	fb82 1203 	smull	r1, r2, r2, r3
 80019e6:	11d2      	asrs	r2, r2, #7
 80019e8:	17db      	asrs	r3, r3, #31
 80019ea:	1ad1      	subs	r1, r2, r3
 80019ec:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80019f0:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80019f4:	f8d7 21f8 	ldr.w	r2, [r7, #504]	; 0x1f8
 80019f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	h[i] = h[i]/2000;
 80019fc:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001a00:	f5a3 72e4 	sub.w	r2, r3, #456	; 0x1c8
 8001a04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	4413      	add	r3, r2
 8001a0c:	ed93 7a00 	vldr	s14, [r3]
 8001a10:	eddf 6ab4 	vldr	s13, [pc, #720]	; 8001ce4 <main+0x7b4>
 8001a14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a18:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001a1c:	f5a3 72e4 	sub.w	r2, r3, #456	; 0x1c8
 8001a20:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	4413      	add	r3, r2
 8001a28:	edc3 7a00 	vstr	s15, [r3]
for(int i=0;i<9;i++){
 8001a2c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a30:	3301      	adds	r3, #1
 8001a32:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 8001a36:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a3a:	2b08      	cmp	r3, #8
 8001a3c:	ddc8      	ble.n	80019d0 <main+0x4a0>
}

  while (1)
  {

uint32_t n=0;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
n = HAL_GetTick();
 8001a44:	f7ff faf8 	bl	8001038 <HAL_GetTick>
 8001a48:	f8c7 01d4 	str.w	r0, [r7, #468]	; 0x1d4
float elapsed = n- cmp;
 8001a4c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001a50:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	ee07 3a90 	vmov	s15, r3
 8001a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a5e:	edc7 7a74 	vstr	s15, [r7, #464]	; 0x1d0

float mul[3];
float mulgyro[3];
int prev;
	         for(int i=0;i<1;i++){
 8001a62:	2300      	movs	r3, #0
 8001a64:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
 8001a68:	e0f0      	b.n	8001c4c <main+0x71c>





if(i==0){
 8001a6a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	f040 80e7 	bne.w	8001c42 <main+0x712>

	          	     	     acc();
 8001a74:	f7ff fb44 	bl	8001100 <acc>
	          	  	       	 mul[0] = de;
 8001a78:	4b9b      	ldr	r3, [pc, #620]	; (8001ce8 <main+0x7b8>)
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001a80:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8001a84:	601a      	str	r2, [r3, #0]
                             mul[1] = de1;
 8001a86:	4b99      	ldr	r3, [pc, #612]	; (8001cec <main+0x7bc>)
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001a8e:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8001a92:	605a      	str	r2, [r3, #4]
                             mul[2] = de2;
 8001a94:	4b96      	ldr	r3, [pc, #600]	; (8001cf0 <main+0x7c0>)
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001a9c:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8001aa0:	609a      	str	r2, [r3, #8]

                             gyro();
 8001aa2:	f7ff fc71 	bl	8001388 <gyro>
	          	   	         mulgyro[0] = gyrox-gyroxangle;
 8001aa6:	4b93      	ldr	r3, [pc, #588]	; (8001cf4 <main+0x7c4>)
 8001aa8:	ed93 7a00 	vldr	s14, [r3]
 8001aac:	edd7 7a89 	vldr	s15, [r7, #548]	; 0x224
 8001ab0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ab4:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001ab8:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 8001abc:	edc3 7a00 	vstr	s15, [r3]
	                 	     mulgyro[1] = gyroy-gyroyangle;
 8001ac0:	4b8d      	ldr	r3, [pc, #564]	; (8001cf8 <main+0x7c8>)
 8001ac2:	ed93 7a00 	vldr	s14, [r3]
 8001ac6:	edd7 7a88 	vldr	s15, [r7, #544]	; 0x220
 8001aca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ace:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001ad2:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 8001ad6:	edc3 7a01 	vstr	s15, [r3, #4]
	          	             mulgyro[2] = gyroz-gyrozangle;
 8001ada:	4b88      	ldr	r3, [pc, #544]	; (8001cfc <main+0x7cc>)
 8001adc:	ed93 7a00 	vldr	s14, [r3]
 8001ae0:	edd7 7a87 	vldr	s15, [r7, #540]	; 0x21c
 8001ae4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ae8:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001aec:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 8001af0:	edc3 7a02 	vstr	s15, [r3, #8]


                  kalman ( kalpitch, uncertain, mulgyro[0], mul[1],elapsed);
 8001af4:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8001af8:	ee07 3a90 	vmov	s15, r3
 8001afc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b00:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001b04:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 8001b08:	ed93 7a00 	vldr	s14, [r3]
 8001b0c:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001b10:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8001b14:	edd3 6a01 	vldr	s13, [r3, #4]
 8001b18:	ed97 2a74 	vldr	s4, [r7, #464]	; 0x1d0
 8001b1c:	eef0 1a66 	vmov.f32	s3, s13
 8001b20:	eeb0 1a47 	vmov.f32	s2, s14
 8001b24:	eef0 0a67 	vmov.f32	s1, s15
 8001b28:	ed97 0a85 	vldr	s0, [r7, #532]	; 0x214
 8001b2c:	f7ff fc92 	bl	8001454 <kalman>
                  kalpitch = dout[0];
 8001b30:	4b73      	ldr	r3, [pc, #460]	; (8001d00 <main+0x7d0>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
                  uncertain = dout[1];
 8001b38:	4b71      	ldr	r3, [pc, #452]	; (8001d00 <main+0x7d0>)
 8001b3a:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b42:	ee17 3a90 	vmov	r3, s15
 8001b46:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
                  kalman(kalroll, uncertainroll, mulgyro[1], mul[0], elapsed);
 8001b4a:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8001b4e:	ee07 3a90 	vmov	s15, r3
 8001b52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b56:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001b5a:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 8001b5e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b62:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001b66:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8001b6a:	edd3 6a00 	vldr	s13, [r3]
 8001b6e:	ed97 2a74 	vldr	s4, [r7, #464]	; 0x1d0
 8001b72:	eef0 1a66 	vmov.f32	s3, s13
 8001b76:	eeb0 1a47 	vmov.f32	s2, s14
 8001b7a:	eef0 0a67 	vmov.f32	s1, s15
 8001b7e:	ed97 0a84 	vldr	s0, [r7, #528]	; 0x210
 8001b82:	f7ff fc67 	bl	8001454 <kalman>
                  kalroll = dout[0];
 8001b86:	4b5e      	ldr	r3, [pc, #376]	; (8001d00 <main+0x7d0>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
                  uncertainroll = dout[1];
 8001b8e:	4b5c      	ldr	r3, [pc, #368]	; (8001d00 <main+0x7d0>)
 8001b90:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b98:	ee17 3a90 	vmov	r3, s15
 8001b9c:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
                  kalman(kalyaw, uncertainyaw, mulgyro[2], mul[2], elapsed);
 8001ba0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001ba4:	ee07 3a90 	vmov	s15, r3
 8001ba8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bac:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001bb0:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 8001bb4:	ed93 7a02 	vldr	s14, [r3, #8]
 8001bb8:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001bbc:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8001bc0:	edd3 6a02 	vldr	s13, [r3, #8]
 8001bc4:	ed97 2a74 	vldr	s4, [r7, #464]	; 0x1d0
 8001bc8:	eef0 1a66 	vmov.f32	s3, s13
 8001bcc:	eeb0 1a47 	vmov.f32	s2, s14
 8001bd0:	eef0 0a67 	vmov.f32	s1, s15
 8001bd4:	ed97 0a83 	vldr	s0, [r7, #524]	; 0x20c
 8001bd8:	f7ff fc3c 	bl	8001454 <kalman>
                  kalyaw = dout[0];
 8001bdc:	4b48      	ldr	r3, [pc, #288]	; (8001d00 <main+0x7d0>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
                  uncertainyaw = dout[1];
 8001be4:	4b46      	ldr	r3, [pc, #280]	; (8001d00 <main+0x7d0>)
 8001be6:	edd3 7a01 	vldr	s15, [r3, #4]
 8001bea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bee:	ee17 3a90 	vmov	r3, s15
 8001bf2:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200

                 yaw = kalyaw;
 8001bf6:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8001bfa:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
                 if (kalyaw >yaw){
 8001bfe:	ed97 7a83 	vldr	s14, [r7, #524]	; 0x20c
 8001c02:	edd7 7a73 	vldr	s15, [r7, #460]	; 0x1cc
 8001c06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c0e:	dd07      	ble.n	8001c20 <main+0x6f0>
                	 yawpos = kalyaw - yaw;
 8001c10:	ed97 7a83 	vldr	s14, [r7, #524]	; 0x20c
 8001c14:	edd7 7a73 	vldr	s15, [r7, #460]	; 0x1cc
 8001c18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c1c:	edc7 7a72 	vstr	s15, [r7, #456]	; 0x1c8
                 }
                 if (kalyaw<yaw){
 8001c20:	ed97 7a83 	vldr	s14, [r7, #524]	; 0x20c
 8001c24:	edd7 7a73 	vldr	s15, [r7, #460]	; 0x1cc
 8001c28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c30:	d507      	bpl.n	8001c42 <main+0x712>
                	 yawpos = yaw + kalyaw;
 8001c32:	ed97 7a73 	vldr	s14, [r7, #460]	; 0x1cc
 8001c36:	edd7 7a83 	vldr	s15, [r7, #524]	; 0x20c
 8001c3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c3e:	edc7 7a72 	vstr	s15, [r7, #456]	; 0x1c8
	         for(int i=0;i<1;i++){
 8001c42:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001c46:	3301      	adds	r3, #1
 8001c48:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
 8001c4c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	f77f af0a 	ble.w	8001a6a <main+0x53a>
	         }




	         HAL_ADC_Start_DMA(&hadc1,&adc1, 9);
 8001c56:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001c5a:	2209      	movs	r2, #9
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4829      	ldr	r0, [pc, #164]	; (8001d04 <main+0x7d4>)
 8001c60:	f000 ff48 	bl	8002af4 <HAL_ADC_Start_DMA>

	         for (int i=0;i<9;i++){
 8001c64:	2300      	movs	r3, #0
 8001c66:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8001c6a:	e030      	b.n	8001cce <main+0x79e>
	         degeer[i] = (adc1[i] - high[i])/h[i];
 8001c6c:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001c70:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001c74:	f8d7 21f0 	ldr.w	r2, [r7, #496]	; 0x1f0
 8001c78:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001c82:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001c86:	f8d7 21f0 	ldr.w	r2, [r7, #496]	; 0x1f0
 8001c8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c8e:	1acb      	subs	r3, r1, r3
 8001c90:	ee07 3a90 	vmov	s15, r3
 8001c94:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c98:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001c9c:	f5a3 72e4 	sub.w	r2, r3, #456	; 0x1c8
 8001ca0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	4413      	add	r3, r2
 8001ca8:	ed93 7a00 	vldr	s14, [r3]
 8001cac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cb0:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001cb4:	f5a3 7204 	sub.w	r2, r3, #528	; 0x210
 8001cb8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	4413      	add	r3, r2
 8001cc0:	edc3 7a00 	vstr	s15, [r3]
	         for (int i=0;i<9;i++){
 8001cc4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001cc8:	3301      	adds	r3, #1
 8001cca:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8001cce:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001cd2:	2b08      	cmp	r3, #8
 8001cd4:	ddca      	ble.n	8001c6c <main+0x73c>
	         }


//  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
//sprintf(q,"%d\r\n",a);
for (int i=0;i<9;i++){
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8001cdc:	e039      	b.n	8001d52 <main+0x822>
 8001cde:	bf00      	nop
 8001ce0:	10624dd3 	.word	0x10624dd3
 8001ce4:	44fa0000 	.word	0x44fa0000
 8001ce8:	20000340 	.word	0x20000340
 8001cec:	2000033c 	.word	0x2000033c
 8001cf0:	20000344 	.word	0x20000344
 8001cf4:	20000354 	.word	0x20000354
 8001cf8:	20000358 	.word	0x20000358
 8001cfc:	2000035c 	.word	0x2000035c
 8001d00:	20000360 	.word	0x20000360
 8001d04:	200001fc 	.word	0x200001fc
	  sprintf(q,"%.3f,",degeer[i]);
 8001d08:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001d0c:	f5a3 7204 	sub.w	r2, r3, #528	; 0x210
 8001d10:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	4413      	add	r3, r2
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7fe fc34 	bl	8000588 <__aeabi_f2d>
 8001d20:	4602      	mov	r2, r0
 8001d22:	460b      	mov	r3, r1
 8001d24:	f507 70b6 	add.w	r0, r7, #364	; 0x16c
 8001d28:	491b      	ldr	r1, [pc, #108]	; (8001d98 <main+0x868>)
 8001d2a:	f005 faa9 	bl	8007280 <siprintf>
  	  HAL_UART_Transmit(&huart2, q, strlen(q), 10);
 8001d2e:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7fe fa6c 	bl	8000210 <strlen>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	b29a      	uxth	r2, r3
 8001d3c:	f507 71b6 	add.w	r1, r7, #364	; 0x16c
 8001d40:	230a      	movs	r3, #10
 8001d42:	4816      	ldr	r0, [pc, #88]	; (8001d9c <main+0x86c>)
 8001d44:	f003 fa79 	bl	800523a <HAL_UART_Transmit>
for (int i=0;i<9;i++){
 8001d48:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8001d52:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001d56:	2b08      	cmp	r3, #8
 8001d58:	ddd6      	ble.n	8001d08 <main+0x7d8>
}
  	     //   HAL_UART_Receive(&huart2, p, 1, 10);


  	 if (p[0]=='1'){
 8001d5a:	4b11      	ldr	r3, [pc, #68]	; (8001da0 <main+0x870>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	2b31      	cmp	r3, #49	; 0x31
 8001d60:	d109      	bne.n	8001d76 <main+0x846>

  		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8001d62:	2201      	movs	r2, #1
 8001d64:	2120      	movs	r1, #32
 8001d66:	480f      	ldr	r0, [pc, #60]	; (8001da4 <main+0x874>)
 8001d68:	f002 f95e 	bl	8004028 <HAL_GPIO_WritePin>
  		  	   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	2140      	movs	r1, #64	; 0x40
 8001d70:	480c      	ldr	r0, [pc, #48]	; (8001da4 <main+0x874>)
 8001d72:	f002 f959 	bl	8004028 <HAL_GPIO_WritePin>
  	 }
  	 if (p[0]=='0'){
 8001d76:	4b0a      	ldr	r3, [pc, #40]	; (8001da0 <main+0x870>)
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	2b30      	cmp	r3, #48	; 0x30
 8001d7c:	f47f ae5f 	bne.w	8001a3e <main+0x50e>
  	 	 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8001d80:	2200      	movs	r2, #0
 8001d82:	2120      	movs	r1, #32
 8001d84:	4807      	ldr	r0, [pc, #28]	; (8001da4 <main+0x874>)
 8001d86:	f002 f94f 	bl	8004028 <HAL_GPIO_WritePin>
  	 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	2140      	movs	r1, #64	; 0x40
 8001d8e:	4805      	ldr	r0, [pc, #20]	; (8001da4 <main+0x874>)
 8001d90:	f002 f94a 	bl	8004028 <HAL_GPIO_WritePin>
  {
 8001d94:	e653      	b.n	8001a3e <main+0x50e>
 8001d96:	bf00      	nop
 8001d98:	0800b528 	.word	0x0800b528
 8001d9c:	200002ec 	.word	0x200002ec
 8001da0:	20000368 	.word	0x20000368
 8001da4:	40020000 	.word	0x40020000

08001da8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b094      	sub	sp, #80	; 0x50
 8001dac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dae:	f107 031c 	add.w	r3, r7, #28
 8001db2:	2234      	movs	r2, #52	; 0x34
 8001db4:	2100      	movs	r1, #0
 8001db6:	4618      	mov	r0, r3
 8001db8:	f004 fbda 	bl	8006570 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dbc:	f107 0308 	add.w	r3, r7, #8
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	605a      	str	r2, [r3, #4]
 8001dc6:	609a      	str	r2, [r3, #8]
 8001dc8:	60da      	str	r2, [r3, #12]
 8001dca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dcc:	2300      	movs	r3, #0
 8001dce:	607b      	str	r3, [r7, #4]
 8001dd0:	4b2a      	ldr	r3, [pc, #168]	; (8001e7c <SystemClock_Config+0xd4>)
 8001dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd4:	4a29      	ldr	r2, [pc, #164]	; (8001e7c <SystemClock_Config+0xd4>)
 8001dd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dda:	6413      	str	r3, [r2, #64]	; 0x40
 8001ddc:	4b27      	ldr	r3, [pc, #156]	; (8001e7c <SystemClock_Config+0xd4>)
 8001dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de4:	607b      	str	r3, [r7, #4]
 8001de6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001de8:	2300      	movs	r3, #0
 8001dea:	603b      	str	r3, [r7, #0]
 8001dec:	4b24      	ldr	r3, [pc, #144]	; (8001e80 <SystemClock_Config+0xd8>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001df4:	4a22      	ldr	r2, [pc, #136]	; (8001e80 <SystemClock_Config+0xd8>)
 8001df6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dfa:	6013      	str	r3, [r2, #0]
 8001dfc:	4b20      	ldr	r3, [pc, #128]	; (8001e80 <SystemClock_Config+0xd8>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001e04:	603b      	str	r3, [r7, #0]
 8001e06:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e08:	2302      	movs	r3, #2
 8001e0a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e10:	2310      	movs	r3, #16
 8001e12:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e14:	2302      	movs	r3, #2
 8001e16:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001e1c:	2310      	movs	r3, #16
 8001e1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001e20:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001e24:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001e26:	2304      	movs	r3, #4
 8001e28:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001e2e:	2302      	movs	r3, #2
 8001e30:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e32:	f107 031c 	add.w	r3, r7, #28
 8001e36:	4618      	mov	r0, r3
 8001e38:	f002 fc5a 	bl	80046f0 <HAL_RCC_OscConfig>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001e42:	f000 f9df 	bl	8002204 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e46:	230f      	movs	r3, #15
 8001e48:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e56:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e5c:	f107 0308 	add.w	r3, r7, #8
 8001e60:	2102      	movs	r1, #2
 8001e62:	4618      	mov	r0, r3
 8001e64:	f002 f8fa 	bl	800405c <HAL_RCC_ClockConfig>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001e6e:	f000 f9c9 	bl	8002204 <Error_Handler>
  }
}
 8001e72:	bf00      	nop
 8001e74:	3750      	adds	r7, #80	; 0x50
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	40023800 	.word	0x40023800
 8001e80:	40007000 	.word	0x40007000

08001e84 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e8a:	463b      	mov	r3, r7
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	601a      	str	r2, [r3, #0]
 8001e90:	605a      	str	r2, [r3, #4]
 8001e92:	609a      	str	r2, [r3, #8]
 8001e94:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001e96:	4b59      	ldr	r3, [pc, #356]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001e98:	4a59      	ldr	r2, [pc, #356]	; (8002000 <MX_ADC1_Init+0x17c>)
 8001e9a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001e9c:	4b57      	ldr	r3, [pc, #348]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001e9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001ea2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ea4:	4b55      	ldr	r3, [pc, #340]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001eaa:	4b54      	ldr	r3, [pc, #336]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001eac:	2201      	movs	r2, #1
 8001eae:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001eb0:	4b52      	ldr	r3, [pc, #328]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001eb6:	4b51      	ldr	r3, [pc, #324]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ebe:	4b4f      	ldr	r3, [pc, #316]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ec4:	4b4d      	ldr	r3, [pc, #308]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001ec6:	4a4f      	ldr	r2, [pc, #316]	; (8002004 <MX_ADC1_Init+0x180>)
 8001ec8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001eca:	4b4c      	ldr	r3, [pc, #304]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 9;
 8001ed0:	4b4a      	ldr	r3, [pc, #296]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001ed2:	2209      	movs	r2, #9
 8001ed4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001ed6:	4b49      	ldr	r3, [pc, #292]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ede:	4b47      	ldr	r3, [pc, #284]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ee4:	4845      	ldr	r0, [pc, #276]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001ee6:	f000 fcb1 	bl	800284c <HAL_ADC_Init>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d001      	beq.n	8001ef4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001ef0:	f000 f988 	bl	8002204 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001ef4:	2304      	movs	r3, #4
 8001ef6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001efc:	2307      	movs	r3, #7
 8001efe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f00:	463b      	mov	r3, r7
 8001f02:	4619      	mov	r1, r3
 8001f04:	483d      	ldr	r0, [pc, #244]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001f06:	f000 ff2d 	bl	8002d64 <HAL_ADC_ConfigChannel>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001f10:	f000 f978 	bl	8002204 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001f14:	2308      	movs	r3, #8
 8001f16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001f18:	2302      	movs	r3, #2
 8001f1a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f1c:	463b      	mov	r3, r7
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4836      	ldr	r0, [pc, #216]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001f22:	f000 ff1f 	bl	8002d64 <HAL_ADC_ConfigChannel>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001f2c:	f000 f96a 	bl	8002204 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001f30:	2309      	movs	r3, #9
 8001f32:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001f34:	2303      	movs	r3, #3
 8001f36:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f38:	463b      	mov	r3, r7
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	482f      	ldr	r0, [pc, #188]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001f3e:	f000 ff11 	bl	8002d64 <HAL_ADC_ConfigChannel>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001f48:	f000 f95c 	bl	8002204 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001f4c:	230a      	movs	r3, #10
 8001f4e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001f50:	2304      	movs	r3, #4
 8001f52:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f54:	463b      	mov	r3, r7
 8001f56:	4619      	mov	r1, r3
 8001f58:	4828      	ldr	r0, [pc, #160]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001f5a:	f000 ff03 	bl	8002d64 <HAL_ADC_ConfigChannel>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001f64:	f000 f94e 	bl	8002204 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001f68:	230b      	movs	r3, #11
 8001f6a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001f6c:	2305      	movs	r3, #5
 8001f6e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f70:	463b      	mov	r3, r7
 8001f72:	4619      	mov	r1, r3
 8001f74:	4821      	ldr	r0, [pc, #132]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001f76:	f000 fef5 	bl	8002d64 <HAL_ADC_ConfigChannel>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8001f80:	f000 f940 	bl	8002204 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001f84:	230c      	movs	r3, #12
 8001f86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001f88:	2306      	movs	r3, #6
 8001f8a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f8c:	463b      	mov	r3, r7
 8001f8e:	4619      	mov	r1, r3
 8001f90:	481a      	ldr	r0, [pc, #104]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001f92:	f000 fee7 	bl	8002d64 <HAL_ADC_ConfigChannel>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8001f9c:	f000 f932 	bl	8002204 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001fa0:	230d      	movs	r3, #13
 8001fa2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8001fa4:	2307      	movs	r3, #7
 8001fa6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fa8:	463b      	mov	r3, r7
 8001faa:	4619      	mov	r1, r3
 8001fac:	4813      	ldr	r0, [pc, #76]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001fae:	f000 fed9 	bl	8002d64 <HAL_ADC_ConfigChannel>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001fb8:	f000 f924 	bl	8002204 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001fbc:	230e      	movs	r3, #14
 8001fbe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001fc0:	2308      	movs	r3, #8
 8001fc2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fc4:	463b      	mov	r3, r7
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	480c      	ldr	r0, [pc, #48]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001fca:	f000 fecb 	bl	8002d64 <HAL_ADC_ConfigChannel>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8001fd4:	f000 f916 	bl	8002204 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001fd8:	230f      	movs	r3, #15
 8001fda:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8001fdc:	2309      	movs	r3, #9
 8001fde:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fe0:	463b      	mov	r3, r7
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	4805      	ldr	r0, [pc, #20]	; (8001ffc <MX_ADC1_Init+0x178>)
 8001fe6:	f000 febd 	bl	8002d64 <HAL_ADC_ConfigChannel>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8001ff0:	f000 f908 	bl	8002204 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ff4:	bf00      	nop
 8001ff6:	3710      	adds	r7, #16
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	200001fc 	.word	0x200001fc
 8002000:	40012000 	.word	0x40012000
 8002004:	0f000001 	.word	0x0f000001

08002008 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800200e:	463b      	mov	r3, r7
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002016:	4b15      	ldr	r3, [pc, #84]	; (800206c <MX_TIM6_Init+0x64>)
 8002018:	4a15      	ldr	r2, [pc, #84]	; (8002070 <MX_TIM6_Init+0x68>)
 800201a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 800201c:	4b13      	ldr	r3, [pc, #76]	; (800206c <MX_TIM6_Init+0x64>)
 800201e:	2200      	movs	r2, #0
 8002020:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002022:	4b12      	ldr	r3, [pc, #72]	; (800206c <MX_TIM6_Init+0x64>)
 8002024:	2200      	movs	r2, #0
 8002026:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8002028:	4b10      	ldr	r3, [pc, #64]	; (800206c <MX_TIM6_Init+0x64>)
 800202a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800202e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002030:	4b0e      	ldr	r3, [pc, #56]	; (800206c <MX_TIM6_Init+0x64>)
 8002032:	2280      	movs	r2, #128	; 0x80
 8002034:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002036:	480d      	ldr	r0, [pc, #52]	; (800206c <MX_TIM6_Init+0x64>)
 8002038:	f002 fdf8 	bl	8004c2c <HAL_TIM_Base_Init>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002042:	f000 f8df 	bl	8002204 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002046:	2300      	movs	r3, #0
 8002048:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800204a:	2300      	movs	r3, #0
 800204c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800204e:	463b      	mov	r3, r7
 8002050:	4619      	mov	r1, r3
 8002052:	4806      	ldr	r0, [pc, #24]	; (800206c <MX_TIM6_Init+0x64>)
 8002054:	f003 f814 	bl	8005080 <HAL_TIMEx_MasterConfigSynchronization>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800205e:	f000 f8d1 	bl	8002204 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002062:	bf00      	nop
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	200002a4 	.word	0x200002a4
 8002070:	40001000 	.word	0x40001000

08002074 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002078:	4b11      	ldr	r3, [pc, #68]	; (80020c0 <MX_USART2_UART_Init+0x4c>)
 800207a:	4a12      	ldr	r2, [pc, #72]	; (80020c4 <MX_USART2_UART_Init+0x50>)
 800207c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800207e:	4b10      	ldr	r3, [pc, #64]	; (80020c0 <MX_USART2_UART_Init+0x4c>)
 8002080:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002084:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002086:	4b0e      	ldr	r3, [pc, #56]	; (80020c0 <MX_USART2_UART_Init+0x4c>)
 8002088:	2200      	movs	r2, #0
 800208a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800208c:	4b0c      	ldr	r3, [pc, #48]	; (80020c0 <MX_USART2_UART_Init+0x4c>)
 800208e:	2200      	movs	r2, #0
 8002090:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002092:	4b0b      	ldr	r3, [pc, #44]	; (80020c0 <MX_USART2_UART_Init+0x4c>)
 8002094:	2200      	movs	r2, #0
 8002096:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002098:	4b09      	ldr	r3, [pc, #36]	; (80020c0 <MX_USART2_UART_Init+0x4c>)
 800209a:	220c      	movs	r2, #12
 800209c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800209e:	4b08      	ldr	r3, [pc, #32]	; (80020c0 <MX_USART2_UART_Init+0x4c>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80020a4:	4b06      	ldr	r3, [pc, #24]	; (80020c0 <MX_USART2_UART_Init+0x4c>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020aa:	4805      	ldr	r0, [pc, #20]	; (80020c0 <MX_USART2_UART_Init+0x4c>)
 80020ac:	f003 f878 	bl	80051a0 <HAL_UART_Init>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80020b6:	f000 f8a5 	bl	8002204 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80020ba:	bf00      	nop
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	200002ec 	.word	0x200002ec
 80020c4:	40004400 	.word	0x40004400

080020c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	607b      	str	r3, [r7, #4]
 80020d2:	4b0c      	ldr	r3, [pc, #48]	; (8002104 <MX_DMA_Init+0x3c>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d6:	4a0b      	ldr	r2, [pc, #44]	; (8002104 <MX_DMA_Init+0x3c>)
 80020d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80020dc:	6313      	str	r3, [r2, #48]	; 0x30
 80020de:	4b09      	ldr	r3, [pc, #36]	; (8002104 <MX_DMA_Init+0x3c>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020e6:	607b      	str	r3, [r7, #4]
 80020e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80020ea:	2200      	movs	r2, #0
 80020ec:	2100      	movs	r1, #0
 80020ee:	2038      	movs	r0, #56	; 0x38
 80020f0:	f001 f9cd 	bl	800348e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80020f4:	2038      	movs	r0, #56	; 0x38
 80020f6:	f001 f9e6 	bl	80034c6 <HAL_NVIC_EnableIRQ>

}
 80020fa:	bf00      	nop
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40023800 	.word	0x40023800

08002108 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b08a      	sub	sp, #40	; 0x28
 800210c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800210e:	f107 0314 	add.w	r3, r7, #20
 8002112:	2200      	movs	r2, #0
 8002114:	601a      	str	r2, [r3, #0]
 8002116:	605a      	str	r2, [r3, #4]
 8002118:	609a      	str	r2, [r3, #8]
 800211a:	60da      	str	r2, [r3, #12]
 800211c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800211e:	2300      	movs	r3, #0
 8002120:	613b      	str	r3, [r7, #16]
 8002122:	4b35      	ldr	r3, [pc, #212]	; (80021f8 <MX_GPIO_Init+0xf0>)
 8002124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002126:	4a34      	ldr	r2, [pc, #208]	; (80021f8 <MX_GPIO_Init+0xf0>)
 8002128:	f043 0304 	orr.w	r3, r3, #4
 800212c:	6313      	str	r3, [r2, #48]	; 0x30
 800212e:	4b32      	ldr	r3, [pc, #200]	; (80021f8 <MX_GPIO_Init+0xf0>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	f003 0304 	and.w	r3, r3, #4
 8002136:	613b      	str	r3, [r7, #16]
 8002138:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	4b2e      	ldr	r3, [pc, #184]	; (80021f8 <MX_GPIO_Init+0xf0>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002142:	4a2d      	ldr	r2, [pc, #180]	; (80021f8 <MX_GPIO_Init+0xf0>)
 8002144:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002148:	6313      	str	r3, [r2, #48]	; 0x30
 800214a:	4b2b      	ldr	r3, [pc, #172]	; (80021f8 <MX_GPIO_Init+0xf0>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002152:	60fb      	str	r3, [r7, #12]
 8002154:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	60bb      	str	r3, [r7, #8]
 800215a:	4b27      	ldr	r3, [pc, #156]	; (80021f8 <MX_GPIO_Init+0xf0>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	4a26      	ldr	r2, [pc, #152]	; (80021f8 <MX_GPIO_Init+0xf0>)
 8002160:	f043 0301 	orr.w	r3, r3, #1
 8002164:	6313      	str	r3, [r2, #48]	; 0x30
 8002166:	4b24      	ldr	r3, [pc, #144]	; (80021f8 <MX_GPIO_Init+0xf0>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	60bb      	str	r3, [r7, #8]
 8002170:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	607b      	str	r3, [r7, #4]
 8002176:	4b20      	ldr	r3, [pc, #128]	; (80021f8 <MX_GPIO_Init+0xf0>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217a:	4a1f      	ldr	r2, [pc, #124]	; (80021f8 <MX_GPIO_Init+0xf0>)
 800217c:	f043 0302 	orr.w	r3, r3, #2
 8002180:	6313      	str	r3, [r2, #48]	; 0x30
 8002182:	4b1d      	ldr	r3, [pc, #116]	; (80021f8 <MX_GPIO_Init+0xf0>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002186:	f003 0302 	and.w	r3, r3, #2
 800218a:	607b      	str	r3, [r7, #4]
 800218c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_9
 800218e:	2200      	movs	r2, #0
 8002190:	f44f 61dc 	mov.w	r1, #1760	; 0x6e0
 8002194:	4819      	ldr	r0, [pc, #100]	; (80021fc <MX_GPIO_Init+0xf4>)
 8002196:	f001 ff47 	bl	8004028 <HAL_GPIO_WritePin>
                          |GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800219a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800219e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80021a0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80021a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a6:	2300      	movs	r3, #0
 80021a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80021aa:	f107 0314 	add.w	r3, r7, #20
 80021ae:	4619      	mov	r1, r3
 80021b0:	4813      	ldr	r0, [pc, #76]	; (8002200 <MX_GPIO_Init+0xf8>)
 80021b2:	f001 fda5 	bl	8003d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 80021b6:	f641 0303 	movw	r3, #6147	; 0x1803
 80021ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021bc:	2300      	movs	r3, #0
 80021be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c0:	2300      	movs	r3, #0
 80021c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021c4:	f107 0314 	add.w	r3, r7, #20
 80021c8:	4619      	mov	r1, r3
 80021ca:	480c      	ldr	r0, [pc, #48]	; (80021fc <MX_GPIO_Init+0xf4>)
 80021cc:	f001 fd98 	bl	8003d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 PA7 PA9
                           PA10 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_9
 80021d0:	f44f 63dc 	mov.w	r3, #1760	; 0x6e0
 80021d4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021d6:	2301      	movs	r3, #1
 80021d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021da:	2300      	movs	r3, #0
 80021dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021de:	2300      	movs	r3, #0
 80021e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e2:	f107 0314 	add.w	r3, r7, #20
 80021e6:	4619      	mov	r1, r3
 80021e8:	4804      	ldr	r0, [pc, #16]	; (80021fc <MX_GPIO_Init+0xf4>)
 80021ea:	f001 fd89 	bl	8003d00 <HAL_GPIO_Init>

}
 80021ee:	bf00      	nop
 80021f0:	3728      	adds	r7, #40	; 0x28
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	40023800 	.word	0x40023800
 80021fc:	40020000 	.word	0x40020000
 8002200:	40020800 	.word	0x40020800

08002204 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002208:	b672      	cpsid	i
}
 800220a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800220c:	e7fe      	b.n	800220c <Error_Handler+0x8>
	...

08002210 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	607b      	str	r3, [r7, #4]
 800221a:	4b10      	ldr	r3, [pc, #64]	; (800225c <HAL_MspInit+0x4c>)
 800221c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221e:	4a0f      	ldr	r2, [pc, #60]	; (800225c <HAL_MspInit+0x4c>)
 8002220:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002224:	6453      	str	r3, [r2, #68]	; 0x44
 8002226:	4b0d      	ldr	r3, [pc, #52]	; (800225c <HAL_MspInit+0x4c>)
 8002228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800222a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800222e:	607b      	str	r3, [r7, #4]
 8002230:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	603b      	str	r3, [r7, #0]
 8002236:	4b09      	ldr	r3, [pc, #36]	; (800225c <HAL_MspInit+0x4c>)
 8002238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223a:	4a08      	ldr	r2, [pc, #32]	; (800225c <HAL_MspInit+0x4c>)
 800223c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002240:	6413      	str	r3, [r2, #64]	; 0x40
 8002242:	4b06      	ldr	r3, [pc, #24]	; (800225c <HAL_MspInit+0x4c>)
 8002244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002246:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800224a:	603b      	str	r3, [r7, #0]
 800224c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800224e:	2007      	movs	r0, #7
 8002250:	f001 f912 	bl	8003478 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002254:	bf00      	nop
 8002256:	3708      	adds	r7, #8
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	40023800 	.word	0x40023800

08002260 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b08c      	sub	sp, #48	; 0x30
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002268:	f107 031c 	add.w	r3, r7, #28
 800226c:	2200      	movs	r2, #0
 800226e:	601a      	str	r2, [r3, #0]
 8002270:	605a      	str	r2, [r3, #4]
 8002272:	609a      	str	r2, [r3, #8]
 8002274:	60da      	str	r2, [r3, #12]
 8002276:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a4d      	ldr	r2, [pc, #308]	; (80023b4 <HAL_ADC_MspInit+0x154>)
 800227e:	4293      	cmp	r3, r2
 8002280:	f040 8094 	bne.w	80023ac <HAL_ADC_MspInit+0x14c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002284:	2300      	movs	r3, #0
 8002286:	61bb      	str	r3, [r7, #24]
 8002288:	4b4b      	ldr	r3, [pc, #300]	; (80023b8 <HAL_ADC_MspInit+0x158>)
 800228a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228c:	4a4a      	ldr	r2, [pc, #296]	; (80023b8 <HAL_ADC_MspInit+0x158>)
 800228e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002292:	6453      	str	r3, [r2, #68]	; 0x44
 8002294:	4b48      	ldr	r3, [pc, #288]	; (80023b8 <HAL_ADC_MspInit+0x158>)
 8002296:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800229c:	61bb      	str	r3, [r7, #24]
 800229e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022a0:	2300      	movs	r3, #0
 80022a2:	617b      	str	r3, [r7, #20]
 80022a4:	4b44      	ldr	r3, [pc, #272]	; (80023b8 <HAL_ADC_MspInit+0x158>)
 80022a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a8:	4a43      	ldr	r2, [pc, #268]	; (80023b8 <HAL_ADC_MspInit+0x158>)
 80022aa:	f043 0304 	orr.w	r3, r3, #4
 80022ae:	6313      	str	r3, [r2, #48]	; 0x30
 80022b0:	4b41      	ldr	r3, [pc, #260]	; (80023b8 <HAL_ADC_MspInit+0x158>)
 80022b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b4:	f003 0304 	and.w	r3, r3, #4
 80022b8:	617b      	str	r3, [r7, #20]
 80022ba:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022bc:	2300      	movs	r3, #0
 80022be:	613b      	str	r3, [r7, #16]
 80022c0:	4b3d      	ldr	r3, [pc, #244]	; (80023b8 <HAL_ADC_MspInit+0x158>)
 80022c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c4:	4a3c      	ldr	r2, [pc, #240]	; (80023b8 <HAL_ADC_MspInit+0x158>)
 80022c6:	f043 0301 	orr.w	r3, r3, #1
 80022ca:	6313      	str	r3, [r2, #48]	; 0x30
 80022cc:	4b3a      	ldr	r3, [pc, #232]	; (80023b8 <HAL_ADC_MspInit+0x158>)
 80022ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d0:	f003 0301 	and.w	r3, r3, #1
 80022d4:	613b      	str	r3, [r7, #16]
 80022d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022d8:	2300      	movs	r3, #0
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	4b36      	ldr	r3, [pc, #216]	; (80023b8 <HAL_ADC_MspInit+0x158>)
 80022de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e0:	4a35      	ldr	r2, [pc, #212]	; (80023b8 <HAL_ADC_MspInit+0x158>)
 80022e2:	f043 0302 	orr.w	r3, r3, #2
 80022e6:	6313      	str	r3, [r2, #48]	; 0x30
 80022e8:	4b33      	ldr	r3, [pc, #204]	; (80023b8 <HAL_ADC_MspInit+0x158>)
 80022ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ec:	f003 0302 	and.w	r3, r3, #2
 80022f0:	60fb      	str	r3, [r7, #12]
 80022f2:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80022f4:	233f      	movs	r3, #63	; 0x3f
 80022f6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022f8:	2303      	movs	r3, #3
 80022fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fc:	2300      	movs	r3, #0
 80022fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002300:	f107 031c 	add.w	r3, r7, #28
 8002304:	4619      	mov	r1, r3
 8002306:	482d      	ldr	r0, [pc, #180]	; (80023bc <HAL_ADC_MspInit+0x15c>)
 8002308:	f001 fcfa 	bl	8003d00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800230c:	2310      	movs	r3, #16
 800230e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002310:	2303      	movs	r3, #3
 8002312:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002314:	2300      	movs	r3, #0
 8002316:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002318:	f107 031c 	add.w	r3, r7, #28
 800231c:	4619      	mov	r1, r3
 800231e:	4828      	ldr	r0, [pc, #160]	; (80023c0 <HAL_ADC_MspInit+0x160>)
 8002320:	f001 fcee 	bl	8003d00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002324:	2303      	movs	r3, #3
 8002326:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002328:	2303      	movs	r3, #3
 800232a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232c:	2300      	movs	r3, #0
 800232e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002330:	f107 031c 	add.w	r3, r7, #28
 8002334:	4619      	mov	r1, r3
 8002336:	4823      	ldr	r0, [pc, #140]	; (80023c4 <HAL_ADC_MspInit+0x164>)
 8002338:	f001 fce2 	bl	8003d00 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800233c:	4b22      	ldr	r3, [pc, #136]	; (80023c8 <HAL_ADC_MspInit+0x168>)
 800233e:	4a23      	ldr	r2, [pc, #140]	; (80023cc <HAL_ADC_MspInit+0x16c>)
 8002340:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002342:	4b21      	ldr	r3, [pc, #132]	; (80023c8 <HAL_ADC_MspInit+0x168>)
 8002344:	2200      	movs	r2, #0
 8002346:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002348:	4b1f      	ldr	r3, [pc, #124]	; (80023c8 <HAL_ADC_MspInit+0x168>)
 800234a:	2200      	movs	r2, #0
 800234c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800234e:	4b1e      	ldr	r3, [pc, #120]	; (80023c8 <HAL_ADC_MspInit+0x168>)
 8002350:	2200      	movs	r2, #0
 8002352:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002354:	4b1c      	ldr	r3, [pc, #112]	; (80023c8 <HAL_ADC_MspInit+0x168>)
 8002356:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800235a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800235c:	4b1a      	ldr	r3, [pc, #104]	; (80023c8 <HAL_ADC_MspInit+0x168>)
 800235e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002362:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002364:	4b18      	ldr	r3, [pc, #96]	; (80023c8 <HAL_ADC_MspInit+0x168>)
 8002366:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800236a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800236c:	4b16      	ldr	r3, [pc, #88]	; (80023c8 <HAL_ADC_MspInit+0x168>)
 800236e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002372:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002374:	4b14      	ldr	r3, [pc, #80]	; (80023c8 <HAL_ADC_MspInit+0x168>)
 8002376:	2200      	movs	r2, #0
 8002378:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800237a:	4b13      	ldr	r3, [pc, #76]	; (80023c8 <HAL_ADC_MspInit+0x168>)
 800237c:	2200      	movs	r2, #0
 800237e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002380:	4811      	ldr	r0, [pc, #68]	; (80023c8 <HAL_ADC_MspInit+0x168>)
 8002382:	f001 f8bb 	bl	80034fc <HAL_DMA_Init>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 800238c:	f7ff ff3a 	bl	8002204 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	4a0d      	ldr	r2, [pc, #52]	; (80023c8 <HAL_ADC_MspInit+0x168>)
 8002394:	639a      	str	r2, [r3, #56]	; 0x38
 8002396:	4a0c      	ldr	r2, [pc, #48]	; (80023c8 <HAL_ADC_MspInit+0x168>)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800239c:	2200      	movs	r2, #0
 800239e:	2100      	movs	r1, #0
 80023a0:	2012      	movs	r0, #18
 80023a2:	f001 f874 	bl	800348e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80023a6:	2012      	movs	r0, #18
 80023a8:	f001 f88d 	bl	80034c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80023ac:	bf00      	nop
 80023ae:	3730      	adds	r7, #48	; 0x30
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	40012000 	.word	0x40012000
 80023b8:	40023800 	.word	0x40023800
 80023bc:	40020800 	.word	0x40020800
 80023c0:	40020000 	.word	0x40020000
 80023c4:	40020400 	.word	0x40020400
 80023c8:	20000244 	.word	0x20000244
 80023cc:	40026410 	.word	0x40026410

080023d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a0e      	ldr	r2, [pc, #56]	; (8002418 <HAL_TIM_Base_MspInit+0x48>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d115      	bne.n	800240e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80023e2:	2300      	movs	r3, #0
 80023e4:	60fb      	str	r3, [r7, #12]
 80023e6:	4b0d      	ldr	r3, [pc, #52]	; (800241c <HAL_TIM_Base_MspInit+0x4c>)
 80023e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ea:	4a0c      	ldr	r2, [pc, #48]	; (800241c <HAL_TIM_Base_MspInit+0x4c>)
 80023ec:	f043 0310 	orr.w	r3, r3, #16
 80023f0:	6413      	str	r3, [r2, #64]	; 0x40
 80023f2:	4b0a      	ldr	r3, [pc, #40]	; (800241c <HAL_TIM_Base_MspInit+0x4c>)
 80023f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f6:	f003 0310 	and.w	r3, r3, #16
 80023fa:	60fb      	str	r3, [r7, #12]
 80023fc:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80023fe:	2200      	movs	r2, #0
 8002400:	2100      	movs	r1, #0
 8002402:	2036      	movs	r0, #54	; 0x36
 8002404:	f001 f843 	bl	800348e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002408:	2036      	movs	r0, #54	; 0x36
 800240a:	f001 f85c 	bl	80034c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800240e:	bf00      	nop
 8002410:	3710      	adds	r7, #16
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	40001000 	.word	0x40001000
 800241c:	40023800 	.word	0x40023800

08002420 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b08a      	sub	sp, #40	; 0x28
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002428:	f107 0314 	add.w	r3, r7, #20
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]
 8002430:	605a      	str	r2, [r3, #4]
 8002432:	609a      	str	r2, [r3, #8]
 8002434:	60da      	str	r2, [r3, #12]
 8002436:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a1d      	ldr	r2, [pc, #116]	; (80024b4 <HAL_UART_MspInit+0x94>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d133      	bne.n	80024aa <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002442:	2300      	movs	r3, #0
 8002444:	613b      	str	r3, [r7, #16]
 8002446:	4b1c      	ldr	r3, [pc, #112]	; (80024b8 <HAL_UART_MspInit+0x98>)
 8002448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244a:	4a1b      	ldr	r2, [pc, #108]	; (80024b8 <HAL_UART_MspInit+0x98>)
 800244c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002450:	6413      	str	r3, [r2, #64]	; 0x40
 8002452:	4b19      	ldr	r3, [pc, #100]	; (80024b8 <HAL_UART_MspInit+0x98>)
 8002454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800245a:	613b      	str	r3, [r7, #16]
 800245c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800245e:	2300      	movs	r3, #0
 8002460:	60fb      	str	r3, [r7, #12]
 8002462:	4b15      	ldr	r3, [pc, #84]	; (80024b8 <HAL_UART_MspInit+0x98>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002466:	4a14      	ldr	r2, [pc, #80]	; (80024b8 <HAL_UART_MspInit+0x98>)
 8002468:	f043 0301 	orr.w	r3, r3, #1
 800246c:	6313      	str	r3, [r2, #48]	; 0x30
 800246e:	4b12      	ldr	r3, [pc, #72]	; (80024b8 <HAL_UART_MspInit+0x98>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	f003 0301 	and.w	r3, r3, #1
 8002476:	60fb      	str	r3, [r7, #12]
 8002478:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800247a:	230c      	movs	r3, #12
 800247c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800247e:	2302      	movs	r3, #2
 8002480:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002482:	2300      	movs	r3, #0
 8002484:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002486:	2303      	movs	r3, #3
 8002488:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800248a:	2307      	movs	r3, #7
 800248c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800248e:	f107 0314 	add.w	r3, r7, #20
 8002492:	4619      	mov	r1, r3
 8002494:	4809      	ldr	r0, [pc, #36]	; (80024bc <HAL_UART_MspInit+0x9c>)
 8002496:	f001 fc33 	bl	8003d00 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800249a:	2200      	movs	r2, #0
 800249c:	2100      	movs	r1, #0
 800249e:	2026      	movs	r0, #38	; 0x26
 80024a0:	f000 fff5 	bl	800348e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80024a4:	2026      	movs	r0, #38	; 0x26
 80024a6:	f001 f80e 	bl	80034c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80024aa:	bf00      	nop
 80024ac:	3728      	adds	r7, #40	; 0x28
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	40004400 	.word	0x40004400
 80024b8:	40023800 	.word	0x40023800
 80024bc:	40020000 	.word	0x40020000

080024c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024c4:	e7fe      	b.n	80024c4 <NMI_Handler+0x4>

080024c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024c6:	b480      	push	{r7}
 80024c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024ca:	e7fe      	b.n	80024ca <HardFault_Handler+0x4>

080024cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024d0:	e7fe      	b.n	80024d0 <MemManage_Handler+0x4>

080024d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024d2:	b480      	push	{r7}
 80024d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024d6:	e7fe      	b.n	80024d6 <BusFault_Handler+0x4>

080024d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024dc:	e7fe      	b.n	80024dc <UsageFault_Handler+0x4>

080024de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024de:	b480      	push	{r7}
 80024e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024e2:	bf00      	nop
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024f0:	bf00      	nop
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr

080024fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024fa:	b480      	push	{r7}
 80024fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024fe:	bf00      	nop
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800250c:	f000 f97e 	bl	800280c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002510:	bf00      	nop
 8002512:	bd80      	pop	{r7, pc}

08002514 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002518:	4802      	ldr	r0, [pc, #8]	; (8002524 <ADC_IRQHandler+0x10>)
 800251a:	f000 f9da 	bl	80028d2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800251e:	bf00      	nop
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	200001fc 	.word	0x200001fc

08002528 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800252c:	4802      	ldr	r0, [pc, #8]	; (8002538 <USART2_IRQHandler+0x10>)
 800252e:	f002 ff17 	bl	8005360 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	200002ec 	.word	0x200002ec

0800253c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002540:	4802      	ldr	r0, [pc, #8]	; (800254c <TIM6_DAC_IRQHandler+0x10>)
 8002542:	f002 fbc2 	bl	8004cca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	200002a4 	.word	0x200002a4

08002550 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002554:	4802      	ldr	r0, [pc, #8]	; (8002560 <DMA2_Stream0_IRQHandler+0x10>)
 8002556:	f001 f969 	bl	800382c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800255a:	bf00      	nop
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	20000244 	.word	0x20000244

08002564 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
	return 1;
 8002568:	2301      	movs	r3, #1
}
 800256a:	4618      	mov	r0, r3
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr

08002574 <_kill>:

int _kill(int pid, int sig)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800257e:	f003 ffcd 	bl	800651c <__errno>
 8002582:	4603      	mov	r3, r0
 8002584:	2216      	movs	r2, #22
 8002586:	601a      	str	r2, [r3, #0]
	return -1;
 8002588:	f04f 33ff 	mov.w	r3, #4294967295
}
 800258c:	4618      	mov	r0, r3
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <_exit>:

void _exit (int status)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800259c:	f04f 31ff 	mov.w	r1, #4294967295
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f7ff ffe7 	bl	8002574 <_kill>
	while (1) {}		/* Make sure we hang here */
 80025a6:	e7fe      	b.n	80025a6 <_exit+0x12>

080025a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025b4:	2300      	movs	r3, #0
 80025b6:	617b      	str	r3, [r7, #20]
 80025b8:	e00a      	b.n	80025d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80025ba:	f3af 8000 	nop.w
 80025be:	4601      	mov	r1, r0
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	1c5a      	adds	r2, r3, #1
 80025c4:	60ba      	str	r2, [r7, #8]
 80025c6:	b2ca      	uxtb	r2, r1
 80025c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	3301      	adds	r3, #1
 80025ce:	617b      	str	r3, [r7, #20]
 80025d0:	697a      	ldr	r2, [r7, #20]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	429a      	cmp	r2, r3
 80025d6:	dbf0      	blt.n	80025ba <_read+0x12>
	}

return len;
 80025d8:	687b      	ldr	r3, [r7, #4]
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3718      	adds	r7, #24
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}

080025e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025e2:	b580      	push	{r7, lr}
 80025e4:	b086      	sub	sp, #24
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	60f8      	str	r0, [r7, #12]
 80025ea:	60b9      	str	r1, [r7, #8]
 80025ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ee:	2300      	movs	r3, #0
 80025f0:	617b      	str	r3, [r7, #20]
 80025f2:	e009      	b.n	8002608 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	1c5a      	adds	r2, r3, #1
 80025f8:	60ba      	str	r2, [r7, #8]
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	4618      	mov	r0, r3
 80025fe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	3301      	adds	r3, #1
 8002606:	617b      	str	r3, [r7, #20]
 8002608:	697a      	ldr	r2, [r7, #20]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	429a      	cmp	r2, r3
 800260e:	dbf1      	blt.n	80025f4 <_write+0x12>
	}
	return len;
 8002610:	687b      	ldr	r3, [r7, #4]
}
 8002612:	4618      	mov	r0, r3
 8002614:	3718      	adds	r7, #24
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <_close>:

int _close(int file)
{
 800261a:	b480      	push	{r7}
 800261c:	b083      	sub	sp, #12
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
	return -1;
 8002622:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002626:	4618      	mov	r0, r3
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002632:	b480      	push	{r7}
 8002634:	b083      	sub	sp, #12
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]
 800263a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002642:	605a      	str	r2, [r3, #4]
	return 0;
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr

08002652 <_isatty>:

int _isatty(int file)
{
 8002652:	b480      	push	{r7}
 8002654:	b083      	sub	sp, #12
 8002656:	af00      	add	r7, sp, #0
 8002658:	6078      	str	r0, [r7, #4]
	return 1;
 800265a:	2301      	movs	r3, #1
}
 800265c:	4618      	mov	r0, r3
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
	return 0;
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3714      	adds	r7, #20
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
	...

08002684 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b086      	sub	sp, #24
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800268c:	4a14      	ldr	r2, [pc, #80]	; (80026e0 <_sbrk+0x5c>)
 800268e:	4b15      	ldr	r3, [pc, #84]	; (80026e4 <_sbrk+0x60>)
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002698:	4b13      	ldr	r3, [pc, #76]	; (80026e8 <_sbrk+0x64>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d102      	bne.n	80026a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026a0:	4b11      	ldr	r3, [pc, #68]	; (80026e8 <_sbrk+0x64>)
 80026a2:	4a12      	ldr	r2, [pc, #72]	; (80026ec <_sbrk+0x68>)
 80026a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026a6:	4b10      	ldr	r3, [pc, #64]	; (80026e8 <_sbrk+0x64>)
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4413      	add	r3, r2
 80026ae:	693a      	ldr	r2, [r7, #16]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d207      	bcs.n	80026c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026b4:	f003 ff32 	bl	800651c <__errno>
 80026b8:	4603      	mov	r3, r0
 80026ba:	220c      	movs	r2, #12
 80026bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026be:	f04f 33ff 	mov.w	r3, #4294967295
 80026c2:	e009      	b.n	80026d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026c4:	4b08      	ldr	r3, [pc, #32]	; (80026e8 <_sbrk+0x64>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026ca:	4b07      	ldr	r3, [pc, #28]	; (80026e8 <_sbrk+0x64>)
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4413      	add	r3, r2
 80026d2:	4a05      	ldr	r2, [pc, #20]	; (80026e8 <_sbrk+0x64>)
 80026d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026d6:	68fb      	ldr	r3, [r7, #12]
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3718      	adds	r7, #24
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	20020000 	.word	0x20020000
 80026e4:	00000400 	.word	0x00000400
 80026e8:	2000036c 	.word	0x2000036c
 80026ec:	20000388 	.word	0x20000388

080026f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026f4:	4b06      	ldr	r3, [pc, #24]	; (8002710 <SystemInit+0x20>)
 80026f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026fa:	4a05      	ldr	r2, [pc, #20]	; (8002710 <SystemInit+0x20>)
 80026fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002700:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002704:	bf00      	nop
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	e000ed00 	.word	0xe000ed00

08002714 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002714:	f8df d034 	ldr.w	sp, [pc, #52]	; 800274c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002718:	480d      	ldr	r0, [pc, #52]	; (8002750 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800271a:	490e      	ldr	r1, [pc, #56]	; (8002754 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800271c:	4a0e      	ldr	r2, [pc, #56]	; (8002758 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800271e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002720:	e002      	b.n	8002728 <LoopCopyDataInit>

08002722 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002722:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002724:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002726:	3304      	adds	r3, #4

08002728 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002728:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800272a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800272c:	d3f9      	bcc.n	8002722 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800272e:	4a0b      	ldr	r2, [pc, #44]	; (800275c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002730:	4c0b      	ldr	r4, [pc, #44]	; (8002760 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002732:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002734:	e001      	b.n	800273a <LoopFillZerobss>

08002736 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002736:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002738:	3204      	adds	r2, #4

0800273a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800273a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800273c:	d3fb      	bcc.n	8002736 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800273e:	f7ff ffd7 	bl	80026f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002742:	f003 fef1 	bl	8006528 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002746:	f7fe fef3 	bl	8001530 <main>
  bx  lr    
 800274a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800274c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002750:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002754:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002758:	0800ba78 	.word	0x0800ba78
  ldr r2, =_sbss
 800275c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002760:	20000384 	.word	0x20000384

08002764 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002764:	e7fe      	b.n	8002764 <CAN1_RX0_IRQHandler>
	...

08002768 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800276c:	4b0e      	ldr	r3, [pc, #56]	; (80027a8 <HAL_Init+0x40>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a0d      	ldr	r2, [pc, #52]	; (80027a8 <HAL_Init+0x40>)
 8002772:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002776:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002778:	4b0b      	ldr	r3, [pc, #44]	; (80027a8 <HAL_Init+0x40>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a0a      	ldr	r2, [pc, #40]	; (80027a8 <HAL_Init+0x40>)
 800277e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002782:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002784:	4b08      	ldr	r3, [pc, #32]	; (80027a8 <HAL_Init+0x40>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a07      	ldr	r2, [pc, #28]	; (80027a8 <HAL_Init+0x40>)
 800278a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800278e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002790:	2003      	movs	r0, #3
 8002792:	f000 fe71 	bl	8003478 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002796:	2000      	movs	r0, #0
 8002798:	f000 f808 	bl	80027ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800279c:	f7ff fd38 	bl	8002210 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	40023c00 	.word	0x40023c00

080027ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027b4:	4b12      	ldr	r3, [pc, #72]	; (8002800 <HAL_InitTick+0x54>)
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	4b12      	ldr	r3, [pc, #72]	; (8002804 <HAL_InitTick+0x58>)
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	4619      	mov	r1, r3
 80027be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80027c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ca:	4618      	mov	r0, r3
 80027cc:	f000 fe89 	bl	80034e2 <HAL_SYSTICK_Config>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e00e      	b.n	80027f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2b0f      	cmp	r3, #15
 80027de:	d80a      	bhi.n	80027f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027e0:	2200      	movs	r2, #0
 80027e2:	6879      	ldr	r1, [r7, #4]
 80027e4:	f04f 30ff 	mov.w	r0, #4294967295
 80027e8:	f000 fe51 	bl	800348e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027ec:	4a06      	ldr	r2, [pc, #24]	; (8002808 <HAL_InitTick+0x5c>)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027f2:	2300      	movs	r3, #0
 80027f4:	e000      	b.n	80027f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3708      	adds	r7, #8
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	20000000 	.word	0x20000000
 8002804:	20000008 	.word	0x20000008
 8002808:	20000004 	.word	0x20000004

0800280c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002810:	4b06      	ldr	r3, [pc, #24]	; (800282c <HAL_IncTick+0x20>)
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	461a      	mov	r2, r3
 8002816:	4b06      	ldr	r3, [pc, #24]	; (8002830 <HAL_IncTick+0x24>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4413      	add	r3, r2
 800281c:	4a04      	ldr	r2, [pc, #16]	; (8002830 <HAL_IncTick+0x24>)
 800281e:	6013      	str	r3, [r2, #0]
}
 8002820:	bf00      	nop
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	20000008 	.word	0x20000008
 8002830:	20000370 	.word	0x20000370

08002834 <HAL_GetTickFreq>:
/**
  * @brief Return tick frequency.
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8002838:	4b03      	ldr	r3, [pc, #12]	; (8002848 <HAL_GetTickFreq+0x14>)
 800283a:	781b      	ldrb	r3, [r3, #0]
}
 800283c:	4618      	mov	r0, r3
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	20000008 	.word	0x20000008

0800284c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002854:	2300      	movs	r3, #0
 8002856:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d101      	bne.n	8002862 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e033      	b.n	80028ca <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002866:	2b00      	cmp	r3, #0
 8002868:	d109      	bne.n	800287e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f7ff fcf8 	bl	8002260 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002882:	f003 0310 	and.w	r3, r3, #16
 8002886:	2b00      	cmp	r3, #0
 8002888:	d118      	bne.n	80028bc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002892:	f023 0302 	bic.w	r3, r3, #2
 8002896:	f043 0202 	orr.w	r2, r3, #2
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f000 fb92 	bl	8002fc8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ae:	f023 0303 	bic.w	r3, r3, #3
 80028b2:	f043 0201 	orr.w	r2, r3, #1
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	641a      	str	r2, [r3, #64]	; 0x40
 80028ba:	e001      	b.n	80028c0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2200      	movs	r2, #0
 80028c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80028c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3710      	adds	r7, #16
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}

080028d2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b086      	sub	sp, #24
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80028da:	2300      	movs	r3, #0
 80028dc:	617b      	str	r3, [r7, #20]
 80028de:	2300      	movs	r3, #0
 80028e0:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f003 0302 	and.w	r3, r3, #2
 80028f8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	f003 0320 	and.w	r3, r3, #32
 8002900:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d049      	beq.n	800299c <HAL_ADC_IRQHandler+0xca>
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d046      	beq.n	800299c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002912:	f003 0310 	and.w	r3, r3, #16
 8002916:	2b00      	cmp	r3, #0
 8002918:	d105      	bne.n	8002926 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d12b      	bne.n	800298c <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002938:	2b00      	cmp	r3, #0
 800293a:	d127      	bne.n	800298c <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002942:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002946:	2b00      	cmp	r3, #0
 8002948:	d006      	beq.n	8002958 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002954:	2b00      	cmp	r3, #0
 8002956:	d119      	bne.n	800298c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	685a      	ldr	r2, [r3, #4]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f022 0220 	bic.w	r2, r2, #32
 8002966:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002978:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d105      	bne.n	800298c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002984:	f043 0201 	orr.w	r2, r3, #1
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f000 f9c1 	bl	8002d14 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f06f 0212 	mvn.w	r2, #18
 800299a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f003 0304 	and.w	r3, r3, #4
 80029a2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029aa:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d057      	beq.n	8002a62 <HAL_ADC_IRQHandler+0x190>
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d054      	beq.n	8002a62 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029bc:	f003 0310 	and.w	r3, r3, #16
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d105      	bne.n	80029d0 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d139      	bne.n	8002a52 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029e4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d006      	beq.n	80029fa <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d12b      	bne.n	8002a52 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d124      	bne.n	8002a52 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d11d      	bne.n	8002a52 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d119      	bne.n	8002a52 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	685a      	ldr	r2, [r3, #4]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a2c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d105      	bne.n	8002a52 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4a:	f043 0201 	orr.w	r2, r3, #1
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f000 fc36 	bl	80032c4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f06f 020c 	mvn.w	r2, #12
 8002a60:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	f003 0301 	and.w	r3, r3, #1
 8002a68:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a70:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d017      	beq.n	8002aa8 <HAL_ADC_IRQHandler+0x1d6>
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d014      	beq.n	8002aa8 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0301 	and.w	r3, r3, #1
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d10d      	bne.n	8002aa8 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a90:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f000 f94f 	bl	8002d3c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f06f 0201 	mvn.w	r2, #1
 8002aa6:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f003 0320 	and.w	r3, r3, #32
 8002aae:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002ab6:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d015      	beq.n	8002aea <HAL_ADC_IRQHandler+0x218>
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d012      	beq.n	8002aea <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac8:	f043 0202 	orr.w	r2, r3, #2
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f06f 0220 	mvn.w	r2, #32
 8002ad8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f000 f938 	bl	8002d50 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f06f 0220 	mvn.w	r2, #32
 8002ae8:	601a      	str	r2, [r3, #0]
  }
}
 8002aea:	bf00      	nop
 8002aec:	3718      	adds	r7, #24
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002b00:	2300      	movs	r3, #0
 8002b02:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d101      	bne.n	8002b12 <HAL_ADC_Start_DMA+0x1e>
 8002b0e:	2302      	movs	r3, #2
 8002b10:	e0e9      	b.n	8002ce6 <HAL_ADC_Start_DMA+0x1f2>
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2201      	movs	r2, #1
 8002b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f003 0301 	and.w	r3, r3, #1
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d018      	beq.n	8002b5a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	689a      	ldr	r2, [r3, #8]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f042 0201 	orr.w	r2, r2, #1
 8002b36:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b38:	4b6d      	ldr	r3, [pc, #436]	; (8002cf0 <HAL_ADC_Start_DMA+0x1fc>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a6d      	ldr	r2, [pc, #436]	; (8002cf4 <HAL_ADC_Start_DMA+0x200>)
 8002b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b42:	0c9a      	lsrs	r2, r3, #18
 8002b44:	4613      	mov	r3, r2
 8002b46:	005b      	lsls	r3, r3, #1
 8002b48:	4413      	add	r3, r2
 8002b4a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002b4c:	e002      	b.n	8002b54 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	3b01      	subs	r3, #1
 8002b52:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d1f9      	bne.n	8002b4e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b68:	d107      	bne.n	8002b7a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b78:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f003 0301 	and.w	r3, r3, #1
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	f040 80a1 	bne.w	8002ccc <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002b92:	f023 0301 	bic.w	r3, r3, #1
 8002b96:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d007      	beq.n	8002bbc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002bb4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bc8:	d106      	bne.n	8002bd8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bce:	f023 0206 	bic.w	r2, r3, #6
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	645a      	str	r2, [r3, #68]	; 0x44
 8002bd6:	e002      	b.n	8002bde <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002be6:	4b44      	ldr	r3, [pc, #272]	; (8002cf8 <HAL_ADC_Start_DMA+0x204>)
 8002be8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bee:	4a43      	ldr	r2, [pc, #268]	; (8002cfc <HAL_ADC_Start_DMA+0x208>)
 8002bf0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bf6:	4a42      	ldr	r2, [pc, #264]	; (8002d00 <HAL_ADC_Start_DMA+0x20c>)
 8002bf8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bfe:	4a41      	ldr	r2, [pc, #260]	; (8002d04 <HAL_ADC_Start_DMA+0x210>)
 8002c00:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002c0a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	685a      	ldr	r2, [r3, #4]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002c1a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	689a      	ldr	r2, [r3, #8]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c2a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	334c      	adds	r3, #76	; 0x4c
 8002c36:	4619      	mov	r1, r3
 8002c38:	68ba      	ldr	r2, [r7, #8]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f000 fd0c 	bl	8003658 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f003 031f 	and.w	r3, r3, #31
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d12a      	bne.n	8002ca2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a2d      	ldr	r2, [pc, #180]	; (8002d08 <HAL_ADC_Start_DMA+0x214>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d015      	beq.n	8002c82 <HAL_ADC_Start_DMA+0x18e>
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a2c      	ldr	r2, [pc, #176]	; (8002d0c <HAL_ADC_Start_DMA+0x218>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d105      	bne.n	8002c6c <HAL_ADC_Start_DMA+0x178>
 8002c60:	4b25      	ldr	r3, [pc, #148]	; (8002cf8 <HAL_ADC_Start_DMA+0x204>)
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f003 031f 	and.w	r3, r3, #31
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d00a      	beq.n	8002c82 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a27      	ldr	r2, [pc, #156]	; (8002d10 <HAL_ADC_Start_DMA+0x21c>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d136      	bne.n	8002ce4 <HAL_ADC_Start_DMA+0x1f0>
 8002c76:	4b20      	ldr	r3, [pc, #128]	; (8002cf8 <HAL_ADC_Start_DMA+0x204>)
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	f003 0310 	and.w	r3, r3, #16
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d130      	bne.n	8002ce4 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d129      	bne.n	8002ce4 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	689a      	ldr	r2, [r3, #8]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002c9e:	609a      	str	r2, [r3, #8]
 8002ca0:	e020      	b.n	8002ce4 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a18      	ldr	r2, [pc, #96]	; (8002d08 <HAL_ADC_Start_DMA+0x214>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d11b      	bne.n	8002ce4 <HAL_ADC_Start_DMA+0x1f0>
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d114      	bne.n	8002ce4 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	689a      	ldr	r2, [r3, #8]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002cc8:	609a      	str	r2, [r3, #8]
 8002cca:	e00b      	b.n	8002ce4 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd0:	f043 0210 	orr.w	r2, r3, #16
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cdc:	f043 0201 	orr.w	r2, r3, #1
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002ce4:	2300      	movs	r3, #0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3718      	adds	r7, #24
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	20000000 	.word	0x20000000
 8002cf4:	431bde83 	.word	0x431bde83
 8002cf8:	40012300 	.word	0x40012300
 8002cfc:	080031c1 	.word	0x080031c1
 8002d00:	0800327b 	.word	0x0800327b
 8002d04:	08003297 	.word	0x08003297
 8002d08:	40012000 	.word	0x40012000
 8002d0c:	40012100 	.word	0x40012100
 8002d10:	40012200 	.word	0x40012200

08002d14 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002d1c:	bf00      	nop
 8002d1e:	370c      	adds	r7, #12
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr

08002d28 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002d30:	bf00      	nop
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr

08002d3c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002d44:	bf00      	nop
 8002d46:	370c      	adds	r7, #12
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002d58:	bf00      	nop
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b085      	sub	sp, #20
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d101      	bne.n	8002d80 <HAL_ADC_ConfigChannel+0x1c>
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	e113      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x244>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2201      	movs	r2, #1
 8002d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2b09      	cmp	r3, #9
 8002d8e:	d925      	bls.n	8002ddc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	68d9      	ldr	r1, [r3, #12]
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	461a      	mov	r2, r3
 8002d9e:	4613      	mov	r3, r2
 8002da0:	005b      	lsls	r3, r3, #1
 8002da2:	4413      	add	r3, r2
 8002da4:	3b1e      	subs	r3, #30
 8002da6:	2207      	movs	r2, #7
 8002da8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dac:	43da      	mvns	r2, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	400a      	ands	r2, r1
 8002db4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	68d9      	ldr	r1, [r3, #12]
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	689a      	ldr	r2, [r3, #8]
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	4603      	mov	r3, r0
 8002dca:	005b      	lsls	r3, r3, #1
 8002dcc:	4403      	add	r3, r0
 8002dce:	3b1e      	subs	r3, #30
 8002dd0:	409a      	lsls	r2, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	60da      	str	r2, [r3, #12]
 8002dda:	e022      	b.n	8002e22 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	6919      	ldr	r1, [r3, #16]
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	461a      	mov	r2, r3
 8002dea:	4613      	mov	r3, r2
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	4413      	add	r3, r2
 8002df0:	2207      	movs	r2, #7
 8002df2:	fa02 f303 	lsl.w	r3, r2, r3
 8002df6:	43da      	mvns	r2, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	400a      	ands	r2, r1
 8002dfe:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	6919      	ldr	r1, [r3, #16]
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	689a      	ldr	r2, [r3, #8]
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	4618      	mov	r0, r3
 8002e12:	4603      	mov	r3, r0
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	4403      	add	r3, r0
 8002e18:	409a      	lsls	r2, r3
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	2b06      	cmp	r3, #6
 8002e28:	d824      	bhi.n	8002e74 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	685a      	ldr	r2, [r3, #4]
 8002e34:	4613      	mov	r3, r2
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	4413      	add	r3, r2
 8002e3a:	3b05      	subs	r3, #5
 8002e3c:	221f      	movs	r2, #31
 8002e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e42:	43da      	mvns	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	400a      	ands	r2, r1
 8002e4a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	4618      	mov	r0, r3
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	685a      	ldr	r2, [r3, #4]
 8002e5e:	4613      	mov	r3, r2
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	4413      	add	r3, r2
 8002e64:	3b05      	subs	r3, #5
 8002e66:	fa00 f203 	lsl.w	r2, r0, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	635a      	str	r2, [r3, #52]	; 0x34
 8002e72:	e04c      	b.n	8002f0e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	2b0c      	cmp	r3, #12
 8002e7a:	d824      	bhi.n	8002ec6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	685a      	ldr	r2, [r3, #4]
 8002e86:	4613      	mov	r3, r2
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	4413      	add	r3, r2
 8002e8c:	3b23      	subs	r3, #35	; 0x23
 8002e8e:	221f      	movs	r2, #31
 8002e90:	fa02 f303 	lsl.w	r3, r2, r3
 8002e94:	43da      	mvns	r2, r3
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	400a      	ands	r2, r1
 8002e9c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	4618      	mov	r0, r3
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685a      	ldr	r2, [r3, #4]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	4413      	add	r3, r2
 8002eb6:	3b23      	subs	r3, #35	; 0x23
 8002eb8:	fa00 f203 	lsl.w	r2, r0, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	631a      	str	r2, [r3, #48]	; 0x30
 8002ec4:	e023      	b.n	8002f0e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	4413      	add	r3, r2
 8002ed6:	3b41      	subs	r3, #65	; 0x41
 8002ed8:	221f      	movs	r2, #31
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	43da      	mvns	r2, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	400a      	ands	r2, r1
 8002ee6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	4613      	mov	r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4413      	add	r3, r2
 8002f00:	3b41      	subs	r3, #65	; 0x41
 8002f02:	fa00 f203 	lsl.w	r2, r0, r3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f0e:	4b29      	ldr	r3, [pc, #164]	; (8002fb4 <HAL_ADC_ConfigChannel+0x250>)
 8002f10:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a28      	ldr	r2, [pc, #160]	; (8002fb8 <HAL_ADC_ConfigChannel+0x254>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d10f      	bne.n	8002f3c <HAL_ADC_ConfigChannel+0x1d8>
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2b12      	cmp	r3, #18
 8002f22:	d10b      	bne.n	8002f3c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a1d      	ldr	r2, [pc, #116]	; (8002fb8 <HAL_ADC_ConfigChannel+0x254>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d12b      	bne.n	8002f9e <HAL_ADC_ConfigChannel+0x23a>
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a1c      	ldr	r2, [pc, #112]	; (8002fbc <HAL_ADC_ConfigChannel+0x258>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d003      	beq.n	8002f58 <HAL_ADC_ConfigChannel+0x1f4>
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2b11      	cmp	r3, #17
 8002f56:	d122      	bne.n	8002f9e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a11      	ldr	r2, [pc, #68]	; (8002fbc <HAL_ADC_ConfigChannel+0x258>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d111      	bne.n	8002f9e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f7a:	4b11      	ldr	r3, [pc, #68]	; (8002fc0 <HAL_ADC_ConfigChannel+0x25c>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a11      	ldr	r2, [pc, #68]	; (8002fc4 <HAL_ADC_ConfigChannel+0x260>)
 8002f80:	fba2 2303 	umull	r2, r3, r2, r3
 8002f84:	0c9a      	lsrs	r2, r3, #18
 8002f86:	4613      	mov	r3, r2
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	4413      	add	r3, r2
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002f90:	e002      	b.n	8002f98 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	3b01      	subs	r3, #1
 8002f96:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1f9      	bne.n	8002f92 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3714      	adds	r7, #20
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr
 8002fb4:	40012300 	.word	0x40012300
 8002fb8:	40012000 	.word	0x40012000
 8002fbc:	10000012 	.word	0x10000012
 8002fc0:	20000000 	.word	0x20000000
 8002fc4:	431bde83 	.word	0x431bde83

08002fc8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b085      	sub	sp, #20
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fd0:	4b79      	ldr	r3, [pc, #484]	; (80031b8 <ADC_Init+0x1f0>)
 8002fd2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	685a      	ldr	r2, [r3, #4]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	431a      	orrs	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	685a      	ldr	r2, [r3, #4]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ffc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	6859      	ldr	r1, [r3, #4]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	691b      	ldr	r3, [r3, #16]
 8003008:	021a      	lsls	r2, r3, #8
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	430a      	orrs	r2, r1
 8003010:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	685a      	ldr	r2, [r3, #4]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003020:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	6859      	ldr	r1, [r3, #4]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	689a      	ldr	r2, [r3, #8]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	430a      	orrs	r2, r1
 8003032:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	689a      	ldr	r2, [r3, #8]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003042:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6899      	ldr	r1, [r3, #8]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	68da      	ldr	r2, [r3, #12]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	430a      	orrs	r2, r1
 8003054:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800305a:	4a58      	ldr	r2, [pc, #352]	; (80031bc <ADC_Init+0x1f4>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d022      	beq.n	80030a6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	689a      	ldr	r2, [r3, #8]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800306e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	6899      	ldr	r1, [r3, #8]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	430a      	orrs	r2, r1
 8003080:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	689a      	ldr	r2, [r3, #8]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003090:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	6899      	ldr	r1, [r3, #8]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	430a      	orrs	r2, r1
 80030a2:	609a      	str	r2, [r3, #8]
 80030a4:	e00f      	b.n	80030c6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80030b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	689a      	ldr	r2, [r3, #8]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80030c4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	689a      	ldr	r2, [r3, #8]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f022 0202 	bic.w	r2, r2, #2
 80030d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	6899      	ldr	r1, [r3, #8]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	7e1b      	ldrb	r3, [r3, #24]
 80030e0:	005a      	lsls	r2, r3, #1
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	430a      	orrs	r2, r1
 80030e8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d01b      	beq.n	800312c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	685a      	ldr	r2, [r3, #4]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003102:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	685a      	ldr	r2, [r3, #4]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003112:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6859      	ldr	r1, [r3, #4]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311e:	3b01      	subs	r3, #1
 8003120:	035a      	lsls	r2, r3, #13
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	430a      	orrs	r2, r1
 8003128:	605a      	str	r2, [r3, #4]
 800312a:	e007      	b.n	800313c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	685a      	ldr	r2, [r3, #4]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800313a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800314a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	69db      	ldr	r3, [r3, #28]
 8003156:	3b01      	subs	r3, #1
 8003158:	051a      	lsls	r2, r3, #20
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	430a      	orrs	r2, r1
 8003160:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003170:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	6899      	ldr	r1, [r3, #8]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800317e:	025a      	lsls	r2, r3, #9
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	430a      	orrs	r2, r1
 8003186:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	689a      	ldr	r2, [r3, #8]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003196:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	6899      	ldr	r1, [r3, #8]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	695b      	ldr	r3, [r3, #20]
 80031a2:	029a      	lsls	r2, r3, #10
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	609a      	str	r2, [r3, #8]
}
 80031ac:	bf00      	nop
 80031ae:	3714      	adds	r7, #20
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr
 80031b8:	40012300 	.word	0x40012300
 80031bc:	0f000001 	.word	0x0f000001

080031c0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b084      	sub	sp, #16
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031cc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d13c      	bne.n	8003254 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031de:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d12b      	bne.n	800324c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d127      	bne.n	800324c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003202:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003206:	2b00      	cmp	r3, #0
 8003208:	d006      	beq.n	8003218 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003214:	2b00      	cmp	r3, #0
 8003216:	d119      	bne.n	800324c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	685a      	ldr	r2, [r3, #4]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f022 0220 	bic.w	r2, r2, #32
 8003226:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003238:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d105      	bne.n	800324c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003244:	f043 0201 	orr.w	r2, r3, #1
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800324c:	68f8      	ldr	r0, [r7, #12]
 800324e:	f7ff fd61 	bl	8002d14 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003252:	e00e      	b.n	8003272 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003258:	f003 0310 	and.w	r3, r3, #16
 800325c:	2b00      	cmp	r3, #0
 800325e:	d003      	beq.n	8003268 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	f7ff fd75 	bl	8002d50 <HAL_ADC_ErrorCallback>
}
 8003266:	e004      	b.n	8003272 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800326c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	4798      	blx	r3
}
 8003272:	bf00      	nop
 8003274:	3710      	adds	r7, #16
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}

0800327a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800327a:	b580      	push	{r7, lr}
 800327c:	b084      	sub	sp, #16
 800327e:	af00      	add	r7, sp, #0
 8003280:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003286:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003288:	68f8      	ldr	r0, [r7, #12]
 800328a:	f7ff fd4d 	bl	8002d28 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800328e:	bf00      	nop
 8003290:	3710      	adds	r7, #16
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}

08003296 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003296:	b580      	push	{r7, lr}
 8003298:	b084      	sub	sp, #16
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2240      	movs	r2, #64	; 0x40
 80032a8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ae:	f043 0204 	orr.w	r2, r3, #4
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f7ff fd4a 	bl	8002d50 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80032bc:	bf00      	nop
 80032be:	3710      	adds	r7, #16
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032d8:	b480      	push	{r7}
 80032da:	b085      	sub	sp, #20
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f003 0307 	and.w	r3, r3, #7
 80032e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032e8:	4b0c      	ldr	r3, [pc, #48]	; (800331c <__NVIC_SetPriorityGrouping+0x44>)
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032ee:	68ba      	ldr	r2, [r7, #8]
 80032f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032f4:	4013      	ands	r3, r2
 80032f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003300:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003304:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003308:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800330a:	4a04      	ldr	r2, [pc, #16]	; (800331c <__NVIC_SetPriorityGrouping+0x44>)
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	60d3      	str	r3, [r2, #12]
}
 8003310:	bf00      	nop
 8003312:	3714      	adds	r7, #20
 8003314:	46bd      	mov	sp, r7
 8003316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331a:	4770      	bx	lr
 800331c:	e000ed00 	.word	0xe000ed00

08003320 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003324:	4b04      	ldr	r3, [pc, #16]	; (8003338 <__NVIC_GetPriorityGrouping+0x18>)
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	0a1b      	lsrs	r3, r3, #8
 800332a:	f003 0307 	and.w	r3, r3, #7
}
 800332e:	4618      	mov	r0, r3
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr
 8003338:	e000ed00 	.word	0xe000ed00

0800333c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	4603      	mov	r3, r0
 8003344:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800334a:	2b00      	cmp	r3, #0
 800334c:	db0b      	blt.n	8003366 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800334e:	79fb      	ldrb	r3, [r7, #7]
 8003350:	f003 021f 	and.w	r2, r3, #31
 8003354:	4907      	ldr	r1, [pc, #28]	; (8003374 <__NVIC_EnableIRQ+0x38>)
 8003356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800335a:	095b      	lsrs	r3, r3, #5
 800335c:	2001      	movs	r0, #1
 800335e:	fa00 f202 	lsl.w	r2, r0, r2
 8003362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003366:	bf00      	nop
 8003368:	370c      	adds	r7, #12
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	e000e100 	.word	0xe000e100

08003378 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	4603      	mov	r3, r0
 8003380:	6039      	str	r1, [r7, #0]
 8003382:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003388:	2b00      	cmp	r3, #0
 800338a:	db0a      	blt.n	80033a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	b2da      	uxtb	r2, r3
 8003390:	490c      	ldr	r1, [pc, #48]	; (80033c4 <__NVIC_SetPriority+0x4c>)
 8003392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003396:	0112      	lsls	r2, r2, #4
 8003398:	b2d2      	uxtb	r2, r2
 800339a:	440b      	add	r3, r1
 800339c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033a0:	e00a      	b.n	80033b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	b2da      	uxtb	r2, r3
 80033a6:	4908      	ldr	r1, [pc, #32]	; (80033c8 <__NVIC_SetPriority+0x50>)
 80033a8:	79fb      	ldrb	r3, [r7, #7]
 80033aa:	f003 030f 	and.w	r3, r3, #15
 80033ae:	3b04      	subs	r3, #4
 80033b0:	0112      	lsls	r2, r2, #4
 80033b2:	b2d2      	uxtb	r2, r2
 80033b4:	440b      	add	r3, r1
 80033b6:	761a      	strb	r2, [r3, #24]
}
 80033b8:	bf00      	nop
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr
 80033c4:	e000e100 	.word	0xe000e100
 80033c8:	e000ed00 	.word	0xe000ed00

080033cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b089      	sub	sp, #36	; 0x24
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	60b9      	str	r1, [r7, #8]
 80033d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f003 0307 	and.w	r3, r3, #7
 80033de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	f1c3 0307 	rsb	r3, r3, #7
 80033e6:	2b04      	cmp	r3, #4
 80033e8:	bf28      	it	cs
 80033ea:	2304      	movcs	r3, #4
 80033ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	3304      	adds	r3, #4
 80033f2:	2b06      	cmp	r3, #6
 80033f4:	d902      	bls.n	80033fc <NVIC_EncodePriority+0x30>
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	3b03      	subs	r3, #3
 80033fa:	e000      	b.n	80033fe <NVIC_EncodePriority+0x32>
 80033fc:	2300      	movs	r3, #0
 80033fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003400:	f04f 32ff 	mov.w	r2, #4294967295
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	fa02 f303 	lsl.w	r3, r2, r3
 800340a:	43da      	mvns	r2, r3
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	401a      	ands	r2, r3
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003414:	f04f 31ff 	mov.w	r1, #4294967295
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	fa01 f303 	lsl.w	r3, r1, r3
 800341e:	43d9      	mvns	r1, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003424:	4313      	orrs	r3, r2
         );
}
 8003426:	4618      	mov	r0, r3
 8003428:	3724      	adds	r7, #36	; 0x24
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr
	...

08003434 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	3b01      	subs	r3, #1
 8003440:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003444:	d301      	bcc.n	800344a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003446:	2301      	movs	r3, #1
 8003448:	e00f      	b.n	800346a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800344a:	4a0a      	ldr	r2, [pc, #40]	; (8003474 <SysTick_Config+0x40>)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	3b01      	subs	r3, #1
 8003450:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003452:	210f      	movs	r1, #15
 8003454:	f04f 30ff 	mov.w	r0, #4294967295
 8003458:	f7ff ff8e 	bl	8003378 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800345c:	4b05      	ldr	r3, [pc, #20]	; (8003474 <SysTick_Config+0x40>)
 800345e:	2200      	movs	r2, #0
 8003460:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003462:	4b04      	ldr	r3, [pc, #16]	; (8003474 <SysTick_Config+0x40>)
 8003464:	2207      	movs	r2, #7
 8003466:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3708      	adds	r7, #8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	e000e010 	.word	0xe000e010

08003478 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f7ff ff29 	bl	80032d8 <__NVIC_SetPriorityGrouping>
}
 8003486:	bf00      	nop
 8003488:	3708      	adds	r7, #8
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}

0800348e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800348e:	b580      	push	{r7, lr}
 8003490:	b086      	sub	sp, #24
 8003492:	af00      	add	r7, sp, #0
 8003494:	4603      	mov	r3, r0
 8003496:	60b9      	str	r1, [r7, #8]
 8003498:	607a      	str	r2, [r7, #4]
 800349a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800349c:	2300      	movs	r3, #0
 800349e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034a0:	f7ff ff3e 	bl	8003320 <__NVIC_GetPriorityGrouping>
 80034a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	68b9      	ldr	r1, [r7, #8]
 80034aa:	6978      	ldr	r0, [r7, #20]
 80034ac:	f7ff ff8e 	bl	80033cc <NVIC_EncodePriority>
 80034b0:	4602      	mov	r2, r0
 80034b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034b6:	4611      	mov	r1, r2
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7ff ff5d 	bl	8003378 <__NVIC_SetPriority>
}
 80034be:	bf00      	nop
 80034c0:	3718      	adds	r7, #24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b082      	sub	sp, #8
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	4603      	mov	r3, r0
 80034ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d4:	4618      	mov	r0, r3
 80034d6:	f7ff ff31 	bl	800333c <__NVIC_EnableIRQ>
}
 80034da:	bf00      	nop
 80034dc:	3708      	adds	r7, #8
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034e2:	b580      	push	{r7, lr}
 80034e4:	b082      	sub	sp, #8
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f7ff ffa2 	bl	8003434 <SysTick_Config>
 80034f0:	4603      	mov	r3, r0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3708      	adds	r7, #8
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
	...

080034fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b086      	sub	sp, #24
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003504:	2300      	movs	r3, #0
 8003506:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003508:	f7fd fd96 	bl	8001038 <HAL_GetTick>
 800350c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d101      	bne.n	8003518 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e099      	b.n	800364c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2202      	movs	r2, #2
 800351c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f022 0201 	bic.w	r2, r2, #1
 8003536:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003538:	e00f      	b.n	800355a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800353a:	f7fd fd7d 	bl	8001038 <HAL_GetTick>
 800353e:	4602      	mov	r2, r0
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	2b05      	cmp	r3, #5
 8003546:	d908      	bls.n	800355a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2220      	movs	r2, #32
 800354c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2203      	movs	r2, #3
 8003552:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e078      	b.n	800364c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 0301 	and.w	r3, r3, #1
 8003564:	2b00      	cmp	r3, #0
 8003566:	d1e8      	bne.n	800353a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	4b38      	ldr	r3, [pc, #224]	; (8003654 <HAL_DMA_Init+0x158>)
 8003574:	4013      	ands	r3, r2
 8003576:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	685a      	ldr	r2, [r3, #4]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003586:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	691b      	ldr	r3, [r3, #16]
 800358c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003592:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	699b      	ldr	r3, [r3, #24]
 8003598:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800359e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a1b      	ldr	r3, [r3, #32]
 80035a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b0:	2b04      	cmp	r3, #4
 80035b2:	d107      	bne.n	80035c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035bc:	4313      	orrs	r3, r2
 80035be:	697a      	ldr	r2, [r7, #20]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	697a      	ldr	r2, [r7, #20]
 80035ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	695b      	ldr	r3, [r3, #20]
 80035d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	f023 0307 	bic.w	r3, r3, #7
 80035da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e0:	697a      	ldr	r2, [r7, #20]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ea:	2b04      	cmp	r3, #4
 80035ec:	d117      	bne.n	800361e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035f2:	697a      	ldr	r2, [r7, #20]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d00e      	beq.n	800361e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f000 fb01 	bl	8003c08 <DMA_CheckFifoParam>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d008      	beq.n	800361e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2240      	movs	r2, #64	; 0x40
 8003610:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2201      	movs	r2, #1
 8003616:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800361a:	2301      	movs	r3, #1
 800361c:	e016      	b.n	800364c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	697a      	ldr	r2, [r7, #20]
 8003624:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 fab8 	bl	8003b9c <DMA_CalcBaseAndBitshift>
 800362c:	4603      	mov	r3, r0
 800362e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003634:	223f      	movs	r2, #63	; 0x3f
 8003636:	409a      	lsls	r2, r3
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2201      	movs	r2, #1
 8003646:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3718      	adds	r7, #24
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}
 8003654:	f010803f 	.word	0xf010803f

08003658 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b086      	sub	sp, #24
 800365c:	af00      	add	r7, sp, #0
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]
 8003664:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003666:	2300      	movs	r3, #0
 8003668:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800366e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003676:	2b01      	cmp	r3, #1
 8003678:	d101      	bne.n	800367e <HAL_DMA_Start_IT+0x26>
 800367a:	2302      	movs	r3, #2
 800367c:	e040      	b.n	8003700 <HAL_DMA_Start_IT+0xa8>
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2201      	movs	r2, #1
 8003682:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800368c:	b2db      	uxtb	r3, r3
 800368e:	2b01      	cmp	r3, #1
 8003690:	d12f      	bne.n	80036f2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2202      	movs	r2, #2
 8003696:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2200      	movs	r2, #0
 800369e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	68b9      	ldr	r1, [r7, #8]
 80036a6:	68f8      	ldr	r0, [r7, #12]
 80036a8:	f000 fa4a 	bl	8003b40 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b0:	223f      	movs	r2, #63	; 0x3f
 80036b2:	409a      	lsls	r2, r3
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f042 0216 	orr.w	r2, r2, #22
 80036c6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d007      	beq.n	80036e0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f042 0208 	orr.w	r2, r2, #8
 80036de:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f042 0201 	orr.w	r2, r2, #1
 80036ee:	601a      	str	r2, [r3, #0]
 80036f0:	e005      	b.n	80036fe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80036fa:	2302      	movs	r3, #2
 80036fc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80036fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003700:	4618      	mov	r0, r3
 8003702:	3718      	adds	r7, #24
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b084      	sub	sp, #16
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003714:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003716:	f7fd fc8f 	bl	8001038 <HAL_GetTick>
 800371a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003722:	b2db      	uxtb	r3, r3
 8003724:	2b02      	cmp	r3, #2
 8003726:	d008      	beq.n	800373a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2280      	movs	r2, #128	; 0x80
 800372c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e052      	b.n	80037e0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f022 0216 	bic.w	r2, r2, #22
 8003748:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	695a      	ldr	r2, [r3, #20]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003758:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375e:	2b00      	cmp	r3, #0
 8003760:	d103      	bne.n	800376a <HAL_DMA_Abort+0x62>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003766:	2b00      	cmp	r3, #0
 8003768:	d007      	beq.n	800377a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f022 0208 	bic.w	r2, r2, #8
 8003778:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f022 0201 	bic.w	r2, r2, #1
 8003788:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800378a:	e013      	b.n	80037b4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800378c:	f7fd fc54 	bl	8001038 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	2b05      	cmp	r3, #5
 8003798:	d90c      	bls.n	80037b4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2220      	movs	r2, #32
 800379e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2203      	movs	r2, #3
 80037a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e015      	b.n	80037e0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 0301 	and.w	r3, r3, #1
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d1e4      	bne.n	800378c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037c6:	223f      	movs	r2, #63	; 0x3f
 80037c8:	409a      	lsls	r2, r3
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2201      	movs	r2, #1
 80037d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80037de:	2300      	movs	r3, #0
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3710      	adds	r7, #16
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d004      	beq.n	8003806 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2280      	movs	r2, #128	; 0x80
 8003800:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e00c      	b.n	8003820 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2205      	movs	r2, #5
 800380a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f022 0201 	bic.w	r2, r2, #1
 800381c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800381e:	2300      	movs	r3, #0
}
 8003820:	4618      	mov	r0, r3
 8003822:	370c      	adds	r7, #12
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr

0800382c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b086      	sub	sp, #24
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003834:	2300      	movs	r3, #0
 8003836:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003838:	4b8e      	ldr	r3, [pc, #568]	; (8003a74 <HAL_DMA_IRQHandler+0x248>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a8e      	ldr	r2, [pc, #568]	; (8003a78 <HAL_DMA_IRQHandler+0x24c>)
 800383e:	fba2 2303 	umull	r2, r3, r2, r3
 8003842:	0a9b      	lsrs	r3, r3, #10
 8003844:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800384a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003856:	2208      	movs	r2, #8
 8003858:	409a      	lsls	r2, r3
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	4013      	ands	r3, r2
 800385e:	2b00      	cmp	r3, #0
 8003860:	d01a      	beq.n	8003898 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0304 	and.w	r3, r3, #4
 800386c:	2b00      	cmp	r3, #0
 800386e:	d013      	beq.n	8003898 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f022 0204 	bic.w	r2, r2, #4
 800387e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003884:	2208      	movs	r2, #8
 8003886:	409a      	lsls	r2, r3
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003890:	f043 0201 	orr.w	r2, r3, #1
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800389c:	2201      	movs	r2, #1
 800389e:	409a      	lsls	r2, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	4013      	ands	r3, r2
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d012      	beq.n	80038ce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	695b      	ldr	r3, [r3, #20]
 80038ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d00b      	beq.n	80038ce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ba:	2201      	movs	r2, #1
 80038bc:	409a      	lsls	r2, r3
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038c6:	f043 0202 	orr.w	r2, r3, #2
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038d2:	2204      	movs	r2, #4
 80038d4:	409a      	lsls	r2, r3
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	4013      	ands	r3, r2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d012      	beq.n	8003904 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00b      	beq.n	8003904 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038f0:	2204      	movs	r2, #4
 80038f2:	409a      	lsls	r2, r3
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038fc:	f043 0204 	orr.w	r2, r3, #4
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003908:	2210      	movs	r2, #16
 800390a:	409a      	lsls	r2, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	4013      	ands	r3, r2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d043      	beq.n	800399c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0308 	and.w	r3, r3, #8
 800391e:	2b00      	cmp	r3, #0
 8003920:	d03c      	beq.n	800399c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003926:	2210      	movs	r2, #16
 8003928:	409a      	lsls	r2, r3
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d018      	beq.n	800396e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d108      	bne.n	800395c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394e:	2b00      	cmp	r3, #0
 8003950:	d024      	beq.n	800399c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	4798      	blx	r3
 800395a:	e01f      	b.n	800399c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003960:	2b00      	cmp	r3, #0
 8003962:	d01b      	beq.n	800399c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	4798      	blx	r3
 800396c:	e016      	b.n	800399c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003978:	2b00      	cmp	r3, #0
 800397a:	d107      	bne.n	800398c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f022 0208 	bic.w	r2, r2, #8
 800398a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003990:	2b00      	cmp	r3, #0
 8003992:	d003      	beq.n	800399c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039a0:	2220      	movs	r2, #32
 80039a2:	409a      	lsls	r2, r3
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	4013      	ands	r3, r2
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	f000 808f 	beq.w	8003acc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0310 	and.w	r3, r3, #16
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	f000 8087 	beq.w	8003acc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039c2:	2220      	movs	r2, #32
 80039c4:	409a      	lsls	r2, r3
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	2b05      	cmp	r3, #5
 80039d4:	d136      	bne.n	8003a44 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f022 0216 	bic.w	r2, r2, #22
 80039e4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	695a      	ldr	r2, [r3, #20]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039f4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d103      	bne.n	8003a06 <HAL_DMA_IRQHandler+0x1da>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d007      	beq.n	8003a16 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f022 0208 	bic.w	r2, r2, #8
 8003a14:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a1a:	223f      	movs	r2, #63	; 0x3f
 8003a1c:	409a      	lsls	r2, r3
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d07e      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	4798      	blx	r3
        }
        return;
 8003a42:	e079      	b.n	8003b38 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d01d      	beq.n	8003a8e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d10d      	bne.n	8003a7c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d031      	beq.n	8003acc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	4798      	blx	r3
 8003a70:	e02c      	b.n	8003acc <HAL_DMA_IRQHandler+0x2a0>
 8003a72:	bf00      	nop
 8003a74:	20000000 	.word	0x20000000
 8003a78:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d023      	beq.n	8003acc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	4798      	blx	r3
 8003a8c:	e01e      	b.n	8003acc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d10f      	bne.n	8003abc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f022 0210 	bic.w	r2, r2, #16
 8003aaa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d003      	beq.n	8003acc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d032      	beq.n	8003b3a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ad8:	f003 0301 	and.w	r3, r3, #1
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d022      	beq.n	8003b26 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2205      	movs	r2, #5
 8003ae4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f022 0201 	bic.w	r2, r2, #1
 8003af6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	3301      	adds	r3, #1
 8003afc:	60bb      	str	r3, [r7, #8]
 8003afe:	697a      	ldr	r2, [r7, #20]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d307      	bcc.n	8003b14 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0301 	and.w	r3, r3, #1
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1f2      	bne.n	8003af8 <HAL_DMA_IRQHandler+0x2cc>
 8003b12:	e000      	b.n	8003b16 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003b14:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d005      	beq.n	8003b3a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	4798      	blx	r3
 8003b36:	e000      	b.n	8003b3a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003b38:	bf00      	nop
    }
  }
}
 8003b3a:	3718      	adds	r7, #24
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b085      	sub	sp, #20
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	607a      	str	r2, [r7, #4]
 8003b4c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003b5c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	683a      	ldr	r2, [r7, #0]
 8003b64:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	2b40      	cmp	r3, #64	; 0x40
 8003b6c:	d108      	bne.n	8003b80 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	68ba      	ldr	r2, [r7, #8]
 8003b7c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b7e:	e007      	b.n	8003b90 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	68ba      	ldr	r2, [r7, #8]
 8003b86:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	60da      	str	r2, [r3, #12]
}
 8003b90:	bf00      	nop
 8003b92:	3714      	adds	r7, #20
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b085      	sub	sp, #20
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	3b10      	subs	r3, #16
 8003bac:	4a14      	ldr	r2, [pc, #80]	; (8003c00 <DMA_CalcBaseAndBitshift+0x64>)
 8003bae:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb2:	091b      	lsrs	r3, r3, #4
 8003bb4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003bb6:	4a13      	ldr	r2, [pc, #76]	; (8003c04 <DMA_CalcBaseAndBitshift+0x68>)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	4413      	add	r3, r2
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2b03      	cmp	r3, #3
 8003bc8:	d909      	bls.n	8003bde <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003bd2:	f023 0303 	bic.w	r3, r3, #3
 8003bd6:	1d1a      	adds	r2, r3, #4
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	659a      	str	r2, [r3, #88]	; 0x58
 8003bdc:	e007      	b.n	8003bee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003be6:	f023 0303 	bic.w	r3, r3, #3
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3714      	adds	r7, #20
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	aaaaaaab 	.word	0xaaaaaaab
 8003c04:	0800b548 	.word	0x0800b548

08003c08 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b085      	sub	sp, #20
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c10:	2300      	movs	r3, #0
 8003c12:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c18:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d11f      	bne.n	8003c62 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	2b03      	cmp	r3, #3
 8003c26:	d856      	bhi.n	8003cd6 <DMA_CheckFifoParam+0xce>
 8003c28:	a201      	add	r2, pc, #4	; (adr r2, 8003c30 <DMA_CheckFifoParam+0x28>)
 8003c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c2e:	bf00      	nop
 8003c30:	08003c41 	.word	0x08003c41
 8003c34:	08003c53 	.word	0x08003c53
 8003c38:	08003c41 	.word	0x08003c41
 8003c3c:	08003cd7 	.word	0x08003cd7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d046      	beq.n	8003cda <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c50:	e043      	b.n	8003cda <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c56:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c5a:	d140      	bne.n	8003cde <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c60:	e03d      	b.n	8003cde <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c6a:	d121      	bne.n	8003cb0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	2b03      	cmp	r3, #3
 8003c70:	d837      	bhi.n	8003ce2 <DMA_CheckFifoParam+0xda>
 8003c72:	a201      	add	r2, pc, #4	; (adr r2, 8003c78 <DMA_CheckFifoParam+0x70>)
 8003c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c78:	08003c89 	.word	0x08003c89
 8003c7c:	08003c8f 	.word	0x08003c8f
 8003c80:	08003c89 	.word	0x08003c89
 8003c84:	08003ca1 	.word	0x08003ca1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	73fb      	strb	r3, [r7, #15]
      break;
 8003c8c:	e030      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d025      	beq.n	8003ce6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c9e:	e022      	b.n	8003ce6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ca8:	d11f      	bne.n	8003cea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003cae:	e01c      	b.n	8003cea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d903      	bls.n	8003cbe <DMA_CheckFifoParam+0xb6>
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	2b03      	cmp	r3, #3
 8003cba:	d003      	beq.n	8003cc4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003cbc:	e018      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	73fb      	strb	r3, [r7, #15]
      break;
 8003cc2:	e015      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d00e      	beq.n	8003cee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	73fb      	strb	r3, [r7, #15]
      break;
 8003cd4:	e00b      	b.n	8003cee <DMA_CheckFifoParam+0xe6>
      break;
 8003cd6:	bf00      	nop
 8003cd8:	e00a      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8003cda:	bf00      	nop
 8003cdc:	e008      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8003cde:	bf00      	nop
 8003ce0:	e006      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8003ce2:	bf00      	nop
 8003ce4:	e004      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8003ce6:	bf00      	nop
 8003ce8:	e002      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
      break;   
 8003cea:	bf00      	nop
 8003cec:	e000      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8003cee:	bf00      	nop
    }
  } 
  
  return status; 
 8003cf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3714      	adds	r7, #20
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop

08003d00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b089      	sub	sp, #36	; 0x24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d12:	2300      	movs	r3, #0
 8003d14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d16:	2300      	movs	r3, #0
 8003d18:	61fb      	str	r3, [r7, #28]
 8003d1a:	e165      	b.n	8003fe8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	fa02 f303 	lsl.w	r3, r2, r3
 8003d24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	697a      	ldr	r2, [r7, #20]
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d30:	693a      	ldr	r2, [r7, #16]
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	429a      	cmp	r2, r3
 8003d36:	f040 8154 	bne.w	8003fe2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	f003 0303 	and.w	r3, r3, #3
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d005      	beq.n	8003d52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d130      	bne.n	8003db4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	005b      	lsls	r3, r3, #1
 8003d5c:	2203      	movs	r2, #3
 8003d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d62:	43db      	mvns	r3, r3
 8003d64:	69ba      	ldr	r2, [r7, #24]
 8003d66:	4013      	ands	r3, r2
 8003d68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	68da      	ldr	r2, [r3, #12]
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	005b      	lsls	r3, r3, #1
 8003d72:	fa02 f303 	lsl.w	r3, r2, r3
 8003d76:	69ba      	ldr	r2, [r7, #24]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	69ba      	ldr	r2, [r7, #24]
 8003d80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d88:	2201      	movs	r2, #1
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d90:	43db      	mvns	r3, r3
 8003d92:	69ba      	ldr	r2, [r7, #24]
 8003d94:	4013      	ands	r3, r2
 8003d96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	091b      	lsrs	r3, r3, #4
 8003d9e:	f003 0201 	and.w	r2, r3, #1
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	fa02 f303 	lsl.w	r3, r2, r3
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	4313      	orrs	r3, r2
 8003dac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f003 0303 	and.w	r3, r3, #3
 8003dbc:	2b03      	cmp	r3, #3
 8003dbe:	d017      	beq.n	8003df0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003dc6:	69fb      	ldr	r3, [r7, #28]
 8003dc8:	005b      	lsls	r3, r3, #1
 8003dca:	2203      	movs	r2, #3
 8003dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd0:	43db      	mvns	r3, r3
 8003dd2:	69ba      	ldr	r2, [r7, #24]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	005b      	lsls	r3, r3, #1
 8003de0:	fa02 f303 	lsl.w	r3, r2, r3
 8003de4:	69ba      	ldr	r2, [r7, #24]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	69ba      	ldr	r2, [r7, #24]
 8003dee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f003 0303 	and.w	r3, r3, #3
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d123      	bne.n	8003e44 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	08da      	lsrs	r2, r3, #3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	3208      	adds	r2, #8
 8003e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	f003 0307 	and.w	r3, r3, #7
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	220f      	movs	r2, #15
 8003e14:	fa02 f303 	lsl.w	r3, r2, r3
 8003e18:	43db      	mvns	r3, r3
 8003e1a:	69ba      	ldr	r2, [r7, #24]
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	691a      	ldr	r2, [r3, #16]
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	f003 0307 	and.w	r3, r3, #7
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e30:	69ba      	ldr	r2, [r7, #24]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	08da      	lsrs	r2, r3, #3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	3208      	adds	r2, #8
 8003e3e:	69b9      	ldr	r1, [r7, #24]
 8003e40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	005b      	lsls	r3, r3, #1
 8003e4e:	2203      	movs	r2, #3
 8003e50:	fa02 f303 	lsl.w	r3, r2, r3
 8003e54:	43db      	mvns	r3, r3
 8003e56:	69ba      	ldr	r2, [r7, #24]
 8003e58:	4013      	ands	r3, r2
 8003e5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f003 0203 	and.w	r2, r3, #3
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6c:	69ba      	ldr	r2, [r7, #24]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	69ba      	ldr	r2, [r7, #24]
 8003e76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	f000 80ae 	beq.w	8003fe2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e86:	2300      	movs	r3, #0
 8003e88:	60fb      	str	r3, [r7, #12]
 8003e8a:	4b5d      	ldr	r3, [pc, #372]	; (8004000 <HAL_GPIO_Init+0x300>)
 8003e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e8e:	4a5c      	ldr	r2, [pc, #368]	; (8004000 <HAL_GPIO_Init+0x300>)
 8003e90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e94:	6453      	str	r3, [r2, #68]	; 0x44
 8003e96:	4b5a      	ldr	r3, [pc, #360]	; (8004000 <HAL_GPIO_Init+0x300>)
 8003e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e9e:	60fb      	str	r3, [r7, #12]
 8003ea0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ea2:	4a58      	ldr	r2, [pc, #352]	; (8004004 <HAL_GPIO_Init+0x304>)
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	089b      	lsrs	r3, r3, #2
 8003ea8:	3302      	adds	r3, #2
 8003eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	f003 0303 	and.w	r3, r3, #3
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	220f      	movs	r2, #15
 8003eba:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebe:	43db      	mvns	r3, r3
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a4f      	ldr	r2, [pc, #316]	; (8004008 <HAL_GPIO_Init+0x308>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d025      	beq.n	8003f1a <HAL_GPIO_Init+0x21a>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a4e      	ldr	r2, [pc, #312]	; (800400c <HAL_GPIO_Init+0x30c>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d01f      	beq.n	8003f16 <HAL_GPIO_Init+0x216>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a4d      	ldr	r2, [pc, #308]	; (8004010 <HAL_GPIO_Init+0x310>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d019      	beq.n	8003f12 <HAL_GPIO_Init+0x212>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a4c      	ldr	r2, [pc, #304]	; (8004014 <HAL_GPIO_Init+0x314>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d013      	beq.n	8003f0e <HAL_GPIO_Init+0x20e>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a4b      	ldr	r2, [pc, #300]	; (8004018 <HAL_GPIO_Init+0x318>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d00d      	beq.n	8003f0a <HAL_GPIO_Init+0x20a>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a4a      	ldr	r2, [pc, #296]	; (800401c <HAL_GPIO_Init+0x31c>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d007      	beq.n	8003f06 <HAL_GPIO_Init+0x206>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a49      	ldr	r2, [pc, #292]	; (8004020 <HAL_GPIO_Init+0x320>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d101      	bne.n	8003f02 <HAL_GPIO_Init+0x202>
 8003efe:	2306      	movs	r3, #6
 8003f00:	e00c      	b.n	8003f1c <HAL_GPIO_Init+0x21c>
 8003f02:	2307      	movs	r3, #7
 8003f04:	e00a      	b.n	8003f1c <HAL_GPIO_Init+0x21c>
 8003f06:	2305      	movs	r3, #5
 8003f08:	e008      	b.n	8003f1c <HAL_GPIO_Init+0x21c>
 8003f0a:	2304      	movs	r3, #4
 8003f0c:	e006      	b.n	8003f1c <HAL_GPIO_Init+0x21c>
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e004      	b.n	8003f1c <HAL_GPIO_Init+0x21c>
 8003f12:	2302      	movs	r3, #2
 8003f14:	e002      	b.n	8003f1c <HAL_GPIO_Init+0x21c>
 8003f16:	2301      	movs	r3, #1
 8003f18:	e000      	b.n	8003f1c <HAL_GPIO_Init+0x21c>
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	69fa      	ldr	r2, [r7, #28]
 8003f1e:	f002 0203 	and.w	r2, r2, #3
 8003f22:	0092      	lsls	r2, r2, #2
 8003f24:	4093      	lsls	r3, r2
 8003f26:	69ba      	ldr	r2, [r7, #24]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f2c:	4935      	ldr	r1, [pc, #212]	; (8004004 <HAL_GPIO_Init+0x304>)
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	089b      	lsrs	r3, r3, #2
 8003f32:	3302      	adds	r3, #2
 8003f34:	69ba      	ldr	r2, [r7, #24]
 8003f36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f3a:	4b3a      	ldr	r3, [pc, #232]	; (8004024 <HAL_GPIO_Init+0x324>)
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	43db      	mvns	r3, r3
 8003f44:	69ba      	ldr	r2, [r7, #24]
 8003f46:	4013      	ands	r3, r2
 8003f48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d003      	beq.n	8003f5e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003f56:	69ba      	ldr	r2, [r7, #24]
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f5e:	4a31      	ldr	r2, [pc, #196]	; (8004024 <HAL_GPIO_Init+0x324>)
 8003f60:	69bb      	ldr	r3, [r7, #24]
 8003f62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f64:	4b2f      	ldr	r3, [pc, #188]	; (8004024 <HAL_GPIO_Init+0x324>)
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	43db      	mvns	r3, r3
 8003f6e:	69ba      	ldr	r2, [r7, #24]
 8003f70:	4013      	ands	r3, r2
 8003f72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d003      	beq.n	8003f88 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003f80:	69ba      	ldr	r2, [r7, #24]
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f88:	4a26      	ldr	r2, [pc, #152]	; (8004024 <HAL_GPIO_Init+0x324>)
 8003f8a:	69bb      	ldr	r3, [r7, #24]
 8003f8c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f8e:	4b25      	ldr	r3, [pc, #148]	; (8004024 <HAL_GPIO_Init+0x324>)
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	43db      	mvns	r3, r3
 8003f98:	69ba      	ldr	r2, [r7, #24]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d003      	beq.n	8003fb2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003faa:	69ba      	ldr	r2, [r7, #24]
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003fb2:	4a1c      	ldr	r2, [pc, #112]	; (8004024 <HAL_GPIO_Init+0x324>)
 8003fb4:	69bb      	ldr	r3, [r7, #24]
 8003fb6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003fb8:	4b1a      	ldr	r3, [pc, #104]	; (8004024 <HAL_GPIO_Init+0x324>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	43db      	mvns	r3, r3
 8003fc2:	69ba      	ldr	r2, [r7, #24]
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d003      	beq.n	8003fdc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003fd4:	69ba      	ldr	r2, [r7, #24]
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003fdc:	4a11      	ldr	r2, [pc, #68]	; (8004024 <HAL_GPIO_Init+0x324>)
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	3301      	adds	r3, #1
 8003fe6:	61fb      	str	r3, [r7, #28]
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	2b0f      	cmp	r3, #15
 8003fec:	f67f ae96 	bls.w	8003d1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ff0:	bf00      	nop
 8003ff2:	bf00      	nop
 8003ff4:	3724      	adds	r7, #36	; 0x24
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr
 8003ffe:	bf00      	nop
 8004000:	40023800 	.word	0x40023800
 8004004:	40013800 	.word	0x40013800
 8004008:	40020000 	.word	0x40020000
 800400c:	40020400 	.word	0x40020400
 8004010:	40020800 	.word	0x40020800
 8004014:	40020c00 	.word	0x40020c00
 8004018:	40021000 	.word	0x40021000
 800401c:	40021400 	.word	0x40021400
 8004020:	40021800 	.word	0x40021800
 8004024:	40013c00 	.word	0x40013c00

08004028 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004028:	b480      	push	{r7}
 800402a:	b083      	sub	sp, #12
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	460b      	mov	r3, r1
 8004032:	807b      	strh	r3, [r7, #2]
 8004034:	4613      	mov	r3, r2
 8004036:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004038:	787b      	ldrb	r3, [r7, #1]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d003      	beq.n	8004046 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800403e:	887a      	ldrh	r2, [r7, #2]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004044:	e003      	b.n	800404e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004046:	887b      	ldrh	r3, [r7, #2]
 8004048:	041a      	lsls	r2, r3, #16
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	619a      	str	r2, [r3, #24]
}
 800404e:	bf00      	nop
 8004050:	370c      	adds	r7, #12
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
	...

0800405c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b084      	sub	sp, #16
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d101      	bne.n	8004070 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e0cc      	b.n	800420a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004070:	4b68      	ldr	r3, [pc, #416]	; (8004214 <HAL_RCC_ClockConfig+0x1b8>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 030f 	and.w	r3, r3, #15
 8004078:	683a      	ldr	r2, [r7, #0]
 800407a:	429a      	cmp	r2, r3
 800407c:	d90c      	bls.n	8004098 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800407e:	4b65      	ldr	r3, [pc, #404]	; (8004214 <HAL_RCC_ClockConfig+0x1b8>)
 8004080:	683a      	ldr	r2, [r7, #0]
 8004082:	b2d2      	uxtb	r2, r2
 8004084:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004086:	4b63      	ldr	r3, [pc, #396]	; (8004214 <HAL_RCC_ClockConfig+0x1b8>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 030f 	and.w	r3, r3, #15
 800408e:	683a      	ldr	r2, [r7, #0]
 8004090:	429a      	cmp	r2, r3
 8004092:	d001      	beq.n	8004098 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e0b8      	b.n	800420a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d020      	beq.n	80040e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0304 	and.w	r3, r3, #4
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d005      	beq.n	80040bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040b0:	4b59      	ldr	r3, [pc, #356]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	4a58      	ldr	r2, [pc, #352]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80040b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80040ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 0308 	and.w	r3, r3, #8
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d005      	beq.n	80040d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040c8:	4b53      	ldr	r3, [pc, #332]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	4a52      	ldr	r2, [pc, #328]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80040ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80040d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040d4:	4b50      	ldr	r3, [pc, #320]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	494d      	ldr	r1, [pc, #308]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80040e2:	4313      	orrs	r3, r2
 80040e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d044      	beq.n	800417c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d107      	bne.n	800410a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040fa:	4b47      	ldr	r3, [pc, #284]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d119      	bne.n	800413a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e07f      	b.n	800420a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	2b02      	cmp	r3, #2
 8004110:	d003      	beq.n	800411a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004116:	2b03      	cmp	r3, #3
 8004118:	d107      	bne.n	800412a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800411a:	4b3f      	ldr	r3, [pc, #252]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d109      	bne.n	800413a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e06f      	b.n	800420a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800412a:	4b3b      	ldr	r3, [pc, #236]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	2b00      	cmp	r3, #0
 8004134:	d101      	bne.n	800413a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e067      	b.n	800420a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800413a:	4b37      	ldr	r3, [pc, #220]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f023 0203 	bic.w	r2, r3, #3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	4934      	ldr	r1, [pc, #208]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 8004148:	4313      	orrs	r3, r2
 800414a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800414c:	f7fc ff74 	bl	8001038 <HAL_GetTick>
 8004150:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004152:	e00a      	b.n	800416a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004154:	f7fc ff70 	bl	8001038 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004162:	4293      	cmp	r3, r2
 8004164:	d901      	bls.n	800416a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e04f      	b.n	800420a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800416a:	4b2b      	ldr	r3, [pc, #172]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	f003 020c 	and.w	r2, r3, #12
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	429a      	cmp	r2, r3
 800417a:	d1eb      	bne.n	8004154 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800417c:	4b25      	ldr	r3, [pc, #148]	; (8004214 <HAL_RCC_ClockConfig+0x1b8>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 030f 	and.w	r3, r3, #15
 8004184:	683a      	ldr	r2, [r7, #0]
 8004186:	429a      	cmp	r2, r3
 8004188:	d20c      	bcs.n	80041a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800418a:	4b22      	ldr	r3, [pc, #136]	; (8004214 <HAL_RCC_ClockConfig+0x1b8>)
 800418c:	683a      	ldr	r2, [r7, #0]
 800418e:	b2d2      	uxtb	r2, r2
 8004190:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004192:	4b20      	ldr	r3, [pc, #128]	; (8004214 <HAL_RCC_ClockConfig+0x1b8>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 030f 	and.w	r3, r3, #15
 800419a:	683a      	ldr	r2, [r7, #0]
 800419c:	429a      	cmp	r2, r3
 800419e:	d001      	beq.n	80041a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e032      	b.n	800420a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0304 	and.w	r3, r3, #4
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d008      	beq.n	80041c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041b0:	4b19      	ldr	r3, [pc, #100]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	4916      	ldr	r1, [pc, #88]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80041be:	4313      	orrs	r3, r2
 80041c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 0308 	and.w	r3, r3, #8
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d009      	beq.n	80041e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041ce:	4b12      	ldr	r3, [pc, #72]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	691b      	ldr	r3, [r3, #16]
 80041da:	00db      	lsls	r3, r3, #3
 80041dc:	490e      	ldr	r1, [pc, #56]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80041de:	4313      	orrs	r3, r2
 80041e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80041e2:	f000 f855 	bl	8004290 <HAL_RCC_GetSysClockFreq>
 80041e6:	4602      	mov	r2, r0
 80041e8:	4b0b      	ldr	r3, [pc, #44]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	091b      	lsrs	r3, r3, #4
 80041ee:	f003 030f 	and.w	r3, r3, #15
 80041f2:	490a      	ldr	r1, [pc, #40]	; (800421c <HAL_RCC_ClockConfig+0x1c0>)
 80041f4:	5ccb      	ldrb	r3, [r1, r3]
 80041f6:	fa22 f303 	lsr.w	r3, r2, r3
 80041fa:	4a09      	ldr	r2, [pc, #36]	; (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 80041fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80041fe:	4b09      	ldr	r3, [pc, #36]	; (8004224 <HAL_RCC_ClockConfig+0x1c8>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4618      	mov	r0, r3
 8004204:	f7fe fad2 	bl	80027ac <HAL_InitTick>

  return HAL_OK;
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	3710      	adds	r7, #16
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop
 8004214:	40023c00 	.word	0x40023c00
 8004218:	40023800 	.word	0x40023800
 800421c:	0800b530 	.word	0x0800b530
 8004220:	20000000 	.word	0x20000000
 8004224:	20000004 	.word	0x20000004

08004228 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004228:	b480      	push	{r7}
 800422a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800422c:	4b03      	ldr	r3, [pc, #12]	; (800423c <HAL_RCC_GetHCLKFreq+0x14>)
 800422e:	681b      	ldr	r3, [r3, #0]
}
 8004230:	4618      	mov	r0, r3
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	20000000 	.word	0x20000000

08004240 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004244:	f7ff fff0 	bl	8004228 <HAL_RCC_GetHCLKFreq>
 8004248:	4602      	mov	r2, r0
 800424a:	4b05      	ldr	r3, [pc, #20]	; (8004260 <HAL_RCC_GetPCLK1Freq+0x20>)
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	0a9b      	lsrs	r3, r3, #10
 8004250:	f003 0307 	and.w	r3, r3, #7
 8004254:	4903      	ldr	r1, [pc, #12]	; (8004264 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004256:	5ccb      	ldrb	r3, [r1, r3]
 8004258:	fa22 f303 	lsr.w	r3, r2, r3
}
 800425c:	4618      	mov	r0, r3
 800425e:	bd80      	pop	{r7, pc}
 8004260:	40023800 	.word	0x40023800
 8004264:	0800b540 	.word	0x0800b540

08004268 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800426c:	f7ff ffdc 	bl	8004228 <HAL_RCC_GetHCLKFreq>
 8004270:	4602      	mov	r2, r0
 8004272:	4b05      	ldr	r3, [pc, #20]	; (8004288 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	0b5b      	lsrs	r3, r3, #13
 8004278:	f003 0307 	and.w	r3, r3, #7
 800427c:	4903      	ldr	r1, [pc, #12]	; (800428c <HAL_RCC_GetPCLK2Freq+0x24>)
 800427e:	5ccb      	ldrb	r3, [r1, r3]
 8004280:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004284:	4618      	mov	r0, r3
 8004286:	bd80      	pop	{r7, pc}
 8004288:	40023800 	.word	0x40023800
 800428c:	0800b540 	.word	0x0800b540

08004290 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004290:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004294:	b0ae      	sub	sp, #184	; 0xb8
 8004296:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004298:	2300      	movs	r3, #0
 800429a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800429e:	2300      	movs	r3, #0
 80042a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80042a4:	2300      	movs	r3, #0
 80042a6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80042aa:	2300      	movs	r3, #0
 80042ac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80042b0:	2300      	movs	r3, #0
 80042b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80042b6:	4bcb      	ldr	r3, [pc, #812]	; (80045e4 <HAL_RCC_GetSysClockFreq+0x354>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f003 030c 	and.w	r3, r3, #12
 80042be:	2b0c      	cmp	r3, #12
 80042c0:	f200 8206 	bhi.w	80046d0 <HAL_RCC_GetSysClockFreq+0x440>
 80042c4:	a201      	add	r2, pc, #4	; (adr r2, 80042cc <HAL_RCC_GetSysClockFreq+0x3c>)
 80042c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042ca:	bf00      	nop
 80042cc:	08004301 	.word	0x08004301
 80042d0:	080046d1 	.word	0x080046d1
 80042d4:	080046d1 	.word	0x080046d1
 80042d8:	080046d1 	.word	0x080046d1
 80042dc:	08004309 	.word	0x08004309
 80042e0:	080046d1 	.word	0x080046d1
 80042e4:	080046d1 	.word	0x080046d1
 80042e8:	080046d1 	.word	0x080046d1
 80042ec:	08004311 	.word	0x08004311
 80042f0:	080046d1 	.word	0x080046d1
 80042f4:	080046d1 	.word	0x080046d1
 80042f8:	080046d1 	.word	0x080046d1
 80042fc:	08004501 	.word	0x08004501
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004300:	4bb9      	ldr	r3, [pc, #740]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x358>)
 8004302:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8004306:	e1e7      	b.n	80046d8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004308:	4bb8      	ldr	r3, [pc, #736]	; (80045ec <HAL_RCC_GetSysClockFreq+0x35c>)
 800430a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800430e:	e1e3      	b.n	80046d8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004310:	4bb4      	ldr	r3, [pc, #720]	; (80045e4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004318:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800431c:	4bb1      	ldr	r3, [pc, #708]	; (80045e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d071      	beq.n	800440c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004328:	4bae      	ldr	r3, [pc, #696]	; (80045e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	099b      	lsrs	r3, r3, #6
 800432e:	2200      	movs	r2, #0
 8004330:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004334:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004338:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800433c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004340:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004344:	2300      	movs	r3, #0
 8004346:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800434a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800434e:	4622      	mov	r2, r4
 8004350:	462b      	mov	r3, r5
 8004352:	f04f 0000 	mov.w	r0, #0
 8004356:	f04f 0100 	mov.w	r1, #0
 800435a:	0159      	lsls	r1, r3, #5
 800435c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004360:	0150      	lsls	r0, r2, #5
 8004362:	4602      	mov	r2, r0
 8004364:	460b      	mov	r3, r1
 8004366:	4621      	mov	r1, r4
 8004368:	1a51      	subs	r1, r2, r1
 800436a:	6439      	str	r1, [r7, #64]	; 0x40
 800436c:	4629      	mov	r1, r5
 800436e:	eb63 0301 	sbc.w	r3, r3, r1
 8004372:	647b      	str	r3, [r7, #68]	; 0x44
 8004374:	f04f 0200 	mov.w	r2, #0
 8004378:	f04f 0300 	mov.w	r3, #0
 800437c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8004380:	4649      	mov	r1, r9
 8004382:	018b      	lsls	r3, r1, #6
 8004384:	4641      	mov	r1, r8
 8004386:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800438a:	4641      	mov	r1, r8
 800438c:	018a      	lsls	r2, r1, #6
 800438e:	4641      	mov	r1, r8
 8004390:	1a51      	subs	r1, r2, r1
 8004392:	63b9      	str	r1, [r7, #56]	; 0x38
 8004394:	4649      	mov	r1, r9
 8004396:	eb63 0301 	sbc.w	r3, r3, r1
 800439a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800439c:	f04f 0200 	mov.w	r2, #0
 80043a0:	f04f 0300 	mov.w	r3, #0
 80043a4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80043a8:	4649      	mov	r1, r9
 80043aa:	00cb      	lsls	r3, r1, #3
 80043ac:	4641      	mov	r1, r8
 80043ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043b2:	4641      	mov	r1, r8
 80043b4:	00ca      	lsls	r2, r1, #3
 80043b6:	4610      	mov	r0, r2
 80043b8:	4619      	mov	r1, r3
 80043ba:	4603      	mov	r3, r0
 80043bc:	4622      	mov	r2, r4
 80043be:	189b      	adds	r3, r3, r2
 80043c0:	633b      	str	r3, [r7, #48]	; 0x30
 80043c2:	462b      	mov	r3, r5
 80043c4:	460a      	mov	r2, r1
 80043c6:	eb42 0303 	adc.w	r3, r2, r3
 80043ca:	637b      	str	r3, [r7, #52]	; 0x34
 80043cc:	f04f 0200 	mov.w	r2, #0
 80043d0:	f04f 0300 	mov.w	r3, #0
 80043d4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80043d8:	4629      	mov	r1, r5
 80043da:	024b      	lsls	r3, r1, #9
 80043dc:	4621      	mov	r1, r4
 80043de:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80043e2:	4621      	mov	r1, r4
 80043e4:	024a      	lsls	r2, r1, #9
 80043e6:	4610      	mov	r0, r2
 80043e8:	4619      	mov	r1, r3
 80043ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80043ee:	2200      	movs	r2, #0
 80043f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80043f4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80043f8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80043fc:	f7fc fc64 	bl	8000cc8 <__aeabi_uldivmod>
 8004400:	4602      	mov	r2, r0
 8004402:	460b      	mov	r3, r1
 8004404:	4613      	mov	r3, r2
 8004406:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800440a:	e067      	b.n	80044dc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800440c:	4b75      	ldr	r3, [pc, #468]	; (80045e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	099b      	lsrs	r3, r3, #6
 8004412:	2200      	movs	r2, #0
 8004414:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004418:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800441c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004420:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004424:	67bb      	str	r3, [r7, #120]	; 0x78
 8004426:	2300      	movs	r3, #0
 8004428:	67fb      	str	r3, [r7, #124]	; 0x7c
 800442a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800442e:	4622      	mov	r2, r4
 8004430:	462b      	mov	r3, r5
 8004432:	f04f 0000 	mov.w	r0, #0
 8004436:	f04f 0100 	mov.w	r1, #0
 800443a:	0159      	lsls	r1, r3, #5
 800443c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004440:	0150      	lsls	r0, r2, #5
 8004442:	4602      	mov	r2, r0
 8004444:	460b      	mov	r3, r1
 8004446:	4621      	mov	r1, r4
 8004448:	1a51      	subs	r1, r2, r1
 800444a:	62b9      	str	r1, [r7, #40]	; 0x28
 800444c:	4629      	mov	r1, r5
 800444e:	eb63 0301 	sbc.w	r3, r3, r1
 8004452:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004454:	f04f 0200 	mov.w	r2, #0
 8004458:	f04f 0300 	mov.w	r3, #0
 800445c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8004460:	4649      	mov	r1, r9
 8004462:	018b      	lsls	r3, r1, #6
 8004464:	4641      	mov	r1, r8
 8004466:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800446a:	4641      	mov	r1, r8
 800446c:	018a      	lsls	r2, r1, #6
 800446e:	4641      	mov	r1, r8
 8004470:	ebb2 0a01 	subs.w	sl, r2, r1
 8004474:	4649      	mov	r1, r9
 8004476:	eb63 0b01 	sbc.w	fp, r3, r1
 800447a:	f04f 0200 	mov.w	r2, #0
 800447e:	f04f 0300 	mov.w	r3, #0
 8004482:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004486:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800448a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800448e:	4692      	mov	sl, r2
 8004490:	469b      	mov	fp, r3
 8004492:	4623      	mov	r3, r4
 8004494:	eb1a 0303 	adds.w	r3, sl, r3
 8004498:	623b      	str	r3, [r7, #32]
 800449a:	462b      	mov	r3, r5
 800449c:	eb4b 0303 	adc.w	r3, fp, r3
 80044a0:	627b      	str	r3, [r7, #36]	; 0x24
 80044a2:	f04f 0200 	mov.w	r2, #0
 80044a6:	f04f 0300 	mov.w	r3, #0
 80044aa:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80044ae:	4629      	mov	r1, r5
 80044b0:	028b      	lsls	r3, r1, #10
 80044b2:	4621      	mov	r1, r4
 80044b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044b8:	4621      	mov	r1, r4
 80044ba:	028a      	lsls	r2, r1, #10
 80044bc:	4610      	mov	r0, r2
 80044be:	4619      	mov	r1, r3
 80044c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80044c4:	2200      	movs	r2, #0
 80044c6:	673b      	str	r3, [r7, #112]	; 0x70
 80044c8:	677a      	str	r2, [r7, #116]	; 0x74
 80044ca:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80044ce:	f7fc fbfb 	bl	8000cc8 <__aeabi_uldivmod>
 80044d2:	4602      	mov	r2, r0
 80044d4:	460b      	mov	r3, r1
 80044d6:	4613      	mov	r3, r2
 80044d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80044dc:	4b41      	ldr	r3, [pc, #260]	; (80045e4 <HAL_RCC_GetSysClockFreq+0x354>)
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	0c1b      	lsrs	r3, r3, #16
 80044e2:	f003 0303 	and.w	r3, r3, #3
 80044e6:	3301      	adds	r3, #1
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80044ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80044f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80044f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80044fe:	e0eb      	b.n	80046d8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004500:	4b38      	ldr	r3, [pc, #224]	; (80045e4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004508:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800450c:	4b35      	ldr	r3, [pc, #212]	; (80045e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004514:	2b00      	cmp	r3, #0
 8004516:	d06b      	beq.n	80045f0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004518:	4b32      	ldr	r3, [pc, #200]	; (80045e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	099b      	lsrs	r3, r3, #6
 800451e:	2200      	movs	r2, #0
 8004520:	66bb      	str	r3, [r7, #104]	; 0x68
 8004522:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004524:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004526:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800452a:	663b      	str	r3, [r7, #96]	; 0x60
 800452c:	2300      	movs	r3, #0
 800452e:	667b      	str	r3, [r7, #100]	; 0x64
 8004530:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8004534:	4622      	mov	r2, r4
 8004536:	462b      	mov	r3, r5
 8004538:	f04f 0000 	mov.w	r0, #0
 800453c:	f04f 0100 	mov.w	r1, #0
 8004540:	0159      	lsls	r1, r3, #5
 8004542:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004546:	0150      	lsls	r0, r2, #5
 8004548:	4602      	mov	r2, r0
 800454a:	460b      	mov	r3, r1
 800454c:	4621      	mov	r1, r4
 800454e:	1a51      	subs	r1, r2, r1
 8004550:	61b9      	str	r1, [r7, #24]
 8004552:	4629      	mov	r1, r5
 8004554:	eb63 0301 	sbc.w	r3, r3, r1
 8004558:	61fb      	str	r3, [r7, #28]
 800455a:	f04f 0200 	mov.w	r2, #0
 800455e:	f04f 0300 	mov.w	r3, #0
 8004562:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004566:	4659      	mov	r1, fp
 8004568:	018b      	lsls	r3, r1, #6
 800456a:	4651      	mov	r1, sl
 800456c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004570:	4651      	mov	r1, sl
 8004572:	018a      	lsls	r2, r1, #6
 8004574:	4651      	mov	r1, sl
 8004576:	ebb2 0801 	subs.w	r8, r2, r1
 800457a:	4659      	mov	r1, fp
 800457c:	eb63 0901 	sbc.w	r9, r3, r1
 8004580:	f04f 0200 	mov.w	r2, #0
 8004584:	f04f 0300 	mov.w	r3, #0
 8004588:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800458c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004590:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004594:	4690      	mov	r8, r2
 8004596:	4699      	mov	r9, r3
 8004598:	4623      	mov	r3, r4
 800459a:	eb18 0303 	adds.w	r3, r8, r3
 800459e:	613b      	str	r3, [r7, #16]
 80045a0:	462b      	mov	r3, r5
 80045a2:	eb49 0303 	adc.w	r3, r9, r3
 80045a6:	617b      	str	r3, [r7, #20]
 80045a8:	f04f 0200 	mov.w	r2, #0
 80045ac:	f04f 0300 	mov.w	r3, #0
 80045b0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80045b4:	4629      	mov	r1, r5
 80045b6:	024b      	lsls	r3, r1, #9
 80045b8:	4621      	mov	r1, r4
 80045ba:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80045be:	4621      	mov	r1, r4
 80045c0:	024a      	lsls	r2, r1, #9
 80045c2:	4610      	mov	r0, r2
 80045c4:	4619      	mov	r1, r3
 80045c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80045ca:	2200      	movs	r2, #0
 80045cc:	65bb      	str	r3, [r7, #88]	; 0x58
 80045ce:	65fa      	str	r2, [r7, #92]	; 0x5c
 80045d0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80045d4:	f7fc fb78 	bl	8000cc8 <__aeabi_uldivmod>
 80045d8:	4602      	mov	r2, r0
 80045da:	460b      	mov	r3, r1
 80045dc:	4613      	mov	r3, r2
 80045de:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80045e2:	e065      	b.n	80046b0 <HAL_RCC_GetSysClockFreq+0x420>
 80045e4:	40023800 	.word	0x40023800
 80045e8:	00f42400 	.word	0x00f42400
 80045ec:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045f0:	4b3d      	ldr	r3, [pc, #244]	; (80046e8 <HAL_RCC_GetSysClockFreq+0x458>)
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	099b      	lsrs	r3, r3, #6
 80045f6:	2200      	movs	r2, #0
 80045f8:	4618      	mov	r0, r3
 80045fa:	4611      	mov	r1, r2
 80045fc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004600:	653b      	str	r3, [r7, #80]	; 0x50
 8004602:	2300      	movs	r3, #0
 8004604:	657b      	str	r3, [r7, #84]	; 0x54
 8004606:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800460a:	4642      	mov	r2, r8
 800460c:	464b      	mov	r3, r9
 800460e:	f04f 0000 	mov.w	r0, #0
 8004612:	f04f 0100 	mov.w	r1, #0
 8004616:	0159      	lsls	r1, r3, #5
 8004618:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800461c:	0150      	lsls	r0, r2, #5
 800461e:	4602      	mov	r2, r0
 8004620:	460b      	mov	r3, r1
 8004622:	4641      	mov	r1, r8
 8004624:	1a51      	subs	r1, r2, r1
 8004626:	60b9      	str	r1, [r7, #8]
 8004628:	4649      	mov	r1, r9
 800462a:	eb63 0301 	sbc.w	r3, r3, r1
 800462e:	60fb      	str	r3, [r7, #12]
 8004630:	f04f 0200 	mov.w	r2, #0
 8004634:	f04f 0300 	mov.w	r3, #0
 8004638:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800463c:	4659      	mov	r1, fp
 800463e:	018b      	lsls	r3, r1, #6
 8004640:	4651      	mov	r1, sl
 8004642:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004646:	4651      	mov	r1, sl
 8004648:	018a      	lsls	r2, r1, #6
 800464a:	4651      	mov	r1, sl
 800464c:	1a54      	subs	r4, r2, r1
 800464e:	4659      	mov	r1, fp
 8004650:	eb63 0501 	sbc.w	r5, r3, r1
 8004654:	f04f 0200 	mov.w	r2, #0
 8004658:	f04f 0300 	mov.w	r3, #0
 800465c:	00eb      	lsls	r3, r5, #3
 800465e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004662:	00e2      	lsls	r2, r4, #3
 8004664:	4614      	mov	r4, r2
 8004666:	461d      	mov	r5, r3
 8004668:	4643      	mov	r3, r8
 800466a:	18e3      	adds	r3, r4, r3
 800466c:	603b      	str	r3, [r7, #0]
 800466e:	464b      	mov	r3, r9
 8004670:	eb45 0303 	adc.w	r3, r5, r3
 8004674:	607b      	str	r3, [r7, #4]
 8004676:	f04f 0200 	mov.w	r2, #0
 800467a:	f04f 0300 	mov.w	r3, #0
 800467e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004682:	4629      	mov	r1, r5
 8004684:	028b      	lsls	r3, r1, #10
 8004686:	4621      	mov	r1, r4
 8004688:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800468c:	4621      	mov	r1, r4
 800468e:	028a      	lsls	r2, r1, #10
 8004690:	4610      	mov	r0, r2
 8004692:	4619      	mov	r1, r3
 8004694:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004698:	2200      	movs	r2, #0
 800469a:	64bb      	str	r3, [r7, #72]	; 0x48
 800469c:	64fa      	str	r2, [r7, #76]	; 0x4c
 800469e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80046a2:	f7fc fb11 	bl	8000cc8 <__aeabi_uldivmod>
 80046a6:	4602      	mov	r2, r0
 80046a8:	460b      	mov	r3, r1
 80046aa:	4613      	mov	r3, r2
 80046ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80046b0:	4b0d      	ldr	r3, [pc, #52]	; (80046e8 <HAL_RCC_GetSysClockFreq+0x458>)
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	0f1b      	lsrs	r3, r3, #28
 80046b6:	f003 0307 	and.w	r3, r3, #7
 80046ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80046be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80046c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80046c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80046ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80046ce:	e003      	b.n	80046d8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046d0:	4b06      	ldr	r3, [pc, #24]	; (80046ec <HAL_RCC_GetSysClockFreq+0x45c>)
 80046d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80046d6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	37b8      	adds	r7, #184	; 0xb8
 80046e0:	46bd      	mov	sp, r7
 80046e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046e6:	bf00      	nop
 80046e8:	40023800 	.word	0x40023800
 80046ec:	00f42400 	.word	0x00f42400

080046f0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d101      	bne.n	8004702 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e28d      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f003 0301 	and.w	r3, r3, #1
 800470a:	2b00      	cmp	r3, #0
 800470c:	f000 8083 	beq.w	8004816 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004710:	4b94      	ldr	r3, [pc, #592]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	f003 030c 	and.w	r3, r3, #12
 8004718:	2b04      	cmp	r3, #4
 800471a:	d019      	beq.n	8004750 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800471c:	4b91      	ldr	r3, [pc, #580]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004724:	2b08      	cmp	r3, #8
 8004726:	d106      	bne.n	8004736 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004728:	4b8e      	ldr	r3, [pc, #568]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004730:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004734:	d00c      	beq.n	8004750 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004736:	4b8b      	ldr	r3, [pc, #556]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800473e:	2b0c      	cmp	r3, #12
 8004740:	d112      	bne.n	8004768 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004742:	4b88      	ldr	r3, [pc, #544]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800474a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800474e:	d10b      	bne.n	8004768 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004750:	4b84      	ldr	r3, [pc, #528]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004758:	2b00      	cmp	r3, #0
 800475a:	d05b      	beq.n	8004814 <HAL_RCC_OscConfig+0x124>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d157      	bne.n	8004814 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e25a      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004770:	d106      	bne.n	8004780 <HAL_RCC_OscConfig+0x90>
 8004772:	4b7c      	ldr	r3, [pc, #496]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a7b      	ldr	r2, [pc, #492]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 8004778:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800477c:	6013      	str	r3, [r2, #0]
 800477e:	e01d      	b.n	80047bc <HAL_RCC_OscConfig+0xcc>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004788:	d10c      	bne.n	80047a4 <HAL_RCC_OscConfig+0xb4>
 800478a:	4b76      	ldr	r3, [pc, #472]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a75      	ldr	r2, [pc, #468]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 8004790:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004794:	6013      	str	r3, [r2, #0]
 8004796:	4b73      	ldr	r3, [pc, #460]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a72      	ldr	r2, [pc, #456]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 800479c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047a0:	6013      	str	r3, [r2, #0]
 80047a2:	e00b      	b.n	80047bc <HAL_RCC_OscConfig+0xcc>
 80047a4:	4b6f      	ldr	r3, [pc, #444]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a6e      	ldr	r2, [pc, #440]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 80047aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047ae:	6013      	str	r3, [r2, #0]
 80047b0:	4b6c      	ldr	r3, [pc, #432]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a6b      	ldr	r2, [pc, #428]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 80047b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d013      	beq.n	80047ec <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047c4:	f7fc fc38 	bl	8001038 <HAL_GetTick>
 80047c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047ca:	e008      	b.n	80047de <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047cc:	f7fc fc34 	bl	8001038 <HAL_GetTick>
 80047d0:	4602      	mov	r2, r0
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	2b64      	cmp	r3, #100	; 0x64
 80047d8:	d901      	bls.n	80047de <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e21f      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047de:	4b61      	ldr	r3, [pc, #388]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d0f0      	beq.n	80047cc <HAL_RCC_OscConfig+0xdc>
 80047ea:	e014      	b.n	8004816 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ec:	f7fc fc24 	bl	8001038 <HAL_GetTick>
 80047f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047f2:	e008      	b.n	8004806 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047f4:	f7fc fc20 	bl	8001038 <HAL_GetTick>
 80047f8:	4602      	mov	r2, r0
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	2b64      	cmp	r3, #100	; 0x64
 8004800:	d901      	bls.n	8004806 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e20b      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004806:	4b57      	ldr	r3, [pc, #348]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800480e:	2b00      	cmp	r3, #0
 8004810:	d1f0      	bne.n	80047f4 <HAL_RCC_OscConfig+0x104>
 8004812:	e000      	b.n	8004816 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004814:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 0302 	and.w	r3, r3, #2
 800481e:	2b00      	cmp	r3, #0
 8004820:	d06f      	beq.n	8004902 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004822:	4b50      	ldr	r3, [pc, #320]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f003 030c 	and.w	r3, r3, #12
 800482a:	2b00      	cmp	r3, #0
 800482c:	d017      	beq.n	800485e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800482e:	4b4d      	ldr	r3, [pc, #308]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004836:	2b08      	cmp	r3, #8
 8004838:	d105      	bne.n	8004846 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800483a:	4b4a      	ldr	r3, [pc, #296]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d00b      	beq.n	800485e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004846:	4b47      	ldr	r3, [pc, #284]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800484e:	2b0c      	cmp	r3, #12
 8004850:	d11c      	bne.n	800488c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004852:	4b44      	ldr	r3, [pc, #272]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d116      	bne.n	800488c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800485e:	4b41      	ldr	r3, [pc, #260]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f003 0302 	and.w	r3, r3, #2
 8004866:	2b00      	cmp	r3, #0
 8004868:	d005      	beq.n	8004876 <HAL_RCC_OscConfig+0x186>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	2b01      	cmp	r3, #1
 8004870:	d001      	beq.n	8004876 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e1d3      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004876:	4b3b      	ldr	r3, [pc, #236]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	00db      	lsls	r3, r3, #3
 8004884:	4937      	ldr	r1, [pc, #220]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 8004886:	4313      	orrs	r3, r2
 8004888:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800488a:	e03a      	b.n	8004902 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d020      	beq.n	80048d6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004894:	4b34      	ldr	r3, [pc, #208]	; (8004968 <HAL_RCC_OscConfig+0x278>)
 8004896:	2201      	movs	r2, #1
 8004898:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800489a:	f7fc fbcd 	bl	8001038 <HAL_GetTick>
 800489e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048a0:	e008      	b.n	80048b4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048a2:	f7fc fbc9 	bl	8001038 <HAL_GetTick>
 80048a6:	4602      	mov	r2, r0
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	d901      	bls.n	80048b4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80048b0:	2303      	movs	r3, #3
 80048b2:	e1b4      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048b4:	4b2b      	ldr	r3, [pc, #172]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0302 	and.w	r3, r3, #2
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d0f0      	beq.n	80048a2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048c0:	4b28      	ldr	r3, [pc, #160]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	691b      	ldr	r3, [r3, #16]
 80048cc:	00db      	lsls	r3, r3, #3
 80048ce:	4925      	ldr	r1, [pc, #148]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 80048d0:	4313      	orrs	r3, r2
 80048d2:	600b      	str	r3, [r1, #0]
 80048d4:	e015      	b.n	8004902 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048d6:	4b24      	ldr	r3, [pc, #144]	; (8004968 <HAL_RCC_OscConfig+0x278>)
 80048d8:	2200      	movs	r2, #0
 80048da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048dc:	f7fc fbac 	bl	8001038 <HAL_GetTick>
 80048e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048e2:	e008      	b.n	80048f6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048e4:	f7fc fba8 	bl	8001038 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d901      	bls.n	80048f6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e193      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048f6:	4b1b      	ldr	r3, [pc, #108]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 0302 	and.w	r3, r3, #2
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d1f0      	bne.n	80048e4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 0308 	and.w	r3, r3, #8
 800490a:	2b00      	cmp	r3, #0
 800490c:	d036      	beq.n	800497c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	695b      	ldr	r3, [r3, #20]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d016      	beq.n	8004944 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004916:	4b15      	ldr	r3, [pc, #84]	; (800496c <HAL_RCC_OscConfig+0x27c>)
 8004918:	2201      	movs	r2, #1
 800491a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800491c:	f7fc fb8c 	bl	8001038 <HAL_GetTick>
 8004920:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004922:	e008      	b.n	8004936 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004924:	f7fc fb88 	bl	8001038 <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	2b02      	cmp	r3, #2
 8004930:	d901      	bls.n	8004936 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e173      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004936:	4b0b      	ldr	r3, [pc, #44]	; (8004964 <HAL_RCC_OscConfig+0x274>)
 8004938:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800493a:	f003 0302 	and.w	r3, r3, #2
 800493e:	2b00      	cmp	r3, #0
 8004940:	d0f0      	beq.n	8004924 <HAL_RCC_OscConfig+0x234>
 8004942:	e01b      	b.n	800497c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004944:	4b09      	ldr	r3, [pc, #36]	; (800496c <HAL_RCC_OscConfig+0x27c>)
 8004946:	2200      	movs	r2, #0
 8004948:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800494a:	f7fc fb75 	bl	8001038 <HAL_GetTick>
 800494e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004950:	e00e      	b.n	8004970 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004952:	f7fc fb71 	bl	8001038 <HAL_GetTick>
 8004956:	4602      	mov	r2, r0
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	1ad3      	subs	r3, r2, r3
 800495c:	2b02      	cmp	r3, #2
 800495e:	d907      	bls.n	8004970 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004960:	2303      	movs	r3, #3
 8004962:	e15c      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
 8004964:	40023800 	.word	0x40023800
 8004968:	42470000 	.word	0x42470000
 800496c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004970:	4b8a      	ldr	r3, [pc, #552]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004972:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b00      	cmp	r3, #0
 800497a:	d1ea      	bne.n	8004952 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0304 	and.w	r3, r3, #4
 8004984:	2b00      	cmp	r3, #0
 8004986:	f000 8097 	beq.w	8004ab8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800498a:	2300      	movs	r3, #0
 800498c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800498e:	4b83      	ldr	r3, [pc, #524]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d10f      	bne.n	80049ba <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800499a:	2300      	movs	r3, #0
 800499c:	60bb      	str	r3, [r7, #8]
 800499e:	4b7f      	ldr	r3, [pc, #508]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 80049a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a2:	4a7e      	ldr	r2, [pc, #504]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 80049a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049a8:	6413      	str	r3, [r2, #64]	; 0x40
 80049aa:	4b7c      	ldr	r3, [pc, #496]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 80049ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049b2:	60bb      	str	r3, [r7, #8]
 80049b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049b6:	2301      	movs	r3, #1
 80049b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049ba:	4b79      	ldr	r3, [pc, #484]	; (8004ba0 <HAL_RCC_OscConfig+0x4b0>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d118      	bne.n	80049f8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049c6:	4b76      	ldr	r3, [pc, #472]	; (8004ba0 <HAL_RCC_OscConfig+0x4b0>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a75      	ldr	r2, [pc, #468]	; (8004ba0 <HAL_RCC_OscConfig+0x4b0>)
 80049cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049d2:	f7fc fb31 	bl	8001038 <HAL_GetTick>
 80049d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049d8:	e008      	b.n	80049ec <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049da:	f7fc fb2d 	bl	8001038 <HAL_GetTick>
 80049de:	4602      	mov	r2, r0
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	1ad3      	subs	r3, r2, r3
 80049e4:	2b02      	cmp	r3, #2
 80049e6:	d901      	bls.n	80049ec <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80049e8:	2303      	movs	r3, #3
 80049ea:	e118      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049ec:	4b6c      	ldr	r3, [pc, #432]	; (8004ba0 <HAL_RCC_OscConfig+0x4b0>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d0f0      	beq.n	80049da <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d106      	bne.n	8004a0e <HAL_RCC_OscConfig+0x31e>
 8004a00:	4b66      	ldr	r3, [pc, #408]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004a02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a04:	4a65      	ldr	r2, [pc, #404]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004a06:	f043 0301 	orr.w	r3, r3, #1
 8004a0a:	6713      	str	r3, [r2, #112]	; 0x70
 8004a0c:	e01c      	b.n	8004a48 <HAL_RCC_OscConfig+0x358>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	2b05      	cmp	r3, #5
 8004a14:	d10c      	bne.n	8004a30 <HAL_RCC_OscConfig+0x340>
 8004a16:	4b61      	ldr	r3, [pc, #388]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004a18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a1a:	4a60      	ldr	r2, [pc, #384]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004a1c:	f043 0304 	orr.w	r3, r3, #4
 8004a20:	6713      	str	r3, [r2, #112]	; 0x70
 8004a22:	4b5e      	ldr	r3, [pc, #376]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004a24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a26:	4a5d      	ldr	r2, [pc, #372]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004a28:	f043 0301 	orr.w	r3, r3, #1
 8004a2c:	6713      	str	r3, [r2, #112]	; 0x70
 8004a2e:	e00b      	b.n	8004a48 <HAL_RCC_OscConfig+0x358>
 8004a30:	4b5a      	ldr	r3, [pc, #360]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004a32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a34:	4a59      	ldr	r2, [pc, #356]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004a36:	f023 0301 	bic.w	r3, r3, #1
 8004a3a:	6713      	str	r3, [r2, #112]	; 0x70
 8004a3c:	4b57      	ldr	r3, [pc, #348]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004a3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a40:	4a56      	ldr	r2, [pc, #344]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004a42:	f023 0304 	bic.w	r3, r3, #4
 8004a46:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d015      	beq.n	8004a7c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a50:	f7fc faf2 	bl	8001038 <HAL_GetTick>
 8004a54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a56:	e00a      	b.n	8004a6e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a58:	f7fc faee 	bl	8001038 <HAL_GetTick>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d901      	bls.n	8004a6e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e0d7      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a6e:	4b4b      	ldr	r3, [pc, #300]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004a70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a72:	f003 0302 	and.w	r3, r3, #2
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d0ee      	beq.n	8004a58 <HAL_RCC_OscConfig+0x368>
 8004a7a:	e014      	b.n	8004aa6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a7c:	f7fc fadc 	bl	8001038 <HAL_GetTick>
 8004a80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a82:	e00a      	b.n	8004a9a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a84:	f7fc fad8 	bl	8001038 <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d901      	bls.n	8004a9a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e0c1      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a9a:	4b40      	ldr	r3, [pc, #256]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004a9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a9e:	f003 0302 	and.w	r3, r3, #2
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d1ee      	bne.n	8004a84 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004aa6:	7dfb      	ldrb	r3, [r7, #23]
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d105      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004aac:	4b3b      	ldr	r3, [pc, #236]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab0:	4a3a      	ldr	r2, [pc, #232]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004ab2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ab6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	699b      	ldr	r3, [r3, #24]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	f000 80ad 	beq.w	8004c1c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ac2:	4b36      	ldr	r3, [pc, #216]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	f003 030c 	and.w	r3, r3, #12
 8004aca:	2b08      	cmp	r3, #8
 8004acc:	d060      	beq.n	8004b90 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	699b      	ldr	r3, [r3, #24]
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d145      	bne.n	8004b62 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ad6:	4b33      	ldr	r3, [pc, #204]	; (8004ba4 <HAL_RCC_OscConfig+0x4b4>)
 8004ad8:	2200      	movs	r2, #0
 8004ada:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004adc:	f7fc faac 	bl	8001038 <HAL_GetTick>
 8004ae0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ae2:	e008      	b.n	8004af6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ae4:	f7fc faa8 	bl	8001038 <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d901      	bls.n	8004af6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004af2:	2303      	movs	r3, #3
 8004af4:	e093      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004af6:	4b29      	ldr	r3, [pc, #164]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d1f0      	bne.n	8004ae4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	69da      	ldr	r2, [r3, #28]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a1b      	ldr	r3, [r3, #32]
 8004b0a:	431a      	orrs	r2, r3
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b10:	019b      	lsls	r3, r3, #6
 8004b12:	431a      	orrs	r2, r3
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b18:	085b      	lsrs	r3, r3, #1
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	041b      	lsls	r3, r3, #16
 8004b1e:	431a      	orrs	r2, r3
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b24:	061b      	lsls	r3, r3, #24
 8004b26:	431a      	orrs	r2, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b2c:	071b      	lsls	r3, r3, #28
 8004b2e:	491b      	ldr	r1, [pc, #108]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004b30:	4313      	orrs	r3, r2
 8004b32:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b34:	4b1b      	ldr	r3, [pc, #108]	; (8004ba4 <HAL_RCC_OscConfig+0x4b4>)
 8004b36:	2201      	movs	r2, #1
 8004b38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b3a:	f7fc fa7d 	bl	8001038 <HAL_GetTick>
 8004b3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b40:	e008      	b.n	8004b54 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b42:	f7fc fa79 	bl	8001038 <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	d901      	bls.n	8004b54 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004b50:	2303      	movs	r3, #3
 8004b52:	e064      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b54:	4b11      	ldr	r3, [pc, #68]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d0f0      	beq.n	8004b42 <HAL_RCC_OscConfig+0x452>
 8004b60:	e05c      	b.n	8004c1c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b62:	4b10      	ldr	r3, [pc, #64]	; (8004ba4 <HAL_RCC_OscConfig+0x4b4>)
 8004b64:	2200      	movs	r2, #0
 8004b66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b68:	f7fc fa66 	bl	8001038 <HAL_GetTick>
 8004b6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b6e:	e008      	b.n	8004b82 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b70:	f7fc fa62 	bl	8001038 <HAL_GetTick>
 8004b74:	4602      	mov	r2, r0
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	1ad3      	subs	r3, r2, r3
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	d901      	bls.n	8004b82 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	e04d      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b82:	4b06      	ldr	r3, [pc, #24]	; (8004b9c <HAL_RCC_OscConfig+0x4ac>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1f0      	bne.n	8004b70 <HAL_RCC_OscConfig+0x480>
 8004b8e:	e045      	b.n	8004c1c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	699b      	ldr	r3, [r3, #24]
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d107      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	e040      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
 8004b9c:	40023800 	.word	0x40023800
 8004ba0:	40007000 	.word	0x40007000
 8004ba4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ba8:	4b1f      	ldr	r3, [pc, #124]	; (8004c28 <HAL_RCC_OscConfig+0x538>)
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	699b      	ldr	r3, [r3, #24]
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d030      	beq.n	8004c18 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d129      	bne.n	8004c18 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d122      	bne.n	8004c18 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004bd8:	4013      	ands	r3, r2
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004bde:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d119      	bne.n	8004c18 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bee:	085b      	lsrs	r3, r3, #1
 8004bf0:	3b01      	subs	r3, #1
 8004bf2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	d10f      	bne.n	8004c18 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c02:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d107      	bne.n	8004c18 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c12:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d001      	beq.n	8004c1c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e000      	b.n	8004c1e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004c1c:	2300      	movs	r3, #0
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3718      	adds	r7, #24
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	bf00      	nop
 8004c28:	40023800 	.word	0x40023800

08004c2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b082      	sub	sp, #8
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d101      	bne.n	8004c3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e041      	b.n	8004cc2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d106      	bne.n	8004c58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f7fd fbbc 	bl	80023d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2202      	movs	r2, #2
 8004c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	3304      	adds	r3, #4
 8004c68:	4619      	mov	r1, r3
 8004c6a:	4610      	mov	r0, r2
 8004c6c:	f000 f968 	bl	8004f40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3708      	adds	r7, #8
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}

08004cca <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004cca:	b580      	push	{r7, lr}
 8004ccc:	b082      	sub	sp, #8
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	691b      	ldr	r3, [r3, #16]
 8004cd8:	f003 0302 	and.w	r3, r3, #2
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d122      	bne.n	8004d26 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	f003 0302 	and.w	r3, r3, #2
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d11b      	bne.n	8004d26 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f06f 0202 	mvn.w	r2, #2
 8004cf6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	699b      	ldr	r3, [r3, #24]
 8004d04:	f003 0303 	and.w	r3, r3, #3
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d003      	beq.n	8004d14 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d0c:	6878      	ldr	r0, [r7, #4]
 8004d0e:	f000 f8f8 	bl	8004f02 <HAL_TIM_IC_CaptureCallback>
 8004d12:	e005      	b.n	8004d20 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f000 f8ea 	bl	8004eee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f000 f8fb 	bl	8004f16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	691b      	ldr	r3, [r3, #16]
 8004d2c:	f003 0304 	and.w	r3, r3, #4
 8004d30:	2b04      	cmp	r3, #4
 8004d32:	d122      	bne.n	8004d7a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	f003 0304 	and.w	r3, r3, #4
 8004d3e:	2b04      	cmp	r3, #4
 8004d40:	d11b      	bne.n	8004d7a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f06f 0204 	mvn.w	r2, #4
 8004d4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2202      	movs	r2, #2
 8004d50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	699b      	ldr	r3, [r3, #24]
 8004d58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d003      	beq.n	8004d68 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f000 f8ce 	bl	8004f02 <HAL_TIM_IC_CaptureCallback>
 8004d66:	e005      	b.n	8004d74 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 f8c0 	bl	8004eee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f000 f8d1 	bl	8004f16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	691b      	ldr	r3, [r3, #16]
 8004d80:	f003 0308 	and.w	r3, r3, #8
 8004d84:	2b08      	cmp	r3, #8
 8004d86:	d122      	bne.n	8004dce <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	f003 0308 	and.w	r3, r3, #8
 8004d92:	2b08      	cmp	r3, #8
 8004d94:	d11b      	bne.n	8004dce <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f06f 0208 	mvn.w	r2, #8
 8004d9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2204      	movs	r2, #4
 8004da4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	69db      	ldr	r3, [r3, #28]
 8004dac:	f003 0303 	and.w	r3, r3, #3
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d003      	beq.n	8004dbc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f000 f8a4 	bl	8004f02 <HAL_TIM_IC_CaptureCallback>
 8004dba:	e005      	b.n	8004dc8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f000 f896 	bl	8004eee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f000 f8a7 	bl	8004f16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	691b      	ldr	r3, [r3, #16]
 8004dd4:	f003 0310 	and.w	r3, r3, #16
 8004dd8:	2b10      	cmp	r3, #16
 8004dda:	d122      	bne.n	8004e22 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	f003 0310 	and.w	r3, r3, #16
 8004de6:	2b10      	cmp	r3, #16
 8004de8:	d11b      	bne.n	8004e22 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f06f 0210 	mvn.w	r2, #16
 8004df2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2208      	movs	r2, #8
 8004df8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	69db      	ldr	r3, [r3, #28]
 8004e00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d003      	beq.n	8004e10 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f000 f87a 	bl	8004f02 <HAL_TIM_IC_CaptureCallback>
 8004e0e:	e005      	b.n	8004e1c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f000 f86c 	bl	8004eee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 f87d 	bl	8004f16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	f003 0301 	and.w	r3, r3, #1
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d10e      	bne.n	8004e4e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	f003 0301 	and.w	r3, r3, #1
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d107      	bne.n	8004e4e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f06f 0201 	mvn.w	r2, #1
 8004e46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f000 f846 	bl	8004eda <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	691b      	ldr	r3, [r3, #16]
 8004e54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e58:	2b80      	cmp	r3, #128	; 0x80
 8004e5a:	d10e      	bne.n	8004e7a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e66:	2b80      	cmp	r3, #128	; 0x80
 8004e68:	d107      	bne.n	8004e7a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004e72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f000 f989 	bl	800518c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	691b      	ldr	r3, [r3, #16]
 8004e80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e84:	2b40      	cmp	r3, #64	; 0x40
 8004e86:	d10e      	bne.n	8004ea6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e92:	2b40      	cmp	r3, #64	; 0x40
 8004e94:	d107      	bne.n	8004ea6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f000 f842 	bl	8004f2a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	691b      	ldr	r3, [r3, #16]
 8004eac:	f003 0320 	and.w	r3, r3, #32
 8004eb0:	2b20      	cmp	r3, #32
 8004eb2:	d10e      	bne.n	8004ed2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	68db      	ldr	r3, [r3, #12]
 8004eba:	f003 0320 	and.w	r3, r3, #32
 8004ebe:	2b20      	cmp	r3, #32
 8004ec0:	d107      	bne.n	8004ed2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f06f 0220 	mvn.w	r2, #32
 8004eca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	f000 f953 	bl	8005178 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ed2:	bf00      	nop
 8004ed4:	3708      	adds	r7, #8
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}

08004eda <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004eda:	b480      	push	{r7}
 8004edc:	b083      	sub	sp, #12
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004ee2:	bf00      	nop
 8004ee4:	370c      	adds	r7, #12
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr

08004eee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004eee:	b480      	push	{r7}
 8004ef0:	b083      	sub	sp, #12
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ef6:	bf00      	nop
 8004ef8:	370c      	adds	r7, #12
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr

08004f02 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f02:	b480      	push	{r7}
 8004f04:	b083      	sub	sp, #12
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f0a:	bf00      	nop
 8004f0c:	370c      	adds	r7, #12
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr

08004f16 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f16:	b480      	push	{r7}
 8004f18:	b083      	sub	sp, #12
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f1e:	bf00      	nop
 8004f20:	370c      	adds	r7, #12
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr

08004f2a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f2a:	b480      	push	{r7}
 8004f2c:	b083      	sub	sp, #12
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f32:	bf00      	nop
 8004f34:	370c      	adds	r7, #12
 8004f36:	46bd      	mov	sp, r7
 8004f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3c:	4770      	bx	lr
	...

08004f40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b085      	sub	sp, #20
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	4a40      	ldr	r2, [pc, #256]	; (8005054 <TIM_Base_SetConfig+0x114>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d013      	beq.n	8004f80 <TIM_Base_SetConfig+0x40>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f5e:	d00f      	beq.n	8004f80 <TIM_Base_SetConfig+0x40>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4a3d      	ldr	r2, [pc, #244]	; (8005058 <TIM_Base_SetConfig+0x118>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d00b      	beq.n	8004f80 <TIM_Base_SetConfig+0x40>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	4a3c      	ldr	r2, [pc, #240]	; (800505c <TIM_Base_SetConfig+0x11c>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d007      	beq.n	8004f80 <TIM_Base_SetConfig+0x40>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	4a3b      	ldr	r2, [pc, #236]	; (8005060 <TIM_Base_SetConfig+0x120>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d003      	beq.n	8004f80 <TIM_Base_SetConfig+0x40>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4a3a      	ldr	r2, [pc, #232]	; (8005064 <TIM_Base_SetConfig+0x124>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d108      	bne.n	8004f92 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a2f      	ldr	r2, [pc, #188]	; (8005054 <TIM_Base_SetConfig+0x114>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d02b      	beq.n	8004ff2 <TIM_Base_SetConfig+0xb2>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fa0:	d027      	beq.n	8004ff2 <TIM_Base_SetConfig+0xb2>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a2c      	ldr	r2, [pc, #176]	; (8005058 <TIM_Base_SetConfig+0x118>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d023      	beq.n	8004ff2 <TIM_Base_SetConfig+0xb2>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a2b      	ldr	r2, [pc, #172]	; (800505c <TIM_Base_SetConfig+0x11c>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d01f      	beq.n	8004ff2 <TIM_Base_SetConfig+0xb2>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a2a      	ldr	r2, [pc, #168]	; (8005060 <TIM_Base_SetConfig+0x120>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d01b      	beq.n	8004ff2 <TIM_Base_SetConfig+0xb2>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a29      	ldr	r2, [pc, #164]	; (8005064 <TIM_Base_SetConfig+0x124>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d017      	beq.n	8004ff2 <TIM_Base_SetConfig+0xb2>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a28      	ldr	r2, [pc, #160]	; (8005068 <TIM_Base_SetConfig+0x128>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d013      	beq.n	8004ff2 <TIM_Base_SetConfig+0xb2>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a27      	ldr	r2, [pc, #156]	; (800506c <TIM_Base_SetConfig+0x12c>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d00f      	beq.n	8004ff2 <TIM_Base_SetConfig+0xb2>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a26      	ldr	r2, [pc, #152]	; (8005070 <TIM_Base_SetConfig+0x130>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d00b      	beq.n	8004ff2 <TIM_Base_SetConfig+0xb2>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a25      	ldr	r2, [pc, #148]	; (8005074 <TIM_Base_SetConfig+0x134>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d007      	beq.n	8004ff2 <TIM_Base_SetConfig+0xb2>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a24      	ldr	r2, [pc, #144]	; (8005078 <TIM_Base_SetConfig+0x138>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d003      	beq.n	8004ff2 <TIM_Base_SetConfig+0xb2>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a23      	ldr	r2, [pc, #140]	; (800507c <TIM_Base_SetConfig+0x13c>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d108      	bne.n	8005004 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ff8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	68fa      	ldr	r2, [r7, #12]
 8005000:	4313      	orrs	r3, r2
 8005002:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	695b      	ldr	r3, [r3, #20]
 800500e:	4313      	orrs	r3, r2
 8005010:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	68fa      	ldr	r2, [r7, #12]
 8005016:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	689a      	ldr	r2, [r3, #8]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4a0a      	ldr	r2, [pc, #40]	; (8005054 <TIM_Base_SetConfig+0x114>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d003      	beq.n	8005038 <TIM_Base_SetConfig+0xf8>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	4a0c      	ldr	r2, [pc, #48]	; (8005064 <TIM_Base_SetConfig+0x124>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d103      	bne.n	8005040 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	691a      	ldr	r2, [r3, #16]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	615a      	str	r2, [r3, #20]
}
 8005046:	bf00      	nop
 8005048:	3714      	adds	r7, #20
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr
 8005052:	bf00      	nop
 8005054:	40010000 	.word	0x40010000
 8005058:	40000400 	.word	0x40000400
 800505c:	40000800 	.word	0x40000800
 8005060:	40000c00 	.word	0x40000c00
 8005064:	40010400 	.word	0x40010400
 8005068:	40014000 	.word	0x40014000
 800506c:	40014400 	.word	0x40014400
 8005070:	40014800 	.word	0x40014800
 8005074:	40001800 	.word	0x40001800
 8005078:	40001c00 	.word	0x40001c00
 800507c:	40002000 	.word	0x40002000

08005080 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005080:	b480      	push	{r7}
 8005082:	b085      	sub	sp, #20
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005090:	2b01      	cmp	r3, #1
 8005092:	d101      	bne.n	8005098 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005094:	2302      	movs	r3, #2
 8005096:	e05a      	b.n	800514e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2202      	movs	r2, #2
 80050a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	4313      	orrs	r3, r2
 80050c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a21      	ldr	r2, [pc, #132]	; (800515c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d022      	beq.n	8005122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050e4:	d01d      	beq.n	8005122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a1d      	ldr	r2, [pc, #116]	; (8005160 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d018      	beq.n	8005122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a1b      	ldr	r2, [pc, #108]	; (8005164 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d013      	beq.n	8005122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a1a      	ldr	r2, [pc, #104]	; (8005168 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d00e      	beq.n	8005122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a18      	ldr	r2, [pc, #96]	; (800516c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d009      	beq.n	8005122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a17      	ldr	r2, [pc, #92]	; (8005170 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d004      	beq.n	8005122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a15      	ldr	r2, [pc, #84]	; (8005174 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d10c      	bne.n	800513c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005128:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	68ba      	ldr	r2, [r7, #8]
 8005130:	4313      	orrs	r3, r2
 8005132:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	68ba      	ldr	r2, [r7, #8]
 800513a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2200      	movs	r2, #0
 8005148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800514c:	2300      	movs	r3, #0
}
 800514e:	4618      	mov	r0, r3
 8005150:	3714      	adds	r7, #20
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	40010000 	.word	0x40010000
 8005160:	40000400 	.word	0x40000400
 8005164:	40000800 	.word	0x40000800
 8005168:	40000c00 	.word	0x40000c00
 800516c:	40010400 	.word	0x40010400
 8005170:	40014000 	.word	0x40014000
 8005174:	40001800 	.word	0x40001800

08005178 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005178:	b480      	push	{r7}
 800517a:	b083      	sub	sp, #12
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005180:	bf00      	nop
 8005182:	370c      	adds	r7, #12
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr

0800518c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005194:	bf00      	nop
 8005196:	370c      	adds	r7, #12
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d101      	bne.n	80051b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e03f      	b.n	8005232 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d106      	bne.n	80051cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f7fd f92a 	bl	8002420 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2224      	movs	r2, #36	; 0x24
 80051d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	68da      	ldr	r2, [r3, #12]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80051e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f000 fd7b 	bl	8005ce0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	691a      	ldr	r2, [r3, #16]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80051f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	695a      	ldr	r2, [r3, #20]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005208:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	68da      	ldr	r2, [r3, #12]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005218:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2220      	movs	r2, #32
 8005224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2220      	movs	r2, #32
 800522c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3708      	adds	r7, #8
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800523a:	b580      	push	{r7, lr}
 800523c:	b08a      	sub	sp, #40	; 0x28
 800523e:	af02      	add	r7, sp, #8
 8005240:	60f8      	str	r0, [r7, #12]
 8005242:	60b9      	str	r1, [r7, #8]
 8005244:	603b      	str	r3, [r7, #0]
 8005246:	4613      	mov	r3, r2
 8005248:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800524a:	2300      	movs	r3, #0
 800524c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005254:	b2db      	uxtb	r3, r3
 8005256:	2b20      	cmp	r3, #32
 8005258:	d17c      	bne.n	8005354 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d002      	beq.n	8005266 <HAL_UART_Transmit+0x2c>
 8005260:	88fb      	ldrh	r3, [r7, #6]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d101      	bne.n	800526a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e075      	b.n	8005356 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005270:	2b01      	cmp	r3, #1
 8005272:	d101      	bne.n	8005278 <HAL_UART_Transmit+0x3e>
 8005274:	2302      	movs	r3, #2
 8005276:	e06e      	b.n	8005356 <HAL_UART_Transmit+0x11c>
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2200      	movs	r2, #0
 8005284:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2221      	movs	r2, #33	; 0x21
 800528a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800528e:	f7fb fed3 	bl	8001038 <HAL_GetTick>
 8005292:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	88fa      	ldrh	r2, [r7, #6]
 8005298:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	88fa      	ldrh	r2, [r7, #6]
 800529e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052a8:	d108      	bne.n	80052bc <HAL_UART_Transmit+0x82>
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d104      	bne.n	80052bc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80052b2:	2300      	movs	r3, #0
 80052b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	61bb      	str	r3, [r7, #24]
 80052ba:	e003      	b.n	80052c4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052c0:	2300      	movs	r3, #0
 80052c2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80052cc:	e02a      	b.n	8005324 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	9300      	str	r3, [sp, #0]
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	2200      	movs	r2, #0
 80052d6:	2180      	movs	r1, #128	; 0x80
 80052d8:	68f8      	ldr	r0, [r7, #12]
 80052da:	f000 faf9 	bl	80058d0 <UART_WaitOnFlagUntilTimeout>
 80052de:	4603      	mov	r3, r0
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d001      	beq.n	80052e8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80052e4:	2303      	movs	r3, #3
 80052e6:	e036      	b.n	8005356 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80052e8:	69fb      	ldr	r3, [r7, #28]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d10b      	bne.n	8005306 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052ee:	69bb      	ldr	r3, [r7, #24]
 80052f0:	881b      	ldrh	r3, [r3, #0]
 80052f2:	461a      	mov	r2, r3
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	3302      	adds	r3, #2
 8005302:	61bb      	str	r3, [r7, #24]
 8005304:	e007      	b.n	8005316 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005306:	69fb      	ldr	r3, [r7, #28]
 8005308:	781a      	ldrb	r2, [r3, #0]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005310:	69fb      	ldr	r3, [r7, #28]
 8005312:	3301      	adds	r3, #1
 8005314:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800531a:	b29b      	uxth	r3, r3
 800531c:	3b01      	subs	r3, #1
 800531e:	b29a      	uxth	r2, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005328:	b29b      	uxth	r3, r3
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1cf      	bne.n	80052ce <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	9300      	str	r3, [sp, #0]
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	2200      	movs	r2, #0
 8005336:	2140      	movs	r1, #64	; 0x40
 8005338:	68f8      	ldr	r0, [r7, #12]
 800533a:	f000 fac9 	bl	80058d0 <UART_WaitOnFlagUntilTimeout>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d001      	beq.n	8005348 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005344:	2303      	movs	r3, #3
 8005346:	e006      	b.n	8005356 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2220      	movs	r2, #32
 800534c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005350:	2300      	movs	r3, #0
 8005352:	e000      	b.n	8005356 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005354:	2302      	movs	r3, #2
  }
}
 8005356:	4618      	mov	r0, r3
 8005358:	3720      	adds	r7, #32
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
	...

08005360 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b0ba      	sub	sp, #232	; 0xe8
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	695b      	ldr	r3, [r3, #20]
 8005382:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005386:	2300      	movs	r3, #0
 8005388:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800538c:	2300      	movs	r3, #0
 800538e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005396:	f003 030f 	and.w	r3, r3, #15
 800539a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800539e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d10f      	bne.n	80053c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053aa:	f003 0320 	and.w	r3, r3, #32
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d009      	beq.n	80053c6 <HAL_UART_IRQHandler+0x66>
 80053b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053b6:	f003 0320 	and.w	r3, r3, #32
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d003      	beq.n	80053c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 fbd3 	bl	8005b6a <UART_Receive_IT>
      return;
 80053c4:	e256      	b.n	8005874 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80053c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	f000 80de 	beq.w	800558c <HAL_UART_IRQHandler+0x22c>
 80053d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053d4:	f003 0301 	and.w	r3, r3, #1
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d106      	bne.n	80053ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80053dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053e0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	f000 80d1 	beq.w	800558c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80053ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053ee:	f003 0301 	and.w	r3, r3, #1
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00b      	beq.n	800540e <HAL_UART_IRQHandler+0xae>
 80053f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d005      	beq.n	800540e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005406:	f043 0201 	orr.w	r2, r3, #1
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800540e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005412:	f003 0304 	and.w	r3, r3, #4
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00b      	beq.n	8005432 <HAL_UART_IRQHandler+0xd2>
 800541a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800541e:	f003 0301 	and.w	r3, r3, #1
 8005422:	2b00      	cmp	r3, #0
 8005424:	d005      	beq.n	8005432 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542a:	f043 0202 	orr.w	r2, r3, #2
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005436:	f003 0302 	and.w	r3, r3, #2
 800543a:	2b00      	cmp	r3, #0
 800543c:	d00b      	beq.n	8005456 <HAL_UART_IRQHandler+0xf6>
 800543e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005442:	f003 0301 	and.w	r3, r3, #1
 8005446:	2b00      	cmp	r3, #0
 8005448:	d005      	beq.n	8005456 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544e:	f043 0204 	orr.w	r2, r3, #4
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800545a:	f003 0308 	and.w	r3, r3, #8
 800545e:	2b00      	cmp	r3, #0
 8005460:	d011      	beq.n	8005486 <HAL_UART_IRQHandler+0x126>
 8005462:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005466:	f003 0320 	and.w	r3, r3, #32
 800546a:	2b00      	cmp	r3, #0
 800546c:	d105      	bne.n	800547a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800546e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005472:	f003 0301 	and.w	r3, r3, #1
 8005476:	2b00      	cmp	r3, #0
 8005478:	d005      	beq.n	8005486 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547e:	f043 0208 	orr.w	r2, r3, #8
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548a:	2b00      	cmp	r3, #0
 800548c:	f000 81ed 	beq.w	800586a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005490:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005494:	f003 0320 	and.w	r3, r3, #32
 8005498:	2b00      	cmp	r3, #0
 800549a:	d008      	beq.n	80054ae <HAL_UART_IRQHandler+0x14e>
 800549c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054a0:	f003 0320 	and.w	r3, r3, #32
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d002      	beq.n	80054ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f000 fb5e 	bl	8005b6a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054b8:	2b40      	cmp	r3, #64	; 0x40
 80054ba:	bf0c      	ite	eq
 80054bc:	2301      	moveq	r3, #1
 80054be:	2300      	movne	r3, #0
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ca:	f003 0308 	and.w	r3, r3, #8
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d103      	bne.n	80054da <HAL_UART_IRQHandler+0x17a>
 80054d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d04f      	beq.n	800557a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f000 fa66 	bl	80059ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	695b      	ldr	r3, [r3, #20]
 80054e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054ea:	2b40      	cmp	r3, #64	; 0x40
 80054ec:	d141      	bne.n	8005572 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	3314      	adds	r3, #20
 80054f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80054fc:	e853 3f00 	ldrex	r3, [r3]
 8005500:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005504:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005508:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800550c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	3314      	adds	r3, #20
 8005516:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800551a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800551e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005522:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005526:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800552a:	e841 2300 	strex	r3, r2, [r1]
 800552e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005532:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d1d9      	bne.n	80054ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800553e:	2b00      	cmp	r3, #0
 8005540:	d013      	beq.n	800556a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005546:	4a7d      	ldr	r2, [pc, #500]	; (800573c <HAL_UART_IRQHandler+0x3dc>)
 8005548:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800554e:	4618      	mov	r0, r3
 8005550:	f7fe f94a 	bl	80037e8 <HAL_DMA_Abort_IT>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d016      	beq.n	8005588 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800555e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005560:	687a      	ldr	r2, [r7, #4]
 8005562:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005564:	4610      	mov	r0, r2
 8005566:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005568:	e00e      	b.n	8005588 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 f99a 	bl	80058a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005570:	e00a      	b.n	8005588 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 f996 	bl	80058a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005578:	e006      	b.n	8005588 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f000 f992 	bl	80058a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005586:	e170      	b.n	800586a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005588:	bf00      	nop
    return;
 800558a:	e16e      	b.n	800586a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005590:	2b01      	cmp	r3, #1
 8005592:	f040 814a 	bne.w	800582a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800559a:	f003 0310 	and.w	r3, r3, #16
 800559e:	2b00      	cmp	r3, #0
 80055a0:	f000 8143 	beq.w	800582a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80055a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055a8:	f003 0310 	and.w	r3, r3, #16
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	f000 813c 	beq.w	800582a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80055b2:	2300      	movs	r3, #0
 80055b4:	60bb      	str	r3, [r7, #8]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	60bb      	str	r3, [r7, #8]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	60bb      	str	r3, [r7, #8]
 80055c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	695b      	ldr	r3, [r3, #20]
 80055ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055d2:	2b40      	cmp	r3, #64	; 0x40
 80055d4:	f040 80b4 	bne.w	8005740 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80055e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	f000 8140 	beq.w	800586e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80055f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80055f6:	429a      	cmp	r2, r3
 80055f8:	f080 8139 	bcs.w	800586e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005602:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005608:	69db      	ldr	r3, [r3, #28]
 800560a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800560e:	f000 8088 	beq.w	8005722 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	330c      	adds	r3, #12
 8005618:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800561c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005620:	e853 3f00 	ldrex	r3, [r3]
 8005624:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005628:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800562c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005630:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	330c      	adds	r3, #12
 800563a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800563e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005642:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005646:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800564a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800564e:	e841 2300 	strex	r3, r2, [r1]
 8005652:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005656:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800565a:	2b00      	cmp	r3, #0
 800565c:	d1d9      	bne.n	8005612 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	3314      	adds	r3, #20
 8005664:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005666:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005668:	e853 3f00 	ldrex	r3, [r3]
 800566c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800566e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005670:	f023 0301 	bic.w	r3, r3, #1
 8005674:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	3314      	adds	r3, #20
 800567e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005682:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005686:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005688:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800568a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800568e:	e841 2300 	strex	r3, r2, [r1]
 8005692:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005694:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005696:	2b00      	cmp	r3, #0
 8005698:	d1e1      	bne.n	800565e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	3314      	adds	r3, #20
 80056a0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80056a4:	e853 3f00 	ldrex	r3, [r3]
 80056a8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80056aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	3314      	adds	r3, #20
 80056ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80056be:	66fa      	str	r2, [r7, #108]	; 0x6c
 80056c0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80056c4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80056c6:	e841 2300 	strex	r3, r2, [r1]
 80056ca:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80056cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d1e3      	bne.n	800569a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2220      	movs	r2, #32
 80056d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2200      	movs	r2, #0
 80056de:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	330c      	adds	r3, #12
 80056e6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056ea:	e853 3f00 	ldrex	r3, [r3]
 80056ee:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80056f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056f2:	f023 0310 	bic.w	r3, r3, #16
 80056f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	330c      	adds	r3, #12
 8005700:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005704:	65ba      	str	r2, [r7, #88]	; 0x58
 8005706:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005708:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800570a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800570c:	e841 2300 	strex	r3, r2, [r1]
 8005710:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005712:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005714:	2b00      	cmp	r3, #0
 8005716:	d1e3      	bne.n	80056e0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800571c:	4618      	mov	r0, r3
 800571e:	f7fd fff3 	bl	8003708 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800572a:	b29b      	uxth	r3, r3
 800572c:	1ad3      	subs	r3, r2, r3
 800572e:	b29b      	uxth	r3, r3
 8005730:	4619      	mov	r1, r3
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 f8c0 	bl	80058b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005738:	e099      	b.n	800586e <HAL_UART_IRQHandler+0x50e>
 800573a:	bf00      	nop
 800573c:	08005a73 	.word	0x08005a73
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005748:	b29b      	uxth	r3, r3
 800574a:	1ad3      	subs	r3, r2, r3
 800574c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005754:	b29b      	uxth	r3, r3
 8005756:	2b00      	cmp	r3, #0
 8005758:	f000 808b 	beq.w	8005872 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800575c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005760:	2b00      	cmp	r3, #0
 8005762:	f000 8086 	beq.w	8005872 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	330c      	adds	r3, #12
 800576c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800576e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005770:	e853 3f00 	ldrex	r3, [r3]
 8005774:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005776:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005778:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800577c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	330c      	adds	r3, #12
 8005786:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800578a:	647a      	str	r2, [r7, #68]	; 0x44
 800578c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005790:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005792:	e841 2300 	strex	r3, r2, [r1]
 8005796:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005798:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800579a:	2b00      	cmp	r3, #0
 800579c:	d1e3      	bne.n	8005766 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	3314      	adds	r3, #20
 80057a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a8:	e853 3f00 	ldrex	r3, [r3]
 80057ac:	623b      	str	r3, [r7, #32]
   return(result);
 80057ae:	6a3b      	ldr	r3, [r7, #32]
 80057b0:	f023 0301 	bic.w	r3, r3, #1
 80057b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	3314      	adds	r3, #20
 80057be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80057c2:	633a      	str	r2, [r7, #48]	; 0x30
 80057c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80057c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057ca:	e841 2300 	strex	r3, r2, [r1]
 80057ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80057d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d1e3      	bne.n	800579e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2220      	movs	r2, #32
 80057da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	330c      	adds	r3, #12
 80057ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	e853 3f00 	ldrex	r3, [r3]
 80057f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f023 0310 	bic.w	r3, r3, #16
 80057fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	330c      	adds	r3, #12
 8005804:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005808:	61fa      	str	r2, [r7, #28]
 800580a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580c:	69b9      	ldr	r1, [r7, #24]
 800580e:	69fa      	ldr	r2, [r7, #28]
 8005810:	e841 2300 	strex	r3, r2, [r1]
 8005814:	617b      	str	r3, [r7, #20]
   return(result);
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d1e3      	bne.n	80057e4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800581c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005820:	4619      	mov	r1, r3
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f000 f848 	bl	80058b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005828:	e023      	b.n	8005872 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800582a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800582e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005832:	2b00      	cmp	r3, #0
 8005834:	d009      	beq.n	800584a <HAL_UART_IRQHandler+0x4ea>
 8005836:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800583a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800583e:	2b00      	cmp	r3, #0
 8005840:	d003      	beq.n	800584a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 f929 	bl	8005a9a <UART_Transmit_IT>
    return;
 8005848:	e014      	b.n	8005874 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800584a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800584e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00e      	beq.n	8005874 <HAL_UART_IRQHandler+0x514>
 8005856:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800585a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800585e:	2b00      	cmp	r3, #0
 8005860:	d008      	beq.n	8005874 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f000 f969 	bl	8005b3a <UART_EndTransmit_IT>
    return;
 8005868:	e004      	b.n	8005874 <HAL_UART_IRQHandler+0x514>
    return;
 800586a:	bf00      	nop
 800586c:	e002      	b.n	8005874 <HAL_UART_IRQHandler+0x514>
      return;
 800586e:	bf00      	nop
 8005870:	e000      	b.n	8005874 <HAL_UART_IRQHandler+0x514>
      return;
 8005872:	bf00      	nop
  }
}
 8005874:	37e8      	adds	r7, #232	; 0xe8
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop

0800587c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005884:	bf00      	nop
 8005886:	370c      	adds	r7, #12
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr

08005890 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005898:	bf00      	nop
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80058ac:	bf00      	nop
 80058ae:	370c      	adds	r7, #12
 80058b0:	46bd      	mov	sp, r7
 80058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b6:	4770      	bx	lr

080058b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b083      	sub	sp, #12
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	460b      	mov	r3, r1
 80058c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80058c4:	bf00      	nop
 80058c6:	370c      	adds	r7, #12
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b090      	sub	sp, #64	; 0x40
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	603b      	str	r3, [r7, #0]
 80058dc:	4613      	mov	r3, r2
 80058de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058e0:	e050      	b.n	8005984 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e8:	d04c      	beq.n	8005984 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80058ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d007      	beq.n	8005900 <UART_WaitOnFlagUntilTimeout+0x30>
 80058f0:	f7fb fba2 	bl	8001038 <HAL_GetTick>
 80058f4:	4602      	mov	r2, r0
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d241      	bcs.n	8005984 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	330c      	adds	r3, #12
 8005906:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800590a:	e853 3f00 	ldrex	r3, [r3]
 800590e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005912:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005916:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	330c      	adds	r3, #12
 800591e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005920:	637a      	str	r2, [r7, #52]	; 0x34
 8005922:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005924:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005926:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005928:	e841 2300 	strex	r3, r2, [r1]
 800592c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800592e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005930:	2b00      	cmp	r3, #0
 8005932:	d1e5      	bne.n	8005900 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	3314      	adds	r3, #20
 800593a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	e853 3f00 	ldrex	r3, [r3]
 8005942:	613b      	str	r3, [r7, #16]
   return(result);
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	f023 0301 	bic.w	r3, r3, #1
 800594a:	63bb      	str	r3, [r7, #56]	; 0x38
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	3314      	adds	r3, #20
 8005952:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005954:	623a      	str	r2, [r7, #32]
 8005956:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005958:	69f9      	ldr	r1, [r7, #28]
 800595a:	6a3a      	ldr	r2, [r7, #32]
 800595c:	e841 2300 	strex	r3, r2, [r1]
 8005960:	61bb      	str	r3, [r7, #24]
   return(result);
 8005962:	69bb      	ldr	r3, [r7, #24]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d1e5      	bne.n	8005934 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2220      	movs	r2, #32
 800596c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2220      	movs	r2, #32
 8005974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005980:	2303      	movs	r3, #3
 8005982:	e00f      	b.n	80059a4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	4013      	ands	r3, r2
 800598e:	68ba      	ldr	r2, [r7, #8]
 8005990:	429a      	cmp	r2, r3
 8005992:	bf0c      	ite	eq
 8005994:	2301      	moveq	r3, #1
 8005996:	2300      	movne	r3, #0
 8005998:	b2db      	uxtb	r3, r3
 800599a:	461a      	mov	r2, r3
 800599c:	79fb      	ldrb	r3, [r7, #7]
 800599e:	429a      	cmp	r2, r3
 80059a0:	d09f      	beq.n	80058e2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80059a2:	2300      	movs	r3, #0
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3740      	adds	r7, #64	; 0x40
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b095      	sub	sp, #84	; 0x54
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	330c      	adds	r3, #12
 80059ba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059be:	e853 3f00 	ldrex	r3, [r3]
 80059c2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80059c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059c6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80059ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	330c      	adds	r3, #12
 80059d2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80059d4:	643a      	str	r2, [r7, #64]	; 0x40
 80059d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80059da:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80059dc:	e841 2300 	strex	r3, r2, [r1]
 80059e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80059e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d1e5      	bne.n	80059b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	3314      	adds	r3, #20
 80059ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f0:	6a3b      	ldr	r3, [r7, #32]
 80059f2:	e853 3f00 	ldrex	r3, [r3]
 80059f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	f023 0301 	bic.w	r3, r3, #1
 80059fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	3314      	adds	r3, #20
 8005a06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a08:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a10:	e841 2300 	strex	r3, r2, [r1]
 8005a14:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d1e5      	bne.n	80059e8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d119      	bne.n	8005a58 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	330c      	adds	r3, #12
 8005a2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	e853 3f00 	ldrex	r3, [r3]
 8005a32:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	f023 0310 	bic.w	r3, r3, #16
 8005a3a:	647b      	str	r3, [r7, #68]	; 0x44
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	330c      	adds	r3, #12
 8005a42:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005a44:	61ba      	str	r2, [r7, #24]
 8005a46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a48:	6979      	ldr	r1, [r7, #20]
 8005a4a:	69ba      	ldr	r2, [r7, #24]
 8005a4c:	e841 2300 	strex	r3, r2, [r1]
 8005a50:	613b      	str	r3, [r7, #16]
   return(result);
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d1e5      	bne.n	8005a24 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2220      	movs	r2, #32
 8005a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005a66:	bf00      	nop
 8005a68:	3754      	adds	r7, #84	; 0x54
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr

08005a72 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a72:	b580      	push	{r7, lr}
 8005a74:	b084      	sub	sp, #16
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a7e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2200      	movs	r2, #0
 8005a84:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a8c:	68f8      	ldr	r0, [r7, #12]
 8005a8e:	f7ff ff09 	bl	80058a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a92:	bf00      	nop
 8005a94:	3710      	adds	r7, #16
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}

08005a9a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005a9a:	b480      	push	{r7}
 8005a9c:	b085      	sub	sp, #20
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	2b21      	cmp	r3, #33	; 0x21
 8005aac:	d13e      	bne.n	8005b2c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ab6:	d114      	bne.n	8005ae2 <UART_Transmit_IT+0x48>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	691b      	ldr	r3, [r3, #16]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d110      	bne.n	8005ae2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6a1b      	ldr	r3, [r3, #32]
 8005ac4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	881b      	ldrh	r3, [r3, #0]
 8005aca:	461a      	mov	r2, r3
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ad4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6a1b      	ldr	r3, [r3, #32]
 8005ada:	1c9a      	adds	r2, r3, #2
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	621a      	str	r2, [r3, #32]
 8005ae0:	e008      	b.n	8005af4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a1b      	ldr	r3, [r3, #32]
 8005ae6:	1c59      	adds	r1, r3, #1
 8005ae8:	687a      	ldr	r2, [r7, #4]
 8005aea:	6211      	str	r1, [r2, #32]
 8005aec:	781a      	ldrb	r2, [r3, #0]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005af8:	b29b      	uxth	r3, r3
 8005afa:	3b01      	subs	r3, #1
 8005afc:	b29b      	uxth	r3, r3
 8005afe:	687a      	ldr	r2, [r7, #4]
 8005b00:	4619      	mov	r1, r3
 8005b02:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d10f      	bne.n	8005b28 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	68da      	ldr	r2, [r3, #12]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b16:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68da      	ldr	r2, [r3, #12]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b26:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	e000      	b.n	8005b2e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005b2c:	2302      	movs	r3, #2
  }
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3714      	adds	r7, #20
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr

08005b3a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b3a:	b580      	push	{r7, lr}
 8005b3c:	b082      	sub	sp, #8
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	68da      	ldr	r2, [r3, #12]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b50:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2220      	movs	r2, #32
 8005b56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	f7ff fe8e 	bl	800587c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005b60:	2300      	movs	r3, #0
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3708      	adds	r7, #8
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}

08005b6a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005b6a:	b580      	push	{r7, lr}
 8005b6c:	b08c      	sub	sp, #48	; 0x30
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	2b22      	cmp	r3, #34	; 0x22
 8005b7c:	f040 80ab 	bne.w	8005cd6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b88:	d117      	bne.n	8005bba <UART_Receive_IT+0x50>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	691b      	ldr	r3, [r3, #16]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d113      	bne.n	8005bba <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005b92:	2300      	movs	r3, #0
 8005b94:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b9a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bac:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bb2:	1c9a      	adds	r2, r3, #2
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	629a      	str	r2, [r3, #40]	; 0x28
 8005bb8:	e026      	b.n	8005c08 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bcc:	d007      	beq.n	8005bde <UART_Receive_IT+0x74>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d10a      	bne.n	8005bec <UART_Receive_IT+0x82>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	691b      	ldr	r3, [r3, #16]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d106      	bne.n	8005bec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	b2da      	uxtb	r2, r3
 8005be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005be8:	701a      	strb	r2, [r3, #0]
 8005bea:	e008      	b.n	8005bfe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005bf8:	b2da      	uxtb	r2, r3
 8005bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bfc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c02:	1c5a      	adds	r2, r3, #1
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	3b01      	subs	r3, #1
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	687a      	ldr	r2, [r7, #4]
 8005c14:	4619      	mov	r1, r3
 8005c16:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d15a      	bne.n	8005cd2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	68da      	ldr	r2, [r3, #12]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f022 0220 	bic.w	r2, r2, #32
 8005c2a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	68da      	ldr	r2, [r3, #12]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005c3a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	695a      	ldr	r2, [r3, #20]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f022 0201 	bic.w	r2, r2, #1
 8005c4a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2220      	movs	r2, #32
 8005c50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d135      	bne.n	8005cc8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	330c      	adds	r3, #12
 8005c68:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	e853 3f00 	ldrex	r3, [r3]
 8005c70:	613b      	str	r3, [r7, #16]
   return(result);
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	f023 0310 	bic.w	r3, r3, #16
 8005c78:	627b      	str	r3, [r7, #36]	; 0x24
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	330c      	adds	r3, #12
 8005c80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c82:	623a      	str	r2, [r7, #32]
 8005c84:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c86:	69f9      	ldr	r1, [r7, #28]
 8005c88:	6a3a      	ldr	r2, [r7, #32]
 8005c8a:	e841 2300 	strex	r3, r2, [r1]
 8005c8e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d1e5      	bne.n	8005c62 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f003 0310 	and.w	r3, r3, #16
 8005ca0:	2b10      	cmp	r3, #16
 8005ca2:	d10a      	bne.n	8005cba <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	60fb      	str	r3, [r7, #12]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	60fb      	str	r3, [r7, #12]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	60fb      	str	r3, [r7, #12]
 8005cb8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	6878      	ldr	r0, [r7, #4]
 8005cc2:	f7ff fdf9 	bl	80058b8 <HAL_UARTEx_RxEventCallback>
 8005cc6:	e002      	b.n	8005cce <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005cc8:	6878      	ldr	r0, [r7, #4]
 8005cca:	f7ff fde1 	bl	8005890 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	e002      	b.n	8005cd8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	e000      	b.n	8005cd8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005cd6:	2302      	movs	r3, #2
  }
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3730      	adds	r7, #48	; 0x30
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ce0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ce4:	b0c0      	sub	sp, #256	; 0x100
 8005ce6:	af00      	add	r7, sp, #0
 8005ce8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	691b      	ldr	r3, [r3, #16]
 8005cf4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cfc:	68d9      	ldr	r1, [r3, #12]
 8005cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	ea40 0301 	orr.w	r3, r0, r1
 8005d08:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d0e:	689a      	ldr	r2, [r3, #8]
 8005d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d14:	691b      	ldr	r3, [r3, #16]
 8005d16:	431a      	orrs	r2, r3
 8005d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d1c:	695b      	ldr	r3, [r3, #20]
 8005d1e:	431a      	orrs	r2, r3
 8005d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d24:	69db      	ldr	r3, [r3, #28]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68db      	ldr	r3, [r3, #12]
 8005d34:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005d38:	f021 010c 	bic.w	r1, r1, #12
 8005d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d40:	681a      	ldr	r2, [r3, #0]
 8005d42:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005d46:	430b      	orrs	r3, r1
 8005d48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	695b      	ldr	r3, [r3, #20]
 8005d52:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d5a:	6999      	ldr	r1, [r3, #24]
 8005d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	ea40 0301 	orr.w	r3, r0, r1
 8005d66:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	4b8f      	ldr	r3, [pc, #572]	; (8005fac <UART_SetConfig+0x2cc>)
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d005      	beq.n	8005d80 <UART_SetConfig+0xa0>
 8005d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	4b8d      	ldr	r3, [pc, #564]	; (8005fb0 <UART_SetConfig+0x2d0>)
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d104      	bne.n	8005d8a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005d80:	f7fe fa72 	bl	8004268 <HAL_RCC_GetPCLK2Freq>
 8005d84:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005d88:	e003      	b.n	8005d92 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005d8a:	f7fe fa59 	bl	8004240 <HAL_RCC_GetPCLK1Freq>
 8005d8e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d96:	69db      	ldr	r3, [r3, #28]
 8005d98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d9c:	f040 810c 	bne.w	8005fb8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005da0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005da4:	2200      	movs	r2, #0
 8005da6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005daa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005dae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005db2:	4622      	mov	r2, r4
 8005db4:	462b      	mov	r3, r5
 8005db6:	1891      	adds	r1, r2, r2
 8005db8:	65b9      	str	r1, [r7, #88]	; 0x58
 8005dba:	415b      	adcs	r3, r3
 8005dbc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005dbe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005dc2:	4621      	mov	r1, r4
 8005dc4:	eb12 0801 	adds.w	r8, r2, r1
 8005dc8:	4629      	mov	r1, r5
 8005dca:	eb43 0901 	adc.w	r9, r3, r1
 8005dce:	f04f 0200 	mov.w	r2, #0
 8005dd2:	f04f 0300 	mov.w	r3, #0
 8005dd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005dda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005dde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005de2:	4690      	mov	r8, r2
 8005de4:	4699      	mov	r9, r3
 8005de6:	4623      	mov	r3, r4
 8005de8:	eb18 0303 	adds.w	r3, r8, r3
 8005dec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005df0:	462b      	mov	r3, r5
 8005df2:	eb49 0303 	adc.w	r3, r9, r3
 8005df6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005e06:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005e0a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005e0e:	460b      	mov	r3, r1
 8005e10:	18db      	adds	r3, r3, r3
 8005e12:	653b      	str	r3, [r7, #80]	; 0x50
 8005e14:	4613      	mov	r3, r2
 8005e16:	eb42 0303 	adc.w	r3, r2, r3
 8005e1a:	657b      	str	r3, [r7, #84]	; 0x54
 8005e1c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005e20:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005e24:	f7fa ff50 	bl	8000cc8 <__aeabi_uldivmod>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	460b      	mov	r3, r1
 8005e2c:	4b61      	ldr	r3, [pc, #388]	; (8005fb4 <UART_SetConfig+0x2d4>)
 8005e2e:	fba3 2302 	umull	r2, r3, r3, r2
 8005e32:	095b      	lsrs	r3, r3, #5
 8005e34:	011c      	lsls	r4, r3, #4
 8005e36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005e40:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005e44:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005e48:	4642      	mov	r2, r8
 8005e4a:	464b      	mov	r3, r9
 8005e4c:	1891      	adds	r1, r2, r2
 8005e4e:	64b9      	str	r1, [r7, #72]	; 0x48
 8005e50:	415b      	adcs	r3, r3
 8005e52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e54:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005e58:	4641      	mov	r1, r8
 8005e5a:	eb12 0a01 	adds.w	sl, r2, r1
 8005e5e:	4649      	mov	r1, r9
 8005e60:	eb43 0b01 	adc.w	fp, r3, r1
 8005e64:	f04f 0200 	mov.w	r2, #0
 8005e68:	f04f 0300 	mov.w	r3, #0
 8005e6c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005e70:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005e74:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e78:	4692      	mov	sl, r2
 8005e7a:	469b      	mov	fp, r3
 8005e7c:	4643      	mov	r3, r8
 8005e7e:	eb1a 0303 	adds.w	r3, sl, r3
 8005e82:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e86:	464b      	mov	r3, r9
 8005e88:	eb4b 0303 	adc.w	r3, fp, r3
 8005e8c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005e9c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005ea0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005ea4:	460b      	mov	r3, r1
 8005ea6:	18db      	adds	r3, r3, r3
 8005ea8:	643b      	str	r3, [r7, #64]	; 0x40
 8005eaa:	4613      	mov	r3, r2
 8005eac:	eb42 0303 	adc.w	r3, r2, r3
 8005eb0:	647b      	str	r3, [r7, #68]	; 0x44
 8005eb2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005eb6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005eba:	f7fa ff05 	bl	8000cc8 <__aeabi_uldivmod>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	4611      	mov	r1, r2
 8005ec4:	4b3b      	ldr	r3, [pc, #236]	; (8005fb4 <UART_SetConfig+0x2d4>)
 8005ec6:	fba3 2301 	umull	r2, r3, r3, r1
 8005eca:	095b      	lsrs	r3, r3, #5
 8005ecc:	2264      	movs	r2, #100	; 0x64
 8005ece:	fb02 f303 	mul.w	r3, r2, r3
 8005ed2:	1acb      	subs	r3, r1, r3
 8005ed4:	00db      	lsls	r3, r3, #3
 8005ed6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005eda:	4b36      	ldr	r3, [pc, #216]	; (8005fb4 <UART_SetConfig+0x2d4>)
 8005edc:	fba3 2302 	umull	r2, r3, r3, r2
 8005ee0:	095b      	lsrs	r3, r3, #5
 8005ee2:	005b      	lsls	r3, r3, #1
 8005ee4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005ee8:	441c      	add	r4, r3
 8005eea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005eee:	2200      	movs	r2, #0
 8005ef0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ef4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005ef8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005efc:	4642      	mov	r2, r8
 8005efe:	464b      	mov	r3, r9
 8005f00:	1891      	adds	r1, r2, r2
 8005f02:	63b9      	str	r1, [r7, #56]	; 0x38
 8005f04:	415b      	adcs	r3, r3
 8005f06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f08:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005f0c:	4641      	mov	r1, r8
 8005f0e:	1851      	adds	r1, r2, r1
 8005f10:	6339      	str	r1, [r7, #48]	; 0x30
 8005f12:	4649      	mov	r1, r9
 8005f14:	414b      	adcs	r3, r1
 8005f16:	637b      	str	r3, [r7, #52]	; 0x34
 8005f18:	f04f 0200 	mov.w	r2, #0
 8005f1c:	f04f 0300 	mov.w	r3, #0
 8005f20:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005f24:	4659      	mov	r1, fp
 8005f26:	00cb      	lsls	r3, r1, #3
 8005f28:	4651      	mov	r1, sl
 8005f2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f2e:	4651      	mov	r1, sl
 8005f30:	00ca      	lsls	r2, r1, #3
 8005f32:	4610      	mov	r0, r2
 8005f34:	4619      	mov	r1, r3
 8005f36:	4603      	mov	r3, r0
 8005f38:	4642      	mov	r2, r8
 8005f3a:	189b      	adds	r3, r3, r2
 8005f3c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005f40:	464b      	mov	r3, r9
 8005f42:	460a      	mov	r2, r1
 8005f44:	eb42 0303 	adc.w	r3, r2, r3
 8005f48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005f58:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005f5c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005f60:	460b      	mov	r3, r1
 8005f62:	18db      	adds	r3, r3, r3
 8005f64:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f66:	4613      	mov	r3, r2
 8005f68:	eb42 0303 	adc.w	r3, r2, r3
 8005f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f6e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005f72:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005f76:	f7fa fea7 	bl	8000cc8 <__aeabi_uldivmod>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	4b0d      	ldr	r3, [pc, #52]	; (8005fb4 <UART_SetConfig+0x2d4>)
 8005f80:	fba3 1302 	umull	r1, r3, r3, r2
 8005f84:	095b      	lsrs	r3, r3, #5
 8005f86:	2164      	movs	r1, #100	; 0x64
 8005f88:	fb01 f303 	mul.w	r3, r1, r3
 8005f8c:	1ad3      	subs	r3, r2, r3
 8005f8e:	00db      	lsls	r3, r3, #3
 8005f90:	3332      	adds	r3, #50	; 0x32
 8005f92:	4a08      	ldr	r2, [pc, #32]	; (8005fb4 <UART_SetConfig+0x2d4>)
 8005f94:	fba2 2303 	umull	r2, r3, r2, r3
 8005f98:	095b      	lsrs	r3, r3, #5
 8005f9a:	f003 0207 	and.w	r2, r3, #7
 8005f9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4422      	add	r2, r4
 8005fa6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005fa8:	e105      	b.n	80061b6 <UART_SetConfig+0x4d6>
 8005faa:	bf00      	nop
 8005fac:	40011000 	.word	0x40011000
 8005fb0:	40011400 	.word	0x40011400
 8005fb4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005fb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005fc2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005fc6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005fca:	4642      	mov	r2, r8
 8005fcc:	464b      	mov	r3, r9
 8005fce:	1891      	adds	r1, r2, r2
 8005fd0:	6239      	str	r1, [r7, #32]
 8005fd2:	415b      	adcs	r3, r3
 8005fd4:	627b      	str	r3, [r7, #36]	; 0x24
 8005fd6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005fda:	4641      	mov	r1, r8
 8005fdc:	1854      	adds	r4, r2, r1
 8005fde:	4649      	mov	r1, r9
 8005fe0:	eb43 0501 	adc.w	r5, r3, r1
 8005fe4:	f04f 0200 	mov.w	r2, #0
 8005fe8:	f04f 0300 	mov.w	r3, #0
 8005fec:	00eb      	lsls	r3, r5, #3
 8005fee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ff2:	00e2      	lsls	r2, r4, #3
 8005ff4:	4614      	mov	r4, r2
 8005ff6:	461d      	mov	r5, r3
 8005ff8:	4643      	mov	r3, r8
 8005ffa:	18e3      	adds	r3, r4, r3
 8005ffc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006000:	464b      	mov	r3, r9
 8006002:	eb45 0303 	adc.w	r3, r5, r3
 8006006:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800600a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	2200      	movs	r2, #0
 8006012:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006016:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800601a:	f04f 0200 	mov.w	r2, #0
 800601e:	f04f 0300 	mov.w	r3, #0
 8006022:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006026:	4629      	mov	r1, r5
 8006028:	008b      	lsls	r3, r1, #2
 800602a:	4621      	mov	r1, r4
 800602c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006030:	4621      	mov	r1, r4
 8006032:	008a      	lsls	r2, r1, #2
 8006034:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006038:	f7fa fe46 	bl	8000cc8 <__aeabi_uldivmod>
 800603c:	4602      	mov	r2, r0
 800603e:	460b      	mov	r3, r1
 8006040:	4b60      	ldr	r3, [pc, #384]	; (80061c4 <UART_SetConfig+0x4e4>)
 8006042:	fba3 2302 	umull	r2, r3, r3, r2
 8006046:	095b      	lsrs	r3, r3, #5
 8006048:	011c      	lsls	r4, r3, #4
 800604a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800604e:	2200      	movs	r2, #0
 8006050:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006054:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006058:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800605c:	4642      	mov	r2, r8
 800605e:	464b      	mov	r3, r9
 8006060:	1891      	adds	r1, r2, r2
 8006062:	61b9      	str	r1, [r7, #24]
 8006064:	415b      	adcs	r3, r3
 8006066:	61fb      	str	r3, [r7, #28]
 8006068:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800606c:	4641      	mov	r1, r8
 800606e:	1851      	adds	r1, r2, r1
 8006070:	6139      	str	r1, [r7, #16]
 8006072:	4649      	mov	r1, r9
 8006074:	414b      	adcs	r3, r1
 8006076:	617b      	str	r3, [r7, #20]
 8006078:	f04f 0200 	mov.w	r2, #0
 800607c:	f04f 0300 	mov.w	r3, #0
 8006080:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006084:	4659      	mov	r1, fp
 8006086:	00cb      	lsls	r3, r1, #3
 8006088:	4651      	mov	r1, sl
 800608a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800608e:	4651      	mov	r1, sl
 8006090:	00ca      	lsls	r2, r1, #3
 8006092:	4610      	mov	r0, r2
 8006094:	4619      	mov	r1, r3
 8006096:	4603      	mov	r3, r0
 8006098:	4642      	mov	r2, r8
 800609a:	189b      	adds	r3, r3, r2
 800609c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80060a0:	464b      	mov	r3, r9
 80060a2:	460a      	mov	r2, r1
 80060a4:	eb42 0303 	adc.w	r3, r2, r3
 80060a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80060ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	2200      	movs	r2, #0
 80060b4:	67bb      	str	r3, [r7, #120]	; 0x78
 80060b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80060b8:	f04f 0200 	mov.w	r2, #0
 80060bc:	f04f 0300 	mov.w	r3, #0
 80060c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80060c4:	4649      	mov	r1, r9
 80060c6:	008b      	lsls	r3, r1, #2
 80060c8:	4641      	mov	r1, r8
 80060ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060ce:	4641      	mov	r1, r8
 80060d0:	008a      	lsls	r2, r1, #2
 80060d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80060d6:	f7fa fdf7 	bl	8000cc8 <__aeabi_uldivmod>
 80060da:	4602      	mov	r2, r0
 80060dc:	460b      	mov	r3, r1
 80060de:	4b39      	ldr	r3, [pc, #228]	; (80061c4 <UART_SetConfig+0x4e4>)
 80060e0:	fba3 1302 	umull	r1, r3, r3, r2
 80060e4:	095b      	lsrs	r3, r3, #5
 80060e6:	2164      	movs	r1, #100	; 0x64
 80060e8:	fb01 f303 	mul.w	r3, r1, r3
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	011b      	lsls	r3, r3, #4
 80060f0:	3332      	adds	r3, #50	; 0x32
 80060f2:	4a34      	ldr	r2, [pc, #208]	; (80061c4 <UART_SetConfig+0x4e4>)
 80060f4:	fba2 2303 	umull	r2, r3, r2, r3
 80060f8:	095b      	lsrs	r3, r3, #5
 80060fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060fe:	441c      	add	r4, r3
 8006100:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006104:	2200      	movs	r2, #0
 8006106:	673b      	str	r3, [r7, #112]	; 0x70
 8006108:	677a      	str	r2, [r7, #116]	; 0x74
 800610a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800610e:	4642      	mov	r2, r8
 8006110:	464b      	mov	r3, r9
 8006112:	1891      	adds	r1, r2, r2
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	415b      	adcs	r3, r3
 8006118:	60fb      	str	r3, [r7, #12]
 800611a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800611e:	4641      	mov	r1, r8
 8006120:	1851      	adds	r1, r2, r1
 8006122:	6039      	str	r1, [r7, #0]
 8006124:	4649      	mov	r1, r9
 8006126:	414b      	adcs	r3, r1
 8006128:	607b      	str	r3, [r7, #4]
 800612a:	f04f 0200 	mov.w	r2, #0
 800612e:	f04f 0300 	mov.w	r3, #0
 8006132:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006136:	4659      	mov	r1, fp
 8006138:	00cb      	lsls	r3, r1, #3
 800613a:	4651      	mov	r1, sl
 800613c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006140:	4651      	mov	r1, sl
 8006142:	00ca      	lsls	r2, r1, #3
 8006144:	4610      	mov	r0, r2
 8006146:	4619      	mov	r1, r3
 8006148:	4603      	mov	r3, r0
 800614a:	4642      	mov	r2, r8
 800614c:	189b      	adds	r3, r3, r2
 800614e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006150:	464b      	mov	r3, r9
 8006152:	460a      	mov	r2, r1
 8006154:	eb42 0303 	adc.w	r3, r2, r3
 8006158:	66fb      	str	r3, [r7, #108]	; 0x6c
 800615a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	663b      	str	r3, [r7, #96]	; 0x60
 8006164:	667a      	str	r2, [r7, #100]	; 0x64
 8006166:	f04f 0200 	mov.w	r2, #0
 800616a:	f04f 0300 	mov.w	r3, #0
 800616e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006172:	4649      	mov	r1, r9
 8006174:	008b      	lsls	r3, r1, #2
 8006176:	4641      	mov	r1, r8
 8006178:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800617c:	4641      	mov	r1, r8
 800617e:	008a      	lsls	r2, r1, #2
 8006180:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006184:	f7fa fda0 	bl	8000cc8 <__aeabi_uldivmod>
 8006188:	4602      	mov	r2, r0
 800618a:	460b      	mov	r3, r1
 800618c:	4b0d      	ldr	r3, [pc, #52]	; (80061c4 <UART_SetConfig+0x4e4>)
 800618e:	fba3 1302 	umull	r1, r3, r3, r2
 8006192:	095b      	lsrs	r3, r3, #5
 8006194:	2164      	movs	r1, #100	; 0x64
 8006196:	fb01 f303 	mul.w	r3, r1, r3
 800619a:	1ad3      	subs	r3, r2, r3
 800619c:	011b      	lsls	r3, r3, #4
 800619e:	3332      	adds	r3, #50	; 0x32
 80061a0:	4a08      	ldr	r2, [pc, #32]	; (80061c4 <UART_SetConfig+0x4e4>)
 80061a2:	fba2 2303 	umull	r2, r3, r2, r3
 80061a6:	095b      	lsrs	r3, r3, #5
 80061a8:	f003 020f 	and.w	r2, r3, #15
 80061ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4422      	add	r2, r4
 80061b4:	609a      	str	r2, [r3, #8]
}
 80061b6:	bf00      	nop
 80061b8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80061bc:	46bd      	mov	sp, r7
 80061be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061c2:	bf00      	nop
 80061c4:	51eb851f 	.word	0x51eb851f

080061c8 <gpio>:
 */


#include "i2c.h"

void gpio(){
 80061c8:	b480      	push	{r7}
 80061ca:	b089      	sub	sp, #36	; 0x24
 80061cc:	af00      	add	r7, sp, #0
	uint32_t *rcc = (uint32_t*) 0x40023800;
 80061ce:	4b20      	ldr	r3, [pc, #128]	; (8006250 <gpio+0x88>)
 80061d0:	61fb      	str	r3, [r7, #28]
	uint32_t *rcc1 = (uint32_t*) 0x40023830;
 80061d2:	4b20      	ldr	r3, [pc, #128]	; (8006254 <gpio+0x8c>)
 80061d4:	61bb      	str	r3, [r7, #24]
	uint32_t *rcc2 = (uint32_t*) 0x40023840;
 80061d6:	4b20      	ldr	r3, [pc, #128]	; (8006258 <gpio+0x90>)
 80061d8:	617b      	str	r3, [r7, #20]

	*rcc1 |= 1<<1;
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f043 0202 	orr.w	r2, r3, #2
 80061e2:	69bb      	ldr	r3, [r7, #24]
 80061e4:	601a      	str	r2, [r3, #0]
	*rcc2 |= 1<<21;
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	601a      	str	r2, [r3, #0]

	uint32_t *p= (uint32_t*) 0x40020400;
 80061f2:	4b1a      	ldr	r3, [pc, #104]	; (800625c <gpio+0x94>)
 80061f4:	613b      	str	r3, [r7, #16]
	uint32_t *p1= (uint32_t*) 0x40020404;
 80061f6:	4b1a      	ldr	r3, [pc, #104]	; (8006260 <gpio+0x98>)
 80061f8:	60fb      	str	r3, [r7, #12]
	uint32_t *p2= (uint32_t*) 0x4002040c;
 80061fa:	4b1a      	ldr	r3, [pc, #104]	; (8006264 <gpio+0x9c>)
 80061fc:	60bb      	str	r3, [r7, #8]
	uint32_t *p22= (uint32_t*) 0x40020408;
 80061fe:	4b1a      	ldr	r3, [pc, #104]	; (8006268 <gpio+0xa0>)
 8006200:	607b      	str	r3, [r7, #4]
	uint32_t *p3= (uint32_t*) 0x40020424;
 8006202:	4b1a      	ldr	r3, [pc, #104]	; (800626c <gpio+0xa4>)
 8006204:	603b      	str	r3, [r7, #0]
	*p |=  (2<<16) | (2<<18);
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f443 2220 	orr.w	r2, r3, #655360	; 0xa0000
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	601a      	str	r2, [r3, #0]
	*p1 |= (1<<8) | (1<<9);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	601a      	str	r2, [r3, #0]
	*p2 |= (1<<16) | (1<<18);
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f443 22a0 	orr.w	r2, r3, #327680	; 0x50000
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	601a      	str	r2, [r3, #0]
	*p22 |= (3<<16) | (3<<18);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f443 2270 	orr.w	r2, r3, #983040	; 0xf0000
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	601a      	str	r2, [r3, #0]

	*p3 |= (4<<0) | (4<<4);
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f043 0244 	orr.w	r2, r3, #68	; 0x44
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	601a      	str	r2, [r3, #0]

}
 8006242:	bf00      	nop
 8006244:	3724      	adds	r7, #36	; 0x24
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	40023800 	.word	0x40023800
 8006254:	40023830 	.word	0x40023830
 8006258:	40023840 	.word	0x40023840
 800625c:	40020400 	.word	0x40020400
 8006260:	40020404 	.word	0x40020404
 8006264:	4002040c 	.word	0x4002040c
 8006268:	40020408 	.word	0x40020408
 800626c:	40020424 	.word	0x40020424

08006270 <init3>:

void init3(uint8_t addr){
 8006270:	b580      	push	{r7, lr}
 8006272:	b084      	sub	sp, #16
 8006274:	af00      	add	r7, sp, #0
 8006276:	4603      	mov	r3, r0
 8006278:	71fb      	strb	r3, [r7, #7]
     gpio();
 800627a:	f7ff ffa5 	bl	80061c8 <gpio>
	i2c_base->I2C_CR1 |= 1<<15;
 800627e:	4b16      	ldr	r3, [pc, #88]	; (80062d8 <init3+0x68>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a15      	ldr	r2, [pc, #84]	; (80062d8 <init3+0x68>)
 8006284:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006288:	6013      	str	r3, [r2, #0]
		i2c_base->I2C_CR1 &= ~(1<<15);
 800628a:	4b13      	ldr	r3, [pc, #76]	; (80062d8 <init3+0x68>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a12      	ldr	r2, [pc, #72]	; (80062d8 <init3+0x68>)
 8006290:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006294:	6013      	str	r3, [r2, #0]


	i2c_base->I2C_CR2 = 0x08;
 8006296:	4b10      	ldr	r3, [pc, #64]	; (80062d8 <init3+0x68>)
 8006298:	2208      	movs	r2, #8
 800629a:	605a      	str	r2, [r3, #4]

	uint16_t ccrvalue= 0xA0;
 800629c:	23a0      	movs	r3, #160	; 0xa0
 800629e:	81fb      	strh	r3, [r7, #14]

	i2c_base->I2C_OAR1 = addr<<1;
 80062a0:	79fb      	ldrb	r3, [r7, #7]
 80062a2:	005a      	lsls	r2, r3, #1
 80062a4:	4b0c      	ldr	r3, [pc, #48]	; (80062d8 <init3+0x68>)
 80062a6:	609a      	str	r2, [r3, #8]
	i2c_base->I2C_OAR1 &= ~(1);
 80062a8:	4b0b      	ldr	r3, [pc, #44]	; (80062d8 <init3+0x68>)
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	4a0a      	ldr	r2, [pc, #40]	; (80062d8 <init3+0x68>)
 80062ae:	f023 0301 	bic.w	r3, r3, #1
 80062b2:	6093      	str	r3, [r2, #8]
	i2c_base->I2C_OAR1 = 1<<14;
 80062b4:	4b08      	ldr	r3, [pc, #32]	; (80062d8 <init3+0x68>)
 80062b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80062ba:	609a      	str	r2, [r3, #8]
	i2c_base->I2C_CCR = 1<<15;
 80062bc:	4b06      	ldr	r3, [pc, #24]	; (80062d8 <init3+0x68>)
 80062be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80062c2:	61da      	str	r2, [r3, #28]
	i2c_base->I2C_CCR = 0x1b;
 80062c4:	4b04      	ldr	r3, [pc, #16]	; (80062d8 <init3+0x68>)
 80062c6:	221b      	movs	r2, #27
 80062c8:	61da      	str	r2, [r3, #28]
	i2c_base->I2C_TRISE = 8+1;
 80062ca:	4b03      	ldr	r3, [pc, #12]	; (80062d8 <init3+0x68>)
 80062cc:	2209      	movs	r2, #9
 80062ce:	621a      	str	r2, [r3, #32]

}
 80062d0:	bf00      	nop
 80062d2:	3710      	adds	r7, #16
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}
 80062d8:	40005400 	.word	0x40005400

080062dc <ack>:
void ack(){
 80062dc:	b480      	push	{r7}
 80062de:	af00      	add	r7, sp, #0

	i2c_base->I2C_CR1 |= 1<<10;
 80062e0:	4b05      	ldr	r3, [pc, #20]	; (80062f8 <ack+0x1c>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a04      	ldr	r2, [pc, #16]	; (80062f8 <ack+0x1c>)
 80062e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80062ea:	6013      	str	r3, [r2, #0]
}
 80062ec:	bf00      	nop
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr
 80062f6:	bf00      	nop
 80062f8:	40005400 	.word	0x40005400

080062fc <pe_enable>:
void pe_enable(){
 80062fc:	b480      	push	{r7}
 80062fe:	af00      	add	r7, sp, #0

	i2c_base->I2C_CR1 |= 1<<0;
 8006300:	4b05      	ldr	r3, [pc, #20]	; (8006318 <pe_enable+0x1c>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a04      	ldr	r2, [pc, #16]	; (8006318 <pe_enable+0x1c>)
 8006306:	f043 0301 	orr.w	r3, r3, #1
 800630a:	6013      	str	r3, [r2, #0]

}
 800630c:	bf00      	nop
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr
 8006316:	bf00      	nop
 8006318:	40005400 	.word	0x40005400

0800631c <start>:
void start(){
 800631c:	b480      	push	{r7}
 800631e:	af00      	add	r7, sp, #0

	i2c_base->I2C_CR1 |= 1<<8;
 8006320:	4b09      	ldr	r3, [pc, #36]	; (8006348 <start+0x2c>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a08      	ldr	r2, [pc, #32]	; (8006348 <start+0x2c>)
 8006326:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800632a:	6013      	str	r3, [r2, #0]
   //  i2c_base->I2C_SR1 = 1<<0;
	while (!(i2c_base->I2C_SR1 & (1<<0)));
 800632c:	bf00      	nop
 800632e:	4b06      	ldr	r3, [pc, #24]	; (8006348 <start+0x2c>)
 8006330:	695b      	ldr	r3, [r3, #20]
 8006332:	f003 0301 	and.w	r3, r3, #1
 8006336:	2b00      	cmp	r3, #0
 8006338:	d0f9      	beq.n	800632e <start+0x12>
}
 800633a:	bf00      	nop
 800633c:	bf00      	nop
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr
 8006346:	bf00      	nop
 8006348:	40005400 	.word	0x40005400

0800634c <stop>:
	while (!(i2c_base->I2C_SR1 & 1<<1 ));

		int dummyread = i2c_base->I2C_SR1;
		 dummyread = i2c_base->I2C_SR2;
}
void stop(){
 800634c:	b480      	push	{r7}
 800634e:	af00      	add	r7, sp, #0


	while (!(i2c_base->I2C_SR1 &= 132));
 8006350:	bf00      	nop
 8006352:	4b09      	ldr	r3, [pc, #36]	; (8006378 <stop+0x2c>)
 8006354:	695a      	ldr	r2, [r3, #20]
 8006356:	4b08      	ldr	r3, [pc, #32]	; (8006378 <stop+0x2c>)
 8006358:	f002 0284 	and.w	r2, r2, #132	; 0x84
 800635c:	615a      	str	r2, [r3, #20]
 800635e:	695b      	ldr	r3, [r3, #20]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d0f6      	beq.n	8006352 <stop+0x6>
			i2c_base->I2C_CR1 = 1<<9;
 8006364:	4b04      	ldr	r3, [pc, #16]	; (8006378 <stop+0x2c>)
 8006366:	f44f 7200 	mov.w	r2, #512	; 0x200
 800636a:	601a      	str	r2, [r3, #0]
	}
 800636c:	bf00      	nop
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	40005400 	.word	0x40005400

0800637c <nack>:
void nack(){
 800637c:	b480      	push	{r7}
 800637e:	af00      	add	r7, sp, #0
	i2c_base->I2C_CR1 &= ~(1<<10);
 8006380:	4b05      	ldr	r3, [pc, #20]	; (8006398 <nack+0x1c>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a04      	ldr	r2, [pc, #16]	; (8006398 <nack+0x1c>)
 8006386:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800638a:	6013      	str	r3, [r2, #0]
}
 800638c:	bf00      	nop
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr
 8006396:	bf00      	nop
 8006398:	40005400 	.word	0x40005400

0800639c <read>:

void read(uint8_t addr,uint8_t *a,uint8_t len){
 800639c:	b580      	push	{r7, lr}
 800639e:	b084      	sub	sp, #16
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	4603      	mov	r3, r0
 80063a4:	6039      	str	r1, [r7, #0]
 80063a6:	71fb      	strb	r3, [r7, #7]
 80063a8:	4613      	mov	r3, r2
 80063aa:	71bb      	strb	r3, [r7, #6]
	pe_enable();
 80063ac:	f7ff ffa6 	bl	80062fc <pe_enable>
	start();
 80063b0:	f7ff ffb4 	bl	800631c <start>
	ack();
 80063b4:	f7ff ff92 	bl	80062dc <ack>

	i2c_base->I2C_DR = addr<<1|1;
 80063b8:	79fb      	ldrb	r3, [r7, #7]
 80063ba:	005b      	lsls	r3, r3, #1
 80063bc:	f043 0201 	orr.w	r2, r3, #1
 80063c0:	4b37      	ldr	r3, [pc, #220]	; (80064a0 <read+0x104>)
 80063c2:	611a      	str	r2, [r3, #16]

	//i2c_base->I2C_CR1 &= ~(1<<10);

	while (!(i2c_base->I2C_SR1 & 1<<1 ));
 80063c4:	bf00      	nop
 80063c6:	4b36      	ldr	r3, [pc, #216]	; (80064a0 <read+0x104>)
 80063c8:	695b      	ldr	r3, [r3, #20]
 80063ca:	f003 0302 	and.w	r3, r3, #2
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d0f9      	beq.n	80063c6 <read+0x2a>
	int dummyread = i2c_base->I2C_SR1;
 80063d2:	4b33      	ldr	r3, [pc, #204]	; (80064a0 <read+0x104>)
 80063d4:	695b      	ldr	r3, [r3, #20]
 80063d6:	60bb      	str	r3, [r7, #8]
	 dummyread = i2c_base->I2C_SR2;
 80063d8:	4b31      	ldr	r3, [pc, #196]	; (80064a0 <read+0x104>)
 80063da:	699b      	ldr	r3, [r3, #24]
 80063dc:	60bb      	str	r3, [r7, #8]
	 if(len==1){
 80063de:	79bb      	ldrb	r3, [r7, #6]
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	d110      	bne.n	8006406 <read+0x6a>
	 nack();
 80063e4:	f7ff ffca 	bl	800637c <nack>
	 stop();
 80063e8:	f7ff ffb0 	bl	800634c <stop>
	 while (!(i2c_base->I2C_SR1 & 1<<6 ));
 80063ec:	bf00      	nop
 80063ee:	4b2c      	ldr	r3, [pc, #176]	; (80064a0 <read+0x104>)
 80063f0:	695b      	ldr	r3, [r3, #20]
 80063f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d0f9      	beq.n	80063ee <read+0x52>

	 *a=i2c_base->I2C_DR;
 80063fa:	4b29      	ldr	r3, [pc, #164]	; (80064a0 <read+0x104>)
 80063fc:	691b      	ldr	r3, [r3, #16]
 80063fe:	b2da      	uxtb	r2, r3
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	701a      	strb	r2, [r3, #0]
		 temp++;
		 while (!(i2c_base->I2C_SR1 & 1<<6 ));
		 stop();
		 *(a+temp)=i2c_base->I2C_DR;
	 }
}
 8006404:	e048      	b.n	8006498 <read+0xfc>
		 ack();
 8006406:	f7ff ff69 	bl	80062dc <ack>
		 int temp=0;
 800640a:	2300      	movs	r3, #0
 800640c:	60fb      	str	r3, [r7, #12]
		 while(len>3){
 800640e:	e013      	b.n	8006438 <read+0x9c>
			 while (!(i2c_base->I2C_SR1 & 1<<6 ));
 8006410:	bf00      	nop
 8006412:	4b23      	ldr	r3, [pc, #140]	; (80064a0 <read+0x104>)
 8006414:	695b      	ldr	r3, [r3, #20]
 8006416:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800641a:	2b00      	cmp	r3, #0
 800641c:	d0f9      	beq.n	8006412 <read+0x76>
				 *(a+temp)=i2c_base->I2C_DR;
 800641e:	4b20      	ldr	r3, [pc, #128]	; (80064a0 <read+0x104>)
 8006420:	6919      	ldr	r1, [r3, #16]
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	683a      	ldr	r2, [r7, #0]
 8006426:	4413      	add	r3, r2
 8006428:	b2ca      	uxtb	r2, r1
 800642a:	701a      	strb	r2, [r3, #0]
				 len--;
 800642c:	79bb      	ldrb	r3, [r7, #6]
 800642e:	3b01      	subs	r3, #1
 8006430:	71bb      	strb	r3, [r7, #6]
				 temp++;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	3301      	adds	r3, #1
 8006436:	60fb      	str	r3, [r7, #12]
		 while(len>3){
 8006438:	79bb      	ldrb	r3, [r7, #6]
 800643a:	2b03      	cmp	r3, #3
 800643c:	d8e8      	bhi.n	8006410 <read+0x74>
		 while(!(i2c_base->I2C_SR1 & 1<<2 ));
 800643e:	bf00      	nop
 8006440:	4b17      	ldr	r3, [pc, #92]	; (80064a0 <read+0x104>)
 8006442:	695b      	ldr	r3, [r3, #20]
 8006444:	f003 0304 	and.w	r3, r3, #4
 8006448:	2b00      	cmp	r3, #0
 800644a:	d0f9      	beq.n	8006440 <read+0xa4>
		 *(a+temp)=i2c_base->I2C_DR;
 800644c:	4b14      	ldr	r3, [pc, #80]	; (80064a0 <read+0x104>)
 800644e:	6919      	ldr	r1, [r3, #16]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	683a      	ldr	r2, [r7, #0]
 8006454:	4413      	add	r3, r2
 8006456:	b2ca      	uxtb	r2, r1
 8006458:	701a      	strb	r2, [r3, #0]
		 temp++;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	3301      	adds	r3, #1
 800645e:	60fb      	str	r3, [r7, #12]
		 nack();
 8006460:	f7ff ff8c 	bl	800637c <nack>
		 *(a+temp)=i2c_base->I2C_DR;
 8006464:	4b0e      	ldr	r3, [pc, #56]	; (80064a0 <read+0x104>)
 8006466:	6919      	ldr	r1, [r3, #16]
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	683a      	ldr	r2, [r7, #0]
 800646c:	4413      	add	r3, r2
 800646e:	b2ca      	uxtb	r2, r1
 8006470:	701a      	strb	r2, [r3, #0]
		 temp++;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	3301      	adds	r3, #1
 8006476:	60fb      	str	r3, [r7, #12]
		 while (!(i2c_base->I2C_SR1 & 1<<6 ));
 8006478:	bf00      	nop
 800647a:	4b09      	ldr	r3, [pc, #36]	; (80064a0 <read+0x104>)
 800647c:	695b      	ldr	r3, [r3, #20]
 800647e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006482:	2b00      	cmp	r3, #0
 8006484:	d0f9      	beq.n	800647a <read+0xde>
		 stop();
 8006486:	f7ff ff61 	bl	800634c <stop>
		 *(a+temp)=i2c_base->I2C_DR;
 800648a:	4b05      	ldr	r3, [pc, #20]	; (80064a0 <read+0x104>)
 800648c:	6919      	ldr	r1, [r3, #16]
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	683a      	ldr	r2, [r7, #0]
 8006492:	4413      	add	r3, r2
 8006494:	b2ca      	uxtb	r2, r1
 8006496:	701a      	strb	r2, [r3, #0]
}
 8006498:	bf00      	nop
 800649a:	3710      	adds	r7, #16
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}
 80064a0:	40005400 	.word	0x40005400

080064a4 <write>:

void write(uint8_t addr,uint8_t *data,int len){
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b086      	sub	sp, #24
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	4603      	mov	r3, r0
 80064ac:	60b9      	str	r1, [r7, #8]
 80064ae:	607a      	str	r2, [r7, #4]
 80064b0:	73fb      	strb	r3, [r7, #15]
	pe_enable();
 80064b2:	f7ff ff23 	bl	80062fc <pe_enable>
	//ack();
	start();
 80064b6:	f7ff ff31 	bl	800631c <start>
	i2c_base->I2C_DR = addr<<1;
 80064ba:	7bfb      	ldrb	r3, [r7, #15]
 80064bc:	005a      	lsls	r2, r3, #1
 80064be:	4b16      	ldr	r3, [pc, #88]	; (8006518 <write+0x74>)
 80064c0:	611a      	str	r2, [r3, #16]
		while (!(i2c_base->I2C_SR1 & 1<<1 ));
 80064c2:	bf00      	nop
 80064c4:	4b14      	ldr	r3, [pc, #80]	; (8006518 <write+0x74>)
 80064c6:	695b      	ldr	r3, [r3, #20]
 80064c8:	f003 0302 	and.w	r3, r3, #2
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d0f9      	beq.n	80064c4 <write+0x20>

			int dummyread = i2c_base->I2C_SR1;
 80064d0:	4b11      	ldr	r3, [pc, #68]	; (8006518 <write+0x74>)
 80064d2:	695b      	ldr	r3, [r3, #20]
 80064d4:	617b      	str	r3, [r7, #20]
			 dummyread = i2c_base->I2C_SR2;
 80064d6:	4b10      	ldr	r3, [pc, #64]	; (8006518 <write+0x74>)
 80064d8:	699b      	ldr	r3, [r3, #24]
 80064da:	617b      	str	r3, [r7, #20]

	while(len>0){
 80064dc:	e013      	b.n	8006506 <write+0x62>
		i2c_base->I2C_DR = *data;
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	781a      	ldrb	r2, [r3, #0]
 80064e2:	4b0d      	ldr	r3, [pc, #52]	; (8006518 <write+0x74>)
 80064e4:	611a      	str	r2, [r3, #16]
		while (!(i2c_base->I2C_SR1 &= 1<<7));
 80064e6:	bf00      	nop
 80064e8:	4b0b      	ldr	r3, [pc, #44]	; (8006518 <write+0x74>)
 80064ea:	695a      	ldr	r2, [r3, #20]
 80064ec:	4b0a      	ldr	r3, [pc, #40]	; (8006518 <write+0x74>)
 80064ee:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80064f2:	615a      	str	r2, [r3, #20]
 80064f4:	695b      	ldr	r3, [r3, #20]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d0f6      	beq.n	80064e8 <write+0x44>
     data++;
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	3301      	adds	r3, #1
 80064fe:	60bb      	str	r3, [r7, #8]
		len--;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	3b01      	subs	r3, #1
 8006504:	607b      	str	r3, [r7, #4]
	while(len>0){
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2b00      	cmp	r3, #0
 800650a:	dce8      	bgt.n	80064de <write+0x3a>
	}
	stop();
 800650c:	f7ff ff1e 	bl	800634c <stop>
	}
 8006510:	bf00      	nop
 8006512:	3718      	adds	r7, #24
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}
 8006518:	40005400 	.word	0x40005400

0800651c <__errno>:
 800651c:	4b01      	ldr	r3, [pc, #4]	; (8006524 <__errno+0x8>)
 800651e:	6818      	ldr	r0, [r3, #0]
 8006520:	4770      	bx	lr
 8006522:	bf00      	nop
 8006524:	2000000c 	.word	0x2000000c

08006528 <__libc_init_array>:
 8006528:	b570      	push	{r4, r5, r6, lr}
 800652a:	4d0d      	ldr	r5, [pc, #52]	; (8006560 <__libc_init_array+0x38>)
 800652c:	4c0d      	ldr	r4, [pc, #52]	; (8006564 <__libc_init_array+0x3c>)
 800652e:	1b64      	subs	r4, r4, r5
 8006530:	10a4      	asrs	r4, r4, #2
 8006532:	2600      	movs	r6, #0
 8006534:	42a6      	cmp	r6, r4
 8006536:	d109      	bne.n	800654c <__libc_init_array+0x24>
 8006538:	4d0b      	ldr	r5, [pc, #44]	; (8006568 <__libc_init_array+0x40>)
 800653a:	4c0c      	ldr	r4, [pc, #48]	; (800656c <__libc_init_array+0x44>)
 800653c:	f004 ffe6 	bl	800b50c <_init>
 8006540:	1b64      	subs	r4, r4, r5
 8006542:	10a4      	asrs	r4, r4, #2
 8006544:	2600      	movs	r6, #0
 8006546:	42a6      	cmp	r6, r4
 8006548:	d105      	bne.n	8006556 <__libc_init_array+0x2e>
 800654a:	bd70      	pop	{r4, r5, r6, pc}
 800654c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006550:	4798      	blx	r3
 8006552:	3601      	adds	r6, #1
 8006554:	e7ee      	b.n	8006534 <__libc_init_array+0xc>
 8006556:	f855 3b04 	ldr.w	r3, [r5], #4
 800655a:	4798      	blx	r3
 800655c:	3601      	adds	r6, #1
 800655e:	e7f2      	b.n	8006546 <__libc_init_array+0x1e>
 8006560:	0800ba70 	.word	0x0800ba70
 8006564:	0800ba70 	.word	0x0800ba70
 8006568:	0800ba70 	.word	0x0800ba70
 800656c:	0800ba74 	.word	0x0800ba74

08006570 <memset>:
 8006570:	4402      	add	r2, r0
 8006572:	4603      	mov	r3, r0
 8006574:	4293      	cmp	r3, r2
 8006576:	d100      	bne.n	800657a <memset+0xa>
 8006578:	4770      	bx	lr
 800657a:	f803 1b01 	strb.w	r1, [r3], #1
 800657e:	e7f9      	b.n	8006574 <memset+0x4>

08006580 <__cvt>:
 8006580:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006584:	ec55 4b10 	vmov	r4, r5, d0
 8006588:	2d00      	cmp	r5, #0
 800658a:	460e      	mov	r6, r1
 800658c:	4619      	mov	r1, r3
 800658e:	462b      	mov	r3, r5
 8006590:	bfbb      	ittet	lt
 8006592:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006596:	461d      	movlt	r5, r3
 8006598:	2300      	movge	r3, #0
 800659a:	232d      	movlt	r3, #45	; 0x2d
 800659c:	700b      	strb	r3, [r1, #0]
 800659e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065a0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80065a4:	4691      	mov	r9, r2
 80065a6:	f023 0820 	bic.w	r8, r3, #32
 80065aa:	bfbc      	itt	lt
 80065ac:	4622      	movlt	r2, r4
 80065ae:	4614      	movlt	r4, r2
 80065b0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80065b4:	d005      	beq.n	80065c2 <__cvt+0x42>
 80065b6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80065ba:	d100      	bne.n	80065be <__cvt+0x3e>
 80065bc:	3601      	adds	r6, #1
 80065be:	2102      	movs	r1, #2
 80065c0:	e000      	b.n	80065c4 <__cvt+0x44>
 80065c2:	2103      	movs	r1, #3
 80065c4:	ab03      	add	r3, sp, #12
 80065c6:	9301      	str	r3, [sp, #4]
 80065c8:	ab02      	add	r3, sp, #8
 80065ca:	9300      	str	r3, [sp, #0]
 80065cc:	ec45 4b10 	vmov	d0, r4, r5
 80065d0:	4653      	mov	r3, sl
 80065d2:	4632      	mov	r2, r6
 80065d4:	f001 fdac 	bl	8008130 <_dtoa_r>
 80065d8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80065dc:	4607      	mov	r7, r0
 80065de:	d102      	bne.n	80065e6 <__cvt+0x66>
 80065e0:	f019 0f01 	tst.w	r9, #1
 80065e4:	d022      	beq.n	800662c <__cvt+0xac>
 80065e6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80065ea:	eb07 0906 	add.w	r9, r7, r6
 80065ee:	d110      	bne.n	8006612 <__cvt+0x92>
 80065f0:	783b      	ldrb	r3, [r7, #0]
 80065f2:	2b30      	cmp	r3, #48	; 0x30
 80065f4:	d10a      	bne.n	800660c <__cvt+0x8c>
 80065f6:	2200      	movs	r2, #0
 80065f8:	2300      	movs	r3, #0
 80065fa:	4620      	mov	r0, r4
 80065fc:	4629      	mov	r1, r5
 80065fe:	f7fa fa83 	bl	8000b08 <__aeabi_dcmpeq>
 8006602:	b918      	cbnz	r0, 800660c <__cvt+0x8c>
 8006604:	f1c6 0601 	rsb	r6, r6, #1
 8006608:	f8ca 6000 	str.w	r6, [sl]
 800660c:	f8da 3000 	ldr.w	r3, [sl]
 8006610:	4499      	add	r9, r3
 8006612:	2200      	movs	r2, #0
 8006614:	2300      	movs	r3, #0
 8006616:	4620      	mov	r0, r4
 8006618:	4629      	mov	r1, r5
 800661a:	f7fa fa75 	bl	8000b08 <__aeabi_dcmpeq>
 800661e:	b108      	cbz	r0, 8006624 <__cvt+0xa4>
 8006620:	f8cd 900c 	str.w	r9, [sp, #12]
 8006624:	2230      	movs	r2, #48	; 0x30
 8006626:	9b03      	ldr	r3, [sp, #12]
 8006628:	454b      	cmp	r3, r9
 800662a:	d307      	bcc.n	800663c <__cvt+0xbc>
 800662c:	9b03      	ldr	r3, [sp, #12]
 800662e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006630:	1bdb      	subs	r3, r3, r7
 8006632:	4638      	mov	r0, r7
 8006634:	6013      	str	r3, [r2, #0]
 8006636:	b004      	add	sp, #16
 8006638:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800663c:	1c59      	adds	r1, r3, #1
 800663e:	9103      	str	r1, [sp, #12]
 8006640:	701a      	strb	r2, [r3, #0]
 8006642:	e7f0      	b.n	8006626 <__cvt+0xa6>

08006644 <__exponent>:
 8006644:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006646:	4603      	mov	r3, r0
 8006648:	2900      	cmp	r1, #0
 800664a:	bfb8      	it	lt
 800664c:	4249      	neglt	r1, r1
 800664e:	f803 2b02 	strb.w	r2, [r3], #2
 8006652:	bfb4      	ite	lt
 8006654:	222d      	movlt	r2, #45	; 0x2d
 8006656:	222b      	movge	r2, #43	; 0x2b
 8006658:	2909      	cmp	r1, #9
 800665a:	7042      	strb	r2, [r0, #1]
 800665c:	dd2a      	ble.n	80066b4 <__exponent+0x70>
 800665e:	f10d 0407 	add.w	r4, sp, #7
 8006662:	46a4      	mov	ip, r4
 8006664:	270a      	movs	r7, #10
 8006666:	46a6      	mov	lr, r4
 8006668:	460a      	mov	r2, r1
 800666a:	fb91 f6f7 	sdiv	r6, r1, r7
 800666e:	fb07 1516 	mls	r5, r7, r6, r1
 8006672:	3530      	adds	r5, #48	; 0x30
 8006674:	2a63      	cmp	r2, #99	; 0x63
 8006676:	f104 34ff 	add.w	r4, r4, #4294967295
 800667a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800667e:	4631      	mov	r1, r6
 8006680:	dcf1      	bgt.n	8006666 <__exponent+0x22>
 8006682:	3130      	adds	r1, #48	; 0x30
 8006684:	f1ae 0502 	sub.w	r5, lr, #2
 8006688:	f804 1c01 	strb.w	r1, [r4, #-1]
 800668c:	1c44      	adds	r4, r0, #1
 800668e:	4629      	mov	r1, r5
 8006690:	4561      	cmp	r1, ip
 8006692:	d30a      	bcc.n	80066aa <__exponent+0x66>
 8006694:	f10d 0209 	add.w	r2, sp, #9
 8006698:	eba2 020e 	sub.w	r2, r2, lr
 800669c:	4565      	cmp	r5, ip
 800669e:	bf88      	it	hi
 80066a0:	2200      	movhi	r2, #0
 80066a2:	4413      	add	r3, r2
 80066a4:	1a18      	subs	r0, r3, r0
 80066a6:	b003      	add	sp, #12
 80066a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80066ae:	f804 2f01 	strb.w	r2, [r4, #1]!
 80066b2:	e7ed      	b.n	8006690 <__exponent+0x4c>
 80066b4:	2330      	movs	r3, #48	; 0x30
 80066b6:	3130      	adds	r1, #48	; 0x30
 80066b8:	7083      	strb	r3, [r0, #2]
 80066ba:	70c1      	strb	r1, [r0, #3]
 80066bc:	1d03      	adds	r3, r0, #4
 80066be:	e7f1      	b.n	80066a4 <__exponent+0x60>

080066c0 <_printf_float>:
 80066c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066c4:	ed2d 8b02 	vpush	{d8}
 80066c8:	b08d      	sub	sp, #52	; 0x34
 80066ca:	460c      	mov	r4, r1
 80066cc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80066d0:	4616      	mov	r6, r2
 80066d2:	461f      	mov	r7, r3
 80066d4:	4605      	mov	r5, r0
 80066d6:	f002 fe89 	bl	80093ec <_localeconv_r>
 80066da:	f8d0 a000 	ldr.w	sl, [r0]
 80066de:	4650      	mov	r0, sl
 80066e0:	f7f9 fd96 	bl	8000210 <strlen>
 80066e4:	2300      	movs	r3, #0
 80066e6:	930a      	str	r3, [sp, #40]	; 0x28
 80066e8:	6823      	ldr	r3, [r4, #0]
 80066ea:	9305      	str	r3, [sp, #20]
 80066ec:	f8d8 3000 	ldr.w	r3, [r8]
 80066f0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80066f4:	3307      	adds	r3, #7
 80066f6:	f023 0307 	bic.w	r3, r3, #7
 80066fa:	f103 0208 	add.w	r2, r3, #8
 80066fe:	f8c8 2000 	str.w	r2, [r8]
 8006702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006706:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800670a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800670e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006712:	9307      	str	r3, [sp, #28]
 8006714:	f8cd 8018 	str.w	r8, [sp, #24]
 8006718:	ee08 0a10 	vmov	s16, r0
 800671c:	4b9f      	ldr	r3, [pc, #636]	; (800699c <_printf_float+0x2dc>)
 800671e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006722:	f04f 32ff 	mov.w	r2, #4294967295
 8006726:	f7fa fa21 	bl	8000b6c <__aeabi_dcmpun>
 800672a:	bb88      	cbnz	r0, 8006790 <_printf_float+0xd0>
 800672c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006730:	4b9a      	ldr	r3, [pc, #616]	; (800699c <_printf_float+0x2dc>)
 8006732:	f04f 32ff 	mov.w	r2, #4294967295
 8006736:	f7fa f9fb 	bl	8000b30 <__aeabi_dcmple>
 800673a:	bb48      	cbnz	r0, 8006790 <_printf_float+0xd0>
 800673c:	2200      	movs	r2, #0
 800673e:	2300      	movs	r3, #0
 8006740:	4640      	mov	r0, r8
 8006742:	4649      	mov	r1, r9
 8006744:	f7fa f9ea 	bl	8000b1c <__aeabi_dcmplt>
 8006748:	b110      	cbz	r0, 8006750 <_printf_float+0x90>
 800674a:	232d      	movs	r3, #45	; 0x2d
 800674c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006750:	4b93      	ldr	r3, [pc, #588]	; (80069a0 <_printf_float+0x2e0>)
 8006752:	4894      	ldr	r0, [pc, #592]	; (80069a4 <_printf_float+0x2e4>)
 8006754:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006758:	bf94      	ite	ls
 800675a:	4698      	movls	r8, r3
 800675c:	4680      	movhi	r8, r0
 800675e:	2303      	movs	r3, #3
 8006760:	6123      	str	r3, [r4, #16]
 8006762:	9b05      	ldr	r3, [sp, #20]
 8006764:	f023 0204 	bic.w	r2, r3, #4
 8006768:	6022      	str	r2, [r4, #0]
 800676a:	f04f 0900 	mov.w	r9, #0
 800676e:	9700      	str	r7, [sp, #0]
 8006770:	4633      	mov	r3, r6
 8006772:	aa0b      	add	r2, sp, #44	; 0x2c
 8006774:	4621      	mov	r1, r4
 8006776:	4628      	mov	r0, r5
 8006778:	f000 f9d8 	bl	8006b2c <_printf_common>
 800677c:	3001      	adds	r0, #1
 800677e:	f040 8090 	bne.w	80068a2 <_printf_float+0x1e2>
 8006782:	f04f 30ff 	mov.w	r0, #4294967295
 8006786:	b00d      	add	sp, #52	; 0x34
 8006788:	ecbd 8b02 	vpop	{d8}
 800678c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006790:	4642      	mov	r2, r8
 8006792:	464b      	mov	r3, r9
 8006794:	4640      	mov	r0, r8
 8006796:	4649      	mov	r1, r9
 8006798:	f7fa f9e8 	bl	8000b6c <__aeabi_dcmpun>
 800679c:	b140      	cbz	r0, 80067b0 <_printf_float+0xf0>
 800679e:	464b      	mov	r3, r9
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	bfbc      	itt	lt
 80067a4:	232d      	movlt	r3, #45	; 0x2d
 80067a6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80067aa:	487f      	ldr	r0, [pc, #508]	; (80069a8 <_printf_float+0x2e8>)
 80067ac:	4b7f      	ldr	r3, [pc, #508]	; (80069ac <_printf_float+0x2ec>)
 80067ae:	e7d1      	b.n	8006754 <_printf_float+0x94>
 80067b0:	6863      	ldr	r3, [r4, #4]
 80067b2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80067b6:	9206      	str	r2, [sp, #24]
 80067b8:	1c5a      	adds	r2, r3, #1
 80067ba:	d13f      	bne.n	800683c <_printf_float+0x17c>
 80067bc:	2306      	movs	r3, #6
 80067be:	6063      	str	r3, [r4, #4]
 80067c0:	9b05      	ldr	r3, [sp, #20]
 80067c2:	6861      	ldr	r1, [r4, #4]
 80067c4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80067c8:	2300      	movs	r3, #0
 80067ca:	9303      	str	r3, [sp, #12]
 80067cc:	ab0a      	add	r3, sp, #40	; 0x28
 80067ce:	e9cd b301 	strd	fp, r3, [sp, #4]
 80067d2:	ab09      	add	r3, sp, #36	; 0x24
 80067d4:	ec49 8b10 	vmov	d0, r8, r9
 80067d8:	9300      	str	r3, [sp, #0]
 80067da:	6022      	str	r2, [r4, #0]
 80067dc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80067e0:	4628      	mov	r0, r5
 80067e2:	f7ff fecd 	bl	8006580 <__cvt>
 80067e6:	9b06      	ldr	r3, [sp, #24]
 80067e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80067ea:	2b47      	cmp	r3, #71	; 0x47
 80067ec:	4680      	mov	r8, r0
 80067ee:	d108      	bne.n	8006802 <_printf_float+0x142>
 80067f0:	1cc8      	adds	r0, r1, #3
 80067f2:	db02      	blt.n	80067fa <_printf_float+0x13a>
 80067f4:	6863      	ldr	r3, [r4, #4]
 80067f6:	4299      	cmp	r1, r3
 80067f8:	dd41      	ble.n	800687e <_printf_float+0x1be>
 80067fa:	f1ab 0b02 	sub.w	fp, fp, #2
 80067fe:	fa5f fb8b 	uxtb.w	fp, fp
 8006802:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006806:	d820      	bhi.n	800684a <_printf_float+0x18a>
 8006808:	3901      	subs	r1, #1
 800680a:	465a      	mov	r2, fp
 800680c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006810:	9109      	str	r1, [sp, #36]	; 0x24
 8006812:	f7ff ff17 	bl	8006644 <__exponent>
 8006816:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006818:	1813      	adds	r3, r2, r0
 800681a:	2a01      	cmp	r2, #1
 800681c:	4681      	mov	r9, r0
 800681e:	6123      	str	r3, [r4, #16]
 8006820:	dc02      	bgt.n	8006828 <_printf_float+0x168>
 8006822:	6822      	ldr	r2, [r4, #0]
 8006824:	07d2      	lsls	r2, r2, #31
 8006826:	d501      	bpl.n	800682c <_printf_float+0x16c>
 8006828:	3301      	adds	r3, #1
 800682a:	6123      	str	r3, [r4, #16]
 800682c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006830:	2b00      	cmp	r3, #0
 8006832:	d09c      	beq.n	800676e <_printf_float+0xae>
 8006834:	232d      	movs	r3, #45	; 0x2d
 8006836:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800683a:	e798      	b.n	800676e <_printf_float+0xae>
 800683c:	9a06      	ldr	r2, [sp, #24]
 800683e:	2a47      	cmp	r2, #71	; 0x47
 8006840:	d1be      	bne.n	80067c0 <_printf_float+0x100>
 8006842:	2b00      	cmp	r3, #0
 8006844:	d1bc      	bne.n	80067c0 <_printf_float+0x100>
 8006846:	2301      	movs	r3, #1
 8006848:	e7b9      	b.n	80067be <_printf_float+0xfe>
 800684a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800684e:	d118      	bne.n	8006882 <_printf_float+0x1c2>
 8006850:	2900      	cmp	r1, #0
 8006852:	6863      	ldr	r3, [r4, #4]
 8006854:	dd0b      	ble.n	800686e <_printf_float+0x1ae>
 8006856:	6121      	str	r1, [r4, #16]
 8006858:	b913      	cbnz	r3, 8006860 <_printf_float+0x1a0>
 800685a:	6822      	ldr	r2, [r4, #0]
 800685c:	07d0      	lsls	r0, r2, #31
 800685e:	d502      	bpl.n	8006866 <_printf_float+0x1a6>
 8006860:	3301      	adds	r3, #1
 8006862:	440b      	add	r3, r1
 8006864:	6123      	str	r3, [r4, #16]
 8006866:	65a1      	str	r1, [r4, #88]	; 0x58
 8006868:	f04f 0900 	mov.w	r9, #0
 800686c:	e7de      	b.n	800682c <_printf_float+0x16c>
 800686e:	b913      	cbnz	r3, 8006876 <_printf_float+0x1b6>
 8006870:	6822      	ldr	r2, [r4, #0]
 8006872:	07d2      	lsls	r2, r2, #31
 8006874:	d501      	bpl.n	800687a <_printf_float+0x1ba>
 8006876:	3302      	adds	r3, #2
 8006878:	e7f4      	b.n	8006864 <_printf_float+0x1a4>
 800687a:	2301      	movs	r3, #1
 800687c:	e7f2      	b.n	8006864 <_printf_float+0x1a4>
 800687e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006882:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006884:	4299      	cmp	r1, r3
 8006886:	db05      	blt.n	8006894 <_printf_float+0x1d4>
 8006888:	6823      	ldr	r3, [r4, #0]
 800688a:	6121      	str	r1, [r4, #16]
 800688c:	07d8      	lsls	r0, r3, #31
 800688e:	d5ea      	bpl.n	8006866 <_printf_float+0x1a6>
 8006890:	1c4b      	adds	r3, r1, #1
 8006892:	e7e7      	b.n	8006864 <_printf_float+0x1a4>
 8006894:	2900      	cmp	r1, #0
 8006896:	bfd4      	ite	le
 8006898:	f1c1 0202 	rsble	r2, r1, #2
 800689c:	2201      	movgt	r2, #1
 800689e:	4413      	add	r3, r2
 80068a0:	e7e0      	b.n	8006864 <_printf_float+0x1a4>
 80068a2:	6823      	ldr	r3, [r4, #0]
 80068a4:	055a      	lsls	r2, r3, #21
 80068a6:	d407      	bmi.n	80068b8 <_printf_float+0x1f8>
 80068a8:	6923      	ldr	r3, [r4, #16]
 80068aa:	4642      	mov	r2, r8
 80068ac:	4631      	mov	r1, r6
 80068ae:	4628      	mov	r0, r5
 80068b0:	47b8      	blx	r7
 80068b2:	3001      	adds	r0, #1
 80068b4:	d12c      	bne.n	8006910 <_printf_float+0x250>
 80068b6:	e764      	b.n	8006782 <_printf_float+0xc2>
 80068b8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80068bc:	f240 80e0 	bls.w	8006a80 <_printf_float+0x3c0>
 80068c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80068c4:	2200      	movs	r2, #0
 80068c6:	2300      	movs	r3, #0
 80068c8:	f7fa f91e 	bl	8000b08 <__aeabi_dcmpeq>
 80068cc:	2800      	cmp	r0, #0
 80068ce:	d034      	beq.n	800693a <_printf_float+0x27a>
 80068d0:	4a37      	ldr	r2, [pc, #220]	; (80069b0 <_printf_float+0x2f0>)
 80068d2:	2301      	movs	r3, #1
 80068d4:	4631      	mov	r1, r6
 80068d6:	4628      	mov	r0, r5
 80068d8:	47b8      	blx	r7
 80068da:	3001      	adds	r0, #1
 80068dc:	f43f af51 	beq.w	8006782 <_printf_float+0xc2>
 80068e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068e4:	429a      	cmp	r2, r3
 80068e6:	db02      	blt.n	80068ee <_printf_float+0x22e>
 80068e8:	6823      	ldr	r3, [r4, #0]
 80068ea:	07d8      	lsls	r0, r3, #31
 80068ec:	d510      	bpl.n	8006910 <_printf_float+0x250>
 80068ee:	ee18 3a10 	vmov	r3, s16
 80068f2:	4652      	mov	r2, sl
 80068f4:	4631      	mov	r1, r6
 80068f6:	4628      	mov	r0, r5
 80068f8:	47b8      	blx	r7
 80068fa:	3001      	adds	r0, #1
 80068fc:	f43f af41 	beq.w	8006782 <_printf_float+0xc2>
 8006900:	f04f 0800 	mov.w	r8, #0
 8006904:	f104 091a 	add.w	r9, r4, #26
 8006908:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800690a:	3b01      	subs	r3, #1
 800690c:	4543      	cmp	r3, r8
 800690e:	dc09      	bgt.n	8006924 <_printf_float+0x264>
 8006910:	6823      	ldr	r3, [r4, #0]
 8006912:	079b      	lsls	r3, r3, #30
 8006914:	f100 8105 	bmi.w	8006b22 <_printf_float+0x462>
 8006918:	68e0      	ldr	r0, [r4, #12]
 800691a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800691c:	4298      	cmp	r0, r3
 800691e:	bfb8      	it	lt
 8006920:	4618      	movlt	r0, r3
 8006922:	e730      	b.n	8006786 <_printf_float+0xc6>
 8006924:	2301      	movs	r3, #1
 8006926:	464a      	mov	r2, r9
 8006928:	4631      	mov	r1, r6
 800692a:	4628      	mov	r0, r5
 800692c:	47b8      	blx	r7
 800692e:	3001      	adds	r0, #1
 8006930:	f43f af27 	beq.w	8006782 <_printf_float+0xc2>
 8006934:	f108 0801 	add.w	r8, r8, #1
 8006938:	e7e6      	b.n	8006908 <_printf_float+0x248>
 800693a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800693c:	2b00      	cmp	r3, #0
 800693e:	dc39      	bgt.n	80069b4 <_printf_float+0x2f4>
 8006940:	4a1b      	ldr	r2, [pc, #108]	; (80069b0 <_printf_float+0x2f0>)
 8006942:	2301      	movs	r3, #1
 8006944:	4631      	mov	r1, r6
 8006946:	4628      	mov	r0, r5
 8006948:	47b8      	blx	r7
 800694a:	3001      	adds	r0, #1
 800694c:	f43f af19 	beq.w	8006782 <_printf_float+0xc2>
 8006950:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006954:	4313      	orrs	r3, r2
 8006956:	d102      	bne.n	800695e <_printf_float+0x29e>
 8006958:	6823      	ldr	r3, [r4, #0]
 800695a:	07d9      	lsls	r1, r3, #31
 800695c:	d5d8      	bpl.n	8006910 <_printf_float+0x250>
 800695e:	ee18 3a10 	vmov	r3, s16
 8006962:	4652      	mov	r2, sl
 8006964:	4631      	mov	r1, r6
 8006966:	4628      	mov	r0, r5
 8006968:	47b8      	blx	r7
 800696a:	3001      	adds	r0, #1
 800696c:	f43f af09 	beq.w	8006782 <_printf_float+0xc2>
 8006970:	f04f 0900 	mov.w	r9, #0
 8006974:	f104 0a1a 	add.w	sl, r4, #26
 8006978:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800697a:	425b      	negs	r3, r3
 800697c:	454b      	cmp	r3, r9
 800697e:	dc01      	bgt.n	8006984 <_printf_float+0x2c4>
 8006980:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006982:	e792      	b.n	80068aa <_printf_float+0x1ea>
 8006984:	2301      	movs	r3, #1
 8006986:	4652      	mov	r2, sl
 8006988:	4631      	mov	r1, r6
 800698a:	4628      	mov	r0, r5
 800698c:	47b8      	blx	r7
 800698e:	3001      	adds	r0, #1
 8006990:	f43f aef7 	beq.w	8006782 <_printf_float+0xc2>
 8006994:	f109 0901 	add.w	r9, r9, #1
 8006998:	e7ee      	b.n	8006978 <_printf_float+0x2b8>
 800699a:	bf00      	nop
 800699c:	7fefffff 	.word	0x7fefffff
 80069a0:	0800b554 	.word	0x0800b554
 80069a4:	0800b558 	.word	0x0800b558
 80069a8:	0800b560 	.word	0x0800b560
 80069ac:	0800b55c 	.word	0x0800b55c
 80069b0:	0800b564 	.word	0x0800b564
 80069b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80069b8:	429a      	cmp	r2, r3
 80069ba:	bfa8      	it	ge
 80069bc:	461a      	movge	r2, r3
 80069be:	2a00      	cmp	r2, #0
 80069c0:	4691      	mov	r9, r2
 80069c2:	dc37      	bgt.n	8006a34 <_printf_float+0x374>
 80069c4:	f04f 0b00 	mov.w	fp, #0
 80069c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069cc:	f104 021a 	add.w	r2, r4, #26
 80069d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80069d2:	9305      	str	r3, [sp, #20]
 80069d4:	eba3 0309 	sub.w	r3, r3, r9
 80069d8:	455b      	cmp	r3, fp
 80069da:	dc33      	bgt.n	8006a44 <_printf_float+0x384>
 80069dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80069e0:	429a      	cmp	r2, r3
 80069e2:	db3b      	blt.n	8006a5c <_printf_float+0x39c>
 80069e4:	6823      	ldr	r3, [r4, #0]
 80069e6:	07da      	lsls	r2, r3, #31
 80069e8:	d438      	bmi.n	8006a5c <_printf_float+0x39c>
 80069ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069ec:	9a05      	ldr	r2, [sp, #20]
 80069ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069f0:	1a9a      	subs	r2, r3, r2
 80069f2:	eba3 0901 	sub.w	r9, r3, r1
 80069f6:	4591      	cmp	r9, r2
 80069f8:	bfa8      	it	ge
 80069fa:	4691      	movge	r9, r2
 80069fc:	f1b9 0f00 	cmp.w	r9, #0
 8006a00:	dc35      	bgt.n	8006a6e <_printf_float+0x3ae>
 8006a02:	f04f 0800 	mov.w	r8, #0
 8006a06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a0a:	f104 0a1a 	add.w	sl, r4, #26
 8006a0e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a12:	1a9b      	subs	r3, r3, r2
 8006a14:	eba3 0309 	sub.w	r3, r3, r9
 8006a18:	4543      	cmp	r3, r8
 8006a1a:	f77f af79 	ble.w	8006910 <_printf_float+0x250>
 8006a1e:	2301      	movs	r3, #1
 8006a20:	4652      	mov	r2, sl
 8006a22:	4631      	mov	r1, r6
 8006a24:	4628      	mov	r0, r5
 8006a26:	47b8      	blx	r7
 8006a28:	3001      	adds	r0, #1
 8006a2a:	f43f aeaa 	beq.w	8006782 <_printf_float+0xc2>
 8006a2e:	f108 0801 	add.w	r8, r8, #1
 8006a32:	e7ec      	b.n	8006a0e <_printf_float+0x34e>
 8006a34:	4613      	mov	r3, r2
 8006a36:	4631      	mov	r1, r6
 8006a38:	4642      	mov	r2, r8
 8006a3a:	4628      	mov	r0, r5
 8006a3c:	47b8      	blx	r7
 8006a3e:	3001      	adds	r0, #1
 8006a40:	d1c0      	bne.n	80069c4 <_printf_float+0x304>
 8006a42:	e69e      	b.n	8006782 <_printf_float+0xc2>
 8006a44:	2301      	movs	r3, #1
 8006a46:	4631      	mov	r1, r6
 8006a48:	4628      	mov	r0, r5
 8006a4a:	9205      	str	r2, [sp, #20]
 8006a4c:	47b8      	blx	r7
 8006a4e:	3001      	adds	r0, #1
 8006a50:	f43f ae97 	beq.w	8006782 <_printf_float+0xc2>
 8006a54:	9a05      	ldr	r2, [sp, #20]
 8006a56:	f10b 0b01 	add.w	fp, fp, #1
 8006a5a:	e7b9      	b.n	80069d0 <_printf_float+0x310>
 8006a5c:	ee18 3a10 	vmov	r3, s16
 8006a60:	4652      	mov	r2, sl
 8006a62:	4631      	mov	r1, r6
 8006a64:	4628      	mov	r0, r5
 8006a66:	47b8      	blx	r7
 8006a68:	3001      	adds	r0, #1
 8006a6a:	d1be      	bne.n	80069ea <_printf_float+0x32a>
 8006a6c:	e689      	b.n	8006782 <_printf_float+0xc2>
 8006a6e:	9a05      	ldr	r2, [sp, #20]
 8006a70:	464b      	mov	r3, r9
 8006a72:	4442      	add	r2, r8
 8006a74:	4631      	mov	r1, r6
 8006a76:	4628      	mov	r0, r5
 8006a78:	47b8      	blx	r7
 8006a7a:	3001      	adds	r0, #1
 8006a7c:	d1c1      	bne.n	8006a02 <_printf_float+0x342>
 8006a7e:	e680      	b.n	8006782 <_printf_float+0xc2>
 8006a80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a82:	2a01      	cmp	r2, #1
 8006a84:	dc01      	bgt.n	8006a8a <_printf_float+0x3ca>
 8006a86:	07db      	lsls	r3, r3, #31
 8006a88:	d538      	bpl.n	8006afc <_printf_float+0x43c>
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	4642      	mov	r2, r8
 8006a8e:	4631      	mov	r1, r6
 8006a90:	4628      	mov	r0, r5
 8006a92:	47b8      	blx	r7
 8006a94:	3001      	adds	r0, #1
 8006a96:	f43f ae74 	beq.w	8006782 <_printf_float+0xc2>
 8006a9a:	ee18 3a10 	vmov	r3, s16
 8006a9e:	4652      	mov	r2, sl
 8006aa0:	4631      	mov	r1, r6
 8006aa2:	4628      	mov	r0, r5
 8006aa4:	47b8      	blx	r7
 8006aa6:	3001      	adds	r0, #1
 8006aa8:	f43f ae6b 	beq.w	8006782 <_printf_float+0xc2>
 8006aac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	f7fa f828 	bl	8000b08 <__aeabi_dcmpeq>
 8006ab8:	b9d8      	cbnz	r0, 8006af2 <_printf_float+0x432>
 8006aba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006abc:	f108 0201 	add.w	r2, r8, #1
 8006ac0:	3b01      	subs	r3, #1
 8006ac2:	4631      	mov	r1, r6
 8006ac4:	4628      	mov	r0, r5
 8006ac6:	47b8      	blx	r7
 8006ac8:	3001      	adds	r0, #1
 8006aca:	d10e      	bne.n	8006aea <_printf_float+0x42a>
 8006acc:	e659      	b.n	8006782 <_printf_float+0xc2>
 8006ace:	2301      	movs	r3, #1
 8006ad0:	4652      	mov	r2, sl
 8006ad2:	4631      	mov	r1, r6
 8006ad4:	4628      	mov	r0, r5
 8006ad6:	47b8      	blx	r7
 8006ad8:	3001      	adds	r0, #1
 8006ada:	f43f ae52 	beq.w	8006782 <_printf_float+0xc2>
 8006ade:	f108 0801 	add.w	r8, r8, #1
 8006ae2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ae4:	3b01      	subs	r3, #1
 8006ae6:	4543      	cmp	r3, r8
 8006ae8:	dcf1      	bgt.n	8006ace <_printf_float+0x40e>
 8006aea:	464b      	mov	r3, r9
 8006aec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006af0:	e6dc      	b.n	80068ac <_printf_float+0x1ec>
 8006af2:	f04f 0800 	mov.w	r8, #0
 8006af6:	f104 0a1a 	add.w	sl, r4, #26
 8006afa:	e7f2      	b.n	8006ae2 <_printf_float+0x422>
 8006afc:	2301      	movs	r3, #1
 8006afe:	4642      	mov	r2, r8
 8006b00:	e7df      	b.n	8006ac2 <_printf_float+0x402>
 8006b02:	2301      	movs	r3, #1
 8006b04:	464a      	mov	r2, r9
 8006b06:	4631      	mov	r1, r6
 8006b08:	4628      	mov	r0, r5
 8006b0a:	47b8      	blx	r7
 8006b0c:	3001      	adds	r0, #1
 8006b0e:	f43f ae38 	beq.w	8006782 <_printf_float+0xc2>
 8006b12:	f108 0801 	add.w	r8, r8, #1
 8006b16:	68e3      	ldr	r3, [r4, #12]
 8006b18:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b1a:	1a5b      	subs	r3, r3, r1
 8006b1c:	4543      	cmp	r3, r8
 8006b1e:	dcf0      	bgt.n	8006b02 <_printf_float+0x442>
 8006b20:	e6fa      	b.n	8006918 <_printf_float+0x258>
 8006b22:	f04f 0800 	mov.w	r8, #0
 8006b26:	f104 0919 	add.w	r9, r4, #25
 8006b2a:	e7f4      	b.n	8006b16 <_printf_float+0x456>

08006b2c <_printf_common>:
 8006b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b30:	4616      	mov	r6, r2
 8006b32:	4699      	mov	r9, r3
 8006b34:	688a      	ldr	r2, [r1, #8]
 8006b36:	690b      	ldr	r3, [r1, #16]
 8006b38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	bfb8      	it	lt
 8006b40:	4613      	movlt	r3, r2
 8006b42:	6033      	str	r3, [r6, #0]
 8006b44:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006b48:	4607      	mov	r7, r0
 8006b4a:	460c      	mov	r4, r1
 8006b4c:	b10a      	cbz	r2, 8006b52 <_printf_common+0x26>
 8006b4e:	3301      	adds	r3, #1
 8006b50:	6033      	str	r3, [r6, #0]
 8006b52:	6823      	ldr	r3, [r4, #0]
 8006b54:	0699      	lsls	r1, r3, #26
 8006b56:	bf42      	ittt	mi
 8006b58:	6833      	ldrmi	r3, [r6, #0]
 8006b5a:	3302      	addmi	r3, #2
 8006b5c:	6033      	strmi	r3, [r6, #0]
 8006b5e:	6825      	ldr	r5, [r4, #0]
 8006b60:	f015 0506 	ands.w	r5, r5, #6
 8006b64:	d106      	bne.n	8006b74 <_printf_common+0x48>
 8006b66:	f104 0a19 	add.w	sl, r4, #25
 8006b6a:	68e3      	ldr	r3, [r4, #12]
 8006b6c:	6832      	ldr	r2, [r6, #0]
 8006b6e:	1a9b      	subs	r3, r3, r2
 8006b70:	42ab      	cmp	r3, r5
 8006b72:	dc26      	bgt.n	8006bc2 <_printf_common+0x96>
 8006b74:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006b78:	1e13      	subs	r3, r2, #0
 8006b7a:	6822      	ldr	r2, [r4, #0]
 8006b7c:	bf18      	it	ne
 8006b7e:	2301      	movne	r3, #1
 8006b80:	0692      	lsls	r2, r2, #26
 8006b82:	d42b      	bmi.n	8006bdc <_printf_common+0xb0>
 8006b84:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b88:	4649      	mov	r1, r9
 8006b8a:	4638      	mov	r0, r7
 8006b8c:	47c0      	blx	r8
 8006b8e:	3001      	adds	r0, #1
 8006b90:	d01e      	beq.n	8006bd0 <_printf_common+0xa4>
 8006b92:	6823      	ldr	r3, [r4, #0]
 8006b94:	68e5      	ldr	r5, [r4, #12]
 8006b96:	6832      	ldr	r2, [r6, #0]
 8006b98:	f003 0306 	and.w	r3, r3, #6
 8006b9c:	2b04      	cmp	r3, #4
 8006b9e:	bf08      	it	eq
 8006ba0:	1aad      	subeq	r5, r5, r2
 8006ba2:	68a3      	ldr	r3, [r4, #8]
 8006ba4:	6922      	ldr	r2, [r4, #16]
 8006ba6:	bf0c      	ite	eq
 8006ba8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006bac:	2500      	movne	r5, #0
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	bfc4      	itt	gt
 8006bb2:	1a9b      	subgt	r3, r3, r2
 8006bb4:	18ed      	addgt	r5, r5, r3
 8006bb6:	2600      	movs	r6, #0
 8006bb8:	341a      	adds	r4, #26
 8006bba:	42b5      	cmp	r5, r6
 8006bbc:	d11a      	bne.n	8006bf4 <_printf_common+0xc8>
 8006bbe:	2000      	movs	r0, #0
 8006bc0:	e008      	b.n	8006bd4 <_printf_common+0xa8>
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	4652      	mov	r2, sl
 8006bc6:	4649      	mov	r1, r9
 8006bc8:	4638      	mov	r0, r7
 8006bca:	47c0      	blx	r8
 8006bcc:	3001      	adds	r0, #1
 8006bce:	d103      	bne.n	8006bd8 <_printf_common+0xac>
 8006bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8006bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bd8:	3501      	adds	r5, #1
 8006bda:	e7c6      	b.n	8006b6a <_printf_common+0x3e>
 8006bdc:	18e1      	adds	r1, r4, r3
 8006bde:	1c5a      	adds	r2, r3, #1
 8006be0:	2030      	movs	r0, #48	; 0x30
 8006be2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006be6:	4422      	add	r2, r4
 8006be8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006bec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006bf0:	3302      	adds	r3, #2
 8006bf2:	e7c7      	b.n	8006b84 <_printf_common+0x58>
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	4622      	mov	r2, r4
 8006bf8:	4649      	mov	r1, r9
 8006bfa:	4638      	mov	r0, r7
 8006bfc:	47c0      	blx	r8
 8006bfe:	3001      	adds	r0, #1
 8006c00:	d0e6      	beq.n	8006bd0 <_printf_common+0xa4>
 8006c02:	3601      	adds	r6, #1
 8006c04:	e7d9      	b.n	8006bba <_printf_common+0x8e>
	...

08006c08 <_printf_i>:
 8006c08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c0c:	7e0f      	ldrb	r7, [r1, #24]
 8006c0e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006c10:	2f78      	cmp	r7, #120	; 0x78
 8006c12:	4691      	mov	r9, r2
 8006c14:	4680      	mov	r8, r0
 8006c16:	460c      	mov	r4, r1
 8006c18:	469a      	mov	sl, r3
 8006c1a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006c1e:	d807      	bhi.n	8006c30 <_printf_i+0x28>
 8006c20:	2f62      	cmp	r7, #98	; 0x62
 8006c22:	d80a      	bhi.n	8006c3a <_printf_i+0x32>
 8006c24:	2f00      	cmp	r7, #0
 8006c26:	f000 80d8 	beq.w	8006dda <_printf_i+0x1d2>
 8006c2a:	2f58      	cmp	r7, #88	; 0x58
 8006c2c:	f000 80a3 	beq.w	8006d76 <_printf_i+0x16e>
 8006c30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c34:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006c38:	e03a      	b.n	8006cb0 <_printf_i+0xa8>
 8006c3a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006c3e:	2b15      	cmp	r3, #21
 8006c40:	d8f6      	bhi.n	8006c30 <_printf_i+0x28>
 8006c42:	a101      	add	r1, pc, #4	; (adr r1, 8006c48 <_printf_i+0x40>)
 8006c44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c48:	08006ca1 	.word	0x08006ca1
 8006c4c:	08006cb5 	.word	0x08006cb5
 8006c50:	08006c31 	.word	0x08006c31
 8006c54:	08006c31 	.word	0x08006c31
 8006c58:	08006c31 	.word	0x08006c31
 8006c5c:	08006c31 	.word	0x08006c31
 8006c60:	08006cb5 	.word	0x08006cb5
 8006c64:	08006c31 	.word	0x08006c31
 8006c68:	08006c31 	.word	0x08006c31
 8006c6c:	08006c31 	.word	0x08006c31
 8006c70:	08006c31 	.word	0x08006c31
 8006c74:	08006dc1 	.word	0x08006dc1
 8006c78:	08006ce5 	.word	0x08006ce5
 8006c7c:	08006da3 	.word	0x08006da3
 8006c80:	08006c31 	.word	0x08006c31
 8006c84:	08006c31 	.word	0x08006c31
 8006c88:	08006de3 	.word	0x08006de3
 8006c8c:	08006c31 	.word	0x08006c31
 8006c90:	08006ce5 	.word	0x08006ce5
 8006c94:	08006c31 	.word	0x08006c31
 8006c98:	08006c31 	.word	0x08006c31
 8006c9c:	08006dab 	.word	0x08006dab
 8006ca0:	682b      	ldr	r3, [r5, #0]
 8006ca2:	1d1a      	adds	r2, r3, #4
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	602a      	str	r2, [r5, #0]
 8006ca8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006cac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	e0a3      	b.n	8006dfc <_printf_i+0x1f4>
 8006cb4:	6820      	ldr	r0, [r4, #0]
 8006cb6:	6829      	ldr	r1, [r5, #0]
 8006cb8:	0606      	lsls	r6, r0, #24
 8006cba:	f101 0304 	add.w	r3, r1, #4
 8006cbe:	d50a      	bpl.n	8006cd6 <_printf_i+0xce>
 8006cc0:	680e      	ldr	r6, [r1, #0]
 8006cc2:	602b      	str	r3, [r5, #0]
 8006cc4:	2e00      	cmp	r6, #0
 8006cc6:	da03      	bge.n	8006cd0 <_printf_i+0xc8>
 8006cc8:	232d      	movs	r3, #45	; 0x2d
 8006cca:	4276      	negs	r6, r6
 8006ccc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cd0:	485e      	ldr	r0, [pc, #376]	; (8006e4c <_printf_i+0x244>)
 8006cd2:	230a      	movs	r3, #10
 8006cd4:	e019      	b.n	8006d0a <_printf_i+0x102>
 8006cd6:	680e      	ldr	r6, [r1, #0]
 8006cd8:	602b      	str	r3, [r5, #0]
 8006cda:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006cde:	bf18      	it	ne
 8006ce0:	b236      	sxthne	r6, r6
 8006ce2:	e7ef      	b.n	8006cc4 <_printf_i+0xbc>
 8006ce4:	682b      	ldr	r3, [r5, #0]
 8006ce6:	6820      	ldr	r0, [r4, #0]
 8006ce8:	1d19      	adds	r1, r3, #4
 8006cea:	6029      	str	r1, [r5, #0]
 8006cec:	0601      	lsls	r1, r0, #24
 8006cee:	d501      	bpl.n	8006cf4 <_printf_i+0xec>
 8006cf0:	681e      	ldr	r6, [r3, #0]
 8006cf2:	e002      	b.n	8006cfa <_printf_i+0xf2>
 8006cf4:	0646      	lsls	r6, r0, #25
 8006cf6:	d5fb      	bpl.n	8006cf0 <_printf_i+0xe8>
 8006cf8:	881e      	ldrh	r6, [r3, #0]
 8006cfa:	4854      	ldr	r0, [pc, #336]	; (8006e4c <_printf_i+0x244>)
 8006cfc:	2f6f      	cmp	r7, #111	; 0x6f
 8006cfe:	bf0c      	ite	eq
 8006d00:	2308      	moveq	r3, #8
 8006d02:	230a      	movne	r3, #10
 8006d04:	2100      	movs	r1, #0
 8006d06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006d0a:	6865      	ldr	r5, [r4, #4]
 8006d0c:	60a5      	str	r5, [r4, #8]
 8006d0e:	2d00      	cmp	r5, #0
 8006d10:	bfa2      	ittt	ge
 8006d12:	6821      	ldrge	r1, [r4, #0]
 8006d14:	f021 0104 	bicge.w	r1, r1, #4
 8006d18:	6021      	strge	r1, [r4, #0]
 8006d1a:	b90e      	cbnz	r6, 8006d20 <_printf_i+0x118>
 8006d1c:	2d00      	cmp	r5, #0
 8006d1e:	d04d      	beq.n	8006dbc <_printf_i+0x1b4>
 8006d20:	4615      	mov	r5, r2
 8006d22:	fbb6 f1f3 	udiv	r1, r6, r3
 8006d26:	fb03 6711 	mls	r7, r3, r1, r6
 8006d2a:	5dc7      	ldrb	r7, [r0, r7]
 8006d2c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006d30:	4637      	mov	r7, r6
 8006d32:	42bb      	cmp	r3, r7
 8006d34:	460e      	mov	r6, r1
 8006d36:	d9f4      	bls.n	8006d22 <_printf_i+0x11a>
 8006d38:	2b08      	cmp	r3, #8
 8006d3a:	d10b      	bne.n	8006d54 <_printf_i+0x14c>
 8006d3c:	6823      	ldr	r3, [r4, #0]
 8006d3e:	07de      	lsls	r6, r3, #31
 8006d40:	d508      	bpl.n	8006d54 <_printf_i+0x14c>
 8006d42:	6923      	ldr	r3, [r4, #16]
 8006d44:	6861      	ldr	r1, [r4, #4]
 8006d46:	4299      	cmp	r1, r3
 8006d48:	bfde      	ittt	le
 8006d4a:	2330      	movle	r3, #48	; 0x30
 8006d4c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006d50:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006d54:	1b52      	subs	r2, r2, r5
 8006d56:	6122      	str	r2, [r4, #16]
 8006d58:	f8cd a000 	str.w	sl, [sp]
 8006d5c:	464b      	mov	r3, r9
 8006d5e:	aa03      	add	r2, sp, #12
 8006d60:	4621      	mov	r1, r4
 8006d62:	4640      	mov	r0, r8
 8006d64:	f7ff fee2 	bl	8006b2c <_printf_common>
 8006d68:	3001      	adds	r0, #1
 8006d6a:	d14c      	bne.n	8006e06 <_printf_i+0x1fe>
 8006d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d70:	b004      	add	sp, #16
 8006d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d76:	4835      	ldr	r0, [pc, #212]	; (8006e4c <_printf_i+0x244>)
 8006d78:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006d7c:	6829      	ldr	r1, [r5, #0]
 8006d7e:	6823      	ldr	r3, [r4, #0]
 8006d80:	f851 6b04 	ldr.w	r6, [r1], #4
 8006d84:	6029      	str	r1, [r5, #0]
 8006d86:	061d      	lsls	r5, r3, #24
 8006d88:	d514      	bpl.n	8006db4 <_printf_i+0x1ac>
 8006d8a:	07df      	lsls	r7, r3, #31
 8006d8c:	bf44      	itt	mi
 8006d8e:	f043 0320 	orrmi.w	r3, r3, #32
 8006d92:	6023      	strmi	r3, [r4, #0]
 8006d94:	b91e      	cbnz	r6, 8006d9e <_printf_i+0x196>
 8006d96:	6823      	ldr	r3, [r4, #0]
 8006d98:	f023 0320 	bic.w	r3, r3, #32
 8006d9c:	6023      	str	r3, [r4, #0]
 8006d9e:	2310      	movs	r3, #16
 8006da0:	e7b0      	b.n	8006d04 <_printf_i+0xfc>
 8006da2:	6823      	ldr	r3, [r4, #0]
 8006da4:	f043 0320 	orr.w	r3, r3, #32
 8006da8:	6023      	str	r3, [r4, #0]
 8006daa:	2378      	movs	r3, #120	; 0x78
 8006dac:	4828      	ldr	r0, [pc, #160]	; (8006e50 <_printf_i+0x248>)
 8006dae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006db2:	e7e3      	b.n	8006d7c <_printf_i+0x174>
 8006db4:	0659      	lsls	r1, r3, #25
 8006db6:	bf48      	it	mi
 8006db8:	b2b6      	uxthmi	r6, r6
 8006dba:	e7e6      	b.n	8006d8a <_printf_i+0x182>
 8006dbc:	4615      	mov	r5, r2
 8006dbe:	e7bb      	b.n	8006d38 <_printf_i+0x130>
 8006dc0:	682b      	ldr	r3, [r5, #0]
 8006dc2:	6826      	ldr	r6, [r4, #0]
 8006dc4:	6961      	ldr	r1, [r4, #20]
 8006dc6:	1d18      	adds	r0, r3, #4
 8006dc8:	6028      	str	r0, [r5, #0]
 8006dca:	0635      	lsls	r5, r6, #24
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	d501      	bpl.n	8006dd4 <_printf_i+0x1cc>
 8006dd0:	6019      	str	r1, [r3, #0]
 8006dd2:	e002      	b.n	8006dda <_printf_i+0x1d2>
 8006dd4:	0670      	lsls	r0, r6, #25
 8006dd6:	d5fb      	bpl.n	8006dd0 <_printf_i+0x1c8>
 8006dd8:	8019      	strh	r1, [r3, #0]
 8006dda:	2300      	movs	r3, #0
 8006ddc:	6123      	str	r3, [r4, #16]
 8006dde:	4615      	mov	r5, r2
 8006de0:	e7ba      	b.n	8006d58 <_printf_i+0x150>
 8006de2:	682b      	ldr	r3, [r5, #0]
 8006de4:	1d1a      	adds	r2, r3, #4
 8006de6:	602a      	str	r2, [r5, #0]
 8006de8:	681d      	ldr	r5, [r3, #0]
 8006dea:	6862      	ldr	r2, [r4, #4]
 8006dec:	2100      	movs	r1, #0
 8006dee:	4628      	mov	r0, r5
 8006df0:	f7f9 fa16 	bl	8000220 <memchr>
 8006df4:	b108      	cbz	r0, 8006dfa <_printf_i+0x1f2>
 8006df6:	1b40      	subs	r0, r0, r5
 8006df8:	6060      	str	r0, [r4, #4]
 8006dfa:	6863      	ldr	r3, [r4, #4]
 8006dfc:	6123      	str	r3, [r4, #16]
 8006dfe:	2300      	movs	r3, #0
 8006e00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e04:	e7a8      	b.n	8006d58 <_printf_i+0x150>
 8006e06:	6923      	ldr	r3, [r4, #16]
 8006e08:	462a      	mov	r2, r5
 8006e0a:	4649      	mov	r1, r9
 8006e0c:	4640      	mov	r0, r8
 8006e0e:	47d0      	blx	sl
 8006e10:	3001      	adds	r0, #1
 8006e12:	d0ab      	beq.n	8006d6c <_printf_i+0x164>
 8006e14:	6823      	ldr	r3, [r4, #0]
 8006e16:	079b      	lsls	r3, r3, #30
 8006e18:	d413      	bmi.n	8006e42 <_printf_i+0x23a>
 8006e1a:	68e0      	ldr	r0, [r4, #12]
 8006e1c:	9b03      	ldr	r3, [sp, #12]
 8006e1e:	4298      	cmp	r0, r3
 8006e20:	bfb8      	it	lt
 8006e22:	4618      	movlt	r0, r3
 8006e24:	e7a4      	b.n	8006d70 <_printf_i+0x168>
 8006e26:	2301      	movs	r3, #1
 8006e28:	4632      	mov	r2, r6
 8006e2a:	4649      	mov	r1, r9
 8006e2c:	4640      	mov	r0, r8
 8006e2e:	47d0      	blx	sl
 8006e30:	3001      	adds	r0, #1
 8006e32:	d09b      	beq.n	8006d6c <_printf_i+0x164>
 8006e34:	3501      	adds	r5, #1
 8006e36:	68e3      	ldr	r3, [r4, #12]
 8006e38:	9903      	ldr	r1, [sp, #12]
 8006e3a:	1a5b      	subs	r3, r3, r1
 8006e3c:	42ab      	cmp	r3, r5
 8006e3e:	dcf2      	bgt.n	8006e26 <_printf_i+0x21e>
 8006e40:	e7eb      	b.n	8006e1a <_printf_i+0x212>
 8006e42:	2500      	movs	r5, #0
 8006e44:	f104 0619 	add.w	r6, r4, #25
 8006e48:	e7f5      	b.n	8006e36 <_printf_i+0x22e>
 8006e4a:	bf00      	nop
 8006e4c:	0800b566 	.word	0x0800b566
 8006e50:	0800b577 	.word	0x0800b577

08006e54 <_scanf_float>:
 8006e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e58:	b087      	sub	sp, #28
 8006e5a:	4617      	mov	r7, r2
 8006e5c:	9303      	str	r3, [sp, #12]
 8006e5e:	688b      	ldr	r3, [r1, #8]
 8006e60:	1e5a      	subs	r2, r3, #1
 8006e62:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006e66:	bf83      	ittte	hi
 8006e68:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006e6c:	195b      	addhi	r3, r3, r5
 8006e6e:	9302      	strhi	r3, [sp, #8]
 8006e70:	2300      	movls	r3, #0
 8006e72:	bf86      	itte	hi
 8006e74:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006e78:	608b      	strhi	r3, [r1, #8]
 8006e7a:	9302      	strls	r3, [sp, #8]
 8006e7c:	680b      	ldr	r3, [r1, #0]
 8006e7e:	468b      	mov	fp, r1
 8006e80:	2500      	movs	r5, #0
 8006e82:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006e86:	f84b 3b1c 	str.w	r3, [fp], #28
 8006e8a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006e8e:	4680      	mov	r8, r0
 8006e90:	460c      	mov	r4, r1
 8006e92:	465e      	mov	r6, fp
 8006e94:	46aa      	mov	sl, r5
 8006e96:	46a9      	mov	r9, r5
 8006e98:	9501      	str	r5, [sp, #4]
 8006e9a:	68a2      	ldr	r2, [r4, #8]
 8006e9c:	b152      	cbz	r2, 8006eb4 <_scanf_float+0x60>
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	781b      	ldrb	r3, [r3, #0]
 8006ea2:	2b4e      	cmp	r3, #78	; 0x4e
 8006ea4:	d864      	bhi.n	8006f70 <_scanf_float+0x11c>
 8006ea6:	2b40      	cmp	r3, #64	; 0x40
 8006ea8:	d83c      	bhi.n	8006f24 <_scanf_float+0xd0>
 8006eaa:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006eae:	b2c8      	uxtb	r0, r1
 8006eb0:	280e      	cmp	r0, #14
 8006eb2:	d93a      	bls.n	8006f2a <_scanf_float+0xd6>
 8006eb4:	f1b9 0f00 	cmp.w	r9, #0
 8006eb8:	d003      	beq.n	8006ec2 <_scanf_float+0x6e>
 8006eba:	6823      	ldr	r3, [r4, #0]
 8006ebc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ec0:	6023      	str	r3, [r4, #0]
 8006ec2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006ec6:	f1ba 0f01 	cmp.w	sl, #1
 8006eca:	f200 8113 	bhi.w	80070f4 <_scanf_float+0x2a0>
 8006ece:	455e      	cmp	r6, fp
 8006ed0:	f200 8105 	bhi.w	80070de <_scanf_float+0x28a>
 8006ed4:	2501      	movs	r5, #1
 8006ed6:	4628      	mov	r0, r5
 8006ed8:	b007      	add	sp, #28
 8006eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ede:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006ee2:	2a0d      	cmp	r2, #13
 8006ee4:	d8e6      	bhi.n	8006eb4 <_scanf_float+0x60>
 8006ee6:	a101      	add	r1, pc, #4	; (adr r1, 8006eec <_scanf_float+0x98>)
 8006ee8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006eec:	0800702b 	.word	0x0800702b
 8006ef0:	08006eb5 	.word	0x08006eb5
 8006ef4:	08006eb5 	.word	0x08006eb5
 8006ef8:	08006eb5 	.word	0x08006eb5
 8006efc:	0800708b 	.word	0x0800708b
 8006f00:	08007063 	.word	0x08007063
 8006f04:	08006eb5 	.word	0x08006eb5
 8006f08:	08006eb5 	.word	0x08006eb5
 8006f0c:	08007039 	.word	0x08007039
 8006f10:	08006eb5 	.word	0x08006eb5
 8006f14:	08006eb5 	.word	0x08006eb5
 8006f18:	08006eb5 	.word	0x08006eb5
 8006f1c:	08006eb5 	.word	0x08006eb5
 8006f20:	08006ff1 	.word	0x08006ff1
 8006f24:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006f28:	e7db      	b.n	8006ee2 <_scanf_float+0x8e>
 8006f2a:	290e      	cmp	r1, #14
 8006f2c:	d8c2      	bhi.n	8006eb4 <_scanf_float+0x60>
 8006f2e:	a001      	add	r0, pc, #4	; (adr r0, 8006f34 <_scanf_float+0xe0>)
 8006f30:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006f34:	08006fe3 	.word	0x08006fe3
 8006f38:	08006eb5 	.word	0x08006eb5
 8006f3c:	08006fe3 	.word	0x08006fe3
 8006f40:	08007077 	.word	0x08007077
 8006f44:	08006eb5 	.word	0x08006eb5
 8006f48:	08006f91 	.word	0x08006f91
 8006f4c:	08006fcd 	.word	0x08006fcd
 8006f50:	08006fcd 	.word	0x08006fcd
 8006f54:	08006fcd 	.word	0x08006fcd
 8006f58:	08006fcd 	.word	0x08006fcd
 8006f5c:	08006fcd 	.word	0x08006fcd
 8006f60:	08006fcd 	.word	0x08006fcd
 8006f64:	08006fcd 	.word	0x08006fcd
 8006f68:	08006fcd 	.word	0x08006fcd
 8006f6c:	08006fcd 	.word	0x08006fcd
 8006f70:	2b6e      	cmp	r3, #110	; 0x6e
 8006f72:	d809      	bhi.n	8006f88 <_scanf_float+0x134>
 8006f74:	2b60      	cmp	r3, #96	; 0x60
 8006f76:	d8b2      	bhi.n	8006ede <_scanf_float+0x8a>
 8006f78:	2b54      	cmp	r3, #84	; 0x54
 8006f7a:	d077      	beq.n	800706c <_scanf_float+0x218>
 8006f7c:	2b59      	cmp	r3, #89	; 0x59
 8006f7e:	d199      	bne.n	8006eb4 <_scanf_float+0x60>
 8006f80:	2d07      	cmp	r5, #7
 8006f82:	d197      	bne.n	8006eb4 <_scanf_float+0x60>
 8006f84:	2508      	movs	r5, #8
 8006f86:	e029      	b.n	8006fdc <_scanf_float+0x188>
 8006f88:	2b74      	cmp	r3, #116	; 0x74
 8006f8a:	d06f      	beq.n	800706c <_scanf_float+0x218>
 8006f8c:	2b79      	cmp	r3, #121	; 0x79
 8006f8e:	e7f6      	b.n	8006f7e <_scanf_float+0x12a>
 8006f90:	6821      	ldr	r1, [r4, #0]
 8006f92:	05c8      	lsls	r0, r1, #23
 8006f94:	d51a      	bpl.n	8006fcc <_scanf_float+0x178>
 8006f96:	9b02      	ldr	r3, [sp, #8]
 8006f98:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006f9c:	6021      	str	r1, [r4, #0]
 8006f9e:	f109 0901 	add.w	r9, r9, #1
 8006fa2:	b11b      	cbz	r3, 8006fac <_scanf_float+0x158>
 8006fa4:	3b01      	subs	r3, #1
 8006fa6:	3201      	adds	r2, #1
 8006fa8:	9302      	str	r3, [sp, #8]
 8006faa:	60a2      	str	r2, [r4, #8]
 8006fac:	68a3      	ldr	r3, [r4, #8]
 8006fae:	3b01      	subs	r3, #1
 8006fb0:	60a3      	str	r3, [r4, #8]
 8006fb2:	6923      	ldr	r3, [r4, #16]
 8006fb4:	3301      	adds	r3, #1
 8006fb6:	6123      	str	r3, [r4, #16]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	3b01      	subs	r3, #1
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	607b      	str	r3, [r7, #4]
 8006fc0:	f340 8084 	ble.w	80070cc <_scanf_float+0x278>
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	603b      	str	r3, [r7, #0]
 8006fca:	e766      	b.n	8006e9a <_scanf_float+0x46>
 8006fcc:	eb1a 0f05 	cmn.w	sl, r5
 8006fd0:	f47f af70 	bne.w	8006eb4 <_scanf_float+0x60>
 8006fd4:	6822      	ldr	r2, [r4, #0]
 8006fd6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006fda:	6022      	str	r2, [r4, #0]
 8006fdc:	f806 3b01 	strb.w	r3, [r6], #1
 8006fe0:	e7e4      	b.n	8006fac <_scanf_float+0x158>
 8006fe2:	6822      	ldr	r2, [r4, #0]
 8006fe4:	0610      	lsls	r0, r2, #24
 8006fe6:	f57f af65 	bpl.w	8006eb4 <_scanf_float+0x60>
 8006fea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006fee:	e7f4      	b.n	8006fda <_scanf_float+0x186>
 8006ff0:	f1ba 0f00 	cmp.w	sl, #0
 8006ff4:	d10e      	bne.n	8007014 <_scanf_float+0x1c0>
 8006ff6:	f1b9 0f00 	cmp.w	r9, #0
 8006ffa:	d10e      	bne.n	800701a <_scanf_float+0x1c6>
 8006ffc:	6822      	ldr	r2, [r4, #0]
 8006ffe:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007002:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007006:	d108      	bne.n	800701a <_scanf_float+0x1c6>
 8007008:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800700c:	6022      	str	r2, [r4, #0]
 800700e:	f04f 0a01 	mov.w	sl, #1
 8007012:	e7e3      	b.n	8006fdc <_scanf_float+0x188>
 8007014:	f1ba 0f02 	cmp.w	sl, #2
 8007018:	d055      	beq.n	80070c6 <_scanf_float+0x272>
 800701a:	2d01      	cmp	r5, #1
 800701c:	d002      	beq.n	8007024 <_scanf_float+0x1d0>
 800701e:	2d04      	cmp	r5, #4
 8007020:	f47f af48 	bne.w	8006eb4 <_scanf_float+0x60>
 8007024:	3501      	adds	r5, #1
 8007026:	b2ed      	uxtb	r5, r5
 8007028:	e7d8      	b.n	8006fdc <_scanf_float+0x188>
 800702a:	f1ba 0f01 	cmp.w	sl, #1
 800702e:	f47f af41 	bne.w	8006eb4 <_scanf_float+0x60>
 8007032:	f04f 0a02 	mov.w	sl, #2
 8007036:	e7d1      	b.n	8006fdc <_scanf_float+0x188>
 8007038:	b97d      	cbnz	r5, 800705a <_scanf_float+0x206>
 800703a:	f1b9 0f00 	cmp.w	r9, #0
 800703e:	f47f af3c 	bne.w	8006eba <_scanf_float+0x66>
 8007042:	6822      	ldr	r2, [r4, #0]
 8007044:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007048:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800704c:	f47f af39 	bne.w	8006ec2 <_scanf_float+0x6e>
 8007050:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007054:	6022      	str	r2, [r4, #0]
 8007056:	2501      	movs	r5, #1
 8007058:	e7c0      	b.n	8006fdc <_scanf_float+0x188>
 800705a:	2d03      	cmp	r5, #3
 800705c:	d0e2      	beq.n	8007024 <_scanf_float+0x1d0>
 800705e:	2d05      	cmp	r5, #5
 8007060:	e7de      	b.n	8007020 <_scanf_float+0x1cc>
 8007062:	2d02      	cmp	r5, #2
 8007064:	f47f af26 	bne.w	8006eb4 <_scanf_float+0x60>
 8007068:	2503      	movs	r5, #3
 800706a:	e7b7      	b.n	8006fdc <_scanf_float+0x188>
 800706c:	2d06      	cmp	r5, #6
 800706e:	f47f af21 	bne.w	8006eb4 <_scanf_float+0x60>
 8007072:	2507      	movs	r5, #7
 8007074:	e7b2      	b.n	8006fdc <_scanf_float+0x188>
 8007076:	6822      	ldr	r2, [r4, #0]
 8007078:	0591      	lsls	r1, r2, #22
 800707a:	f57f af1b 	bpl.w	8006eb4 <_scanf_float+0x60>
 800707e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007082:	6022      	str	r2, [r4, #0]
 8007084:	f8cd 9004 	str.w	r9, [sp, #4]
 8007088:	e7a8      	b.n	8006fdc <_scanf_float+0x188>
 800708a:	6822      	ldr	r2, [r4, #0]
 800708c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007090:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007094:	d006      	beq.n	80070a4 <_scanf_float+0x250>
 8007096:	0550      	lsls	r0, r2, #21
 8007098:	f57f af0c 	bpl.w	8006eb4 <_scanf_float+0x60>
 800709c:	f1b9 0f00 	cmp.w	r9, #0
 80070a0:	f43f af0f 	beq.w	8006ec2 <_scanf_float+0x6e>
 80070a4:	0591      	lsls	r1, r2, #22
 80070a6:	bf58      	it	pl
 80070a8:	9901      	ldrpl	r1, [sp, #4]
 80070aa:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80070ae:	bf58      	it	pl
 80070b0:	eba9 0101 	subpl.w	r1, r9, r1
 80070b4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80070b8:	bf58      	it	pl
 80070ba:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80070be:	6022      	str	r2, [r4, #0]
 80070c0:	f04f 0900 	mov.w	r9, #0
 80070c4:	e78a      	b.n	8006fdc <_scanf_float+0x188>
 80070c6:	f04f 0a03 	mov.w	sl, #3
 80070ca:	e787      	b.n	8006fdc <_scanf_float+0x188>
 80070cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80070d0:	4639      	mov	r1, r7
 80070d2:	4640      	mov	r0, r8
 80070d4:	4798      	blx	r3
 80070d6:	2800      	cmp	r0, #0
 80070d8:	f43f aedf 	beq.w	8006e9a <_scanf_float+0x46>
 80070dc:	e6ea      	b.n	8006eb4 <_scanf_float+0x60>
 80070de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80070e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80070e6:	463a      	mov	r2, r7
 80070e8:	4640      	mov	r0, r8
 80070ea:	4798      	blx	r3
 80070ec:	6923      	ldr	r3, [r4, #16]
 80070ee:	3b01      	subs	r3, #1
 80070f0:	6123      	str	r3, [r4, #16]
 80070f2:	e6ec      	b.n	8006ece <_scanf_float+0x7a>
 80070f4:	1e6b      	subs	r3, r5, #1
 80070f6:	2b06      	cmp	r3, #6
 80070f8:	d825      	bhi.n	8007146 <_scanf_float+0x2f2>
 80070fa:	2d02      	cmp	r5, #2
 80070fc:	d836      	bhi.n	800716c <_scanf_float+0x318>
 80070fe:	455e      	cmp	r6, fp
 8007100:	f67f aee8 	bls.w	8006ed4 <_scanf_float+0x80>
 8007104:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007108:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800710c:	463a      	mov	r2, r7
 800710e:	4640      	mov	r0, r8
 8007110:	4798      	blx	r3
 8007112:	6923      	ldr	r3, [r4, #16]
 8007114:	3b01      	subs	r3, #1
 8007116:	6123      	str	r3, [r4, #16]
 8007118:	e7f1      	b.n	80070fe <_scanf_float+0x2aa>
 800711a:	9802      	ldr	r0, [sp, #8]
 800711c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007120:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007124:	9002      	str	r0, [sp, #8]
 8007126:	463a      	mov	r2, r7
 8007128:	4640      	mov	r0, r8
 800712a:	4798      	blx	r3
 800712c:	6923      	ldr	r3, [r4, #16]
 800712e:	3b01      	subs	r3, #1
 8007130:	6123      	str	r3, [r4, #16]
 8007132:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007136:	fa5f fa8a 	uxtb.w	sl, sl
 800713a:	f1ba 0f02 	cmp.w	sl, #2
 800713e:	d1ec      	bne.n	800711a <_scanf_float+0x2c6>
 8007140:	3d03      	subs	r5, #3
 8007142:	b2ed      	uxtb	r5, r5
 8007144:	1b76      	subs	r6, r6, r5
 8007146:	6823      	ldr	r3, [r4, #0]
 8007148:	05da      	lsls	r2, r3, #23
 800714a:	d52f      	bpl.n	80071ac <_scanf_float+0x358>
 800714c:	055b      	lsls	r3, r3, #21
 800714e:	d510      	bpl.n	8007172 <_scanf_float+0x31e>
 8007150:	455e      	cmp	r6, fp
 8007152:	f67f aebf 	bls.w	8006ed4 <_scanf_float+0x80>
 8007156:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800715a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800715e:	463a      	mov	r2, r7
 8007160:	4640      	mov	r0, r8
 8007162:	4798      	blx	r3
 8007164:	6923      	ldr	r3, [r4, #16]
 8007166:	3b01      	subs	r3, #1
 8007168:	6123      	str	r3, [r4, #16]
 800716a:	e7f1      	b.n	8007150 <_scanf_float+0x2fc>
 800716c:	46aa      	mov	sl, r5
 800716e:	9602      	str	r6, [sp, #8]
 8007170:	e7df      	b.n	8007132 <_scanf_float+0x2de>
 8007172:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007176:	6923      	ldr	r3, [r4, #16]
 8007178:	2965      	cmp	r1, #101	; 0x65
 800717a:	f103 33ff 	add.w	r3, r3, #4294967295
 800717e:	f106 35ff 	add.w	r5, r6, #4294967295
 8007182:	6123      	str	r3, [r4, #16]
 8007184:	d00c      	beq.n	80071a0 <_scanf_float+0x34c>
 8007186:	2945      	cmp	r1, #69	; 0x45
 8007188:	d00a      	beq.n	80071a0 <_scanf_float+0x34c>
 800718a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800718e:	463a      	mov	r2, r7
 8007190:	4640      	mov	r0, r8
 8007192:	4798      	blx	r3
 8007194:	6923      	ldr	r3, [r4, #16]
 8007196:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800719a:	3b01      	subs	r3, #1
 800719c:	1eb5      	subs	r5, r6, #2
 800719e:	6123      	str	r3, [r4, #16]
 80071a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80071a4:	463a      	mov	r2, r7
 80071a6:	4640      	mov	r0, r8
 80071a8:	4798      	blx	r3
 80071aa:	462e      	mov	r6, r5
 80071ac:	6825      	ldr	r5, [r4, #0]
 80071ae:	f015 0510 	ands.w	r5, r5, #16
 80071b2:	d159      	bne.n	8007268 <_scanf_float+0x414>
 80071b4:	7035      	strb	r5, [r6, #0]
 80071b6:	6823      	ldr	r3, [r4, #0]
 80071b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80071bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071c0:	d11b      	bne.n	80071fa <_scanf_float+0x3a6>
 80071c2:	9b01      	ldr	r3, [sp, #4]
 80071c4:	454b      	cmp	r3, r9
 80071c6:	eba3 0209 	sub.w	r2, r3, r9
 80071ca:	d123      	bne.n	8007214 <_scanf_float+0x3c0>
 80071cc:	2200      	movs	r2, #0
 80071ce:	4659      	mov	r1, fp
 80071d0:	4640      	mov	r0, r8
 80071d2:	f000 fe97 	bl	8007f04 <_strtod_r>
 80071d6:	6822      	ldr	r2, [r4, #0]
 80071d8:	9b03      	ldr	r3, [sp, #12]
 80071da:	f012 0f02 	tst.w	r2, #2
 80071de:	ec57 6b10 	vmov	r6, r7, d0
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	d021      	beq.n	800722a <_scanf_float+0x3d6>
 80071e6:	9903      	ldr	r1, [sp, #12]
 80071e8:	1d1a      	adds	r2, r3, #4
 80071ea:	600a      	str	r2, [r1, #0]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	e9c3 6700 	strd	r6, r7, [r3]
 80071f2:	68e3      	ldr	r3, [r4, #12]
 80071f4:	3301      	adds	r3, #1
 80071f6:	60e3      	str	r3, [r4, #12]
 80071f8:	e66d      	b.n	8006ed6 <_scanf_float+0x82>
 80071fa:	9b04      	ldr	r3, [sp, #16]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d0e5      	beq.n	80071cc <_scanf_float+0x378>
 8007200:	9905      	ldr	r1, [sp, #20]
 8007202:	230a      	movs	r3, #10
 8007204:	462a      	mov	r2, r5
 8007206:	3101      	adds	r1, #1
 8007208:	4640      	mov	r0, r8
 800720a:	f000 ff03 	bl	8008014 <_strtol_r>
 800720e:	9b04      	ldr	r3, [sp, #16]
 8007210:	9e05      	ldr	r6, [sp, #20]
 8007212:	1ac2      	subs	r2, r0, r3
 8007214:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007218:	429e      	cmp	r6, r3
 800721a:	bf28      	it	cs
 800721c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007220:	4912      	ldr	r1, [pc, #72]	; (800726c <_scanf_float+0x418>)
 8007222:	4630      	mov	r0, r6
 8007224:	f000 f82c 	bl	8007280 <siprintf>
 8007228:	e7d0      	b.n	80071cc <_scanf_float+0x378>
 800722a:	9903      	ldr	r1, [sp, #12]
 800722c:	f012 0f04 	tst.w	r2, #4
 8007230:	f103 0204 	add.w	r2, r3, #4
 8007234:	600a      	str	r2, [r1, #0]
 8007236:	d1d9      	bne.n	80071ec <_scanf_float+0x398>
 8007238:	f8d3 8000 	ldr.w	r8, [r3]
 800723c:	ee10 2a10 	vmov	r2, s0
 8007240:	ee10 0a10 	vmov	r0, s0
 8007244:	463b      	mov	r3, r7
 8007246:	4639      	mov	r1, r7
 8007248:	f7f9 fc90 	bl	8000b6c <__aeabi_dcmpun>
 800724c:	b128      	cbz	r0, 800725a <_scanf_float+0x406>
 800724e:	4808      	ldr	r0, [pc, #32]	; (8007270 <_scanf_float+0x41c>)
 8007250:	f000 f810 	bl	8007274 <nanf>
 8007254:	ed88 0a00 	vstr	s0, [r8]
 8007258:	e7cb      	b.n	80071f2 <_scanf_float+0x39e>
 800725a:	4630      	mov	r0, r6
 800725c:	4639      	mov	r1, r7
 800725e:	f7f9 fce3 	bl	8000c28 <__aeabi_d2f>
 8007262:	f8c8 0000 	str.w	r0, [r8]
 8007266:	e7c4      	b.n	80071f2 <_scanf_float+0x39e>
 8007268:	2500      	movs	r5, #0
 800726a:	e634      	b.n	8006ed6 <_scanf_float+0x82>
 800726c:	0800b588 	.word	0x0800b588
 8007270:	0800b990 	.word	0x0800b990

08007274 <nanf>:
 8007274:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800727c <nanf+0x8>
 8007278:	4770      	bx	lr
 800727a:	bf00      	nop
 800727c:	7fc00000 	.word	0x7fc00000

08007280 <siprintf>:
 8007280:	b40e      	push	{r1, r2, r3}
 8007282:	b500      	push	{lr}
 8007284:	b09c      	sub	sp, #112	; 0x70
 8007286:	ab1d      	add	r3, sp, #116	; 0x74
 8007288:	9002      	str	r0, [sp, #8]
 800728a:	9006      	str	r0, [sp, #24]
 800728c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007290:	4809      	ldr	r0, [pc, #36]	; (80072b8 <siprintf+0x38>)
 8007292:	9107      	str	r1, [sp, #28]
 8007294:	9104      	str	r1, [sp, #16]
 8007296:	4909      	ldr	r1, [pc, #36]	; (80072bc <siprintf+0x3c>)
 8007298:	f853 2b04 	ldr.w	r2, [r3], #4
 800729c:	9105      	str	r1, [sp, #20]
 800729e:	6800      	ldr	r0, [r0, #0]
 80072a0:	9301      	str	r3, [sp, #4]
 80072a2:	a902      	add	r1, sp, #8
 80072a4:	f002 fee2 	bl	800a06c <_svfiprintf_r>
 80072a8:	9b02      	ldr	r3, [sp, #8]
 80072aa:	2200      	movs	r2, #0
 80072ac:	701a      	strb	r2, [r3, #0]
 80072ae:	b01c      	add	sp, #112	; 0x70
 80072b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80072b4:	b003      	add	sp, #12
 80072b6:	4770      	bx	lr
 80072b8:	2000000c 	.word	0x2000000c
 80072bc:	ffff0208 	.word	0xffff0208

080072c0 <sulp>:
 80072c0:	b570      	push	{r4, r5, r6, lr}
 80072c2:	4604      	mov	r4, r0
 80072c4:	460d      	mov	r5, r1
 80072c6:	ec45 4b10 	vmov	d0, r4, r5
 80072ca:	4616      	mov	r6, r2
 80072cc:	f002 fc2c 	bl	8009b28 <__ulp>
 80072d0:	ec51 0b10 	vmov	r0, r1, d0
 80072d4:	b17e      	cbz	r6, 80072f6 <sulp+0x36>
 80072d6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80072da:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80072de:	2b00      	cmp	r3, #0
 80072e0:	dd09      	ble.n	80072f6 <sulp+0x36>
 80072e2:	051b      	lsls	r3, r3, #20
 80072e4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80072e8:	2400      	movs	r4, #0
 80072ea:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80072ee:	4622      	mov	r2, r4
 80072f0:	462b      	mov	r3, r5
 80072f2:	f7f9 f9a1 	bl	8000638 <__aeabi_dmul>
 80072f6:	bd70      	pop	{r4, r5, r6, pc}

080072f8 <_strtod_l>:
 80072f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072fc:	ed2d 8b02 	vpush	{d8}
 8007300:	b09d      	sub	sp, #116	; 0x74
 8007302:	461f      	mov	r7, r3
 8007304:	2300      	movs	r3, #0
 8007306:	9318      	str	r3, [sp, #96]	; 0x60
 8007308:	4ba2      	ldr	r3, [pc, #648]	; (8007594 <_strtod_l+0x29c>)
 800730a:	9213      	str	r2, [sp, #76]	; 0x4c
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	9305      	str	r3, [sp, #20]
 8007310:	4604      	mov	r4, r0
 8007312:	4618      	mov	r0, r3
 8007314:	4688      	mov	r8, r1
 8007316:	f7f8 ff7b 	bl	8000210 <strlen>
 800731a:	f04f 0a00 	mov.w	sl, #0
 800731e:	4605      	mov	r5, r0
 8007320:	f04f 0b00 	mov.w	fp, #0
 8007324:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007328:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800732a:	781a      	ldrb	r2, [r3, #0]
 800732c:	2a2b      	cmp	r2, #43	; 0x2b
 800732e:	d04e      	beq.n	80073ce <_strtod_l+0xd6>
 8007330:	d83b      	bhi.n	80073aa <_strtod_l+0xb2>
 8007332:	2a0d      	cmp	r2, #13
 8007334:	d834      	bhi.n	80073a0 <_strtod_l+0xa8>
 8007336:	2a08      	cmp	r2, #8
 8007338:	d834      	bhi.n	80073a4 <_strtod_l+0xac>
 800733a:	2a00      	cmp	r2, #0
 800733c:	d03e      	beq.n	80073bc <_strtod_l+0xc4>
 800733e:	2300      	movs	r3, #0
 8007340:	930a      	str	r3, [sp, #40]	; 0x28
 8007342:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007344:	7833      	ldrb	r3, [r6, #0]
 8007346:	2b30      	cmp	r3, #48	; 0x30
 8007348:	f040 80b0 	bne.w	80074ac <_strtod_l+0x1b4>
 800734c:	7873      	ldrb	r3, [r6, #1]
 800734e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007352:	2b58      	cmp	r3, #88	; 0x58
 8007354:	d168      	bne.n	8007428 <_strtod_l+0x130>
 8007356:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007358:	9301      	str	r3, [sp, #4]
 800735a:	ab18      	add	r3, sp, #96	; 0x60
 800735c:	9702      	str	r7, [sp, #8]
 800735e:	9300      	str	r3, [sp, #0]
 8007360:	4a8d      	ldr	r2, [pc, #564]	; (8007598 <_strtod_l+0x2a0>)
 8007362:	ab19      	add	r3, sp, #100	; 0x64
 8007364:	a917      	add	r1, sp, #92	; 0x5c
 8007366:	4620      	mov	r0, r4
 8007368:	f001 fd38 	bl	8008ddc <__gethex>
 800736c:	f010 0707 	ands.w	r7, r0, #7
 8007370:	4605      	mov	r5, r0
 8007372:	d005      	beq.n	8007380 <_strtod_l+0x88>
 8007374:	2f06      	cmp	r7, #6
 8007376:	d12c      	bne.n	80073d2 <_strtod_l+0xda>
 8007378:	3601      	adds	r6, #1
 800737a:	2300      	movs	r3, #0
 800737c:	9617      	str	r6, [sp, #92]	; 0x5c
 800737e:	930a      	str	r3, [sp, #40]	; 0x28
 8007380:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007382:	2b00      	cmp	r3, #0
 8007384:	f040 8590 	bne.w	8007ea8 <_strtod_l+0xbb0>
 8007388:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800738a:	b1eb      	cbz	r3, 80073c8 <_strtod_l+0xd0>
 800738c:	4652      	mov	r2, sl
 800738e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007392:	ec43 2b10 	vmov	d0, r2, r3
 8007396:	b01d      	add	sp, #116	; 0x74
 8007398:	ecbd 8b02 	vpop	{d8}
 800739c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073a0:	2a20      	cmp	r2, #32
 80073a2:	d1cc      	bne.n	800733e <_strtod_l+0x46>
 80073a4:	3301      	adds	r3, #1
 80073a6:	9317      	str	r3, [sp, #92]	; 0x5c
 80073a8:	e7be      	b.n	8007328 <_strtod_l+0x30>
 80073aa:	2a2d      	cmp	r2, #45	; 0x2d
 80073ac:	d1c7      	bne.n	800733e <_strtod_l+0x46>
 80073ae:	2201      	movs	r2, #1
 80073b0:	920a      	str	r2, [sp, #40]	; 0x28
 80073b2:	1c5a      	adds	r2, r3, #1
 80073b4:	9217      	str	r2, [sp, #92]	; 0x5c
 80073b6:	785b      	ldrb	r3, [r3, #1]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d1c2      	bne.n	8007342 <_strtod_l+0x4a>
 80073bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80073be:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	f040 856e 	bne.w	8007ea4 <_strtod_l+0xbac>
 80073c8:	4652      	mov	r2, sl
 80073ca:	465b      	mov	r3, fp
 80073cc:	e7e1      	b.n	8007392 <_strtod_l+0x9a>
 80073ce:	2200      	movs	r2, #0
 80073d0:	e7ee      	b.n	80073b0 <_strtod_l+0xb8>
 80073d2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80073d4:	b13a      	cbz	r2, 80073e6 <_strtod_l+0xee>
 80073d6:	2135      	movs	r1, #53	; 0x35
 80073d8:	a81a      	add	r0, sp, #104	; 0x68
 80073da:	f002 fcb0 	bl	8009d3e <__copybits>
 80073de:	9918      	ldr	r1, [sp, #96]	; 0x60
 80073e0:	4620      	mov	r0, r4
 80073e2:	f002 f86f 	bl	80094c4 <_Bfree>
 80073e6:	3f01      	subs	r7, #1
 80073e8:	2f04      	cmp	r7, #4
 80073ea:	d806      	bhi.n	80073fa <_strtod_l+0x102>
 80073ec:	e8df f007 	tbb	[pc, r7]
 80073f0:	1714030a 	.word	0x1714030a
 80073f4:	0a          	.byte	0x0a
 80073f5:	00          	.byte	0x00
 80073f6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80073fa:	0728      	lsls	r0, r5, #28
 80073fc:	d5c0      	bpl.n	8007380 <_strtod_l+0x88>
 80073fe:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007402:	e7bd      	b.n	8007380 <_strtod_l+0x88>
 8007404:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007408:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800740a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800740e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007412:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007416:	e7f0      	b.n	80073fa <_strtod_l+0x102>
 8007418:	f8df b180 	ldr.w	fp, [pc, #384]	; 800759c <_strtod_l+0x2a4>
 800741c:	e7ed      	b.n	80073fa <_strtod_l+0x102>
 800741e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007422:	f04f 3aff 	mov.w	sl, #4294967295
 8007426:	e7e8      	b.n	80073fa <_strtod_l+0x102>
 8007428:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800742a:	1c5a      	adds	r2, r3, #1
 800742c:	9217      	str	r2, [sp, #92]	; 0x5c
 800742e:	785b      	ldrb	r3, [r3, #1]
 8007430:	2b30      	cmp	r3, #48	; 0x30
 8007432:	d0f9      	beq.n	8007428 <_strtod_l+0x130>
 8007434:	2b00      	cmp	r3, #0
 8007436:	d0a3      	beq.n	8007380 <_strtod_l+0x88>
 8007438:	2301      	movs	r3, #1
 800743a:	f04f 0900 	mov.w	r9, #0
 800743e:	9304      	str	r3, [sp, #16]
 8007440:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007442:	9308      	str	r3, [sp, #32]
 8007444:	f8cd 901c 	str.w	r9, [sp, #28]
 8007448:	464f      	mov	r7, r9
 800744a:	220a      	movs	r2, #10
 800744c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800744e:	7806      	ldrb	r6, [r0, #0]
 8007450:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007454:	b2d9      	uxtb	r1, r3
 8007456:	2909      	cmp	r1, #9
 8007458:	d92a      	bls.n	80074b0 <_strtod_l+0x1b8>
 800745a:	9905      	ldr	r1, [sp, #20]
 800745c:	462a      	mov	r2, r5
 800745e:	f002 ff1f 	bl	800a2a0 <strncmp>
 8007462:	b398      	cbz	r0, 80074cc <_strtod_l+0x1d4>
 8007464:	2000      	movs	r0, #0
 8007466:	4632      	mov	r2, r6
 8007468:	463d      	mov	r5, r7
 800746a:	9005      	str	r0, [sp, #20]
 800746c:	4603      	mov	r3, r0
 800746e:	2a65      	cmp	r2, #101	; 0x65
 8007470:	d001      	beq.n	8007476 <_strtod_l+0x17e>
 8007472:	2a45      	cmp	r2, #69	; 0x45
 8007474:	d118      	bne.n	80074a8 <_strtod_l+0x1b0>
 8007476:	b91d      	cbnz	r5, 8007480 <_strtod_l+0x188>
 8007478:	9a04      	ldr	r2, [sp, #16]
 800747a:	4302      	orrs	r2, r0
 800747c:	d09e      	beq.n	80073bc <_strtod_l+0xc4>
 800747e:	2500      	movs	r5, #0
 8007480:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8007484:	f108 0201 	add.w	r2, r8, #1
 8007488:	9217      	str	r2, [sp, #92]	; 0x5c
 800748a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800748e:	2a2b      	cmp	r2, #43	; 0x2b
 8007490:	d075      	beq.n	800757e <_strtod_l+0x286>
 8007492:	2a2d      	cmp	r2, #45	; 0x2d
 8007494:	d07b      	beq.n	800758e <_strtod_l+0x296>
 8007496:	f04f 0c00 	mov.w	ip, #0
 800749a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800749e:	2909      	cmp	r1, #9
 80074a0:	f240 8082 	bls.w	80075a8 <_strtod_l+0x2b0>
 80074a4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80074a8:	2600      	movs	r6, #0
 80074aa:	e09d      	b.n	80075e8 <_strtod_l+0x2f0>
 80074ac:	2300      	movs	r3, #0
 80074ae:	e7c4      	b.n	800743a <_strtod_l+0x142>
 80074b0:	2f08      	cmp	r7, #8
 80074b2:	bfd8      	it	le
 80074b4:	9907      	ldrle	r1, [sp, #28]
 80074b6:	f100 0001 	add.w	r0, r0, #1
 80074ba:	bfda      	itte	le
 80074bc:	fb02 3301 	mlale	r3, r2, r1, r3
 80074c0:	9307      	strle	r3, [sp, #28]
 80074c2:	fb02 3909 	mlagt	r9, r2, r9, r3
 80074c6:	3701      	adds	r7, #1
 80074c8:	9017      	str	r0, [sp, #92]	; 0x5c
 80074ca:	e7bf      	b.n	800744c <_strtod_l+0x154>
 80074cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80074ce:	195a      	adds	r2, r3, r5
 80074d0:	9217      	str	r2, [sp, #92]	; 0x5c
 80074d2:	5d5a      	ldrb	r2, [r3, r5]
 80074d4:	2f00      	cmp	r7, #0
 80074d6:	d037      	beq.n	8007548 <_strtod_l+0x250>
 80074d8:	9005      	str	r0, [sp, #20]
 80074da:	463d      	mov	r5, r7
 80074dc:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80074e0:	2b09      	cmp	r3, #9
 80074e2:	d912      	bls.n	800750a <_strtod_l+0x212>
 80074e4:	2301      	movs	r3, #1
 80074e6:	e7c2      	b.n	800746e <_strtod_l+0x176>
 80074e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80074ea:	1c5a      	adds	r2, r3, #1
 80074ec:	9217      	str	r2, [sp, #92]	; 0x5c
 80074ee:	785a      	ldrb	r2, [r3, #1]
 80074f0:	3001      	adds	r0, #1
 80074f2:	2a30      	cmp	r2, #48	; 0x30
 80074f4:	d0f8      	beq.n	80074e8 <_strtod_l+0x1f0>
 80074f6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80074fa:	2b08      	cmp	r3, #8
 80074fc:	f200 84d9 	bhi.w	8007eb2 <_strtod_l+0xbba>
 8007500:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007502:	9005      	str	r0, [sp, #20]
 8007504:	2000      	movs	r0, #0
 8007506:	9308      	str	r3, [sp, #32]
 8007508:	4605      	mov	r5, r0
 800750a:	3a30      	subs	r2, #48	; 0x30
 800750c:	f100 0301 	add.w	r3, r0, #1
 8007510:	d014      	beq.n	800753c <_strtod_l+0x244>
 8007512:	9905      	ldr	r1, [sp, #20]
 8007514:	4419      	add	r1, r3
 8007516:	9105      	str	r1, [sp, #20]
 8007518:	462b      	mov	r3, r5
 800751a:	eb00 0e05 	add.w	lr, r0, r5
 800751e:	210a      	movs	r1, #10
 8007520:	4573      	cmp	r3, lr
 8007522:	d113      	bne.n	800754c <_strtod_l+0x254>
 8007524:	182b      	adds	r3, r5, r0
 8007526:	2b08      	cmp	r3, #8
 8007528:	f105 0501 	add.w	r5, r5, #1
 800752c:	4405      	add	r5, r0
 800752e:	dc1c      	bgt.n	800756a <_strtod_l+0x272>
 8007530:	9907      	ldr	r1, [sp, #28]
 8007532:	230a      	movs	r3, #10
 8007534:	fb03 2301 	mla	r3, r3, r1, r2
 8007538:	9307      	str	r3, [sp, #28]
 800753a:	2300      	movs	r3, #0
 800753c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800753e:	1c51      	adds	r1, r2, #1
 8007540:	9117      	str	r1, [sp, #92]	; 0x5c
 8007542:	7852      	ldrb	r2, [r2, #1]
 8007544:	4618      	mov	r0, r3
 8007546:	e7c9      	b.n	80074dc <_strtod_l+0x1e4>
 8007548:	4638      	mov	r0, r7
 800754a:	e7d2      	b.n	80074f2 <_strtod_l+0x1fa>
 800754c:	2b08      	cmp	r3, #8
 800754e:	dc04      	bgt.n	800755a <_strtod_l+0x262>
 8007550:	9e07      	ldr	r6, [sp, #28]
 8007552:	434e      	muls	r6, r1
 8007554:	9607      	str	r6, [sp, #28]
 8007556:	3301      	adds	r3, #1
 8007558:	e7e2      	b.n	8007520 <_strtod_l+0x228>
 800755a:	f103 0c01 	add.w	ip, r3, #1
 800755e:	f1bc 0f10 	cmp.w	ip, #16
 8007562:	bfd8      	it	le
 8007564:	fb01 f909 	mulle.w	r9, r1, r9
 8007568:	e7f5      	b.n	8007556 <_strtod_l+0x25e>
 800756a:	2d10      	cmp	r5, #16
 800756c:	bfdc      	itt	le
 800756e:	230a      	movle	r3, #10
 8007570:	fb03 2909 	mlale	r9, r3, r9, r2
 8007574:	e7e1      	b.n	800753a <_strtod_l+0x242>
 8007576:	2300      	movs	r3, #0
 8007578:	9305      	str	r3, [sp, #20]
 800757a:	2301      	movs	r3, #1
 800757c:	e77c      	b.n	8007478 <_strtod_l+0x180>
 800757e:	f04f 0c00 	mov.w	ip, #0
 8007582:	f108 0202 	add.w	r2, r8, #2
 8007586:	9217      	str	r2, [sp, #92]	; 0x5c
 8007588:	f898 2002 	ldrb.w	r2, [r8, #2]
 800758c:	e785      	b.n	800749a <_strtod_l+0x1a2>
 800758e:	f04f 0c01 	mov.w	ip, #1
 8007592:	e7f6      	b.n	8007582 <_strtod_l+0x28a>
 8007594:	0800b7d8 	.word	0x0800b7d8
 8007598:	0800b590 	.word	0x0800b590
 800759c:	7ff00000 	.word	0x7ff00000
 80075a0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80075a2:	1c51      	adds	r1, r2, #1
 80075a4:	9117      	str	r1, [sp, #92]	; 0x5c
 80075a6:	7852      	ldrb	r2, [r2, #1]
 80075a8:	2a30      	cmp	r2, #48	; 0x30
 80075aa:	d0f9      	beq.n	80075a0 <_strtod_l+0x2a8>
 80075ac:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80075b0:	2908      	cmp	r1, #8
 80075b2:	f63f af79 	bhi.w	80074a8 <_strtod_l+0x1b0>
 80075b6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80075ba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80075bc:	9206      	str	r2, [sp, #24]
 80075be:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80075c0:	1c51      	adds	r1, r2, #1
 80075c2:	9117      	str	r1, [sp, #92]	; 0x5c
 80075c4:	7852      	ldrb	r2, [r2, #1]
 80075c6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80075ca:	2e09      	cmp	r6, #9
 80075cc:	d937      	bls.n	800763e <_strtod_l+0x346>
 80075ce:	9e06      	ldr	r6, [sp, #24]
 80075d0:	1b89      	subs	r1, r1, r6
 80075d2:	2908      	cmp	r1, #8
 80075d4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80075d8:	dc02      	bgt.n	80075e0 <_strtod_l+0x2e8>
 80075da:	4576      	cmp	r6, lr
 80075dc:	bfa8      	it	ge
 80075de:	4676      	movge	r6, lr
 80075e0:	f1bc 0f00 	cmp.w	ip, #0
 80075e4:	d000      	beq.n	80075e8 <_strtod_l+0x2f0>
 80075e6:	4276      	negs	r6, r6
 80075e8:	2d00      	cmp	r5, #0
 80075ea:	d14d      	bne.n	8007688 <_strtod_l+0x390>
 80075ec:	9904      	ldr	r1, [sp, #16]
 80075ee:	4301      	orrs	r1, r0
 80075f0:	f47f aec6 	bne.w	8007380 <_strtod_l+0x88>
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	f47f aee1 	bne.w	80073bc <_strtod_l+0xc4>
 80075fa:	2a69      	cmp	r2, #105	; 0x69
 80075fc:	d027      	beq.n	800764e <_strtod_l+0x356>
 80075fe:	dc24      	bgt.n	800764a <_strtod_l+0x352>
 8007600:	2a49      	cmp	r2, #73	; 0x49
 8007602:	d024      	beq.n	800764e <_strtod_l+0x356>
 8007604:	2a4e      	cmp	r2, #78	; 0x4e
 8007606:	f47f aed9 	bne.w	80073bc <_strtod_l+0xc4>
 800760a:	499f      	ldr	r1, [pc, #636]	; (8007888 <_strtod_l+0x590>)
 800760c:	a817      	add	r0, sp, #92	; 0x5c
 800760e:	f001 fe3d 	bl	800928c <__match>
 8007612:	2800      	cmp	r0, #0
 8007614:	f43f aed2 	beq.w	80073bc <_strtod_l+0xc4>
 8007618:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800761a:	781b      	ldrb	r3, [r3, #0]
 800761c:	2b28      	cmp	r3, #40	; 0x28
 800761e:	d12d      	bne.n	800767c <_strtod_l+0x384>
 8007620:	499a      	ldr	r1, [pc, #616]	; (800788c <_strtod_l+0x594>)
 8007622:	aa1a      	add	r2, sp, #104	; 0x68
 8007624:	a817      	add	r0, sp, #92	; 0x5c
 8007626:	f001 fe45 	bl	80092b4 <__hexnan>
 800762a:	2805      	cmp	r0, #5
 800762c:	d126      	bne.n	800767c <_strtod_l+0x384>
 800762e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007630:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8007634:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007638:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800763c:	e6a0      	b.n	8007380 <_strtod_l+0x88>
 800763e:	210a      	movs	r1, #10
 8007640:	fb01 2e0e 	mla	lr, r1, lr, r2
 8007644:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007648:	e7b9      	b.n	80075be <_strtod_l+0x2c6>
 800764a:	2a6e      	cmp	r2, #110	; 0x6e
 800764c:	e7db      	b.n	8007606 <_strtod_l+0x30e>
 800764e:	4990      	ldr	r1, [pc, #576]	; (8007890 <_strtod_l+0x598>)
 8007650:	a817      	add	r0, sp, #92	; 0x5c
 8007652:	f001 fe1b 	bl	800928c <__match>
 8007656:	2800      	cmp	r0, #0
 8007658:	f43f aeb0 	beq.w	80073bc <_strtod_l+0xc4>
 800765c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800765e:	498d      	ldr	r1, [pc, #564]	; (8007894 <_strtod_l+0x59c>)
 8007660:	3b01      	subs	r3, #1
 8007662:	a817      	add	r0, sp, #92	; 0x5c
 8007664:	9317      	str	r3, [sp, #92]	; 0x5c
 8007666:	f001 fe11 	bl	800928c <__match>
 800766a:	b910      	cbnz	r0, 8007672 <_strtod_l+0x37a>
 800766c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800766e:	3301      	adds	r3, #1
 8007670:	9317      	str	r3, [sp, #92]	; 0x5c
 8007672:	f8df b230 	ldr.w	fp, [pc, #560]	; 80078a4 <_strtod_l+0x5ac>
 8007676:	f04f 0a00 	mov.w	sl, #0
 800767a:	e681      	b.n	8007380 <_strtod_l+0x88>
 800767c:	4886      	ldr	r0, [pc, #536]	; (8007898 <_strtod_l+0x5a0>)
 800767e:	f002 fdf7 	bl	800a270 <nan>
 8007682:	ec5b ab10 	vmov	sl, fp, d0
 8007686:	e67b      	b.n	8007380 <_strtod_l+0x88>
 8007688:	9b05      	ldr	r3, [sp, #20]
 800768a:	9807      	ldr	r0, [sp, #28]
 800768c:	1af3      	subs	r3, r6, r3
 800768e:	2f00      	cmp	r7, #0
 8007690:	bf08      	it	eq
 8007692:	462f      	moveq	r7, r5
 8007694:	2d10      	cmp	r5, #16
 8007696:	9306      	str	r3, [sp, #24]
 8007698:	46a8      	mov	r8, r5
 800769a:	bfa8      	it	ge
 800769c:	f04f 0810 	movge.w	r8, #16
 80076a0:	f7f8 ff50 	bl	8000544 <__aeabi_ui2d>
 80076a4:	2d09      	cmp	r5, #9
 80076a6:	4682      	mov	sl, r0
 80076a8:	468b      	mov	fp, r1
 80076aa:	dd13      	ble.n	80076d4 <_strtod_l+0x3dc>
 80076ac:	4b7b      	ldr	r3, [pc, #492]	; (800789c <_strtod_l+0x5a4>)
 80076ae:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80076b2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80076b6:	f7f8 ffbf 	bl	8000638 <__aeabi_dmul>
 80076ba:	4682      	mov	sl, r0
 80076bc:	4648      	mov	r0, r9
 80076be:	468b      	mov	fp, r1
 80076c0:	f7f8 ff40 	bl	8000544 <__aeabi_ui2d>
 80076c4:	4602      	mov	r2, r0
 80076c6:	460b      	mov	r3, r1
 80076c8:	4650      	mov	r0, sl
 80076ca:	4659      	mov	r1, fp
 80076cc:	f7f8 fdfe 	bl	80002cc <__adddf3>
 80076d0:	4682      	mov	sl, r0
 80076d2:	468b      	mov	fp, r1
 80076d4:	2d0f      	cmp	r5, #15
 80076d6:	dc38      	bgt.n	800774a <_strtod_l+0x452>
 80076d8:	9b06      	ldr	r3, [sp, #24]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	f43f ae50 	beq.w	8007380 <_strtod_l+0x88>
 80076e0:	dd24      	ble.n	800772c <_strtod_l+0x434>
 80076e2:	2b16      	cmp	r3, #22
 80076e4:	dc0b      	bgt.n	80076fe <_strtod_l+0x406>
 80076e6:	496d      	ldr	r1, [pc, #436]	; (800789c <_strtod_l+0x5a4>)
 80076e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80076ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076f0:	4652      	mov	r2, sl
 80076f2:	465b      	mov	r3, fp
 80076f4:	f7f8 ffa0 	bl	8000638 <__aeabi_dmul>
 80076f8:	4682      	mov	sl, r0
 80076fa:	468b      	mov	fp, r1
 80076fc:	e640      	b.n	8007380 <_strtod_l+0x88>
 80076fe:	9a06      	ldr	r2, [sp, #24]
 8007700:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007704:	4293      	cmp	r3, r2
 8007706:	db20      	blt.n	800774a <_strtod_l+0x452>
 8007708:	4c64      	ldr	r4, [pc, #400]	; (800789c <_strtod_l+0x5a4>)
 800770a:	f1c5 050f 	rsb	r5, r5, #15
 800770e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007712:	4652      	mov	r2, sl
 8007714:	465b      	mov	r3, fp
 8007716:	e9d1 0100 	ldrd	r0, r1, [r1]
 800771a:	f7f8 ff8d 	bl	8000638 <__aeabi_dmul>
 800771e:	9b06      	ldr	r3, [sp, #24]
 8007720:	1b5d      	subs	r5, r3, r5
 8007722:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007726:	e9d4 2300 	ldrd	r2, r3, [r4]
 800772a:	e7e3      	b.n	80076f4 <_strtod_l+0x3fc>
 800772c:	9b06      	ldr	r3, [sp, #24]
 800772e:	3316      	adds	r3, #22
 8007730:	db0b      	blt.n	800774a <_strtod_l+0x452>
 8007732:	9b05      	ldr	r3, [sp, #20]
 8007734:	1b9e      	subs	r6, r3, r6
 8007736:	4b59      	ldr	r3, [pc, #356]	; (800789c <_strtod_l+0x5a4>)
 8007738:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800773c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007740:	4650      	mov	r0, sl
 8007742:	4659      	mov	r1, fp
 8007744:	f7f9 f8a2 	bl	800088c <__aeabi_ddiv>
 8007748:	e7d6      	b.n	80076f8 <_strtod_l+0x400>
 800774a:	9b06      	ldr	r3, [sp, #24]
 800774c:	eba5 0808 	sub.w	r8, r5, r8
 8007750:	4498      	add	r8, r3
 8007752:	f1b8 0f00 	cmp.w	r8, #0
 8007756:	dd74      	ble.n	8007842 <_strtod_l+0x54a>
 8007758:	f018 030f 	ands.w	r3, r8, #15
 800775c:	d00a      	beq.n	8007774 <_strtod_l+0x47c>
 800775e:	494f      	ldr	r1, [pc, #316]	; (800789c <_strtod_l+0x5a4>)
 8007760:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007764:	4652      	mov	r2, sl
 8007766:	465b      	mov	r3, fp
 8007768:	e9d1 0100 	ldrd	r0, r1, [r1]
 800776c:	f7f8 ff64 	bl	8000638 <__aeabi_dmul>
 8007770:	4682      	mov	sl, r0
 8007772:	468b      	mov	fp, r1
 8007774:	f038 080f 	bics.w	r8, r8, #15
 8007778:	d04f      	beq.n	800781a <_strtod_l+0x522>
 800777a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800777e:	dd22      	ble.n	80077c6 <_strtod_l+0x4ce>
 8007780:	2500      	movs	r5, #0
 8007782:	462e      	mov	r6, r5
 8007784:	9507      	str	r5, [sp, #28]
 8007786:	9505      	str	r5, [sp, #20]
 8007788:	2322      	movs	r3, #34	; 0x22
 800778a:	f8df b118 	ldr.w	fp, [pc, #280]	; 80078a4 <_strtod_l+0x5ac>
 800778e:	6023      	str	r3, [r4, #0]
 8007790:	f04f 0a00 	mov.w	sl, #0
 8007794:	9b07      	ldr	r3, [sp, #28]
 8007796:	2b00      	cmp	r3, #0
 8007798:	f43f adf2 	beq.w	8007380 <_strtod_l+0x88>
 800779c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800779e:	4620      	mov	r0, r4
 80077a0:	f001 fe90 	bl	80094c4 <_Bfree>
 80077a4:	9905      	ldr	r1, [sp, #20]
 80077a6:	4620      	mov	r0, r4
 80077a8:	f001 fe8c 	bl	80094c4 <_Bfree>
 80077ac:	4631      	mov	r1, r6
 80077ae:	4620      	mov	r0, r4
 80077b0:	f001 fe88 	bl	80094c4 <_Bfree>
 80077b4:	9907      	ldr	r1, [sp, #28]
 80077b6:	4620      	mov	r0, r4
 80077b8:	f001 fe84 	bl	80094c4 <_Bfree>
 80077bc:	4629      	mov	r1, r5
 80077be:	4620      	mov	r0, r4
 80077c0:	f001 fe80 	bl	80094c4 <_Bfree>
 80077c4:	e5dc      	b.n	8007380 <_strtod_l+0x88>
 80077c6:	4b36      	ldr	r3, [pc, #216]	; (80078a0 <_strtod_l+0x5a8>)
 80077c8:	9304      	str	r3, [sp, #16]
 80077ca:	2300      	movs	r3, #0
 80077cc:	ea4f 1828 	mov.w	r8, r8, asr #4
 80077d0:	4650      	mov	r0, sl
 80077d2:	4659      	mov	r1, fp
 80077d4:	4699      	mov	r9, r3
 80077d6:	f1b8 0f01 	cmp.w	r8, #1
 80077da:	dc21      	bgt.n	8007820 <_strtod_l+0x528>
 80077dc:	b10b      	cbz	r3, 80077e2 <_strtod_l+0x4ea>
 80077de:	4682      	mov	sl, r0
 80077e0:	468b      	mov	fp, r1
 80077e2:	4b2f      	ldr	r3, [pc, #188]	; (80078a0 <_strtod_l+0x5a8>)
 80077e4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80077e8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80077ec:	4652      	mov	r2, sl
 80077ee:	465b      	mov	r3, fp
 80077f0:	e9d9 0100 	ldrd	r0, r1, [r9]
 80077f4:	f7f8 ff20 	bl	8000638 <__aeabi_dmul>
 80077f8:	4b2a      	ldr	r3, [pc, #168]	; (80078a4 <_strtod_l+0x5ac>)
 80077fa:	460a      	mov	r2, r1
 80077fc:	400b      	ands	r3, r1
 80077fe:	492a      	ldr	r1, [pc, #168]	; (80078a8 <_strtod_l+0x5b0>)
 8007800:	428b      	cmp	r3, r1
 8007802:	4682      	mov	sl, r0
 8007804:	d8bc      	bhi.n	8007780 <_strtod_l+0x488>
 8007806:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800780a:	428b      	cmp	r3, r1
 800780c:	bf86      	itte	hi
 800780e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80078ac <_strtod_l+0x5b4>
 8007812:	f04f 3aff 	movhi.w	sl, #4294967295
 8007816:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800781a:	2300      	movs	r3, #0
 800781c:	9304      	str	r3, [sp, #16]
 800781e:	e084      	b.n	800792a <_strtod_l+0x632>
 8007820:	f018 0f01 	tst.w	r8, #1
 8007824:	d005      	beq.n	8007832 <_strtod_l+0x53a>
 8007826:	9b04      	ldr	r3, [sp, #16]
 8007828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800782c:	f7f8 ff04 	bl	8000638 <__aeabi_dmul>
 8007830:	2301      	movs	r3, #1
 8007832:	9a04      	ldr	r2, [sp, #16]
 8007834:	3208      	adds	r2, #8
 8007836:	f109 0901 	add.w	r9, r9, #1
 800783a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800783e:	9204      	str	r2, [sp, #16]
 8007840:	e7c9      	b.n	80077d6 <_strtod_l+0x4de>
 8007842:	d0ea      	beq.n	800781a <_strtod_l+0x522>
 8007844:	f1c8 0800 	rsb	r8, r8, #0
 8007848:	f018 020f 	ands.w	r2, r8, #15
 800784c:	d00a      	beq.n	8007864 <_strtod_l+0x56c>
 800784e:	4b13      	ldr	r3, [pc, #76]	; (800789c <_strtod_l+0x5a4>)
 8007850:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007854:	4650      	mov	r0, sl
 8007856:	4659      	mov	r1, fp
 8007858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800785c:	f7f9 f816 	bl	800088c <__aeabi_ddiv>
 8007860:	4682      	mov	sl, r0
 8007862:	468b      	mov	fp, r1
 8007864:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007868:	d0d7      	beq.n	800781a <_strtod_l+0x522>
 800786a:	f1b8 0f1f 	cmp.w	r8, #31
 800786e:	dd1f      	ble.n	80078b0 <_strtod_l+0x5b8>
 8007870:	2500      	movs	r5, #0
 8007872:	462e      	mov	r6, r5
 8007874:	9507      	str	r5, [sp, #28]
 8007876:	9505      	str	r5, [sp, #20]
 8007878:	2322      	movs	r3, #34	; 0x22
 800787a:	f04f 0a00 	mov.w	sl, #0
 800787e:	f04f 0b00 	mov.w	fp, #0
 8007882:	6023      	str	r3, [r4, #0]
 8007884:	e786      	b.n	8007794 <_strtod_l+0x49c>
 8007886:	bf00      	nop
 8007888:	0800b561 	.word	0x0800b561
 800788c:	0800b5a4 	.word	0x0800b5a4
 8007890:	0800b559 	.word	0x0800b559
 8007894:	0800b6e4 	.word	0x0800b6e4
 8007898:	0800b990 	.word	0x0800b990
 800789c:	0800b870 	.word	0x0800b870
 80078a0:	0800b848 	.word	0x0800b848
 80078a4:	7ff00000 	.word	0x7ff00000
 80078a8:	7ca00000 	.word	0x7ca00000
 80078ac:	7fefffff 	.word	0x7fefffff
 80078b0:	f018 0310 	ands.w	r3, r8, #16
 80078b4:	bf18      	it	ne
 80078b6:	236a      	movne	r3, #106	; 0x6a
 80078b8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8007c68 <_strtod_l+0x970>
 80078bc:	9304      	str	r3, [sp, #16]
 80078be:	4650      	mov	r0, sl
 80078c0:	4659      	mov	r1, fp
 80078c2:	2300      	movs	r3, #0
 80078c4:	f018 0f01 	tst.w	r8, #1
 80078c8:	d004      	beq.n	80078d4 <_strtod_l+0x5dc>
 80078ca:	e9d9 2300 	ldrd	r2, r3, [r9]
 80078ce:	f7f8 feb3 	bl	8000638 <__aeabi_dmul>
 80078d2:	2301      	movs	r3, #1
 80078d4:	ea5f 0868 	movs.w	r8, r8, asr #1
 80078d8:	f109 0908 	add.w	r9, r9, #8
 80078dc:	d1f2      	bne.n	80078c4 <_strtod_l+0x5cc>
 80078de:	b10b      	cbz	r3, 80078e4 <_strtod_l+0x5ec>
 80078e0:	4682      	mov	sl, r0
 80078e2:	468b      	mov	fp, r1
 80078e4:	9b04      	ldr	r3, [sp, #16]
 80078e6:	b1c3      	cbz	r3, 800791a <_strtod_l+0x622>
 80078e8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80078ec:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	4659      	mov	r1, fp
 80078f4:	dd11      	ble.n	800791a <_strtod_l+0x622>
 80078f6:	2b1f      	cmp	r3, #31
 80078f8:	f340 8124 	ble.w	8007b44 <_strtod_l+0x84c>
 80078fc:	2b34      	cmp	r3, #52	; 0x34
 80078fe:	bfde      	ittt	le
 8007900:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007904:	f04f 33ff 	movle.w	r3, #4294967295
 8007908:	fa03 f202 	lslle.w	r2, r3, r2
 800790c:	f04f 0a00 	mov.w	sl, #0
 8007910:	bfcc      	ite	gt
 8007912:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007916:	ea02 0b01 	andle.w	fp, r2, r1
 800791a:	2200      	movs	r2, #0
 800791c:	2300      	movs	r3, #0
 800791e:	4650      	mov	r0, sl
 8007920:	4659      	mov	r1, fp
 8007922:	f7f9 f8f1 	bl	8000b08 <__aeabi_dcmpeq>
 8007926:	2800      	cmp	r0, #0
 8007928:	d1a2      	bne.n	8007870 <_strtod_l+0x578>
 800792a:	9b07      	ldr	r3, [sp, #28]
 800792c:	9300      	str	r3, [sp, #0]
 800792e:	9908      	ldr	r1, [sp, #32]
 8007930:	462b      	mov	r3, r5
 8007932:	463a      	mov	r2, r7
 8007934:	4620      	mov	r0, r4
 8007936:	f001 fe2d 	bl	8009594 <__s2b>
 800793a:	9007      	str	r0, [sp, #28]
 800793c:	2800      	cmp	r0, #0
 800793e:	f43f af1f 	beq.w	8007780 <_strtod_l+0x488>
 8007942:	9b05      	ldr	r3, [sp, #20]
 8007944:	1b9e      	subs	r6, r3, r6
 8007946:	9b06      	ldr	r3, [sp, #24]
 8007948:	2b00      	cmp	r3, #0
 800794a:	bfb4      	ite	lt
 800794c:	4633      	movlt	r3, r6
 800794e:	2300      	movge	r3, #0
 8007950:	930c      	str	r3, [sp, #48]	; 0x30
 8007952:	9b06      	ldr	r3, [sp, #24]
 8007954:	2500      	movs	r5, #0
 8007956:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800795a:	9312      	str	r3, [sp, #72]	; 0x48
 800795c:	462e      	mov	r6, r5
 800795e:	9b07      	ldr	r3, [sp, #28]
 8007960:	4620      	mov	r0, r4
 8007962:	6859      	ldr	r1, [r3, #4]
 8007964:	f001 fd6e 	bl	8009444 <_Balloc>
 8007968:	9005      	str	r0, [sp, #20]
 800796a:	2800      	cmp	r0, #0
 800796c:	f43f af0c 	beq.w	8007788 <_strtod_l+0x490>
 8007970:	9b07      	ldr	r3, [sp, #28]
 8007972:	691a      	ldr	r2, [r3, #16]
 8007974:	3202      	adds	r2, #2
 8007976:	f103 010c 	add.w	r1, r3, #12
 800797a:	0092      	lsls	r2, r2, #2
 800797c:	300c      	adds	r0, #12
 800797e:	f001 fd53 	bl	8009428 <memcpy>
 8007982:	ec4b ab10 	vmov	d0, sl, fp
 8007986:	aa1a      	add	r2, sp, #104	; 0x68
 8007988:	a919      	add	r1, sp, #100	; 0x64
 800798a:	4620      	mov	r0, r4
 800798c:	f002 f948 	bl	8009c20 <__d2b>
 8007990:	ec4b ab18 	vmov	d8, sl, fp
 8007994:	9018      	str	r0, [sp, #96]	; 0x60
 8007996:	2800      	cmp	r0, #0
 8007998:	f43f aef6 	beq.w	8007788 <_strtod_l+0x490>
 800799c:	2101      	movs	r1, #1
 800799e:	4620      	mov	r0, r4
 80079a0:	f001 fe92 	bl	80096c8 <__i2b>
 80079a4:	4606      	mov	r6, r0
 80079a6:	2800      	cmp	r0, #0
 80079a8:	f43f aeee 	beq.w	8007788 <_strtod_l+0x490>
 80079ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80079ae:	9904      	ldr	r1, [sp, #16]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	bfab      	itete	ge
 80079b4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80079b6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80079b8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80079ba:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80079be:	bfac      	ite	ge
 80079c0:	eb03 0902 	addge.w	r9, r3, r2
 80079c4:	1ad7      	sublt	r7, r2, r3
 80079c6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80079c8:	eba3 0801 	sub.w	r8, r3, r1
 80079cc:	4490      	add	r8, r2
 80079ce:	4ba1      	ldr	r3, [pc, #644]	; (8007c54 <_strtod_l+0x95c>)
 80079d0:	f108 38ff 	add.w	r8, r8, #4294967295
 80079d4:	4598      	cmp	r8, r3
 80079d6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80079da:	f280 80c7 	bge.w	8007b6c <_strtod_l+0x874>
 80079de:	eba3 0308 	sub.w	r3, r3, r8
 80079e2:	2b1f      	cmp	r3, #31
 80079e4:	eba2 0203 	sub.w	r2, r2, r3
 80079e8:	f04f 0101 	mov.w	r1, #1
 80079ec:	f300 80b1 	bgt.w	8007b52 <_strtod_l+0x85a>
 80079f0:	fa01 f303 	lsl.w	r3, r1, r3
 80079f4:	930d      	str	r3, [sp, #52]	; 0x34
 80079f6:	2300      	movs	r3, #0
 80079f8:	9308      	str	r3, [sp, #32]
 80079fa:	eb09 0802 	add.w	r8, r9, r2
 80079fe:	9b04      	ldr	r3, [sp, #16]
 8007a00:	45c1      	cmp	r9, r8
 8007a02:	4417      	add	r7, r2
 8007a04:	441f      	add	r7, r3
 8007a06:	464b      	mov	r3, r9
 8007a08:	bfa8      	it	ge
 8007a0a:	4643      	movge	r3, r8
 8007a0c:	42bb      	cmp	r3, r7
 8007a0e:	bfa8      	it	ge
 8007a10:	463b      	movge	r3, r7
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	bfc2      	ittt	gt
 8007a16:	eba8 0803 	subgt.w	r8, r8, r3
 8007a1a:	1aff      	subgt	r7, r7, r3
 8007a1c:	eba9 0903 	subgt.w	r9, r9, r3
 8007a20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	dd17      	ble.n	8007a56 <_strtod_l+0x75e>
 8007a26:	4631      	mov	r1, r6
 8007a28:	461a      	mov	r2, r3
 8007a2a:	4620      	mov	r0, r4
 8007a2c:	f001 ff0c 	bl	8009848 <__pow5mult>
 8007a30:	4606      	mov	r6, r0
 8007a32:	2800      	cmp	r0, #0
 8007a34:	f43f aea8 	beq.w	8007788 <_strtod_l+0x490>
 8007a38:	4601      	mov	r1, r0
 8007a3a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007a3c:	4620      	mov	r0, r4
 8007a3e:	f001 fe59 	bl	80096f4 <__multiply>
 8007a42:	900b      	str	r0, [sp, #44]	; 0x2c
 8007a44:	2800      	cmp	r0, #0
 8007a46:	f43f ae9f 	beq.w	8007788 <_strtod_l+0x490>
 8007a4a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007a4c:	4620      	mov	r0, r4
 8007a4e:	f001 fd39 	bl	80094c4 <_Bfree>
 8007a52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a54:	9318      	str	r3, [sp, #96]	; 0x60
 8007a56:	f1b8 0f00 	cmp.w	r8, #0
 8007a5a:	f300 808c 	bgt.w	8007b76 <_strtod_l+0x87e>
 8007a5e:	9b06      	ldr	r3, [sp, #24]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	dd08      	ble.n	8007a76 <_strtod_l+0x77e>
 8007a64:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a66:	9905      	ldr	r1, [sp, #20]
 8007a68:	4620      	mov	r0, r4
 8007a6a:	f001 feed 	bl	8009848 <__pow5mult>
 8007a6e:	9005      	str	r0, [sp, #20]
 8007a70:	2800      	cmp	r0, #0
 8007a72:	f43f ae89 	beq.w	8007788 <_strtod_l+0x490>
 8007a76:	2f00      	cmp	r7, #0
 8007a78:	dd08      	ble.n	8007a8c <_strtod_l+0x794>
 8007a7a:	9905      	ldr	r1, [sp, #20]
 8007a7c:	463a      	mov	r2, r7
 8007a7e:	4620      	mov	r0, r4
 8007a80:	f001 ff3c 	bl	80098fc <__lshift>
 8007a84:	9005      	str	r0, [sp, #20]
 8007a86:	2800      	cmp	r0, #0
 8007a88:	f43f ae7e 	beq.w	8007788 <_strtod_l+0x490>
 8007a8c:	f1b9 0f00 	cmp.w	r9, #0
 8007a90:	dd08      	ble.n	8007aa4 <_strtod_l+0x7ac>
 8007a92:	4631      	mov	r1, r6
 8007a94:	464a      	mov	r2, r9
 8007a96:	4620      	mov	r0, r4
 8007a98:	f001 ff30 	bl	80098fc <__lshift>
 8007a9c:	4606      	mov	r6, r0
 8007a9e:	2800      	cmp	r0, #0
 8007aa0:	f43f ae72 	beq.w	8007788 <_strtod_l+0x490>
 8007aa4:	9a05      	ldr	r2, [sp, #20]
 8007aa6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007aa8:	4620      	mov	r0, r4
 8007aaa:	f001 ffb3 	bl	8009a14 <__mdiff>
 8007aae:	4605      	mov	r5, r0
 8007ab0:	2800      	cmp	r0, #0
 8007ab2:	f43f ae69 	beq.w	8007788 <_strtod_l+0x490>
 8007ab6:	68c3      	ldr	r3, [r0, #12]
 8007ab8:	930b      	str	r3, [sp, #44]	; 0x2c
 8007aba:	2300      	movs	r3, #0
 8007abc:	60c3      	str	r3, [r0, #12]
 8007abe:	4631      	mov	r1, r6
 8007ac0:	f001 ff8c 	bl	80099dc <__mcmp>
 8007ac4:	2800      	cmp	r0, #0
 8007ac6:	da60      	bge.n	8007b8a <_strtod_l+0x892>
 8007ac8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007aca:	ea53 030a 	orrs.w	r3, r3, sl
 8007ace:	f040 8082 	bne.w	8007bd6 <_strtod_l+0x8de>
 8007ad2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d17d      	bne.n	8007bd6 <_strtod_l+0x8de>
 8007ada:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007ade:	0d1b      	lsrs	r3, r3, #20
 8007ae0:	051b      	lsls	r3, r3, #20
 8007ae2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007ae6:	d976      	bls.n	8007bd6 <_strtod_l+0x8de>
 8007ae8:	696b      	ldr	r3, [r5, #20]
 8007aea:	b913      	cbnz	r3, 8007af2 <_strtod_l+0x7fa>
 8007aec:	692b      	ldr	r3, [r5, #16]
 8007aee:	2b01      	cmp	r3, #1
 8007af0:	dd71      	ble.n	8007bd6 <_strtod_l+0x8de>
 8007af2:	4629      	mov	r1, r5
 8007af4:	2201      	movs	r2, #1
 8007af6:	4620      	mov	r0, r4
 8007af8:	f001 ff00 	bl	80098fc <__lshift>
 8007afc:	4631      	mov	r1, r6
 8007afe:	4605      	mov	r5, r0
 8007b00:	f001 ff6c 	bl	80099dc <__mcmp>
 8007b04:	2800      	cmp	r0, #0
 8007b06:	dd66      	ble.n	8007bd6 <_strtod_l+0x8de>
 8007b08:	9904      	ldr	r1, [sp, #16]
 8007b0a:	4a53      	ldr	r2, [pc, #332]	; (8007c58 <_strtod_l+0x960>)
 8007b0c:	465b      	mov	r3, fp
 8007b0e:	2900      	cmp	r1, #0
 8007b10:	f000 8081 	beq.w	8007c16 <_strtod_l+0x91e>
 8007b14:	ea02 010b 	and.w	r1, r2, fp
 8007b18:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007b1c:	dc7b      	bgt.n	8007c16 <_strtod_l+0x91e>
 8007b1e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007b22:	f77f aea9 	ble.w	8007878 <_strtod_l+0x580>
 8007b26:	4b4d      	ldr	r3, [pc, #308]	; (8007c5c <_strtod_l+0x964>)
 8007b28:	4650      	mov	r0, sl
 8007b2a:	4659      	mov	r1, fp
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f7f8 fd83 	bl	8000638 <__aeabi_dmul>
 8007b32:	460b      	mov	r3, r1
 8007b34:	4303      	orrs	r3, r0
 8007b36:	bf08      	it	eq
 8007b38:	2322      	moveq	r3, #34	; 0x22
 8007b3a:	4682      	mov	sl, r0
 8007b3c:	468b      	mov	fp, r1
 8007b3e:	bf08      	it	eq
 8007b40:	6023      	streq	r3, [r4, #0]
 8007b42:	e62b      	b.n	800779c <_strtod_l+0x4a4>
 8007b44:	f04f 32ff 	mov.w	r2, #4294967295
 8007b48:	fa02 f303 	lsl.w	r3, r2, r3
 8007b4c:	ea03 0a0a 	and.w	sl, r3, sl
 8007b50:	e6e3      	b.n	800791a <_strtod_l+0x622>
 8007b52:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007b56:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007b5a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007b5e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007b62:	fa01 f308 	lsl.w	r3, r1, r8
 8007b66:	9308      	str	r3, [sp, #32]
 8007b68:	910d      	str	r1, [sp, #52]	; 0x34
 8007b6a:	e746      	b.n	80079fa <_strtod_l+0x702>
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	9308      	str	r3, [sp, #32]
 8007b70:	2301      	movs	r3, #1
 8007b72:	930d      	str	r3, [sp, #52]	; 0x34
 8007b74:	e741      	b.n	80079fa <_strtod_l+0x702>
 8007b76:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007b78:	4642      	mov	r2, r8
 8007b7a:	4620      	mov	r0, r4
 8007b7c:	f001 febe 	bl	80098fc <__lshift>
 8007b80:	9018      	str	r0, [sp, #96]	; 0x60
 8007b82:	2800      	cmp	r0, #0
 8007b84:	f47f af6b 	bne.w	8007a5e <_strtod_l+0x766>
 8007b88:	e5fe      	b.n	8007788 <_strtod_l+0x490>
 8007b8a:	465f      	mov	r7, fp
 8007b8c:	d16e      	bne.n	8007c6c <_strtod_l+0x974>
 8007b8e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007b90:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b94:	b342      	cbz	r2, 8007be8 <_strtod_l+0x8f0>
 8007b96:	4a32      	ldr	r2, [pc, #200]	; (8007c60 <_strtod_l+0x968>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d128      	bne.n	8007bee <_strtod_l+0x8f6>
 8007b9c:	9b04      	ldr	r3, [sp, #16]
 8007b9e:	4651      	mov	r1, sl
 8007ba0:	b1eb      	cbz	r3, 8007bde <_strtod_l+0x8e6>
 8007ba2:	4b2d      	ldr	r3, [pc, #180]	; (8007c58 <_strtod_l+0x960>)
 8007ba4:	403b      	ands	r3, r7
 8007ba6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007baa:	f04f 32ff 	mov.w	r2, #4294967295
 8007bae:	d819      	bhi.n	8007be4 <_strtod_l+0x8ec>
 8007bb0:	0d1b      	lsrs	r3, r3, #20
 8007bb2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8007bba:	4299      	cmp	r1, r3
 8007bbc:	d117      	bne.n	8007bee <_strtod_l+0x8f6>
 8007bbe:	4b29      	ldr	r3, [pc, #164]	; (8007c64 <_strtod_l+0x96c>)
 8007bc0:	429f      	cmp	r7, r3
 8007bc2:	d102      	bne.n	8007bca <_strtod_l+0x8d2>
 8007bc4:	3101      	adds	r1, #1
 8007bc6:	f43f addf 	beq.w	8007788 <_strtod_l+0x490>
 8007bca:	4b23      	ldr	r3, [pc, #140]	; (8007c58 <_strtod_l+0x960>)
 8007bcc:	403b      	ands	r3, r7
 8007bce:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007bd2:	f04f 0a00 	mov.w	sl, #0
 8007bd6:	9b04      	ldr	r3, [sp, #16]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d1a4      	bne.n	8007b26 <_strtod_l+0x82e>
 8007bdc:	e5de      	b.n	800779c <_strtod_l+0x4a4>
 8007bde:	f04f 33ff 	mov.w	r3, #4294967295
 8007be2:	e7ea      	b.n	8007bba <_strtod_l+0x8c2>
 8007be4:	4613      	mov	r3, r2
 8007be6:	e7e8      	b.n	8007bba <_strtod_l+0x8c2>
 8007be8:	ea53 030a 	orrs.w	r3, r3, sl
 8007bec:	d08c      	beq.n	8007b08 <_strtod_l+0x810>
 8007bee:	9b08      	ldr	r3, [sp, #32]
 8007bf0:	b1db      	cbz	r3, 8007c2a <_strtod_l+0x932>
 8007bf2:	423b      	tst	r3, r7
 8007bf4:	d0ef      	beq.n	8007bd6 <_strtod_l+0x8de>
 8007bf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bf8:	9a04      	ldr	r2, [sp, #16]
 8007bfa:	4650      	mov	r0, sl
 8007bfc:	4659      	mov	r1, fp
 8007bfe:	b1c3      	cbz	r3, 8007c32 <_strtod_l+0x93a>
 8007c00:	f7ff fb5e 	bl	80072c0 <sulp>
 8007c04:	4602      	mov	r2, r0
 8007c06:	460b      	mov	r3, r1
 8007c08:	ec51 0b18 	vmov	r0, r1, d8
 8007c0c:	f7f8 fb5e 	bl	80002cc <__adddf3>
 8007c10:	4682      	mov	sl, r0
 8007c12:	468b      	mov	fp, r1
 8007c14:	e7df      	b.n	8007bd6 <_strtod_l+0x8de>
 8007c16:	4013      	ands	r3, r2
 8007c18:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007c1c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007c20:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007c24:	f04f 3aff 	mov.w	sl, #4294967295
 8007c28:	e7d5      	b.n	8007bd6 <_strtod_l+0x8de>
 8007c2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c2c:	ea13 0f0a 	tst.w	r3, sl
 8007c30:	e7e0      	b.n	8007bf4 <_strtod_l+0x8fc>
 8007c32:	f7ff fb45 	bl	80072c0 <sulp>
 8007c36:	4602      	mov	r2, r0
 8007c38:	460b      	mov	r3, r1
 8007c3a:	ec51 0b18 	vmov	r0, r1, d8
 8007c3e:	f7f8 fb43 	bl	80002c8 <__aeabi_dsub>
 8007c42:	2200      	movs	r2, #0
 8007c44:	2300      	movs	r3, #0
 8007c46:	4682      	mov	sl, r0
 8007c48:	468b      	mov	fp, r1
 8007c4a:	f7f8 ff5d 	bl	8000b08 <__aeabi_dcmpeq>
 8007c4e:	2800      	cmp	r0, #0
 8007c50:	d0c1      	beq.n	8007bd6 <_strtod_l+0x8de>
 8007c52:	e611      	b.n	8007878 <_strtod_l+0x580>
 8007c54:	fffffc02 	.word	0xfffffc02
 8007c58:	7ff00000 	.word	0x7ff00000
 8007c5c:	39500000 	.word	0x39500000
 8007c60:	000fffff 	.word	0x000fffff
 8007c64:	7fefffff 	.word	0x7fefffff
 8007c68:	0800b5b8 	.word	0x0800b5b8
 8007c6c:	4631      	mov	r1, r6
 8007c6e:	4628      	mov	r0, r5
 8007c70:	f002 f832 	bl	8009cd8 <__ratio>
 8007c74:	ec59 8b10 	vmov	r8, r9, d0
 8007c78:	ee10 0a10 	vmov	r0, s0
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007c82:	4649      	mov	r1, r9
 8007c84:	f7f8 ff54 	bl	8000b30 <__aeabi_dcmple>
 8007c88:	2800      	cmp	r0, #0
 8007c8a:	d07a      	beq.n	8007d82 <_strtod_l+0xa8a>
 8007c8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d04a      	beq.n	8007d28 <_strtod_l+0xa30>
 8007c92:	4b95      	ldr	r3, [pc, #596]	; (8007ee8 <_strtod_l+0xbf0>)
 8007c94:	2200      	movs	r2, #0
 8007c96:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007c9a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007ee8 <_strtod_l+0xbf0>
 8007c9e:	f04f 0800 	mov.w	r8, #0
 8007ca2:	4b92      	ldr	r3, [pc, #584]	; (8007eec <_strtod_l+0xbf4>)
 8007ca4:	403b      	ands	r3, r7
 8007ca6:	930d      	str	r3, [sp, #52]	; 0x34
 8007ca8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007caa:	4b91      	ldr	r3, [pc, #580]	; (8007ef0 <_strtod_l+0xbf8>)
 8007cac:	429a      	cmp	r2, r3
 8007cae:	f040 80b0 	bne.w	8007e12 <_strtod_l+0xb1a>
 8007cb2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007cb6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007cba:	ec4b ab10 	vmov	d0, sl, fp
 8007cbe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007cc2:	f001 ff31 	bl	8009b28 <__ulp>
 8007cc6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007cca:	ec53 2b10 	vmov	r2, r3, d0
 8007cce:	f7f8 fcb3 	bl	8000638 <__aeabi_dmul>
 8007cd2:	4652      	mov	r2, sl
 8007cd4:	465b      	mov	r3, fp
 8007cd6:	f7f8 faf9 	bl	80002cc <__adddf3>
 8007cda:	460b      	mov	r3, r1
 8007cdc:	4983      	ldr	r1, [pc, #524]	; (8007eec <_strtod_l+0xbf4>)
 8007cde:	4a85      	ldr	r2, [pc, #532]	; (8007ef4 <_strtod_l+0xbfc>)
 8007ce0:	4019      	ands	r1, r3
 8007ce2:	4291      	cmp	r1, r2
 8007ce4:	4682      	mov	sl, r0
 8007ce6:	d960      	bls.n	8007daa <_strtod_l+0xab2>
 8007ce8:	ee18 3a90 	vmov	r3, s17
 8007cec:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d104      	bne.n	8007cfe <_strtod_l+0xa06>
 8007cf4:	ee18 3a10 	vmov	r3, s16
 8007cf8:	3301      	adds	r3, #1
 8007cfa:	f43f ad45 	beq.w	8007788 <_strtod_l+0x490>
 8007cfe:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007f00 <_strtod_l+0xc08>
 8007d02:	f04f 3aff 	mov.w	sl, #4294967295
 8007d06:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007d08:	4620      	mov	r0, r4
 8007d0a:	f001 fbdb 	bl	80094c4 <_Bfree>
 8007d0e:	9905      	ldr	r1, [sp, #20]
 8007d10:	4620      	mov	r0, r4
 8007d12:	f001 fbd7 	bl	80094c4 <_Bfree>
 8007d16:	4631      	mov	r1, r6
 8007d18:	4620      	mov	r0, r4
 8007d1a:	f001 fbd3 	bl	80094c4 <_Bfree>
 8007d1e:	4629      	mov	r1, r5
 8007d20:	4620      	mov	r0, r4
 8007d22:	f001 fbcf 	bl	80094c4 <_Bfree>
 8007d26:	e61a      	b.n	800795e <_strtod_l+0x666>
 8007d28:	f1ba 0f00 	cmp.w	sl, #0
 8007d2c:	d11b      	bne.n	8007d66 <_strtod_l+0xa6e>
 8007d2e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d32:	b9f3      	cbnz	r3, 8007d72 <_strtod_l+0xa7a>
 8007d34:	4b6c      	ldr	r3, [pc, #432]	; (8007ee8 <_strtod_l+0xbf0>)
 8007d36:	2200      	movs	r2, #0
 8007d38:	4640      	mov	r0, r8
 8007d3a:	4649      	mov	r1, r9
 8007d3c:	f7f8 feee 	bl	8000b1c <__aeabi_dcmplt>
 8007d40:	b9d0      	cbnz	r0, 8007d78 <_strtod_l+0xa80>
 8007d42:	4640      	mov	r0, r8
 8007d44:	4649      	mov	r1, r9
 8007d46:	4b6c      	ldr	r3, [pc, #432]	; (8007ef8 <_strtod_l+0xc00>)
 8007d48:	2200      	movs	r2, #0
 8007d4a:	f7f8 fc75 	bl	8000638 <__aeabi_dmul>
 8007d4e:	4680      	mov	r8, r0
 8007d50:	4689      	mov	r9, r1
 8007d52:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007d56:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8007d5a:	9315      	str	r3, [sp, #84]	; 0x54
 8007d5c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007d60:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007d64:	e79d      	b.n	8007ca2 <_strtod_l+0x9aa>
 8007d66:	f1ba 0f01 	cmp.w	sl, #1
 8007d6a:	d102      	bne.n	8007d72 <_strtod_l+0xa7a>
 8007d6c:	2f00      	cmp	r7, #0
 8007d6e:	f43f ad83 	beq.w	8007878 <_strtod_l+0x580>
 8007d72:	4b62      	ldr	r3, [pc, #392]	; (8007efc <_strtod_l+0xc04>)
 8007d74:	2200      	movs	r2, #0
 8007d76:	e78e      	b.n	8007c96 <_strtod_l+0x99e>
 8007d78:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007ef8 <_strtod_l+0xc00>
 8007d7c:	f04f 0800 	mov.w	r8, #0
 8007d80:	e7e7      	b.n	8007d52 <_strtod_l+0xa5a>
 8007d82:	4b5d      	ldr	r3, [pc, #372]	; (8007ef8 <_strtod_l+0xc00>)
 8007d84:	4640      	mov	r0, r8
 8007d86:	4649      	mov	r1, r9
 8007d88:	2200      	movs	r2, #0
 8007d8a:	f7f8 fc55 	bl	8000638 <__aeabi_dmul>
 8007d8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d90:	4680      	mov	r8, r0
 8007d92:	4689      	mov	r9, r1
 8007d94:	b933      	cbnz	r3, 8007da4 <_strtod_l+0xaac>
 8007d96:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007d9a:	900e      	str	r0, [sp, #56]	; 0x38
 8007d9c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007d9e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007da2:	e7dd      	b.n	8007d60 <_strtod_l+0xa68>
 8007da4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8007da8:	e7f9      	b.n	8007d9e <_strtod_l+0xaa6>
 8007daa:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007dae:	9b04      	ldr	r3, [sp, #16]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d1a8      	bne.n	8007d06 <_strtod_l+0xa0e>
 8007db4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007db8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007dba:	0d1b      	lsrs	r3, r3, #20
 8007dbc:	051b      	lsls	r3, r3, #20
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	d1a1      	bne.n	8007d06 <_strtod_l+0xa0e>
 8007dc2:	4640      	mov	r0, r8
 8007dc4:	4649      	mov	r1, r9
 8007dc6:	f7f8 ff97 	bl	8000cf8 <__aeabi_d2lz>
 8007dca:	f7f8 fc07 	bl	80005dc <__aeabi_l2d>
 8007dce:	4602      	mov	r2, r0
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	4640      	mov	r0, r8
 8007dd4:	4649      	mov	r1, r9
 8007dd6:	f7f8 fa77 	bl	80002c8 <__aeabi_dsub>
 8007dda:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007ddc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007de0:	ea43 030a 	orr.w	r3, r3, sl
 8007de4:	4313      	orrs	r3, r2
 8007de6:	4680      	mov	r8, r0
 8007de8:	4689      	mov	r9, r1
 8007dea:	d055      	beq.n	8007e98 <_strtod_l+0xba0>
 8007dec:	a336      	add	r3, pc, #216	; (adr r3, 8007ec8 <_strtod_l+0xbd0>)
 8007dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007df2:	f7f8 fe93 	bl	8000b1c <__aeabi_dcmplt>
 8007df6:	2800      	cmp	r0, #0
 8007df8:	f47f acd0 	bne.w	800779c <_strtod_l+0x4a4>
 8007dfc:	a334      	add	r3, pc, #208	; (adr r3, 8007ed0 <_strtod_l+0xbd8>)
 8007dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e02:	4640      	mov	r0, r8
 8007e04:	4649      	mov	r1, r9
 8007e06:	f7f8 fea7 	bl	8000b58 <__aeabi_dcmpgt>
 8007e0a:	2800      	cmp	r0, #0
 8007e0c:	f43f af7b 	beq.w	8007d06 <_strtod_l+0xa0e>
 8007e10:	e4c4      	b.n	800779c <_strtod_l+0x4a4>
 8007e12:	9b04      	ldr	r3, [sp, #16]
 8007e14:	b333      	cbz	r3, 8007e64 <_strtod_l+0xb6c>
 8007e16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e18:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007e1c:	d822      	bhi.n	8007e64 <_strtod_l+0xb6c>
 8007e1e:	a32e      	add	r3, pc, #184	; (adr r3, 8007ed8 <_strtod_l+0xbe0>)
 8007e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e24:	4640      	mov	r0, r8
 8007e26:	4649      	mov	r1, r9
 8007e28:	f7f8 fe82 	bl	8000b30 <__aeabi_dcmple>
 8007e2c:	b1a0      	cbz	r0, 8007e58 <_strtod_l+0xb60>
 8007e2e:	4649      	mov	r1, r9
 8007e30:	4640      	mov	r0, r8
 8007e32:	f7f8 fed9 	bl	8000be8 <__aeabi_d2uiz>
 8007e36:	2801      	cmp	r0, #1
 8007e38:	bf38      	it	cc
 8007e3a:	2001      	movcc	r0, #1
 8007e3c:	f7f8 fb82 	bl	8000544 <__aeabi_ui2d>
 8007e40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e42:	4680      	mov	r8, r0
 8007e44:	4689      	mov	r9, r1
 8007e46:	bb23      	cbnz	r3, 8007e92 <_strtod_l+0xb9a>
 8007e48:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007e4c:	9010      	str	r0, [sp, #64]	; 0x40
 8007e4e:	9311      	str	r3, [sp, #68]	; 0x44
 8007e50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007e54:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007e58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e5a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007e5c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007e60:	1a9b      	subs	r3, r3, r2
 8007e62:	9309      	str	r3, [sp, #36]	; 0x24
 8007e64:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007e68:	eeb0 0a48 	vmov.f32	s0, s16
 8007e6c:	eef0 0a68 	vmov.f32	s1, s17
 8007e70:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007e74:	f001 fe58 	bl	8009b28 <__ulp>
 8007e78:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007e7c:	ec53 2b10 	vmov	r2, r3, d0
 8007e80:	f7f8 fbda 	bl	8000638 <__aeabi_dmul>
 8007e84:	ec53 2b18 	vmov	r2, r3, d8
 8007e88:	f7f8 fa20 	bl	80002cc <__adddf3>
 8007e8c:	4682      	mov	sl, r0
 8007e8e:	468b      	mov	fp, r1
 8007e90:	e78d      	b.n	8007dae <_strtod_l+0xab6>
 8007e92:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8007e96:	e7db      	b.n	8007e50 <_strtod_l+0xb58>
 8007e98:	a311      	add	r3, pc, #68	; (adr r3, 8007ee0 <_strtod_l+0xbe8>)
 8007e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e9e:	f7f8 fe3d 	bl	8000b1c <__aeabi_dcmplt>
 8007ea2:	e7b2      	b.n	8007e0a <_strtod_l+0xb12>
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ea8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007eaa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007eac:	6013      	str	r3, [r2, #0]
 8007eae:	f7ff ba6b 	b.w	8007388 <_strtod_l+0x90>
 8007eb2:	2a65      	cmp	r2, #101	; 0x65
 8007eb4:	f43f ab5f 	beq.w	8007576 <_strtod_l+0x27e>
 8007eb8:	2a45      	cmp	r2, #69	; 0x45
 8007eba:	f43f ab5c 	beq.w	8007576 <_strtod_l+0x27e>
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	f7ff bb94 	b.w	80075ec <_strtod_l+0x2f4>
 8007ec4:	f3af 8000 	nop.w
 8007ec8:	94a03595 	.word	0x94a03595
 8007ecc:	3fdfffff 	.word	0x3fdfffff
 8007ed0:	35afe535 	.word	0x35afe535
 8007ed4:	3fe00000 	.word	0x3fe00000
 8007ed8:	ffc00000 	.word	0xffc00000
 8007edc:	41dfffff 	.word	0x41dfffff
 8007ee0:	94a03595 	.word	0x94a03595
 8007ee4:	3fcfffff 	.word	0x3fcfffff
 8007ee8:	3ff00000 	.word	0x3ff00000
 8007eec:	7ff00000 	.word	0x7ff00000
 8007ef0:	7fe00000 	.word	0x7fe00000
 8007ef4:	7c9fffff 	.word	0x7c9fffff
 8007ef8:	3fe00000 	.word	0x3fe00000
 8007efc:	bff00000 	.word	0xbff00000
 8007f00:	7fefffff 	.word	0x7fefffff

08007f04 <_strtod_r>:
 8007f04:	4b01      	ldr	r3, [pc, #4]	; (8007f0c <_strtod_r+0x8>)
 8007f06:	f7ff b9f7 	b.w	80072f8 <_strtod_l>
 8007f0a:	bf00      	nop
 8007f0c:	20000074 	.word	0x20000074

08007f10 <_strtol_l.constprop.0>:
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f16:	d001      	beq.n	8007f1c <_strtol_l.constprop.0+0xc>
 8007f18:	2b24      	cmp	r3, #36	; 0x24
 8007f1a:	d906      	bls.n	8007f2a <_strtol_l.constprop.0+0x1a>
 8007f1c:	f7fe fafe 	bl	800651c <__errno>
 8007f20:	2316      	movs	r3, #22
 8007f22:	6003      	str	r3, [r0, #0]
 8007f24:	2000      	movs	r0, #0
 8007f26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f2a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008010 <_strtol_l.constprop.0+0x100>
 8007f2e:	460d      	mov	r5, r1
 8007f30:	462e      	mov	r6, r5
 8007f32:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f36:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007f3a:	f017 0708 	ands.w	r7, r7, #8
 8007f3e:	d1f7      	bne.n	8007f30 <_strtol_l.constprop.0+0x20>
 8007f40:	2c2d      	cmp	r4, #45	; 0x2d
 8007f42:	d132      	bne.n	8007faa <_strtol_l.constprop.0+0x9a>
 8007f44:	782c      	ldrb	r4, [r5, #0]
 8007f46:	2701      	movs	r7, #1
 8007f48:	1cb5      	adds	r5, r6, #2
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d05b      	beq.n	8008006 <_strtol_l.constprop.0+0xf6>
 8007f4e:	2b10      	cmp	r3, #16
 8007f50:	d109      	bne.n	8007f66 <_strtol_l.constprop.0+0x56>
 8007f52:	2c30      	cmp	r4, #48	; 0x30
 8007f54:	d107      	bne.n	8007f66 <_strtol_l.constprop.0+0x56>
 8007f56:	782c      	ldrb	r4, [r5, #0]
 8007f58:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007f5c:	2c58      	cmp	r4, #88	; 0x58
 8007f5e:	d14d      	bne.n	8007ffc <_strtol_l.constprop.0+0xec>
 8007f60:	786c      	ldrb	r4, [r5, #1]
 8007f62:	2310      	movs	r3, #16
 8007f64:	3502      	adds	r5, #2
 8007f66:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007f6a:	f108 38ff 	add.w	r8, r8, #4294967295
 8007f6e:	f04f 0c00 	mov.w	ip, #0
 8007f72:	fbb8 f9f3 	udiv	r9, r8, r3
 8007f76:	4666      	mov	r6, ip
 8007f78:	fb03 8a19 	mls	sl, r3, r9, r8
 8007f7c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007f80:	f1be 0f09 	cmp.w	lr, #9
 8007f84:	d816      	bhi.n	8007fb4 <_strtol_l.constprop.0+0xa4>
 8007f86:	4674      	mov	r4, lr
 8007f88:	42a3      	cmp	r3, r4
 8007f8a:	dd24      	ble.n	8007fd6 <_strtol_l.constprop.0+0xc6>
 8007f8c:	f1bc 0f00 	cmp.w	ip, #0
 8007f90:	db1e      	blt.n	8007fd0 <_strtol_l.constprop.0+0xc0>
 8007f92:	45b1      	cmp	r9, r6
 8007f94:	d31c      	bcc.n	8007fd0 <_strtol_l.constprop.0+0xc0>
 8007f96:	d101      	bne.n	8007f9c <_strtol_l.constprop.0+0x8c>
 8007f98:	45a2      	cmp	sl, r4
 8007f9a:	db19      	blt.n	8007fd0 <_strtol_l.constprop.0+0xc0>
 8007f9c:	fb06 4603 	mla	r6, r6, r3, r4
 8007fa0:	f04f 0c01 	mov.w	ip, #1
 8007fa4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007fa8:	e7e8      	b.n	8007f7c <_strtol_l.constprop.0+0x6c>
 8007faa:	2c2b      	cmp	r4, #43	; 0x2b
 8007fac:	bf04      	itt	eq
 8007fae:	782c      	ldrbeq	r4, [r5, #0]
 8007fb0:	1cb5      	addeq	r5, r6, #2
 8007fb2:	e7ca      	b.n	8007f4a <_strtol_l.constprop.0+0x3a>
 8007fb4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007fb8:	f1be 0f19 	cmp.w	lr, #25
 8007fbc:	d801      	bhi.n	8007fc2 <_strtol_l.constprop.0+0xb2>
 8007fbe:	3c37      	subs	r4, #55	; 0x37
 8007fc0:	e7e2      	b.n	8007f88 <_strtol_l.constprop.0+0x78>
 8007fc2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007fc6:	f1be 0f19 	cmp.w	lr, #25
 8007fca:	d804      	bhi.n	8007fd6 <_strtol_l.constprop.0+0xc6>
 8007fcc:	3c57      	subs	r4, #87	; 0x57
 8007fce:	e7db      	b.n	8007f88 <_strtol_l.constprop.0+0x78>
 8007fd0:	f04f 3cff 	mov.w	ip, #4294967295
 8007fd4:	e7e6      	b.n	8007fa4 <_strtol_l.constprop.0+0x94>
 8007fd6:	f1bc 0f00 	cmp.w	ip, #0
 8007fda:	da05      	bge.n	8007fe8 <_strtol_l.constprop.0+0xd8>
 8007fdc:	2322      	movs	r3, #34	; 0x22
 8007fde:	6003      	str	r3, [r0, #0]
 8007fe0:	4646      	mov	r6, r8
 8007fe2:	b942      	cbnz	r2, 8007ff6 <_strtol_l.constprop.0+0xe6>
 8007fe4:	4630      	mov	r0, r6
 8007fe6:	e79e      	b.n	8007f26 <_strtol_l.constprop.0+0x16>
 8007fe8:	b107      	cbz	r7, 8007fec <_strtol_l.constprop.0+0xdc>
 8007fea:	4276      	negs	r6, r6
 8007fec:	2a00      	cmp	r2, #0
 8007fee:	d0f9      	beq.n	8007fe4 <_strtol_l.constprop.0+0xd4>
 8007ff0:	f1bc 0f00 	cmp.w	ip, #0
 8007ff4:	d000      	beq.n	8007ff8 <_strtol_l.constprop.0+0xe8>
 8007ff6:	1e69      	subs	r1, r5, #1
 8007ff8:	6011      	str	r1, [r2, #0]
 8007ffa:	e7f3      	b.n	8007fe4 <_strtol_l.constprop.0+0xd4>
 8007ffc:	2430      	movs	r4, #48	; 0x30
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d1b1      	bne.n	8007f66 <_strtol_l.constprop.0+0x56>
 8008002:	2308      	movs	r3, #8
 8008004:	e7af      	b.n	8007f66 <_strtol_l.constprop.0+0x56>
 8008006:	2c30      	cmp	r4, #48	; 0x30
 8008008:	d0a5      	beq.n	8007f56 <_strtol_l.constprop.0+0x46>
 800800a:	230a      	movs	r3, #10
 800800c:	e7ab      	b.n	8007f66 <_strtol_l.constprop.0+0x56>
 800800e:	bf00      	nop
 8008010:	0800b5e1 	.word	0x0800b5e1

08008014 <_strtol_r>:
 8008014:	f7ff bf7c 	b.w	8007f10 <_strtol_l.constprop.0>

08008018 <quorem>:
 8008018:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800801c:	6903      	ldr	r3, [r0, #16]
 800801e:	690c      	ldr	r4, [r1, #16]
 8008020:	42a3      	cmp	r3, r4
 8008022:	4607      	mov	r7, r0
 8008024:	f2c0 8081 	blt.w	800812a <quorem+0x112>
 8008028:	3c01      	subs	r4, #1
 800802a:	f101 0814 	add.w	r8, r1, #20
 800802e:	f100 0514 	add.w	r5, r0, #20
 8008032:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008036:	9301      	str	r3, [sp, #4]
 8008038:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800803c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008040:	3301      	adds	r3, #1
 8008042:	429a      	cmp	r2, r3
 8008044:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008048:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800804c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008050:	d331      	bcc.n	80080b6 <quorem+0x9e>
 8008052:	f04f 0e00 	mov.w	lr, #0
 8008056:	4640      	mov	r0, r8
 8008058:	46ac      	mov	ip, r5
 800805a:	46f2      	mov	sl, lr
 800805c:	f850 2b04 	ldr.w	r2, [r0], #4
 8008060:	b293      	uxth	r3, r2
 8008062:	fb06 e303 	mla	r3, r6, r3, lr
 8008066:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800806a:	b29b      	uxth	r3, r3
 800806c:	ebaa 0303 	sub.w	r3, sl, r3
 8008070:	f8dc a000 	ldr.w	sl, [ip]
 8008074:	0c12      	lsrs	r2, r2, #16
 8008076:	fa13 f38a 	uxtah	r3, r3, sl
 800807a:	fb06 e202 	mla	r2, r6, r2, lr
 800807e:	9300      	str	r3, [sp, #0]
 8008080:	9b00      	ldr	r3, [sp, #0]
 8008082:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008086:	b292      	uxth	r2, r2
 8008088:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800808c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008090:	f8bd 3000 	ldrh.w	r3, [sp]
 8008094:	4581      	cmp	r9, r0
 8008096:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800809a:	f84c 3b04 	str.w	r3, [ip], #4
 800809e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80080a2:	d2db      	bcs.n	800805c <quorem+0x44>
 80080a4:	f855 300b 	ldr.w	r3, [r5, fp]
 80080a8:	b92b      	cbnz	r3, 80080b6 <quorem+0x9e>
 80080aa:	9b01      	ldr	r3, [sp, #4]
 80080ac:	3b04      	subs	r3, #4
 80080ae:	429d      	cmp	r5, r3
 80080b0:	461a      	mov	r2, r3
 80080b2:	d32e      	bcc.n	8008112 <quorem+0xfa>
 80080b4:	613c      	str	r4, [r7, #16]
 80080b6:	4638      	mov	r0, r7
 80080b8:	f001 fc90 	bl	80099dc <__mcmp>
 80080bc:	2800      	cmp	r0, #0
 80080be:	db24      	blt.n	800810a <quorem+0xf2>
 80080c0:	3601      	adds	r6, #1
 80080c2:	4628      	mov	r0, r5
 80080c4:	f04f 0c00 	mov.w	ip, #0
 80080c8:	f858 2b04 	ldr.w	r2, [r8], #4
 80080cc:	f8d0 e000 	ldr.w	lr, [r0]
 80080d0:	b293      	uxth	r3, r2
 80080d2:	ebac 0303 	sub.w	r3, ip, r3
 80080d6:	0c12      	lsrs	r2, r2, #16
 80080d8:	fa13 f38e 	uxtah	r3, r3, lr
 80080dc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80080e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80080e4:	b29b      	uxth	r3, r3
 80080e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80080ea:	45c1      	cmp	r9, r8
 80080ec:	f840 3b04 	str.w	r3, [r0], #4
 80080f0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80080f4:	d2e8      	bcs.n	80080c8 <quorem+0xb0>
 80080f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080fe:	b922      	cbnz	r2, 800810a <quorem+0xf2>
 8008100:	3b04      	subs	r3, #4
 8008102:	429d      	cmp	r5, r3
 8008104:	461a      	mov	r2, r3
 8008106:	d30a      	bcc.n	800811e <quorem+0x106>
 8008108:	613c      	str	r4, [r7, #16]
 800810a:	4630      	mov	r0, r6
 800810c:	b003      	add	sp, #12
 800810e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008112:	6812      	ldr	r2, [r2, #0]
 8008114:	3b04      	subs	r3, #4
 8008116:	2a00      	cmp	r2, #0
 8008118:	d1cc      	bne.n	80080b4 <quorem+0x9c>
 800811a:	3c01      	subs	r4, #1
 800811c:	e7c7      	b.n	80080ae <quorem+0x96>
 800811e:	6812      	ldr	r2, [r2, #0]
 8008120:	3b04      	subs	r3, #4
 8008122:	2a00      	cmp	r2, #0
 8008124:	d1f0      	bne.n	8008108 <quorem+0xf0>
 8008126:	3c01      	subs	r4, #1
 8008128:	e7eb      	b.n	8008102 <quorem+0xea>
 800812a:	2000      	movs	r0, #0
 800812c:	e7ee      	b.n	800810c <quorem+0xf4>
	...

08008130 <_dtoa_r>:
 8008130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008134:	ed2d 8b04 	vpush	{d8-d9}
 8008138:	ec57 6b10 	vmov	r6, r7, d0
 800813c:	b093      	sub	sp, #76	; 0x4c
 800813e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008140:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008144:	9106      	str	r1, [sp, #24]
 8008146:	ee10 aa10 	vmov	sl, s0
 800814a:	4604      	mov	r4, r0
 800814c:	9209      	str	r2, [sp, #36]	; 0x24
 800814e:	930c      	str	r3, [sp, #48]	; 0x30
 8008150:	46bb      	mov	fp, r7
 8008152:	b975      	cbnz	r5, 8008172 <_dtoa_r+0x42>
 8008154:	2010      	movs	r0, #16
 8008156:	f001 f94d 	bl	80093f4 <malloc>
 800815a:	4602      	mov	r2, r0
 800815c:	6260      	str	r0, [r4, #36]	; 0x24
 800815e:	b920      	cbnz	r0, 800816a <_dtoa_r+0x3a>
 8008160:	4ba7      	ldr	r3, [pc, #668]	; (8008400 <_dtoa_r+0x2d0>)
 8008162:	21ea      	movs	r1, #234	; 0xea
 8008164:	48a7      	ldr	r0, [pc, #668]	; (8008404 <_dtoa_r+0x2d4>)
 8008166:	f002 f8bd 	bl	800a2e4 <__assert_func>
 800816a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800816e:	6005      	str	r5, [r0, #0]
 8008170:	60c5      	str	r5, [r0, #12]
 8008172:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008174:	6819      	ldr	r1, [r3, #0]
 8008176:	b151      	cbz	r1, 800818e <_dtoa_r+0x5e>
 8008178:	685a      	ldr	r2, [r3, #4]
 800817a:	604a      	str	r2, [r1, #4]
 800817c:	2301      	movs	r3, #1
 800817e:	4093      	lsls	r3, r2
 8008180:	608b      	str	r3, [r1, #8]
 8008182:	4620      	mov	r0, r4
 8008184:	f001 f99e 	bl	80094c4 <_Bfree>
 8008188:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800818a:	2200      	movs	r2, #0
 800818c:	601a      	str	r2, [r3, #0]
 800818e:	1e3b      	subs	r3, r7, #0
 8008190:	bfaa      	itet	ge
 8008192:	2300      	movge	r3, #0
 8008194:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008198:	f8c8 3000 	strge.w	r3, [r8]
 800819c:	4b9a      	ldr	r3, [pc, #616]	; (8008408 <_dtoa_r+0x2d8>)
 800819e:	bfbc      	itt	lt
 80081a0:	2201      	movlt	r2, #1
 80081a2:	f8c8 2000 	strlt.w	r2, [r8]
 80081a6:	ea33 030b 	bics.w	r3, r3, fp
 80081aa:	d11b      	bne.n	80081e4 <_dtoa_r+0xb4>
 80081ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80081ae:	f242 730f 	movw	r3, #9999	; 0x270f
 80081b2:	6013      	str	r3, [r2, #0]
 80081b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80081b8:	4333      	orrs	r3, r6
 80081ba:	f000 8592 	beq.w	8008ce2 <_dtoa_r+0xbb2>
 80081be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081c0:	b963      	cbnz	r3, 80081dc <_dtoa_r+0xac>
 80081c2:	4b92      	ldr	r3, [pc, #584]	; (800840c <_dtoa_r+0x2dc>)
 80081c4:	e022      	b.n	800820c <_dtoa_r+0xdc>
 80081c6:	4b92      	ldr	r3, [pc, #584]	; (8008410 <_dtoa_r+0x2e0>)
 80081c8:	9301      	str	r3, [sp, #4]
 80081ca:	3308      	adds	r3, #8
 80081cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80081ce:	6013      	str	r3, [r2, #0]
 80081d0:	9801      	ldr	r0, [sp, #4]
 80081d2:	b013      	add	sp, #76	; 0x4c
 80081d4:	ecbd 8b04 	vpop	{d8-d9}
 80081d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081dc:	4b8b      	ldr	r3, [pc, #556]	; (800840c <_dtoa_r+0x2dc>)
 80081de:	9301      	str	r3, [sp, #4]
 80081e0:	3303      	adds	r3, #3
 80081e2:	e7f3      	b.n	80081cc <_dtoa_r+0x9c>
 80081e4:	2200      	movs	r2, #0
 80081e6:	2300      	movs	r3, #0
 80081e8:	4650      	mov	r0, sl
 80081ea:	4659      	mov	r1, fp
 80081ec:	f7f8 fc8c 	bl	8000b08 <__aeabi_dcmpeq>
 80081f0:	ec4b ab19 	vmov	d9, sl, fp
 80081f4:	4680      	mov	r8, r0
 80081f6:	b158      	cbz	r0, 8008210 <_dtoa_r+0xe0>
 80081f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80081fa:	2301      	movs	r3, #1
 80081fc:	6013      	str	r3, [r2, #0]
 80081fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008200:	2b00      	cmp	r3, #0
 8008202:	f000 856b 	beq.w	8008cdc <_dtoa_r+0xbac>
 8008206:	4883      	ldr	r0, [pc, #524]	; (8008414 <_dtoa_r+0x2e4>)
 8008208:	6018      	str	r0, [r3, #0]
 800820a:	1e43      	subs	r3, r0, #1
 800820c:	9301      	str	r3, [sp, #4]
 800820e:	e7df      	b.n	80081d0 <_dtoa_r+0xa0>
 8008210:	ec4b ab10 	vmov	d0, sl, fp
 8008214:	aa10      	add	r2, sp, #64	; 0x40
 8008216:	a911      	add	r1, sp, #68	; 0x44
 8008218:	4620      	mov	r0, r4
 800821a:	f001 fd01 	bl	8009c20 <__d2b>
 800821e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008222:	ee08 0a10 	vmov	s16, r0
 8008226:	2d00      	cmp	r5, #0
 8008228:	f000 8084 	beq.w	8008334 <_dtoa_r+0x204>
 800822c:	ee19 3a90 	vmov	r3, s19
 8008230:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008234:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008238:	4656      	mov	r6, sl
 800823a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800823e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008242:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008246:	4b74      	ldr	r3, [pc, #464]	; (8008418 <_dtoa_r+0x2e8>)
 8008248:	2200      	movs	r2, #0
 800824a:	4630      	mov	r0, r6
 800824c:	4639      	mov	r1, r7
 800824e:	f7f8 f83b 	bl	80002c8 <__aeabi_dsub>
 8008252:	a365      	add	r3, pc, #404	; (adr r3, 80083e8 <_dtoa_r+0x2b8>)
 8008254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008258:	f7f8 f9ee 	bl	8000638 <__aeabi_dmul>
 800825c:	a364      	add	r3, pc, #400	; (adr r3, 80083f0 <_dtoa_r+0x2c0>)
 800825e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008262:	f7f8 f833 	bl	80002cc <__adddf3>
 8008266:	4606      	mov	r6, r0
 8008268:	4628      	mov	r0, r5
 800826a:	460f      	mov	r7, r1
 800826c:	f7f8 f97a 	bl	8000564 <__aeabi_i2d>
 8008270:	a361      	add	r3, pc, #388	; (adr r3, 80083f8 <_dtoa_r+0x2c8>)
 8008272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008276:	f7f8 f9df 	bl	8000638 <__aeabi_dmul>
 800827a:	4602      	mov	r2, r0
 800827c:	460b      	mov	r3, r1
 800827e:	4630      	mov	r0, r6
 8008280:	4639      	mov	r1, r7
 8008282:	f7f8 f823 	bl	80002cc <__adddf3>
 8008286:	4606      	mov	r6, r0
 8008288:	460f      	mov	r7, r1
 800828a:	f7f8 fc85 	bl	8000b98 <__aeabi_d2iz>
 800828e:	2200      	movs	r2, #0
 8008290:	9000      	str	r0, [sp, #0]
 8008292:	2300      	movs	r3, #0
 8008294:	4630      	mov	r0, r6
 8008296:	4639      	mov	r1, r7
 8008298:	f7f8 fc40 	bl	8000b1c <__aeabi_dcmplt>
 800829c:	b150      	cbz	r0, 80082b4 <_dtoa_r+0x184>
 800829e:	9800      	ldr	r0, [sp, #0]
 80082a0:	f7f8 f960 	bl	8000564 <__aeabi_i2d>
 80082a4:	4632      	mov	r2, r6
 80082a6:	463b      	mov	r3, r7
 80082a8:	f7f8 fc2e 	bl	8000b08 <__aeabi_dcmpeq>
 80082ac:	b910      	cbnz	r0, 80082b4 <_dtoa_r+0x184>
 80082ae:	9b00      	ldr	r3, [sp, #0]
 80082b0:	3b01      	subs	r3, #1
 80082b2:	9300      	str	r3, [sp, #0]
 80082b4:	9b00      	ldr	r3, [sp, #0]
 80082b6:	2b16      	cmp	r3, #22
 80082b8:	d85a      	bhi.n	8008370 <_dtoa_r+0x240>
 80082ba:	9a00      	ldr	r2, [sp, #0]
 80082bc:	4b57      	ldr	r3, [pc, #348]	; (800841c <_dtoa_r+0x2ec>)
 80082be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c6:	ec51 0b19 	vmov	r0, r1, d9
 80082ca:	f7f8 fc27 	bl	8000b1c <__aeabi_dcmplt>
 80082ce:	2800      	cmp	r0, #0
 80082d0:	d050      	beq.n	8008374 <_dtoa_r+0x244>
 80082d2:	9b00      	ldr	r3, [sp, #0]
 80082d4:	3b01      	subs	r3, #1
 80082d6:	9300      	str	r3, [sp, #0]
 80082d8:	2300      	movs	r3, #0
 80082da:	930b      	str	r3, [sp, #44]	; 0x2c
 80082dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80082de:	1b5d      	subs	r5, r3, r5
 80082e0:	1e6b      	subs	r3, r5, #1
 80082e2:	9305      	str	r3, [sp, #20]
 80082e4:	bf45      	ittet	mi
 80082e6:	f1c5 0301 	rsbmi	r3, r5, #1
 80082ea:	9304      	strmi	r3, [sp, #16]
 80082ec:	2300      	movpl	r3, #0
 80082ee:	2300      	movmi	r3, #0
 80082f0:	bf4c      	ite	mi
 80082f2:	9305      	strmi	r3, [sp, #20]
 80082f4:	9304      	strpl	r3, [sp, #16]
 80082f6:	9b00      	ldr	r3, [sp, #0]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	db3d      	blt.n	8008378 <_dtoa_r+0x248>
 80082fc:	9b05      	ldr	r3, [sp, #20]
 80082fe:	9a00      	ldr	r2, [sp, #0]
 8008300:	920a      	str	r2, [sp, #40]	; 0x28
 8008302:	4413      	add	r3, r2
 8008304:	9305      	str	r3, [sp, #20]
 8008306:	2300      	movs	r3, #0
 8008308:	9307      	str	r3, [sp, #28]
 800830a:	9b06      	ldr	r3, [sp, #24]
 800830c:	2b09      	cmp	r3, #9
 800830e:	f200 8089 	bhi.w	8008424 <_dtoa_r+0x2f4>
 8008312:	2b05      	cmp	r3, #5
 8008314:	bfc4      	itt	gt
 8008316:	3b04      	subgt	r3, #4
 8008318:	9306      	strgt	r3, [sp, #24]
 800831a:	9b06      	ldr	r3, [sp, #24]
 800831c:	f1a3 0302 	sub.w	r3, r3, #2
 8008320:	bfcc      	ite	gt
 8008322:	2500      	movgt	r5, #0
 8008324:	2501      	movle	r5, #1
 8008326:	2b03      	cmp	r3, #3
 8008328:	f200 8087 	bhi.w	800843a <_dtoa_r+0x30a>
 800832c:	e8df f003 	tbb	[pc, r3]
 8008330:	59383a2d 	.word	0x59383a2d
 8008334:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008338:	441d      	add	r5, r3
 800833a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800833e:	2b20      	cmp	r3, #32
 8008340:	bfc1      	itttt	gt
 8008342:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008346:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800834a:	fa0b f303 	lslgt.w	r3, fp, r3
 800834e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008352:	bfda      	itte	le
 8008354:	f1c3 0320 	rsble	r3, r3, #32
 8008358:	fa06 f003 	lslle.w	r0, r6, r3
 800835c:	4318      	orrgt	r0, r3
 800835e:	f7f8 f8f1 	bl	8000544 <__aeabi_ui2d>
 8008362:	2301      	movs	r3, #1
 8008364:	4606      	mov	r6, r0
 8008366:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800836a:	3d01      	subs	r5, #1
 800836c:	930e      	str	r3, [sp, #56]	; 0x38
 800836e:	e76a      	b.n	8008246 <_dtoa_r+0x116>
 8008370:	2301      	movs	r3, #1
 8008372:	e7b2      	b.n	80082da <_dtoa_r+0x1aa>
 8008374:	900b      	str	r0, [sp, #44]	; 0x2c
 8008376:	e7b1      	b.n	80082dc <_dtoa_r+0x1ac>
 8008378:	9b04      	ldr	r3, [sp, #16]
 800837a:	9a00      	ldr	r2, [sp, #0]
 800837c:	1a9b      	subs	r3, r3, r2
 800837e:	9304      	str	r3, [sp, #16]
 8008380:	4253      	negs	r3, r2
 8008382:	9307      	str	r3, [sp, #28]
 8008384:	2300      	movs	r3, #0
 8008386:	930a      	str	r3, [sp, #40]	; 0x28
 8008388:	e7bf      	b.n	800830a <_dtoa_r+0x1da>
 800838a:	2300      	movs	r3, #0
 800838c:	9308      	str	r3, [sp, #32]
 800838e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008390:	2b00      	cmp	r3, #0
 8008392:	dc55      	bgt.n	8008440 <_dtoa_r+0x310>
 8008394:	2301      	movs	r3, #1
 8008396:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800839a:	461a      	mov	r2, r3
 800839c:	9209      	str	r2, [sp, #36]	; 0x24
 800839e:	e00c      	b.n	80083ba <_dtoa_r+0x28a>
 80083a0:	2301      	movs	r3, #1
 80083a2:	e7f3      	b.n	800838c <_dtoa_r+0x25c>
 80083a4:	2300      	movs	r3, #0
 80083a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083a8:	9308      	str	r3, [sp, #32]
 80083aa:	9b00      	ldr	r3, [sp, #0]
 80083ac:	4413      	add	r3, r2
 80083ae:	9302      	str	r3, [sp, #8]
 80083b0:	3301      	adds	r3, #1
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	9303      	str	r3, [sp, #12]
 80083b6:	bfb8      	it	lt
 80083b8:	2301      	movlt	r3, #1
 80083ba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80083bc:	2200      	movs	r2, #0
 80083be:	6042      	str	r2, [r0, #4]
 80083c0:	2204      	movs	r2, #4
 80083c2:	f102 0614 	add.w	r6, r2, #20
 80083c6:	429e      	cmp	r6, r3
 80083c8:	6841      	ldr	r1, [r0, #4]
 80083ca:	d93d      	bls.n	8008448 <_dtoa_r+0x318>
 80083cc:	4620      	mov	r0, r4
 80083ce:	f001 f839 	bl	8009444 <_Balloc>
 80083d2:	9001      	str	r0, [sp, #4]
 80083d4:	2800      	cmp	r0, #0
 80083d6:	d13b      	bne.n	8008450 <_dtoa_r+0x320>
 80083d8:	4b11      	ldr	r3, [pc, #68]	; (8008420 <_dtoa_r+0x2f0>)
 80083da:	4602      	mov	r2, r0
 80083dc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80083e0:	e6c0      	b.n	8008164 <_dtoa_r+0x34>
 80083e2:	2301      	movs	r3, #1
 80083e4:	e7df      	b.n	80083a6 <_dtoa_r+0x276>
 80083e6:	bf00      	nop
 80083e8:	636f4361 	.word	0x636f4361
 80083ec:	3fd287a7 	.word	0x3fd287a7
 80083f0:	8b60c8b3 	.word	0x8b60c8b3
 80083f4:	3fc68a28 	.word	0x3fc68a28
 80083f8:	509f79fb 	.word	0x509f79fb
 80083fc:	3fd34413 	.word	0x3fd34413
 8008400:	0800b6ee 	.word	0x0800b6ee
 8008404:	0800b705 	.word	0x0800b705
 8008408:	7ff00000 	.word	0x7ff00000
 800840c:	0800b6ea 	.word	0x0800b6ea
 8008410:	0800b6e1 	.word	0x0800b6e1
 8008414:	0800b565 	.word	0x0800b565
 8008418:	3ff80000 	.word	0x3ff80000
 800841c:	0800b870 	.word	0x0800b870
 8008420:	0800b760 	.word	0x0800b760
 8008424:	2501      	movs	r5, #1
 8008426:	2300      	movs	r3, #0
 8008428:	9306      	str	r3, [sp, #24]
 800842a:	9508      	str	r5, [sp, #32]
 800842c:	f04f 33ff 	mov.w	r3, #4294967295
 8008430:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008434:	2200      	movs	r2, #0
 8008436:	2312      	movs	r3, #18
 8008438:	e7b0      	b.n	800839c <_dtoa_r+0x26c>
 800843a:	2301      	movs	r3, #1
 800843c:	9308      	str	r3, [sp, #32]
 800843e:	e7f5      	b.n	800842c <_dtoa_r+0x2fc>
 8008440:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008442:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008446:	e7b8      	b.n	80083ba <_dtoa_r+0x28a>
 8008448:	3101      	adds	r1, #1
 800844a:	6041      	str	r1, [r0, #4]
 800844c:	0052      	lsls	r2, r2, #1
 800844e:	e7b8      	b.n	80083c2 <_dtoa_r+0x292>
 8008450:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008452:	9a01      	ldr	r2, [sp, #4]
 8008454:	601a      	str	r2, [r3, #0]
 8008456:	9b03      	ldr	r3, [sp, #12]
 8008458:	2b0e      	cmp	r3, #14
 800845a:	f200 809d 	bhi.w	8008598 <_dtoa_r+0x468>
 800845e:	2d00      	cmp	r5, #0
 8008460:	f000 809a 	beq.w	8008598 <_dtoa_r+0x468>
 8008464:	9b00      	ldr	r3, [sp, #0]
 8008466:	2b00      	cmp	r3, #0
 8008468:	dd32      	ble.n	80084d0 <_dtoa_r+0x3a0>
 800846a:	4ab7      	ldr	r2, [pc, #732]	; (8008748 <_dtoa_r+0x618>)
 800846c:	f003 030f 	and.w	r3, r3, #15
 8008470:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008474:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008478:	9b00      	ldr	r3, [sp, #0]
 800847a:	05d8      	lsls	r0, r3, #23
 800847c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008480:	d516      	bpl.n	80084b0 <_dtoa_r+0x380>
 8008482:	4bb2      	ldr	r3, [pc, #712]	; (800874c <_dtoa_r+0x61c>)
 8008484:	ec51 0b19 	vmov	r0, r1, d9
 8008488:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800848c:	f7f8 f9fe 	bl	800088c <__aeabi_ddiv>
 8008490:	f007 070f 	and.w	r7, r7, #15
 8008494:	4682      	mov	sl, r0
 8008496:	468b      	mov	fp, r1
 8008498:	2503      	movs	r5, #3
 800849a:	4eac      	ldr	r6, [pc, #688]	; (800874c <_dtoa_r+0x61c>)
 800849c:	b957      	cbnz	r7, 80084b4 <_dtoa_r+0x384>
 800849e:	4642      	mov	r2, r8
 80084a0:	464b      	mov	r3, r9
 80084a2:	4650      	mov	r0, sl
 80084a4:	4659      	mov	r1, fp
 80084a6:	f7f8 f9f1 	bl	800088c <__aeabi_ddiv>
 80084aa:	4682      	mov	sl, r0
 80084ac:	468b      	mov	fp, r1
 80084ae:	e028      	b.n	8008502 <_dtoa_r+0x3d2>
 80084b0:	2502      	movs	r5, #2
 80084b2:	e7f2      	b.n	800849a <_dtoa_r+0x36a>
 80084b4:	07f9      	lsls	r1, r7, #31
 80084b6:	d508      	bpl.n	80084ca <_dtoa_r+0x39a>
 80084b8:	4640      	mov	r0, r8
 80084ba:	4649      	mov	r1, r9
 80084bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80084c0:	f7f8 f8ba 	bl	8000638 <__aeabi_dmul>
 80084c4:	3501      	adds	r5, #1
 80084c6:	4680      	mov	r8, r0
 80084c8:	4689      	mov	r9, r1
 80084ca:	107f      	asrs	r7, r7, #1
 80084cc:	3608      	adds	r6, #8
 80084ce:	e7e5      	b.n	800849c <_dtoa_r+0x36c>
 80084d0:	f000 809b 	beq.w	800860a <_dtoa_r+0x4da>
 80084d4:	9b00      	ldr	r3, [sp, #0]
 80084d6:	4f9d      	ldr	r7, [pc, #628]	; (800874c <_dtoa_r+0x61c>)
 80084d8:	425e      	negs	r6, r3
 80084da:	4b9b      	ldr	r3, [pc, #620]	; (8008748 <_dtoa_r+0x618>)
 80084dc:	f006 020f 	and.w	r2, r6, #15
 80084e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084e8:	ec51 0b19 	vmov	r0, r1, d9
 80084ec:	f7f8 f8a4 	bl	8000638 <__aeabi_dmul>
 80084f0:	1136      	asrs	r6, r6, #4
 80084f2:	4682      	mov	sl, r0
 80084f4:	468b      	mov	fp, r1
 80084f6:	2300      	movs	r3, #0
 80084f8:	2502      	movs	r5, #2
 80084fa:	2e00      	cmp	r6, #0
 80084fc:	d17a      	bne.n	80085f4 <_dtoa_r+0x4c4>
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d1d3      	bne.n	80084aa <_dtoa_r+0x37a>
 8008502:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008504:	2b00      	cmp	r3, #0
 8008506:	f000 8082 	beq.w	800860e <_dtoa_r+0x4de>
 800850a:	4b91      	ldr	r3, [pc, #580]	; (8008750 <_dtoa_r+0x620>)
 800850c:	2200      	movs	r2, #0
 800850e:	4650      	mov	r0, sl
 8008510:	4659      	mov	r1, fp
 8008512:	f7f8 fb03 	bl	8000b1c <__aeabi_dcmplt>
 8008516:	2800      	cmp	r0, #0
 8008518:	d079      	beq.n	800860e <_dtoa_r+0x4de>
 800851a:	9b03      	ldr	r3, [sp, #12]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d076      	beq.n	800860e <_dtoa_r+0x4de>
 8008520:	9b02      	ldr	r3, [sp, #8]
 8008522:	2b00      	cmp	r3, #0
 8008524:	dd36      	ble.n	8008594 <_dtoa_r+0x464>
 8008526:	9b00      	ldr	r3, [sp, #0]
 8008528:	4650      	mov	r0, sl
 800852a:	4659      	mov	r1, fp
 800852c:	1e5f      	subs	r7, r3, #1
 800852e:	2200      	movs	r2, #0
 8008530:	4b88      	ldr	r3, [pc, #544]	; (8008754 <_dtoa_r+0x624>)
 8008532:	f7f8 f881 	bl	8000638 <__aeabi_dmul>
 8008536:	9e02      	ldr	r6, [sp, #8]
 8008538:	4682      	mov	sl, r0
 800853a:	468b      	mov	fp, r1
 800853c:	3501      	adds	r5, #1
 800853e:	4628      	mov	r0, r5
 8008540:	f7f8 f810 	bl	8000564 <__aeabi_i2d>
 8008544:	4652      	mov	r2, sl
 8008546:	465b      	mov	r3, fp
 8008548:	f7f8 f876 	bl	8000638 <__aeabi_dmul>
 800854c:	4b82      	ldr	r3, [pc, #520]	; (8008758 <_dtoa_r+0x628>)
 800854e:	2200      	movs	r2, #0
 8008550:	f7f7 febc 	bl	80002cc <__adddf3>
 8008554:	46d0      	mov	r8, sl
 8008556:	46d9      	mov	r9, fp
 8008558:	4682      	mov	sl, r0
 800855a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800855e:	2e00      	cmp	r6, #0
 8008560:	d158      	bne.n	8008614 <_dtoa_r+0x4e4>
 8008562:	4b7e      	ldr	r3, [pc, #504]	; (800875c <_dtoa_r+0x62c>)
 8008564:	2200      	movs	r2, #0
 8008566:	4640      	mov	r0, r8
 8008568:	4649      	mov	r1, r9
 800856a:	f7f7 fead 	bl	80002c8 <__aeabi_dsub>
 800856e:	4652      	mov	r2, sl
 8008570:	465b      	mov	r3, fp
 8008572:	4680      	mov	r8, r0
 8008574:	4689      	mov	r9, r1
 8008576:	f7f8 faef 	bl	8000b58 <__aeabi_dcmpgt>
 800857a:	2800      	cmp	r0, #0
 800857c:	f040 8295 	bne.w	8008aaa <_dtoa_r+0x97a>
 8008580:	4652      	mov	r2, sl
 8008582:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008586:	4640      	mov	r0, r8
 8008588:	4649      	mov	r1, r9
 800858a:	f7f8 fac7 	bl	8000b1c <__aeabi_dcmplt>
 800858e:	2800      	cmp	r0, #0
 8008590:	f040 8289 	bne.w	8008aa6 <_dtoa_r+0x976>
 8008594:	ec5b ab19 	vmov	sl, fp, d9
 8008598:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800859a:	2b00      	cmp	r3, #0
 800859c:	f2c0 8148 	blt.w	8008830 <_dtoa_r+0x700>
 80085a0:	9a00      	ldr	r2, [sp, #0]
 80085a2:	2a0e      	cmp	r2, #14
 80085a4:	f300 8144 	bgt.w	8008830 <_dtoa_r+0x700>
 80085a8:	4b67      	ldr	r3, [pc, #412]	; (8008748 <_dtoa_r+0x618>)
 80085aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80085b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	f280 80d5 	bge.w	8008764 <_dtoa_r+0x634>
 80085ba:	9b03      	ldr	r3, [sp, #12]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	f300 80d1 	bgt.w	8008764 <_dtoa_r+0x634>
 80085c2:	f040 826f 	bne.w	8008aa4 <_dtoa_r+0x974>
 80085c6:	4b65      	ldr	r3, [pc, #404]	; (800875c <_dtoa_r+0x62c>)
 80085c8:	2200      	movs	r2, #0
 80085ca:	4640      	mov	r0, r8
 80085cc:	4649      	mov	r1, r9
 80085ce:	f7f8 f833 	bl	8000638 <__aeabi_dmul>
 80085d2:	4652      	mov	r2, sl
 80085d4:	465b      	mov	r3, fp
 80085d6:	f7f8 fab5 	bl	8000b44 <__aeabi_dcmpge>
 80085da:	9e03      	ldr	r6, [sp, #12]
 80085dc:	4637      	mov	r7, r6
 80085de:	2800      	cmp	r0, #0
 80085e0:	f040 8245 	bne.w	8008a6e <_dtoa_r+0x93e>
 80085e4:	9d01      	ldr	r5, [sp, #4]
 80085e6:	2331      	movs	r3, #49	; 0x31
 80085e8:	f805 3b01 	strb.w	r3, [r5], #1
 80085ec:	9b00      	ldr	r3, [sp, #0]
 80085ee:	3301      	adds	r3, #1
 80085f0:	9300      	str	r3, [sp, #0]
 80085f2:	e240      	b.n	8008a76 <_dtoa_r+0x946>
 80085f4:	07f2      	lsls	r2, r6, #31
 80085f6:	d505      	bpl.n	8008604 <_dtoa_r+0x4d4>
 80085f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085fc:	f7f8 f81c 	bl	8000638 <__aeabi_dmul>
 8008600:	3501      	adds	r5, #1
 8008602:	2301      	movs	r3, #1
 8008604:	1076      	asrs	r6, r6, #1
 8008606:	3708      	adds	r7, #8
 8008608:	e777      	b.n	80084fa <_dtoa_r+0x3ca>
 800860a:	2502      	movs	r5, #2
 800860c:	e779      	b.n	8008502 <_dtoa_r+0x3d2>
 800860e:	9f00      	ldr	r7, [sp, #0]
 8008610:	9e03      	ldr	r6, [sp, #12]
 8008612:	e794      	b.n	800853e <_dtoa_r+0x40e>
 8008614:	9901      	ldr	r1, [sp, #4]
 8008616:	4b4c      	ldr	r3, [pc, #304]	; (8008748 <_dtoa_r+0x618>)
 8008618:	4431      	add	r1, r6
 800861a:	910d      	str	r1, [sp, #52]	; 0x34
 800861c:	9908      	ldr	r1, [sp, #32]
 800861e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008622:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008626:	2900      	cmp	r1, #0
 8008628:	d043      	beq.n	80086b2 <_dtoa_r+0x582>
 800862a:	494d      	ldr	r1, [pc, #308]	; (8008760 <_dtoa_r+0x630>)
 800862c:	2000      	movs	r0, #0
 800862e:	f7f8 f92d 	bl	800088c <__aeabi_ddiv>
 8008632:	4652      	mov	r2, sl
 8008634:	465b      	mov	r3, fp
 8008636:	f7f7 fe47 	bl	80002c8 <__aeabi_dsub>
 800863a:	9d01      	ldr	r5, [sp, #4]
 800863c:	4682      	mov	sl, r0
 800863e:	468b      	mov	fp, r1
 8008640:	4649      	mov	r1, r9
 8008642:	4640      	mov	r0, r8
 8008644:	f7f8 faa8 	bl	8000b98 <__aeabi_d2iz>
 8008648:	4606      	mov	r6, r0
 800864a:	f7f7 ff8b 	bl	8000564 <__aeabi_i2d>
 800864e:	4602      	mov	r2, r0
 8008650:	460b      	mov	r3, r1
 8008652:	4640      	mov	r0, r8
 8008654:	4649      	mov	r1, r9
 8008656:	f7f7 fe37 	bl	80002c8 <__aeabi_dsub>
 800865a:	3630      	adds	r6, #48	; 0x30
 800865c:	f805 6b01 	strb.w	r6, [r5], #1
 8008660:	4652      	mov	r2, sl
 8008662:	465b      	mov	r3, fp
 8008664:	4680      	mov	r8, r0
 8008666:	4689      	mov	r9, r1
 8008668:	f7f8 fa58 	bl	8000b1c <__aeabi_dcmplt>
 800866c:	2800      	cmp	r0, #0
 800866e:	d163      	bne.n	8008738 <_dtoa_r+0x608>
 8008670:	4642      	mov	r2, r8
 8008672:	464b      	mov	r3, r9
 8008674:	4936      	ldr	r1, [pc, #216]	; (8008750 <_dtoa_r+0x620>)
 8008676:	2000      	movs	r0, #0
 8008678:	f7f7 fe26 	bl	80002c8 <__aeabi_dsub>
 800867c:	4652      	mov	r2, sl
 800867e:	465b      	mov	r3, fp
 8008680:	f7f8 fa4c 	bl	8000b1c <__aeabi_dcmplt>
 8008684:	2800      	cmp	r0, #0
 8008686:	f040 80b5 	bne.w	80087f4 <_dtoa_r+0x6c4>
 800868a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800868c:	429d      	cmp	r5, r3
 800868e:	d081      	beq.n	8008594 <_dtoa_r+0x464>
 8008690:	4b30      	ldr	r3, [pc, #192]	; (8008754 <_dtoa_r+0x624>)
 8008692:	2200      	movs	r2, #0
 8008694:	4650      	mov	r0, sl
 8008696:	4659      	mov	r1, fp
 8008698:	f7f7 ffce 	bl	8000638 <__aeabi_dmul>
 800869c:	4b2d      	ldr	r3, [pc, #180]	; (8008754 <_dtoa_r+0x624>)
 800869e:	4682      	mov	sl, r0
 80086a0:	468b      	mov	fp, r1
 80086a2:	4640      	mov	r0, r8
 80086a4:	4649      	mov	r1, r9
 80086a6:	2200      	movs	r2, #0
 80086a8:	f7f7 ffc6 	bl	8000638 <__aeabi_dmul>
 80086ac:	4680      	mov	r8, r0
 80086ae:	4689      	mov	r9, r1
 80086b0:	e7c6      	b.n	8008640 <_dtoa_r+0x510>
 80086b2:	4650      	mov	r0, sl
 80086b4:	4659      	mov	r1, fp
 80086b6:	f7f7 ffbf 	bl	8000638 <__aeabi_dmul>
 80086ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80086bc:	9d01      	ldr	r5, [sp, #4]
 80086be:	930f      	str	r3, [sp, #60]	; 0x3c
 80086c0:	4682      	mov	sl, r0
 80086c2:	468b      	mov	fp, r1
 80086c4:	4649      	mov	r1, r9
 80086c6:	4640      	mov	r0, r8
 80086c8:	f7f8 fa66 	bl	8000b98 <__aeabi_d2iz>
 80086cc:	4606      	mov	r6, r0
 80086ce:	f7f7 ff49 	bl	8000564 <__aeabi_i2d>
 80086d2:	3630      	adds	r6, #48	; 0x30
 80086d4:	4602      	mov	r2, r0
 80086d6:	460b      	mov	r3, r1
 80086d8:	4640      	mov	r0, r8
 80086da:	4649      	mov	r1, r9
 80086dc:	f7f7 fdf4 	bl	80002c8 <__aeabi_dsub>
 80086e0:	f805 6b01 	strb.w	r6, [r5], #1
 80086e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80086e6:	429d      	cmp	r5, r3
 80086e8:	4680      	mov	r8, r0
 80086ea:	4689      	mov	r9, r1
 80086ec:	f04f 0200 	mov.w	r2, #0
 80086f0:	d124      	bne.n	800873c <_dtoa_r+0x60c>
 80086f2:	4b1b      	ldr	r3, [pc, #108]	; (8008760 <_dtoa_r+0x630>)
 80086f4:	4650      	mov	r0, sl
 80086f6:	4659      	mov	r1, fp
 80086f8:	f7f7 fde8 	bl	80002cc <__adddf3>
 80086fc:	4602      	mov	r2, r0
 80086fe:	460b      	mov	r3, r1
 8008700:	4640      	mov	r0, r8
 8008702:	4649      	mov	r1, r9
 8008704:	f7f8 fa28 	bl	8000b58 <__aeabi_dcmpgt>
 8008708:	2800      	cmp	r0, #0
 800870a:	d173      	bne.n	80087f4 <_dtoa_r+0x6c4>
 800870c:	4652      	mov	r2, sl
 800870e:	465b      	mov	r3, fp
 8008710:	4913      	ldr	r1, [pc, #76]	; (8008760 <_dtoa_r+0x630>)
 8008712:	2000      	movs	r0, #0
 8008714:	f7f7 fdd8 	bl	80002c8 <__aeabi_dsub>
 8008718:	4602      	mov	r2, r0
 800871a:	460b      	mov	r3, r1
 800871c:	4640      	mov	r0, r8
 800871e:	4649      	mov	r1, r9
 8008720:	f7f8 f9fc 	bl	8000b1c <__aeabi_dcmplt>
 8008724:	2800      	cmp	r0, #0
 8008726:	f43f af35 	beq.w	8008594 <_dtoa_r+0x464>
 800872a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800872c:	1e6b      	subs	r3, r5, #1
 800872e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008730:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008734:	2b30      	cmp	r3, #48	; 0x30
 8008736:	d0f8      	beq.n	800872a <_dtoa_r+0x5fa>
 8008738:	9700      	str	r7, [sp, #0]
 800873a:	e049      	b.n	80087d0 <_dtoa_r+0x6a0>
 800873c:	4b05      	ldr	r3, [pc, #20]	; (8008754 <_dtoa_r+0x624>)
 800873e:	f7f7 ff7b 	bl	8000638 <__aeabi_dmul>
 8008742:	4680      	mov	r8, r0
 8008744:	4689      	mov	r9, r1
 8008746:	e7bd      	b.n	80086c4 <_dtoa_r+0x594>
 8008748:	0800b870 	.word	0x0800b870
 800874c:	0800b848 	.word	0x0800b848
 8008750:	3ff00000 	.word	0x3ff00000
 8008754:	40240000 	.word	0x40240000
 8008758:	401c0000 	.word	0x401c0000
 800875c:	40140000 	.word	0x40140000
 8008760:	3fe00000 	.word	0x3fe00000
 8008764:	9d01      	ldr	r5, [sp, #4]
 8008766:	4656      	mov	r6, sl
 8008768:	465f      	mov	r7, fp
 800876a:	4642      	mov	r2, r8
 800876c:	464b      	mov	r3, r9
 800876e:	4630      	mov	r0, r6
 8008770:	4639      	mov	r1, r7
 8008772:	f7f8 f88b 	bl	800088c <__aeabi_ddiv>
 8008776:	f7f8 fa0f 	bl	8000b98 <__aeabi_d2iz>
 800877a:	4682      	mov	sl, r0
 800877c:	f7f7 fef2 	bl	8000564 <__aeabi_i2d>
 8008780:	4642      	mov	r2, r8
 8008782:	464b      	mov	r3, r9
 8008784:	f7f7 ff58 	bl	8000638 <__aeabi_dmul>
 8008788:	4602      	mov	r2, r0
 800878a:	460b      	mov	r3, r1
 800878c:	4630      	mov	r0, r6
 800878e:	4639      	mov	r1, r7
 8008790:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008794:	f7f7 fd98 	bl	80002c8 <__aeabi_dsub>
 8008798:	f805 6b01 	strb.w	r6, [r5], #1
 800879c:	9e01      	ldr	r6, [sp, #4]
 800879e:	9f03      	ldr	r7, [sp, #12]
 80087a0:	1bae      	subs	r6, r5, r6
 80087a2:	42b7      	cmp	r7, r6
 80087a4:	4602      	mov	r2, r0
 80087a6:	460b      	mov	r3, r1
 80087a8:	d135      	bne.n	8008816 <_dtoa_r+0x6e6>
 80087aa:	f7f7 fd8f 	bl	80002cc <__adddf3>
 80087ae:	4642      	mov	r2, r8
 80087b0:	464b      	mov	r3, r9
 80087b2:	4606      	mov	r6, r0
 80087b4:	460f      	mov	r7, r1
 80087b6:	f7f8 f9cf 	bl	8000b58 <__aeabi_dcmpgt>
 80087ba:	b9d0      	cbnz	r0, 80087f2 <_dtoa_r+0x6c2>
 80087bc:	4642      	mov	r2, r8
 80087be:	464b      	mov	r3, r9
 80087c0:	4630      	mov	r0, r6
 80087c2:	4639      	mov	r1, r7
 80087c4:	f7f8 f9a0 	bl	8000b08 <__aeabi_dcmpeq>
 80087c8:	b110      	cbz	r0, 80087d0 <_dtoa_r+0x6a0>
 80087ca:	f01a 0f01 	tst.w	sl, #1
 80087ce:	d110      	bne.n	80087f2 <_dtoa_r+0x6c2>
 80087d0:	4620      	mov	r0, r4
 80087d2:	ee18 1a10 	vmov	r1, s16
 80087d6:	f000 fe75 	bl	80094c4 <_Bfree>
 80087da:	2300      	movs	r3, #0
 80087dc:	9800      	ldr	r0, [sp, #0]
 80087de:	702b      	strb	r3, [r5, #0]
 80087e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80087e2:	3001      	adds	r0, #1
 80087e4:	6018      	str	r0, [r3, #0]
 80087e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	f43f acf1 	beq.w	80081d0 <_dtoa_r+0xa0>
 80087ee:	601d      	str	r5, [r3, #0]
 80087f0:	e4ee      	b.n	80081d0 <_dtoa_r+0xa0>
 80087f2:	9f00      	ldr	r7, [sp, #0]
 80087f4:	462b      	mov	r3, r5
 80087f6:	461d      	mov	r5, r3
 80087f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80087fc:	2a39      	cmp	r2, #57	; 0x39
 80087fe:	d106      	bne.n	800880e <_dtoa_r+0x6de>
 8008800:	9a01      	ldr	r2, [sp, #4]
 8008802:	429a      	cmp	r2, r3
 8008804:	d1f7      	bne.n	80087f6 <_dtoa_r+0x6c6>
 8008806:	9901      	ldr	r1, [sp, #4]
 8008808:	2230      	movs	r2, #48	; 0x30
 800880a:	3701      	adds	r7, #1
 800880c:	700a      	strb	r2, [r1, #0]
 800880e:	781a      	ldrb	r2, [r3, #0]
 8008810:	3201      	adds	r2, #1
 8008812:	701a      	strb	r2, [r3, #0]
 8008814:	e790      	b.n	8008738 <_dtoa_r+0x608>
 8008816:	4ba6      	ldr	r3, [pc, #664]	; (8008ab0 <_dtoa_r+0x980>)
 8008818:	2200      	movs	r2, #0
 800881a:	f7f7 ff0d 	bl	8000638 <__aeabi_dmul>
 800881e:	2200      	movs	r2, #0
 8008820:	2300      	movs	r3, #0
 8008822:	4606      	mov	r6, r0
 8008824:	460f      	mov	r7, r1
 8008826:	f7f8 f96f 	bl	8000b08 <__aeabi_dcmpeq>
 800882a:	2800      	cmp	r0, #0
 800882c:	d09d      	beq.n	800876a <_dtoa_r+0x63a>
 800882e:	e7cf      	b.n	80087d0 <_dtoa_r+0x6a0>
 8008830:	9a08      	ldr	r2, [sp, #32]
 8008832:	2a00      	cmp	r2, #0
 8008834:	f000 80d7 	beq.w	80089e6 <_dtoa_r+0x8b6>
 8008838:	9a06      	ldr	r2, [sp, #24]
 800883a:	2a01      	cmp	r2, #1
 800883c:	f300 80ba 	bgt.w	80089b4 <_dtoa_r+0x884>
 8008840:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008842:	2a00      	cmp	r2, #0
 8008844:	f000 80b2 	beq.w	80089ac <_dtoa_r+0x87c>
 8008848:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800884c:	9e07      	ldr	r6, [sp, #28]
 800884e:	9d04      	ldr	r5, [sp, #16]
 8008850:	9a04      	ldr	r2, [sp, #16]
 8008852:	441a      	add	r2, r3
 8008854:	9204      	str	r2, [sp, #16]
 8008856:	9a05      	ldr	r2, [sp, #20]
 8008858:	2101      	movs	r1, #1
 800885a:	441a      	add	r2, r3
 800885c:	4620      	mov	r0, r4
 800885e:	9205      	str	r2, [sp, #20]
 8008860:	f000 ff32 	bl	80096c8 <__i2b>
 8008864:	4607      	mov	r7, r0
 8008866:	2d00      	cmp	r5, #0
 8008868:	dd0c      	ble.n	8008884 <_dtoa_r+0x754>
 800886a:	9b05      	ldr	r3, [sp, #20]
 800886c:	2b00      	cmp	r3, #0
 800886e:	dd09      	ble.n	8008884 <_dtoa_r+0x754>
 8008870:	42ab      	cmp	r3, r5
 8008872:	9a04      	ldr	r2, [sp, #16]
 8008874:	bfa8      	it	ge
 8008876:	462b      	movge	r3, r5
 8008878:	1ad2      	subs	r2, r2, r3
 800887a:	9204      	str	r2, [sp, #16]
 800887c:	9a05      	ldr	r2, [sp, #20]
 800887e:	1aed      	subs	r5, r5, r3
 8008880:	1ad3      	subs	r3, r2, r3
 8008882:	9305      	str	r3, [sp, #20]
 8008884:	9b07      	ldr	r3, [sp, #28]
 8008886:	b31b      	cbz	r3, 80088d0 <_dtoa_r+0x7a0>
 8008888:	9b08      	ldr	r3, [sp, #32]
 800888a:	2b00      	cmp	r3, #0
 800888c:	f000 80af 	beq.w	80089ee <_dtoa_r+0x8be>
 8008890:	2e00      	cmp	r6, #0
 8008892:	dd13      	ble.n	80088bc <_dtoa_r+0x78c>
 8008894:	4639      	mov	r1, r7
 8008896:	4632      	mov	r2, r6
 8008898:	4620      	mov	r0, r4
 800889a:	f000 ffd5 	bl	8009848 <__pow5mult>
 800889e:	ee18 2a10 	vmov	r2, s16
 80088a2:	4601      	mov	r1, r0
 80088a4:	4607      	mov	r7, r0
 80088a6:	4620      	mov	r0, r4
 80088a8:	f000 ff24 	bl	80096f4 <__multiply>
 80088ac:	ee18 1a10 	vmov	r1, s16
 80088b0:	4680      	mov	r8, r0
 80088b2:	4620      	mov	r0, r4
 80088b4:	f000 fe06 	bl	80094c4 <_Bfree>
 80088b8:	ee08 8a10 	vmov	s16, r8
 80088bc:	9b07      	ldr	r3, [sp, #28]
 80088be:	1b9a      	subs	r2, r3, r6
 80088c0:	d006      	beq.n	80088d0 <_dtoa_r+0x7a0>
 80088c2:	ee18 1a10 	vmov	r1, s16
 80088c6:	4620      	mov	r0, r4
 80088c8:	f000 ffbe 	bl	8009848 <__pow5mult>
 80088cc:	ee08 0a10 	vmov	s16, r0
 80088d0:	2101      	movs	r1, #1
 80088d2:	4620      	mov	r0, r4
 80088d4:	f000 fef8 	bl	80096c8 <__i2b>
 80088d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088da:	2b00      	cmp	r3, #0
 80088dc:	4606      	mov	r6, r0
 80088de:	f340 8088 	ble.w	80089f2 <_dtoa_r+0x8c2>
 80088e2:	461a      	mov	r2, r3
 80088e4:	4601      	mov	r1, r0
 80088e6:	4620      	mov	r0, r4
 80088e8:	f000 ffae 	bl	8009848 <__pow5mult>
 80088ec:	9b06      	ldr	r3, [sp, #24]
 80088ee:	2b01      	cmp	r3, #1
 80088f0:	4606      	mov	r6, r0
 80088f2:	f340 8081 	ble.w	80089f8 <_dtoa_r+0x8c8>
 80088f6:	f04f 0800 	mov.w	r8, #0
 80088fa:	6933      	ldr	r3, [r6, #16]
 80088fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008900:	6918      	ldr	r0, [r3, #16]
 8008902:	f000 fe91 	bl	8009628 <__hi0bits>
 8008906:	f1c0 0020 	rsb	r0, r0, #32
 800890a:	9b05      	ldr	r3, [sp, #20]
 800890c:	4418      	add	r0, r3
 800890e:	f010 001f 	ands.w	r0, r0, #31
 8008912:	f000 8092 	beq.w	8008a3a <_dtoa_r+0x90a>
 8008916:	f1c0 0320 	rsb	r3, r0, #32
 800891a:	2b04      	cmp	r3, #4
 800891c:	f340 808a 	ble.w	8008a34 <_dtoa_r+0x904>
 8008920:	f1c0 001c 	rsb	r0, r0, #28
 8008924:	9b04      	ldr	r3, [sp, #16]
 8008926:	4403      	add	r3, r0
 8008928:	9304      	str	r3, [sp, #16]
 800892a:	9b05      	ldr	r3, [sp, #20]
 800892c:	4403      	add	r3, r0
 800892e:	4405      	add	r5, r0
 8008930:	9305      	str	r3, [sp, #20]
 8008932:	9b04      	ldr	r3, [sp, #16]
 8008934:	2b00      	cmp	r3, #0
 8008936:	dd07      	ble.n	8008948 <_dtoa_r+0x818>
 8008938:	ee18 1a10 	vmov	r1, s16
 800893c:	461a      	mov	r2, r3
 800893e:	4620      	mov	r0, r4
 8008940:	f000 ffdc 	bl	80098fc <__lshift>
 8008944:	ee08 0a10 	vmov	s16, r0
 8008948:	9b05      	ldr	r3, [sp, #20]
 800894a:	2b00      	cmp	r3, #0
 800894c:	dd05      	ble.n	800895a <_dtoa_r+0x82a>
 800894e:	4631      	mov	r1, r6
 8008950:	461a      	mov	r2, r3
 8008952:	4620      	mov	r0, r4
 8008954:	f000 ffd2 	bl	80098fc <__lshift>
 8008958:	4606      	mov	r6, r0
 800895a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800895c:	2b00      	cmp	r3, #0
 800895e:	d06e      	beq.n	8008a3e <_dtoa_r+0x90e>
 8008960:	ee18 0a10 	vmov	r0, s16
 8008964:	4631      	mov	r1, r6
 8008966:	f001 f839 	bl	80099dc <__mcmp>
 800896a:	2800      	cmp	r0, #0
 800896c:	da67      	bge.n	8008a3e <_dtoa_r+0x90e>
 800896e:	9b00      	ldr	r3, [sp, #0]
 8008970:	3b01      	subs	r3, #1
 8008972:	ee18 1a10 	vmov	r1, s16
 8008976:	9300      	str	r3, [sp, #0]
 8008978:	220a      	movs	r2, #10
 800897a:	2300      	movs	r3, #0
 800897c:	4620      	mov	r0, r4
 800897e:	f000 fdc3 	bl	8009508 <__multadd>
 8008982:	9b08      	ldr	r3, [sp, #32]
 8008984:	ee08 0a10 	vmov	s16, r0
 8008988:	2b00      	cmp	r3, #0
 800898a:	f000 81b1 	beq.w	8008cf0 <_dtoa_r+0xbc0>
 800898e:	2300      	movs	r3, #0
 8008990:	4639      	mov	r1, r7
 8008992:	220a      	movs	r2, #10
 8008994:	4620      	mov	r0, r4
 8008996:	f000 fdb7 	bl	8009508 <__multadd>
 800899a:	9b02      	ldr	r3, [sp, #8]
 800899c:	2b00      	cmp	r3, #0
 800899e:	4607      	mov	r7, r0
 80089a0:	f300 808e 	bgt.w	8008ac0 <_dtoa_r+0x990>
 80089a4:	9b06      	ldr	r3, [sp, #24]
 80089a6:	2b02      	cmp	r3, #2
 80089a8:	dc51      	bgt.n	8008a4e <_dtoa_r+0x91e>
 80089aa:	e089      	b.n	8008ac0 <_dtoa_r+0x990>
 80089ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80089ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80089b2:	e74b      	b.n	800884c <_dtoa_r+0x71c>
 80089b4:	9b03      	ldr	r3, [sp, #12]
 80089b6:	1e5e      	subs	r6, r3, #1
 80089b8:	9b07      	ldr	r3, [sp, #28]
 80089ba:	42b3      	cmp	r3, r6
 80089bc:	bfbf      	itttt	lt
 80089be:	9b07      	ldrlt	r3, [sp, #28]
 80089c0:	9607      	strlt	r6, [sp, #28]
 80089c2:	1af2      	sublt	r2, r6, r3
 80089c4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80089c6:	bfb6      	itet	lt
 80089c8:	189b      	addlt	r3, r3, r2
 80089ca:	1b9e      	subge	r6, r3, r6
 80089cc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80089ce:	9b03      	ldr	r3, [sp, #12]
 80089d0:	bfb8      	it	lt
 80089d2:	2600      	movlt	r6, #0
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	bfb7      	itett	lt
 80089d8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80089dc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80089e0:	1a9d      	sublt	r5, r3, r2
 80089e2:	2300      	movlt	r3, #0
 80089e4:	e734      	b.n	8008850 <_dtoa_r+0x720>
 80089e6:	9e07      	ldr	r6, [sp, #28]
 80089e8:	9d04      	ldr	r5, [sp, #16]
 80089ea:	9f08      	ldr	r7, [sp, #32]
 80089ec:	e73b      	b.n	8008866 <_dtoa_r+0x736>
 80089ee:	9a07      	ldr	r2, [sp, #28]
 80089f0:	e767      	b.n	80088c2 <_dtoa_r+0x792>
 80089f2:	9b06      	ldr	r3, [sp, #24]
 80089f4:	2b01      	cmp	r3, #1
 80089f6:	dc18      	bgt.n	8008a2a <_dtoa_r+0x8fa>
 80089f8:	f1ba 0f00 	cmp.w	sl, #0
 80089fc:	d115      	bne.n	8008a2a <_dtoa_r+0x8fa>
 80089fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a02:	b993      	cbnz	r3, 8008a2a <_dtoa_r+0x8fa>
 8008a04:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008a08:	0d1b      	lsrs	r3, r3, #20
 8008a0a:	051b      	lsls	r3, r3, #20
 8008a0c:	b183      	cbz	r3, 8008a30 <_dtoa_r+0x900>
 8008a0e:	9b04      	ldr	r3, [sp, #16]
 8008a10:	3301      	adds	r3, #1
 8008a12:	9304      	str	r3, [sp, #16]
 8008a14:	9b05      	ldr	r3, [sp, #20]
 8008a16:	3301      	adds	r3, #1
 8008a18:	9305      	str	r3, [sp, #20]
 8008a1a:	f04f 0801 	mov.w	r8, #1
 8008a1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	f47f af6a 	bne.w	80088fa <_dtoa_r+0x7ca>
 8008a26:	2001      	movs	r0, #1
 8008a28:	e76f      	b.n	800890a <_dtoa_r+0x7da>
 8008a2a:	f04f 0800 	mov.w	r8, #0
 8008a2e:	e7f6      	b.n	8008a1e <_dtoa_r+0x8ee>
 8008a30:	4698      	mov	r8, r3
 8008a32:	e7f4      	b.n	8008a1e <_dtoa_r+0x8ee>
 8008a34:	f43f af7d 	beq.w	8008932 <_dtoa_r+0x802>
 8008a38:	4618      	mov	r0, r3
 8008a3a:	301c      	adds	r0, #28
 8008a3c:	e772      	b.n	8008924 <_dtoa_r+0x7f4>
 8008a3e:	9b03      	ldr	r3, [sp, #12]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	dc37      	bgt.n	8008ab4 <_dtoa_r+0x984>
 8008a44:	9b06      	ldr	r3, [sp, #24]
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	dd34      	ble.n	8008ab4 <_dtoa_r+0x984>
 8008a4a:	9b03      	ldr	r3, [sp, #12]
 8008a4c:	9302      	str	r3, [sp, #8]
 8008a4e:	9b02      	ldr	r3, [sp, #8]
 8008a50:	b96b      	cbnz	r3, 8008a6e <_dtoa_r+0x93e>
 8008a52:	4631      	mov	r1, r6
 8008a54:	2205      	movs	r2, #5
 8008a56:	4620      	mov	r0, r4
 8008a58:	f000 fd56 	bl	8009508 <__multadd>
 8008a5c:	4601      	mov	r1, r0
 8008a5e:	4606      	mov	r6, r0
 8008a60:	ee18 0a10 	vmov	r0, s16
 8008a64:	f000 ffba 	bl	80099dc <__mcmp>
 8008a68:	2800      	cmp	r0, #0
 8008a6a:	f73f adbb 	bgt.w	80085e4 <_dtoa_r+0x4b4>
 8008a6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a70:	9d01      	ldr	r5, [sp, #4]
 8008a72:	43db      	mvns	r3, r3
 8008a74:	9300      	str	r3, [sp, #0]
 8008a76:	f04f 0800 	mov.w	r8, #0
 8008a7a:	4631      	mov	r1, r6
 8008a7c:	4620      	mov	r0, r4
 8008a7e:	f000 fd21 	bl	80094c4 <_Bfree>
 8008a82:	2f00      	cmp	r7, #0
 8008a84:	f43f aea4 	beq.w	80087d0 <_dtoa_r+0x6a0>
 8008a88:	f1b8 0f00 	cmp.w	r8, #0
 8008a8c:	d005      	beq.n	8008a9a <_dtoa_r+0x96a>
 8008a8e:	45b8      	cmp	r8, r7
 8008a90:	d003      	beq.n	8008a9a <_dtoa_r+0x96a>
 8008a92:	4641      	mov	r1, r8
 8008a94:	4620      	mov	r0, r4
 8008a96:	f000 fd15 	bl	80094c4 <_Bfree>
 8008a9a:	4639      	mov	r1, r7
 8008a9c:	4620      	mov	r0, r4
 8008a9e:	f000 fd11 	bl	80094c4 <_Bfree>
 8008aa2:	e695      	b.n	80087d0 <_dtoa_r+0x6a0>
 8008aa4:	2600      	movs	r6, #0
 8008aa6:	4637      	mov	r7, r6
 8008aa8:	e7e1      	b.n	8008a6e <_dtoa_r+0x93e>
 8008aaa:	9700      	str	r7, [sp, #0]
 8008aac:	4637      	mov	r7, r6
 8008aae:	e599      	b.n	80085e4 <_dtoa_r+0x4b4>
 8008ab0:	40240000 	.word	0x40240000
 8008ab4:	9b08      	ldr	r3, [sp, #32]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	f000 80ca 	beq.w	8008c50 <_dtoa_r+0xb20>
 8008abc:	9b03      	ldr	r3, [sp, #12]
 8008abe:	9302      	str	r3, [sp, #8]
 8008ac0:	2d00      	cmp	r5, #0
 8008ac2:	dd05      	ble.n	8008ad0 <_dtoa_r+0x9a0>
 8008ac4:	4639      	mov	r1, r7
 8008ac6:	462a      	mov	r2, r5
 8008ac8:	4620      	mov	r0, r4
 8008aca:	f000 ff17 	bl	80098fc <__lshift>
 8008ace:	4607      	mov	r7, r0
 8008ad0:	f1b8 0f00 	cmp.w	r8, #0
 8008ad4:	d05b      	beq.n	8008b8e <_dtoa_r+0xa5e>
 8008ad6:	6879      	ldr	r1, [r7, #4]
 8008ad8:	4620      	mov	r0, r4
 8008ada:	f000 fcb3 	bl	8009444 <_Balloc>
 8008ade:	4605      	mov	r5, r0
 8008ae0:	b928      	cbnz	r0, 8008aee <_dtoa_r+0x9be>
 8008ae2:	4b87      	ldr	r3, [pc, #540]	; (8008d00 <_dtoa_r+0xbd0>)
 8008ae4:	4602      	mov	r2, r0
 8008ae6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008aea:	f7ff bb3b 	b.w	8008164 <_dtoa_r+0x34>
 8008aee:	693a      	ldr	r2, [r7, #16]
 8008af0:	3202      	adds	r2, #2
 8008af2:	0092      	lsls	r2, r2, #2
 8008af4:	f107 010c 	add.w	r1, r7, #12
 8008af8:	300c      	adds	r0, #12
 8008afa:	f000 fc95 	bl	8009428 <memcpy>
 8008afe:	2201      	movs	r2, #1
 8008b00:	4629      	mov	r1, r5
 8008b02:	4620      	mov	r0, r4
 8008b04:	f000 fefa 	bl	80098fc <__lshift>
 8008b08:	9b01      	ldr	r3, [sp, #4]
 8008b0a:	f103 0901 	add.w	r9, r3, #1
 8008b0e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008b12:	4413      	add	r3, r2
 8008b14:	9305      	str	r3, [sp, #20]
 8008b16:	f00a 0301 	and.w	r3, sl, #1
 8008b1a:	46b8      	mov	r8, r7
 8008b1c:	9304      	str	r3, [sp, #16]
 8008b1e:	4607      	mov	r7, r0
 8008b20:	4631      	mov	r1, r6
 8008b22:	ee18 0a10 	vmov	r0, s16
 8008b26:	f7ff fa77 	bl	8008018 <quorem>
 8008b2a:	4641      	mov	r1, r8
 8008b2c:	9002      	str	r0, [sp, #8]
 8008b2e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008b32:	ee18 0a10 	vmov	r0, s16
 8008b36:	f000 ff51 	bl	80099dc <__mcmp>
 8008b3a:	463a      	mov	r2, r7
 8008b3c:	9003      	str	r0, [sp, #12]
 8008b3e:	4631      	mov	r1, r6
 8008b40:	4620      	mov	r0, r4
 8008b42:	f000 ff67 	bl	8009a14 <__mdiff>
 8008b46:	68c2      	ldr	r2, [r0, #12]
 8008b48:	f109 3bff 	add.w	fp, r9, #4294967295
 8008b4c:	4605      	mov	r5, r0
 8008b4e:	bb02      	cbnz	r2, 8008b92 <_dtoa_r+0xa62>
 8008b50:	4601      	mov	r1, r0
 8008b52:	ee18 0a10 	vmov	r0, s16
 8008b56:	f000 ff41 	bl	80099dc <__mcmp>
 8008b5a:	4602      	mov	r2, r0
 8008b5c:	4629      	mov	r1, r5
 8008b5e:	4620      	mov	r0, r4
 8008b60:	9207      	str	r2, [sp, #28]
 8008b62:	f000 fcaf 	bl	80094c4 <_Bfree>
 8008b66:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008b6a:	ea43 0102 	orr.w	r1, r3, r2
 8008b6e:	9b04      	ldr	r3, [sp, #16]
 8008b70:	430b      	orrs	r3, r1
 8008b72:	464d      	mov	r5, r9
 8008b74:	d10f      	bne.n	8008b96 <_dtoa_r+0xa66>
 8008b76:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008b7a:	d02a      	beq.n	8008bd2 <_dtoa_r+0xaa2>
 8008b7c:	9b03      	ldr	r3, [sp, #12]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	dd02      	ble.n	8008b88 <_dtoa_r+0xa58>
 8008b82:	9b02      	ldr	r3, [sp, #8]
 8008b84:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008b88:	f88b a000 	strb.w	sl, [fp]
 8008b8c:	e775      	b.n	8008a7a <_dtoa_r+0x94a>
 8008b8e:	4638      	mov	r0, r7
 8008b90:	e7ba      	b.n	8008b08 <_dtoa_r+0x9d8>
 8008b92:	2201      	movs	r2, #1
 8008b94:	e7e2      	b.n	8008b5c <_dtoa_r+0xa2c>
 8008b96:	9b03      	ldr	r3, [sp, #12]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	db04      	blt.n	8008ba6 <_dtoa_r+0xa76>
 8008b9c:	9906      	ldr	r1, [sp, #24]
 8008b9e:	430b      	orrs	r3, r1
 8008ba0:	9904      	ldr	r1, [sp, #16]
 8008ba2:	430b      	orrs	r3, r1
 8008ba4:	d122      	bne.n	8008bec <_dtoa_r+0xabc>
 8008ba6:	2a00      	cmp	r2, #0
 8008ba8:	ddee      	ble.n	8008b88 <_dtoa_r+0xa58>
 8008baa:	ee18 1a10 	vmov	r1, s16
 8008bae:	2201      	movs	r2, #1
 8008bb0:	4620      	mov	r0, r4
 8008bb2:	f000 fea3 	bl	80098fc <__lshift>
 8008bb6:	4631      	mov	r1, r6
 8008bb8:	ee08 0a10 	vmov	s16, r0
 8008bbc:	f000 ff0e 	bl	80099dc <__mcmp>
 8008bc0:	2800      	cmp	r0, #0
 8008bc2:	dc03      	bgt.n	8008bcc <_dtoa_r+0xa9c>
 8008bc4:	d1e0      	bne.n	8008b88 <_dtoa_r+0xa58>
 8008bc6:	f01a 0f01 	tst.w	sl, #1
 8008bca:	d0dd      	beq.n	8008b88 <_dtoa_r+0xa58>
 8008bcc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008bd0:	d1d7      	bne.n	8008b82 <_dtoa_r+0xa52>
 8008bd2:	2339      	movs	r3, #57	; 0x39
 8008bd4:	f88b 3000 	strb.w	r3, [fp]
 8008bd8:	462b      	mov	r3, r5
 8008bda:	461d      	mov	r5, r3
 8008bdc:	3b01      	subs	r3, #1
 8008bde:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008be2:	2a39      	cmp	r2, #57	; 0x39
 8008be4:	d071      	beq.n	8008cca <_dtoa_r+0xb9a>
 8008be6:	3201      	adds	r2, #1
 8008be8:	701a      	strb	r2, [r3, #0]
 8008bea:	e746      	b.n	8008a7a <_dtoa_r+0x94a>
 8008bec:	2a00      	cmp	r2, #0
 8008bee:	dd07      	ble.n	8008c00 <_dtoa_r+0xad0>
 8008bf0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008bf4:	d0ed      	beq.n	8008bd2 <_dtoa_r+0xaa2>
 8008bf6:	f10a 0301 	add.w	r3, sl, #1
 8008bfa:	f88b 3000 	strb.w	r3, [fp]
 8008bfe:	e73c      	b.n	8008a7a <_dtoa_r+0x94a>
 8008c00:	9b05      	ldr	r3, [sp, #20]
 8008c02:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008c06:	4599      	cmp	r9, r3
 8008c08:	d047      	beq.n	8008c9a <_dtoa_r+0xb6a>
 8008c0a:	ee18 1a10 	vmov	r1, s16
 8008c0e:	2300      	movs	r3, #0
 8008c10:	220a      	movs	r2, #10
 8008c12:	4620      	mov	r0, r4
 8008c14:	f000 fc78 	bl	8009508 <__multadd>
 8008c18:	45b8      	cmp	r8, r7
 8008c1a:	ee08 0a10 	vmov	s16, r0
 8008c1e:	f04f 0300 	mov.w	r3, #0
 8008c22:	f04f 020a 	mov.w	r2, #10
 8008c26:	4641      	mov	r1, r8
 8008c28:	4620      	mov	r0, r4
 8008c2a:	d106      	bne.n	8008c3a <_dtoa_r+0xb0a>
 8008c2c:	f000 fc6c 	bl	8009508 <__multadd>
 8008c30:	4680      	mov	r8, r0
 8008c32:	4607      	mov	r7, r0
 8008c34:	f109 0901 	add.w	r9, r9, #1
 8008c38:	e772      	b.n	8008b20 <_dtoa_r+0x9f0>
 8008c3a:	f000 fc65 	bl	8009508 <__multadd>
 8008c3e:	4639      	mov	r1, r7
 8008c40:	4680      	mov	r8, r0
 8008c42:	2300      	movs	r3, #0
 8008c44:	220a      	movs	r2, #10
 8008c46:	4620      	mov	r0, r4
 8008c48:	f000 fc5e 	bl	8009508 <__multadd>
 8008c4c:	4607      	mov	r7, r0
 8008c4e:	e7f1      	b.n	8008c34 <_dtoa_r+0xb04>
 8008c50:	9b03      	ldr	r3, [sp, #12]
 8008c52:	9302      	str	r3, [sp, #8]
 8008c54:	9d01      	ldr	r5, [sp, #4]
 8008c56:	ee18 0a10 	vmov	r0, s16
 8008c5a:	4631      	mov	r1, r6
 8008c5c:	f7ff f9dc 	bl	8008018 <quorem>
 8008c60:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008c64:	9b01      	ldr	r3, [sp, #4]
 8008c66:	f805 ab01 	strb.w	sl, [r5], #1
 8008c6a:	1aea      	subs	r2, r5, r3
 8008c6c:	9b02      	ldr	r3, [sp, #8]
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	dd09      	ble.n	8008c86 <_dtoa_r+0xb56>
 8008c72:	ee18 1a10 	vmov	r1, s16
 8008c76:	2300      	movs	r3, #0
 8008c78:	220a      	movs	r2, #10
 8008c7a:	4620      	mov	r0, r4
 8008c7c:	f000 fc44 	bl	8009508 <__multadd>
 8008c80:	ee08 0a10 	vmov	s16, r0
 8008c84:	e7e7      	b.n	8008c56 <_dtoa_r+0xb26>
 8008c86:	9b02      	ldr	r3, [sp, #8]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	bfc8      	it	gt
 8008c8c:	461d      	movgt	r5, r3
 8008c8e:	9b01      	ldr	r3, [sp, #4]
 8008c90:	bfd8      	it	le
 8008c92:	2501      	movle	r5, #1
 8008c94:	441d      	add	r5, r3
 8008c96:	f04f 0800 	mov.w	r8, #0
 8008c9a:	ee18 1a10 	vmov	r1, s16
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	4620      	mov	r0, r4
 8008ca2:	f000 fe2b 	bl	80098fc <__lshift>
 8008ca6:	4631      	mov	r1, r6
 8008ca8:	ee08 0a10 	vmov	s16, r0
 8008cac:	f000 fe96 	bl	80099dc <__mcmp>
 8008cb0:	2800      	cmp	r0, #0
 8008cb2:	dc91      	bgt.n	8008bd8 <_dtoa_r+0xaa8>
 8008cb4:	d102      	bne.n	8008cbc <_dtoa_r+0xb8c>
 8008cb6:	f01a 0f01 	tst.w	sl, #1
 8008cba:	d18d      	bne.n	8008bd8 <_dtoa_r+0xaa8>
 8008cbc:	462b      	mov	r3, r5
 8008cbe:	461d      	mov	r5, r3
 8008cc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008cc4:	2a30      	cmp	r2, #48	; 0x30
 8008cc6:	d0fa      	beq.n	8008cbe <_dtoa_r+0xb8e>
 8008cc8:	e6d7      	b.n	8008a7a <_dtoa_r+0x94a>
 8008cca:	9a01      	ldr	r2, [sp, #4]
 8008ccc:	429a      	cmp	r2, r3
 8008cce:	d184      	bne.n	8008bda <_dtoa_r+0xaaa>
 8008cd0:	9b00      	ldr	r3, [sp, #0]
 8008cd2:	3301      	adds	r3, #1
 8008cd4:	9300      	str	r3, [sp, #0]
 8008cd6:	2331      	movs	r3, #49	; 0x31
 8008cd8:	7013      	strb	r3, [r2, #0]
 8008cda:	e6ce      	b.n	8008a7a <_dtoa_r+0x94a>
 8008cdc:	4b09      	ldr	r3, [pc, #36]	; (8008d04 <_dtoa_r+0xbd4>)
 8008cde:	f7ff ba95 	b.w	800820c <_dtoa_r+0xdc>
 8008ce2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	f47f aa6e 	bne.w	80081c6 <_dtoa_r+0x96>
 8008cea:	4b07      	ldr	r3, [pc, #28]	; (8008d08 <_dtoa_r+0xbd8>)
 8008cec:	f7ff ba8e 	b.w	800820c <_dtoa_r+0xdc>
 8008cf0:	9b02      	ldr	r3, [sp, #8]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	dcae      	bgt.n	8008c54 <_dtoa_r+0xb24>
 8008cf6:	9b06      	ldr	r3, [sp, #24]
 8008cf8:	2b02      	cmp	r3, #2
 8008cfa:	f73f aea8 	bgt.w	8008a4e <_dtoa_r+0x91e>
 8008cfe:	e7a9      	b.n	8008c54 <_dtoa_r+0xb24>
 8008d00:	0800b760 	.word	0x0800b760
 8008d04:	0800b564 	.word	0x0800b564
 8008d08:	0800b6e1 	.word	0x0800b6e1

08008d0c <rshift>:
 8008d0c:	6903      	ldr	r3, [r0, #16]
 8008d0e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008d12:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008d16:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008d1a:	f100 0414 	add.w	r4, r0, #20
 8008d1e:	dd45      	ble.n	8008dac <rshift+0xa0>
 8008d20:	f011 011f 	ands.w	r1, r1, #31
 8008d24:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008d28:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008d2c:	d10c      	bne.n	8008d48 <rshift+0x3c>
 8008d2e:	f100 0710 	add.w	r7, r0, #16
 8008d32:	4629      	mov	r1, r5
 8008d34:	42b1      	cmp	r1, r6
 8008d36:	d334      	bcc.n	8008da2 <rshift+0x96>
 8008d38:	1a9b      	subs	r3, r3, r2
 8008d3a:	009b      	lsls	r3, r3, #2
 8008d3c:	1eea      	subs	r2, r5, #3
 8008d3e:	4296      	cmp	r6, r2
 8008d40:	bf38      	it	cc
 8008d42:	2300      	movcc	r3, #0
 8008d44:	4423      	add	r3, r4
 8008d46:	e015      	b.n	8008d74 <rshift+0x68>
 8008d48:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008d4c:	f1c1 0820 	rsb	r8, r1, #32
 8008d50:	40cf      	lsrs	r7, r1
 8008d52:	f105 0e04 	add.w	lr, r5, #4
 8008d56:	46a1      	mov	r9, r4
 8008d58:	4576      	cmp	r6, lr
 8008d5a:	46f4      	mov	ip, lr
 8008d5c:	d815      	bhi.n	8008d8a <rshift+0x7e>
 8008d5e:	1a9a      	subs	r2, r3, r2
 8008d60:	0092      	lsls	r2, r2, #2
 8008d62:	3a04      	subs	r2, #4
 8008d64:	3501      	adds	r5, #1
 8008d66:	42ae      	cmp	r6, r5
 8008d68:	bf38      	it	cc
 8008d6a:	2200      	movcc	r2, #0
 8008d6c:	18a3      	adds	r3, r4, r2
 8008d6e:	50a7      	str	r7, [r4, r2]
 8008d70:	b107      	cbz	r7, 8008d74 <rshift+0x68>
 8008d72:	3304      	adds	r3, #4
 8008d74:	1b1a      	subs	r2, r3, r4
 8008d76:	42a3      	cmp	r3, r4
 8008d78:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008d7c:	bf08      	it	eq
 8008d7e:	2300      	moveq	r3, #0
 8008d80:	6102      	str	r2, [r0, #16]
 8008d82:	bf08      	it	eq
 8008d84:	6143      	streq	r3, [r0, #20]
 8008d86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d8a:	f8dc c000 	ldr.w	ip, [ip]
 8008d8e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008d92:	ea4c 0707 	orr.w	r7, ip, r7
 8008d96:	f849 7b04 	str.w	r7, [r9], #4
 8008d9a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008d9e:	40cf      	lsrs	r7, r1
 8008da0:	e7da      	b.n	8008d58 <rshift+0x4c>
 8008da2:	f851 cb04 	ldr.w	ip, [r1], #4
 8008da6:	f847 cf04 	str.w	ip, [r7, #4]!
 8008daa:	e7c3      	b.n	8008d34 <rshift+0x28>
 8008dac:	4623      	mov	r3, r4
 8008dae:	e7e1      	b.n	8008d74 <rshift+0x68>

08008db0 <__hexdig_fun>:
 8008db0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008db4:	2b09      	cmp	r3, #9
 8008db6:	d802      	bhi.n	8008dbe <__hexdig_fun+0xe>
 8008db8:	3820      	subs	r0, #32
 8008dba:	b2c0      	uxtb	r0, r0
 8008dbc:	4770      	bx	lr
 8008dbe:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008dc2:	2b05      	cmp	r3, #5
 8008dc4:	d801      	bhi.n	8008dca <__hexdig_fun+0x1a>
 8008dc6:	3847      	subs	r0, #71	; 0x47
 8008dc8:	e7f7      	b.n	8008dba <__hexdig_fun+0xa>
 8008dca:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008dce:	2b05      	cmp	r3, #5
 8008dd0:	d801      	bhi.n	8008dd6 <__hexdig_fun+0x26>
 8008dd2:	3827      	subs	r0, #39	; 0x27
 8008dd4:	e7f1      	b.n	8008dba <__hexdig_fun+0xa>
 8008dd6:	2000      	movs	r0, #0
 8008dd8:	4770      	bx	lr
	...

08008ddc <__gethex>:
 8008ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008de0:	ed2d 8b02 	vpush	{d8}
 8008de4:	b089      	sub	sp, #36	; 0x24
 8008de6:	ee08 0a10 	vmov	s16, r0
 8008dea:	9304      	str	r3, [sp, #16]
 8008dec:	4bb4      	ldr	r3, [pc, #720]	; (80090c0 <__gethex+0x2e4>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	9301      	str	r3, [sp, #4]
 8008df2:	4618      	mov	r0, r3
 8008df4:	468b      	mov	fp, r1
 8008df6:	4690      	mov	r8, r2
 8008df8:	f7f7 fa0a 	bl	8000210 <strlen>
 8008dfc:	9b01      	ldr	r3, [sp, #4]
 8008dfe:	f8db 2000 	ldr.w	r2, [fp]
 8008e02:	4403      	add	r3, r0
 8008e04:	4682      	mov	sl, r0
 8008e06:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008e0a:	9305      	str	r3, [sp, #20]
 8008e0c:	1c93      	adds	r3, r2, #2
 8008e0e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008e12:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008e16:	32fe      	adds	r2, #254	; 0xfe
 8008e18:	18d1      	adds	r1, r2, r3
 8008e1a:	461f      	mov	r7, r3
 8008e1c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008e20:	9100      	str	r1, [sp, #0]
 8008e22:	2830      	cmp	r0, #48	; 0x30
 8008e24:	d0f8      	beq.n	8008e18 <__gethex+0x3c>
 8008e26:	f7ff ffc3 	bl	8008db0 <__hexdig_fun>
 8008e2a:	4604      	mov	r4, r0
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	d13a      	bne.n	8008ea6 <__gethex+0xca>
 8008e30:	9901      	ldr	r1, [sp, #4]
 8008e32:	4652      	mov	r2, sl
 8008e34:	4638      	mov	r0, r7
 8008e36:	f001 fa33 	bl	800a2a0 <strncmp>
 8008e3a:	4605      	mov	r5, r0
 8008e3c:	2800      	cmp	r0, #0
 8008e3e:	d168      	bne.n	8008f12 <__gethex+0x136>
 8008e40:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008e44:	eb07 060a 	add.w	r6, r7, sl
 8008e48:	f7ff ffb2 	bl	8008db0 <__hexdig_fun>
 8008e4c:	2800      	cmp	r0, #0
 8008e4e:	d062      	beq.n	8008f16 <__gethex+0x13a>
 8008e50:	4633      	mov	r3, r6
 8008e52:	7818      	ldrb	r0, [r3, #0]
 8008e54:	2830      	cmp	r0, #48	; 0x30
 8008e56:	461f      	mov	r7, r3
 8008e58:	f103 0301 	add.w	r3, r3, #1
 8008e5c:	d0f9      	beq.n	8008e52 <__gethex+0x76>
 8008e5e:	f7ff ffa7 	bl	8008db0 <__hexdig_fun>
 8008e62:	2301      	movs	r3, #1
 8008e64:	fab0 f480 	clz	r4, r0
 8008e68:	0964      	lsrs	r4, r4, #5
 8008e6a:	4635      	mov	r5, r6
 8008e6c:	9300      	str	r3, [sp, #0]
 8008e6e:	463a      	mov	r2, r7
 8008e70:	4616      	mov	r6, r2
 8008e72:	3201      	adds	r2, #1
 8008e74:	7830      	ldrb	r0, [r6, #0]
 8008e76:	f7ff ff9b 	bl	8008db0 <__hexdig_fun>
 8008e7a:	2800      	cmp	r0, #0
 8008e7c:	d1f8      	bne.n	8008e70 <__gethex+0x94>
 8008e7e:	9901      	ldr	r1, [sp, #4]
 8008e80:	4652      	mov	r2, sl
 8008e82:	4630      	mov	r0, r6
 8008e84:	f001 fa0c 	bl	800a2a0 <strncmp>
 8008e88:	b980      	cbnz	r0, 8008eac <__gethex+0xd0>
 8008e8a:	b94d      	cbnz	r5, 8008ea0 <__gethex+0xc4>
 8008e8c:	eb06 050a 	add.w	r5, r6, sl
 8008e90:	462a      	mov	r2, r5
 8008e92:	4616      	mov	r6, r2
 8008e94:	3201      	adds	r2, #1
 8008e96:	7830      	ldrb	r0, [r6, #0]
 8008e98:	f7ff ff8a 	bl	8008db0 <__hexdig_fun>
 8008e9c:	2800      	cmp	r0, #0
 8008e9e:	d1f8      	bne.n	8008e92 <__gethex+0xb6>
 8008ea0:	1bad      	subs	r5, r5, r6
 8008ea2:	00ad      	lsls	r5, r5, #2
 8008ea4:	e004      	b.n	8008eb0 <__gethex+0xd4>
 8008ea6:	2400      	movs	r4, #0
 8008ea8:	4625      	mov	r5, r4
 8008eaa:	e7e0      	b.n	8008e6e <__gethex+0x92>
 8008eac:	2d00      	cmp	r5, #0
 8008eae:	d1f7      	bne.n	8008ea0 <__gethex+0xc4>
 8008eb0:	7833      	ldrb	r3, [r6, #0]
 8008eb2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008eb6:	2b50      	cmp	r3, #80	; 0x50
 8008eb8:	d13b      	bne.n	8008f32 <__gethex+0x156>
 8008eba:	7873      	ldrb	r3, [r6, #1]
 8008ebc:	2b2b      	cmp	r3, #43	; 0x2b
 8008ebe:	d02c      	beq.n	8008f1a <__gethex+0x13e>
 8008ec0:	2b2d      	cmp	r3, #45	; 0x2d
 8008ec2:	d02e      	beq.n	8008f22 <__gethex+0x146>
 8008ec4:	1c71      	adds	r1, r6, #1
 8008ec6:	f04f 0900 	mov.w	r9, #0
 8008eca:	7808      	ldrb	r0, [r1, #0]
 8008ecc:	f7ff ff70 	bl	8008db0 <__hexdig_fun>
 8008ed0:	1e43      	subs	r3, r0, #1
 8008ed2:	b2db      	uxtb	r3, r3
 8008ed4:	2b18      	cmp	r3, #24
 8008ed6:	d82c      	bhi.n	8008f32 <__gethex+0x156>
 8008ed8:	f1a0 0210 	sub.w	r2, r0, #16
 8008edc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008ee0:	f7ff ff66 	bl	8008db0 <__hexdig_fun>
 8008ee4:	1e43      	subs	r3, r0, #1
 8008ee6:	b2db      	uxtb	r3, r3
 8008ee8:	2b18      	cmp	r3, #24
 8008eea:	d91d      	bls.n	8008f28 <__gethex+0x14c>
 8008eec:	f1b9 0f00 	cmp.w	r9, #0
 8008ef0:	d000      	beq.n	8008ef4 <__gethex+0x118>
 8008ef2:	4252      	negs	r2, r2
 8008ef4:	4415      	add	r5, r2
 8008ef6:	f8cb 1000 	str.w	r1, [fp]
 8008efa:	b1e4      	cbz	r4, 8008f36 <__gethex+0x15a>
 8008efc:	9b00      	ldr	r3, [sp, #0]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	bf14      	ite	ne
 8008f02:	2700      	movne	r7, #0
 8008f04:	2706      	moveq	r7, #6
 8008f06:	4638      	mov	r0, r7
 8008f08:	b009      	add	sp, #36	; 0x24
 8008f0a:	ecbd 8b02 	vpop	{d8}
 8008f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f12:	463e      	mov	r6, r7
 8008f14:	4625      	mov	r5, r4
 8008f16:	2401      	movs	r4, #1
 8008f18:	e7ca      	b.n	8008eb0 <__gethex+0xd4>
 8008f1a:	f04f 0900 	mov.w	r9, #0
 8008f1e:	1cb1      	adds	r1, r6, #2
 8008f20:	e7d3      	b.n	8008eca <__gethex+0xee>
 8008f22:	f04f 0901 	mov.w	r9, #1
 8008f26:	e7fa      	b.n	8008f1e <__gethex+0x142>
 8008f28:	230a      	movs	r3, #10
 8008f2a:	fb03 0202 	mla	r2, r3, r2, r0
 8008f2e:	3a10      	subs	r2, #16
 8008f30:	e7d4      	b.n	8008edc <__gethex+0x100>
 8008f32:	4631      	mov	r1, r6
 8008f34:	e7df      	b.n	8008ef6 <__gethex+0x11a>
 8008f36:	1bf3      	subs	r3, r6, r7
 8008f38:	3b01      	subs	r3, #1
 8008f3a:	4621      	mov	r1, r4
 8008f3c:	2b07      	cmp	r3, #7
 8008f3e:	dc0b      	bgt.n	8008f58 <__gethex+0x17c>
 8008f40:	ee18 0a10 	vmov	r0, s16
 8008f44:	f000 fa7e 	bl	8009444 <_Balloc>
 8008f48:	4604      	mov	r4, r0
 8008f4a:	b940      	cbnz	r0, 8008f5e <__gethex+0x182>
 8008f4c:	4b5d      	ldr	r3, [pc, #372]	; (80090c4 <__gethex+0x2e8>)
 8008f4e:	4602      	mov	r2, r0
 8008f50:	21de      	movs	r1, #222	; 0xde
 8008f52:	485d      	ldr	r0, [pc, #372]	; (80090c8 <__gethex+0x2ec>)
 8008f54:	f001 f9c6 	bl	800a2e4 <__assert_func>
 8008f58:	3101      	adds	r1, #1
 8008f5a:	105b      	asrs	r3, r3, #1
 8008f5c:	e7ee      	b.n	8008f3c <__gethex+0x160>
 8008f5e:	f100 0914 	add.w	r9, r0, #20
 8008f62:	f04f 0b00 	mov.w	fp, #0
 8008f66:	f1ca 0301 	rsb	r3, sl, #1
 8008f6a:	f8cd 9008 	str.w	r9, [sp, #8]
 8008f6e:	f8cd b000 	str.w	fp, [sp]
 8008f72:	9306      	str	r3, [sp, #24]
 8008f74:	42b7      	cmp	r7, r6
 8008f76:	d340      	bcc.n	8008ffa <__gethex+0x21e>
 8008f78:	9802      	ldr	r0, [sp, #8]
 8008f7a:	9b00      	ldr	r3, [sp, #0]
 8008f7c:	f840 3b04 	str.w	r3, [r0], #4
 8008f80:	eba0 0009 	sub.w	r0, r0, r9
 8008f84:	1080      	asrs	r0, r0, #2
 8008f86:	0146      	lsls	r6, r0, #5
 8008f88:	6120      	str	r0, [r4, #16]
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f000 fb4c 	bl	8009628 <__hi0bits>
 8008f90:	1a30      	subs	r0, r6, r0
 8008f92:	f8d8 6000 	ldr.w	r6, [r8]
 8008f96:	42b0      	cmp	r0, r6
 8008f98:	dd63      	ble.n	8009062 <__gethex+0x286>
 8008f9a:	1b87      	subs	r7, r0, r6
 8008f9c:	4639      	mov	r1, r7
 8008f9e:	4620      	mov	r0, r4
 8008fa0:	f000 fef0 	bl	8009d84 <__any_on>
 8008fa4:	4682      	mov	sl, r0
 8008fa6:	b1a8      	cbz	r0, 8008fd4 <__gethex+0x1f8>
 8008fa8:	1e7b      	subs	r3, r7, #1
 8008faa:	1159      	asrs	r1, r3, #5
 8008fac:	f003 021f 	and.w	r2, r3, #31
 8008fb0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008fb4:	f04f 0a01 	mov.w	sl, #1
 8008fb8:	fa0a f202 	lsl.w	r2, sl, r2
 8008fbc:	420a      	tst	r2, r1
 8008fbe:	d009      	beq.n	8008fd4 <__gethex+0x1f8>
 8008fc0:	4553      	cmp	r3, sl
 8008fc2:	dd05      	ble.n	8008fd0 <__gethex+0x1f4>
 8008fc4:	1eb9      	subs	r1, r7, #2
 8008fc6:	4620      	mov	r0, r4
 8008fc8:	f000 fedc 	bl	8009d84 <__any_on>
 8008fcc:	2800      	cmp	r0, #0
 8008fce:	d145      	bne.n	800905c <__gethex+0x280>
 8008fd0:	f04f 0a02 	mov.w	sl, #2
 8008fd4:	4639      	mov	r1, r7
 8008fd6:	4620      	mov	r0, r4
 8008fd8:	f7ff fe98 	bl	8008d0c <rshift>
 8008fdc:	443d      	add	r5, r7
 8008fde:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008fe2:	42ab      	cmp	r3, r5
 8008fe4:	da4c      	bge.n	8009080 <__gethex+0x2a4>
 8008fe6:	ee18 0a10 	vmov	r0, s16
 8008fea:	4621      	mov	r1, r4
 8008fec:	f000 fa6a 	bl	80094c4 <_Bfree>
 8008ff0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	6013      	str	r3, [r2, #0]
 8008ff6:	27a3      	movs	r7, #163	; 0xa3
 8008ff8:	e785      	b.n	8008f06 <__gethex+0x12a>
 8008ffa:	1e73      	subs	r3, r6, #1
 8008ffc:	9a05      	ldr	r2, [sp, #20]
 8008ffe:	9303      	str	r3, [sp, #12]
 8009000:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009004:	4293      	cmp	r3, r2
 8009006:	d019      	beq.n	800903c <__gethex+0x260>
 8009008:	f1bb 0f20 	cmp.w	fp, #32
 800900c:	d107      	bne.n	800901e <__gethex+0x242>
 800900e:	9b02      	ldr	r3, [sp, #8]
 8009010:	9a00      	ldr	r2, [sp, #0]
 8009012:	f843 2b04 	str.w	r2, [r3], #4
 8009016:	9302      	str	r3, [sp, #8]
 8009018:	2300      	movs	r3, #0
 800901a:	9300      	str	r3, [sp, #0]
 800901c:	469b      	mov	fp, r3
 800901e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009022:	f7ff fec5 	bl	8008db0 <__hexdig_fun>
 8009026:	9b00      	ldr	r3, [sp, #0]
 8009028:	f000 000f 	and.w	r0, r0, #15
 800902c:	fa00 f00b 	lsl.w	r0, r0, fp
 8009030:	4303      	orrs	r3, r0
 8009032:	9300      	str	r3, [sp, #0]
 8009034:	f10b 0b04 	add.w	fp, fp, #4
 8009038:	9b03      	ldr	r3, [sp, #12]
 800903a:	e00d      	b.n	8009058 <__gethex+0x27c>
 800903c:	9b03      	ldr	r3, [sp, #12]
 800903e:	9a06      	ldr	r2, [sp, #24]
 8009040:	4413      	add	r3, r2
 8009042:	42bb      	cmp	r3, r7
 8009044:	d3e0      	bcc.n	8009008 <__gethex+0x22c>
 8009046:	4618      	mov	r0, r3
 8009048:	9901      	ldr	r1, [sp, #4]
 800904a:	9307      	str	r3, [sp, #28]
 800904c:	4652      	mov	r2, sl
 800904e:	f001 f927 	bl	800a2a0 <strncmp>
 8009052:	9b07      	ldr	r3, [sp, #28]
 8009054:	2800      	cmp	r0, #0
 8009056:	d1d7      	bne.n	8009008 <__gethex+0x22c>
 8009058:	461e      	mov	r6, r3
 800905a:	e78b      	b.n	8008f74 <__gethex+0x198>
 800905c:	f04f 0a03 	mov.w	sl, #3
 8009060:	e7b8      	b.n	8008fd4 <__gethex+0x1f8>
 8009062:	da0a      	bge.n	800907a <__gethex+0x29e>
 8009064:	1a37      	subs	r7, r6, r0
 8009066:	4621      	mov	r1, r4
 8009068:	ee18 0a10 	vmov	r0, s16
 800906c:	463a      	mov	r2, r7
 800906e:	f000 fc45 	bl	80098fc <__lshift>
 8009072:	1bed      	subs	r5, r5, r7
 8009074:	4604      	mov	r4, r0
 8009076:	f100 0914 	add.w	r9, r0, #20
 800907a:	f04f 0a00 	mov.w	sl, #0
 800907e:	e7ae      	b.n	8008fde <__gethex+0x202>
 8009080:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009084:	42a8      	cmp	r0, r5
 8009086:	dd72      	ble.n	800916e <__gethex+0x392>
 8009088:	1b45      	subs	r5, r0, r5
 800908a:	42ae      	cmp	r6, r5
 800908c:	dc36      	bgt.n	80090fc <__gethex+0x320>
 800908e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009092:	2b02      	cmp	r3, #2
 8009094:	d02a      	beq.n	80090ec <__gethex+0x310>
 8009096:	2b03      	cmp	r3, #3
 8009098:	d02c      	beq.n	80090f4 <__gethex+0x318>
 800909a:	2b01      	cmp	r3, #1
 800909c:	d11c      	bne.n	80090d8 <__gethex+0x2fc>
 800909e:	42ae      	cmp	r6, r5
 80090a0:	d11a      	bne.n	80090d8 <__gethex+0x2fc>
 80090a2:	2e01      	cmp	r6, #1
 80090a4:	d112      	bne.n	80090cc <__gethex+0x2f0>
 80090a6:	9a04      	ldr	r2, [sp, #16]
 80090a8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80090ac:	6013      	str	r3, [r2, #0]
 80090ae:	2301      	movs	r3, #1
 80090b0:	6123      	str	r3, [r4, #16]
 80090b2:	f8c9 3000 	str.w	r3, [r9]
 80090b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80090b8:	2762      	movs	r7, #98	; 0x62
 80090ba:	601c      	str	r4, [r3, #0]
 80090bc:	e723      	b.n	8008f06 <__gethex+0x12a>
 80090be:	bf00      	nop
 80090c0:	0800b7d8 	.word	0x0800b7d8
 80090c4:	0800b760 	.word	0x0800b760
 80090c8:	0800b771 	.word	0x0800b771
 80090cc:	1e71      	subs	r1, r6, #1
 80090ce:	4620      	mov	r0, r4
 80090d0:	f000 fe58 	bl	8009d84 <__any_on>
 80090d4:	2800      	cmp	r0, #0
 80090d6:	d1e6      	bne.n	80090a6 <__gethex+0x2ca>
 80090d8:	ee18 0a10 	vmov	r0, s16
 80090dc:	4621      	mov	r1, r4
 80090de:	f000 f9f1 	bl	80094c4 <_Bfree>
 80090e2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80090e4:	2300      	movs	r3, #0
 80090e6:	6013      	str	r3, [r2, #0]
 80090e8:	2750      	movs	r7, #80	; 0x50
 80090ea:	e70c      	b.n	8008f06 <__gethex+0x12a>
 80090ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d1f2      	bne.n	80090d8 <__gethex+0x2fc>
 80090f2:	e7d8      	b.n	80090a6 <__gethex+0x2ca>
 80090f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d1d5      	bne.n	80090a6 <__gethex+0x2ca>
 80090fa:	e7ed      	b.n	80090d8 <__gethex+0x2fc>
 80090fc:	1e6f      	subs	r7, r5, #1
 80090fe:	f1ba 0f00 	cmp.w	sl, #0
 8009102:	d131      	bne.n	8009168 <__gethex+0x38c>
 8009104:	b127      	cbz	r7, 8009110 <__gethex+0x334>
 8009106:	4639      	mov	r1, r7
 8009108:	4620      	mov	r0, r4
 800910a:	f000 fe3b 	bl	8009d84 <__any_on>
 800910e:	4682      	mov	sl, r0
 8009110:	117b      	asrs	r3, r7, #5
 8009112:	2101      	movs	r1, #1
 8009114:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009118:	f007 071f 	and.w	r7, r7, #31
 800911c:	fa01 f707 	lsl.w	r7, r1, r7
 8009120:	421f      	tst	r7, r3
 8009122:	4629      	mov	r1, r5
 8009124:	4620      	mov	r0, r4
 8009126:	bf18      	it	ne
 8009128:	f04a 0a02 	orrne.w	sl, sl, #2
 800912c:	1b76      	subs	r6, r6, r5
 800912e:	f7ff fded 	bl	8008d0c <rshift>
 8009132:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009136:	2702      	movs	r7, #2
 8009138:	f1ba 0f00 	cmp.w	sl, #0
 800913c:	d048      	beq.n	80091d0 <__gethex+0x3f4>
 800913e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009142:	2b02      	cmp	r3, #2
 8009144:	d015      	beq.n	8009172 <__gethex+0x396>
 8009146:	2b03      	cmp	r3, #3
 8009148:	d017      	beq.n	800917a <__gethex+0x39e>
 800914a:	2b01      	cmp	r3, #1
 800914c:	d109      	bne.n	8009162 <__gethex+0x386>
 800914e:	f01a 0f02 	tst.w	sl, #2
 8009152:	d006      	beq.n	8009162 <__gethex+0x386>
 8009154:	f8d9 0000 	ldr.w	r0, [r9]
 8009158:	ea4a 0a00 	orr.w	sl, sl, r0
 800915c:	f01a 0f01 	tst.w	sl, #1
 8009160:	d10e      	bne.n	8009180 <__gethex+0x3a4>
 8009162:	f047 0710 	orr.w	r7, r7, #16
 8009166:	e033      	b.n	80091d0 <__gethex+0x3f4>
 8009168:	f04f 0a01 	mov.w	sl, #1
 800916c:	e7d0      	b.n	8009110 <__gethex+0x334>
 800916e:	2701      	movs	r7, #1
 8009170:	e7e2      	b.n	8009138 <__gethex+0x35c>
 8009172:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009174:	f1c3 0301 	rsb	r3, r3, #1
 8009178:	9315      	str	r3, [sp, #84]	; 0x54
 800917a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800917c:	2b00      	cmp	r3, #0
 800917e:	d0f0      	beq.n	8009162 <__gethex+0x386>
 8009180:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009184:	f104 0314 	add.w	r3, r4, #20
 8009188:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800918c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009190:	f04f 0c00 	mov.w	ip, #0
 8009194:	4618      	mov	r0, r3
 8009196:	f853 2b04 	ldr.w	r2, [r3], #4
 800919a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800919e:	d01c      	beq.n	80091da <__gethex+0x3fe>
 80091a0:	3201      	adds	r2, #1
 80091a2:	6002      	str	r2, [r0, #0]
 80091a4:	2f02      	cmp	r7, #2
 80091a6:	f104 0314 	add.w	r3, r4, #20
 80091aa:	d13f      	bne.n	800922c <__gethex+0x450>
 80091ac:	f8d8 2000 	ldr.w	r2, [r8]
 80091b0:	3a01      	subs	r2, #1
 80091b2:	42b2      	cmp	r2, r6
 80091b4:	d10a      	bne.n	80091cc <__gethex+0x3f0>
 80091b6:	1171      	asrs	r1, r6, #5
 80091b8:	2201      	movs	r2, #1
 80091ba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80091be:	f006 061f 	and.w	r6, r6, #31
 80091c2:	fa02 f606 	lsl.w	r6, r2, r6
 80091c6:	421e      	tst	r6, r3
 80091c8:	bf18      	it	ne
 80091ca:	4617      	movne	r7, r2
 80091cc:	f047 0720 	orr.w	r7, r7, #32
 80091d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80091d2:	601c      	str	r4, [r3, #0]
 80091d4:	9b04      	ldr	r3, [sp, #16]
 80091d6:	601d      	str	r5, [r3, #0]
 80091d8:	e695      	b.n	8008f06 <__gethex+0x12a>
 80091da:	4299      	cmp	r1, r3
 80091dc:	f843 cc04 	str.w	ip, [r3, #-4]
 80091e0:	d8d8      	bhi.n	8009194 <__gethex+0x3b8>
 80091e2:	68a3      	ldr	r3, [r4, #8]
 80091e4:	459b      	cmp	fp, r3
 80091e6:	db19      	blt.n	800921c <__gethex+0x440>
 80091e8:	6861      	ldr	r1, [r4, #4]
 80091ea:	ee18 0a10 	vmov	r0, s16
 80091ee:	3101      	adds	r1, #1
 80091f0:	f000 f928 	bl	8009444 <_Balloc>
 80091f4:	4681      	mov	r9, r0
 80091f6:	b918      	cbnz	r0, 8009200 <__gethex+0x424>
 80091f8:	4b1a      	ldr	r3, [pc, #104]	; (8009264 <__gethex+0x488>)
 80091fa:	4602      	mov	r2, r0
 80091fc:	2184      	movs	r1, #132	; 0x84
 80091fe:	e6a8      	b.n	8008f52 <__gethex+0x176>
 8009200:	6922      	ldr	r2, [r4, #16]
 8009202:	3202      	adds	r2, #2
 8009204:	f104 010c 	add.w	r1, r4, #12
 8009208:	0092      	lsls	r2, r2, #2
 800920a:	300c      	adds	r0, #12
 800920c:	f000 f90c 	bl	8009428 <memcpy>
 8009210:	4621      	mov	r1, r4
 8009212:	ee18 0a10 	vmov	r0, s16
 8009216:	f000 f955 	bl	80094c4 <_Bfree>
 800921a:	464c      	mov	r4, r9
 800921c:	6923      	ldr	r3, [r4, #16]
 800921e:	1c5a      	adds	r2, r3, #1
 8009220:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009224:	6122      	str	r2, [r4, #16]
 8009226:	2201      	movs	r2, #1
 8009228:	615a      	str	r2, [r3, #20]
 800922a:	e7bb      	b.n	80091a4 <__gethex+0x3c8>
 800922c:	6922      	ldr	r2, [r4, #16]
 800922e:	455a      	cmp	r2, fp
 8009230:	dd0b      	ble.n	800924a <__gethex+0x46e>
 8009232:	2101      	movs	r1, #1
 8009234:	4620      	mov	r0, r4
 8009236:	f7ff fd69 	bl	8008d0c <rshift>
 800923a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800923e:	3501      	adds	r5, #1
 8009240:	42ab      	cmp	r3, r5
 8009242:	f6ff aed0 	blt.w	8008fe6 <__gethex+0x20a>
 8009246:	2701      	movs	r7, #1
 8009248:	e7c0      	b.n	80091cc <__gethex+0x3f0>
 800924a:	f016 061f 	ands.w	r6, r6, #31
 800924e:	d0fa      	beq.n	8009246 <__gethex+0x46a>
 8009250:	4453      	add	r3, sl
 8009252:	f1c6 0620 	rsb	r6, r6, #32
 8009256:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800925a:	f000 f9e5 	bl	8009628 <__hi0bits>
 800925e:	42b0      	cmp	r0, r6
 8009260:	dbe7      	blt.n	8009232 <__gethex+0x456>
 8009262:	e7f0      	b.n	8009246 <__gethex+0x46a>
 8009264:	0800b760 	.word	0x0800b760

08009268 <L_shift>:
 8009268:	f1c2 0208 	rsb	r2, r2, #8
 800926c:	0092      	lsls	r2, r2, #2
 800926e:	b570      	push	{r4, r5, r6, lr}
 8009270:	f1c2 0620 	rsb	r6, r2, #32
 8009274:	6843      	ldr	r3, [r0, #4]
 8009276:	6804      	ldr	r4, [r0, #0]
 8009278:	fa03 f506 	lsl.w	r5, r3, r6
 800927c:	432c      	orrs	r4, r5
 800927e:	40d3      	lsrs	r3, r2
 8009280:	6004      	str	r4, [r0, #0]
 8009282:	f840 3f04 	str.w	r3, [r0, #4]!
 8009286:	4288      	cmp	r0, r1
 8009288:	d3f4      	bcc.n	8009274 <L_shift+0xc>
 800928a:	bd70      	pop	{r4, r5, r6, pc}

0800928c <__match>:
 800928c:	b530      	push	{r4, r5, lr}
 800928e:	6803      	ldr	r3, [r0, #0]
 8009290:	3301      	adds	r3, #1
 8009292:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009296:	b914      	cbnz	r4, 800929e <__match+0x12>
 8009298:	6003      	str	r3, [r0, #0]
 800929a:	2001      	movs	r0, #1
 800929c:	bd30      	pop	{r4, r5, pc}
 800929e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092a2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80092a6:	2d19      	cmp	r5, #25
 80092a8:	bf98      	it	ls
 80092aa:	3220      	addls	r2, #32
 80092ac:	42a2      	cmp	r2, r4
 80092ae:	d0f0      	beq.n	8009292 <__match+0x6>
 80092b0:	2000      	movs	r0, #0
 80092b2:	e7f3      	b.n	800929c <__match+0x10>

080092b4 <__hexnan>:
 80092b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092b8:	680b      	ldr	r3, [r1, #0]
 80092ba:	115e      	asrs	r6, r3, #5
 80092bc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80092c0:	f013 031f 	ands.w	r3, r3, #31
 80092c4:	b087      	sub	sp, #28
 80092c6:	bf18      	it	ne
 80092c8:	3604      	addne	r6, #4
 80092ca:	2500      	movs	r5, #0
 80092cc:	1f37      	subs	r7, r6, #4
 80092ce:	4690      	mov	r8, r2
 80092d0:	6802      	ldr	r2, [r0, #0]
 80092d2:	9301      	str	r3, [sp, #4]
 80092d4:	4682      	mov	sl, r0
 80092d6:	f846 5c04 	str.w	r5, [r6, #-4]
 80092da:	46b9      	mov	r9, r7
 80092dc:	463c      	mov	r4, r7
 80092de:	9502      	str	r5, [sp, #8]
 80092e0:	46ab      	mov	fp, r5
 80092e2:	7851      	ldrb	r1, [r2, #1]
 80092e4:	1c53      	adds	r3, r2, #1
 80092e6:	9303      	str	r3, [sp, #12]
 80092e8:	b341      	cbz	r1, 800933c <__hexnan+0x88>
 80092ea:	4608      	mov	r0, r1
 80092ec:	9205      	str	r2, [sp, #20]
 80092ee:	9104      	str	r1, [sp, #16]
 80092f0:	f7ff fd5e 	bl	8008db0 <__hexdig_fun>
 80092f4:	2800      	cmp	r0, #0
 80092f6:	d14f      	bne.n	8009398 <__hexnan+0xe4>
 80092f8:	9904      	ldr	r1, [sp, #16]
 80092fa:	9a05      	ldr	r2, [sp, #20]
 80092fc:	2920      	cmp	r1, #32
 80092fe:	d818      	bhi.n	8009332 <__hexnan+0x7e>
 8009300:	9b02      	ldr	r3, [sp, #8]
 8009302:	459b      	cmp	fp, r3
 8009304:	dd13      	ble.n	800932e <__hexnan+0x7a>
 8009306:	454c      	cmp	r4, r9
 8009308:	d206      	bcs.n	8009318 <__hexnan+0x64>
 800930a:	2d07      	cmp	r5, #7
 800930c:	dc04      	bgt.n	8009318 <__hexnan+0x64>
 800930e:	462a      	mov	r2, r5
 8009310:	4649      	mov	r1, r9
 8009312:	4620      	mov	r0, r4
 8009314:	f7ff ffa8 	bl	8009268 <L_shift>
 8009318:	4544      	cmp	r4, r8
 800931a:	d950      	bls.n	80093be <__hexnan+0x10a>
 800931c:	2300      	movs	r3, #0
 800931e:	f1a4 0904 	sub.w	r9, r4, #4
 8009322:	f844 3c04 	str.w	r3, [r4, #-4]
 8009326:	f8cd b008 	str.w	fp, [sp, #8]
 800932a:	464c      	mov	r4, r9
 800932c:	461d      	mov	r5, r3
 800932e:	9a03      	ldr	r2, [sp, #12]
 8009330:	e7d7      	b.n	80092e2 <__hexnan+0x2e>
 8009332:	2929      	cmp	r1, #41	; 0x29
 8009334:	d156      	bne.n	80093e4 <__hexnan+0x130>
 8009336:	3202      	adds	r2, #2
 8009338:	f8ca 2000 	str.w	r2, [sl]
 800933c:	f1bb 0f00 	cmp.w	fp, #0
 8009340:	d050      	beq.n	80093e4 <__hexnan+0x130>
 8009342:	454c      	cmp	r4, r9
 8009344:	d206      	bcs.n	8009354 <__hexnan+0xa0>
 8009346:	2d07      	cmp	r5, #7
 8009348:	dc04      	bgt.n	8009354 <__hexnan+0xa0>
 800934a:	462a      	mov	r2, r5
 800934c:	4649      	mov	r1, r9
 800934e:	4620      	mov	r0, r4
 8009350:	f7ff ff8a 	bl	8009268 <L_shift>
 8009354:	4544      	cmp	r4, r8
 8009356:	d934      	bls.n	80093c2 <__hexnan+0x10e>
 8009358:	f1a8 0204 	sub.w	r2, r8, #4
 800935c:	4623      	mov	r3, r4
 800935e:	f853 1b04 	ldr.w	r1, [r3], #4
 8009362:	f842 1f04 	str.w	r1, [r2, #4]!
 8009366:	429f      	cmp	r7, r3
 8009368:	d2f9      	bcs.n	800935e <__hexnan+0xaa>
 800936a:	1b3b      	subs	r3, r7, r4
 800936c:	f023 0303 	bic.w	r3, r3, #3
 8009370:	3304      	adds	r3, #4
 8009372:	3401      	adds	r4, #1
 8009374:	3e03      	subs	r6, #3
 8009376:	42b4      	cmp	r4, r6
 8009378:	bf88      	it	hi
 800937a:	2304      	movhi	r3, #4
 800937c:	4443      	add	r3, r8
 800937e:	2200      	movs	r2, #0
 8009380:	f843 2b04 	str.w	r2, [r3], #4
 8009384:	429f      	cmp	r7, r3
 8009386:	d2fb      	bcs.n	8009380 <__hexnan+0xcc>
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	b91b      	cbnz	r3, 8009394 <__hexnan+0xe0>
 800938c:	4547      	cmp	r7, r8
 800938e:	d127      	bne.n	80093e0 <__hexnan+0x12c>
 8009390:	2301      	movs	r3, #1
 8009392:	603b      	str	r3, [r7, #0]
 8009394:	2005      	movs	r0, #5
 8009396:	e026      	b.n	80093e6 <__hexnan+0x132>
 8009398:	3501      	adds	r5, #1
 800939a:	2d08      	cmp	r5, #8
 800939c:	f10b 0b01 	add.w	fp, fp, #1
 80093a0:	dd06      	ble.n	80093b0 <__hexnan+0xfc>
 80093a2:	4544      	cmp	r4, r8
 80093a4:	d9c3      	bls.n	800932e <__hexnan+0x7a>
 80093a6:	2300      	movs	r3, #0
 80093a8:	f844 3c04 	str.w	r3, [r4, #-4]
 80093ac:	2501      	movs	r5, #1
 80093ae:	3c04      	subs	r4, #4
 80093b0:	6822      	ldr	r2, [r4, #0]
 80093b2:	f000 000f 	and.w	r0, r0, #15
 80093b6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80093ba:	6022      	str	r2, [r4, #0]
 80093bc:	e7b7      	b.n	800932e <__hexnan+0x7a>
 80093be:	2508      	movs	r5, #8
 80093c0:	e7b5      	b.n	800932e <__hexnan+0x7a>
 80093c2:	9b01      	ldr	r3, [sp, #4]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d0df      	beq.n	8009388 <__hexnan+0xd4>
 80093c8:	f04f 32ff 	mov.w	r2, #4294967295
 80093cc:	f1c3 0320 	rsb	r3, r3, #32
 80093d0:	fa22 f303 	lsr.w	r3, r2, r3
 80093d4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80093d8:	401a      	ands	r2, r3
 80093da:	f846 2c04 	str.w	r2, [r6, #-4]
 80093de:	e7d3      	b.n	8009388 <__hexnan+0xd4>
 80093e0:	3f04      	subs	r7, #4
 80093e2:	e7d1      	b.n	8009388 <__hexnan+0xd4>
 80093e4:	2004      	movs	r0, #4
 80093e6:	b007      	add	sp, #28
 80093e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080093ec <_localeconv_r>:
 80093ec:	4800      	ldr	r0, [pc, #0]	; (80093f0 <_localeconv_r+0x4>)
 80093ee:	4770      	bx	lr
 80093f0:	20000164 	.word	0x20000164

080093f4 <malloc>:
 80093f4:	4b02      	ldr	r3, [pc, #8]	; (8009400 <malloc+0xc>)
 80093f6:	4601      	mov	r1, r0
 80093f8:	6818      	ldr	r0, [r3, #0]
 80093fa:	f000 bd67 	b.w	8009ecc <_malloc_r>
 80093fe:	bf00      	nop
 8009400:	2000000c 	.word	0x2000000c

08009404 <__ascii_mbtowc>:
 8009404:	b082      	sub	sp, #8
 8009406:	b901      	cbnz	r1, 800940a <__ascii_mbtowc+0x6>
 8009408:	a901      	add	r1, sp, #4
 800940a:	b142      	cbz	r2, 800941e <__ascii_mbtowc+0x1a>
 800940c:	b14b      	cbz	r3, 8009422 <__ascii_mbtowc+0x1e>
 800940e:	7813      	ldrb	r3, [r2, #0]
 8009410:	600b      	str	r3, [r1, #0]
 8009412:	7812      	ldrb	r2, [r2, #0]
 8009414:	1e10      	subs	r0, r2, #0
 8009416:	bf18      	it	ne
 8009418:	2001      	movne	r0, #1
 800941a:	b002      	add	sp, #8
 800941c:	4770      	bx	lr
 800941e:	4610      	mov	r0, r2
 8009420:	e7fb      	b.n	800941a <__ascii_mbtowc+0x16>
 8009422:	f06f 0001 	mvn.w	r0, #1
 8009426:	e7f8      	b.n	800941a <__ascii_mbtowc+0x16>

08009428 <memcpy>:
 8009428:	440a      	add	r2, r1
 800942a:	4291      	cmp	r1, r2
 800942c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009430:	d100      	bne.n	8009434 <memcpy+0xc>
 8009432:	4770      	bx	lr
 8009434:	b510      	push	{r4, lr}
 8009436:	f811 4b01 	ldrb.w	r4, [r1], #1
 800943a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800943e:	4291      	cmp	r1, r2
 8009440:	d1f9      	bne.n	8009436 <memcpy+0xe>
 8009442:	bd10      	pop	{r4, pc}

08009444 <_Balloc>:
 8009444:	b570      	push	{r4, r5, r6, lr}
 8009446:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009448:	4604      	mov	r4, r0
 800944a:	460d      	mov	r5, r1
 800944c:	b976      	cbnz	r6, 800946c <_Balloc+0x28>
 800944e:	2010      	movs	r0, #16
 8009450:	f7ff ffd0 	bl	80093f4 <malloc>
 8009454:	4602      	mov	r2, r0
 8009456:	6260      	str	r0, [r4, #36]	; 0x24
 8009458:	b920      	cbnz	r0, 8009464 <_Balloc+0x20>
 800945a:	4b18      	ldr	r3, [pc, #96]	; (80094bc <_Balloc+0x78>)
 800945c:	4818      	ldr	r0, [pc, #96]	; (80094c0 <_Balloc+0x7c>)
 800945e:	2166      	movs	r1, #102	; 0x66
 8009460:	f000 ff40 	bl	800a2e4 <__assert_func>
 8009464:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009468:	6006      	str	r6, [r0, #0]
 800946a:	60c6      	str	r6, [r0, #12]
 800946c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800946e:	68f3      	ldr	r3, [r6, #12]
 8009470:	b183      	cbz	r3, 8009494 <_Balloc+0x50>
 8009472:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009474:	68db      	ldr	r3, [r3, #12]
 8009476:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800947a:	b9b8      	cbnz	r0, 80094ac <_Balloc+0x68>
 800947c:	2101      	movs	r1, #1
 800947e:	fa01 f605 	lsl.w	r6, r1, r5
 8009482:	1d72      	adds	r2, r6, #5
 8009484:	0092      	lsls	r2, r2, #2
 8009486:	4620      	mov	r0, r4
 8009488:	f000 fc9d 	bl	8009dc6 <_calloc_r>
 800948c:	b160      	cbz	r0, 80094a8 <_Balloc+0x64>
 800948e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009492:	e00e      	b.n	80094b2 <_Balloc+0x6e>
 8009494:	2221      	movs	r2, #33	; 0x21
 8009496:	2104      	movs	r1, #4
 8009498:	4620      	mov	r0, r4
 800949a:	f000 fc94 	bl	8009dc6 <_calloc_r>
 800949e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80094a0:	60f0      	str	r0, [r6, #12]
 80094a2:	68db      	ldr	r3, [r3, #12]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d1e4      	bne.n	8009472 <_Balloc+0x2e>
 80094a8:	2000      	movs	r0, #0
 80094aa:	bd70      	pop	{r4, r5, r6, pc}
 80094ac:	6802      	ldr	r2, [r0, #0]
 80094ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80094b2:	2300      	movs	r3, #0
 80094b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80094b8:	e7f7      	b.n	80094aa <_Balloc+0x66>
 80094ba:	bf00      	nop
 80094bc:	0800b6ee 	.word	0x0800b6ee
 80094c0:	0800b7ec 	.word	0x0800b7ec

080094c4 <_Bfree>:
 80094c4:	b570      	push	{r4, r5, r6, lr}
 80094c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80094c8:	4605      	mov	r5, r0
 80094ca:	460c      	mov	r4, r1
 80094cc:	b976      	cbnz	r6, 80094ec <_Bfree+0x28>
 80094ce:	2010      	movs	r0, #16
 80094d0:	f7ff ff90 	bl	80093f4 <malloc>
 80094d4:	4602      	mov	r2, r0
 80094d6:	6268      	str	r0, [r5, #36]	; 0x24
 80094d8:	b920      	cbnz	r0, 80094e4 <_Bfree+0x20>
 80094da:	4b09      	ldr	r3, [pc, #36]	; (8009500 <_Bfree+0x3c>)
 80094dc:	4809      	ldr	r0, [pc, #36]	; (8009504 <_Bfree+0x40>)
 80094de:	218a      	movs	r1, #138	; 0x8a
 80094e0:	f000 ff00 	bl	800a2e4 <__assert_func>
 80094e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094e8:	6006      	str	r6, [r0, #0]
 80094ea:	60c6      	str	r6, [r0, #12]
 80094ec:	b13c      	cbz	r4, 80094fe <_Bfree+0x3a>
 80094ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80094f0:	6862      	ldr	r2, [r4, #4]
 80094f2:	68db      	ldr	r3, [r3, #12]
 80094f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80094f8:	6021      	str	r1, [r4, #0]
 80094fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80094fe:	bd70      	pop	{r4, r5, r6, pc}
 8009500:	0800b6ee 	.word	0x0800b6ee
 8009504:	0800b7ec 	.word	0x0800b7ec

08009508 <__multadd>:
 8009508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800950c:	690d      	ldr	r5, [r1, #16]
 800950e:	4607      	mov	r7, r0
 8009510:	460c      	mov	r4, r1
 8009512:	461e      	mov	r6, r3
 8009514:	f101 0c14 	add.w	ip, r1, #20
 8009518:	2000      	movs	r0, #0
 800951a:	f8dc 3000 	ldr.w	r3, [ip]
 800951e:	b299      	uxth	r1, r3
 8009520:	fb02 6101 	mla	r1, r2, r1, r6
 8009524:	0c1e      	lsrs	r6, r3, #16
 8009526:	0c0b      	lsrs	r3, r1, #16
 8009528:	fb02 3306 	mla	r3, r2, r6, r3
 800952c:	b289      	uxth	r1, r1
 800952e:	3001      	adds	r0, #1
 8009530:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009534:	4285      	cmp	r5, r0
 8009536:	f84c 1b04 	str.w	r1, [ip], #4
 800953a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800953e:	dcec      	bgt.n	800951a <__multadd+0x12>
 8009540:	b30e      	cbz	r6, 8009586 <__multadd+0x7e>
 8009542:	68a3      	ldr	r3, [r4, #8]
 8009544:	42ab      	cmp	r3, r5
 8009546:	dc19      	bgt.n	800957c <__multadd+0x74>
 8009548:	6861      	ldr	r1, [r4, #4]
 800954a:	4638      	mov	r0, r7
 800954c:	3101      	adds	r1, #1
 800954e:	f7ff ff79 	bl	8009444 <_Balloc>
 8009552:	4680      	mov	r8, r0
 8009554:	b928      	cbnz	r0, 8009562 <__multadd+0x5a>
 8009556:	4602      	mov	r2, r0
 8009558:	4b0c      	ldr	r3, [pc, #48]	; (800958c <__multadd+0x84>)
 800955a:	480d      	ldr	r0, [pc, #52]	; (8009590 <__multadd+0x88>)
 800955c:	21b5      	movs	r1, #181	; 0xb5
 800955e:	f000 fec1 	bl	800a2e4 <__assert_func>
 8009562:	6922      	ldr	r2, [r4, #16]
 8009564:	3202      	adds	r2, #2
 8009566:	f104 010c 	add.w	r1, r4, #12
 800956a:	0092      	lsls	r2, r2, #2
 800956c:	300c      	adds	r0, #12
 800956e:	f7ff ff5b 	bl	8009428 <memcpy>
 8009572:	4621      	mov	r1, r4
 8009574:	4638      	mov	r0, r7
 8009576:	f7ff ffa5 	bl	80094c4 <_Bfree>
 800957a:	4644      	mov	r4, r8
 800957c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009580:	3501      	adds	r5, #1
 8009582:	615e      	str	r6, [r3, #20]
 8009584:	6125      	str	r5, [r4, #16]
 8009586:	4620      	mov	r0, r4
 8009588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800958c:	0800b760 	.word	0x0800b760
 8009590:	0800b7ec 	.word	0x0800b7ec

08009594 <__s2b>:
 8009594:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009598:	460c      	mov	r4, r1
 800959a:	4615      	mov	r5, r2
 800959c:	461f      	mov	r7, r3
 800959e:	2209      	movs	r2, #9
 80095a0:	3308      	adds	r3, #8
 80095a2:	4606      	mov	r6, r0
 80095a4:	fb93 f3f2 	sdiv	r3, r3, r2
 80095a8:	2100      	movs	r1, #0
 80095aa:	2201      	movs	r2, #1
 80095ac:	429a      	cmp	r2, r3
 80095ae:	db09      	blt.n	80095c4 <__s2b+0x30>
 80095b0:	4630      	mov	r0, r6
 80095b2:	f7ff ff47 	bl	8009444 <_Balloc>
 80095b6:	b940      	cbnz	r0, 80095ca <__s2b+0x36>
 80095b8:	4602      	mov	r2, r0
 80095ba:	4b19      	ldr	r3, [pc, #100]	; (8009620 <__s2b+0x8c>)
 80095bc:	4819      	ldr	r0, [pc, #100]	; (8009624 <__s2b+0x90>)
 80095be:	21ce      	movs	r1, #206	; 0xce
 80095c0:	f000 fe90 	bl	800a2e4 <__assert_func>
 80095c4:	0052      	lsls	r2, r2, #1
 80095c6:	3101      	adds	r1, #1
 80095c8:	e7f0      	b.n	80095ac <__s2b+0x18>
 80095ca:	9b08      	ldr	r3, [sp, #32]
 80095cc:	6143      	str	r3, [r0, #20]
 80095ce:	2d09      	cmp	r5, #9
 80095d0:	f04f 0301 	mov.w	r3, #1
 80095d4:	6103      	str	r3, [r0, #16]
 80095d6:	dd16      	ble.n	8009606 <__s2b+0x72>
 80095d8:	f104 0909 	add.w	r9, r4, #9
 80095dc:	46c8      	mov	r8, r9
 80095de:	442c      	add	r4, r5
 80095e0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80095e4:	4601      	mov	r1, r0
 80095e6:	3b30      	subs	r3, #48	; 0x30
 80095e8:	220a      	movs	r2, #10
 80095ea:	4630      	mov	r0, r6
 80095ec:	f7ff ff8c 	bl	8009508 <__multadd>
 80095f0:	45a0      	cmp	r8, r4
 80095f2:	d1f5      	bne.n	80095e0 <__s2b+0x4c>
 80095f4:	f1a5 0408 	sub.w	r4, r5, #8
 80095f8:	444c      	add	r4, r9
 80095fa:	1b2d      	subs	r5, r5, r4
 80095fc:	1963      	adds	r3, r4, r5
 80095fe:	42bb      	cmp	r3, r7
 8009600:	db04      	blt.n	800960c <__s2b+0x78>
 8009602:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009606:	340a      	adds	r4, #10
 8009608:	2509      	movs	r5, #9
 800960a:	e7f6      	b.n	80095fa <__s2b+0x66>
 800960c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009610:	4601      	mov	r1, r0
 8009612:	3b30      	subs	r3, #48	; 0x30
 8009614:	220a      	movs	r2, #10
 8009616:	4630      	mov	r0, r6
 8009618:	f7ff ff76 	bl	8009508 <__multadd>
 800961c:	e7ee      	b.n	80095fc <__s2b+0x68>
 800961e:	bf00      	nop
 8009620:	0800b760 	.word	0x0800b760
 8009624:	0800b7ec 	.word	0x0800b7ec

08009628 <__hi0bits>:
 8009628:	0c03      	lsrs	r3, r0, #16
 800962a:	041b      	lsls	r3, r3, #16
 800962c:	b9d3      	cbnz	r3, 8009664 <__hi0bits+0x3c>
 800962e:	0400      	lsls	r0, r0, #16
 8009630:	2310      	movs	r3, #16
 8009632:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009636:	bf04      	itt	eq
 8009638:	0200      	lsleq	r0, r0, #8
 800963a:	3308      	addeq	r3, #8
 800963c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009640:	bf04      	itt	eq
 8009642:	0100      	lsleq	r0, r0, #4
 8009644:	3304      	addeq	r3, #4
 8009646:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800964a:	bf04      	itt	eq
 800964c:	0080      	lsleq	r0, r0, #2
 800964e:	3302      	addeq	r3, #2
 8009650:	2800      	cmp	r0, #0
 8009652:	db05      	blt.n	8009660 <__hi0bits+0x38>
 8009654:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009658:	f103 0301 	add.w	r3, r3, #1
 800965c:	bf08      	it	eq
 800965e:	2320      	moveq	r3, #32
 8009660:	4618      	mov	r0, r3
 8009662:	4770      	bx	lr
 8009664:	2300      	movs	r3, #0
 8009666:	e7e4      	b.n	8009632 <__hi0bits+0xa>

08009668 <__lo0bits>:
 8009668:	6803      	ldr	r3, [r0, #0]
 800966a:	f013 0207 	ands.w	r2, r3, #7
 800966e:	4601      	mov	r1, r0
 8009670:	d00b      	beq.n	800968a <__lo0bits+0x22>
 8009672:	07da      	lsls	r2, r3, #31
 8009674:	d423      	bmi.n	80096be <__lo0bits+0x56>
 8009676:	0798      	lsls	r0, r3, #30
 8009678:	bf49      	itett	mi
 800967a:	085b      	lsrmi	r3, r3, #1
 800967c:	089b      	lsrpl	r3, r3, #2
 800967e:	2001      	movmi	r0, #1
 8009680:	600b      	strmi	r3, [r1, #0]
 8009682:	bf5c      	itt	pl
 8009684:	600b      	strpl	r3, [r1, #0]
 8009686:	2002      	movpl	r0, #2
 8009688:	4770      	bx	lr
 800968a:	b298      	uxth	r0, r3
 800968c:	b9a8      	cbnz	r0, 80096ba <__lo0bits+0x52>
 800968e:	0c1b      	lsrs	r3, r3, #16
 8009690:	2010      	movs	r0, #16
 8009692:	b2da      	uxtb	r2, r3
 8009694:	b90a      	cbnz	r2, 800969a <__lo0bits+0x32>
 8009696:	3008      	adds	r0, #8
 8009698:	0a1b      	lsrs	r3, r3, #8
 800969a:	071a      	lsls	r2, r3, #28
 800969c:	bf04      	itt	eq
 800969e:	091b      	lsreq	r3, r3, #4
 80096a0:	3004      	addeq	r0, #4
 80096a2:	079a      	lsls	r2, r3, #30
 80096a4:	bf04      	itt	eq
 80096a6:	089b      	lsreq	r3, r3, #2
 80096a8:	3002      	addeq	r0, #2
 80096aa:	07da      	lsls	r2, r3, #31
 80096ac:	d403      	bmi.n	80096b6 <__lo0bits+0x4e>
 80096ae:	085b      	lsrs	r3, r3, #1
 80096b0:	f100 0001 	add.w	r0, r0, #1
 80096b4:	d005      	beq.n	80096c2 <__lo0bits+0x5a>
 80096b6:	600b      	str	r3, [r1, #0]
 80096b8:	4770      	bx	lr
 80096ba:	4610      	mov	r0, r2
 80096bc:	e7e9      	b.n	8009692 <__lo0bits+0x2a>
 80096be:	2000      	movs	r0, #0
 80096c0:	4770      	bx	lr
 80096c2:	2020      	movs	r0, #32
 80096c4:	4770      	bx	lr
	...

080096c8 <__i2b>:
 80096c8:	b510      	push	{r4, lr}
 80096ca:	460c      	mov	r4, r1
 80096cc:	2101      	movs	r1, #1
 80096ce:	f7ff feb9 	bl	8009444 <_Balloc>
 80096d2:	4602      	mov	r2, r0
 80096d4:	b928      	cbnz	r0, 80096e2 <__i2b+0x1a>
 80096d6:	4b05      	ldr	r3, [pc, #20]	; (80096ec <__i2b+0x24>)
 80096d8:	4805      	ldr	r0, [pc, #20]	; (80096f0 <__i2b+0x28>)
 80096da:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80096de:	f000 fe01 	bl	800a2e4 <__assert_func>
 80096e2:	2301      	movs	r3, #1
 80096e4:	6144      	str	r4, [r0, #20]
 80096e6:	6103      	str	r3, [r0, #16]
 80096e8:	bd10      	pop	{r4, pc}
 80096ea:	bf00      	nop
 80096ec:	0800b760 	.word	0x0800b760
 80096f0:	0800b7ec 	.word	0x0800b7ec

080096f4 <__multiply>:
 80096f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096f8:	4691      	mov	r9, r2
 80096fa:	690a      	ldr	r2, [r1, #16]
 80096fc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009700:	429a      	cmp	r2, r3
 8009702:	bfb8      	it	lt
 8009704:	460b      	movlt	r3, r1
 8009706:	460c      	mov	r4, r1
 8009708:	bfbc      	itt	lt
 800970a:	464c      	movlt	r4, r9
 800970c:	4699      	movlt	r9, r3
 800970e:	6927      	ldr	r7, [r4, #16]
 8009710:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009714:	68a3      	ldr	r3, [r4, #8]
 8009716:	6861      	ldr	r1, [r4, #4]
 8009718:	eb07 060a 	add.w	r6, r7, sl
 800971c:	42b3      	cmp	r3, r6
 800971e:	b085      	sub	sp, #20
 8009720:	bfb8      	it	lt
 8009722:	3101      	addlt	r1, #1
 8009724:	f7ff fe8e 	bl	8009444 <_Balloc>
 8009728:	b930      	cbnz	r0, 8009738 <__multiply+0x44>
 800972a:	4602      	mov	r2, r0
 800972c:	4b44      	ldr	r3, [pc, #272]	; (8009840 <__multiply+0x14c>)
 800972e:	4845      	ldr	r0, [pc, #276]	; (8009844 <__multiply+0x150>)
 8009730:	f240 115d 	movw	r1, #349	; 0x15d
 8009734:	f000 fdd6 	bl	800a2e4 <__assert_func>
 8009738:	f100 0514 	add.w	r5, r0, #20
 800973c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009740:	462b      	mov	r3, r5
 8009742:	2200      	movs	r2, #0
 8009744:	4543      	cmp	r3, r8
 8009746:	d321      	bcc.n	800978c <__multiply+0x98>
 8009748:	f104 0314 	add.w	r3, r4, #20
 800974c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009750:	f109 0314 	add.w	r3, r9, #20
 8009754:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009758:	9202      	str	r2, [sp, #8]
 800975a:	1b3a      	subs	r2, r7, r4
 800975c:	3a15      	subs	r2, #21
 800975e:	f022 0203 	bic.w	r2, r2, #3
 8009762:	3204      	adds	r2, #4
 8009764:	f104 0115 	add.w	r1, r4, #21
 8009768:	428f      	cmp	r7, r1
 800976a:	bf38      	it	cc
 800976c:	2204      	movcc	r2, #4
 800976e:	9201      	str	r2, [sp, #4]
 8009770:	9a02      	ldr	r2, [sp, #8]
 8009772:	9303      	str	r3, [sp, #12]
 8009774:	429a      	cmp	r2, r3
 8009776:	d80c      	bhi.n	8009792 <__multiply+0x9e>
 8009778:	2e00      	cmp	r6, #0
 800977a:	dd03      	ble.n	8009784 <__multiply+0x90>
 800977c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009780:	2b00      	cmp	r3, #0
 8009782:	d05a      	beq.n	800983a <__multiply+0x146>
 8009784:	6106      	str	r6, [r0, #16]
 8009786:	b005      	add	sp, #20
 8009788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800978c:	f843 2b04 	str.w	r2, [r3], #4
 8009790:	e7d8      	b.n	8009744 <__multiply+0x50>
 8009792:	f8b3 a000 	ldrh.w	sl, [r3]
 8009796:	f1ba 0f00 	cmp.w	sl, #0
 800979a:	d024      	beq.n	80097e6 <__multiply+0xf2>
 800979c:	f104 0e14 	add.w	lr, r4, #20
 80097a0:	46a9      	mov	r9, r5
 80097a2:	f04f 0c00 	mov.w	ip, #0
 80097a6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80097aa:	f8d9 1000 	ldr.w	r1, [r9]
 80097ae:	fa1f fb82 	uxth.w	fp, r2
 80097b2:	b289      	uxth	r1, r1
 80097b4:	fb0a 110b 	mla	r1, sl, fp, r1
 80097b8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80097bc:	f8d9 2000 	ldr.w	r2, [r9]
 80097c0:	4461      	add	r1, ip
 80097c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80097c6:	fb0a c20b 	mla	r2, sl, fp, ip
 80097ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80097ce:	b289      	uxth	r1, r1
 80097d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80097d4:	4577      	cmp	r7, lr
 80097d6:	f849 1b04 	str.w	r1, [r9], #4
 80097da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80097de:	d8e2      	bhi.n	80097a6 <__multiply+0xb2>
 80097e0:	9a01      	ldr	r2, [sp, #4]
 80097e2:	f845 c002 	str.w	ip, [r5, r2]
 80097e6:	9a03      	ldr	r2, [sp, #12]
 80097e8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80097ec:	3304      	adds	r3, #4
 80097ee:	f1b9 0f00 	cmp.w	r9, #0
 80097f2:	d020      	beq.n	8009836 <__multiply+0x142>
 80097f4:	6829      	ldr	r1, [r5, #0]
 80097f6:	f104 0c14 	add.w	ip, r4, #20
 80097fa:	46ae      	mov	lr, r5
 80097fc:	f04f 0a00 	mov.w	sl, #0
 8009800:	f8bc b000 	ldrh.w	fp, [ip]
 8009804:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009808:	fb09 220b 	mla	r2, r9, fp, r2
 800980c:	4492      	add	sl, r2
 800980e:	b289      	uxth	r1, r1
 8009810:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009814:	f84e 1b04 	str.w	r1, [lr], #4
 8009818:	f85c 2b04 	ldr.w	r2, [ip], #4
 800981c:	f8be 1000 	ldrh.w	r1, [lr]
 8009820:	0c12      	lsrs	r2, r2, #16
 8009822:	fb09 1102 	mla	r1, r9, r2, r1
 8009826:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800982a:	4567      	cmp	r7, ip
 800982c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009830:	d8e6      	bhi.n	8009800 <__multiply+0x10c>
 8009832:	9a01      	ldr	r2, [sp, #4]
 8009834:	50a9      	str	r1, [r5, r2]
 8009836:	3504      	adds	r5, #4
 8009838:	e79a      	b.n	8009770 <__multiply+0x7c>
 800983a:	3e01      	subs	r6, #1
 800983c:	e79c      	b.n	8009778 <__multiply+0x84>
 800983e:	bf00      	nop
 8009840:	0800b760 	.word	0x0800b760
 8009844:	0800b7ec 	.word	0x0800b7ec

08009848 <__pow5mult>:
 8009848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800984c:	4615      	mov	r5, r2
 800984e:	f012 0203 	ands.w	r2, r2, #3
 8009852:	4606      	mov	r6, r0
 8009854:	460f      	mov	r7, r1
 8009856:	d007      	beq.n	8009868 <__pow5mult+0x20>
 8009858:	4c25      	ldr	r4, [pc, #148]	; (80098f0 <__pow5mult+0xa8>)
 800985a:	3a01      	subs	r2, #1
 800985c:	2300      	movs	r3, #0
 800985e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009862:	f7ff fe51 	bl	8009508 <__multadd>
 8009866:	4607      	mov	r7, r0
 8009868:	10ad      	asrs	r5, r5, #2
 800986a:	d03d      	beq.n	80098e8 <__pow5mult+0xa0>
 800986c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800986e:	b97c      	cbnz	r4, 8009890 <__pow5mult+0x48>
 8009870:	2010      	movs	r0, #16
 8009872:	f7ff fdbf 	bl	80093f4 <malloc>
 8009876:	4602      	mov	r2, r0
 8009878:	6270      	str	r0, [r6, #36]	; 0x24
 800987a:	b928      	cbnz	r0, 8009888 <__pow5mult+0x40>
 800987c:	4b1d      	ldr	r3, [pc, #116]	; (80098f4 <__pow5mult+0xac>)
 800987e:	481e      	ldr	r0, [pc, #120]	; (80098f8 <__pow5mult+0xb0>)
 8009880:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009884:	f000 fd2e 	bl	800a2e4 <__assert_func>
 8009888:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800988c:	6004      	str	r4, [r0, #0]
 800988e:	60c4      	str	r4, [r0, #12]
 8009890:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009894:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009898:	b94c      	cbnz	r4, 80098ae <__pow5mult+0x66>
 800989a:	f240 2171 	movw	r1, #625	; 0x271
 800989e:	4630      	mov	r0, r6
 80098a0:	f7ff ff12 	bl	80096c8 <__i2b>
 80098a4:	2300      	movs	r3, #0
 80098a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80098aa:	4604      	mov	r4, r0
 80098ac:	6003      	str	r3, [r0, #0]
 80098ae:	f04f 0900 	mov.w	r9, #0
 80098b2:	07eb      	lsls	r3, r5, #31
 80098b4:	d50a      	bpl.n	80098cc <__pow5mult+0x84>
 80098b6:	4639      	mov	r1, r7
 80098b8:	4622      	mov	r2, r4
 80098ba:	4630      	mov	r0, r6
 80098bc:	f7ff ff1a 	bl	80096f4 <__multiply>
 80098c0:	4639      	mov	r1, r7
 80098c2:	4680      	mov	r8, r0
 80098c4:	4630      	mov	r0, r6
 80098c6:	f7ff fdfd 	bl	80094c4 <_Bfree>
 80098ca:	4647      	mov	r7, r8
 80098cc:	106d      	asrs	r5, r5, #1
 80098ce:	d00b      	beq.n	80098e8 <__pow5mult+0xa0>
 80098d0:	6820      	ldr	r0, [r4, #0]
 80098d2:	b938      	cbnz	r0, 80098e4 <__pow5mult+0x9c>
 80098d4:	4622      	mov	r2, r4
 80098d6:	4621      	mov	r1, r4
 80098d8:	4630      	mov	r0, r6
 80098da:	f7ff ff0b 	bl	80096f4 <__multiply>
 80098de:	6020      	str	r0, [r4, #0]
 80098e0:	f8c0 9000 	str.w	r9, [r0]
 80098e4:	4604      	mov	r4, r0
 80098e6:	e7e4      	b.n	80098b2 <__pow5mult+0x6a>
 80098e8:	4638      	mov	r0, r7
 80098ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098ee:	bf00      	nop
 80098f0:	0800b938 	.word	0x0800b938
 80098f4:	0800b6ee 	.word	0x0800b6ee
 80098f8:	0800b7ec 	.word	0x0800b7ec

080098fc <__lshift>:
 80098fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009900:	460c      	mov	r4, r1
 8009902:	6849      	ldr	r1, [r1, #4]
 8009904:	6923      	ldr	r3, [r4, #16]
 8009906:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800990a:	68a3      	ldr	r3, [r4, #8]
 800990c:	4607      	mov	r7, r0
 800990e:	4691      	mov	r9, r2
 8009910:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009914:	f108 0601 	add.w	r6, r8, #1
 8009918:	42b3      	cmp	r3, r6
 800991a:	db0b      	blt.n	8009934 <__lshift+0x38>
 800991c:	4638      	mov	r0, r7
 800991e:	f7ff fd91 	bl	8009444 <_Balloc>
 8009922:	4605      	mov	r5, r0
 8009924:	b948      	cbnz	r0, 800993a <__lshift+0x3e>
 8009926:	4602      	mov	r2, r0
 8009928:	4b2a      	ldr	r3, [pc, #168]	; (80099d4 <__lshift+0xd8>)
 800992a:	482b      	ldr	r0, [pc, #172]	; (80099d8 <__lshift+0xdc>)
 800992c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009930:	f000 fcd8 	bl	800a2e4 <__assert_func>
 8009934:	3101      	adds	r1, #1
 8009936:	005b      	lsls	r3, r3, #1
 8009938:	e7ee      	b.n	8009918 <__lshift+0x1c>
 800993a:	2300      	movs	r3, #0
 800993c:	f100 0114 	add.w	r1, r0, #20
 8009940:	f100 0210 	add.w	r2, r0, #16
 8009944:	4618      	mov	r0, r3
 8009946:	4553      	cmp	r3, sl
 8009948:	db37      	blt.n	80099ba <__lshift+0xbe>
 800994a:	6920      	ldr	r0, [r4, #16]
 800994c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009950:	f104 0314 	add.w	r3, r4, #20
 8009954:	f019 091f 	ands.w	r9, r9, #31
 8009958:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800995c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009960:	d02f      	beq.n	80099c2 <__lshift+0xc6>
 8009962:	f1c9 0e20 	rsb	lr, r9, #32
 8009966:	468a      	mov	sl, r1
 8009968:	f04f 0c00 	mov.w	ip, #0
 800996c:	681a      	ldr	r2, [r3, #0]
 800996e:	fa02 f209 	lsl.w	r2, r2, r9
 8009972:	ea42 020c 	orr.w	r2, r2, ip
 8009976:	f84a 2b04 	str.w	r2, [sl], #4
 800997a:	f853 2b04 	ldr.w	r2, [r3], #4
 800997e:	4298      	cmp	r0, r3
 8009980:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009984:	d8f2      	bhi.n	800996c <__lshift+0x70>
 8009986:	1b03      	subs	r3, r0, r4
 8009988:	3b15      	subs	r3, #21
 800998a:	f023 0303 	bic.w	r3, r3, #3
 800998e:	3304      	adds	r3, #4
 8009990:	f104 0215 	add.w	r2, r4, #21
 8009994:	4290      	cmp	r0, r2
 8009996:	bf38      	it	cc
 8009998:	2304      	movcc	r3, #4
 800999a:	f841 c003 	str.w	ip, [r1, r3]
 800999e:	f1bc 0f00 	cmp.w	ip, #0
 80099a2:	d001      	beq.n	80099a8 <__lshift+0xac>
 80099a4:	f108 0602 	add.w	r6, r8, #2
 80099a8:	3e01      	subs	r6, #1
 80099aa:	4638      	mov	r0, r7
 80099ac:	612e      	str	r6, [r5, #16]
 80099ae:	4621      	mov	r1, r4
 80099b0:	f7ff fd88 	bl	80094c4 <_Bfree>
 80099b4:	4628      	mov	r0, r5
 80099b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80099be:	3301      	adds	r3, #1
 80099c0:	e7c1      	b.n	8009946 <__lshift+0x4a>
 80099c2:	3904      	subs	r1, #4
 80099c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80099c8:	f841 2f04 	str.w	r2, [r1, #4]!
 80099cc:	4298      	cmp	r0, r3
 80099ce:	d8f9      	bhi.n	80099c4 <__lshift+0xc8>
 80099d0:	e7ea      	b.n	80099a8 <__lshift+0xac>
 80099d2:	bf00      	nop
 80099d4:	0800b760 	.word	0x0800b760
 80099d8:	0800b7ec 	.word	0x0800b7ec

080099dc <__mcmp>:
 80099dc:	b530      	push	{r4, r5, lr}
 80099de:	6902      	ldr	r2, [r0, #16]
 80099e0:	690c      	ldr	r4, [r1, #16]
 80099e2:	1b12      	subs	r2, r2, r4
 80099e4:	d10e      	bne.n	8009a04 <__mcmp+0x28>
 80099e6:	f100 0314 	add.w	r3, r0, #20
 80099ea:	3114      	adds	r1, #20
 80099ec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80099f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80099f4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80099f8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80099fc:	42a5      	cmp	r5, r4
 80099fe:	d003      	beq.n	8009a08 <__mcmp+0x2c>
 8009a00:	d305      	bcc.n	8009a0e <__mcmp+0x32>
 8009a02:	2201      	movs	r2, #1
 8009a04:	4610      	mov	r0, r2
 8009a06:	bd30      	pop	{r4, r5, pc}
 8009a08:	4283      	cmp	r3, r0
 8009a0a:	d3f3      	bcc.n	80099f4 <__mcmp+0x18>
 8009a0c:	e7fa      	b.n	8009a04 <__mcmp+0x28>
 8009a0e:	f04f 32ff 	mov.w	r2, #4294967295
 8009a12:	e7f7      	b.n	8009a04 <__mcmp+0x28>

08009a14 <__mdiff>:
 8009a14:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a18:	460c      	mov	r4, r1
 8009a1a:	4606      	mov	r6, r0
 8009a1c:	4611      	mov	r1, r2
 8009a1e:	4620      	mov	r0, r4
 8009a20:	4690      	mov	r8, r2
 8009a22:	f7ff ffdb 	bl	80099dc <__mcmp>
 8009a26:	1e05      	subs	r5, r0, #0
 8009a28:	d110      	bne.n	8009a4c <__mdiff+0x38>
 8009a2a:	4629      	mov	r1, r5
 8009a2c:	4630      	mov	r0, r6
 8009a2e:	f7ff fd09 	bl	8009444 <_Balloc>
 8009a32:	b930      	cbnz	r0, 8009a42 <__mdiff+0x2e>
 8009a34:	4b3a      	ldr	r3, [pc, #232]	; (8009b20 <__mdiff+0x10c>)
 8009a36:	4602      	mov	r2, r0
 8009a38:	f240 2132 	movw	r1, #562	; 0x232
 8009a3c:	4839      	ldr	r0, [pc, #228]	; (8009b24 <__mdiff+0x110>)
 8009a3e:	f000 fc51 	bl	800a2e4 <__assert_func>
 8009a42:	2301      	movs	r3, #1
 8009a44:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009a48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a4c:	bfa4      	itt	ge
 8009a4e:	4643      	movge	r3, r8
 8009a50:	46a0      	movge	r8, r4
 8009a52:	4630      	mov	r0, r6
 8009a54:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009a58:	bfa6      	itte	ge
 8009a5a:	461c      	movge	r4, r3
 8009a5c:	2500      	movge	r5, #0
 8009a5e:	2501      	movlt	r5, #1
 8009a60:	f7ff fcf0 	bl	8009444 <_Balloc>
 8009a64:	b920      	cbnz	r0, 8009a70 <__mdiff+0x5c>
 8009a66:	4b2e      	ldr	r3, [pc, #184]	; (8009b20 <__mdiff+0x10c>)
 8009a68:	4602      	mov	r2, r0
 8009a6a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009a6e:	e7e5      	b.n	8009a3c <__mdiff+0x28>
 8009a70:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009a74:	6926      	ldr	r6, [r4, #16]
 8009a76:	60c5      	str	r5, [r0, #12]
 8009a78:	f104 0914 	add.w	r9, r4, #20
 8009a7c:	f108 0514 	add.w	r5, r8, #20
 8009a80:	f100 0e14 	add.w	lr, r0, #20
 8009a84:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009a88:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009a8c:	f108 0210 	add.w	r2, r8, #16
 8009a90:	46f2      	mov	sl, lr
 8009a92:	2100      	movs	r1, #0
 8009a94:	f859 3b04 	ldr.w	r3, [r9], #4
 8009a98:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009a9c:	fa1f f883 	uxth.w	r8, r3
 8009aa0:	fa11 f18b 	uxtah	r1, r1, fp
 8009aa4:	0c1b      	lsrs	r3, r3, #16
 8009aa6:	eba1 0808 	sub.w	r8, r1, r8
 8009aaa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009aae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009ab2:	fa1f f888 	uxth.w	r8, r8
 8009ab6:	1419      	asrs	r1, r3, #16
 8009ab8:	454e      	cmp	r6, r9
 8009aba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009abe:	f84a 3b04 	str.w	r3, [sl], #4
 8009ac2:	d8e7      	bhi.n	8009a94 <__mdiff+0x80>
 8009ac4:	1b33      	subs	r3, r6, r4
 8009ac6:	3b15      	subs	r3, #21
 8009ac8:	f023 0303 	bic.w	r3, r3, #3
 8009acc:	3304      	adds	r3, #4
 8009ace:	3415      	adds	r4, #21
 8009ad0:	42a6      	cmp	r6, r4
 8009ad2:	bf38      	it	cc
 8009ad4:	2304      	movcc	r3, #4
 8009ad6:	441d      	add	r5, r3
 8009ad8:	4473      	add	r3, lr
 8009ada:	469e      	mov	lr, r3
 8009adc:	462e      	mov	r6, r5
 8009ade:	4566      	cmp	r6, ip
 8009ae0:	d30e      	bcc.n	8009b00 <__mdiff+0xec>
 8009ae2:	f10c 0203 	add.w	r2, ip, #3
 8009ae6:	1b52      	subs	r2, r2, r5
 8009ae8:	f022 0203 	bic.w	r2, r2, #3
 8009aec:	3d03      	subs	r5, #3
 8009aee:	45ac      	cmp	ip, r5
 8009af0:	bf38      	it	cc
 8009af2:	2200      	movcc	r2, #0
 8009af4:	441a      	add	r2, r3
 8009af6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009afa:	b17b      	cbz	r3, 8009b1c <__mdiff+0x108>
 8009afc:	6107      	str	r7, [r0, #16]
 8009afe:	e7a3      	b.n	8009a48 <__mdiff+0x34>
 8009b00:	f856 8b04 	ldr.w	r8, [r6], #4
 8009b04:	fa11 f288 	uxtah	r2, r1, r8
 8009b08:	1414      	asrs	r4, r2, #16
 8009b0a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009b0e:	b292      	uxth	r2, r2
 8009b10:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009b14:	f84e 2b04 	str.w	r2, [lr], #4
 8009b18:	1421      	asrs	r1, r4, #16
 8009b1a:	e7e0      	b.n	8009ade <__mdiff+0xca>
 8009b1c:	3f01      	subs	r7, #1
 8009b1e:	e7ea      	b.n	8009af6 <__mdiff+0xe2>
 8009b20:	0800b760 	.word	0x0800b760
 8009b24:	0800b7ec 	.word	0x0800b7ec

08009b28 <__ulp>:
 8009b28:	b082      	sub	sp, #8
 8009b2a:	ed8d 0b00 	vstr	d0, [sp]
 8009b2e:	9b01      	ldr	r3, [sp, #4]
 8009b30:	4912      	ldr	r1, [pc, #72]	; (8009b7c <__ulp+0x54>)
 8009b32:	4019      	ands	r1, r3
 8009b34:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009b38:	2900      	cmp	r1, #0
 8009b3a:	dd05      	ble.n	8009b48 <__ulp+0x20>
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	460b      	mov	r3, r1
 8009b40:	ec43 2b10 	vmov	d0, r2, r3
 8009b44:	b002      	add	sp, #8
 8009b46:	4770      	bx	lr
 8009b48:	4249      	negs	r1, r1
 8009b4a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009b4e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009b52:	f04f 0200 	mov.w	r2, #0
 8009b56:	f04f 0300 	mov.w	r3, #0
 8009b5a:	da04      	bge.n	8009b66 <__ulp+0x3e>
 8009b5c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009b60:	fa41 f300 	asr.w	r3, r1, r0
 8009b64:	e7ec      	b.n	8009b40 <__ulp+0x18>
 8009b66:	f1a0 0114 	sub.w	r1, r0, #20
 8009b6a:	291e      	cmp	r1, #30
 8009b6c:	bfda      	itte	le
 8009b6e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009b72:	fa20 f101 	lsrle.w	r1, r0, r1
 8009b76:	2101      	movgt	r1, #1
 8009b78:	460a      	mov	r2, r1
 8009b7a:	e7e1      	b.n	8009b40 <__ulp+0x18>
 8009b7c:	7ff00000 	.word	0x7ff00000

08009b80 <__b2d>:
 8009b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b82:	6905      	ldr	r5, [r0, #16]
 8009b84:	f100 0714 	add.w	r7, r0, #20
 8009b88:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009b8c:	1f2e      	subs	r6, r5, #4
 8009b8e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009b92:	4620      	mov	r0, r4
 8009b94:	f7ff fd48 	bl	8009628 <__hi0bits>
 8009b98:	f1c0 0320 	rsb	r3, r0, #32
 8009b9c:	280a      	cmp	r0, #10
 8009b9e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009c1c <__b2d+0x9c>
 8009ba2:	600b      	str	r3, [r1, #0]
 8009ba4:	dc14      	bgt.n	8009bd0 <__b2d+0x50>
 8009ba6:	f1c0 0e0b 	rsb	lr, r0, #11
 8009baa:	fa24 f10e 	lsr.w	r1, r4, lr
 8009bae:	42b7      	cmp	r7, r6
 8009bb0:	ea41 030c 	orr.w	r3, r1, ip
 8009bb4:	bf34      	ite	cc
 8009bb6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009bba:	2100      	movcs	r1, #0
 8009bbc:	3015      	adds	r0, #21
 8009bbe:	fa04 f000 	lsl.w	r0, r4, r0
 8009bc2:	fa21 f10e 	lsr.w	r1, r1, lr
 8009bc6:	ea40 0201 	orr.w	r2, r0, r1
 8009bca:	ec43 2b10 	vmov	d0, r2, r3
 8009bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bd0:	42b7      	cmp	r7, r6
 8009bd2:	bf3a      	itte	cc
 8009bd4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009bd8:	f1a5 0608 	subcc.w	r6, r5, #8
 8009bdc:	2100      	movcs	r1, #0
 8009bde:	380b      	subs	r0, #11
 8009be0:	d017      	beq.n	8009c12 <__b2d+0x92>
 8009be2:	f1c0 0c20 	rsb	ip, r0, #32
 8009be6:	fa04 f500 	lsl.w	r5, r4, r0
 8009bea:	42be      	cmp	r6, r7
 8009bec:	fa21 f40c 	lsr.w	r4, r1, ip
 8009bf0:	ea45 0504 	orr.w	r5, r5, r4
 8009bf4:	bf8c      	ite	hi
 8009bf6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009bfa:	2400      	movls	r4, #0
 8009bfc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009c00:	fa01 f000 	lsl.w	r0, r1, r0
 8009c04:	fa24 f40c 	lsr.w	r4, r4, ip
 8009c08:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009c0c:	ea40 0204 	orr.w	r2, r0, r4
 8009c10:	e7db      	b.n	8009bca <__b2d+0x4a>
 8009c12:	ea44 030c 	orr.w	r3, r4, ip
 8009c16:	460a      	mov	r2, r1
 8009c18:	e7d7      	b.n	8009bca <__b2d+0x4a>
 8009c1a:	bf00      	nop
 8009c1c:	3ff00000 	.word	0x3ff00000

08009c20 <__d2b>:
 8009c20:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009c24:	4689      	mov	r9, r1
 8009c26:	2101      	movs	r1, #1
 8009c28:	ec57 6b10 	vmov	r6, r7, d0
 8009c2c:	4690      	mov	r8, r2
 8009c2e:	f7ff fc09 	bl	8009444 <_Balloc>
 8009c32:	4604      	mov	r4, r0
 8009c34:	b930      	cbnz	r0, 8009c44 <__d2b+0x24>
 8009c36:	4602      	mov	r2, r0
 8009c38:	4b25      	ldr	r3, [pc, #148]	; (8009cd0 <__d2b+0xb0>)
 8009c3a:	4826      	ldr	r0, [pc, #152]	; (8009cd4 <__d2b+0xb4>)
 8009c3c:	f240 310a 	movw	r1, #778	; 0x30a
 8009c40:	f000 fb50 	bl	800a2e4 <__assert_func>
 8009c44:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009c48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009c4c:	bb35      	cbnz	r5, 8009c9c <__d2b+0x7c>
 8009c4e:	2e00      	cmp	r6, #0
 8009c50:	9301      	str	r3, [sp, #4]
 8009c52:	d028      	beq.n	8009ca6 <__d2b+0x86>
 8009c54:	4668      	mov	r0, sp
 8009c56:	9600      	str	r6, [sp, #0]
 8009c58:	f7ff fd06 	bl	8009668 <__lo0bits>
 8009c5c:	9900      	ldr	r1, [sp, #0]
 8009c5e:	b300      	cbz	r0, 8009ca2 <__d2b+0x82>
 8009c60:	9a01      	ldr	r2, [sp, #4]
 8009c62:	f1c0 0320 	rsb	r3, r0, #32
 8009c66:	fa02 f303 	lsl.w	r3, r2, r3
 8009c6a:	430b      	orrs	r3, r1
 8009c6c:	40c2      	lsrs	r2, r0
 8009c6e:	6163      	str	r3, [r4, #20]
 8009c70:	9201      	str	r2, [sp, #4]
 8009c72:	9b01      	ldr	r3, [sp, #4]
 8009c74:	61a3      	str	r3, [r4, #24]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	bf14      	ite	ne
 8009c7a:	2202      	movne	r2, #2
 8009c7c:	2201      	moveq	r2, #1
 8009c7e:	6122      	str	r2, [r4, #16]
 8009c80:	b1d5      	cbz	r5, 8009cb8 <__d2b+0x98>
 8009c82:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009c86:	4405      	add	r5, r0
 8009c88:	f8c9 5000 	str.w	r5, [r9]
 8009c8c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009c90:	f8c8 0000 	str.w	r0, [r8]
 8009c94:	4620      	mov	r0, r4
 8009c96:	b003      	add	sp, #12
 8009c98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c9c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ca0:	e7d5      	b.n	8009c4e <__d2b+0x2e>
 8009ca2:	6161      	str	r1, [r4, #20]
 8009ca4:	e7e5      	b.n	8009c72 <__d2b+0x52>
 8009ca6:	a801      	add	r0, sp, #4
 8009ca8:	f7ff fcde 	bl	8009668 <__lo0bits>
 8009cac:	9b01      	ldr	r3, [sp, #4]
 8009cae:	6163      	str	r3, [r4, #20]
 8009cb0:	2201      	movs	r2, #1
 8009cb2:	6122      	str	r2, [r4, #16]
 8009cb4:	3020      	adds	r0, #32
 8009cb6:	e7e3      	b.n	8009c80 <__d2b+0x60>
 8009cb8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009cbc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009cc0:	f8c9 0000 	str.w	r0, [r9]
 8009cc4:	6918      	ldr	r0, [r3, #16]
 8009cc6:	f7ff fcaf 	bl	8009628 <__hi0bits>
 8009cca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009cce:	e7df      	b.n	8009c90 <__d2b+0x70>
 8009cd0:	0800b760 	.word	0x0800b760
 8009cd4:	0800b7ec 	.word	0x0800b7ec

08009cd8 <__ratio>:
 8009cd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cdc:	4688      	mov	r8, r1
 8009cde:	4669      	mov	r1, sp
 8009ce0:	4681      	mov	r9, r0
 8009ce2:	f7ff ff4d 	bl	8009b80 <__b2d>
 8009ce6:	a901      	add	r1, sp, #4
 8009ce8:	4640      	mov	r0, r8
 8009cea:	ec55 4b10 	vmov	r4, r5, d0
 8009cee:	f7ff ff47 	bl	8009b80 <__b2d>
 8009cf2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009cf6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009cfa:	eba3 0c02 	sub.w	ip, r3, r2
 8009cfe:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009d02:	1a9b      	subs	r3, r3, r2
 8009d04:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009d08:	ec51 0b10 	vmov	r0, r1, d0
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	bfd6      	itet	le
 8009d10:	460a      	movle	r2, r1
 8009d12:	462a      	movgt	r2, r5
 8009d14:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009d18:	468b      	mov	fp, r1
 8009d1a:	462f      	mov	r7, r5
 8009d1c:	bfd4      	ite	le
 8009d1e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009d22:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009d26:	4620      	mov	r0, r4
 8009d28:	ee10 2a10 	vmov	r2, s0
 8009d2c:	465b      	mov	r3, fp
 8009d2e:	4639      	mov	r1, r7
 8009d30:	f7f6 fdac 	bl	800088c <__aeabi_ddiv>
 8009d34:	ec41 0b10 	vmov	d0, r0, r1
 8009d38:	b003      	add	sp, #12
 8009d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009d3e <__copybits>:
 8009d3e:	3901      	subs	r1, #1
 8009d40:	b570      	push	{r4, r5, r6, lr}
 8009d42:	1149      	asrs	r1, r1, #5
 8009d44:	6914      	ldr	r4, [r2, #16]
 8009d46:	3101      	adds	r1, #1
 8009d48:	f102 0314 	add.w	r3, r2, #20
 8009d4c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009d50:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009d54:	1f05      	subs	r5, r0, #4
 8009d56:	42a3      	cmp	r3, r4
 8009d58:	d30c      	bcc.n	8009d74 <__copybits+0x36>
 8009d5a:	1aa3      	subs	r3, r4, r2
 8009d5c:	3b11      	subs	r3, #17
 8009d5e:	f023 0303 	bic.w	r3, r3, #3
 8009d62:	3211      	adds	r2, #17
 8009d64:	42a2      	cmp	r2, r4
 8009d66:	bf88      	it	hi
 8009d68:	2300      	movhi	r3, #0
 8009d6a:	4418      	add	r0, r3
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	4288      	cmp	r0, r1
 8009d70:	d305      	bcc.n	8009d7e <__copybits+0x40>
 8009d72:	bd70      	pop	{r4, r5, r6, pc}
 8009d74:	f853 6b04 	ldr.w	r6, [r3], #4
 8009d78:	f845 6f04 	str.w	r6, [r5, #4]!
 8009d7c:	e7eb      	b.n	8009d56 <__copybits+0x18>
 8009d7e:	f840 3b04 	str.w	r3, [r0], #4
 8009d82:	e7f4      	b.n	8009d6e <__copybits+0x30>

08009d84 <__any_on>:
 8009d84:	f100 0214 	add.w	r2, r0, #20
 8009d88:	6900      	ldr	r0, [r0, #16]
 8009d8a:	114b      	asrs	r3, r1, #5
 8009d8c:	4298      	cmp	r0, r3
 8009d8e:	b510      	push	{r4, lr}
 8009d90:	db11      	blt.n	8009db6 <__any_on+0x32>
 8009d92:	dd0a      	ble.n	8009daa <__any_on+0x26>
 8009d94:	f011 011f 	ands.w	r1, r1, #31
 8009d98:	d007      	beq.n	8009daa <__any_on+0x26>
 8009d9a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009d9e:	fa24 f001 	lsr.w	r0, r4, r1
 8009da2:	fa00 f101 	lsl.w	r1, r0, r1
 8009da6:	428c      	cmp	r4, r1
 8009da8:	d10b      	bne.n	8009dc2 <__any_on+0x3e>
 8009daa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d803      	bhi.n	8009dba <__any_on+0x36>
 8009db2:	2000      	movs	r0, #0
 8009db4:	bd10      	pop	{r4, pc}
 8009db6:	4603      	mov	r3, r0
 8009db8:	e7f7      	b.n	8009daa <__any_on+0x26>
 8009dba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009dbe:	2900      	cmp	r1, #0
 8009dc0:	d0f5      	beq.n	8009dae <__any_on+0x2a>
 8009dc2:	2001      	movs	r0, #1
 8009dc4:	e7f6      	b.n	8009db4 <__any_on+0x30>

08009dc6 <_calloc_r>:
 8009dc6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009dc8:	fba1 2402 	umull	r2, r4, r1, r2
 8009dcc:	b94c      	cbnz	r4, 8009de2 <_calloc_r+0x1c>
 8009dce:	4611      	mov	r1, r2
 8009dd0:	9201      	str	r2, [sp, #4]
 8009dd2:	f000 f87b 	bl	8009ecc <_malloc_r>
 8009dd6:	9a01      	ldr	r2, [sp, #4]
 8009dd8:	4605      	mov	r5, r0
 8009dda:	b930      	cbnz	r0, 8009dea <_calloc_r+0x24>
 8009ddc:	4628      	mov	r0, r5
 8009dde:	b003      	add	sp, #12
 8009de0:	bd30      	pop	{r4, r5, pc}
 8009de2:	220c      	movs	r2, #12
 8009de4:	6002      	str	r2, [r0, #0]
 8009de6:	2500      	movs	r5, #0
 8009de8:	e7f8      	b.n	8009ddc <_calloc_r+0x16>
 8009dea:	4621      	mov	r1, r4
 8009dec:	f7fc fbc0 	bl	8006570 <memset>
 8009df0:	e7f4      	b.n	8009ddc <_calloc_r+0x16>
	...

08009df4 <_free_r>:
 8009df4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009df6:	2900      	cmp	r1, #0
 8009df8:	d044      	beq.n	8009e84 <_free_r+0x90>
 8009dfa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009dfe:	9001      	str	r0, [sp, #4]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	f1a1 0404 	sub.w	r4, r1, #4
 8009e06:	bfb8      	it	lt
 8009e08:	18e4      	addlt	r4, r4, r3
 8009e0a:	f000 fab5 	bl	800a378 <__malloc_lock>
 8009e0e:	4a1e      	ldr	r2, [pc, #120]	; (8009e88 <_free_r+0x94>)
 8009e10:	9801      	ldr	r0, [sp, #4]
 8009e12:	6813      	ldr	r3, [r2, #0]
 8009e14:	b933      	cbnz	r3, 8009e24 <_free_r+0x30>
 8009e16:	6063      	str	r3, [r4, #4]
 8009e18:	6014      	str	r4, [r2, #0]
 8009e1a:	b003      	add	sp, #12
 8009e1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e20:	f000 bab0 	b.w	800a384 <__malloc_unlock>
 8009e24:	42a3      	cmp	r3, r4
 8009e26:	d908      	bls.n	8009e3a <_free_r+0x46>
 8009e28:	6825      	ldr	r5, [r4, #0]
 8009e2a:	1961      	adds	r1, r4, r5
 8009e2c:	428b      	cmp	r3, r1
 8009e2e:	bf01      	itttt	eq
 8009e30:	6819      	ldreq	r1, [r3, #0]
 8009e32:	685b      	ldreq	r3, [r3, #4]
 8009e34:	1949      	addeq	r1, r1, r5
 8009e36:	6021      	streq	r1, [r4, #0]
 8009e38:	e7ed      	b.n	8009e16 <_free_r+0x22>
 8009e3a:	461a      	mov	r2, r3
 8009e3c:	685b      	ldr	r3, [r3, #4]
 8009e3e:	b10b      	cbz	r3, 8009e44 <_free_r+0x50>
 8009e40:	42a3      	cmp	r3, r4
 8009e42:	d9fa      	bls.n	8009e3a <_free_r+0x46>
 8009e44:	6811      	ldr	r1, [r2, #0]
 8009e46:	1855      	adds	r5, r2, r1
 8009e48:	42a5      	cmp	r5, r4
 8009e4a:	d10b      	bne.n	8009e64 <_free_r+0x70>
 8009e4c:	6824      	ldr	r4, [r4, #0]
 8009e4e:	4421      	add	r1, r4
 8009e50:	1854      	adds	r4, r2, r1
 8009e52:	42a3      	cmp	r3, r4
 8009e54:	6011      	str	r1, [r2, #0]
 8009e56:	d1e0      	bne.n	8009e1a <_free_r+0x26>
 8009e58:	681c      	ldr	r4, [r3, #0]
 8009e5a:	685b      	ldr	r3, [r3, #4]
 8009e5c:	6053      	str	r3, [r2, #4]
 8009e5e:	4421      	add	r1, r4
 8009e60:	6011      	str	r1, [r2, #0]
 8009e62:	e7da      	b.n	8009e1a <_free_r+0x26>
 8009e64:	d902      	bls.n	8009e6c <_free_r+0x78>
 8009e66:	230c      	movs	r3, #12
 8009e68:	6003      	str	r3, [r0, #0]
 8009e6a:	e7d6      	b.n	8009e1a <_free_r+0x26>
 8009e6c:	6825      	ldr	r5, [r4, #0]
 8009e6e:	1961      	adds	r1, r4, r5
 8009e70:	428b      	cmp	r3, r1
 8009e72:	bf04      	itt	eq
 8009e74:	6819      	ldreq	r1, [r3, #0]
 8009e76:	685b      	ldreq	r3, [r3, #4]
 8009e78:	6063      	str	r3, [r4, #4]
 8009e7a:	bf04      	itt	eq
 8009e7c:	1949      	addeq	r1, r1, r5
 8009e7e:	6021      	streq	r1, [r4, #0]
 8009e80:	6054      	str	r4, [r2, #4]
 8009e82:	e7ca      	b.n	8009e1a <_free_r+0x26>
 8009e84:	b003      	add	sp, #12
 8009e86:	bd30      	pop	{r4, r5, pc}
 8009e88:	20000374 	.word	0x20000374

08009e8c <sbrk_aligned>:
 8009e8c:	b570      	push	{r4, r5, r6, lr}
 8009e8e:	4e0e      	ldr	r6, [pc, #56]	; (8009ec8 <sbrk_aligned+0x3c>)
 8009e90:	460c      	mov	r4, r1
 8009e92:	6831      	ldr	r1, [r6, #0]
 8009e94:	4605      	mov	r5, r0
 8009e96:	b911      	cbnz	r1, 8009e9e <sbrk_aligned+0x12>
 8009e98:	f000 f9f2 	bl	800a280 <_sbrk_r>
 8009e9c:	6030      	str	r0, [r6, #0]
 8009e9e:	4621      	mov	r1, r4
 8009ea0:	4628      	mov	r0, r5
 8009ea2:	f000 f9ed 	bl	800a280 <_sbrk_r>
 8009ea6:	1c43      	adds	r3, r0, #1
 8009ea8:	d00a      	beq.n	8009ec0 <sbrk_aligned+0x34>
 8009eaa:	1cc4      	adds	r4, r0, #3
 8009eac:	f024 0403 	bic.w	r4, r4, #3
 8009eb0:	42a0      	cmp	r0, r4
 8009eb2:	d007      	beq.n	8009ec4 <sbrk_aligned+0x38>
 8009eb4:	1a21      	subs	r1, r4, r0
 8009eb6:	4628      	mov	r0, r5
 8009eb8:	f000 f9e2 	bl	800a280 <_sbrk_r>
 8009ebc:	3001      	adds	r0, #1
 8009ebe:	d101      	bne.n	8009ec4 <sbrk_aligned+0x38>
 8009ec0:	f04f 34ff 	mov.w	r4, #4294967295
 8009ec4:	4620      	mov	r0, r4
 8009ec6:	bd70      	pop	{r4, r5, r6, pc}
 8009ec8:	20000378 	.word	0x20000378

08009ecc <_malloc_r>:
 8009ecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ed0:	1ccd      	adds	r5, r1, #3
 8009ed2:	f025 0503 	bic.w	r5, r5, #3
 8009ed6:	3508      	adds	r5, #8
 8009ed8:	2d0c      	cmp	r5, #12
 8009eda:	bf38      	it	cc
 8009edc:	250c      	movcc	r5, #12
 8009ede:	2d00      	cmp	r5, #0
 8009ee0:	4607      	mov	r7, r0
 8009ee2:	db01      	blt.n	8009ee8 <_malloc_r+0x1c>
 8009ee4:	42a9      	cmp	r1, r5
 8009ee6:	d905      	bls.n	8009ef4 <_malloc_r+0x28>
 8009ee8:	230c      	movs	r3, #12
 8009eea:	603b      	str	r3, [r7, #0]
 8009eec:	2600      	movs	r6, #0
 8009eee:	4630      	mov	r0, r6
 8009ef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ef4:	4e2e      	ldr	r6, [pc, #184]	; (8009fb0 <_malloc_r+0xe4>)
 8009ef6:	f000 fa3f 	bl	800a378 <__malloc_lock>
 8009efa:	6833      	ldr	r3, [r6, #0]
 8009efc:	461c      	mov	r4, r3
 8009efe:	bb34      	cbnz	r4, 8009f4e <_malloc_r+0x82>
 8009f00:	4629      	mov	r1, r5
 8009f02:	4638      	mov	r0, r7
 8009f04:	f7ff ffc2 	bl	8009e8c <sbrk_aligned>
 8009f08:	1c43      	adds	r3, r0, #1
 8009f0a:	4604      	mov	r4, r0
 8009f0c:	d14d      	bne.n	8009faa <_malloc_r+0xde>
 8009f0e:	6834      	ldr	r4, [r6, #0]
 8009f10:	4626      	mov	r6, r4
 8009f12:	2e00      	cmp	r6, #0
 8009f14:	d140      	bne.n	8009f98 <_malloc_r+0xcc>
 8009f16:	6823      	ldr	r3, [r4, #0]
 8009f18:	4631      	mov	r1, r6
 8009f1a:	4638      	mov	r0, r7
 8009f1c:	eb04 0803 	add.w	r8, r4, r3
 8009f20:	f000 f9ae 	bl	800a280 <_sbrk_r>
 8009f24:	4580      	cmp	r8, r0
 8009f26:	d13a      	bne.n	8009f9e <_malloc_r+0xd2>
 8009f28:	6821      	ldr	r1, [r4, #0]
 8009f2a:	3503      	adds	r5, #3
 8009f2c:	1a6d      	subs	r5, r5, r1
 8009f2e:	f025 0503 	bic.w	r5, r5, #3
 8009f32:	3508      	adds	r5, #8
 8009f34:	2d0c      	cmp	r5, #12
 8009f36:	bf38      	it	cc
 8009f38:	250c      	movcc	r5, #12
 8009f3a:	4629      	mov	r1, r5
 8009f3c:	4638      	mov	r0, r7
 8009f3e:	f7ff ffa5 	bl	8009e8c <sbrk_aligned>
 8009f42:	3001      	adds	r0, #1
 8009f44:	d02b      	beq.n	8009f9e <_malloc_r+0xd2>
 8009f46:	6823      	ldr	r3, [r4, #0]
 8009f48:	442b      	add	r3, r5
 8009f4a:	6023      	str	r3, [r4, #0]
 8009f4c:	e00e      	b.n	8009f6c <_malloc_r+0xa0>
 8009f4e:	6822      	ldr	r2, [r4, #0]
 8009f50:	1b52      	subs	r2, r2, r5
 8009f52:	d41e      	bmi.n	8009f92 <_malloc_r+0xc6>
 8009f54:	2a0b      	cmp	r2, #11
 8009f56:	d916      	bls.n	8009f86 <_malloc_r+0xba>
 8009f58:	1961      	adds	r1, r4, r5
 8009f5a:	42a3      	cmp	r3, r4
 8009f5c:	6025      	str	r5, [r4, #0]
 8009f5e:	bf18      	it	ne
 8009f60:	6059      	strne	r1, [r3, #4]
 8009f62:	6863      	ldr	r3, [r4, #4]
 8009f64:	bf08      	it	eq
 8009f66:	6031      	streq	r1, [r6, #0]
 8009f68:	5162      	str	r2, [r4, r5]
 8009f6a:	604b      	str	r3, [r1, #4]
 8009f6c:	4638      	mov	r0, r7
 8009f6e:	f104 060b 	add.w	r6, r4, #11
 8009f72:	f000 fa07 	bl	800a384 <__malloc_unlock>
 8009f76:	f026 0607 	bic.w	r6, r6, #7
 8009f7a:	1d23      	adds	r3, r4, #4
 8009f7c:	1af2      	subs	r2, r6, r3
 8009f7e:	d0b6      	beq.n	8009eee <_malloc_r+0x22>
 8009f80:	1b9b      	subs	r3, r3, r6
 8009f82:	50a3      	str	r3, [r4, r2]
 8009f84:	e7b3      	b.n	8009eee <_malloc_r+0x22>
 8009f86:	6862      	ldr	r2, [r4, #4]
 8009f88:	42a3      	cmp	r3, r4
 8009f8a:	bf0c      	ite	eq
 8009f8c:	6032      	streq	r2, [r6, #0]
 8009f8e:	605a      	strne	r2, [r3, #4]
 8009f90:	e7ec      	b.n	8009f6c <_malloc_r+0xa0>
 8009f92:	4623      	mov	r3, r4
 8009f94:	6864      	ldr	r4, [r4, #4]
 8009f96:	e7b2      	b.n	8009efe <_malloc_r+0x32>
 8009f98:	4634      	mov	r4, r6
 8009f9a:	6876      	ldr	r6, [r6, #4]
 8009f9c:	e7b9      	b.n	8009f12 <_malloc_r+0x46>
 8009f9e:	230c      	movs	r3, #12
 8009fa0:	603b      	str	r3, [r7, #0]
 8009fa2:	4638      	mov	r0, r7
 8009fa4:	f000 f9ee 	bl	800a384 <__malloc_unlock>
 8009fa8:	e7a1      	b.n	8009eee <_malloc_r+0x22>
 8009faa:	6025      	str	r5, [r4, #0]
 8009fac:	e7de      	b.n	8009f6c <_malloc_r+0xa0>
 8009fae:	bf00      	nop
 8009fb0:	20000374 	.word	0x20000374

08009fb4 <__ssputs_r>:
 8009fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fb8:	688e      	ldr	r6, [r1, #8]
 8009fba:	429e      	cmp	r6, r3
 8009fbc:	4682      	mov	sl, r0
 8009fbe:	460c      	mov	r4, r1
 8009fc0:	4690      	mov	r8, r2
 8009fc2:	461f      	mov	r7, r3
 8009fc4:	d838      	bhi.n	800a038 <__ssputs_r+0x84>
 8009fc6:	898a      	ldrh	r2, [r1, #12]
 8009fc8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009fcc:	d032      	beq.n	800a034 <__ssputs_r+0x80>
 8009fce:	6825      	ldr	r5, [r4, #0]
 8009fd0:	6909      	ldr	r1, [r1, #16]
 8009fd2:	eba5 0901 	sub.w	r9, r5, r1
 8009fd6:	6965      	ldr	r5, [r4, #20]
 8009fd8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009fdc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009fe0:	3301      	adds	r3, #1
 8009fe2:	444b      	add	r3, r9
 8009fe4:	106d      	asrs	r5, r5, #1
 8009fe6:	429d      	cmp	r5, r3
 8009fe8:	bf38      	it	cc
 8009fea:	461d      	movcc	r5, r3
 8009fec:	0553      	lsls	r3, r2, #21
 8009fee:	d531      	bpl.n	800a054 <__ssputs_r+0xa0>
 8009ff0:	4629      	mov	r1, r5
 8009ff2:	f7ff ff6b 	bl	8009ecc <_malloc_r>
 8009ff6:	4606      	mov	r6, r0
 8009ff8:	b950      	cbnz	r0, 800a010 <__ssputs_r+0x5c>
 8009ffa:	230c      	movs	r3, #12
 8009ffc:	f8ca 3000 	str.w	r3, [sl]
 800a000:	89a3      	ldrh	r3, [r4, #12]
 800a002:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a006:	81a3      	strh	r3, [r4, #12]
 800a008:	f04f 30ff 	mov.w	r0, #4294967295
 800a00c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a010:	6921      	ldr	r1, [r4, #16]
 800a012:	464a      	mov	r2, r9
 800a014:	f7ff fa08 	bl	8009428 <memcpy>
 800a018:	89a3      	ldrh	r3, [r4, #12]
 800a01a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a01e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a022:	81a3      	strh	r3, [r4, #12]
 800a024:	6126      	str	r6, [r4, #16]
 800a026:	6165      	str	r5, [r4, #20]
 800a028:	444e      	add	r6, r9
 800a02a:	eba5 0509 	sub.w	r5, r5, r9
 800a02e:	6026      	str	r6, [r4, #0]
 800a030:	60a5      	str	r5, [r4, #8]
 800a032:	463e      	mov	r6, r7
 800a034:	42be      	cmp	r6, r7
 800a036:	d900      	bls.n	800a03a <__ssputs_r+0x86>
 800a038:	463e      	mov	r6, r7
 800a03a:	6820      	ldr	r0, [r4, #0]
 800a03c:	4632      	mov	r2, r6
 800a03e:	4641      	mov	r1, r8
 800a040:	f000 f980 	bl	800a344 <memmove>
 800a044:	68a3      	ldr	r3, [r4, #8]
 800a046:	1b9b      	subs	r3, r3, r6
 800a048:	60a3      	str	r3, [r4, #8]
 800a04a:	6823      	ldr	r3, [r4, #0]
 800a04c:	4433      	add	r3, r6
 800a04e:	6023      	str	r3, [r4, #0]
 800a050:	2000      	movs	r0, #0
 800a052:	e7db      	b.n	800a00c <__ssputs_r+0x58>
 800a054:	462a      	mov	r2, r5
 800a056:	f000 f99b 	bl	800a390 <_realloc_r>
 800a05a:	4606      	mov	r6, r0
 800a05c:	2800      	cmp	r0, #0
 800a05e:	d1e1      	bne.n	800a024 <__ssputs_r+0x70>
 800a060:	6921      	ldr	r1, [r4, #16]
 800a062:	4650      	mov	r0, sl
 800a064:	f7ff fec6 	bl	8009df4 <_free_r>
 800a068:	e7c7      	b.n	8009ffa <__ssputs_r+0x46>
	...

0800a06c <_svfiprintf_r>:
 800a06c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a070:	4698      	mov	r8, r3
 800a072:	898b      	ldrh	r3, [r1, #12]
 800a074:	061b      	lsls	r3, r3, #24
 800a076:	b09d      	sub	sp, #116	; 0x74
 800a078:	4607      	mov	r7, r0
 800a07a:	460d      	mov	r5, r1
 800a07c:	4614      	mov	r4, r2
 800a07e:	d50e      	bpl.n	800a09e <_svfiprintf_r+0x32>
 800a080:	690b      	ldr	r3, [r1, #16]
 800a082:	b963      	cbnz	r3, 800a09e <_svfiprintf_r+0x32>
 800a084:	2140      	movs	r1, #64	; 0x40
 800a086:	f7ff ff21 	bl	8009ecc <_malloc_r>
 800a08a:	6028      	str	r0, [r5, #0]
 800a08c:	6128      	str	r0, [r5, #16]
 800a08e:	b920      	cbnz	r0, 800a09a <_svfiprintf_r+0x2e>
 800a090:	230c      	movs	r3, #12
 800a092:	603b      	str	r3, [r7, #0]
 800a094:	f04f 30ff 	mov.w	r0, #4294967295
 800a098:	e0d1      	b.n	800a23e <_svfiprintf_r+0x1d2>
 800a09a:	2340      	movs	r3, #64	; 0x40
 800a09c:	616b      	str	r3, [r5, #20]
 800a09e:	2300      	movs	r3, #0
 800a0a0:	9309      	str	r3, [sp, #36]	; 0x24
 800a0a2:	2320      	movs	r3, #32
 800a0a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a0a8:	f8cd 800c 	str.w	r8, [sp, #12]
 800a0ac:	2330      	movs	r3, #48	; 0x30
 800a0ae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a258 <_svfiprintf_r+0x1ec>
 800a0b2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a0b6:	f04f 0901 	mov.w	r9, #1
 800a0ba:	4623      	mov	r3, r4
 800a0bc:	469a      	mov	sl, r3
 800a0be:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0c2:	b10a      	cbz	r2, 800a0c8 <_svfiprintf_r+0x5c>
 800a0c4:	2a25      	cmp	r2, #37	; 0x25
 800a0c6:	d1f9      	bne.n	800a0bc <_svfiprintf_r+0x50>
 800a0c8:	ebba 0b04 	subs.w	fp, sl, r4
 800a0cc:	d00b      	beq.n	800a0e6 <_svfiprintf_r+0x7a>
 800a0ce:	465b      	mov	r3, fp
 800a0d0:	4622      	mov	r2, r4
 800a0d2:	4629      	mov	r1, r5
 800a0d4:	4638      	mov	r0, r7
 800a0d6:	f7ff ff6d 	bl	8009fb4 <__ssputs_r>
 800a0da:	3001      	adds	r0, #1
 800a0dc:	f000 80aa 	beq.w	800a234 <_svfiprintf_r+0x1c8>
 800a0e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a0e2:	445a      	add	r2, fp
 800a0e4:	9209      	str	r2, [sp, #36]	; 0x24
 800a0e6:	f89a 3000 	ldrb.w	r3, [sl]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	f000 80a2 	beq.w	800a234 <_svfiprintf_r+0x1c8>
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	f04f 32ff 	mov.w	r2, #4294967295
 800a0f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a0fa:	f10a 0a01 	add.w	sl, sl, #1
 800a0fe:	9304      	str	r3, [sp, #16]
 800a100:	9307      	str	r3, [sp, #28]
 800a102:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a106:	931a      	str	r3, [sp, #104]	; 0x68
 800a108:	4654      	mov	r4, sl
 800a10a:	2205      	movs	r2, #5
 800a10c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a110:	4851      	ldr	r0, [pc, #324]	; (800a258 <_svfiprintf_r+0x1ec>)
 800a112:	f7f6 f885 	bl	8000220 <memchr>
 800a116:	9a04      	ldr	r2, [sp, #16]
 800a118:	b9d8      	cbnz	r0, 800a152 <_svfiprintf_r+0xe6>
 800a11a:	06d0      	lsls	r0, r2, #27
 800a11c:	bf44      	itt	mi
 800a11e:	2320      	movmi	r3, #32
 800a120:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a124:	0711      	lsls	r1, r2, #28
 800a126:	bf44      	itt	mi
 800a128:	232b      	movmi	r3, #43	; 0x2b
 800a12a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a12e:	f89a 3000 	ldrb.w	r3, [sl]
 800a132:	2b2a      	cmp	r3, #42	; 0x2a
 800a134:	d015      	beq.n	800a162 <_svfiprintf_r+0xf6>
 800a136:	9a07      	ldr	r2, [sp, #28]
 800a138:	4654      	mov	r4, sl
 800a13a:	2000      	movs	r0, #0
 800a13c:	f04f 0c0a 	mov.w	ip, #10
 800a140:	4621      	mov	r1, r4
 800a142:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a146:	3b30      	subs	r3, #48	; 0x30
 800a148:	2b09      	cmp	r3, #9
 800a14a:	d94e      	bls.n	800a1ea <_svfiprintf_r+0x17e>
 800a14c:	b1b0      	cbz	r0, 800a17c <_svfiprintf_r+0x110>
 800a14e:	9207      	str	r2, [sp, #28]
 800a150:	e014      	b.n	800a17c <_svfiprintf_r+0x110>
 800a152:	eba0 0308 	sub.w	r3, r0, r8
 800a156:	fa09 f303 	lsl.w	r3, r9, r3
 800a15a:	4313      	orrs	r3, r2
 800a15c:	9304      	str	r3, [sp, #16]
 800a15e:	46a2      	mov	sl, r4
 800a160:	e7d2      	b.n	800a108 <_svfiprintf_r+0x9c>
 800a162:	9b03      	ldr	r3, [sp, #12]
 800a164:	1d19      	adds	r1, r3, #4
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	9103      	str	r1, [sp, #12]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	bfbb      	ittet	lt
 800a16e:	425b      	neglt	r3, r3
 800a170:	f042 0202 	orrlt.w	r2, r2, #2
 800a174:	9307      	strge	r3, [sp, #28]
 800a176:	9307      	strlt	r3, [sp, #28]
 800a178:	bfb8      	it	lt
 800a17a:	9204      	strlt	r2, [sp, #16]
 800a17c:	7823      	ldrb	r3, [r4, #0]
 800a17e:	2b2e      	cmp	r3, #46	; 0x2e
 800a180:	d10c      	bne.n	800a19c <_svfiprintf_r+0x130>
 800a182:	7863      	ldrb	r3, [r4, #1]
 800a184:	2b2a      	cmp	r3, #42	; 0x2a
 800a186:	d135      	bne.n	800a1f4 <_svfiprintf_r+0x188>
 800a188:	9b03      	ldr	r3, [sp, #12]
 800a18a:	1d1a      	adds	r2, r3, #4
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	9203      	str	r2, [sp, #12]
 800a190:	2b00      	cmp	r3, #0
 800a192:	bfb8      	it	lt
 800a194:	f04f 33ff 	movlt.w	r3, #4294967295
 800a198:	3402      	adds	r4, #2
 800a19a:	9305      	str	r3, [sp, #20]
 800a19c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a268 <_svfiprintf_r+0x1fc>
 800a1a0:	7821      	ldrb	r1, [r4, #0]
 800a1a2:	2203      	movs	r2, #3
 800a1a4:	4650      	mov	r0, sl
 800a1a6:	f7f6 f83b 	bl	8000220 <memchr>
 800a1aa:	b140      	cbz	r0, 800a1be <_svfiprintf_r+0x152>
 800a1ac:	2340      	movs	r3, #64	; 0x40
 800a1ae:	eba0 000a 	sub.w	r0, r0, sl
 800a1b2:	fa03 f000 	lsl.w	r0, r3, r0
 800a1b6:	9b04      	ldr	r3, [sp, #16]
 800a1b8:	4303      	orrs	r3, r0
 800a1ba:	3401      	adds	r4, #1
 800a1bc:	9304      	str	r3, [sp, #16]
 800a1be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1c2:	4826      	ldr	r0, [pc, #152]	; (800a25c <_svfiprintf_r+0x1f0>)
 800a1c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a1c8:	2206      	movs	r2, #6
 800a1ca:	f7f6 f829 	bl	8000220 <memchr>
 800a1ce:	2800      	cmp	r0, #0
 800a1d0:	d038      	beq.n	800a244 <_svfiprintf_r+0x1d8>
 800a1d2:	4b23      	ldr	r3, [pc, #140]	; (800a260 <_svfiprintf_r+0x1f4>)
 800a1d4:	bb1b      	cbnz	r3, 800a21e <_svfiprintf_r+0x1b2>
 800a1d6:	9b03      	ldr	r3, [sp, #12]
 800a1d8:	3307      	adds	r3, #7
 800a1da:	f023 0307 	bic.w	r3, r3, #7
 800a1de:	3308      	adds	r3, #8
 800a1e0:	9303      	str	r3, [sp, #12]
 800a1e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1e4:	4433      	add	r3, r6
 800a1e6:	9309      	str	r3, [sp, #36]	; 0x24
 800a1e8:	e767      	b.n	800a0ba <_svfiprintf_r+0x4e>
 800a1ea:	fb0c 3202 	mla	r2, ip, r2, r3
 800a1ee:	460c      	mov	r4, r1
 800a1f0:	2001      	movs	r0, #1
 800a1f2:	e7a5      	b.n	800a140 <_svfiprintf_r+0xd4>
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	3401      	adds	r4, #1
 800a1f8:	9305      	str	r3, [sp, #20]
 800a1fa:	4619      	mov	r1, r3
 800a1fc:	f04f 0c0a 	mov.w	ip, #10
 800a200:	4620      	mov	r0, r4
 800a202:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a206:	3a30      	subs	r2, #48	; 0x30
 800a208:	2a09      	cmp	r2, #9
 800a20a:	d903      	bls.n	800a214 <_svfiprintf_r+0x1a8>
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d0c5      	beq.n	800a19c <_svfiprintf_r+0x130>
 800a210:	9105      	str	r1, [sp, #20]
 800a212:	e7c3      	b.n	800a19c <_svfiprintf_r+0x130>
 800a214:	fb0c 2101 	mla	r1, ip, r1, r2
 800a218:	4604      	mov	r4, r0
 800a21a:	2301      	movs	r3, #1
 800a21c:	e7f0      	b.n	800a200 <_svfiprintf_r+0x194>
 800a21e:	ab03      	add	r3, sp, #12
 800a220:	9300      	str	r3, [sp, #0]
 800a222:	462a      	mov	r2, r5
 800a224:	4b0f      	ldr	r3, [pc, #60]	; (800a264 <_svfiprintf_r+0x1f8>)
 800a226:	a904      	add	r1, sp, #16
 800a228:	4638      	mov	r0, r7
 800a22a:	f7fc fa49 	bl	80066c0 <_printf_float>
 800a22e:	1c42      	adds	r2, r0, #1
 800a230:	4606      	mov	r6, r0
 800a232:	d1d6      	bne.n	800a1e2 <_svfiprintf_r+0x176>
 800a234:	89ab      	ldrh	r3, [r5, #12]
 800a236:	065b      	lsls	r3, r3, #25
 800a238:	f53f af2c 	bmi.w	800a094 <_svfiprintf_r+0x28>
 800a23c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a23e:	b01d      	add	sp, #116	; 0x74
 800a240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a244:	ab03      	add	r3, sp, #12
 800a246:	9300      	str	r3, [sp, #0]
 800a248:	462a      	mov	r2, r5
 800a24a:	4b06      	ldr	r3, [pc, #24]	; (800a264 <_svfiprintf_r+0x1f8>)
 800a24c:	a904      	add	r1, sp, #16
 800a24e:	4638      	mov	r0, r7
 800a250:	f7fc fcda 	bl	8006c08 <_printf_i>
 800a254:	e7eb      	b.n	800a22e <_svfiprintf_r+0x1c2>
 800a256:	bf00      	nop
 800a258:	0800b944 	.word	0x0800b944
 800a25c:	0800b94e 	.word	0x0800b94e
 800a260:	080066c1 	.word	0x080066c1
 800a264:	08009fb5 	.word	0x08009fb5
 800a268:	0800b94a 	.word	0x0800b94a
 800a26c:	00000000 	.word	0x00000000

0800a270 <nan>:
 800a270:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a278 <nan+0x8>
 800a274:	4770      	bx	lr
 800a276:	bf00      	nop
 800a278:	00000000 	.word	0x00000000
 800a27c:	7ff80000 	.word	0x7ff80000

0800a280 <_sbrk_r>:
 800a280:	b538      	push	{r3, r4, r5, lr}
 800a282:	4d06      	ldr	r5, [pc, #24]	; (800a29c <_sbrk_r+0x1c>)
 800a284:	2300      	movs	r3, #0
 800a286:	4604      	mov	r4, r0
 800a288:	4608      	mov	r0, r1
 800a28a:	602b      	str	r3, [r5, #0]
 800a28c:	f7f8 f9fa 	bl	8002684 <_sbrk>
 800a290:	1c43      	adds	r3, r0, #1
 800a292:	d102      	bne.n	800a29a <_sbrk_r+0x1a>
 800a294:	682b      	ldr	r3, [r5, #0]
 800a296:	b103      	cbz	r3, 800a29a <_sbrk_r+0x1a>
 800a298:	6023      	str	r3, [r4, #0]
 800a29a:	bd38      	pop	{r3, r4, r5, pc}
 800a29c:	2000037c 	.word	0x2000037c

0800a2a0 <strncmp>:
 800a2a0:	b510      	push	{r4, lr}
 800a2a2:	b17a      	cbz	r2, 800a2c4 <strncmp+0x24>
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	3901      	subs	r1, #1
 800a2a8:	1884      	adds	r4, r0, r2
 800a2aa:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a2ae:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a2b2:	4290      	cmp	r0, r2
 800a2b4:	d101      	bne.n	800a2ba <strncmp+0x1a>
 800a2b6:	42a3      	cmp	r3, r4
 800a2b8:	d101      	bne.n	800a2be <strncmp+0x1e>
 800a2ba:	1a80      	subs	r0, r0, r2
 800a2bc:	bd10      	pop	{r4, pc}
 800a2be:	2800      	cmp	r0, #0
 800a2c0:	d1f3      	bne.n	800a2aa <strncmp+0xa>
 800a2c2:	e7fa      	b.n	800a2ba <strncmp+0x1a>
 800a2c4:	4610      	mov	r0, r2
 800a2c6:	e7f9      	b.n	800a2bc <strncmp+0x1c>

0800a2c8 <__ascii_wctomb>:
 800a2c8:	b149      	cbz	r1, 800a2de <__ascii_wctomb+0x16>
 800a2ca:	2aff      	cmp	r2, #255	; 0xff
 800a2cc:	bf85      	ittet	hi
 800a2ce:	238a      	movhi	r3, #138	; 0x8a
 800a2d0:	6003      	strhi	r3, [r0, #0]
 800a2d2:	700a      	strbls	r2, [r1, #0]
 800a2d4:	f04f 30ff 	movhi.w	r0, #4294967295
 800a2d8:	bf98      	it	ls
 800a2da:	2001      	movls	r0, #1
 800a2dc:	4770      	bx	lr
 800a2de:	4608      	mov	r0, r1
 800a2e0:	4770      	bx	lr
	...

0800a2e4 <__assert_func>:
 800a2e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a2e6:	4614      	mov	r4, r2
 800a2e8:	461a      	mov	r2, r3
 800a2ea:	4b09      	ldr	r3, [pc, #36]	; (800a310 <__assert_func+0x2c>)
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	4605      	mov	r5, r0
 800a2f0:	68d8      	ldr	r0, [r3, #12]
 800a2f2:	b14c      	cbz	r4, 800a308 <__assert_func+0x24>
 800a2f4:	4b07      	ldr	r3, [pc, #28]	; (800a314 <__assert_func+0x30>)
 800a2f6:	9100      	str	r1, [sp, #0]
 800a2f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a2fc:	4906      	ldr	r1, [pc, #24]	; (800a318 <__assert_func+0x34>)
 800a2fe:	462b      	mov	r3, r5
 800a300:	f000 f80e 	bl	800a320 <fiprintf>
 800a304:	f000 fa8c 	bl	800a820 <abort>
 800a308:	4b04      	ldr	r3, [pc, #16]	; (800a31c <__assert_func+0x38>)
 800a30a:	461c      	mov	r4, r3
 800a30c:	e7f3      	b.n	800a2f6 <__assert_func+0x12>
 800a30e:	bf00      	nop
 800a310:	2000000c 	.word	0x2000000c
 800a314:	0800b955 	.word	0x0800b955
 800a318:	0800b962 	.word	0x0800b962
 800a31c:	0800b990 	.word	0x0800b990

0800a320 <fiprintf>:
 800a320:	b40e      	push	{r1, r2, r3}
 800a322:	b503      	push	{r0, r1, lr}
 800a324:	4601      	mov	r1, r0
 800a326:	ab03      	add	r3, sp, #12
 800a328:	4805      	ldr	r0, [pc, #20]	; (800a340 <fiprintf+0x20>)
 800a32a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a32e:	6800      	ldr	r0, [r0, #0]
 800a330:	9301      	str	r3, [sp, #4]
 800a332:	f000 f885 	bl	800a440 <_vfiprintf_r>
 800a336:	b002      	add	sp, #8
 800a338:	f85d eb04 	ldr.w	lr, [sp], #4
 800a33c:	b003      	add	sp, #12
 800a33e:	4770      	bx	lr
 800a340:	2000000c 	.word	0x2000000c

0800a344 <memmove>:
 800a344:	4288      	cmp	r0, r1
 800a346:	b510      	push	{r4, lr}
 800a348:	eb01 0402 	add.w	r4, r1, r2
 800a34c:	d902      	bls.n	800a354 <memmove+0x10>
 800a34e:	4284      	cmp	r4, r0
 800a350:	4623      	mov	r3, r4
 800a352:	d807      	bhi.n	800a364 <memmove+0x20>
 800a354:	1e43      	subs	r3, r0, #1
 800a356:	42a1      	cmp	r1, r4
 800a358:	d008      	beq.n	800a36c <memmove+0x28>
 800a35a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a35e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a362:	e7f8      	b.n	800a356 <memmove+0x12>
 800a364:	4402      	add	r2, r0
 800a366:	4601      	mov	r1, r0
 800a368:	428a      	cmp	r2, r1
 800a36a:	d100      	bne.n	800a36e <memmove+0x2a>
 800a36c:	bd10      	pop	{r4, pc}
 800a36e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a372:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a376:	e7f7      	b.n	800a368 <memmove+0x24>

0800a378 <__malloc_lock>:
 800a378:	4801      	ldr	r0, [pc, #4]	; (800a380 <__malloc_lock+0x8>)
 800a37a:	f000 bc11 	b.w	800aba0 <__retarget_lock_acquire_recursive>
 800a37e:	bf00      	nop
 800a380:	20000380 	.word	0x20000380

0800a384 <__malloc_unlock>:
 800a384:	4801      	ldr	r0, [pc, #4]	; (800a38c <__malloc_unlock+0x8>)
 800a386:	f000 bc0c 	b.w	800aba2 <__retarget_lock_release_recursive>
 800a38a:	bf00      	nop
 800a38c:	20000380 	.word	0x20000380

0800a390 <_realloc_r>:
 800a390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a394:	4680      	mov	r8, r0
 800a396:	4614      	mov	r4, r2
 800a398:	460e      	mov	r6, r1
 800a39a:	b921      	cbnz	r1, 800a3a6 <_realloc_r+0x16>
 800a39c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3a0:	4611      	mov	r1, r2
 800a3a2:	f7ff bd93 	b.w	8009ecc <_malloc_r>
 800a3a6:	b92a      	cbnz	r2, 800a3b4 <_realloc_r+0x24>
 800a3a8:	f7ff fd24 	bl	8009df4 <_free_r>
 800a3ac:	4625      	mov	r5, r4
 800a3ae:	4628      	mov	r0, r5
 800a3b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3b4:	f000 fc5c 	bl	800ac70 <_malloc_usable_size_r>
 800a3b8:	4284      	cmp	r4, r0
 800a3ba:	4607      	mov	r7, r0
 800a3bc:	d802      	bhi.n	800a3c4 <_realloc_r+0x34>
 800a3be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a3c2:	d812      	bhi.n	800a3ea <_realloc_r+0x5a>
 800a3c4:	4621      	mov	r1, r4
 800a3c6:	4640      	mov	r0, r8
 800a3c8:	f7ff fd80 	bl	8009ecc <_malloc_r>
 800a3cc:	4605      	mov	r5, r0
 800a3ce:	2800      	cmp	r0, #0
 800a3d0:	d0ed      	beq.n	800a3ae <_realloc_r+0x1e>
 800a3d2:	42bc      	cmp	r4, r7
 800a3d4:	4622      	mov	r2, r4
 800a3d6:	4631      	mov	r1, r6
 800a3d8:	bf28      	it	cs
 800a3da:	463a      	movcs	r2, r7
 800a3dc:	f7ff f824 	bl	8009428 <memcpy>
 800a3e0:	4631      	mov	r1, r6
 800a3e2:	4640      	mov	r0, r8
 800a3e4:	f7ff fd06 	bl	8009df4 <_free_r>
 800a3e8:	e7e1      	b.n	800a3ae <_realloc_r+0x1e>
 800a3ea:	4635      	mov	r5, r6
 800a3ec:	e7df      	b.n	800a3ae <_realloc_r+0x1e>

0800a3ee <__sfputc_r>:
 800a3ee:	6893      	ldr	r3, [r2, #8]
 800a3f0:	3b01      	subs	r3, #1
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	b410      	push	{r4}
 800a3f6:	6093      	str	r3, [r2, #8]
 800a3f8:	da08      	bge.n	800a40c <__sfputc_r+0x1e>
 800a3fa:	6994      	ldr	r4, [r2, #24]
 800a3fc:	42a3      	cmp	r3, r4
 800a3fe:	db01      	blt.n	800a404 <__sfputc_r+0x16>
 800a400:	290a      	cmp	r1, #10
 800a402:	d103      	bne.n	800a40c <__sfputc_r+0x1e>
 800a404:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a408:	f000 b94a 	b.w	800a6a0 <__swbuf_r>
 800a40c:	6813      	ldr	r3, [r2, #0]
 800a40e:	1c58      	adds	r0, r3, #1
 800a410:	6010      	str	r0, [r2, #0]
 800a412:	7019      	strb	r1, [r3, #0]
 800a414:	4608      	mov	r0, r1
 800a416:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a41a:	4770      	bx	lr

0800a41c <__sfputs_r>:
 800a41c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a41e:	4606      	mov	r6, r0
 800a420:	460f      	mov	r7, r1
 800a422:	4614      	mov	r4, r2
 800a424:	18d5      	adds	r5, r2, r3
 800a426:	42ac      	cmp	r4, r5
 800a428:	d101      	bne.n	800a42e <__sfputs_r+0x12>
 800a42a:	2000      	movs	r0, #0
 800a42c:	e007      	b.n	800a43e <__sfputs_r+0x22>
 800a42e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a432:	463a      	mov	r2, r7
 800a434:	4630      	mov	r0, r6
 800a436:	f7ff ffda 	bl	800a3ee <__sfputc_r>
 800a43a:	1c43      	adds	r3, r0, #1
 800a43c:	d1f3      	bne.n	800a426 <__sfputs_r+0xa>
 800a43e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a440 <_vfiprintf_r>:
 800a440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a444:	460d      	mov	r5, r1
 800a446:	b09d      	sub	sp, #116	; 0x74
 800a448:	4614      	mov	r4, r2
 800a44a:	4698      	mov	r8, r3
 800a44c:	4606      	mov	r6, r0
 800a44e:	b118      	cbz	r0, 800a458 <_vfiprintf_r+0x18>
 800a450:	6983      	ldr	r3, [r0, #24]
 800a452:	b90b      	cbnz	r3, 800a458 <_vfiprintf_r+0x18>
 800a454:	f000 fb06 	bl	800aa64 <__sinit>
 800a458:	4b89      	ldr	r3, [pc, #548]	; (800a680 <_vfiprintf_r+0x240>)
 800a45a:	429d      	cmp	r5, r3
 800a45c:	d11b      	bne.n	800a496 <_vfiprintf_r+0x56>
 800a45e:	6875      	ldr	r5, [r6, #4]
 800a460:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a462:	07d9      	lsls	r1, r3, #31
 800a464:	d405      	bmi.n	800a472 <_vfiprintf_r+0x32>
 800a466:	89ab      	ldrh	r3, [r5, #12]
 800a468:	059a      	lsls	r2, r3, #22
 800a46a:	d402      	bmi.n	800a472 <_vfiprintf_r+0x32>
 800a46c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a46e:	f000 fb97 	bl	800aba0 <__retarget_lock_acquire_recursive>
 800a472:	89ab      	ldrh	r3, [r5, #12]
 800a474:	071b      	lsls	r3, r3, #28
 800a476:	d501      	bpl.n	800a47c <_vfiprintf_r+0x3c>
 800a478:	692b      	ldr	r3, [r5, #16]
 800a47a:	b9eb      	cbnz	r3, 800a4b8 <_vfiprintf_r+0x78>
 800a47c:	4629      	mov	r1, r5
 800a47e:	4630      	mov	r0, r6
 800a480:	f000 f960 	bl	800a744 <__swsetup_r>
 800a484:	b1c0      	cbz	r0, 800a4b8 <_vfiprintf_r+0x78>
 800a486:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a488:	07dc      	lsls	r4, r3, #31
 800a48a:	d50e      	bpl.n	800a4aa <_vfiprintf_r+0x6a>
 800a48c:	f04f 30ff 	mov.w	r0, #4294967295
 800a490:	b01d      	add	sp, #116	; 0x74
 800a492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a496:	4b7b      	ldr	r3, [pc, #492]	; (800a684 <_vfiprintf_r+0x244>)
 800a498:	429d      	cmp	r5, r3
 800a49a:	d101      	bne.n	800a4a0 <_vfiprintf_r+0x60>
 800a49c:	68b5      	ldr	r5, [r6, #8]
 800a49e:	e7df      	b.n	800a460 <_vfiprintf_r+0x20>
 800a4a0:	4b79      	ldr	r3, [pc, #484]	; (800a688 <_vfiprintf_r+0x248>)
 800a4a2:	429d      	cmp	r5, r3
 800a4a4:	bf08      	it	eq
 800a4a6:	68f5      	ldreq	r5, [r6, #12]
 800a4a8:	e7da      	b.n	800a460 <_vfiprintf_r+0x20>
 800a4aa:	89ab      	ldrh	r3, [r5, #12]
 800a4ac:	0598      	lsls	r0, r3, #22
 800a4ae:	d4ed      	bmi.n	800a48c <_vfiprintf_r+0x4c>
 800a4b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a4b2:	f000 fb76 	bl	800aba2 <__retarget_lock_release_recursive>
 800a4b6:	e7e9      	b.n	800a48c <_vfiprintf_r+0x4c>
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	9309      	str	r3, [sp, #36]	; 0x24
 800a4bc:	2320      	movs	r3, #32
 800a4be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a4c2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a4c6:	2330      	movs	r3, #48	; 0x30
 800a4c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a68c <_vfiprintf_r+0x24c>
 800a4cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a4d0:	f04f 0901 	mov.w	r9, #1
 800a4d4:	4623      	mov	r3, r4
 800a4d6:	469a      	mov	sl, r3
 800a4d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4dc:	b10a      	cbz	r2, 800a4e2 <_vfiprintf_r+0xa2>
 800a4de:	2a25      	cmp	r2, #37	; 0x25
 800a4e0:	d1f9      	bne.n	800a4d6 <_vfiprintf_r+0x96>
 800a4e2:	ebba 0b04 	subs.w	fp, sl, r4
 800a4e6:	d00b      	beq.n	800a500 <_vfiprintf_r+0xc0>
 800a4e8:	465b      	mov	r3, fp
 800a4ea:	4622      	mov	r2, r4
 800a4ec:	4629      	mov	r1, r5
 800a4ee:	4630      	mov	r0, r6
 800a4f0:	f7ff ff94 	bl	800a41c <__sfputs_r>
 800a4f4:	3001      	adds	r0, #1
 800a4f6:	f000 80aa 	beq.w	800a64e <_vfiprintf_r+0x20e>
 800a4fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4fc:	445a      	add	r2, fp
 800a4fe:	9209      	str	r2, [sp, #36]	; 0x24
 800a500:	f89a 3000 	ldrb.w	r3, [sl]
 800a504:	2b00      	cmp	r3, #0
 800a506:	f000 80a2 	beq.w	800a64e <_vfiprintf_r+0x20e>
 800a50a:	2300      	movs	r3, #0
 800a50c:	f04f 32ff 	mov.w	r2, #4294967295
 800a510:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a514:	f10a 0a01 	add.w	sl, sl, #1
 800a518:	9304      	str	r3, [sp, #16]
 800a51a:	9307      	str	r3, [sp, #28]
 800a51c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a520:	931a      	str	r3, [sp, #104]	; 0x68
 800a522:	4654      	mov	r4, sl
 800a524:	2205      	movs	r2, #5
 800a526:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a52a:	4858      	ldr	r0, [pc, #352]	; (800a68c <_vfiprintf_r+0x24c>)
 800a52c:	f7f5 fe78 	bl	8000220 <memchr>
 800a530:	9a04      	ldr	r2, [sp, #16]
 800a532:	b9d8      	cbnz	r0, 800a56c <_vfiprintf_r+0x12c>
 800a534:	06d1      	lsls	r1, r2, #27
 800a536:	bf44      	itt	mi
 800a538:	2320      	movmi	r3, #32
 800a53a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a53e:	0713      	lsls	r3, r2, #28
 800a540:	bf44      	itt	mi
 800a542:	232b      	movmi	r3, #43	; 0x2b
 800a544:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a548:	f89a 3000 	ldrb.w	r3, [sl]
 800a54c:	2b2a      	cmp	r3, #42	; 0x2a
 800a54e:	d015      	beq.n	800a57c <_vfiprintf_r+0x13c>
 800a550:	9a07      	ldr	r2, [sp, #28]
 800a552:	4654      	mov	r4, sl
 800a554:	2000      	movs	r0, #0
 800a556:	f04f 0c0a 	mov.w	ip, #10
 800a55a:	4621      	mov	r1, r4
 800a55c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a560:	3b30      	subs	r3, #48	; 0x30
 800a562:	2b09      	cmp	r3, #9
 800a564:	d94e      	bls.n	800a604 <_vfiprintf_r+0x1c4>
 800a566:	b1b0      	cbz	r0, 800a596 <_vfiprintf_r+0x156>
 800a568:	9207      	str	r2, [sp, #28]
 800a56a:	e014      	b.n	800a596 <_vfiprintf_r+0x156>
 800a56c:	eba0 0308 	sub.w	r3, r0, r8
 800a570:	fa09 f303 	lsl.w	r3, r9, r3
 800a574:	4313      	orrs	r3, r2
 800a576:	9304      	str	r3, [sp, #16]
 800a578:	46a2      	mov	sl, r4
 800a57a:	e7d2      	b.n	800a522 <_vfiprintf_r+0xe2>
 800a57c:	9b03      	ldr	r3, [sp, #12]
 800a57e:	1d19      	adds	r1, r3, #4
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	9103      	str	r1, [sp, #12]
 800a584:	2b00      	cmp	r3, #0
 800a586:	bfbb      	ittet	lt
 800a588:	425b      	neglt	r3, r3
 800a58a:	f042 0202 	orrlt.w	r2, r2, #2
 800a58e:	9307      	strge	r3, [sp, #28]
 800a590:	9307      	strlt	r3, [sp, #28]
 800a592:	bfb8      	it	lt
 800a594:	9204      	strlt	r2, [sp, #16]
 800a596:	7823      	ldrb	r3, [r4, #0]
 800a598:	2b2e      	cmp	r3, #46	; 0x2e
 800a59a:	d10c      	bne.n	800a5b6 <_vfiprintf_r+0x176>
 800a59c:	7863      	ldrb	r3, [r4, #1]
 800a59e:	2b2a      	cmp	r3, #42	; 0x2a
 800a5a0:	d135      	bne.n	800a60e <_vfiprintf_r+0x1ce>
 800a5a2:	9b03      	ldr	r3, [sp, #12]
 800a5a4:	1d1a      	adds	r2, r3, #4
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	9203      	str	r2, [sp, #12]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	bfb8      	it	lt
 800a5ae:	f04f 33ff 	movlt.w	r3, #4294967295
 800a5b2:	3402      	adds	r4, #2
 800a5b4:	9305      	str	r3, [sp, #20]
 800a5b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a69c <_vfiprintf_r+0x25c>
 800a5ba:	7821      	ldrb	r1, [r4, #0]
 800a5bc:	2203      	movs	r2, #3
 800a5be:	4650      	mov	r0, sl
 800a5c0:	f7f5 fe2e 	bl	8000220 <memchr>
 800a5c4:	b140      	cbz	r0, 800a5d8 <_vfiprintf_r+0x198>
 800a5c6:	2340      	movs	r3, #64	; 0x40
 800a5c8:	eba0 000a 	sub.w	r0, r0, sl
 800a5cc:	fa03 f000 	lsl.w	r0, r3, r0
 800a5d0:	9b04      	ldr	r3, [sp, #16]
 800a5d2:	4303      	orrs	r3, r0
 800a5d4:	3401      	adds	r4, #1
 800a5d6:	9304      	str	r3, [sp, #16]
 800a5d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5dc:	482c      	ldr	r0, [pc, #176]	; (800a690 <_vfiprintf_r+0x250>)
 800a5de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a5e2:	2206      	movs	r2, #6
 800a5e4:	f7f5 fe1c 	bl	8000220 <memchr>
 800a5e8:	2800      	cmp	r0, #0
 800a5ea:	d03f      	beq.n	800a66c <_vfiprintf_r+0x22c>
 800a5ec:	4b29      	ldr	r3, [pc, #164]	; (800a694 <_vfiprintf_r+0x254>)
 800a5ee:	bb1b      	cbnz	r3, 800a638 <_vfiprintf_r+0x1f8>
 800a5f0:	9b03      	ldr	r3, [sp, #12]
 800a5f2:	3307      	adds	r3, #7
 800a5f4:	f023 0307 	bic.w	r3, r3, #7
 800a5f8:	3308      	adds	r3, #8
 800a5fa:	9303      	str	r3, [sp, #12]
 800a5fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5fe:	443b      	add	r3, r7
 800a600:	9309      	str	r3, [sp, #36]	; 0x24
 800a602:	e767      	b.n	800a4d4 <_vfiprintf_r+0x94>
 800a604:	fb0c 3202 	mla	r2, ip, r2, r3
 800a608:	460c      	mov	r4, r1
 800a60a:	2001      	movs	r0, #1
 800a60c:	e7a5      	b.n	800a55a <_vfiprintf_r+0x11a>
 800a60e:	2300      	movs	r3, #0
 800a610:	3401      	adds	r4, #1
 800a612:	9305      	str	r3, [sp, #20]
 800a614:	4619      	mov	r1, r3
 800a616:	f04f 0c0a 	mov.w	ip, #10
 800a61a:	4620      	mov	r0, r4
 800a61c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a620:	3a30      	subs	r2, #48	; 0x30
 800a622:	2a09      	cmp	r2, #9
 800a624:	d903      	bls.n	800a62e <_vfiprintf_r+0x1ee>
 800a626:	2b00      	cmp	r3, #0
 800a628:	d0c5      	beq.n	800a5b6 <_vfiprintf_r+0x176>
 800a62a:	9105      	str	r1, [sp, #20]
 800a62c:	e7c3      	b.n	800a5b6 <_vfiprintf_r+0x176>
 800a62e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a632:	4604      	mov	r4, r0
 800a634:	2301      	movs	r3, #1
 800a636:	e7f0      	b.n	800a61a <_vfiprintf_r+0x1da>
 800a638:	ab03      	add	r3, sp, #12
 800a63a:	9300      	str	r3, [sp, #0]
 800a63c:	462a      	mov	r2, r5
 800a63e:	4b16      	ldr	r3, [pc, #88]	; (800a698 <_vfiprintf_r+0x258>)
 800a640:	a904      	add	r1, sp, #16
 800a642:	4630      	mov	r0, r6
 800a644:	f7fc f83c 	bl	80066c0 <_printf_float>
 800a648:	4607      	mov	r7, r0
 800a64a:	1c78      	adds	r0, r7, #1
 800a64c:	d1d6      	bne.n	800a5fc <_vfiprintf_r+0x1bc>
 800a64e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a650:	07d9      	lsls	r1, r3, #31
 800a652:	d405      	bmi.n	800a660 <_vfiprintf_r+0x220>
 800a654:	89ab      	ldrh	r3, [r5, #12]
 800a656:	059a      	lsls	r2, r3, #22
 800a658:	d402      	bmi.n	800a660 <_vfiprintf_r+0x220>
 800a65a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a65c:	f000 faa1 	bl	800aba2 <__retarget_lock_release_recursive>
 800a660:	89ab      	ldrh	r3, [r5, #12]
 800a662:	065b      	lsls	r3, r3, #25
 800a664:	f53f af12 	bmi.w	800a48c <_vfiprintf_r+0x4c>
 800a668:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a66a:	e711      	b.n	800a490 <_vfiprintf_r+0x50>
 800a66c:	ab03      	add	r3, sp, #12
 800a66e:	9300      	str	r3, [sp, #0]
 800a670:	462a      	mov	r2, r5
 800a672:	4b09      	ldr	r3, [pc, #36]	; (800a698 <_vfiprintf_r+0x258>)
 800a674:	a904      	add	r1, sp, #16
 800a676:	4630      	mov	r0, r6
 800a678:	f7fc fac6 	bl	8006c08 <_printf_i>
 800a67c:	e7e4      	b.n	800a648 <_vfiprintf_r+0x208>
 800a67e:	bf00      	nop
 800a680:	0800b9b4 	.word	0x0800b9b4
 800a684:	0800b9d4 	.word	0x0800b9d4
 800a688:	0800b994 	.word	0x0800b994
 800a68c:	0800b944 	.word	0x0800b944
 800a690:	0800b94e 	.word	0x0800b94e
 800a694:	080066c1 	.word	0x080066c1
 800a698:	0800a41d 	.word	0x0800a41d
 800a69c:	0800b94a 	.word	0x0800b94a

0800a6a0 <__swbuf_r>:
 800a6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6a2:	460e      	mov	r6, r1
 800a6a4:	4614      	mov	r4, r2
 800a6a6:	4605      	mov	r5, r0
 800a6a8:	b118      	cbz	r0, 800a6b2 <__swbuf_r+0x12>
 800a6aa:	6983      	ldr	r3, [r0, #24]
 800a6ac:	b90b      	cbnz	r3, 800a6b2 <__swbuf_r+0x12>
 800a6ae:	f000 f9d9 	bl	800aa64 <__sinit>
 800a6b2:	4b21      	ldr	r3, [pc, #132]	; (800a738 <__swbuf_r+0x98>)
 800a6b4:	429c      	cmp	r4, r3
 800a6b6:	d12b      	bne.n	800a710 <__swbuf_r+0x70>
 800a6b8:	686c      	ldr	r4, [r5, #4]
 800a6ba:	69a3      	ldr	r3, [r4, #24]
 800a6bc:	60a3      	str	r3, [r4, #8]
 800a6be:	89a3      	ldrh	r3, [r4, #12]
 800a6c0:	071a      	lsls	r2, r3, #28
 800a6c2:	d52f      	bpl.n	800a724 <__swbuf_r+0x84>
 800a6c4:	6923      	ldr	r3, [r4, #16]
 800a6c6:	b36b      	cbz	r3, 800a724 <__swbuf_r+0x84>
 800a6c8:	6923      	ldr	r3, [r4, #16]
 800a6ca:	6820      	ldr	r0, [r4, #0]
 800a6cc:	1ac0      	subs	r0, r0, r3
 800a6ce:	6963      	ldr	r3, [r4, #20]
 800a6d0:	b2f6      	uxtb	r6, r6
 800a6d2:	4283      	cmp	r3, r0
 800a6d4:	4637      	mov	r7, r6
 800a6d6:	dc04      	bgt.n	800a6e2 <__swbuf_r+0x42>
 800a6d8:	4621      	mov	r1, r4
 800a6da:	4628      	mov	r0, r5
 800a6dc:	f000 f92e 	bl	800a93c <_fflush_r>
 800a6e0:	bb30      	cbnz	r0, 800a730 <__swbuf_r+0x90>
 800a6e2:	68a3      	ldr	r3, [r4, #8]
 800a6e4:	3b01      	subs	r3, #1
 800a6e6:	60a3      	str	r3, [r4, #8]
 800a6e8:	6823      	ldr	r3, [r4, #0]
 800a6ea:	1c5a      	adds	r2, r3, #1
 800a6ec:	6022      	str	r2, [r4, #0]
 800a6ee:	701e      	strb	r6, [r3, #0]
 800a6f0:	6963      	ldr	r3, [r4, #20]
 800a6f2:	3001      	adds	r0, #1
 800a6f4:	4283      	cmp	r3, r0
 800a6f6:	d004      	beq.n	800a702 <__swbuf_r+0x62>
 800a6f8:	89a3      	ldrh	r3, [r4, #12]
 800a6fa:	07db      	lsls	r3, r3, #31
 800a6fc:	d506      	bpl.n	800a70c <__swbuf_r+0x6c>
 800a6fe:	2e0a      	cmp	r6, #10
 800a700:	d104      	bne.n	800a70c <__swbuf_r+0x6c>
 800a702:	4621      	mov	r1, r4
 800a704:	4628      	mov	r0, r5
 800a706:	f000 f919 	bl	800a93c <_fflush_r>
 800a70a:	b988      	cbnz	r0, 800a730 <__swbuf_r+0x90>
 800a70c:	4638      	mov	r0, r7
 800a70e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a710:	4b0a      	ldr	r3, [pc, #40]	; (800a73c <__swbuf_r+0x9c>)
 800a712:	429c      	cmp	r4, r3
 800a714:	d101      	bne.n	800a71a <__swbuf_r+0x7a>
 800a716:	68ac      	ldr	r4, [r5, #8]
 800a718:	e7cf      	b.n	800a6ba <__swbuf_r+0x1a>
 800a71a:	4b09      	ldr	r3, [pc, #36]	; (800a740 <__swbuf_r+0xa0>)
 800a71c:	429c      	cmp	r4, r3
 800a71e:	bf08      	it	eq
 800a720:	68ec      	ldreq	r4, [r5, #12]
 800a722:	e7ca      	b.n	800a6ba <__swbuf_r+0x1a>
 800a724:	4621      	mov	r1, r4
 800a726:	4628      	mov	r0, r5
 800a728:	f000 f80c 	bl	800a744 <__swsetup_r>
 800a72c:	2800      	cmp	r0, #0
 800a72e:	d0cb      	beq.n	800a6c8 <__swbuf_r+0x28>
 800a730:	f04f 37ff 	mov.w	r7, #4294967295
 800a734:	e7ea      	b.n	800a70c <__swbuf_r+0x6c>
 800a736:	bf00      	nop
 800a738:	0800b9b4 	.word	0x0800b9b4
 800a73c:	0800b9d4 	.word	0x0800b9d4
 800a740:	0800b994 	.word	0x0800b994

0800a744 <__swsetup_r>:
 800a744:	4b32      	ldr	r3, [pc, #200]	; (800a810 <__swsetup_r+0xcc>)
 800a746:	b570      	push	{r4, r5, r6, lr}
 800a748:	681d      	ldr	r5, [r3, #0]
 800a74a:	4606      	mov	r6, r0
 800a74c:	460c      	mov	r4, r1
 800a74e:	b125      	cbz	r5, 800a75a <__swsetup_r+0x16>
 800a750:	69ab      	ldr	r3, [r5, #24]
 800a752:	b913      	cbnz	r3, 800a75a <__swsetup_r+0x16>
 800a754:	4628      	mov	r0, r5
 800a756:	f000 f985 	bl	800aa64 <__sinit>
 800a75a:	4b2e      	ldr	r3, [pc, #184]	; (800a814 <__swsetup_r+0xd0>)
 800a75c:	429c      	cmp	r4, r3
 800a75e:	d10f      	bne.n	800a780 <__swsetup_r+0x3c>
 800a760:	686c      	ldr	r4, [r5, #4]
 800a762:	89a3      	ldrh	r3, [r4, #12]
 800a764:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a768:	0719      	lsls	r1, r3, #28
 800a76a:	d42c      	bmi.n	800a7c6 <__swsetup_r+0x82>
 800a76c:	06dd      	lsls	r5, r3, #27
 800a76e:	d411      	bmi.n	800a794 <__swsetup_r+0x50>
 800a770:	2309      	movs	r3, #9
 800a772:	6033      	str	r3, [r6, #0]
 800a774:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a778:	81a3      	strh	r3, [r4, #12]
 800a77a:	f04f 30ff 	mov.w	r0, #4294967295
 800a77e:	e03e      	b.n	800a7fe <__swsetup_r+0xba>
 800a780:	4b25      	ldr	r3, [pc, #148]	; (800a818 <__swsetup_r+0xd4>)
 800a782:	429c      	cmp	r4, r3
 800a784:	d101      	bne.n	800a78a <__swsetup_r+0x46>
 800a786:	68ac      	ldr	r4, [r5, #8]
 800a788:	e7eb      	b.n	800a762 <__swsetup_r+0x1e>
 800a78a:	4b24      	ldr	r3, [pc, #144]	; (800a81c <__swsetup_r+0xd8>)
 800a78c:	429c      	cmp	r4, r3
 800a78e:	bf08      	it	eq
 800a790:	68ec      	ldreq	r4, [r5, #12]
 800a792:	e7e6      	b.n	800a762 <__swsetup_r+0x1e>
 800a794:	0758      	lsls	r0, r3, #29
 800a796:	d512      	bpl.n	800a7be <__swsetup_r+0x7a>
 800a798:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a79a:	b141      	cbz	r1, 800a7ae <__swsetup_r+0x6a>
 800a79c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a7a0:	4299      	cmp	r1, r3
 800a7a2:	d002      	beq.n	800a7aa <__swsetup_r+0x66>
 800a7a4:	4630      	mov	r0, r6
 800a7a6:	f7ff fb25 	bl	8009df4 <_free_r>
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	6363      	str	r3, [r4, #52]	; 0x34
 800a7ae:	89a3      	ldrh	r3, [r4, #12]
 800a7b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a7b4:	81a3      	strh	r3, [r4, #12]
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	6063      	str	r3, [r4, #4]
 800a7ba:	6923      	ldr	r3, [r4, #16]
 800a7bc:	6023      	str	r3, [r4, #0]
 800a7be:	89a3      	ldrh	r3, [r4, #12]
 800a7c0:	f043 0308 	orr.w	r3, r3, #8
 800a7c4:	81a3      	strh	r3, [r4, #12]
 800a7c6:	6923      	ldr	r3, [r4, #16]
 800a7c8:	b94b      	cbnz	r3, 800a7de <__swsetup_r+0x9a>
 800a7ca:	89a3      	ldrh	r3, [r4, #12]
 800a7cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a7d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a7d4:	d003      	beq.n	800a7de <__swsetup_r+0x9a>
 800a7d6:	4621      	mov	r1, r4
 800a7d8:	4630      	mov	r0, r6
 800a7da:	f000 fa09 	bl	800abf0 <__smakebuf_r>
 800a7de:	89a0      	ldrh	r0, [r4, #12]
 800a7e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a7e4:	f010 0301 	ands.w	r3, r0, #1
 800a7e8:	d00a      	beq.n	800a800 <__swsetup_r+0xbc>
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	60a3      	str	r3, [r4, #8]
 800a7ee:	6963      	ldr	r3, [r4, #20]
 800a7f0:	425b      	negs	r3, r3
 800a7f2:	61a3      	str	r3, [r4, #24]
 800a7f4:	6923      	ldr	r3, [r4, #16]
 800a7f6:	b943      	cbnz	r3, 800a80a <__swsetup_r+0xc6>
 800a7f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a7fc:	d1ba      	bne.n	800a774 <__swsetup_r+0x30>
 800a7fe:	bd70      	pop	{r4, r5, r6, pc}
 800a800:	0781      	lsls	r1, r0, #30
 800a802:	bf58      	it	pl
 800a804:	6963      	ldrpl	r3, [r4, #20]
 800a806:	60a3      	str	r3, [r4, #8]
 800a808:	e7f4      	b.n	800a7f4 <__swsetup_r+0xb0>
 800a80a:	2000      	movs	r0, #0
 800a80c:	e7f7      	b.n	800a7fe <__swsetup_r+0xba>
 800a80e:	bf00      	nop
 800a810:	2000000c 	.word	0x2000000c
 800a814:	0800b9b4 	.word	0x0800b9b4
 800a818:	0800b9d4 	.word	0x0800b9d4
 800a81c:	0800b994 	.word	0x0800b994

0800a820 <abort>:
 800a820:	b508      	push	{r3, lr}
 800a822:	2006      	movs	r0, #6
 800a824:	f000 fa54 	bl	800acd0 <raise>
 800a828:	2001      	movs	r0, #1
 800a82a:	f7f7 feb3 	bl	8002594 <_exit>
	...

0800a830 <__sflush_r>:
 800a830:	898a      	ldrh	r2, [r1, #12]
 800a832:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a836:	4605      	mov	r5, r0
 800a838:	0710      	lsls	r0, r2, #28
 800a83a:	460c      	mov	r4, r1
 800a83c:	d458      	bmi.n	800a8f0 <__sflush_r+0xc0>
 800a83e:	684b      	ldr	r3, [r1, #4]
 800a840:	2b00      	cmp	r3, #0
 800a842:	dc05      	bgt.n	800a850 <__sflush_r+0x20>
 800a844:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a846:	2b00      	cmp	r3, #0
 800a848:	dc02      	bgt.n	800a850 <__sflush_r+0x20>
 800a84a:	2000      	movs	r0, #0
 800a84c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a850:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a852:	2e00      	cmp	r6, #0
 800a854:	d0f9      	beq.n	800a84a <__sflush_r+0x1a>
 800a856:	2300      	movs	r3, #0
 800a858:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a85c:	682f      	ldr	r7, [r5, #0]
 800a85e:	602b      	str	r3, [r5, #0]
 800a860:	d032      	beq.n	800a8c8 <__sflush_r+0x98>
 800a862:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a864:	89a3      	ldrh	r3, [r4, #12]
 800a866:	075a      	lsls	r2, r3, #29
 800a868:	d505      	bpl.n	800a876 <__sflush_r+0x46>
 800a86a:	6863      	ldr	r3, [r4, #4]
 800a86c:	1ac0      	subs	r0, r0, r3
 800a86e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a870:	b10b      	cbz	r3, 800a876 <__sflush_r+0x46>
 800a872:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a874:	1ac0      	subs	r0, r0, r3
 800a876:	2300      	movs	r3, #0
 800a878:	4602      	mov	r2, r0
 800a87a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a87c:	6a21      	ldr	r1, [r4, #32]
 800a87e:	4628      	mov	r0, r5
 800a880:	47b0      	blx	r6
 800a882:	1c43      	adds	r3, r0, #1
 800a884:	89a3      	ldrh	r3, [r4, #12]
 800a886:	d106      	bne.n	800a896 <__sflush_r+0x66>
 800a888:	6829      	ldr	r1, [r5, #0]
 800a88a:	291d      	cmp	r1, #29
 800a88c:	d82c      	bhi.n	800a8e8 <__sflush_r+0xb8>
 800a88e:	4a2a      	ldr	r2, [pc, #168]	; (800a938 <__sflush_r+0x108>)
 800a890:	40ca      	lsrs	r2, r1
 800a892:	07d6      	lsls	r6, r2, #31
 800a894:	d528      	bpl.n	800a8e8 <__sflush_r+0xb8>
 800a896:	2200      	movs	r2, #0
 800a898:	6062      	str	r2, [r4, #4]
 800a89a:	04d9      	lsls	r1, r3, #19
 800a89c:	6922      	ldr	r2, [r4, #16]
 800a89e:	6022      	str	r2, [r4, #0]
 800a8a0:	d504      	bpl.n	800a8ac <__sflush_r+0x7c>
 800a8a2:	1c42      	adds	r2, r0, #1
 800a8a4:	d101      	bne.n	800a8aa <__sflush_r+0x7a>
 800a8a6:	682b      	ldr	r3, [r5, #0]
 800a8a8:	b903      	cbnz	r3, 800a8ac <__sflush_r+0x7c>
 800a8aa:	6560      	str	r0, [r4, #84]	; 0x54
 800a8ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a8ae:	602f      	str	r7, [r5, #0]
 800a8b0:	2900      	cmp	r1, #0
 800a8b2:	d0ca      	beq.n	800a84a <__sflush_r+0x1a>
 800a8b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a8b8:	4299      	cmp	r1, r3
 800a8ba:	d002      	beq.n	800a8c2 <__sflush_r+0x92>
 800a8bc:	4628      	mov	r0, r5
 800a8be:	f7ff fa99 	bl	8009df4 <_free_r>
 800a8c2:	2000      	movs	r0, #0
 800a8c4:	6360      	str	r0, [r4, #52]	; 0x34
 800a8c6:	e7c1      	b.n	800a84c <__sflush_r+0x1c>
 800a8c8:	6a21      	ldr	r1, [r4, #32]
 800a8ca:	2301      	movs	r3, #1
 800a8cc:	4628      	mov	r0, r5
 800a8ce:	47b0      	blx	r6
 800a8d0:	1c41      	adds	r1, r0, #1
 800a8d2:	d1c7      	bne.n	800a864 <__sflush_r+0x34>
 800a8d4:	682b      	ldr	r3, [r5, #0]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d0c4      	beq.n	800a864 <__sflush_r+0x34>
 800a8da:	2b1d      	cmp	r3, #29
 800a8dc:	d001      	beq.n	800a8e2 <__sflush_r+0xb2>
 800a8de:	2b16      	cmp	r3, #22
 800a8e0:	d101      	bne.n	800a8e6 <__sflush_r+0xb6>
 800a8e2:	602f      	str	r7, [r5, #0]
 800a8e4:	e7b1      	b.n	800a84a <__sflush_r+0x1a>
 800a8e6:	89a3      	ldrh	r3, [r4, #12]
 800a8e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8ec:	81a3      	strh	r3, [r4, #12]
 800a8ee:	e7ad      	b.n	800a84c <__sflush_r+0x1c>
 800a8f0:	690f      	ldr	r7, [r1, #16]
 800a8f2:	2f00      	cmp	r7, #0
 800a8f4:	d0a9      	beq.n	800a84a <__sflush_r+0x1a>
 800a8f6:	0793      	lsls	r3, r2, #30
 800a8f8:	680e      	ldr	r6, [r1, #0]
 800a8fa:	bf08      	it	eq
 800a8fc:	694b      	ldreq	r3, [r1, #20]
 800a8fe:	600f      	str	r7, [r1, #0]
 800a900:	bf18      	it	ne
 800a902:	2300      	movne	r3, #0
 800a904:	eba6 0807 	sub.w	r8, r6, r7
 800a908:	608b      	str	r3, [r1, #8]
 800a90a:	f1b8 0f00 	cmp.w	r8, #0
 800a90e:	dd9c      	ble.n	800a84a <__sflush_r+0x1a>
 800a910:	6a21      	ldr	r1, [r4, #32]
 800a912:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a914:	4643      	mov	r3, r8
 800a916:	463a      	mov	r2, r7
 800a918:	4628      	mov	r0, r5
 800a91a:	47b0      	blx	r6
 800a91c:	2800      	cmp	r0, #0
 800a91e:	dc06      	bgt.n	800a92e <__sflush_r+0xfe>
 800a920:	89a3      	ldrh	r3, [r4, #12]
 800a922:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a926:	81a3      	strh	r3, [r4, #12]
 800a928:	f04f 30ff 	mov.w	r0, #4294967295
 800a92c:	e78e      	b.n	800a84c <__sflush_r+0x1c>
 800a92e:	4407      	add	r7, r0
 800a930:	eba8 0800 	sub.w	r8, r8, r0
 800a934:	e7e9      	b.n	800a90a <__sflush_r+0xda>
 800a936:	bf00      	nop
 800a938:	20400001 	.word	0x20400001

0800a93c <_fflush_r>:
 800a93c:	b538      	push	{r3, r4, r5, lr}
 800a93e:	690b      	ldr	r3, [r1, #16]
 800a940:	4605      	mov	r5, r0
 800a942:	460c      	mov	r4, r1
 800a944:	b913      	cbnz	r3, 800a94c <_fflush_r+0x10>
 800a946:	2500      	movs	r5, #0
 800a948:	4628      	mov	r0, r5
 800a94a:	bd38      	pop	{r3, r4, r5, pc}
 800a94c:	b118      	cbz	r0, 800a956 <_fflush_r+0x1a>
 800a94e:	6983      	ldr	r3, [r0, #24]
 800a950:	b90b      	cbnz	r3, 800a956 <_fflush_r+0x1a>
 800a952:	f000 f887 	bl	800aa64 <__sinit>
 800a956:	4b14      	ldr	r3, [pc, #80]	; (800a9a8 <_fflush_r+0x6c>)
 800a958:	429c      	cmp	r4, r3
 800a95a:	d11b      	bne.n	800a994 <_fflush_r+0x58>
 800a95c:	686c      	ldr	r4, [r5, #4]
 800a95e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d0ef      	beq.n	800a946 <_fflush_r+0xa>
 800a966:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a968:	07d0      	lsls	r0, r2, #31
 800a96a:	d404      	bmi.n	800a976 <_fflush_r+0x3a>
 800a96c:	0599      	lsls	r1, r3, #22
 800a96e:	d402      	bmi.n	800a976 <_fflush_r+0x3a>
 800a970:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a972:	f000 f915 	bl	800aba0 <__retarget_lock_acquire_recursive>
 800a976:	4628      	mov	r0, r5
 800a978:	4621      	mov	r1, r4
 800a97a:	f7ff ff59 	bl	800a830 <__sflush_r>
 800a97e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a980:	07da      	lsls	r2, r3, #31
 800a982:	4605      	mov	r5, r0
 800a984:	d4e0      	bmi.n	800a948 <_fflush_r+0xc>
 800a986:	89a3      	ldrh	r3, [r4, #12]
 800a988:	059b      	lsls	r3, r3, #22
 800a98a:	d4dd      	bmi.n	800a948 <_fflush_r+0xc>
 800a98c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a98e:	f000 f908 	bl	800aba2 <__retarget_lock_release_recursive>
 800a992:	e7d9      	b.n	800a948 <_fflush_r+0xc>
 800a994:	4b05      	ldr	r3, [pc, #20]	; (800a9ac <_fflush_r+0x70>)
 800a996:	429c      	cmp	r4, r3
 800a998:	d101      	bne.n	800a99e <_fflush_r+0x62>
 800a99a:	68ac      	ldr	r4, [r5, #8]
 800a99c:	e7df      	b.n	800a95e <_fflush_r+0x22>
 800a99e:	4b04      	ldr	r3, [pc, #16]	; (800a9b0 <_fflush_r+0x74>)
 800a9a0:	429c      	cmp	r4, r3
 800a9a2:	bf08      	it	eq
 800a9a4:	68ec      	ldreq	r4, [r5, #12]
 800a9a6:	e7da      	b.n	800a95e <_fflush_r+0x22>
 800a9a8:	0800b9b4 	.word	0x0800b9b4
 800a9ac:	0800b9d4 	.word	0x0800b9d4
 800a9b0:	0800b994 	.word	0x0800b994

0800a9b4 <std>:
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	b510      	push	{r4, lr}
 800a9b8:	4604      	mov	r4, r0
 800a9ba:	e9c0 3300 	strd	r3, r3, [r0]
 800a9be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a9c2:	6083      	str	r3, [r0, #8]
 800a9c4:	8181      	strh	r1, [r0, #12]
 800a9c6:	6643      	str	r3, [r0, #100]	; 0x64
 800a9c8:	81c2      	strh	r2, [r0, #14]
 800a9ca:	6183      	str	r3, [r0, #24]
 800a9cc:	4619      	mov	r1, r3
 800a9ce:	2208      	movs	r2, #8
 800a9d0:	305c      	adds	r0, #92	; 0x5c
 800a9d2:	f7fb fdcd 	bl	8006570 <memset>
 800a9d6:	4b05      	ldr	r3, [pc, #20]	; (800a9ec <std+0x38>)
 800a9d8:	6263      	str	r3, [r4, #36]	; 0x24
 800a9da:	4b05      	ldr	r3, [pc, #20]	; (800a9f0 <std+0x3c>)
 800a9dc:	62a3      	str	r3, [r4, #40]	; 0x28
 800a9de:	4b05      	ldr	r3, [pc, #20]	; (800a9f4 <std+0x40>)
 800a9e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a9e2:	4b05      	ldr	r3, [pc, #20]	; (800a9f8 <std+0x44>)
 800a9e4:	6224      	str	r4, [r4, #32]
 800a9e6:	6323      	str	r3, [r4, #48]	; 0x30
 800a9e8:	bd10      	pop	{r4, pc}
 800a9ea:	bf00      	nop
 800a9ec:	0800ad09 	.word	0x0800ad09
 800a9f0:	0800ad2b 	.word	0x0800ad2b
 800a9f4:	0800ad63 	.word	0x0800ad63
 800a9f8:	0800ad87 	.word	0x0800ad87

0800a9fc <_cleanup_r>:
 800a9fc:	4901      	ldr	r1, [pc, #4]	; (800aa04 <_cleanup_r+0x8>)
 800a9fe:	f000 b8af 	b.w	800ab60 <_fwalk_reent>
 800aa02:	bf00      	nop
 800aa04:	0800a93d 	.word	0x0800a93d

0800aa08 <__sfmoreglue>:
 800aa08:	b570      	push	{r4, r5, r6, lr}
 800aa0a:	2268      	movs	r2, #104	; 0x68
 800aa0c:	1e4d      	subs	r5, r1, #1
 800aa0e:	4355      	muls	r5, r2
 800aa10:	460e      	mov	r6, r1
 800aa12:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800aa16:	f7ff fa59 	bl	8009ecc <_malloc_r>
 800aa1a:	4604      	mov	r4, r0
 800aa1c:	b140      	cbz	r0, 800aa30 <__sfmoreglue+0x28>
 800aa1e:	2100      	movs	r1, #0
 800aa20:	e9c0 1600 	strd	r1, r6, [r0]
 800aa24:	300c      	adds	r0, #12
 800aa26:	60a0      	str	r0, [r4, #8]
 800aa28:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aa2c:	f7fb fda0 	bl	8006570 <memset>
 800aa30:	4620      	mov	r0, r4
 800aa32:	bd70      	pop	{r4, r5, r6, pc}

0800aa34 <__sfp_lock_acquire>:
 800aa34:	4801      	ldr	r0, [pc, #4]	; (800aa3c <__sfp_lock_acquire+0x8>)
 800aa36:	f000 b8b3 	b.w	800aba0 <__retarget_lock_acquire_recursive>
 800aa3a:	bf00      	nop
 800aa3c:	20000381 	.word	0x20000381

0800aa40 <__sfp_lock_release>:
 800aa40:	4801      	ldr	r0, [pc, #4]	; (800aa48 <__sfp_lock_release+0x8>)
 800aa42:	f000 b8ae 	b.w	800aba2 <__retarget_lock_release_recursive>
 800aa46:	bf00      	nop
 800aa48:	20000381 	.word	0x20000381

0800aa4c <__sinit_lock_acquire>:
 800aa4c:	4801      	ldr	r0, [pc, #4]	; (800aa54 <__sinit_lock_acquire+0x8>)
 800aa4e:	f000 b8a7 	b.w	800aba0 <__retarget_lock_acquire_recursive>
 800aa52:	bf00      	nop
 800aa54:	20000382 	.word	0x20000382

0800aa58 <__sinit_lock_release>:
 800aa58:	4801      	ldr	r0, [pc, #4]	; (800aa60 <__sinit_lock_release+0x8>)
 800aa5a:	f000 b8a2 	b.w	800aba2 <__retarget_lock_release_recursive>
 800aa5e:	bf00      	nop
 800aa60:	20000382 	.word	0x20000382

0800aa64 <__sinit>:
 800aa64:	b510      	push	{r4, lr}
 800aa66:	4604      	mov	r4, r0
 800aa68:	f7ff fff0 	bl	800aa4c <__sinit_lock_acquire>
 800aa6c:	69a3      	ldr	r3, [r4, #24]
 800aa6e:	b11b      	cbz	r3, 800aa78 <__sinit+0x14>
 800aa70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa74:	f7ff bff0 	b.w	800aa58 <__sinit_lock_release>
 800aa78:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800aa7c:	6523      	str	r3, [r4, #80]	; 0x50
 800aa7e:	4b13      	ldr	r3, [pc, #76]	; (800aacc <__sinit+0x68>)
 800aa80:	4a13      	ldr	r2, [pc, #76]	; (800aad0 <__sinit+0x6c>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	62a2      	str	r2, [r4, #40]	; 0x28
 800aa86:	42a3      	cmp	r3, r4
 800aa88:	bf04      	itt	eq
 800aa8a:	2301      	moveq	r3, #1
 800aa8c:	61a3      	streq	r3, [r4, #24]
 800aa8e:	4620      	mov	r0, r4
 800aa90:	f000 f820 	bl	800aad4 <__sfp>
 800aa94:	6060      	str	r0, [r4, #4]
 800aa96:	4620      	mov	r0, r4
 800aa98:	f000 f81c 	bl	800aad4 <__sfp>
 800aa9c:	60a0      	str	r0, [r4, #8]
 800aa9e:	4620      	mov	r0, r4
 800aaa0:	f000 f818 	bl	800aad4 <__sfp>
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	60e0      	str	r0, [r4, #12]
 800aaa8:	2104      	movs	r1, #4
 800aaaa:	6860      	ldr	r0, [r4, #4]
 800aaac:	f7ff ff82 	bl	800a9b4 <std>
 800aab0:	68a0      	ldr	r0, [r4, #8]
 800aab2:	2201      	movs	r2, #1
 800aab4:	2109      	movs	r1, #9
 800aab6:	f7ff ff7d 	bl	800a9b4 <std>
 800aaba:	68e0      	ldr	r0, [r4, #12]
 800aabc:	2202      	movs	r2, #2
 800aabe:	2112      	movs	r1, #18
 800aac0:	f7ff ff78 	bl	800a9b4 <std>
 800aac4:	2301      	movs	r3, #1
 800aac6:	61a3      	str	r3, [r4, #24]
 800aac8:	e7d2      	b.n	800aa70 <__sinit+0xc>
 800aaca:	bf00      	nop
 800aacc:	0800b550 	.word	0x0800b550
 800aad0:	0800a9fd 	.word	0x0800a9fd

0800aad4 <__sfp>:
 800aad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aad6:	4607      	mov	r7, r0
 800aad8:	f7ff ffac 	bl	800aa34 <__sfp_lock_acquire>
 800aadc:	4b1e      	ldr	r3, [pc, #120]	; (800ab58 <__sfp+0x84>)
 800aade:	681e      	ldr	r6, [r3, #0]
 800aae0:	69b3      	ldr	r3, [r6, #24]
 800aae2:	b913      	cbnz	r3, 800aaea <__sfp+0x16>
 800aae4:	4630      	mov	r0, r6
 800aae6:	f7ff ffbd 	bl	800aa64 <__sinit>
 800aaea:	3648      	adds	r6, #72	; 0x48
 800aaec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800aaf0:	3b01      	subs	r3, #1
 800aaf2:	d503      	bpl.n	800aafc <__sfp+0x28>
 800aaf4:	6833      	ldr	r3, [r6, #0]
 800aaf6:	b30b      	cbz	r3, 800ab3c <__sfp+0x68>
 800aaf8:	6836      	ldr	r6, [r6, #0]
 800aafa:	e7f7      	b.n	800aaec <__sfp+0x18>
 800aafc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ab00:	b9d5      	cbnz	r5, 800ab38 <__sfp+0x64>
 800ab02:	4b16      	ldr	r3, [pc, #88]	; (800ab5c <__sfp+0x88>)
 800ab04:	60e3      	str	r3, [r4, #12]
 800ab06:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ab0a:	6665      	str	r5, [r4, #100]	; 0x64
 800ab0c:	f000 f847 	bl	800ab9e <__retarget_lock_init_recursive>
 800ab10:	f7ff ff96 	bl	800aa40 <__sfp_lock_release>
 800ab14:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ab18:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ab1c:	6025      	str	r5, [r4, #0]
 800ab1e:	61a5      	str	r5, [r4, #24]
 800ab20:	2208      	movs	r2, #8
 800ab22:	4629      	mov	r1, r5
 800ab24:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ab28:	f7fb fd22 	bl	8006570 <memset>
 800ab2c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ab30:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ab34:	4620      	mov	r0, r4
 800ab36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab38:	3468      	adds	r4, #104	; 0x68
 800ab3a:	e7d9      	b.n	800aaf0 <__sfp+0x1c>
 800ab3c:	2104      	movs	r1, #4
 800ab3e:	4638      	mov	r0, r7
 800ab40:	f7ff ff62 	bl	800aa08 <__sfmoreglue>
 800ab44:	4604      	mov	r4, r0
 800ab46:	6030      	str	r0, [r6, #0]
 800ab48:	2800      	cmp	r0, #0
 800ab4a:	d1d5      	bne.n	800aaf8 <__sfp+0x24>
 800ab4c:	f7ff ff78 	bl	800aa40 <__sfp_lock_release>
 800ab50:	230c      	movs	r3, #12
 800ab52:	603b      	str	r3, [r7, #0]
 800ab54:	e7ee      	b.n	800ab34 <__sfp+0x60>
 800ab56:	bf00      	nop
 800ab58:	0800b550 	.word	0x0800b550
 800ab5c:	ffff0001 	.word	0xffff0001

0800ab60 <_fwalk_reent>:
 800ab60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab64:	4606      	mov	r6, r0
 800ab66:	4688      	mov	r8, r1
 800ab68:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ab6c:	2700      	movs	r7, #0
 800ab6e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ab72:	f1b9 0901 	subs.w	r9, r9, #1
 800ab76:	d505      	bpl.n	800ab84 <_fwalk_reent+0x24>
 800ab78:	6824      	ldr	r4, [r4, #0]
 800ab7a:	2c00      	cmp	r4, #0
 800ab7c:	d1f7      	bne.n	800ab6e <_fwalk_reent+0xe>
 800ab7e:	4638      	mov	r0, r7
 800ab80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab84:	89ab      	ldrh	r3, [r5, #12]
 800ab86:	2b01      	cmp	r3, #1
 800ab88:	d907      	bls.n	800ab9a <_fwalk_reent+0x3a>
 800ab8a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ab8e:	3301      	adds	r3, #1
 800ab90:	d003      	beq.n	800ab9a <_fwalk_reent+0x3a>
 800ab92:	4629      	mov	r1, r5
 800ab94:	4630      	mov	r0, r6
 800ab96:	47c0      	blx	r8
 800ab98:	4307      	orrs	r7, r0
 800ab9a:	3568      	adds	r5, #104	; 0x68
 800ab9c:	e7e9      	b.n	800ab72 <_fwalk_reent+0x12>

0800ab9e <__retarget_lock_init_recursive>:
 800ab9e:	4770      	bx	lr

0800aba0 <__retarget_lock_acquire_recursive>:
 800aba0:	4770      	bx	lr

0800aba2 <__retarget_lock_release_recursive>:
 800aba2:	4770      	bx	lr

0800aba4 <__swhatbuf_r>:
 800aba4:	b570      	push	{r4, r5, r6, lr}
 800aba6:	460e      	mov	r6, r1
 800aba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abac:	2900      	cmp	r1, #0
 800abae:	b096      	sub	sp, #88	; 0x58
 800abb0:	4614      	mov	r4, r2
 800abb2:	461d      	mov	r5, r3
 800abb4:	da08      	bge.n	800abc8 <__swhatbuf_r+0x24>
 800abb6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800abba:	2200      	movs	r2, #0
 800abbc:	602a      	str	r2, [r5, #0]
 800abbe:	061a      	lsls	r2, r3, #24
 800abc0:	d410      	bmi.n	800abe4 <__swhatbuf_r+0x40>
 800abc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800abc6:	e00e      	b.n	800abe6 <__swhatbuf_r+0x42>
 800abc8:	466a      	mov	r2, sp
 800abca:	f000 f903 	bl	800add4 <_fstat_r>
 800abce:	2800      	cmp	r0, #0
 800abd0:	dbf1      	blt.n	800abb6 <__swhatbuf_r+0x12>
 800abd2:	9a01      	ldr	r2, [sp, #4]
 800abd4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800abd8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800abdc:	425a      	negs	r2, r3
 800abde:	415a      	adcs	r2, r3
 800abe0:	602a      	str	r2, [r5, #0]
 800abe2:	e7ee      	b.n	800abc2 <__swhatbuf_r+0x1e>
 800abe4:	2340      	movs	r3, #64	; 0x40
 800abe6:	2000      	movs	r0, #0
 800abe8:	6023      	str	r3, [r4, #0]
 800abea:	b016      	add	sp, #88	; 0x58
 800abec:	bd70      	pop	{r4, r5, r6, pc}
	...

0800abf0 <__smakebuf_r>:
 800abf0:	898b      	ldrh	r3, [r1, #12]
 800abf2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800abf4:	079d      	lsls	r5, r3, #30
 800abf6:	4606      	mov	r6, r0
 800abf8:	460c      	mov	r4, r1
 800abfa:	d507      	bpl.n	800ac0c <__smakebuf_r+0x1c>
 800abfc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ac00:	6023      	str	r3, [r4, #0]
 800ac02:	6123      	str	r3, [r4, #16]
 800ac04:	2301      	movs	r3, #1
 800ac06:	6163      	str	r3, [r4, #20]
 800ac08:	b002      	add	sp, #8
 800ac0a:	bd70      	pop	{r4, r5, r6, pc}
 800ac0c:	ab01      	add	r3, sp, #4
 800ac0e:	466a      	mov	r2, sp
 800ac10:	f7ff ffc8 	bl	800aba4 <__swhatbuf_r>
 800ac14:	9900      	ldr	r1, [sp, #0]
 800ac16:	4605      	mov	r5, r0
 800ac18:	4630      	mov	r0, r6
 800ac1a:	f7ff f957 	bl	8009ecc <_malloc_r>
 800ac1e:	b948      	cbnz	r0, 800ac34 <__smakebuf_r+0x44>
 800ac20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac24:	059a      	lsls	r2, r3, #22
 800ac26:	d4ef      	bmi.n	800ac08 <__smakebuf_r+0x18>
 800ac28:	f023 0303 	bic.w	r3, r3, #3
 800ac2c:	f043 0302 	orr.w	r3, r3, #2
 800ac30:	81a3      	strh	r3, [r4, #12]
 800ac32:	e7e3      	b.n	800abfc <__smakebuf_r+0xc>
 800ac34:	4b0d      	ldr	r3, [pc, #52]	; (800ac6c <__smakebuf_r+0x7c>)
 800ac36:	62b3      	str	r3, [r6, #40]	; 0x28
 800ac38:	89a3      	ldrh	r3, [r4, #12]
 800ac3a:	6020      	str	r0, [r4, #0]
 800ac3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac40:	81a3      	strh	r3, [r4, #12]
 800ac42:	9b00      	ldr	r3, [sp, #0]
 800ac44:	6163      	str	r3, [r4, #20]
 800ac46:	9b01      	ldr	r3, [sp, #4]
 800ac48:	6120      	str	r0, [r4, #16]
 800ac4a:	b15b      	cbz	r3, 800ac64 <__smakebuf_r+0x74>
 800ac4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac50:	4630      	mov	r0, r6
 800ac52:	f000 f8d1 	bl	800adf8 <_isatty_r>
 800ac56:	b128      	cbz	r0, 800ac64 <__smakebuf_r+0x74>
 800ac58:	89a3      	ldrh	r3, [r4, #12]
 800ac5a:	f023 0303 	bic.w	r3, r3, #3
 800ac5e:	f043 0301 	orr.w	r3, r3, #1
 800ac62:	81a3      	strh	r3, [r4, #12]
 800ac64:	89a0      	ldrh	r0, [r4, #12]
 800ac66:	4305      	orrs	r5, r0
 800ac68:	81a5      	strh	r5, [r4, #12]
 800ac6a:	e7cd      	b.n	800ac08 <__smakebuf_r+0x18>
 800ac6c:	0800a9fd 	.word	0x0800a9fd

0800ac70 <_malloc_usable_size_r>:
 800ac70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac74:	1f18      	subs	r0, r3, #4
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	bfbc      	itt	lt
 800ac7a:	580b      	ldrlt	r3, [r1, r0]
 800ac7c:	18c0      	addlt	r0, r0, r3
 800ac7e:	4770      	bx	lr

0800ac80 <_raise_r>:
 800ac80:	291f      	cmp	r1, #31
 800ac82:	b538      	push	{r3, r4, r5, lr}
 800ac84:	4604      	mov	r4, r0
 800ac86:	460d      	mov	r5, r1
 800ac88:	d904      	bls.n	800ac94 <_raise_r+0x14>
 800ac8a:	2316      	movs	r3, #22
 800ac8c:	6003      	str	r3, [r0, #0]
 800ac8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ac92:	bd38      	pop	{r3, r4, r5, pc}
 800ac94:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ac96:	b112      	cbz	r2, 800ac9e <_raise_r+0x1e>
 800ac98:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac9c:	b94b      	cbnz	r3, 800acb2 <_raise_r+0x32>
 800ac9e:	4620      	mov	r0, r4
 800aca0:	f000 f830 	bl	800ad04 <_getpid_r>
 800aca4:	462a      	mov	r2, r5
 800aca6:	4601      	mov	r1, r0
 800aca8:	4620      	mov	r0, r4
 800acaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acae:	f000 b817 	b.w	800ace0 <_kill_r>
 800acb2:	2b01      	cmp	r3, #1
 800acb4:	d00a      	beq.n	800accc <_raise_r+0x4c>
 800acb6:	1c59      	adds	r1, r3, #1
 800acb8:	d103      	bne.n	800acc2 <_raise_r+0x42>
 800acba:	2316      	movs	r3, #22
 800acbc:	6003      	str	r3, [r0, #0]
 800acbe:	2001      	movs	r0, #1
 800acc0:	e7e7      	b.n	800ac92 <_raise_r+0x12>
 800acc2:	2400      	movs	r4, #0
 800acc4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800acc8:	4628      	mov	r0, r5
 800acca:	4798      	blx	r3
 800accc:	2000      	movs	r0, #0
 800acce:	e7e0      	b.n	800ac92 <_raise_r+0x12>

0800acd0 <raise>:
 800acd0:	4b02      	ldr	r3, [pc, #8]	; (800acdc <raise+0xc>)
 800acd2:	4601      	mov	r1, r0
 800acd4:	6818      	ldr	r0, [r3, #0]
 800acd6:	f7ff bfd3 	b.w	800ac80 <_raise_r>
 800acda:	bf00      	nop
 800acdc:	2000000c 	.word	0x2000000c

0800ace0 <_kill_r>:
 800ace0:	b538      	push	{r3, r4, r5, lr}
 800ace2:	4d07      	ldr	r5, [pc, #28]	; (800ad00 <_kill_r+0x20>)
 800ace4:	2300      	movs	r3, #0
 800ace6:	4604      	mov	r4, r0
 800ace8:	4608      	mov	r0, r1
 800acea:	4611      	mov	r1, r2
 800acec:	602b      	str	r3, [r5, #0]
 800acee:	f7f7 fc41 	bl	8002574 <_kill>
 800acf2:	1c43      	adds	r3, r0, #1
 800acf4:	d102      	bne.n	800acfc <_kill_r+0x1c>
 800acf6:	682b      	ldr	r3, [r5, #0]
 800acf8:	b103      	cbz	r3, 800acfc <_kill_r+0x1c>
 800acfa:	6023      	str	r3, [r4, #0]
 800acfc:	bd38      	pop	{r3, r4, r5, pc}
 800acfe:	bf00      	nop
 800ad00:	2000037c 	.word	0x2000037c

0800ad04 <_getpid_r>:
 800ad04:	f7f7 bc2e 	b.w	8002564 <_getpid>

0800ad08 <__sread>:
 800ad08:	b510      	push	{r4, lr}
 800ad0a:	460c      	mov	r4, r1
 800ad0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad10:	f000 f894 	bl	800ae3c <_read_r>
 800ad14:	2800      	cmp	r0, #0
 800ad16:	bfab      	itete	ge
 800ad18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ad1a:	89a3      	ldrhlt	r3, [r4, #12]
 800ad1c:	181b      	addge	r3, r3, r0
 800ad1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ad22:	bfac      	ite	ge
 800ad24:	6563      	strge	r3, [r4, #84]	; 0x54
 800ad26:	81a3      	strhlt	r3, [r4, #12]
 800ad28:	bd10      	pop	{r4, pc}

0800ad2a <__swrite>:
 800ad2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad2e:	461f      	mov	r7, r3
 800ad30:	898b      	ldrh	r3, [r1, #12]
 800ad32:	05db      	lsls	r3, r3, #23
 800ad34:	4605      	mov	r5, r0
 800ad36:	460c      	mov	r4, r1
 800ad38:	4616      	mov	r6, r2
 800ad3a:	d505      	bpl.n	800ad48 <__swrite+0x1e>
 800ad3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad40:	2302      	movs	r3, #2
 800ad42:	2200      	movs	r2, #0
 800ad44:	f000 f868 	bl	800ae18 <_lseek_r>
 800ad48:	89a3      	ldrh	r3, [r4, #12]
 800ad4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ad52:	81a3      	strh	r3, [r4, #12]
 800ad54:	4632      	mov	r2, r6
 800ad56:	463b      	mov	r3, r7
 800ad58:	4628      	mov	r0, r5
 800ad5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad5e:	f000 b817 	b.w	800ad90 <_write_r>

0800ad62 <__sseek>:
 800ad62:	b510      	push	{r4, lr}
 800ad64:	460c      	mov	r4, r1
 800ad66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad6a:	f000 f855 	bl	800ae18 <_lseek_r>
 800ad6e:	1c43      	adds	r3, r0, #1
 800ad70:	89a3      	ldrh	r3, [r4, #12]
 800ad72:	bf15      	itete	ne
 800ad74:	6560      	strne	r0, [r4, #84]	; 0x54
 800ad76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ad7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ad7e:	81a3      	strheq	r3, [r4, #12]
 800ad80:	bf18      	it	ne
 800ad82:	81a3      	strhne	r3, [r4, #12]
 800ad84:	bd10      	pop	{r4, pc}

0800ad86 <__sclose>:
 800ad86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad8a:	f000 b813 	b.w	800adb4 <_close_r>
	...

0800ad90 <_write_r>:
 800ad90:	b538      	push	{r3, r4, r5, lr}
 800ad92:	4d07      	ldr	r5, [pc, #28]	; (800adb0 <_write_r+0x20>)
 800ad94:	4604      	mov	r4, r0
 800ad96:	4608      	mov	r0, r1
 800ad98:	4611      	mov	r1, r2
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	602a      	str	r2, [r5, #0]
 800ad9e:	461a      	mov	r2, r3
 800ada0:	f7f7 fc1f 	bl	80025e2 <_write>
 800ada4:	1c43      	adds	r3, r0, #1
 800ada6:	d102      	bne.n	800adae <_write_r+0x1e>
 800ada8:	682b      	ldr	r3, [r5, #0]
 800adaa:	b103      	cbz	r3, 800adae <_write_r+0x1e>
 800adac:	6023      	str	r3, [r4, #0]
 800adae:	bd38      	pop	{r3, r4, r5, pc}
 800adb0:	2000037c 	.word	0x2000037c

0800adb4 <_close_r>:
 800adb4:	b538      	push	{r3, r4, r5, lr}
 800adb6:	4d06      	ldr	r5, [pc, #24]	; (800add0 <_close_r+0x1c>)
 800adb8:	2300      	movs	r3, #0
 800adba:	4604      	mov	r4, r0
 800adbc:	4608      	mov	r0, r1
 800adbe:	602b      	str	r3, [r5, #0]
 800adc0:	f7f7 fc2b 	bl	800261a <_close>
 800adc4:	1c43      	adds	r3, r0, #1
 800adc6:	d102      	bne.n	800adce <_close_r+0x1a>
 800adc8:	682b      	ldr	r3, [r5, #0]
 800adca:	b103      	cbz	r3, 800adce <_close_r+0x1a>
 800adcc:	6023      	str	r3, [r4, #0]
 800adce:	bd38      	pop	{r3, r4, r5, pc}
 800add0:	2000037c 	.word	0x2000037c

0800add4 <_fstat_r>:
 800add4:	b538      	push	{r3, r4, r5, lr}
 800add6:	4d07      	ldr	r5, [pc, #28]	; (800adf4 <_fstat_r+0x20>)
 800add8:	2300      	movs	r3, #0
 800adda:	4604      	mov	r4, r0
 800addc:	4608      	mov	r0, r1
 800adde:	4611      	mov	r1, r2
 800ade0:	602b      	str	r3, [r5, #0]
 800ade2:	f7f7 fc26 	bl	8002632 <_fstat>
 800ade6:	1c43      	adds	r3, r0, #1
 800ade8:	d102      	bne.n	800adf0 <_fstat_r+0x1c>
 800adea:	682b      	ldr	r3, [r5, #0]
 800adec:	b103      	cbz	r3, 800adf0 <_fstat_r+0x1c>
 800adee:	6023      	str	r3, [r4, #0]
 800adf0:	bd38      	pop	{r3, r4, r5, pc}
 800adf2:	bf00      	nop
 800adf4:	2000037c 	.word	0x2000037c

0800adf8 <_isatty_r>:
 800adf8:	b538      	push	{r3, r4, r5, lr}
 800adfa:	4d06      	ldr	r5, [pc, #24]	; (800ae14 <_isatty_r+0x1c>)
 800adfc:	2300      	movs	r3, #0
 800adfe:	4604      	mov	r4, r0
 800ae00:	4608      	mov	r0, r1
 800ae02:	602b      	str	r3, [r5, #0]
 800ae04:	f7f7 fc25 	bl	8002652 <_isatty>
 800ae08:	1c43      	adds	r3, r0, #1
 800ae0a:	d102      	bne.n	800ae12 <_isatty_r+0x1a>
 800ae0c:	682b      	ldr	r3, [r5, #0]
 800ae0e:	b103      	cbz	r3, 800ae12 <_isatty_r+0x1a>
 800ae10:	6023      	str	r3, [r4, #0]
 800ae12:	bd38      	pop	{r3, r4, r5, pc}
 800ae14:	2000037c 	.word	0x2000037c

0800ae18 <_lseek_r>:
 800ae18:	b538      	push	{r3, r4, r5, lr}
 800ae1a:	4d07      	ldr	r5, [pc, #28]	; (800ae38 <_lseek_r+0x20>)
 800ae1c:	4604      	mov	r4, r0
 800ae1e:	4608      	mov	r0, r1
 800ae20:	4611      	mov	r1, r2
 800ae22:	2200      	movs	r2, #0
 800ae24:	602a      	str	r2, [r5, #0]
 800ae26:	461a      	mov	r2, r3
 800ae28:	f7f7 fc1e 	bl	8002668 <_lseek>
 800ae2c:	1c43      	adds	r3, r0, #1
 800ae2e:	d102      	bne.n	800ae36 <_lseek_r+0x1e>
 800ae30:	682b      	ldr	r3, [r5, #0]
 800ae32:	b103      	cbz	r3, 800ae36 <_lseek_r+0x1e>
 800ae34:	6023      	str	r3, [r4, #0]
 800ae36:	bd38      	pop	{r3, r4, r5, pc}
 800ae38:	2000037c 	.word	0x2000037c

0800ae3c <_read_r>:
 800ae3c:	b538      	push	{r3, r4, r5, lr}
 800ae3e:	4d07      	ldr	r5, [pc, #28]	; (800ae5c <_read_r+0x20>)
 800ae40:	4604      	mov	r4, r0
 800ae42:	4608      	mov	r0, r1
 800ae44:	4611      	mov	r1, r2
 800ae46:	2200      	movs	r2, #0
 800ae48:	602a      	str	r2, [r5, #0]
 800ae4a:	461a      	mov	r2, r3
 800ae4c:	f7f7 fbac 	bl	80025a8 <_read>
 800ae50:	1c43      	adds	r3, r0, #1
 800ae52:	d102      	bne.n	800ae5a <_read_r+0x1e>
 800ae54:	682b      	ldr	r3, [r5, #0]
 800ae56:	b103      	cbz	r3, 800ae5a <_read_r+0x1e>
 800ae58:	6023      	str	r3, [r4, #0]
 800ae5a:	bd38      	pop	{r3, r4, r5, pc}
 800ae5c:	2000037c 	.word	0x2000037c

0800ae60 <atan2>:
 800ae60:	f000 b82e 	b.w	800aec0 <__ieee754_atan2>

0800ae64 <sqrt>:
 800ae64:	b538      	push	{r3, r4, r5, lr}
 800ae66:	ed2d 8b02 	vpush	{d8}
 800ae6a:	ec55 4b10 	vmov	r4, r5, d0
 800ae6e:	f000 f8f1 	bl	800b054 <__ieee754_sqrt>
 800ae72:	4622      	mov	r2, r4
 800ae74:	462b      	mov	r3, r5
 800ae76:	4620      	mov	r0, r4
 800ae78:	4629      	mov	r1, r5
 800ae7a:	eeb0 8a40 	vmov.f32	s16, s0
 800ae7e:	eef0 8a60 	vmov.f32	s17, s1
 800ae82:	f7f5 fe73 	bl	8000b6c <__aeabi_dcmpun>
 800ae86:	b990      	cbnz	r0, 800aeae <sqrt+0x4a>
 800ae88:	2200      	movs	r2, #0
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	4620      	mov	r0, r4
 800ae8e:	4629      	mov	r1, r5
 800ae90:	f7f5 fe44 	bl	8000b1c <__aeabi_dcmplt>
 800ae94:	b158      	cbz	r0, 800aeae <sqrt+0x4a>
 800ae96:	f7fb fb41 	bl	800651c <__errno>
 800ae9a:	2321      	movs	r3, #33	; 0x21
 800ae9c:	6003      	str	r3, [r0, #0]
 800ae9e:	2200      	movs	r2, #0
 800aea0:	2300      	movs	r3, #0
 800aea2:	4610      	mov	r0, r2
 800aea4:	4619      	mov	r1, r3
 800aea6:	f7f5 fcf1 	bl	800088c <__aeabi_ddiv>
 800aeaa:	ec41 0b18 	vmov	d8, r0, r1
 800aeae:	eeb0 0a48 	vmov.f32	s0, s16
 800aeb2:	eef0 0a68 	vmov.f32	s1, s17
 800aeb6:	ecbd 8b02 	vpop	{d8}
 800aeba:	bd38      	pop	{r3, r4, r5, pc}
 800aebc:	0000      	movs	r0, r0
	...

0800aec0 <__ieee754_atan2>:
 800aec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aec4:	ec57 6b11 	vmov	r6, r7, d1
 800aec8:	4273      	negs	r3, r6
 800aeca:	f8df e184 	ldr.w	lr, [pc, #388]	; 800b050 <__ieee754_atan2+0x190>
 800aece:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800aed2:	4333      	orrs	r3, r6
 800aed4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800aed8:	4573      	cmp	r3, lr
 800aeda:	ec51 0b10 	vmov	r0, r1, d0
 800aede:	ee11 8a10 	vmov	r8, s2
 800aee2:	d80a      	bhi.n	800aefa <__ieee754_atan2+0x3a>
 800aee4:	4244      	negs	r4, r0
 800aee6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800aeea:	4304      	orrs	r4, r0
 800aeec:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800aef0:	4574      	cmp	r4, lr
 800aef2:	ee10 9a10 	vmov	r9, s0
 800aef6:	468c      	mov	ip, r1
 800aef8:	d907      	bls.n	800af0a <__ieee754_atan2+0x4a>
 800aefa:	4632      	mov	r2, r6
 800aefc:	463b      	mov	r3, r7
 800aefe:	f7f5 f9e5 	bl	80002cc <__adddf3>
 800af02:	ec41 0b10 	vmov	d0, r0, r1
 800af06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af0a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800af0e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800af12:	4334      	orrs	r4, r6
 800af14:	d103      	bne.n	800af1e <__ieee754_atan2+0x5e>
 800af16:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af1a:	f000 b94d 	b.w	800b1b8 <atan>
 800af1e:	17bc      	asrs	r4, r7, #30
 800af20:	f004 0402 	and.w	r4, r4, #2
 800af24:	ea53 0909 	orrs.w	r9, r3, r9
 800af28:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800af2c:	d107      	bne.n	800af3e <__ieee754_atan2+0x7e>
 800af2e:	2c02      	cmp	r4, #2
 800af30:	d060      	beq.n	800aff4 <__ieee754_atan2+0x134>
 800af32:	2c03      	cmp	r4, #3
 800af34:	d1e5      	bne.n	800af02 <__ieee754_atan2+0x42>
 800af36:	a142      	add	r1, pc, #264	; (adr r1, 800b040 <__ieee754_atan2+0x180>)
 800af38:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af3c:	e7e1      	b.n	800af02 <__ieee754_atan2+0x42>
 800af3e:	ea52 0808 	orrs.w	r8, r2, r8
 800af42:	d106      	bne.n	800af52 <__ieee754_atan2+0x92>
 800af44:	f1bc 0f00 	cmp.w	ip, #0
 800af48:	da5f      	bge.n	800b00a <__ieee754_atan2+0x14a>
 800af4a:	a13f      	add	r1, pc, #252	; (adr r1, 800b048 <__ieee754_atan2+0x188>)
 800af4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af50:	e7d7      	b.n	800af02 <__ieee754_atan2+0x42>
 800af52:	4572      	cmp	r2, lr
 800af54:	d10f      	bne.n	800af76 <__ieee754_atan2+0xb6>
 800af56:	4293      	cmp	r3, r2
 800af58:	f104 34ff 	add.w	r4, r4, #4294967295
 800af5c:	d107      	bne.n	800af6e <__ieee754_atan2+0xae>
 800af5e:	2c02      	cmp	r4, #2
 800af60:	d84c      	bhi.n	800affc <__ieee754_atan2+0x13c>
 800af62:	4b35      	ldr	r3, [pc, #212]	; (800b038 <__ieee754_atan2+0x178>)
 800af64:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800af68:	e9d4 0100 	ldrd	r0, r1, [r4]
 800af6c:	e7c9      	b.n	800af02 <__ieee754_atan2+0x42>
 800af6e:	2c02      	cmp	r4, #2
 800af70:	d848      	bhi.n	800b004 <__ieee754_atan2+0x144>
 800af72:	4b32      	ldr	r3, [pc, #200]	; (800b03c <__ieee754_atan2+0x17c>)
 800af74:	e7f6      	b.n	800af64 <__ieee754_atan2+0xa4>
 800af76:	4573      	cmp	r3, lr
 800af78:	d0e4      	beq.n	800af44 <__ieee754_atan2+0x84>
 800af7a:	1a9b      	subs	r3, r3, r2
 800af7c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800af80:	ea4f 5223 	mov.w	r2, r3, asr #20
 800af84:	da1e      	bge.n	800afc4 <__ieee754_atan2+0x104>
 800af86:	2f00      	cmp	r7, #0
 800af88:	da01      	bge.n	800af8e <__ieee754_atan2+0xce>
 800af8a:	323c      	adds	r2, #60	; 0x3c
 800af8c:	db1e      	blt.n	800afcc <__ieee754_atan2+0x10c>
 800af8e:	4632      	mov	r2, r6
 800af90:	463b      	mov	r3, r7
 800af92:	f7f5 fc7b 	bl	800088c <__aeabi_ddiv>
 800af96:	ec41 0b10 	vmov	d0, r0, r1
 800af9a:	f000 faad 	bl	800b4f8 <fabs>
 800af9e:	f000 f90b 	bl	800b1b8 <atan>
 800afa2:	ec51 0b10 	vmov	r0, r1, d0
 800afa6:	2c01      	cmp	r4, #1
 800afa8:	d013      	beq.n	800afd2 <__ieee754_atan2+0x112>
 800afaa:	2c02      	cmp	r4, #2
 800afac:	d015      	beq.n	800afda <__ieee754_atan2+0x11a>
 800afae:	2c00      	cmp	r4, #0
 800afb0:	d0a7      	beq.n	800af02 <__ieee754_atan2+0x42>
 800afb2:	a319      	add	r3, pc, #100	; (adr r3, 800b018 <__ieee754_atan2+0x158>)
 800afb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afb8:	f7f5 f986 	bl	80002c8 <__aeabi_dsub>
 800afbc:	a318      	add	r3, pc, #96	; (adr r3, 800b020 <__ieee754_atan2+0x160>)
 800afbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afc2:	e014      	b.n	800afee <__ieee754_atan2+0x12e>
 800afc4:	a118      	add	r1, pc, #96	; (adr r1, 800b028 <__ieee754_atan2+0x168>)
 800afc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800afca:	e7ec      	b.n	800afa6 <__ieee754_atan2+0xe6>
 800afcc:	2000      	movs	r0, #0
 800afce:	2100      	movs	r1, #0
 800afd0:	e7e9      	b.n	800afa6 <__ieee754_atan2+0xe6>
 800afd2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800afd6:	4619      	mov	r1, r3
 800afd8:	e793      	b.n	800af02 <__ieee754_atan2+0x42>
 800afda:	a30f      	add	r3, pc, #60	; (adr r3, 800b018 <__ieee754_atan2+0x158>)
 800afdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe0:	f7f5 f972 	bl	80002c8 <__aeabi_dsub>
 800afe4:	4602      	mov	r2, r0
 800afe6:	460b      	mov	r3, r1
 800afe8:	a10d      	add	r1, pc, #52	; (adr r1, 800b020 <__ieee754_atan2+0x160>)
 800afea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800afee:	f7f5 f96b 	bl	80002c8 <__aeabi_dsub>
 800aff2:	e786      	b.n	800af02 <__ieee754_atan2+0x42>
 800aff4:	a10a      	add	r1, pc, #40	; (adr r1, 800b020 <__ieee754_atan2+0x160>)
 800aff6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800affa:	e782      	b.n	800af02 <__ieee754_atan2+0x42>
 800affc:	a10c      	add	r1, pc, #48	; (adr r1, 800b030 <__ieee754_atan2+0x170>)
 800affe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b002:	e77e      	b.n	800af02 <__ieee754_atan2+0x42>
 800b004:	2000      	movs	r0, #0
 800b006:	2100      	movs	r1, #0
 800b008:	e77b      	b.n	800af02 <__ieee754_atan2+0x42>
 800b00a:	a107      	add	r1, pc, #28	; (adr r1, 800b028 <__ieee754_atan2+0x168>)
 800b00c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b010:	e777      	b.n	800af02 <__ieee754_atan2+0x42>
 800b012:	bf00      	nop
 800b014:	f3af 8000 	nop.w
 800b018:	33145c07 	.word	0x33145c07
 800b01c:	3ca1a626 	.word	0x3ca1a626
 800b020:	54442d18 	.word	0x54442d18
 800b024:	400921fb 	.word	0x400921fb
 800b028:	54442d18 	.word	0x54442d18
 800b02c:	3ff921fb 	.word	0x3ff921fb
 800b030:	54442d18 	.word	0x54442d18
 800b034:	3fe921fb 	.word	0x3fe921fb
 800b038:	0800b9f8 	.word	0x0800b9f8
 800b03c:	0800ba10 	.word	0x0800ba10
 800b040:	54442d18 	.word	0x54442d18
 800b044:	c00921fb 	.word	0xc00921fb
 800b048:	54442d18 	.word	0x54442d18
 800b04c:	bff921fb 	.word	0xbff921fb
 800b050:	7ff00000 	.word	0x7ff00000

0800b054 <__ieee754_sqrt>:
 800b054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b058:	ec55 4b10 	vmov	r4, r5, d0
 800b05c:	4e55      	ldr	r6, [pc, #340]	; (800b1b4 <__ieee754_sqrt+0x160>)
 800b05e:	43ae      	bics	r6, r5
 800b060:	ee10 0a10 	vmov	r0, s0
 800b064:	ee10 3a10 	vmov	r3, s0
 800b068:	462a      	mov	r2, r5
 800b06a:	4629      	mov	r1, r5
 800b06c:	d110      	bne.n	800b090 <__ieee754_sqrt+0x3c>
 800b06e:	ee10 2a10 	vmov	r2, s0
 800b072:	462b      	mov	r3, r5
 800b074:	f7f5 fae0 	bl	8000638 <__aeabi_dmul>
 800b078:	4602      	mov	r2, r0
 800b07a:	460b      	mov	r3, r1
 800b07c:	4620      	mov	r0, r4
 800b07e:	4629      	mov	r1, r5
 800b080:	f7f5 f924 	bl	80002cc <__adddf3>
 800b084:	4604      	mov	r4, r0
 800b086:	460d      	mov	r5, r1
 800b088:	ec45 4b10 	vmov	d0, r4, r5
 800b08c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b090:	2d00      	cmp	r5, #0
 800b092:	dc10      	bgt.n	800b0b6 <__ieee754_sqrt+0x62>
 800b094:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b098:	4330      	orrs	r0, r6
 800b09a:	d0f5      	beq.n	800b088 <__ieee754_sqrt+0x34>
 800b09c:	b15d      	cbz	r5, 800b0b6 <__ieee754_sqrt+0x62>
 800b09e:	ee10 2a10 	vmov	r2, s0
 800b0a2:	462b      	mov	r3, r5
 800b0a4:	ee10 0a10 	vmov	r0, s0
 800b0a8:	f7f5 f90e 	bl	80002c8 <__aeabi_dsub>
 800b0ac:	4602      	mov	r2, r0
 800b0ae:	460b      	mov	r3, r1
 800b0b0:	f7f5 fbec 	bl	800088c <__aeabi_ddiv>
 800b0b4:	e7e6      	b.n	800b084 <__ieee754_sqrt+0x30>
 800b0b6:	1512      	asrs	r2, r2, #20
 800b0b8:	d074      	beq.n	800b1a4 <__ieee754_sqrt+0x150>
 800b0ba:	07d4      	lsls	r4, r2, #31
 800b0bc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800b0c0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800b0c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800b0c8:	bf5e      	ittt	pl
 800b0ca:	0fda      	lsrpl	r2, r3, #31
 800b0cc:	005b      	lslpl	r3, r3, #1
 800b0ce:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800b0d2:	2400      	movs	r4, #0
 800b0d4:	0fda      	lsrs	r2, r3, #31
 800b0d6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800b0da:	107f      	asrs	r7, r7, #1
 800b0dc:	005b      	lsls	r3, r3, #1
 800b0de:	2516      	movs	r5, #22
 800b0e0:	4620      	mov	r0, r4
 800b0e2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800b0e6:	1886      	adds	r6, r0, r2
 800b0e8:	428e      	cmp	r6, r1
 800b0ea:	bfde      	ittt	le
 800b0ec:	1b89      	suble	r1, r1, r6
 800b0ee:	18b0      	addle	r0, r6, r2
 800b0f0:	18a4      	addle	r4, r4, r2
 800b0f2:	0049      	lsls	r1, r1, #1
 800b0f4:	3d01      	subs	r5, #1
 800b0f6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800b0fa:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800b0fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b102:	d1f0      	bne.n	800b0e6 <__ieee754_sqrt+0x92>
 800b104:	462a      	mov	r2, r5
 800b106:	f04f 0e20 	mov.w	lr, #32
 800b10a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b10e:	4281      	cmp	r1, r0
 800b110:	eb06 0c05 	add.w	ip, r6, r5
 800b114:	dc02      	bgt.n	800b11c <__ieee754_sqrt+0xc8>
 800b116:	d113      	bne.n	800b140 <__ieee754_sqrt+0xec>
 800b118:	459c      	cmp	ip, r3
 800b11a:	d811      	bhi.n	800b140 <__ieee754_sqrt+0xec>
 800b11c:	f1bc 0f00 	cmp.w	ip, #0
 800b120:	eb0c 0506 	add.w	r5, ip, r6
 800b124:	da43      	bge.n	800b1ae <__ieee754_sqrt+0x15a>
 800b126:	2d00      	cmp	r5, #0
 800b128:	db41      	blt.n	800b1ae <__ieee754_sqrt+0x15a>
 800b12a:	f100 0801 	add.w	r8, r0, #1
 800b12e:	1a09      	subs	r1, r1, r0
 800b130:	459c      	cmp	ip, r3
 800b132:	bf88      	it	hi
 800b134:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800b138:	eba3 030c 	sub.w	r3, r3, ip
 800b13c:	4432      	add	r2, r6
 800b13e:	4640      	mov	r0, r8
 800b140:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800b144:	f1be 0e01 	subs.w	lr, lr, #1
 800b148:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800b14c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b150:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b154:	d1db      	bne.n	800b10e <__ieee754_sqrt+0xba>
 800b156:	430b      	orrs	r3, r1
 800b158:	d006      	beq.n	800b168 <__ieee754_sqrt+0x114>
 800b15a:	1c50      	adds	r0, r2, #1
 800b15c:	bf13      	iteet	ne
 800b15e:	3201      	addne	r2, #1
 800b160:	3401      	addeq	r4, #1
 800b162:	4672      	moveq	r2, lr
 800b164:	f022 0201 	bicne.w	r2, r2, #1
 800b168:	1063      	asrs	r3, r4, #1
 800b16a:	0852      	lsrs	r2, r2, #1
 800b16c:	07e1      	lsls	r1, r4, #31
 800b16e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b172:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b176:	bf48      	it	mi
 800b178:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800b17c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800b180:	4614      	mov	r4, r2
 800b182:	e781      	b.n	800b088 <__ieee754_sqrt+0x34>
 800b184:	0ad9      	lsrs	r1, r3, #11
 800b186:	3815      	subs	r0, #21
 800b188:	055b      	lsls	r3, r3, #21
 800b18a:	2900      	cmp	r1, #0
 800b18c:	d0fa      	beq.n	800b184 <__ieee754_sqrt+0x130>
 800b18e:	02cd      	lsls	r5, r1, #11
 800b190:	d50a      	bpl.n	800b1a8 <__ieee754_sqrt+0x154>
 800b192:	f1c2 0420 	rsb	r4, r2, #32
 800b196:	fa23 f404 	lsr.w	r4, r3, r4
 800b19a:	1e55      	subs	r5, r2, #1
 800b19c:	4093      	lsls	r3, r2
 800b19e:	4321      	orrs	r1, r4
 800b1a0:	1b42      	subs	r2, r0, r5
 800b1a2:	e78a      	b.n	800b0ba <__ieee754_sqrt+0x66>
 800b1a4:	4610      	mov	r0, r2
 800b1a6:	e7f0      	b.n	800b18a <__ieee754_sqrt+0x136>
 800b1a8:	0049      	lsls	r1, r1, #1
 800b1aa:	3201      	adds	r2, #1
 800b1ac:	e7ef      	b.n	800b18e <__ieee754_sqrt+0x13a>
 800b1ae:	4680      	mov	r8, r0
 800b1b0:	e7bd      	b.n	800b12e <__ieee754_sqrt+0xda>
 800b1b2:	bf00      	nop
 800b1b4:	7ff00000 	.word	0x7ff00000

0800b1b8 <atan>:
 800b1b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1bc:	ec55 4b10 	vmov	r4, r5, d0
 800b1c0:	4bc3      	ldr	r3, [pc, #780]	; (800b4d0 <atan+0x318>)
 800b1c2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b1c6:	429e      	cmp	r6, r3
 800b1c8:	46ab      	mov	fp, r5
 800b1ca:	dd18      	ble.n	800b1fe <atan+0x46>
 800b1cc:	4bc1      	ldr	r3, [pc, #772]	; (800b4d4 <atan+0x31c>)
 800b1ce:	429e      	cmp	r6, r3
 800b1d0:	dc01      	bgt.n	800b1d6 <atan+0x1e>
 800b1d2:	d109      	bne.n	800b1e8 <atan+0x30>
 800b1d4:	b144      	cbz	r4, 800b1e8 <atan+0x30>
 800b1d6:	4622      	mov	r2, r4
 800b1d8:	462b      	mov	r3, r5
 800b1da:	4620      	mov	r0, r4
 800b1dc:	4629      	mov	r1, r5
 800b1de:	f7f5 f875 	bl	80002cc <__adddf3>
 800b1e2:	4604      	mov	r4, r0
 800b1e4:	460d      	mov	r5, r1
 800b1e6:	e006      	b.n	800b1f6 <atan+0x3e>
 800b1e8:	f1bb 0f00 	cmp.w	fp, #0
 800b1ec:	f300 8131 	bgt.w	800b452 <atan+0x29a>
 800b1f0:	a59b      	add	r5, pc, #620	; (adr r5, 800b460 <atan+0x2a8>)
 800b1f2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b1f6:	ec45 4b10 	vmov	d0, r4, r5
 800b1fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1fe:	4bb6      	ldr	r3, [pc, #728]	; (800b4d8 <atan+0x320>)
 800b200:	429e      	cmp	r6, r3
 800b202:	dc14      	bgt.n	800b22e <atan+0x76>
 800b204:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800b208:	429e      	cmp	r6, r3
 800b20a:	dc0d      	bgt.n	800b228 <atan+0x70>
 800b20c:	a396      	add	r3, pc, #600	; (adr r3, 800b468 <atan+0x2b0>)
 800b20e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b212:	ee10 0a10 	vmov	r0, s0
 800b216:	4629      	mov	r1, r5
 800b218:	f7f5 f858 	bl	80002cc <__adddf3>
 800b21c:	4baf      	ldr	r3, [pc, #700]	; (800b4dc <atan+0x324>)
 800b21e:	2200      	movs	r2, #0
 800b220:	f7f5 fc9a 	bl	8000b58 <__aeabi_dcmpgt>
 800b224:	2800      	cmp	r0, #0
 800b226:	d1e6      	bne.n	800b1f6 <atan+0x3e>
 800b228:	f04f 3aff 	mov.w	sl, #4294967295
 800b22c:	e02b      	b.n	800b286 <atan+0xce>
 800b22e:	f000 f963 	bl	800b4f8 <fabs>
 800b232:	4bab      	ldr	r3, [pc, #684]	; (800b4e0 <atan+0x328>)
 800b234:	429e      	cmp	r6, r3
 800b236:	ec55 4b10 	vmov	r4, r5, d0
 800b23a:	f300 80bf 	bgt.w	800b3bc <atan+0x204>
 800b23e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800b242:	429e      	cmp	r6, r3
 800b244:	f300 80a0 	bgt.w	800b388 <atan+0x1d0>
 800b248:	ee10 2a10 	vmov	r2, s0
 800b24c:	ee10 0a10 	vmov	r0, s0
 800b250:	462b      	mov	r3, r5
 800b252:	4629      	mov	r1, r5
 800b254:	f7f5 f83a 	bl	80002cc <__adddf3>
 800b258:	4ba0      	ldr	r3, [pc, #640]	; (800b4dc <atan+0x324>)
 800b25a:	2200      	movs	r2, #0
 800b25c:	f7f5 f834 	bl	80002c8 <__aeabi_dsub>
 800b260:	2200      	movs	r2, #0
 800b262:	4606      	mov	r6, r0
 800b264:	460f      	mov	r7, r1
 800b266:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b26a:	4620      	mov	r0, r4
 800b26c:	4629      	mov	r1, r5
 800b26e:	f7f5 f82d 	bl	80002cc <__adddf3>
 800b272:	4602      	mov	r2, r0
 800b274:	460b      	mov	r3, r1
 800b276:	4630      	mov	r0, r6
 800b278:	4639      	mov	r1, r7
 800b27a:	f7f5 fb07 	bl	800088c <__aeabi_ddiv>
 800b27e:	f04f 0a00 	mov.w	sl, #0
 800b282:	4604      	mov	r4, r0
 800b284:	460d      	mov	r5, r1
 800b286:	4622      	mov	r2, r4
 800b288:	462b      	mov	r3, r5
 800b28a:	4620      	mov	r0, r4
 800b28c:	4629      	mov	r1, r5
 800b28e:	f7f5 f9d3 	bl	8000638 <__aeabi_dmul>
 800b292:	4602      	mov	r2, r0
 800b294:	460b      	mov	r3, r1
 800b296:	4680      	mov	r8, r0
 800b298:	4689      	mov	r9, r1
 800b29a:	f7f5 f9cd 	bl	8000638 <__aeabi_dmul>
 800b29e:	a374      	add	r3, pc, #464	; (adr r3, 800b470 <atan+0x2b8>)
 800b2a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2a4:	4606      	mov	r6, r0
 800b2a6:	460f      	mov	r7, r1
 800b2a8:	f7f5 f9c6 	bl	8000638 <__aeabi_dmul>
 800b2ac:	a372      	add	r3, pc, #456	; (adr r3, 800b478 <atan+0x2c0>)
 800b2ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b2:	f7f5 f80b 	bl	80002cc <__adddf3>
 800b2b6:	4632      	mov	r2, r6
 800b2b8:	463b      	mov	r3, r7
 800b2ba:	f7f5 f9bd 	bl	8000638 <__aeabi_dmul>
 800b2be:	a370      	add	r3, pc, #448	; (adr r3, 800b480 <atan+0x2c8>)
 800b2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c4:	f7f5 f802 	bl	80002cc <__adddf3>
 800b2c8:	4632      	mov	r2, r6
 800b2ca:	463b      	mov	r3, r7
 800b2cc:	f7f5 f9b4 	bl	8000638 <__aeabi_dmul>
 800b2d0:	a36d      	add	r3, pc, #436	; (adr r3, 800b488 <atan+0x2d0>)
 800b2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2d6:	f7f4 fff9 	bl	80002cc <__adddf3>
 800b2da:	4632      	mov	r2, r6
 800b2dc:	463b      	mov	r3, r7
 800b2de:	f7f5 f9ab 	bl	8000638 <__aeabi_dmul>
 800b2e2:	a36b      	add	r3, pc, #428	; (adr r3, 800b490 <atan+0x2d8>)
 800b2e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2e8:	f7f4 fff0 	bl	80002cc <__adddf3>
 800b2ec:	4632      	mov	r2, r6
 800b2ee:	463b      	mov	r3, r7
 800b2f0:	f7f5 f9a2 	bl	8000638 <__aeabi_dmul>
 800b2f4:	a368      	add	r3, pc, #416	; (adr r3, 800b498 <atan+0x2e0>)
 800b2f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2fa:	f7f4 ffe7 	bl	80002cc <__adddf3>
 800b2fe:	4642      	mov	r2, r8
 800b300:	464b      	mov	r3, r9
 800b302:	f7f5 f999 	bl	8000638 <__aeabi_dmul>
 800b306:	a366      	add	r3, pc, #408	; (adr r3, 800b4a0 <atan+0x2e8>)
 800b308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b30c:	4680      	mov	r8, r0
 800b30e:	4689      	mov	r9, r1
 800b310:	4630      	mov	r0, r6
 800b312:	4639      	mov	r1, r7
 800b314:	f7f5 f990 	bl	8000638 <__aeabi_dmul>
 800b318:	a363      	add	r3, pc, #396	; (adr r3, 800b4a8 <atan+0x2f0>)
 800b31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b31e:	f7f4 ffd3 	bl	80002c8 <__aeabi_dsub>
 800b322:	4632      	mov	r2, r6
 800b324:	463b      	mov	r3, r7
 800b326:	f7f5 f987 	bl	8000638 <__aeabi_dmul>
 800b32a:	a361      	add	r3, pc, #388	; (adr r3, 800b4b0 <atan+0x2f8>)
 800b32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b330:	f7f4 ffca 	bl	80002c8 <__aeabi_dsub>
 800b334:	4632      	mov	r2, r6
 800b336:	463b      	mov	r3, r7
 800b338:	f7f5 f97e 	bl	8000638 <__aeabi_dmul>
 800b33c:	a35e      	add	r3, pc, #376	; (adr r3, 800b4b8 <atan+0x300>)
 800b33e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b342:	f7f4 ffc1 	bl	80002c8 <__aeabi_dsub>
 800b346:	4632      	mov	r2, r6
 800b348:	463b      	mov	r3, r7
 800b34a:	f7f5 f975 	bl	8000638 <__aeabi_dmul>
 800b34e:	a35c      	add	r3, pc, #368	; (adr r3, 800b4c0 <atan+0x308>)
 800b350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b354:	f7f4 ffb8 	bl	80002c8 <__aeabi_dsub>
 800b358:	4632      	mov	r2, r6
 800b35a:	463b      	mov	r3, r7
 800b35c:	f7f5 f96c 	bl	8000638 <__aeabi_dmul>
 800b360:	4602      	mov	r2, r0
 800b362:	460b      	mov	r3, r1
 800b364:	4640      	mov	r0, r8
 800b366:	4649      	mov	r1, r9
 800b368:	f7f4 ffb0 	bl	80002cc <__adddf3>
 800b36c:	4622      	mov	r2, r4
 800b36e:	462b      	mov	r3, r5
 800b370:	f7f5 f962 	bl	8000638 <__aeabi_dmul>
 800b374:	f1ba 3fff 	cmp.w	sl, #4294967295
 800b378:	4602      	mov	r2, r0
 800b37a:	460b      	mov	r3, r1
 800b37c:	d14b      	bne.n	800b416 <atan+0x25e>
 800b37e:	4620      	mov	r0, r4
 800b380:	4629      	mov	r1, r5
 800b382:	f7f4 ffa1 	bl	80002c8 <__aeabi_dsub>
 800b386:	e72c      	b.n	800b1e2 <atan+0x2a>
 800b388:	ee10 0a10 	vmov	r0, s0
 800b38c:	4b53      	ldr	r3, [pc, #332]	; (800b4dc <atan+0x324>)
 800b38e:	2200      	movs	r2, #0
 800b390:	4629      	mov	r1, r5
 800b392:	f7f4 ff99 	bl	80002c8 <__aeabi_dsub>
 800b396:	4b51      	ldr	r3, [pc, #324]	; (800b4dc <atan+0x324>)
 800b398:	4606      	mov	r6, r0
 800b39a:	460f      	mov	r7, r1
 800b39c:	2200      	movs	r2, #0
 800b39e:	4620      	mov	r0, r4
 800b3a0:	4629      	mov	r1, r5
 800b3a2:	f7f4 ff93 	bl	80002cc <__adddf3>
 800b3a6:	4602      	mov	r2, r0
 800b3a8:	460b      	mov	r3, r1
 800b3aa:	4630      	mov	r0, r6
 800b3ac:	4639      	mov	r1, r7
 800b3ae:	f7f5 fa6d 	bl	800088c <__aeabi_ddiv>
 800b3b2:	f04f 0a01 	mov.w	sl, #1
 800b3b6:	4604      	mov	r4, r0
 800b3b8:	460d      	mov	r5, r1
 800b3ba:	e764      	b.n	800b286 <atan+0xce>
 800b3bc:	4b49      	ldr	r3, [pc, #292]	; (800b4e4 <atan+0x32c>)
 800b3be:	429e      	cmp	r6, r3
 800b3c0:	da1d      	bge.n	800b3fe <atan+0x246>
 800b3c2:	ee10 0a10 	vmov	r0, s0
 800b3c6:	4b48      	ldr	r3, [pc, #288]	; (800b4e8 <atan+0x330>)
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	4629      	mov	r1, r5
 800b3cc:	f7f4 ff7c 	bl	80002c8 <__aeabi_dsub>
 800b3d0:	4b45      	ldr	r3, [pc, #276]	; (800b4e8 <atan+0x330>)
 800b3d2:	4606      	mov	r6, r0
 800b3d4:	460f      	mov	r7, r1
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	4620      	mov	r0, r4
 800b3da:	4629      	mov	r1, r5
 800b3dc:	f7f5 f92c 	bl	8000638 <__aeabi_dmul>
 800b3e0:	4b3e      	ldr	r3, [pc, #248]	; (800b4dc <atan+0x324>)
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	f7f4 ff72 	bl	80002cc <__adddf3>
 800b3e8:	4602      	mov	r2, r0
 800b3ea:	460b      	mov	r3, r1
 800b3ec:	4630      	mov	r0, r6
 800b3ee:	4639      	mov	r1, r7
 800b3f0:	f7f5 fa4c 	bl	800088c <__aeabi_ddiv>
 800b3f4:	f04f 0a02 	mov.w	sl, #2
 800b3f8:	4604      	mov	r4, r0
 800b3fa:	460d      	mov	r5, r1
 800b3fc:	e743      	b.n	800b286 <atan+0xce>
 800b3fe:	462b      	mov	r3, r5
 800b400:	ee10 2a10 	vmov	r2, s0
 800b404:	4939      	ldr	r1, [pc, #228]	; (800b4ec <atan+0x334>)
 800b406:	2000      	movs	r0, #0
 800b408:	f7f5 fa40 	bl	800088c <__aeabi_ddiv>
 800b40c:	f04f 0a03 	mov.w	sl, #3
 800b410:	4604      	mov	r4, r0
 800b412:	460d      	mov	r5, r1
 800b414:	e737      	b.n	800b286 <atan+0xce>
 800b416:	4b36      	ldr	r3, [pc, #216]	; (800b4f0 <atan+0x338>)
 800b418:	4e36      	ldr	r6, [pc, #216]	; (800b4f4 <atan+0x33c>)
 800b41a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800b41e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800b422:	e9da 2300 	ldrd	r2, r3, [sl]
 800b426:	f7f4 ff4f 	bl	80002c8 <__aeabi_dsub>
 800b42a:	4622      	mov	r2, r4
 800b42c:	462b      	mov	r3, r5
 800b42e:	f7f4 ff4b 	bl	80002c8 <__aeabi_dsub>
 800b432:	4602      	mov	r2, r0
 800b434:	460b      	mov	r3, r1
 800b436:	e9d6 0100 	ldrd	r0, r1, [r6]
 800b43a:	f7f4 ff45 	bl	80002c8 <__aeabi_dsub>
 800b43e:	f1bb 0f00 	cmp.w	fp, #0
 800b442:	4604      	mov	r4, r0
 800b444:	460d      	mov	r5, r1
 800b446:	f6bf aed6 	bge.w	800b1f6 <atan+0x3e>
 800b44a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b44e:	461d      	mov	r5, r3
 800b450:	e6d1      	b.n	800b1f6 <atan+0x3e>
 800b452:	a51d      	add	r5, pc, #116	; (adr r5, 800b4c8 <atan+0x310>)
 800b454:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b458:	e6cd      	b.n	800b1f6 <atan+0x3e>
 800b45a:	bf00      	nop
 800b45c:	f3af 8000 	nop.w
 800b460:	54442d18 	.word	0x54442d18
 800b464:	bff921fb 	.word	0xbff921fb
 800b468:	8800759c 	.word	0x8800759c
 800b46c:	7e37e43c 	.word	0x7e37e43c
 800b470:	e322da11 	.word	0xe322da11
 800b474:	3f90ad3a 	.word	0x3f90ad3a
 800b478:	24760deb 	.word	0x24760deb
 800b47c:	3fa97b4b 	.word	0x3fa97b4b
 800b480:	a0d03d51 	.word	0xa0d03d51
 800b484:	3fb10d66 	.word	0x3fb10d66
 800b488:	c54c206e 	.word	0xc54c206e
 800b48c:	3fb745cd 	.word	0x3fb745cd
 800b490:	920083ff 	.word	0x920083ff
 800b494:	3fc24924 	.word	0x3fc24924
 800b498:	5555550d 	.word	0x5555550d
 800b49c:	3fd55555 	.word	0x3fd55555
 800b4a0:	2c6a6c2f 	.word	0x2c6a6c2f
 800b4a4:	bfa2b444 	.word	0xbfa2b444
 800b4a8:	52defd9a 	.word	0x52defd9a
 800b4ac:	3fadde2d 	.word	0x3fadde2d
 800b4b0:	af749a6d 	.word	0xaf749a6d
 800b4b4:	3fb3b0f2 	.word	0x3fb3b0f2
 800b4b8:	fe231671 	.word	0xfe231671
 800b4bc:	3fbc71c6 	.word	0x3fbc71c6
 800b4c0:	9998ebc4 	.word	0x9998ebc4
 800b4c4:	3fc99999 	.word	0x3fc99999
 800b4c8:	54442d18 	.word	0x54442d18
 800b4cc:	3ff921fb 	.word	0x3ff921fb
 800b4d0:	440fffff 	.word	0x440fffff
 800b4d4:	7ff00000 	.word	0x7ff00000
 800b4d8:	3fdbffff 	.word	0x3fdbffff
 800b4dc:	3ff00000 	.word	0x3ff00000
 800b4e0:	3ff2ffff 	.word	0x3ff2ffff
 800b4e4:	40038000 	.word	0x40038000
 800b4e8:	3ff80000 	.word	0x3ff80000
 800b4ec:	bff00000 	.word	0xbff00000
 800b4f0:	0800ba48 	.word	0x0800ba48
 800b4f4:	0800ba28 	.word	0x0800ba28

0800b4f8 <fabs>:
 800b4f8:	ec51 0b10 	vmov	r0, r1, d0
 800b4fc:	ee10 2a10 	vmov	r2, s0
 800b500:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b504:	ec43 2b10 	vmov	d0, r2, r3
 800b508:	4770      	bx	lr
	...

0800b50c <_init>:
 800b50c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b50e:	bf00      	nop
 800b510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b512:	bc08      	pop	{r3}
 800b514:	469e      	mov	lr, r3
 800b516:	4770      	bx	lr

0800b518 <_fini>:
 800b518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b51a:	bf00      	nop
 800b51c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b51e:	bc08      	pop	{r3}
 800b520:	469e      	mov	lr, r3
 800b522:	4770      	bx	lr
