#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Sep 29 06:36:45 2021
# Process ID: 20452
# Current directory: C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1
# Command line: vivado.exe -log embedded_system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source embedded_system_wrapper.tcl
# Log file: C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/embedded_system_wrapper.vds
# Journal file: C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source embedded_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 360.285 ; gain = 60.469
Command: synth_design -top embedded_system_wrapper -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 473.133 ; gain = 103.695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'embedded_system_wrapper' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/hdl/embedded_system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'embedded_system' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:13]
INFO: [Synth 8-6157] synthesizing module 'embedded_system_axi_uartlite_0_0' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embedded_system_axi_uartlite_0_0' (1#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'embedded_system_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:137]
INFO: [Synth 8-6157] synthesizing module 'embedded_system_clk_wiz_1_0' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'embedded_system_clk_wiz_1_0' (2#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'embedded_system_mdm_1_0' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embedded_system_mdm_1_0' (3#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_mdm_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mdm_1' of module 'embedded_system_mdm_1_0' requires 30 connections, but only 29 given [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:164]
INFO: [Synth 8-6157] synthesizing module 'embedded_system_microblaze_0_1' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embedded_system_microblaze_0_1' (4#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_microblaze_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'embedded_system_microblaze_0_1' requires 52 connections, but only 51 given [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:196]
INFO: [Synth 8-6157] synthesizing module 'embedded_system_microblaze_0_axi_periph_0' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:388]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_G3ATQH' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:982]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_G3ATQH' (5#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:982]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_17ETEDJ' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:1114]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_17ETEDJ' (6#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:1114]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1B22A8K' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:1246]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1B22A8K' (7#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:1246]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_70WZKH' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:1612]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_70WZKH' (8#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:1612]
INFO: [Synth 8-6157] synthesizing module 'embedded_system_xbar_0' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embedded_system_xbar_0' (9#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'embedded_system_xbar_0' requires 40 connections, but only 38 given [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:941]
INFO: [Synth 8-6155] done synthesizing module 'embedded_system_microblaze_0_axi_periph_0' (10#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:388]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_TEHDXU' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:1378]
INFO: [Synth 8-6157] synthesizing module 'embedded_system_dlmb_bram_if_cntlr_1' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embedded_system_dlmb_bram_if_cntlr_1' (11#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embedded_system_dlmb_v10_1' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embedded_system_dlmb_v10_1' (12#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'embedded_system_dlmb_v10_1' requires 25 connections, but only 24 given [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:1524]
INFO: [Synth 8-6157] synthesizing module 'embedded_system_ilmb_bram_if_cntlr_1' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embedded_system_ilmb_bram_if_cntlr_1' (13#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embedded_system_ilmb_v10_1' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embedded_system_ilmb_v10_1' (14#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'embedded_system_ilmb_v10_1' requires 25 connections, but only 24 given [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:1570]
INFO: [Synth 8-6157] synthesizing module 'embedded_system_lmb_bram_1' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embedded_system_lmb_bram_1' (15#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'embedded_system_lmb_bram_1' requires 16 connections, but only 14 given [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:1595]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_TEHDXU' (16#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:1378]
INFO: [Synth 8-6157] synthesizing module 'embedded_system_rst_clk_wiz_1_100M_0' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embedded_system_rst_clk_wiz_1_100M_0' (17#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'embedded_system_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:351]
INFO: [Synth 8-6157] synthesizing module 'embedded_system_util_vector_logic_0_0' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embedded_system_util_vector_logic_0_0' (18#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embedded_system_xadc_wiz_0_0' [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'embedded_system_xadc_wiz_0_0' (19#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/.Xil/Vivado-20452-Pavel-PC/realtime/embedded_system_xadc_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc_wiz_0' of module 'embedded_system_xadc_wiz_0_0' requires 31 connections, but only 21 given [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:364]
INFO: [Synth 8-6155] done synthesizing module 'embedded_system' (20#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/synth/embedded_system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'embedded_system_wrapper' (21#1) [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/hdl/embedded_system_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_70WZKH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_70WZKH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_70WZKH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_70WZKH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1B22A8K has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1B22A8K has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1B22A8K has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1B22A8K has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_17ETEDJ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_17ETEDJ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_17ETEDJ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_17ETEDJ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_G3ATQH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_G3ATQH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_G3ATQH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_G3ATQH has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 528.109 ; gain = 158.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 528.109 ; gain = 158.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 528.109 ; gain = 158.672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_mdm_1_0/embedded_system_mdm_1_0/embedded_system_mdm_1_0_in_context.xdc] for cell 'embedded_system_i/mdm_1'
Finished Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_mdm_1_0/embedded_system_mdm_1_0/embedded_system_mdm_1_0_in_context.xdc] for cell 'embedded_system_i/mdm_1'
Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_clk_wiz_1_0/embedded_system_clk_wiz_1_0/embedded_system_clk_wiz_1_0_in_context.xdc] for cell 'embedded_system_i/clk_wiz_1'
Finished Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_clk_wiz_1_0/embedded_system_clk_wiz_1_0/embedded_system_clk_wiz_1_0_in_context.xdc] for cell 'embedded_system_i/clk_wiz_1'
Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_rst_clk_wiz_1_100M_0/embedded_system_rst_clk_wiz_1_100M_0/embedded_system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'embedded_system_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_rst_clk_wiz_1_100M_0/embedded_system_rst_clk_wiz_1_100M_0/embedded_system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'embedded_system_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_uartlite_0_0/embedded_system_axi_uartlite_0_0/embedded_system_axi_uartlite_0_0_in_context.xdc] for cell 'embedded_system_i/axi_uartlite_0'
Finished Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_axi_uartlite_0_0/embedded_system_axi_uartlite_0_0/embedded_system_axi_uartlite_0_0_in_context.xdc] for cell 'embedded_system_i/axi_uartlite_0'
Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_xadc_wiz_0_0/embedded_system_xadc_wiz_0_0/embedded_system_xadc_wiz_0_0_in_context.xdc] for cell 'embedded_system_i/xadc_wiz_0'
Finished Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_xadc_wiz_0_0/embedded_system_xadc_wiz_0_0/embedded_system_xadc_wiz_0_0_in_context.xdc] for cell 'embedded_system_i/xadc_wiz_0'
Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_util_vector_logic_0_0/embedded_system_util_vector_logic_0_0/embedded_system_util_vector_logic_0_0_in_context.xdc] for cell 'embedded_system_i/util_vector_logic_0'
Finished Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_util_vector_logic_0_0/embedded_system_util_vector_logic_0_0/embedded_system_util_vector_logic_0_0_in_context.xdc] for cell 'embedded_system_i/util_vector_logic_0'
Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_xbar_0/embedded_system_xbar_0/embedded_system_xbar_0_in_context.xdc] for cell 'embedded_system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_xbar_0/embedded_system_xbar_0/embedded_system_xbar_0_in_context.xdc] for cell 'embedded_system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_microblaze_0_1/embedded_system_microblaze_0_1/embedded_system_microblaze_0_0_in_context.xdc] for cell 'embedded_system_i/microblaze_0'
Finished Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_microblaze_0_1/embedded_system_microblaze_0_1/embedded_system_microblaze_0_0_in_context.xdc] for cell 'embedded_system_i/microblaze_0'
Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_dlmb_v10_1/embedded_system_dlmb_v10_1/embedded_system_ilmb_v10_0_in_context.xdc] for cell 'embedded_system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_dlmb_v10_1/embedded_system_dlmb_v10_1/embedded_system_ilmb_v10_0_in_context.xdc] for cell 'embedded_system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_ilmb_v10_1/embedded_system_ilmb_v10_1/embedded_system_ilmb_v10_0_in_context.xdc] for cell 'embedded_system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_ilmb_v10_1/embedded_system_ilmb_v10_1/embedded_system_ilmb_v10_0_in_context.xdc] for cell 'embedded_system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_dlmb_bram_if_cntlr_1/embedded_system_dlmb_bram_if_cntlr_1/embedded_system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'embedded_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_dlmb_bram_if_cntlr_1/embedded_system_dlmb_bram_if_cntlr_1/embedded_system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'embedded_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_ilmb_bram_if_cntlr_1/embedded_system_ilmb_bram_if_cntlr_1/embedded_system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'embedded_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_ilmb_bram_if_cntlr_1/embedded_system_ilmb_bram_if_cntlr_1/embedded_system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'embedded_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_lmb_bram_1/embedded_system_lmb_bram_1/embedded_system_lmb_bram_1_in_context.xdc] for cell 'embedded_system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_lmb_bram_1/embedded_system_lmb_bram_1/embedded_system_lmb_bram_1_in_context.xdc] for cell 'embedded_system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/constrs_1/new/Cmod-A7-Master.xdc]
Finished Parsing XDC File [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/constrs_1/new/Cmod-A7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/constrs_1/new/Cmod-A7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embedded_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embedded_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 828.973 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'embedded_system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 828.973 ; gain = 459.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 828.973 ; gain = 459.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_sys. (constraint file  c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_clk_wiz_1_0/embedded_system_clk_wiz_1_0/embedded_system_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_sys. (constraint file  c:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.srcs/sources_1/bd/embedded_system/ip/embedded_system_clk_wiz_1_0/embedded_system_clk_wiz_1_0/embedded_system_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for embedded_system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embedded_system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embedded_system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embedded_system_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embedded_system_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embedded_system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embedded_system_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embedded_system_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embedded_system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embedded_system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embedded_system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embedded_system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embedded_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embedded_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embedded_system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 828.973 ; gain = 459.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 828.973 ; gain = 459.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design embedded_system_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design embedded_system_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design embedded_system_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design embedded_system_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design embedded_system_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design embedded_system_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design embedded_system_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design embedded_system_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 828.973 ; gain = 459.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'embedded_system_i/mdm_1/Dbg_Clk_0' to pin 'embedded_system_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'embedded_system_i/mdm_1/Dbg_Update_0' to pin 'embedded_system_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'embedded_system_i/clk_wiz_1/clk_out1' to pin 'embedded_system_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'embedded_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'embedded_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'embedded_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'embedded_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 844.957 ; gain = 475.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 845.031 ; gain = 475.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 846.301 ; gain = 476.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 846.539 ; gain = 477.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 846.539 ; gain = 477.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 846.539 ; gain = 477.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 846.539 ; gain = 477.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 846.539 ; gain = 477.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 846.539 ; gain = 477.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |embedded_system_xbar_0                |         1|
|2     |embedded_system_axi_uartlite_0_0      |         1|
|3     |embedded_system_clk_wiz_1_0           |         1|
|4     |embedded_system_mdm_1_0               |         1|
|5     |embedded_system_microblaze_0_1        |         1|
|6     |embedded_system_rst_clk_wiz_1_100M_0  |         1|
|7     |embedded_system_util_vector_logic_0_0 |         1|
|8     |embedded_system_xadc_wiz_0_0          |         1|
|9     |embedded_system_dlmb_bram_if_cntlr_1  |         1|
|10    |embedded_system_dlmb_v10_1            |         1|
|11    |embedded_system_ilmb_bram_if_cntlr_1  |         1|
|12    |embedded_system_ilmb_v10_1            |         1|
|13    |embedded_system_lmb_bram_1            |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |embedded_system_axi_uartlite_0_0      |     1|
|2     |embedded_system_clk_wiz_1_0           |     1|
|3     |embedded_system_dlmb_bram_if_cntlr_1  |     1|
|4     |embedded_system_dlmb_v10_1            |     1|
|5     |embedded_system_ilmb_bram_if_cntlr_1  |     1|
|6     |embedded_system_ilmb_v10_1            |     1|
|7     |embedded_system_lmb_bram_1            |     1|
|8     |embedded_system_mdm_1_0               |     1|
|9     |embedded_system_microblaze_0_1        |     1|
|10    |embedded_system_rst_clk_wiz_1_100M_0  |     1|
|11    |embedded_system_util_vector_logic_0_0 |     1|
|12    |embedded_system_xadc_wiz_0_0          |     1|
|13    |embedded_system_xbar_0                |     1|
|14    |IBUF                                  |     2|
|15    |OBUF                                  |     1|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+------------------------------------------+------+
|      |Instance                      |Module                                    |Cells |
+------+------------------------------+------------------------------------------+------+
|1     |top                           |                                          |  1256|
|2     |  embedded_system_i           |embedded_system                           |  1253|
|3     |    microblaze_0_axi_periph   |embedded_system_microblaze_0_axi_periph_0 |   374|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_TEHDXU      |   496|
+------+------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 846.539 ; gain = 477.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 846.594 ; gain = 176.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 846.594 ; gain = 477.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 867.801 ; gain = 507.516
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/work/miet/mag_sem_3/embedded_systems/lab_1/lab_1.runs/synth_1/embedded_system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file embedded_system_wrapper_utilization_synth.rpt -pb embedded_system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 868.211 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 29 06:37:20 2021...
