# $0$ Instruction Number
# $1$ Access
# $2$ Address
# $3$ Cache Block
    I$0$.access := $1$;
    I$0$.adr := $2$;
    I$0$.cl := $3$;
    AddInstr(cpu, I$0$);