# Tiny Tapeout project information
project:
  title:        "Yarvis RV32E SoC" # Project title
  author:       "mxsparks" # Your name
  discord:      "mxsparks" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Yet Another RISC-V, Implemented Simply" # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     66_666_667 # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "2x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_mxsparks_yarvis"

  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:
    - "tt_um_mxsparks_yarvis.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: "UART1_CTS"
  ui[3]: "UART0_RX"
  ui[4]: "SPI0_CS"
  ui[5]: "SPI0_SCK"
  ui[6]: "SPI0_MOSI"
  ui[7]: "UART1_RX"

  # Outputs
  uo[0]: "UART1_TX"
  uo[1]: "UART1_RTS"
  uo[2]: ""
  uo[3]: ""
  uo[4]: "UART0_TX"
  uo[5]: ""
  uo[6]: ""
  uo[7]: "SPI0_MISO"

  # Bidirectional pins
  uio[0]: "QSPI_CS0"
  uio[1]: "QSPI_SD0"
  uio[2]: "QSPI_SD1"
  uio[3]: "QSPI_SCK"
  uio[4]: "QSPI_SD2"
  uio[5]: "QSPI_SD3"
  uio[6]: "QSPI_CS1"
  uio[7]: "QSPI_CS2"

# Do not change!
yaml_version: 6
