{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693553225976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693553225980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 01 15:27:05 2023 " "Processing started: Fri Sep 01 15:27:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693553225980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693553225980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mb_rtu -c mb_rtu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mb_rtu -c mb_rtu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693553225980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693553226203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693553226203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/11_modbus_rtu/rtl/crc16_d8.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/11_modbus_rtu/rtl/crc16_d8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc16_d8 " "Found entity 1: crc16_d8" {  } { { "../rtl/crc16_d8.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/crc16_d8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693553232800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693553232800 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mb_rtu.v(234) " "Verilog HDL information at mb_rtu.v(234): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 234 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693553232801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/11_modbus_rtu/rtl/mb_rtu.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mb_rtu " "Found entity 1: mb_rtu" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693553232802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693553232802 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(54) " "Verilog HDL information at uart_rx.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_rx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_rx.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693553232803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/11_modbus_rtu/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/11_modbus_rtu/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693553232803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693553232803 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(38) " "Verilog HDL information at uart_tx.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_tx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_tx.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693553232805 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(78) " "Verilog HDL information at uart_tx.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_tx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_tx.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693553232805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/11_modbus_rtu/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/11_modbus_rtu/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693553232805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693553232805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ex_data.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ex_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_data " "Found entity 1: ex_data" {  } { { "ip/ex_data.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/ip/ex_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693553232806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693553232806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/11_modbus_rtu/testbench/mb_rtu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/11_modbus_rtu/testbench/mb_rtu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mb_rtu_tb " "Found entity 1: mb_rtu_tb" {  } { { "../testbench/mb_rtu_tb.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/testbench/mb_rtu_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693553232808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693553232808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX_DATA tx_data mb_rtu_tx.v(21) " "Verilog HDL Declaration information at mb_rtu_tx.v(21): object \"TX_DATA\" differs only in case from object \"tx_data\" in the same scope" {  } { { "../rtl/mb_rtu_tx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu_tx.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693553232809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/11_modbus_rtu/rtl/mb_rtu_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/11_modbus_rtu/rtl/mb_rtu_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 mb_rtu_tx " "Found entity 1: mb_rtu_tx" {  } { { "../rtl/mb_rtu_tx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693553232810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693553232810 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"posedge\";  expecting \"(\" mb_rtu_tx_tb.v(52) " "Verilog HDL syntax error at mb_rtu_tx_tb.v(52) near text: \"posedge\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mb_rtu_tx_tb.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/mb_rtu_tx_tb.v" 52 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1693553232811 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mb_rtu_tx_tb mb_rtu_tx_tb.v(4) " "Ignored design unit \"mb_rtu_tx_tb\" at mb_rtu_tx_tb.v(4) due to previous errors" {  } { { "mb_rtu_tx_tb.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/mb_rtu_tx_tb.v" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1693553232811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mb_rtu_tx_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file mb_rtu_tx_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693553232811 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/FPGA/cyclone source/11_modbus_rtu/prj/output_files/mb_rtu.map.smsg " "Generated suppressed messages file H:/FPGA/cyclone source/11_modbus_rtu/prj/output_files/mb_rtu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693553232822 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693553232848 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 01 15:27:12 2023 " "Processing ended: Fri Sep 01 15:27:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693553232848 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693553232848 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693553232848 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693553232848 ""}
