Fitter report for top
Fri Aug 19 18:40:28 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Routing Usage Summary
 25. I/O Rules Summary
 26. I/O Rules Details
 27. I/O Rules Matrix
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Estimated Delay Added for Hold Timing Summary
 31. Estimated Delay Added for Hold Timing Details
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Fri Aug 19 18:40:28 2016       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CEBA4F23C7                                 ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,264 / 18,480 ( 7 % )                      ;
; Total registers                 ; 1393                                        ;
; Total pins                      ; 59 / 224 ( 26 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 78,848 / 3,153,920 ( 3 % )                  ;
; Total RAM Blocks                ; 14 / 308 ( 5 % )                            ;
; Total DSP Blocks                ; 0 / 66 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 4 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CEBA4F23C7                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; I/O Assignment Warnings                                 ;
+------------------+--------------------------------------+
; Pin Name         ; Reason                               ;
+------------------+--------------------------------------+
; oport_led[0]     ; Missing drive strength and slew rate ;
; oport_led[1]     ; Missing drive strength and slew rate ;
; oport_led[2]     ; Missing drive strength and slew rate ;
; oport_led[3]     ; Missing drive strength and slew rate ;
; oport_led[4]     ; Missing drive strength and slew rate ;
; oport_led[5]     ; Missing drive strength and slew rate ;
; oport_led[6]     ; Missing drive strength and slew rate ;
; oport_led[7]     ; Missing drive strength and slew rate ;
; dbg_data_hex3[0] ; Missing drive strength and slew rate ;
; dbg_data_hex3[1] ; Missing drive strength and slew rate ;
; dbg_data_hex3[2] ; Missing drive strength and slew rate ;
; dbg_data_hex3[3] ; Missing drive strength and slew rate ;
; dbg_data_hex3[4] ; Missing drive strength and slew rate ;
; dbg_data_hex3[5] ; Missing drive strength and slew rate ;
; dbg_data_hex3[6] ; Missing drive strength and slew rate ;
; dbg_data_hex2[0] ; Missing drive strength and slew rate ;
; dbg_data_hex2[1] ; Missing drive strength and slew rate ;
; dbg_data_hex2[2] ; Missing drive strength and slew rate ;
; dbg_data_hex2[3] ; Missing drive strength and slew rate ;
; dbg_data_hex2[4] ; Missing drive strength and slew rate ;
; dbg_data_hex2[5] ; Missing drive strength and slew rate ;
; dbg_data_hex2[6] ; Missing drive strength and slew rate ;
; dbg_data_hex1[0] ; Missing drive strength and slew rate ;
; dbg_data_hex1[1] ; Missing drive strength and slew rate ;
; dbg_data_hex1[2] ; Missing drive strength and slew rate ;
; dbg_data_hex1[3] ; Missing drive strength and slew rate ;
; dbg_data_hex1[4] ; Missing drive strength and slew rate ;
; dbg_data_hex1[5] ; Missing drive strength and slew rate ;
; dbg_data_hex1[6] ; Missing drive strength and slew rate ;
; dbg_data_hex0[0] ; Missing drive strength and slew rate ;
; dbg_data_hex0[1] ; Missing drive strength and slew rate ;
; dbg_data_hex0[2] ; Missing drive strength and slew rate ;
; dbg_data_hex0[3] ; Missing drive strength and slew rate ;
; dbg_data_hex0[4] ; Missing drive strength and slew rate ;
; dbg_data_hex0[5] ; Missing drive strength and slew rate ;
; dbg_data_hex0[6] ; Missing drive strength and slew rate ;
; end_sq_led       ; Missing drive strength and slew rate ;
; clock_led        ; Missing drive strength and slew rate ;
; SZCy_led[0]      ; Missing drive strength and slew rate ;
; SZCy_led[1]      ; Missing drive strength and slew rate ;
; SZCy_led[2]      ; Missing drive strength and slew rate ;
; we_led           ; Missing drive strength and slew rate ;
; uart_txd         ; Missing drive strength and slew rate ;
+------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clock_src_nios~inputCLKENA0                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; clock_src~inputCLKENA0                                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; cycle_counter:cycle_counter|count[2]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cycle_counter:cycle_counter|count[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; cycle_counter:cycle_counter|count[4]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cycle_counter:cycle_counter|count[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; cycle_counter:cycle_counter|count[5]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cycle_counter:cycle_counter|count[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; cycle_counter:cycle_counter|count[6]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cycle_counter:cycle_counter|count[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; cycle_counter:cycle_counter|count[15]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; cycle_counter:cycle_counter|count[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; datapath:datapath|register:Breg|register_r:register_r|q[5]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; datapath:datapath|register:Breg|register_r:register_r|q[5]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; datapath:datapath|register:MAreg|register_r:register_r|q[6]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; datapath:datapath|register:MAreg|register_r:register_r|q[6]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; datapath:datapath|register:Treg|register_r:register_r|q[7]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; datapath:datapath|register:Treg|register_r:register_r|q[7]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; datapath:datapath|register:WDreg|register_r:register_r|q[5]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; datapath:datapath|register:WDreg|register_r:register_r|q[5]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; datapath:datapath|register_r:PCreg|q[6]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; datapath:datapath|register_r:PCreg|q[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; datapath:datapath|register_r:PCreg|q[7]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; datapath:datapath|register_r:PCreg|q[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; monitor:monitor_server|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|altera_reset_controller:rst_controller|r_sync_rst_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; monitor:monitor_server|monitor_dbg_addr:dbg_addr|data_out[1]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_dbg_addr:dbg_addr|data_out[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_r:the_monitor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_r:the_monitor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                        ;                  ;                       ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_to_cdecv_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_to_cdecv_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prg_wd_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prg_wd_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][73]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator|write_accepted                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator|write_accepted~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator|read_accepted                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator|read_accepted~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator|av_readdata_pre[24]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator|av_readdata_pre[24]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prg_clock_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prg_clock_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prg_we_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prg_we_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prg_we_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prg_we_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[1]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[5]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[7]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[3]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[9]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[10]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[11]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[12]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[13]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[14]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[15]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[19]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[20]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[21]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[21]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[22]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[23]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[24]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[27]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[29]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_shift_rot_result[31]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_src1[17]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_src1[18]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_src1[24]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|F_pc[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|F_pc[13]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|W_alu_result[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|W_alu_result[0]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|W_alu_result[2]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|W_alu_result[2]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|W_alu_result[8]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|W_alu_result[8]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|W_alu_result[11]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|W_alu_result[11]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|W_bstatus_reg                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|W_bstatus_reg~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|av_ld_align_cycle[1]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|av_ld_byte1_data[3]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|av_ld_byte2_data[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|av_ld_byte2_data[0]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_write                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_write~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_writedata[0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_writedata[1]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_writedata[4]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_writedata[4]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_writedata[5]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_writedata[5]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_writedata[7]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_writedata[7]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_writedata[11]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_writedata[11]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_writedata[23]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_writedata[23]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|d_writedata[27]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|hbreak_enabled~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_avalon_reg:the_monitor_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[0]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_avalon_reg:the_monitor_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE                                                              ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_avalon_reg:the_monitor_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[1]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_avalon_reg:the_monitor_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[1]~DUPLICATE                                                              ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem|MonDReg[9]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem|MonDReg[9]~DUPLICATE                                                                          ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem|MonDReg[28]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem|MonDReg[28]~DUPLICATE                                                                         ;                  ;                       ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|writedata[1]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|writedata[1]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; monitor:monitor_server|monitor_uart:uart|monitor_uart_regs:the_monitor_uart_regs|tx_data[4]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_uart:uart|monitor_uart_regs:the_monitor_uart_regs|tx_data[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; monitor:monitor_server|monitor_uart:uart|monitor_uart_regs:the_monitor_uart_regs|tx_data[7]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_uart:uart|monitor_uart_regs:the_monitor_uart_regs|tx_data[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; monitor:monitor_server|monitor_uart:uart|monitor_uart_rx:the_monitor_uart_rx|baud_rate_counter[4]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_uart:uart|monitor_uart_rx:the_monitor_uart_rx|baud_rate_counter[4]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; monitor:monitor_server|monitor_uart:uart|monitor_uart_rx:the_monitor_uart_rx|baud_rate_counter[6]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_uart:uart|monitor_uart_rx:the_monitor_uart_rx|baud_rate_counter[6]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; monitor:monitor_server|monitor_uart:uart|monitor_uart_tx:the_monitor_uart_tx|tx_ready                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_uart:uart|monitor_uart_tx:the_monitor_uart_tx|tx_ready~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; monitor:monitor_server|monitor_uart:uart|monitor_uart_tx:the_monitor_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; monitor:monitor_server|monitor_uart:uart|monitor_uart_tx:the_monitor_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3624 ) ; 0.00 % ( 0 / 3624 )        ; 0.00 % ( 0 / 3624 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3624 ) ; 0.00 % ( 0 / 3624 )        ; 0.00 % ( 0 / 3624 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3421 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 194 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/yoshiaki/devel/quartus_workspace/cdecv_with_monitor/output_files/top.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,264 / 18,480        ; 7 %   ;
; ALMs needed [=A-B+C]                                        ; 1,264                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,391 / 18,480        ; 8 %   ;
;         [a] ALMs used for LUT logic and registers           ; 446                   ;       ;
;         [b] ALMs used for LUT logic                         ; 742                   ;       ;
;         [c] ALMs used for registers                         ; 203                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 144 / 18,480          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 17 / 18,480           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 17                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 198 / 1,848           ; 11 %  ;
;     -- Logic LABs                                           ; 198                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,033                 ;       ;
;     -- 7 input functions                                    ; 26                    ;       ;
;     -- 6 input functions                                    ; 400                   ;       ;
;     -- 5 input functions                                    ; 414                   ;       ;
;     -- 4 input functions                                    ; 455                   ;       ;
;     -- <=3 input functions                                  ; 738                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 181                   ;       ;
; Dedicated logic registers                                   ; 1,393                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,298 / 36,960        ; 4 %   ;
;         -- Secondary logic registers                        ; 95 / 36,960           ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,307                 ;       ;
;         -- Routing optimization registers                   ; 86                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 59 / 224              ; 26 %  ;
;     -- Clock pins                                           ; 5 / 9                 ; 56 %  ;
;     -- Dedicated input pins                                 ; 3 / 11                ; 27 %  ;
;                                                             ;                       ;       ;
; Global signals                                              ; 2                     ;       ;
; M10K blocks                                                 ; 14 / 308              ; 5 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 78,848 / 3,153,920    ; 3 %   ;
; Total block memory implementation bits                      ; 143,360 / 3,153,920   ; 5 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 66                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 4                 ; 0 %   ;
; Global clocks                                               ; 2 / 16                ; 13 %  ;
; Quadrant clocks                                             ; 0 / 88                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 2.6% / 2.7% / 2.1%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 20.0% / 21.6% / 15.1% ;       ;
; Maximum fan-out                                             ; 1089                  ;       ;
; Highest non-global fan-out                                  ; 838                   ;       ;
; Total fan-out                                               ; 13866                 ;       ;
; Average fan-out                                             ; 3.70                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                ;
+-------------------------------------------------------------+----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                  ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1275 / 18480 ( 7 % ) ; 77 / 18480 ( < 1 % ) ; 0 / 18480 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1275                 ; 77                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1310 / 18480 ( 7 % ) ; 83 / 18480 ( < 1 % ) ; 0 / 18480 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 422                  ; 24                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 702                  ; 41                   ; 0                              ;
;         [c] ALMs used for registers                         ; 186                  ; 18                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 52 / 18480 ( < 1 % ) ; 7 / 18480 ( < 1 % )  ; 0 / 18480 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 17 / 18480 ( < 1 % ) ; 1 / 18480 ( < 1 % )  ; 0 / 18480 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                    ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                    ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 17                   ; 1                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                    ; 0                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Difficulty packing design                                   ; Low                  ; Low                  ; Low                            ;
;                                                             ;                      ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 190 / 1848 ( 10 % )  ; 12 / 1848 ( < 1 % )  ; 0 / 1848 ( 0 % )               ;
;     -- Logic LABs                                           ; 190                  ; 12                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                    ; 0                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 1922                 ; 111                  ; 0                              ;
;     -- 7 input functions                                    ; 23                   ; 3                    ; 0                              ;
;     -- 6 input functions                                    ; 377                  ; 23                   ; 0                              ;
;     -- 5 input functions                                    ; 392                  ; 22                   ; 0                              ;
;     -- 4 input functions                                    ; 442                  ; 13                   ; 0                              ;
;     -- <=3 input functions                                  ; 688                  ; 50                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 170                  ; 11                   ; 0                              ;
; Memory ALUT usage                                           ; 0                    ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                    ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                    ; 0                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Dedicated logic registers                                   ; 0                    ; 0                    ; 0                              ;
;     -- By type:                                             ;                      ;                      ;                                ;
;         -- Primary logic registers                          ; 1215 / 36960 ( 3 % ) ; 83 / 36960 ( < 1 % ) ; 0 / 36960 ( 0 % )              ;
;         -- Secondary logic registers                        ; 92 / 36960 ( < 1 % ) ; 3 / 36960 ( < 1 % )  ; 0 / 36960 ( 0 % )              ;
;     -- By function:                                         ;                      ;                      ;                                ;
;         -- Design implementation registers                  ; 1224                 ; 83                   ; 0                              ;
;         -- Routing optimization registers                   ; 83                   ; 3                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
;                                                             ;                      ;                      ;                                ;
; Virtual pins                                                ; 0                    ; 0                    ; 0                              ;
; I/O pins                                                    ; 59                   ; 0                    ; 0                              ;
; I/O registers                                               ; 0                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 78848                ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 143360               ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 14 / 308 ( 4 % )     ; 0 / 308 ( 0 % )      ; 0 / 308 ( 0 % )                ;
; Clock enable block                                          ; 2 / 104 ( 1 % )      ; 0 / 104 ( 0 % )      ; 0 / 104 ( 0 % )                ;
;                                                             ;                      ;                      ;                                ;
; Connections                                                 ;                      ;                      ;                                ;
;     -- Input Connections                                    ; 296                  ; 130                  ; 1                              ;
;     -- Registered Input Connections                         ; 147                  ; 94                   ; 0                              ;
;     -- Output Connections                                   ; 6                    ; 199                  ; 222                            ;
;     -- Registered Output Connections                        ; 4                    ; 198                  ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Internal Connections                                        ;                      ;                      ;                                ;
;     -- Total Connections                                    ; 13282                ; 912                  ; 231                            ;
;     -- Registered Connections                               ; 5800                 ; 686                  ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; External Connections                                        ;                      ;                      ;                                ;
;     -- Top                                                  ; 0                    ; 203                  ; 99                             ;
;     -- sld_hub:auto_hub                                     ; 203                  ; 2                    ; 124                            ;
;     -- hard_block:auto_generated_inst                       ; 99                   ; 124                  ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Partition Interface                                         ;                      ;                      ;                                ;
;     -- Input Ports                                          ; 67                   ; 61                   ; 4                              ;
;     -- Output Ports                                         ; 50                   ; 79                   ; 9                              ;
;     -- Bidir Ports                                          ; 0                    ; 0                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Registered Ports                                            ;                      ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                    ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                    ; 39                   ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Port Connectivity                                           ;                      ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                    ; 2                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                    ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                    ; 46                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                    ; 51                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                    ; 59                   ; 0                              ;
+-------------------------------------------------------------+----------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                      ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clock_manual_src ; U7    ; 3A       ; 10           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; clock_src        ; M9    ; 3B       ; 22           ; 0            ; 0            ; 24                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; clock_src_nios   ; H13   ; 7A       ; 38           ; 45           ; 0            ; 1090                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; dbg_addr_sw[0]   ; AA15  ; 4A       ; 36           ; 0            ; 34           ; 23                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; dbg_addr_sw[1]   ; AB15  ; 4A       ; 36           ; 0            ; 51           ; 21                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; dbg_addr_sw[2]   ; AA14  ; 4A       ; 34           ; 0            ; 51           ; 25                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; dbg_addr_sw[3]   ; AA13  ; 4A       ; 34           ; 0            ; 34           ; 24                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; iport_sw[0]      ; U13   ; 4A       ; 33           ; 0            ; 40           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; iport_sw[1]      ; V13   ; 4A       ; 33           ; 0            ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; iport_sw[2]      ; T13   ; 4A       ; 34           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; iport_sw[3]      ; T12   ; 4A       ; 34           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; reset_n_manual   ; W9    ; 3A       ; 11           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; reset_n_nios     ; P22   ; 5A       ; 54           ; 16           ; 54           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; sel_clock_sw[0]  ; AB13  ; 4A       ; 33           ; 0            ; 91           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; sel_clock_sw[1]  ; AB12  ; 4A       ; 33           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; uart_rxd         ; T20   ; 5A       ; 54           ; 14           ; 94           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; SZCy_led[0]      ; P14   ; 4A       ; 50           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SZCy_led[1]      ; W19   ; 4A       ; 44           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SZCy_led[2]      ; N9    ; 3B       ; 29           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; clock_led        ; L1    ; 2A       ; 0            ; 20           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex0[0] ; U21   ; 4A       ; 52           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex0[1] ; V21   ; 4A       ; 51           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex0[2] ; W22   ; 4A       ; 48           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex0[3] ; W21   ; 4A       ; 50           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex0[4] ; Y22   ; 4A       ; 48           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex0[5] ; Y21   ; 4A       ; 50           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex0[6] ; AA22  ; 4A       ; 46           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex1[0] ; AA20  ; 4A       ; 44           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex1[1] ; AB20  ; 4A       ; 40           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex1[2] ; AA19  ; 4A       ; 44           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex1[3] ; AA18  ; 4A       ; 43           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex1[4] ; AB18  ; 4A       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex1[5] ; AA17  ; 4A       ; 43           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex1[6] ; U22   ; 4A       ; 51           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex2[0] ; Y19   ; 4A       ; 48           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex2[1] ; AB17  ; 4A       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex2[2] ; AA10  ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex2[3] ; Y14   ; 4A       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex2[4] ; V14   ; 4A       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex2[5] ; AB22  ; 4A       ; 46           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex2[6] ; AB21  ; 4A       ; 40           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex3[0] ; Y16   ; 4A       ; 40           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex3[1] ; W16   ; 4A       ; 46           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex3[2] ; Y17   ; 4A       ; 40           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex3[3] ; V16   ; 4A       ; 46           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex3[4] ; U17   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex3[5] ; V18   ; 4A       ; 51           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dbg_data_hex3[6] ; V19   ; 4A       ; 51           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; end_sq_led       ; L2    ; 2A       ; 0            ; 20           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oport_led[0]     ; AA2   ; 2A       ; 0            ; 18           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oport_led[1]     ; AA1   ; 2A       ; 0            ; 18           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oport_led[2]     ; W2    ; 2A       ; 0            ; 18           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oport_led[3]     ; Y3    ; 2A       ; 0            ; 18           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oport_led[4]     ; N2    ; 2A       ; 0            ; 19           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oport_led[5]     ; N1    ; 2A       ; 0            ; 19           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oport_led[6]     ; U2    ; 2A       ; 0            ; 19           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oport_led[7]     ; U1    ; 2A       ; 0            ; 19           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; uart_txd         ; T18   ; 5A       ; 54           ; 14           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; we_led           ; U16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; 2A       ; 10 / 16 ( 63 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3A       ; 2 / 16 ( 13 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 3 / 32 ( 9 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 40 / 48 ( 83 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 3 / 16 ( 19 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 1 / 48 ( 2 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                  ;
+----------+------------+----------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage   ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A2       ; 288        ; 9A       ; ^MSEL2                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; A4       ; 290        ; 9A       ; ^nCONFIG                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A5       ; 264        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; A7       ; 273        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 271        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 262        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 260        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A12      ; 242        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 230        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 218        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 216        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A22      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AA1      ; 29         ; 2A       ; oport_led[1]                    ; output ; 2.5 V        ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA2      ; 31         ; 2A       ; oport_led[0]                    ; output ; 2.5 V        ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA5      ; 53         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA7      ; 79         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AA8      ; 82         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AA9      ; 89         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 87         ; 3B       ; dbg_data_hex2[2]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA12     ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 113        ; 4A       ; dbg_addr_sw[3]                  ; input  ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 111        ; 4A       ; dbg_addr_sw[2]                  ; input  ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 116        ; 4A       ; dbg_addr_sw[0]                  ; input  ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AA17     ; 127        ; 4A       ; dbg_data_hex1[5]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA18     ; 129        ; 4A       ; dbg_data_hex1[3]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 130        ; 4A       ; dbg_data_hex1[2]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 132        ; 4A       ; dbg_data_hex1[0]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AA22     ; 137        ; 4A       ; dbg_data_hex0[6]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB3      ; 55         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 76         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AB6      ; 74         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 81         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB10     ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 108        ; 4A       ; sel_clock_sw[1]                 ; input  ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 106        ; 4A       ; sel_clock_sw[0]                 ; input  ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB15     ; 114        ; 4A       ; dbg_addr_sw[1]                  ; input  ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AB17     ; 119        ; 4A       ; dbg_data_hex2[1]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ; 121        ; 4A       ; dbg_data_hex1[4]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB20     ; 122        ; 4A       ; dbg_data_hex1[1]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB21     ; 124        ; 4A       ; dbg_data_hex2[6]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 135        ; 4A       ; dbg_data_hex2[5]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B5       ; 266        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 268        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 270        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B10      ; 263        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 250        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 240        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 228        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B15      ; 225        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 204        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B18      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; C1       ; 16         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; C2       ; 18         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C5       ; 292        ; 9A       ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; C6       ; 272        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; C8       ; 278        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 265        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; C11      ; 248        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; C13      ; 241        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; C15      ; 223        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 206        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C18      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; C20      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; C21      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D3       ; 22         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; D4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D6       ; 274        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 276        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; D9       ; 277        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; D12      ; 247        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 239        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; D17      ; 207        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; D19      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D21      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; D22      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; E1       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; E2       ; 20         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; E5       ; 289        ; 9A       ; ^MSEL3                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; E7       ; 282        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; E9       ; 275        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 267        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; E12      ; 249        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; E14      ; 231        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 215        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 209        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; E19      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; E20      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; E21      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F3       ; 291        ; 9A       ; ^MSEL4                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F7       ; 280        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 269        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 253        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; F12      ; 238        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 233        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 226        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 217        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F17      ; 202        ; 7A       ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F18      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F19      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G1       ; 17         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G2       ; 19         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G5       ; 287        ; 9A       ; ^nCE                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G6       ; 279        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; G8       ; 258        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G10      ; 251        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 236        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 245        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 237        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; G15      ; 224        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 210        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 208        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 211        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G20      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G21      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G22      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H5       ; 286        ; 9A       ; ^nSTATUS                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H6       ; 281        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H8       ; 256        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 261        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 234        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 243        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H13      ; 235        ; 7A       ; clock_src_nios                  ; input  ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 227        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 221        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 219        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; H18      ; 213        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; J2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J6       ; 285        ; 9A       ; ^MSEL1                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J7       ; 255        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 257        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J9       ; 259        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; J11      ; 232        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; J13      ; 229        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; J17      ; 220        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 214        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 212        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J21      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J22      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; K6       ; 284        ; 9A       ; ^CONF_DONE                      ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K7       ; 254        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K9       ; 246        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; K16      ; 222        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 178        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K19      ; 205        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 203        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 183        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 185        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L1       ; 21         ; 2A       ; clock_led                       ; output ; 2.5 V        ;           ; Row I/O      ; Y               ; no       ; Off          ;
; L2       ; 23         ; 2A       ; end_sq_led                      ; output ; 2.5 V        ;           ; Row I/O      ; Y               ; no       ; Off          ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L6       ; 283        ; 9A       ; ^MSEL0                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L7       ; 252        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 244        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L17      ; 180        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L18      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L19      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L22      ; 177        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M5       ; 48         ; 3A       ; altera_reserved_tdo             ; output ; 2.5 V        ;           ; --           ; N               ; no       ; Off          ;
; M6       ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; M7       ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; M8       ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 88         ; 3B       ; clock_src                       ; input  ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M16      ; 172        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; M18      ; 176        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; M20      ; 179        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 181        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 175        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 24         ; 2A       ; oport_led[5]                    ; output ; 2.5 V        ;           ; Row I/O      ; Y               ; no       ; Off          ;
; N2       ; 26         ; 2A       ; oport_led[4]                    ; output ; 2.5 V        ;           ; Row I/O      ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N6       ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N8       ; 80         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; N9       ; 104        ; 3B       ; SZCy_led[2]                     ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N16      ; 170        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; N19      ; 174        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 171        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 173        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P5       ; 50         ; 3A       ; altera_reserved_tms             ; input  ; 2.5 V        ;           ; --           ; N               ; no       ; Off          ;
; P6       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 78         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P12      ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P14      ; 142        ; 4A       ; SZCy_led[0]                     ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P16      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 166        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P22      ; 164        ; 5A       ; reset_n_nios                    ; input  ; 2.5 V        ;           ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R4       ; 49         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; R6       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R9       ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; R12      ; 95         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 161        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 163        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 165        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; R21      ; 162        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 160        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; T4       ; 51         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; T7       ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 83         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; T10      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; T12      ; 110        ; 4A       ; iport_sw[3]                     ; input  ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 112        ; 4A       ; iport_sw[2]                     ; input  ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 159        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T17      ; 157        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 155        ; 5A       ; uart_txd                        ; output ; 2.5 V        ;           ; Row I/O      ; Y               ; no       ; Off          ;
; T19      ; 154        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 156        ; 5A       ; uart_rxd                        ; input  ; 2.5 V        ;           ; Row I/O      ; Y               ; no       ; Off          ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T22      ; 158        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 25         ; 2A       ; oport_led[7]                    ; output ; 2.5 V        ;           ; Row I/O      ; Y               ; no       ; Off          ;
; U2       ; 27         ; 2A       ; oport_led[6]                    ; output ; 2.5 V        ;           ; Row I/O      ; Y               ; no       ; Off          ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U6       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 59         ; 3A       ; clock_manual_src                ; input  ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; U8       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U10      ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 94         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 109        ; 4A       ; iport_sw[0]                     ; input  ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; U15      ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 150        ; 4A       ; we_led                          ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; U17      ; 152        ; 4A       ; dbg_data_hex3[4]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; U20      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 151        ; 4A       ; dbg_data_hex0[0]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; U22      ; 146        ; 4A       ; dbg_data_hex1[6]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V3       ; 56         ; 3A       ; ^DCLK                           ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V5       ; 52         ; 3A       ; altera_reserved_tck             ; input  ; 2.5 V        ;           ; --           ; N               ; no       ; Off          ;
; V6       ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 75         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 77         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V13      ; 107        ; 4A       ; iport_sw[1]                     ; input  ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ; 118        ; 4A       ; dbg_data_hex2[4]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V15      ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 134        ; 4A       ; dbg_data_hex3[3]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V18      ; 149        ; 4A       ; dbg_data_hex3[5]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ; 147        ; 4A       ; dbg_data_hex3[6]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V20      ; 131        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; V21      ; 148        ; 4A       ; dbg_data_hex0[1]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W1       ;            ; 2A       ; VREFB2AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; W2       ; 28         ; 2A       ; oport_led[2]                    ; output ; 2.5 V        ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W5       ; 54         ; 3A       ; altera_reserved_tdi             ; input  ; 2.5 V        ;           ; --           ; N               ; no       ; Off          ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; W8       ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; W9       ; 65         ; 3A       ; reset_n_manual                  ; input  ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; W16      ; 136        ; 4A       ; dbg_data_hex3[1]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; W19      ; 133        ; 4A       ; SZCy_led[1]                     ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; W21      ; 145        ; 4A       ; dbg_data_hex0[3]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W22      ; 140        ; 4A       ; dbg_data_hex0[2]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y3       ; 30         ; 2A       ; oport_led[3]                    ; output ; 2.5 V        ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                              ;        ;              ;           ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; Y9       ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; Y14      ; 115        ; 4A       ; dbg_data_hex2[3]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y15      ; 117        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 123        ; 4A       ; dbg_data_hex3[0]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 125        ; 4A       ; dbg_data_hex3[2]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y19      ; 141        ; 4A       ; dbg_data_hex2[0]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 143        ; 4A       ; dbg_data_hex0[5]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y22      ; 138        ; 4A       ; dbg_data_hex0[4]                ; output ; 2.5 V        ;           ; Column I/O   ; Y               ; no       ; Off          ;
+----------+------------+----------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                                                                                    ; 1264.0 (1.0)         ; 1391.0 (1.0)                     ; 144.0 (0.0)                                       ; 17.0 (0.0)                       ; 0.0 (0.0)            ; 2033 (3)            ; 1393 (0)                  ; 0 (0)         ; 78848             ; 14    ; 0          ; 59   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |controller:controller|                                                                                                              ; 156.0 (77.0)         ; 157.7 (77.0)                     ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 258 (133)           ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|controller:controller                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |instruction_decoder:instruction_decoder|                                                                                         ; 78.7 (78.7)          ; 80.7 (80.7)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (125)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|controller:controller|instruction_decoder:instruction_decoder                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |cycle_counter:cycle_counter|                                                                                                        ; 7.8 (7.8)            ; 8.3 (8.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|cycle_counter:cycle_counter                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |datapath:datapath|                                                                                                                  ; 100.3 (0.0)          ; 109.5 (0.0)                      ; 9.8 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 81 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |alu:alu|                                                                                                                         ; 41.0 (41.0)          ; 43.9 (43.9)                      ; 3.1 (3.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 74 (74)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|alu:alu                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |mux8:dbg0_mux8|                                                                                                                  ; 8.7 (8.7)            ; 9.7 (9.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|mux8:dbg0_mux8                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |mux8:dbg1_mux8|                                                                                                                  ; 9.2 (9.2)            ; 9.7 (9.7)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|mux8:dbg1_mux8                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |mux8:xsrc_mux8|                                                                                                                  ; 17.0 (17.0)          ; 18.3 (18.3)                      ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|mux8:xsrc_mux8                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |register:Areg|                                                                                                                   ; 2.4 (0.0)            ; 2.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:Areg                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |register_r:register_r|                                                                                                        ; 2.4 (2.4)            ; 2.8 (2.8)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:Areg|register_r:register_r                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |register:Breg|                                                                                                                   ; 2.7 (0.0)            ; 3.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:Breg                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |register_r:register_r|                                                                                                        ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:Breg|register_r:register_r                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |register:Creg|                                                                                                                   ; 2.6 (0.0)            ; 2.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:Creg                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |register_r:register_r|                                                                                                        ; 2.6 (2.6)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:Creg|register_r:register_r                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |register:FLGreg|                                                                                                                 ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:FLGreg                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |register_r:register_r|                                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:FLGreg|register_r:register_r                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |register:Ireg|                                                                                                                   ; 2.7 (0.0)            ; 2.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:Ireg                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |register_r:register_r|                                                                                                        ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:Ireg|register_r:register_r                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |register:MAreg|                                                                                                                  ; 2.3 (0.0)            ; 3.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:MAreg                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |register_r:register_r|                                                                                                        ; 2.3 (2.3)            ; 3.0 (3.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:MAreg|register_r:register_r                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |register:Rreg|                                                                                                                   ; 2.6 (0.0)            ; 2.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:Rreg                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |register_r:register_r|                                                                                                        ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:Rreg|register_r:register_r                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |register:Treg|                                                                                                                   ; 2.7 (0.0)            ; 3.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:Treg                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |register_r:register_r|                                                                                                        ; 2.7 (2.7)            ; 3.3 (3.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:Treg|register_r:register_r                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |register:WDreg|                                                                                                                  ; 2.7 (0.0)            ; 3.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:WDreg                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |register_r:register_r|                                                                                                        ; 2.7 (2.7)            ; 3.5 (3.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register:WDreg|register_r:register_r                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |register_r:PCreg|                                                                                                                ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|datapath:datapath|register_r:PCreg                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |hex_display:hex_display0|                                                                                                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|hex_display:hex_display0                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |hex_display:hex_display1|                                                                                                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|hex_display:hex_display1                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |hex_display:hex_display2|                                                                                                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|hex_display:hex_display2                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |hex_display:hex_display3|                                                                                                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|hex_display:hex_display3                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |memory:memory|                                                                                                                      ; 9.2 (0.0)            ; 9.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 8 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|memory:memory                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |address_decoder:address_decoder|                                                                                                 ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|memory:memory|address_decoder:address_decoder                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |dualport_ram:dualport_ram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|memory:memory|dualport_ram:dualport_ram                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|memory:memory|dualport_ram:dualport_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_7ij2:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|memory:memory|dualport_ram:dualport_ram|altsyncram:altsyncram_component|altsyncram_7ij2:auto_generated                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |io_device:io_device0|                                                                                                            ; 2.7 (0.0)            ; 2.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|memory:memory|io_device:io_device0                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |register:data|                                                                                                                ; 2.7 (0.0)            ; 2.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|memory:memory|io_device:io_device0|register:data                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;             |register_r:register_r|                                                                                                     ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|memory:memory|io_device:io_device0|register:data|register_r:register_r                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |mux2:mux_ram_io|                                                                                                                 ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|memory:memory|mux2:mux_ram_io                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |monitor:monitor_server|                                                                                                             ; 839.8 (0.0)          ; 940.8 (0.0)                      ; 116.6 (0.0)                                       ; 15.5 (0.0)                       ; 0.0 (0.0)            ; 1370 (0)            ; 1160 (0)                  ; 0 (0)         ; 76800             ; 13    ; 0          ; 0    ; 0            ; |top|monitor:monitor_server                                                                                                                                                                                                                                                                                                                                                                                                                    ; monitor      ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.0 (2.7)            ; 8.5 (5.7)                        ; 5.5 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                             ; monitor      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                              ; monitor      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                  ; monitor      ;
;       |monitor_clock_to_cdecv:clock_to_cdecv|                                                                                           ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_clock_to_cdecv:clock_to_cdecv                                                                                                                                                                                                                                                                                                                                                                              ; monitor      ;
;       |monitor_clock_to_cdecv:prg_clock|                                                                                                ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_clock_to_cdecv:prg_clock                                                                                                                                                                                                                                                                                                                                                                                   ; monitor      ;
;       |monitor_clock_to_cdecv:prg_we|                                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_clock_to_cdecv:prg_we                                                                                                                                                                                                                                                                                                                                                                                      ; monitor      ;
;       |monitor_clock_to_cdecv:reset_to_cdecv|                                                                                           ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_clock_to_cdecv:reset_to_cdecv                                                                                                                                                                                                                                                                                                                                                                              ; monitor      ;
;       |monitor_dbg_addr:dbg_addr|                                                                                                       ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_dbg_addr:dbg_addr                                                                                                                                                                                                                                                                                                                                                                                          ; monitor      ;
;       |monitor_dbg_clock:dbg_clock|                                                                                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_dbg_clock:dbg_clock                                                                                                                                                                                                                                                                                                                                                                                        ; monitor      ;
;       |monitor_dbg_clock:dbg_we|                                                                                                        ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_dbg_clock:dbg_we                                                                                                                                                                                                                                                                                                                                                                                           ; monitor      ;
;       |monitor_dbg_data:dbg_data|                                                                                                       ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_dbg_data:dbg_data                                                                                                                                                                                                                                                                                                                                                                                          ; monitor      ;
;       |monitor_jtag_uart_0:jtag_uart_0|                                                                                                 ; 61.4 (15.2)          ; 73.2 (16.8)                      ; 11.8 (1.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (34)            ; 108 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                    ; monitor      ;
;          |alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|                                                                      ; 21.6 (21.6)          ; 31.3 (31.3)                      ; 9.8 (9.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |monitor_jtag_uart_0_scfifo_r:the_monitor_jtag_uart_0_scfifo_r|                                                                ; 12.5 (0.0)           ; 12.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_r:the_monitor_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                      ; monitor      ;
;             |scfifo:rfifo|                                                                                                              ; 12.5 (0.0)           ; 12.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_r:the_monitor_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.5 (0.0)           ; 12.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_r:the_monitor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                              ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.5 (0.0)           ; 12.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_r:the_monitor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.5 (3.5)            ; 6.8 (3.7)                        ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_r:the_monitor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                 ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_r:the_monitor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                            ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_r:the_monitor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                 ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_r:the_monitor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                   ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_r:the_monitor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                         ; work         ;
;          |monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|                                                                ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                      ; monitor      ;
;             |scfifo:wfifo|                                                                                                              ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                              ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 6.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                 ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                            ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                 ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                   ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                         ; work         ;
;       |monitor_mm_interconnect_0:mm_interconnect_0|                                                                                     ; 251.7 (0.0)          ; 269.9 (0.0)                      ; 22.1 (0.0)                                        ; 3.9 (0.0)                        ; 0.0 (0.0)            ; 449 (0)             ; 256 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                        ; monitor      ;
;          |altera_avalon_sc_fifo:clock_to_cdecv_s1_agent_rsp_fifo|                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_to_cdecv_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ; monitor      ;
;          |altera_avalon_sc_fifo:dbg_addr_s1_agent_rsp_fifo|                                                                             ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dbg_addr_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; monitor      ;
;          |altera_avalon_sc_fifo:dbg_clock_s1_agent_rsp_fifo|                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dbg_clock_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                      ; monitor      ;
;          |altera_avalon_sc_fifo:dbg_data_s1_agent_rsp_fifo|                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dbg_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; monitor      ;
;          |altera_avalon_sc_fifo:dbg_we_s1_agent_rsp_fifo|                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dbg_we_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; monitor      ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                     ; monitor      ;
;          |altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|                                                         ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; monitor      ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                        ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; monitor      ;
;          |altera_avalon_sc_fifo:prg_clock_s1_agent_rsp_fifo|                                                                            ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prg_clock_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                      ; monitor      ;
;          |altera_avalon_sc_fifo:prg_ma_s1_agent_rsp_fifo|                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prg_ma_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; monitor      ;
;          |altera_avalon_sc_fifo:prg_rd_s1_agent_rsp_fifo|                                                                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prg_rd_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; monitor      ;
;          |altera_avalon_sc_fifo:prg_wd_s1_agent_rsp_fifo|                                                                               ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prg_wd_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; monitor      ;
;          |altera_avalon_sc_fifo:prg_we_s1_agent_rsp_fifo|                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prg_we_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; monitor      ;
;          |altera_avalon_sc_fifo:reset_to_cdecv_s1_agent_rsp_fifo|                                                                       ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_to_cdecv_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ; monitor      ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 3.2 (3.2)            ; 3.7 (3.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; monitor      ;
;          |altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|                                                                                 ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                           ; monitor      ;
;          |altera_merlin_master_agent:nios2_processor_data_master_agent|                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent                                                                                                                                                                                                                                                                                                           ; monitor      ;
;          |altera_merlin_master_translator:nios2_processor_data_master_translator|                                                       ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator                                                                                                                                                                                                                                                                                                 ; monitor      ;
;          |altera_merlin_master_translator:nios2_processor_instruction_master_translator|                                                ; 4.0 (4.0)            ; 5.0 (5.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator                                                                                                                                                                                                                                                                                          ; monitor      ;
;          |altera_merlin_slave_agent:dbg_addr_s1_agent|                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dbg_addr_s1_agent                                                                                                                                                                                                                                                                                                                            ; monitor      ;
;          |altera_merlin_slave_agent:dbg_clock_s1_agent|                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dbg_clock_s1_agent                                                                                                                                                                                                                                                                                                                           ; monitor      ;
;          |altera_merlin_slave_agent:dbg_data_s1_agent|                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dbg_data_s1_agent                                                                                                                                                                                                                                                                                                                            ; monitor      ;
;          |altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent|                                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                        ; monitor      ;
;          |altera_merlin_slave_agent:onchip_memory_s1_agent|                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent                                                                                                                                                                                                                                                                                                                       ; monitor      ;
;          |altera_merlin_slave_agent:prg_rd_s1_agent|                                                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prg_rd_s1_agent                                                                                                                                                                                                                                                                                                                              ; monitor      ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                             ; monitor      ;
;          |altera_merlin_slave_translator:clock_to_cdecv_s1_translator|                                                                  ; 2.1 (2.1)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clock_to_cdecv_s1_translator                                                                                                                                                                                                                                                                                                            ; monitor      ;
;          |altera_merlin_slave_translator:dbg_addr_s1_translator|                                                                        ; 3.9 (3.9)            ; 4.0 (4.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dbg_addr_s1_translator                                                                                                                                                                                                                                                                                                                  ; monitor      ;
;          |altera_merlin_slave_translator:dbg_clock_s1_translator|                                                                       ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dbg_clock_s1_translator                                                                                                                                                                                                                                                                                                                 ; monitor      ;
;          |altera_merlin_slave_translator:dbg_data_s1_translator|                                                                        ; 6.3 (6.3)            ; 6.5 (6.5)                        ; 0.4 (0.4)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dbg_data_s1_translator                                                                                                                                                                                                                                                                                                                  ; monitor      ;
;          |altera_merlin_slave_translator:dbg_we_s1_translator|                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dbg_we_s1_translator                                                                                                                                                                                                                                                                                                                    ; monitor      ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                ; monitor      ;
;          |altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator|                                                    ; 10.0 (10.0)          ; 10.7 (10.7)                      ; 1.1 (1.1)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator                                                                                                                                                                                                                                                                                              ; monitor      ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                   ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                                                                                             ; monitor      ;
;          |altera_merlin_slave_translator:prg_clock_s1_translator|                                                                       ; 2.1 (2.1)            ; 2.9 (2.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prg_clock_s1_translator                                                                                                                                                                                                                                                                                                                 ; monitor      ;
;          |altera_merlin_slave_translator:prg_ma_s1_translator|                                                                          ; 4.3 (4.3)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prg_ma_s1_translator                                                                                                                                                                                                                                                                                                                    ; monitor      ;
;          |altera_merlin_slave_translator:prg_rd_s1_translator|                                                                          ; 4.8 (4.8)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 4 (4)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prg_rd_s1_translator                                                                                                                                                                                                                                                                                                                    ; monitor      ;
;          |altera_merlin_slave_translator:prg_wd_s1_translator|                                                                          ; 5.5 (5.5)            ; 5.3 (5.3)                        ; 0.1 (0.1)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 6 (6)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prg_wd_s1_translator                                                                                                                                                                                                                                                                                                                    ; monitor      ;
;          |altera_merlin_slave_translator:prg_we_s1_translator|                                                                          ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prg_we_s1_translator                                                                                                                                                                                                                                                                                                                    ; monitor      ;
;          |altera_merlin_slave_translator:reset_to_cdecv_s1_translator|                                                                  ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_to_cdecv_s1_translator                                                                                                                                                                                                                                                                                                            ; monitor      ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 4.3 (4.3)            ; 5.5 (5.5)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                   ; monitor      ;
;          |altera_merlin_slave_translator:uart_s1_translator|                                                                            ; 6.6 (6.6)            ; 6.9 (6.9)                        ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                                                                                                                      ; monitor      ;
;          |monitor_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                ; 12.2 (12.2)          ; 16.5 (16.5)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                          ; monitor      ;
;          |monitor_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                        ; 2.3 (2.3)            ; 3.0 (3.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                  ; monitor      ;
;          |monitor_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                    ; 8.3 (6.3)            ; 10.0 (8.0)                       ; 1.8 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (15)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                              ; monitor      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                 ; monitor      ;
;          |monitor_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                ; 8.7 (6.2)            ; 10.8 (7.3)                       ; 2.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (10)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                          ; monitor      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.5 (2.5)            ; 3.5 (3.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                             ; monitor      ;
;          |monitor_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                ; 19.8 (17.5)          ; 20.5 (18.3)                      ; 0.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (50)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                          ; monitor      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                             ; monitor      ;
;          |monitor_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                ; 22.8 (20.4)          ; 23.7 (21.8)                      ; 0.9 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                          ; monitor      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                             ; monitor      ;
;          |monitor_mm_interconnect_0_cmd_mux:cmd_mux_010|                                                                                ; 10.5 (8.5)           ; 11.3 (9.0)                       ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (20)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                                          ; monitor      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                             ; monitor      ;
;          |monitor_mm_interconnect_0_router:router|                                                                                      ; 14.7 (14.7)          ; 16.7 (16.7)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                ; monitor      ;
;          |monitor_mm_interconnect_0_router_001:router_001|                                                                              ; 5.3 (5.3)            ; 7.0 (7.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                        ; monitor      ;
;          |monitor_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                          ; monitor      ;
;          |monitor_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                                      ; monitor      ;
;          |monitor_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                      ; monitor      ;
;          |monitor_mm_interconnect_0_rsp_demux:rsp_demux_010|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                                                      ; monitor      ;
;          |monitor_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                    ; 24.9 (24.9)          ; 24.5 (24.5)                      ; 1.6 (1.6)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                              ; monitor      ;
;          |monitor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                            ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                      ; monitor      ;
;       |monitor_nios2_processor:nios2_processor|                                                                                         ; 429.1 (0.0)          ; 485.1 (0.0)                      ; 67.7 (0.0)                                        ; 11.6 (0.0)                       ; 0.0 (0.0)            ; 663 (0)             ; 622 (0)                   ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor                                                                                                                                                                                                                                                                                                                                                                            ; monitor      ;
;          |monitor_nios2_processor_cpu:cpu|                                                                                              ; 429.1 (297.2)        ; 485.1 (323.8)                    ; 67.7 (37.2)                                       ; 11.6 (10.5)                      ; 0.0 (0.0)            ; 663 (503)           ; 622 (348)                 ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; monitor      ;
;             |monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|                                           ; 131.9 (32.1)         ; 161.3 (32.9)                     ; 30.5 (0.8)                                        ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 160 (6)             ; 274 (81)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci                                                                                                                                                                                                                                                            ; monitor      ;
;                |monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|                    ; 37.1 (0.0)           ; 58.0 (0.0)                       ; 21.9 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper                                                                                                                                                        ; monitor      ;
;                   |monitor_nios2_processor_cpu_debug_slave_sysclk:the_monitor_nios2_processor_cpu_debug_slave_sysclk|                   ; 5.1 (4.3)            ; 24.7 (23.0)                      ; 19.6 (18.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_sysclk:the_monitor_nios2_processor_cpu_debug_slave_sysclk                                                      ; monitor      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_sysclk:the_monitor_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_sysclk:the_monitor_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                   |monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|                         ; 30.5 (29.2)          ; 31.8 (30.7)                      ; 2.3 (2.5)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck                                                            ; monitor      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                   |sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy|                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy                                                                                     ; work         ;
;                |monitor_nios2_processor_cpu_nios2_avalon_reg:the_monitor_nios2_processor_cpu_nios2_avalon_reg|                          ; 4.8 (4.8)            ; 5.5 (5.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_avalon_reg:the_monitor_nios2_processor_cpu_nios2_avalon_reg                                                                                                                                                              ; monitor      ;
;                |monitor_nios2_processor_cpu_nios2_oci_break:the_monitor_nios2_processor_cpu_nios2_oci_break|                            ; 5.2 (5.2)            ; 12.7 (12.7)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_oci_break:the_monitor_nios2_processor_cpu_nios2_oci_break                                                                                                                                                                ; monitor      ;
;                |monitor_nios2_processor_cpu_nios2_oci_debug:the_monitor_nios2_processor_cpu_nios2_oci_debug|                            ; 4.6 (3.9)            ; 4.6 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_oci_debug:the_monitor_nios2_processor_cpu_nios2_oci_debug                                                                                                                                                                ; monitor      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_oci_debug:the_monitor_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; work         ;
;                |monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem|                                  ; 47.7 (47.7)          ; 47.7 (47.7)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 72 (72)             ; 51 (51)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem                                                                                                                                                                      ; monitor      ;
;                   |monitor_nios2_processor_cpu_ociram_sp_ram_module:monitor_nios2_processor_cpu_ociram_sp_ram|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem|monitor_nios2_processor_cpu_ociram_sp_ram_module:monitor_nios2_processor_cpu_ociram_sp_ram                                                                           ; monitor      ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem|monitor_nios2_processor_cpu_ociram_sp_ram_module:monitor_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; work         ;
;                         |altsyncram_kg91:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem|monitor_nios2_processor_cpu_ociram_sp_ram_module:monitor_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated                  ; work         ;
;             |monitor_nios2_processor_cpu_register_bank_a_module:monitor_nios2_processor_cpu_register_bank_a|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_register_bank_a_module:monitor_nios2_processor_cpu_register_bank_a                                                                                                                                                                                                                                             ; monitor      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_register_bank_a_module:monitor_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_register_bank_a_module:monitor_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                    ; work         ;
;             |monitor_nios2_processor_cpu_register_bank_b_module:monitor_nios2_processor_cpu_register_bank_b|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_register_bank_b_module:monitor_nios2_processor_cpu_register_bank_b                                                                                                                                                                                                                                             ; monitor      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_register_bank_b_module:monitor_nios2_processor_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_register_bank_b_module:monitor_nios2_processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                    ; work         ;
;       |monitor_onchip_memory:onchip_memory|                                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                                                                                                                ; monitor      ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_64j1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_64j1:auto_generated                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |monitor_prg_MA:prg_ma|                                                                                                           ; 4.2 (4.2)            ; 5.2 (5.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_prg_MA:prg_ma                                                                                                                                                                                                                                                                                                                                                                                              ; monitor      ;
;       |monitor_prg_MA:prg_wd|                                                                                                           ; 4.2 (4.2)            ; 5.1 (5.1)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_prg_MA:prg_wd                                                                                                                                                                                                                                                                                                                                                                                              ; monitor      ;
;       |monitor_prg_RD:prg_rd|                                                                                                           ; 2.5 (2.5)            ; 3.3 (3.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_prg_RD:prg_rd                                                                                                                                                                                                                                                                                                                                                                                              ; monitor      ;
;       |monitor_uart:uart|                                                                                                               ; 66.8 (0.0)           ; 72.8 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (0)             ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_uart:uart                                                                                                                                                                                                                                                                                                                                                                                                  ; monitor      ;
;          |monitor_uart_regs:the_monitor_uart_regs|                                                                                      ; 19.3 (19.3)          ; 19.9 (19.9)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_uart:uart|monitor_uart_regs:the_monitor_uart_regs                                                                                                                                                                                                                                                                                                                                                          ; monitor      ;
;          |monitor_uart_rx:the_monitor_uart_rx|                                                                                          ; 26.0 (26.2)          ; 31.5 (30.7)                      ; 5.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 43 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_uart:uart|monitor_uart_rx:the_monitor_uart_rx                                                                                                                                                                                                                                                                                                                                                              ; monitor      ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_uart:uart|monitor_uart_rx:the_monitor_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                          ; work         ;
;          |monitor_uart_tx:the_monitor_uart_tx|                                                                                          ; 21.3 (21.3)          ; 21.3 (21.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|monitor:monitor_server|monitor_uart:uart|monitor_uart_tx:the_monitor_uart_tx                                                                                                                                                                                                                                                                                                                                                              ; monitor      ;
;    |mux2:dbg_data0_mux|                                                                                                                 ; 27.4 (27.4)          ; 28.2 (28.2)                      ; 1.2 (1.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 42 (42)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|mux2:dbg_data0_mux                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |mux2:dbg_data1_mux|                                                                                                                 ; 23.3 (23.3)          ; 25.8 (25.8)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|mux2:dbg_data1_mux                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |mux4:clock_mux|                                                                                                                     ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|mux4:clock_mux                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |prescaler:prescaler|                                                                                                                ; 12.0 (12.0)          ; 12.0 (12.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|prescaler:prescaler                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 70.9 (0.5)           ; 82.0 (0.5)                       ; 11.5 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 111 (1)             ; 86 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 70.4 (0.0)           ; 81.5 (0.0)                       ; 11.5 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 110 (0)             ; 86 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 70.4 (0.0)           ; 81.5 (0.0)                       ; 11.5 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 110 (0)             ; 86 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 70.4 (1.7)           ; 81.5 (3.7)                       ; 11.5 (2.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 110 (1)             ; 86 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 68.8 (0.0)           ; 77.8 (0.0)                       ; 9.5 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 109 (0)             ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 68.8 (46.2)          ; 77.8 (52.6)                      ; 9.5 (6.8)                                         ; 0.4 (0.3)                        ; 0.0 (0.0)            ; 109 (74)            ; 80 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 11.4 (11.4)          ; 11.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                  ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.2 (11.2)          ; 13.9 (13.9)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                ; altera_sld   ;
;    |toggle:toggle|                                                                                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|toggle:toggle                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                             ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name             ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; oport_led[0]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oport_led[1]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oport_led[2]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oport_led[3]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oport_led[4]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oport_led[5]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oport_led[6]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oport_led[7]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex3[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex3[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex3[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex3[3] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex3[4] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex3[5] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex3[6] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex2[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex2[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex2[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex2[3] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex2[4] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex2[5] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex2[6] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex1[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex1[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex1[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex1[3] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex1[4] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex1[5] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex1[6] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex0[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex0[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex0[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex0[3] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex0[4] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex0[5] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_data_hex0[6] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; end_sq_led       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clock_led        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SZCy_led[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SZCy_led[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SZCy_led[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; we_led           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; uart_txd         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; dbg_addr_sw[1]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; dbg_addr_sw[0]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; dbg_addr_sw[2]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; dbg_addr_sw[3]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; iport_sw[0]      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; iport_sw[1]      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; iport_sw[2]      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; iport_sw[3]      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; reset_n_manual   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; sel_clock_sw[0]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; sel_clock_sw[1]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; clock_src_nios   ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; clock_manual_src ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; clock_src        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; reset_n_nios     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; uart_rxd         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                     ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; dbg_addr_sw[1]                                                                                                                                          ;                   ;         ;
;      - mux2:dbg_data0_mux|y[12]~0                                                                                                                       ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[8]~6                                                                                                                        ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[9]~7                                                                                                                        ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[4]~10                                                                                                                       ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[4]~11                                                                                                                       ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[4]~12                                                                                                                       ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[4]~14                                                                                                                       ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[4]~15                                                                                                                       ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[5]~17                                                                                                                       ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[5]~19                                                                                                                       ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[5]~20                                                                                                                       ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[6]~22                                                                                                                       ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[6]~24                                                                                                                       ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[6]~25                                                                                                                       ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[7]~27                                                                                                                       ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[7]~29                                                                                                                       ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[7]~30                                                                                                                       ; 1                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux7~5                                                                                                          ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[1]~36                                                                                                                       ; 1                 ; 0       ;
;      - mux2:dbg_data0_mux|y[2]~41                                                                                                                       ; 1                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux4~4                                                                                                          ; 1                 ; 0       ;
; dbg_addr_sw[0]                                                                                                                                          ;                   ;         ;
;      - mux2:dbg_data0_mux|y[12]~0                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[8]~5                                                                                                                        ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[4]~10                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[4]~11                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[4]~12                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[4]~14                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[4]~15                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[5]~17                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[5]~19                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[5]~20                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[6]~22                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[6]~24                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[6]~25                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[7]~27                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[7]~29                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[7]~30                                                                                                                       ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux7~5                                                                                                          ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[1]~36                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[2]~37                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[2]~38                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[2]~39                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[2]~40                                                                                                                       ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux4~4                                                                                                          ; 0                 ; 0       ;
; dbg_addr_sw[2]                                                                                                                                          ;                   ;         ;
;      - mux2:dbg_data0_mux|y[12]~0                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[8]~5                                                                                                                        ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[4]~10                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[4]~11                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[4]~15                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[4]~16                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[5]~20                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[5]~21                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[6]~25                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[6]~26                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[7]~30                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[7]~31                                                                                                                       ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux7~0                                                                                                          ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux7~2                                                                                                          ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux7~3                                                                                                          ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux7~4                                                                                                          ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[1]~32                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[1]~33                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[1]~34                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[1]~35                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[2]~41                                                                                                                       ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux4~0                                                                                                          ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux4~1                                                                                                          ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux4~2                                                                                                          ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux4~3                                                                                                          ; 0                 ; 0       ;
; dbg_addr_sw[3]                                                                                                                                          ;                   ;         ;
;      - mux2:dbg_data0_mux|y[12]~0                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[8]~5                                                                                                                        ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[4]~16                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[5]~21                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[6]~23                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[6]~26                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[7]~31                                                                                                                       ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux7~0                                                                                                          ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux7~1                                                                                                          ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux7~2                                                                                                          ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux7~3                                                                                                          ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux7~4                                                                                                          ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[1]~32                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[1]~33                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[1]~34                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[1]~35                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[2]~37                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[2]~38                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[2]~39                                                                                                                       ; 0                 ; 0       ;
;      - mux2:dbg_data0_mux|y[2]~40                                                                                                                       ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux4~0                                                                                                          ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux4~1                                                                                                          ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux4~2                                                                                                          ; 0                 ; 0       ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux4~3                                                                                                          ; 0                 ; 0       ;
; iport_sw[0]                                                                                                                                             ;                   ;         ;
;      - datapath:datapath|mux8:dbg0_mux8|Mux7~1                                                                                                          ; 1                 ; 0       ;
;      - memory:memory|mux2:mux_ram_io|y[0]~4                                                                                                             ; 1                 ; 0       ;
;      - datapath:datapath|mux8:dbg1_mux8|Mux7~5                                                                                                          ; 1                 ; 0       ;
; iport_sw[1]                                                                                                                                             ;                   ;         ;
;      - memory:memory|mux2:mux_ram_io|y[1]~5                                                                                                             ; 1                 ; 0       ;
;      - datapath:datapath|mux8:xsrc_mux8|Mux6~5                                                                                                          ; 1                 ; 0       ;
; iport_sw[2]                                                                                                                                             ;                   ;         ;
;      - memory:memory|mux2:mux_ram_io|y[2]~6                                                                                                             ; 0                 ; 0       ;
;      - datapath:datapath|mux8:xsrc_mux8|Mux5~4                                                                                                          ; 0                 ; 0       ;
; iport_sw[3]                                                                                                                                             ;                   ;         ;
;      - memory:memory|mux2:mux_ram_io|y[3]~7                                                                                                             ; 1                 ; 0       ;
;      - datapath:datapath|mux8:xsrc_mux8|Mux4~4                                                                                                          ; 1                 ; 0       ;
; reset_n_manual                                                                                                                                          ;                   ;         ;
;      - reset                                                                                                                                            ; 0                 ; 0       ;
; sel_clock_sw[0]                                                                                                                                         ;                   ;         ;
;      - mux4:clock_mux|Mux0~0                                                                                                                            ; 0                 ; 0       ;
;      - mux4:clock_mux|Mux0~1                                                                                                                            ; 0                 ; 0       ;
; sel_clock_sw[1]                                                                                                                                         ;                   ;         ;
;      - mux4:clock_mux|Mux0                                                                                                                              ; 0                 ; 0       ;
; clock_src_nios                                                                                                                                          ;                   ;         ;
;      - monitor:monitor_server|monitor_clock_to_cdecv:prg_clock|data_out                                                                                 ; 1                 ; 0       ;
; clock_manual_src                                                                                                                                        ;                   ;         ;
;      - toggle:toggle|clock_out                                                                                                                          ; 1                 ; 0       ;
; clock_src                                                                                                                                               ;                   ;         ;
; reset_n_nios                                                                                                                                            ;                   ;         ;
;      - monitor:monitor_server|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 0       ;
;      - monitor:monitor_server|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 0       ;
;      - monitor:monitor_server|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 0       ;
; uart_rxd                                                                                                                                                ;                   ;         ;
;      - monitor:monitor_server|monitor_uart:uart|monitor_uart_rx:the_monitor_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1          ; 1                 ; 0       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                        ; Location             ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                ; JTAG_X0_Y4_N3        ; 174     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                ; JTAG_X0_Y4_N3        ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clock_manual_src                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_U7               ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clock_src                                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_M9               ; 24      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; clock_src_nios                                                                                                                                                                                                                                                                                                                                                                                              ; PIN_H13              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clock_src_nios                                                                                                                                                                                                                                                                                                                                                                                              ; PIN_H13              ; 1085    ; Clock                      ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; controller:controller|WideNor45~3                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y7_N24   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; controller:controller|instruction_decoder:instruction_decoder|WideOr10                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X37_Y4_N54  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; controller:controller|instruction_decoder:instruction_decoder|WideOr11                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X37_Y5_N6   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; controller:controller|instruction_decoder:instruction_decoder|WideOr3                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y6_N24  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; controller:controller|instruction_decoder:instruction_decoder|WideOr4                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X36_Y4_N48   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; controller:controller|instruction_decoder:instruction_decoder|WideOr5                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X36_Y4_N24   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; controller:controller|instruction_decoder:instruction_decoder|WideOr6                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X39_Y5_N18   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; controller:controller|instruction_decoder:instruction_decoder|WideOr7                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y6_N21  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; controller:controller|instruction_decoder:instruction_decoder|WideOr8                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X37_Y4_N48  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; controller:controller|instruction_decoder:instruction_decoder|WideOr9                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X37_Y4_N6   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; controller:controller|instruction_decoder:instruction_decoder|pause_cc                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X39_Y7_N24   ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; memory:memory|address_decoder:address_decoder|we_io~0                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y4_N24  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; memory:memory|address_decoder:address_decoder|we_ram~0                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y4_N27  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                   ; FF_X17_Y5_N28        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                    ; FF_X24_Y9_N35        ; 838     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_clock_to_cdecv:prg_clock|data_out                                                                                                                                                                                                                                                                                                                                            ; FF_X32_Y6_N44        ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_clock_to_cdecv:prg_we|data_out                                                                                                                                                                                                                                                                                                                                               ; FF_X29_Y6_N28        ; 3       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_dbg_addr:dbg_addr|always0~0                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y6_N3   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_dbg_clock:dbg_clock|read_mux_out~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y6_N9    ; 55      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|ac~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X16_Y4_N48   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                      ; LABCELL_X10_Y6_N45   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                                                ; LABCELL_X5_Y3_N54    ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X4_Y3_N45   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                              ; MLABCELL_X4_Y3_N24   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y4_N0    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                              ; FF_X16_Y4_N59        ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_r:the_monitor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                                               ; LABCELL_X1_Y4_N54    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                               ; LABCELL_X10_Y6_N21   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X10_Y6_N57   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                                               ; FF_X1_Y4_N29         ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X6_Y4_N27    ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                         ; LABCELL_X20_Y5_N54   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                       ; MLABCELL_X18_Y6_N3   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                      ; LABCELL_X21_Y5_N15   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                            ; LABCELL_X19_Y7_N48   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                               ; LABCELL_X26_Y8_N54   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                         ; MLABCELL_X23_Y8_N54  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                             ; LABCELL_X24_Y7_N9    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                         ; LABCELL_X31_Y5_N57   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y5_N48   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                         ; LABCELL_X19_Y8_N0    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y8_N36   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                         ; LABCELL_X24_Y8_N24   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux_010|update_grant~1                                                                                                                                                                                                                                                                             ; LABCELL_X24_Y8_N18   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                             ; LABCELL_X21_Y5_N54   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_mm_interconnect_0:mm_interconnect_0|monitor_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                                 ; LABCELL_X21_Y5_N0    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                ; LABCELL_X12_Y7_N54   ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                      ; FF_X20_Y7_N8         ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_alu_result~1                                                                                                                                                                                                                                                                                               ; LABCELL_X21_Y11_N0   ; 66      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                   ; FF_X13_Y11_N32       ; 60      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_src1[16]~0                                                                                                                                                                                                                                                                                                 ; MLABCELL_X23_Y10_N48 ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_src2[15]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X14_Y9_N27   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X12_Y7_N6    ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                               ; FF_X13_Y11_N11       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y7_N33   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|R_ctrl_exception                                                                                                                                                                                                                                                                                             ; FF_X16_Y11_N38       ; 19      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|R_src2_hi~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X14_Y9_N6    ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                                                                                                               ; FF_X13_Y11_N26       ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                          ; LABCELL_X14_Y11_N3   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y8_N21   ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                      ; FF_X13_Y11_N8        ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                          ; FF_X21_Y10_N50       ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|av_ld_byte0_data[0]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X21_Y10_N27  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                        ; LABCELL_X12_Y7_N36   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|av_ld_rshift8~0                                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y10_N24  ; 16      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|hbreak_req~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y4_N27   ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|address[8]                                                                                                                                                                                                                   ; FF_X13_Y5_N2         ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_sysclk:the_monitor_nios2_processor_cpu_debug_slave_sysclk|jxuir                  ; FF_X10_Y4_N49        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_sysclk:the_monitor_nios2_processor_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LABCELL_X5_Y5_N24    ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_sysclk:the_monitor_nios2_processor_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LABCELL_X6_Y5_N54    ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_sysclk:the_monitor_nios2_processor_cpu_debug_slave_sysclk|take_action_ocimem_a~1 ; LABCELL_X2_Y5_N3     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_sysclk:the_monitor_nios2_processor_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LABCELL_X2_Y5_N30    ; 38      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_sysclk:the_monitor_nios2_processor_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X1_Y3_N38         ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[13]~10                    ; LABCELL_X5_Y4_N33    ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[13]~9                     ; LABCELL_X5_Y4_N30    ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[18]~21                    ; LABCELL_X2_Y4_N15    ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[33]~19                    ; LABCELL_X2_Y4_N0     ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[37]~15                    ; LABCELL_X2_Y4_N30    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:monitor_nios2_processor_cpu_debug_slave_phy|virtual_state_uir                                     ; LABCELL_X1_Y3_N39    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_avalon_reg:the_monitor_nios2_processor_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                ; LABCELL_X7_Y2_N18    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_oci_break:the_monitor_nios2_processor_cpu_nios2_oci_break|break_readreg[1]~0                                                                                                               ; LABCELL_X12_Y6_N45   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_oci_break:the_monitor_nios2_processor_cpu_nios2_oci_break|break_readreg[1]~1                                                                                                               ; MLABCELL_X4_Y4_N33   ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem|MonDReg[0]~1                                                                                                                           ; LABCELL_X6_Y5_N24    ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem|MonDReg[25]~0                                                                                                                          ; LABCELL_X7_Y4_N33    ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                         ; LABCELL_X7_Y2_N3     ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_onchip_memory:onchip_memory|wren~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X19_Y8_N18   ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_prg_MA:prg_ma|always0~1                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X24_Y6_N33   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_prg_MA:prg_wd|always0~1                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X26_Y6_N36   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_uart:uart|monitor_uart_regs:the_monitor_uart_regs|control_wr_strobe                                                                                                                                                                                                                                                                                                          ; LABCELL_X26_Y8_N18   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_uart:uart|monitor_uart_rx:the_monitor_uart_rx|got_new_char                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y8_N18   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_uart:uart|monitor_uart_rx:the_monitor_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y8_N9    ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_uart:uart|monitor_uart_tx:the_monitor_uart_tx|always4~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y11_N3  ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_uart:uart|monitor_uart_tx:the_monitor_uart_tx|do_load_shifter                                                                                                                                                                                                                                                                                                                ; FF_X25_Y9_N47        ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_uart:uart|monitor_uart_tx:the_monitor_uart_tx|tx_wr_strobe_onset~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X26_Y8_N21   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; monitor:monitor_server|monitor_uart:uart|monitor_uart_tx:the_monitor_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1                                                                                                                                                                                                                                                                ; LABCELL_X26_Y9_N3    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mux4:clock_mux|Mux0                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X41_Y2_N24   ; 125     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; reset                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y5_N27   ; 43      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; reset_n_nios                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_P22              ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                    ; FF_X1_Y2_N50         ; 59      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                                                                       ; LABCELL_X2_Y3_N6     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                         ; MLABCELL_X4_Y2_N12   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                            ; LABCELL_X2_Y3_N12    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7                                                                            ; LABCELL_X2_Y1_N51    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                                                              ; LABCELL_X2_Y2_N54    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1                                                               ; LABCELL_X2_Y3_N9     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                 ; LABCELL_X1_Y2_N51    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3                                                                     ; LABCELL_X2_Y1_N42    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~2                                                       ; LABCELL_X2_Y3_N48    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~1                                                  ; LABCELL_X2_Y3_N51    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                         ; FF_X1_Y1_N14         ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                        ; FF_X2_Y1_N5          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                         ; FF_X1_Y2_N44         ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                         ; FF_X4_Y2_N53         ; 54      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                         ; FF_X1_Y2_N5          ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                  ; LABCELL_X2_Y1_N9     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                        ; FF_X2_Y1_N56         ; 37      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                      ; LABCELL_X2_Y3_N30    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                               ;
+----------------+----------+---------+----------------------+------------------+---------------------------+
; Name           ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------+----------+---------+----------------------+------------------+---------------------------+
; clock_src      ; PIN_M9   ; 24      ; Global Clock         ; GCLK6            ; --                        ;
; clock_src_nios ; PIN_H13  ; 1085    ; Global Clock         ; GCLK12           ; --                        ;
+----------------+----------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                    ;
+--------------------------------------------------------------------------+---------+
; Name                                                                     ; Fan-Out ;
+--------------------------------------------------------------------------+---------+
; monitor:monitor_server|altera_reset_controller:rst_controller|r_sync_rst ; 838     ;
+--------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                       ; Location                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; memory:memory|dualport_ram:dualport_ram|altsyncram:altsyncram_component|altsyncram_7ij2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                   ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; None                      ; M10K_X30_Y4_N0                                                                                                                 ; Don't care           ; New data        ; New data        ; No - Unsupported Mode                                             ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_r:the_monitor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                      ; M10K_X11_Y3_N0                                                                                                                 ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|monitor_jtag_uart_0_scfifo_w:the_monitor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                      ; M10K_X11_Y9_N0                                                                                                                 ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem|monitor_nios2_processor_cpu_ociram_sp_ram_module:monitor_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; None                      ; M10K_X11_Y5_N0                                                                                                                 ; Don't care           ; New data        ; New data        ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_register_bank_a_module:monitor_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                      ; M10K_X22_Y10_N0                                                                                                                ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_register_bank_b_module:monitor_nios2_processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                      ; M10K_X22_Y8_N0                                                                                                                 ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; monitor:monitor_server|monitor_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_64j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                      ; AUTO ; Single Port      ; Single Clock ; 2048         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 2048                        ; 32                          ; --                          ; --                          ; 65536               ; 8           ; 0          ; monitor_onchip_memory.hex ; M10K_X22_Y7_N0, M10K_X11_Y6_N0, M10K_X22_Y6_N0, M10K_X11_Y7_N0, M10K_X22_Y4_N0, M10K_X22_Y5_N0, M10K_X11_Y8_N0, M10K_X11_Y4_N0 ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------+
; Routing Usage Summary                                  ;
+------------------------------+-------------------------+
; Routing Resource Type        ; Usage                   ;
+------------------------------+-------------------------+
; Block interconnects          ; 4,524 / 140,056 ( 3 % ) ;
; C12 interconnects            ; 16 / 6,048 ( < 1 % )    ;
; C2 interconnects             ; 1,379 / 54,648 ( 3 % )  ;
; C4 interconnects             ; 690 / 25,920 ( 3 % )    ;
; DQS bus muxes                ; 0 / 17 ( 0 % )          ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )          ;
; DQS-9 I/O buses              ; 0 / 17 ( 0 % )          ;
; Direct links                 ; 363 / 140,056 ( < 1 % ) ;
; Global clocks                ; 2 / 16 ( 13 % )         ;
; Local interconnects          ; 847 / 36,960 ( 2 % )    ;
; Quadrant clocks              ; 0 / 88 ( 0 % )          ;
; R14 interconnects            ; 60 / 5,984 ( 1 % )      ;
; R14/C12 interconnect drivers ; 65 / 9,504 ( < 1 % )    ;
; R3 interconnects             ; 1,918 / 60,192 ( 3 % )  ;
; R6 interconnects             ; 2,830 / 127,072 ( 2 % ) ;
; Spine clocks                 ; 3 / 120 ( 3 % )         ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )       ;
+------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 59           ; 0            ; 59           ; 0            ; 0            ; 63        ; 59           ; 0            ; 63        ; 63        ; 0            ; 43           ; 0            ; 0            ; 0            ; 0            ; 43           ; 0            ; 0            ; 0            ; 0            ; 43           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 63           ; 4            ; 63           ; 63           ; 0         ; 4            ; 63           ; 0         ; 0         ; 63           ; 20           ; 63           ; 63           ; 63           ; 63           ; 20           ; 63           ; 63           ; 63           ; 63           ; 20           ; 63           ; 63           ; 63           ; 63           ; 63           ; 63           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; oport_led[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oport_led[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oport_led[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oport_led[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oport_led[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oport_led[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oport_led[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oport_led[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex3[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex3[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex3[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex3[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex3[4]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex3[5]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex3[6]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex2[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex2[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex2[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex2[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex2[4]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex2[5]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex2[6]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex1[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex1[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex1[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex1[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex1[4]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex1[5]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex1[6]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex0[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex0[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex0[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex0[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex0[4]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex0[5]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_data_hex0[6]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; end_sq_led          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clock_led           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SZCy_led[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SZCy_led[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SZCy_led[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; we_led              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; uart_txd            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_addr_sw[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_addr_sw[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_addr_sw[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dbg_addr_sw[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; iport_sw[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; iport_sw[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; iport_sw[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; iport_sw[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset_n_manual      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sel_clock_sw[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sel_clock_sw[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clock_src_nios      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clock_manual_src    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clock_src           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset_n_nios        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; uart_rxd            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Active Serial x1            ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 203.5             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 14.8              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                             ; Destination Register                                                                                                                                                                                                                                                                                                                                                                  ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                        ; 1.211             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                   ; 1.193             ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                    ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                            ; 1.102             ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                                        ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                            ; 1.100             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_ocimem:the_monitor_nios2_processor_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                            ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[15] ; 1.095             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_nios2_oci_break:the_monitor_nios2_processor_cpu_nios2_oci_break|break_readreg[14]                                                                                                                                                ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[15] ; 1.095             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[15]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[15] ; 1.095             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                         ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[15] ; 1.095             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                              ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[15] ; 1.095             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                              ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[15] ; 1.095             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                        ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[15] ; 1.095             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                         ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[15] ; 1.095             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                        ; 1.085             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                   ; 1.075             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                        ; 1.071             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                       ; 1.069             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|DRsize.100                                                   ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[35] ; 1.065             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[36]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[35] ; 1.064             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                       ; 1.057             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                   ; 1.057             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                   ; 1.056             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[7]                                                        ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[6]  ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                   ; 1.028             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[31]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[30] ; 1.026             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                   ; 1.020             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                   ; 0.998             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                          ; 0.993             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[26]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[25] ; 0.993             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                   ; 0.984             ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                              ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                            ; 0.983             ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                  ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                            ; 0.983             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                              ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                            ; 0.983             ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                     ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                            ; 0.983             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                                                                         ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                            ; 0.983             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                                                                                                                  ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                            ; 0.983             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                                                                                                                  ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                            ; 0.983             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                          ; 0.976             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|DRsize.000                                                   ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[0]  ; 0.975             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[27]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[26] ; 0.975             ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                                                                  ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                            ; 0.968             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                   ; 0.948             ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                     ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                            ; 0.940             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                   ; 0.937             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                   ; 0.937             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                   ; 0.937             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                   ; 0.937             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                   ; 0.937             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                  ; 0.937             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                   ; 0.933             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[24]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[23] ; 0.928             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                        ; 0.928             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                        ; 0.928             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                        ; 0.928             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                        ; 0.928             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                        ; 0.928             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                        ; 0.928             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                        ; 0.928             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                        ; 0.928             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[22]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[21] ; 0.926             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[0]  ; 0.925             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[18]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[17] ; 0.924             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[20]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[19] ; 0.924             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[28]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[27] ; 0.924             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[30]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[29] ; 0.924             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[33]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[32] ; 0.924             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[13]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[12] ; 0.921             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[9]                                                        ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[8]  ; 0.921             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[11]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[10] ; 0.921             ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                                  ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                            ; 0.921             ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                                  ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                            ; 0.921             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[3]                                                        ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[2]  ; 0.920             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[5]                                                        ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[4]  ; 0.920             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                          ; 0.920             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                   ; 0.918             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[19]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[18] ; 0.913             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[29]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[28] ; 0.913             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[14]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[13] ; 0.910             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[23]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[22] ; 0.909             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[4]                                                        ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[3]  ; 0.909             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                 ; 0.908             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                 ; 0.908             ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                                  ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                            ; 0.908             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[21]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[20] ; 0.907             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[25]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[24] ; 0.907             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[17]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[16] ; 0.907             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[12]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[11] ; 0.904             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[2]                                                        ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[1]  ; 0.904             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[10]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[9]  ; 0.904             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[6]                                                        ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[5]  ; 0.903             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                   ; 0.899             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                   ; 0.893             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                   ; 0.893             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[37]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[36] ; 0.893             ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                                 ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                            ; 0.889             ;
; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[34]                                                       ; monitor:monitor_server|monitor_nios2_processor:nios2_processor|monitor_nios2_processor_cpu:cpu|monitor_nios2_processor_cpu_nios2_oci:the_monitor_nios2_processor_cpu_nios2_oci|monitor_nios2_processor_cpu_debug_slave_wrapper:the_monitor_nios2_processor_cpu_debug_slave_wrapper|monitor_nios2_processor_cpu_debug_slave_tck:the_monitor_nios2_processor_cpu_debug_slave_tck|sr[33] ; 0.888             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                          ; 0.885             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                 ; 0.882             ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                                  ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                            ; 0.880             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                   ; 0.876             ;
; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                                  ; monitor:monitor_server|monitor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:monitor_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                            ; 0.864             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (11114): Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): clock_src_nios~inputCLKENA0 with 1233 fanout uses global clock CLKCTRL_G12
    Info (11162): clock_src~inputCLKENA0 with 24 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'd:/yoshiaki/devel/quartus_workspace/cdecv_with_monitor/db/ip/monitor/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'd:/yoshiaki/devel/quartus_workspace/cdecv_with_monitor/db/ip/monitor/submodules/monitor_nios2_processor_cpu.sdc'
Warning (332060): Node: sel_clock_sw[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register memory:memory|dualport_ram:dualport_ram|altsyncram:altsyncram_component|altsyncram_7ij2:auto_generated|ram_block1a4~porta_we_reg is being clocked by sel_clock_sw[0]
Warning (332060): Node: monitor:monitor_server|monitor_clock_to_cdecv:prg_clock|data_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register memory:memory|dualport_ram:dualport_ram|altsyncram:altsyncram_component|altsyncram_7ij2:auto_generated|ram_block1a4~portb_we_reg is being clocked by monitor:monitor_server|monitor_clock_to_cdecv:prg_clock|data_out
Warning (332060): Node: clock_src_nios was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monitor:monitor_server|monitor_prg_MA:prg_ma|data_out[7] is being clocked by clock_src_nios
Warning (332060): Node: clock_src was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register prescaler:prescaler|cnt[14] is being clocked by clock_src
Warning (332060): Node: clock_manual_src was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register toggle:toggle|clock_out is being clocked by clock_manual_src
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type EC
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:19
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:21
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:22
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:51
Info (11888): Total time spent on timing analysis during the Fitter is 5.57 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:33
Info (144001): Generated suppressed messages file D:/yoshiaki/devel/quartus_workspace/cdecv_with_monitor/output_files/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 1952 megabytes
    Info: Processing ended: Fri Aug 19 18:40:30 2016
    Info: Elapsed time: 00:03:03
    Info: Total CPU time (on all processors): 00:04:31


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/yoshiaki/devel/quartus_workspace/cdecv_with_monitor/output_files/top.fit.smsg.


