Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Sun Dec 10 01:52:00 2023
| Host             : vt_g14 running 64-bit major release  (build 9200)
| Command          : report_power -file top_vpong_power_routed.rpt -pb top_vpong_power_summary_routed.pb -rpx top_vpong_power_routed.rpx
| Design           : top_vpong
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.328        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.253        |
| Device Static (W)        | 0.075        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.031 |       12 |       --- |             --- |
| Slice Logic    |     0.031 |    15530 |       --- |             --- |
|   LUT as Logic |     0.030 |    11540 |     20800 |           55.48 |
|   Register     |    <0.001 |     2457 |     41600 |            5.91 |
|   CARRY4       |    <0.001 |       78 |      8150 |            0.96 |
|   BUFG         |    <0.001 |        4 |        32 |           12.50 |
|   Others       |     0.000 |       95 |       --- |             --- |
| Signals        |     0.040 |    13431 |       --- |             --- |
| Block RAM      |     0.013 |       48 |        50 |           96.00 |
| PLL            |     0.100 |        1 |         5 |           20.00 |
| DSPs           |    <0.001 |        2 |        90 |            2.22 |
| I/O            |     0.038 |       51 |       106 |           48.11 |
| Static Power   |     0.075 |          |           |                 |
| Total          |     0.328 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.130 |       0.119 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.067 |       0.054 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.012 |       0.011 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------+-------------------------------+-----------------+
| Clock           | Domain                        | Constraint (ns) |
+-----------------+-------------------------------+-----------------+
| CLK_100MHZ_CW   | clock_inst/inst/CLK_100MHZ_CW |            10.0 |
| CLK_100MHZ_CW_1 | clock_inst/inst/CLK_100MHZ_CW |            10.0 |
| CLK_25MHZ_CW    | clock_inst/inst/CLK_25MHZ_CW  |            40.0 |
| CLK_25MHZ_CW_1  | clock_inst/inst/CLK_25MHZ_CW  |            40.0 |
| CLK_50MHZ_CW    | clock_inst/inst/CLK_50MHZ_CW  |            20.0 |
| CLK_50MHZ_CW_1  | clock_inst/inst/CLK_50MHZ_CW  |            20.0 |
| clk             | clk                           |            10.0 |
| clkfbout_CW     | clock_inst/inst/clkfbout_CW   |            10.0 |
| clkfbout_CW_1   | clock_inst/inst/clkfbout_CW   |            10.0 |
| sys_clk_pin     | clk                           |            10.0 |
+-----------------+-------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| top_vpong                           |     0.253 |
|   background_graphics_renderer_inst |     0.016 |
|     rom_image_bitmap                |     0.016 |
|   background_logo_renderer_inst     |     0.008 |
|     rom_image_bitmap                |     0.008 |
|   clock_inst                        |     0.101 |
|     inst                            |     0.101 |
|   game_logic_inst                   |     0.006 |
|   genblk2[0].text_renderer_inst     |     0.004 |
|     rom_prog_text                   |     0.001 |
|     text_generator                  |     0.003 |
|       ascii_rom_inst                |     0.003 |
|   genblk2[1].text_renderer_inst     |     0.005 |
|     rom_prog_text                   |     0.002 |
|     text_generator                  |     0.003 |
|       ascii_rom_inst                |     0.003 |
|   genblk2[2].text_renderer_inst     |     0.005 |
|     rom_prog_text                   |     0.002 |
|     text_generator                  |     0.003 |
|       ascii_rom_inst                |     0.003 |
|   genblk2[3].text_renderer_inst     |     0.010 |
|     rom_prog_text                   |     0.004 |
|     text_generator                  |     0.006 |
|       ascii_rom_inst                |     0.006 |
|   graphics_renderer_inst            |     0.036 |
|   main_vga_vram_buffer              |     0.014 |
|   ps2_usb_keyboard                  |     0.001 |
|   sw_array                          |     0.001 |
+-------------------------------------+-----------+


