{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714101206929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714101206930 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714101206930 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714101206930 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714101206930 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714101206930 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714101206930 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714101206930 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714101206930 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714101206930 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714101206930 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714101206930 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714101206930 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714101206930 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714101206930 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714101206930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 22:13:26 2024 " "Processing started: Thu Apr 25 22:13:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714101206930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714101206930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714101206930 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714101207132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714101208104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714101208104 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1714101208152 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1714101208152 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "470 " "The Timing Analyzer is analyzing 470 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1714101210236 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1714101211308 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714101211999 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714101212024 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714101213326 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714101213326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.100 " "Worst-case setup slack is -1.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101213329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101213329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.100             -36.486 iCLK  " "   -1.100             -36.486 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101213329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714101213329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.245 " "Worst-case hold slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101213593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101213593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 iCLK  " "    0.245               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101213593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714101213593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.748 " "Worst-case recovery slack is -0.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101213698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101213698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.748              -2.617 iCLK  " "   -0.748              -2.617 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101213698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714101213698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.149 " "Worst-case removal slack is 1.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101213795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101213795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 iCLK  " "    1.149               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101213795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714101213795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.623 " "Worst-case minimum pulse width slack is 9.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101213827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101213827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.623               0.000 iCLK  " "    9.623               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101213827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714101213827 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.100 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.100" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215098 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101215098 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.100 (VIOLATED) " "Path #1: Setup slack is -1.100 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|ram~19811 " "From Node    : mem:DMem\|ram~19811" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[8\] " "To Node      : MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.513      3.513  R        clock network delay " "     3.513      3.513  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.745      0.232     uTco  mem:DMem\|ram~19811 " "     3.745      0.232     uTco  mem:DMem\|ram~19811" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.745      0.000 FF  CELL  DMem\|ram~19811\|q " "     3.745      0.000 FF  CELL  DMem\|ram~19811\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.218      0.473 FF    IC  DMem\|ram~33035\|datad " "     4.218      0.473 FF    IC  DMem\|ram~33035\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.343      0.125 FF  CELL  DMem\|ram~33035\|combout " "     4.343      0.125 FF  CELL  DMem\|ram~33035\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.748      0.405 FF    IC  DMem\|ram~33036\|datad " "     4.748      0.405 FF    IC  DMem\|ram~33036\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.873      0.125 FF  CELL  DMem\|ram~33036\|combout " "     4.873      0.125 FF  CELL  DMem\|ram~33036\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.547      0.674 FF    IC  DMem\|ram~33039\|datac " "     5.547      0.674 FF    IC  DMem\|ram~33039\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.828      0.281 FF  CELL  DMem\|ram~33039\|combout " "     5.828      0.281 FF  CELL  DMem\|ram~33039\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.103      0.275 FF    IC  DMem\|ram~33042\|dataa " "     6.103      0.275 FF    IC  DMem\|ram~33042\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.507      0.404 FF  CELL  DMem\|ram~33042\|combout " "     6.507      0.404 FF  CELL  DMem\|ram~33042\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.741      0.234 FF    IC  DMem\|ram~33053\|datac " "     6.741      0.234 FF    IC  DMem\|ram~33053\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.022      0.281 FF  CELL  DMem\|ram~33053\|combout " "     7.022      0.281 FF  CELL  DMem\|ram~33053\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.300      0.278 FF    IC  DMem\|ram~33064\|dataa " "     7.300      0.278 FF    IC  DMem\|ram~33064\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.677      0.377 FR  CELL  DMem\|ram~33064\|combout " "     7.677      0.377 FR  CELL  DMem\|ram~33064\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.219      1.542 RR    IC  DMem\|ram~33107\|datac " "     9.219      1.542 RR    IC  DMem\|ram~33107\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.506      0.287 RR  CELL  DMem\|ram~33107\|combout " "     9.506      0.287 RR  CELL  DMem\|ram~33107\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.709      0.203 RR    IC  DMem\|ram~33150\|datad " "     9.709      0.203 RR    IC  DMem\|ram~33150\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.848      0.139 RF  CELL  DMem\|ram~33150\|combout " "     9.848      0.139 RF  CELL  DMem\|ram~33150\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.318      1.470 FF    IC  DMem\|ram~33321\|datac " "    11.318      1.470 FF    IC  DMem\|ram~33321\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.599      0.281 FF  CELL  DMem\|ram~33321\|combout " "    11.599      0.281 FF  CELL  DMem\|ram~33321\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.826      0.227 FF    IC  DMem\|ram~33492\|datad " "    11.826      0.227 FF    IC  DMem\|ram~33492\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.951      0.125 FF  CELL  DMem\|ram~33492\|combout " "    11.951      0.125 FF  CELL  DMem\|ram~33492\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.206      0.255 FF    IC  WordShifter0\|initial_shift\|ShiftOperation\|\\G4_2:15:mux4_i\|or_1\|o_F~0\|datac " "    12.206      0.255 FF    IC  WordShifter0\|initial_shift\|ShiftOperation\|\\G4_2:15:mux4_i\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.487      0.281 FF  CELL  WordShifter0\|initial_shift\|ShiftOperation\|\\G4_2:15:mux4_i\|or_1\|o_F~0\|combout " "    12.487      0.281 FF  CELL  WordShifter0\|initial_shift\|ShiftOperation\|\\G4_2:15:mux4_i\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.766      0.279 FF    IC  MEMWB_pipe\|s_WB_Dmem_Lh\[8\]\|datab " "    12.766      0.279 FF    IC  MEMWB_pipe\|s_WB_Dmem_Lh\[8\]\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.097      0.331 FF  CELL  MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[8\] " "    13.097      0.331 FF  CELL  MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.053      3.053  F        clock network delay " "    13.053      3.053  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.061      0.008           clock pessimism removed " "    13.061      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.041     -0.020           clock uncertainty " "    13.041     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.997     -1.044     uTsu  MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[8\] " "    11.997     -1.044     uTsu  MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.097 " "Data Arrival Time  :    13.097" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.997 " "Data Required Time :    11.997" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.100 (VIOLATED) " "Slack              :    -1.100 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215099 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101215099 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.245 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.245" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101215332 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.245  " "Path #1: Hold slack is 0.245 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEM_WB_pipe:MEMWB_pipe\|s_WB_PCP4\[12\] " "From Node    : MEM_WB_pipe:MEMWB_pipe\|s_WB_PCP4\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q " "To Node      : reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.045      3.045  F        clock network delay " "    13.045      3.045  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.045      0.000     uTco  MEM_WB_pipe:MEMWB_pipe\|s_WB_PCP4\[12\] " "    13.045      0.000     uTco  MEM_WB_pipe:MEMWB_pipe\|s_WB_PCP4\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.045      0.000 FF  CELL  MEMWB_pipe\|s_WB_PCP4\[12\]\|combout " "    13.045      0.000 FF  CELL  MEMWB_pipe\|s_WB_PCP4\[12\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.423      0.378 FF    IC  mux6\|\\G_NBit_MUX:12:MUXI\|or_1\|o_F~2\|datad " "    13.423      0.378 FF    IC  mux6\|\\G_NBit_MUX:12:MUXI\|or_1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.543      0.120 FF  CELL  mux6\|\\G_NBit_MUX:12:MUXI\|or_1\|o_F~2\|combout " "    13.543      0.120 FF  CELL  mux6\|\\G_NBit_MUX:12:MUXI\|or_1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.543      0.000 FF    IC  regist\|\\G_dffg_Nbit:31:dffg_i\|\\Nbit_dffg:12:DFFGG\|s_Q\|d " "    13.543      0.000 FF    IC  regist\|\\G_dffg_Nbit:31:dffg_i\|\\Nbit_dffg:12:DFFGG\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.619      0.076 FF  CELL  reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q " "    13.619      0.076 FF  CELL  reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.221      3.221  F        clock network delay " "    13.221      3.221  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.188     -0.033           clock pessimism removed " "    13.188     -0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.188      0.000           clock uncertainty " "    13.188      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.374      0.186      uTh  reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q " "    13.374      0.186      uTh  reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.619 " "Data Arrival Time  :    13.619" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.374 " "Data Required Time :    13.374" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.245  " "Slack              :     0.245 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215332 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101215332 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -0.748 " "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -0.748" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101215420 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is -0.748 (VIOLATED) " "Path #1: Recovery slack is -0.748 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a4~portb_address_reg0 " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a4~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\] " "To Node      : ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.371      3.371  R        clock network delay " "     3.371      3.371  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.634      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a4~portb_address_reg0 " "     3.634      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a4~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.524      2.890 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a4\|portbdataout\[1\] " "     6.524      2.890 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a4\|portbdataout\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.552      1.028 FF    IC  IMem\|ram~53\|datad " "     7.552      1.028 FF    IC  IMem\|ram~53\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.677      0.125 FF  CELL  IMem\|ram~53\|combout " "     7.677      0.125 FF  CELL  IMem\|ram~53\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.974      0.297 FF    IC  HazardDetectionUnit0\|o_Stall_IFID~4\|datac " "     7.974      0.297 FF    IC  HazardDetectionUnit0\|o_Stall_IFID~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.255      0.281 FF  CELL  HazardDetectionUnit0\|o_Stall_IFID~4\|combout " "     8.255      0.281 FF  CELL  HazardDetectionUnit0\|o_Stall_IFID~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.666      0.411 FF    IC  HazardDetectionUnit0\|o_Stall_IFID~5\|datad " "     8.666      0.411 FF    IC  HazardDetectionUnit0\|o_Stall_IFID~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.791      0.125 FF  CELL  HazardDetectionUnit0\|o_Stall_IFID~5\|combout " "     8.791      0.125 FF  CELL  HazardDetectionUnit0\|o_Stall_IFID~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.021      0.230 FF    IC  HazardDetectionUnit0\|o_Stall_IFID~6\|datad " "     9.021      0.230 FF    IC  HazardDetectionUnit0\|o_Stall_IFID~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.146      0.125 FF  CELL  HazardDetectionUnit0\|o_Stall_IFID~6\|combout " "     9.146      0.125 FF  CELL  HazardDetectionUnit0\|o_Stall_IFID~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.375      0.229 FF    IC  HazardDetectionUnit0\|o_Stall_IFID~14\|datad " "     9.375      0.229 FF    IC  HazardDetectionUnit0\|o_Stall_IFID~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.525      0.150 FR  CELL  HazardDetectionUnit0\|o_Stall_IFID~14\|combout " "     9.525      0.150 FR  CELL  HazardDetectionUnit0\|o_Stall_IFID~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.776      0.251 RR    IC  IDEX_pipe\|process_0~0\|datad " "     9.776      0.251 RR    IC  IDEX_pipe\|process_0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.915      0.139 RF  CELL  IDEX_pipe\|process_0~0\|combout " "     9.915      0.139 RF  CELL  IDEX_pipe\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.569      2.654 FF    IC  IDEX_pipe\|s_EX_PCP4\[1\]\|dataa " "    12.569      2.654 FF    IC  IDEX_pipe\|s_EX_PCP4\[1\]\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.998      0.429 FR  CELL  ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\] " "    12.998      0.429 FR  CELL  ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.098      3.098  F        clock network delay " "    13.098      3.098  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.130      0.032           clock pessimism removed " "    13.130      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.110     -0.020           clock uncertainty " "    13.110     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.250     -0.860     uTsu  ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\] " "    12.250     -0.860     uTsu  ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.998 " "Data Arrival Time  :    12.998" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.250 " "Data Required Time :    12.250" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.748 (VIOLATED) " "Slack              :    -0.748 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215420 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101215420 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.149 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.149" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101215502 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.149  " "Path #1: Removal slack is 1.149 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\] " "To Node      : EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        iCLK " "    10.000      0.000  F        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  iCLK~input\|i " "    10.000      0.000 FF    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.836      0.836 FF  CELL  iCLK~input\|o " "    10.836      0.836 FF  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.133      2.297 FF    IC  IFID_pipe\|process_0~0\|datad " "    13.133      2.297 FF    IC  IFID_pipe\|process_0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.253      0.120 FF  CELL  IFID_pipe\|process_0~0\|combout " "    13.253      0.120 FF  CELL  IFID_pipe\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.009      0.756 FF    IC  EXMEM_pipe\|s_MEM_rs_data_o\[0\]\|datab " "    14.009      0.756 FF    IC  EXMEM_pipe\|s_MEM_rs_data_o\[0\]\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.345      0.336 FR  CELL  EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\] " "    14.345      0.336 FR  CELL  EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.196      3.196  F        clock network delay " "    13.196      3.196  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.196      0.000           clock uncertainty " "    13.196      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.196      0.000      uTh  EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\] " "    13.196      0.000      uTh  EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.345 " "Data Arrival Time  :    14.345" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.196 " "Data Required Time :    13.196" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.149  " "Slack              :     1.149 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101215502 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101215502 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714101215504 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714101215603 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714101220172 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714101222662 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714101222662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.290 " "Worst-case setup slack is -0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101222666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101222666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -0.805 iCLK  " "   -0.290              -0.805 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101222666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714101222666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.199 " "Worst-case hold slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101222925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101222925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 iCLK  " "    0.199               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101222925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714101222925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.140 " "Worst-case recovery slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101223008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101223008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 iCLK  " "    0.140               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101223008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714101223008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.153 " "Worst-case removal slack is 1.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101223089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101223089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.153               0.000 iCLK  " "    1.153               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101223089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714101223089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.644 " "Worst-case minimum pulse width slack is 9.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101223124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101223124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.644               0.000 iCLK  " "    9.644               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101223124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714101223124 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.290 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.290" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101224428 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.290 (VIOLATED) " "Path #1: Setup slack is -0.290 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|ram~19811 " "From Node    : mem:DMem\|ram~19811" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[8\] " "To Node      : MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.194      3.194  R        clock network delay " "     3.194      3.194  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.407      0.213     uTco  mem:DMem\|ram~19811 " "     3.407      0.213     uTco  mem:DMem\|ram~19811" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.407      0.000 RR  CELL  DMem\|ram~19811\|q " "     3.407      0.000 RR  CELL  DMem\|ram~19811\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.807      0.400 RR    IC  DMem\|ram~33035\|datad " "     3.807      0.400 RR    IC  DMem\|ram~33035\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.951      0.144 RR  CELL  DMem\|ram~33035\|combout " "     3.951      0.144 RR  CELL  DMem\|ram~33035\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.332      0.381 RR    IC  DMem\|ram~33036\|datad " "     4.332      0.381 RR    IC  DMem\|ram~33036\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.476      0.144 RR  CELL  DMem\|ram~33036\|combout " "     4.476      0.144 RR  CELL  DMem\|ram~33036\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.112      0.636 RR    IC  DMem\|ram~33039\|datac " "     5.112      0.636 RR    IC  DMem\|ram~33039\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.377      0.265 RR  CELL  DMem\|ram~33039\|combout " "     5.377      0.265 RR  CELL  DMem\|ram~33039\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.595      0.218 RR    IC  DMem\|ram~33042\|dataa " "     5.595      0.218 RR    IC  DMem\|ram~33042\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.975      0.380 RR  CELL  DMem\|ram~33042\|combout " "     5.975      0.380 RR  CELL  DMem\|ram~33042\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.161      0.186 RR    IC  DMem\|ram~33053\|datac " "     6.161      0.186 RR    IC  DMem\|ram~33053\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.426      0.265 RR  CELL  DMem\|ram~33053\|combout " "     6.426      0.265 RR  CELL  DMem\|ram~33053\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.646      0.220 RR    IC  DMem\|ram~33064\|dataa " "     6.646      0.220 RR    IC  DMem\|ram~33064\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.026      0.380 RR  CELL  DMem\|ram~33064\|combout " "     7.026      0.380 RR  CELL  DMem\|ram~33064\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.466      1.440 RR    IC  DMem\|ram~33107\|datac " "     8.466      1.440 RR    IC  DMem\|ram~33107\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.731      0.265 RR  CELL  DMem\|ram~33107\|combout " "     8.731      0.265 RR  CELL  DMem\|ram~33107\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.918      0.187 RR    IC  DMem\|ram~33150\|datad " "     8.918      0.187 RR    IC  DMem\|ram~33150\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.062      0.144 RR  CELL  DMem\|ram~33150\|combout " "     9.062      0.144 RR  CELL  DMem\|ram~33150\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.413      1.351 RR    IC  DMem\|ram~33321\|datac " "    10.413      1.351 RR    IC  DMem\|ram~33321\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.678      0.265 RR  CELL  DMem\|ram~33321\|combout " "    10.678      0.265 RR  CELL  DMem\|ram~33321\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.866      0.188 RR    IC  DMem\|ram~33492\|datad " "    10.866      0.188 RR    IC  DMem\|ram~33492\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.010      0.144 RR  CELL  DMem\|ram~33492\|combout " "    11.010      0.144 RR  CELL  DMem\|ram~33492\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.216      0.206 RR    IC  WordShifter0\|initial_shift\|ShiftOperation\|\\G4_2:15:mux4_i\|or_1\|o_F~0\|datac " "    11.216      0.206 RR    IC  WordShifter0\|initial_shift\|ShiftOperation\|\\G4_2:15:mux4_i\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.481      0.265 RR  CELL  WordShifter0\|initial_shift\|ShiftOperation\|\\G4_2:15:mux4_i\|or_1\|o_F~0\|combout " "    11.481      0.265 RR  CELL  WordShifter0\|initial_shift\|ShiftOperation\|\\G4_2:15:mux4_i\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.705      0.224 RR    IC  MEMWB_pipe\|s_WB_Dmem_Lh\[8\]\|datab " "    11.705      0.224 RR    IC  MEMWB_pipe\|s_WB_Dmem_Lh\[8\]\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.036      0.331 RR  CELL  MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[8\] " "    12.036      0.331 RR  CELL  MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.744      2.744  F        clock network delay " "    12.744      2.744  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.751      0.007           clock pessimism removed " "    12.751      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.731     -0.020           clock uncertainty " "    12.731     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.746     -0.985     uTsu  MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[8\] " "    11.746     -0.985     uTsu  MEM_WB_pipe:MEMWB_pipe\|s_WB_Dmem_Lh\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.036 " "Data Arrival Time  :    12.036" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.746 " "Data Required Time :    11.746" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.290 (VIOLATED) " "Slack              :    -0.290 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224428 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101224428 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.199 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.199" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224660 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101224660 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.199  " "Path #1: Hold slack is 0.199 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEM_WB_pipe:MEMWB_pipe\|s_WB_PCP4\[12\] " "From Node    : MEM_WB_pipe:MEMWB_pipe\|s_WB_PCP4\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q " "To Node      : reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.740      2.740  F        clock network delay " "    12.740      2.740  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.740      0.000     uTco  MEM_WB_pipe:MEMWB_pipe\|s_WB_PCP4\[12\] " "    12.740      0.000     uTco  MEM_WB_pipe:MEMWB_pipe\|s_WB_PCP4\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.740      0.000 FF  CELL  MEMWB_pipe\|s_WB_PCP4\[12\]\|combout " "    12.740      0.000 FF  CELL  MEMWB_pipe\|s_WB_PCP4\[12\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.077      0.337 FF    IC  mux6\|\\G_NBit_MUX:12:MUXI\|or_1\|o_F~2\|datad " "    13.077      0.337 FF    IC  mux6\|\\G_NBit_MUX:12:MUXI\|or_1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.182      0.105 FF  CELL  mux6\|\\G_NBit_MUX:12:MUXI\|or_1\|o_F~2\|combout " "    13.182      0.105 FF  CELL  mux6\|\\G_NBit_MUX:12:MUXI\|or_1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.182      0.000 FF    IC  regist\|\\G_dffg_Nbit:31:dffg_i\|\\Nbit_dffg:12:DFFGG\|s_Q\|d " "    13.182      0.000 FF    IC  regist\|\\G_dffg_Nbit:31:dffg_i\|\\Nbit_dffg:12:DFFGG\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.247      0.065 FF  CELL  reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q " "    13.247      0.065 FF  CELL  reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.906      2.906  F        clock network delay " "    12.906      2.906  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.877     -0.029           clock pessimism removed " "    12.877     -0.029           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.877      0.000           clock uncertainty " "    12.877      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.048      0.171      uTh  reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q " "    13.048      0.171      uTh  reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.247 " "Data Arrival Time  :    13.247" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.048 " "Data Required Time :    13.048" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.199  " "Slack              :     0.199 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224661 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101224661 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.140 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.140" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224743 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101224743 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 0.140  " "Path #1: Recovery slack is 0.140 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a4~portb_address_reg0 " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a4~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\] " "To Node      : ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.052      3.052  R        clock network delay " "     3.052      3.052  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.288      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a4~portb_address_reg0 " "     3.288      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a4~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.906      2.618 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a4\|portbdataout\[1\] " "     5.906      2.618 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a4\|portbdataout\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.871      0.965 RR    IC  IMem\|ram~53\|datad " "     6.871      0.965 RR    IC  IMem\|ram~53\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.015      0.144 RR  CELL  IMem\|ram~53\|combout " "     7.015      0.144 RR  CELL  IMem\|ram~53\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.252      0.237 RR    IC  HazardDetectionUnit0\|o_Stall_IFID~4\|datac " "     7.252      0.237 RR    IC  HazardDetectionUnit0\|o_Stall_IFID~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.517      0.265 RR  CELL  HazardDetectionUnit0\|o_Stall_IFID~4\|combout " "     7.517      0.265 RR  CELL  HazardDetectionUnit0\|o_Stall_IFID~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.902      0.385 RR    IC  HazardDetectionUnit0\|o_Stall_IFID~5\|datad " "     7.902      0.385 RR    IC  HazardDetectionUnit0\|o_Stall_IFID~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.046      0.144 RR  CELL  HazardDetectionUnit0\|o_Stall_IFID~5\|combout " "     8.046      0.144 RR  CELL  HazardDetectionUnit0\|o_Stall_IFID~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.236      0.190 RR    IC  HazardDetectionUnit0\|o_Stall_IFID~6\|datad " "     8.236      0.190 RR    IC  HazardDetectionUnit0\|o_Stall_IFID~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.380      0.144 RR  CELL  HazardDetectionUnit0\|o_Stall_IFID~6\|combout " "     8.380      0.144 RR  CELL  HazardDetectionUnit0\|o_Stall_IFID~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.569      0.189 RR    IC  HazardDetectionUnit0\|o_Stall_IFID~14\|datad " "     8.569      0.189 RR    IC  HazardDetectionUnit0\|o_Stall_IFID~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.694      0.125 RF  CELL  HazardDetectionUnit0\|o_Stall_IFID~14\|combout " "     8.694      0.125 RF  CELL  HazardDetectionUnit0\|o_Stall_IFID~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.943      0.249 FF    IC  IDEX_pipe\|process_0~0\|datad " "     8.943      0.249 FF    IC  IDEX_pipe\|process_0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.077      0.134 FR  CELL  IDEX_pipe\|process_0~0\|combout " "     9.077      0.134 FR  CELL  IDEX_pipe\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.471      2.394 RR    IC  IDEX_pipe\|s_EX_PCP4\[1\]\|dataa " "    11.471      2.394 RR    IC  IDEX_pipe\|s_EX_PCP4\[1\]\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.865      0.394 RF  CELL  ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\] " "    11.865      0.394 RF  CELL  ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.781      2.781  F        clock network delay " "    12.781      2.781  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.809      0.028           clock pessimism removed " "    12.809      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.789     -0.020           clock uncertainty " "    12.789     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.005     -0.784     uTsu  ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\] " "    12.005     -0.784     uTsu  ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.865 " "Data Arrival Time  :    11.865" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.005 " "Data Required Time :    12.005" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.140  " "Slack              :     0.140 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224744 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101224744 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.153 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.153" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101224824 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.153  " "Path #1: Removal slack is 1.153 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\] " "To Node      : EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        iCLK " "    10.000      0.000  F        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  iCLK~input\|i " "    10.000      0.000 FF    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.798      0.798 FF  CELL  iCLK~input\|o " "    10.798      0.798 FF  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.948      2.150 FF    IC  IFID_pipe\|process_0~0\|datad " "    12.948      2.150 FF    IC  IFID_pipe\|process_0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.053      0.105 FF  CELL  IFID_pipe\|process_0~0\|combout " "    13.053      0.105 FF  CELL  IFID_pipe\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.721      0.668 FF    IC  EXMEM_pipe\|s_MEM_rs_data_o\[0\]\|datab " "    13.721      0.668 FF    IC  EXMEM_pipe\|s_MEM_rs_data_o\[0\]\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.020      0.299 FR  CELL  EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\] " "    14.020      0.299 FR  CELL  EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.867      2.867  F        clock network delay " "    12.867      2.867  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.867      0.000           clock uncertainty " "    12.867      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.867      0.000      uTh  EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\] " "    12.867      0.000      uTh  EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.020 " "Data Arrival Time  :    14.020" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.867 " "Data Required Time :    12.867" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.153  " "Slack              :     1.153 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101224824 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101224824 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714101224825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.708 " "Worst-case setup slack is 4.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101226355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101226355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.708               0.000 iCLK  " "    4.708               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101226355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714101226355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.103 " "Worst-case hold slack is 0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101226620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101226620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 iCLK  " "    0.103               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101226620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714101226620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.130 " "Worst-case recovery slack is 5.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101226702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101226702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.130               0.000 iCLK  " "    5.130               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101226702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714101226702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.476 " "Worst-case removal slack is 0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101226783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101226783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 iCLK  " "    0.476               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101226783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714101226783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.360 " "Worst-case minimum pulse width slack is 9.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101226819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101226819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.360               0.000 iCLK  " "    9.360               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714101226819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714101226819 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.708 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.708" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228120 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228120 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228120 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101228120 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.708  " "Path #1: Setup slack is 4.708 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[28\] " "From Node    : EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~24615 " "To Node      : mem:DMem\|ram~24615" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.983      1.983  F        clock network delay " "    11.983      1.983  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.983      0.000     uTco  EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[28\] " "    11.983      0.000     uTco  EX_MEM_pipe:EXMEM_pipe\|s_MEM_rt_data_o\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.983      0.000 FF  CELL  EXMEM_pipe\|s_MEM_rt_data_o\[28\]\|combout " "    11.983      0.000 FF  CELL  EXMEM_pipe\|s_MEM_rt_data_o\[28\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.674      4.691 FF    IC  DMem\|ram~24615\|asdata " "    16.674      4.691 FF    IC  DMem\|ram~24615\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.849      0.175 FF  CELL  mem:DMem\|ram~24615 " "    16.849      0.175 FF  CELL  mem:DMem\|ram~24615" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.566      1.566  R        clock network delay " "    21.566      1.566  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.570      0.004           clock pessimism removed " "    21.570      0.004           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.550     -0.020           clock uncertainty " "    21.550     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.557      0.007     uTsu  mem:DMem\|ram~24615 " "    21.557      0.007     uTsu  mem:DMem\|ram~24615" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.849 " "Data Arrival Time  :    16.849" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.557 " "Data Required Time :    21.557" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.708  " "Slack              :     4.708 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228121 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101228121 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.103 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.103" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101228374 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.103  " "Path #1: Hold slack is 0.103 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEM_WB_pipe:MEMWB_pipe\|s_WB_PCP4\[12\] " "From Node    : MEM_WB_pipe:MEMWB_pipe\|s_WB_PCP4\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q " "To Node      : reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.984      1.984  F        clock network delay " "    11.984      1.984  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.984      0.000     uTco  MEM_WB_pipe:MEMWB_pipe\|s_WB_PCP4\[12\] " "    11.984      0.000     uTco  MEM_WB_pipe:MEMWB_pipe\|s_WB_PCP4\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.984      0.000 RR  CELL  MEMWB_pipe\|s_WB_PCP4\[12\]\|combout " "    11.984      0.000 RR  CELL  MEMWB_pipe\|s_WB_PCP4\[12\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.150      0.166 RR    IC  mux6\|\\G_NBit_MUX:12:MUXI\|or_1\|o_F~2\|datad " "    12.150      0.166 RR    IC  mux6\|\\G_NBit_MUX:12:MUXI\|or_1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.215      0.065 RR  CELL  mux6\|\\G_NBit_MUX:12:MUXI\|or_1\|o_F~2\|combout " "    12.215      0.065 RR  CELL  mux6\|\\G_NBit_MUX:12:MUXI\|or_1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.215      0.000 RR    IC  regist\|\\G_dffg_Nbit:31:dffg_i\|\\Nbit_dffg:12:DFFGG\|s_Q\|d " "    12.215      0.000 RR    IC  regist\|\\G_dffg_Nbit:31:dffg_i\|\\Nbit_dffg:12:DFFGG\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.246      0.031 RR  CELL  reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q " "    12.246      0.031 RR  CELL  reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.078      2.078  F        clock network delay " "    12.078      2.078  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.059     -0.019           clock pessimism removed " "    12.059     -0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.059      0.000           clock uncertainty " "    12.059      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.143      0.084      uTh  reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q " "    12.143      0.084      uTh  reg:regist\|dffg_N:\\G_dffg_Nbit:31:dffg_i\|dffg:\\Nbit_dffg:12:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.246 " "Data Arrival Time  :    12.246" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.143 " "Data Required Time :    12.143" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.103  " "Slack              :     0.103 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228374 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101228374 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.130 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228456 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101228456 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.130  " "Path #1: Recovery slack is 5.130 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a4~portb_address_reg0 " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a4~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\] " "To Node      : ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.788      1.788  R        clock network delay " "     1.788      1.788  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.916      0.128     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a4~portb_address_reg0 " "     1.916      0.128     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a4~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.066      1.150 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a4\|portbdataout\[1\] " "     3.066      1.150 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a4\|portbdataout\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.641      0.575 FF    IC  IMem\|ram~53\|datad " "     3.641      0.575 FF    IC  IMem\|ram~53\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.704      0.063 FF  CELL  IMem\|ram~53\|combout " "     3.704      0.063 FF  CELL  IMem\|ram~53\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.849      0.145 FF    IC  HazardDetectionUnit0\|o_Stall_IFID~4\|datac " "     3.849      0.145 FF    IC  HazardDetectionUnit0\|o_Stall_IFID~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.982      0.133 FF  CELL  HazardDetectionUnit0\|o_Stall_IFID~4\|combout " "     3.982      0.133 FF  CELL  HazardDetectionUnit0\|o_Stall_IFID~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.188      0.206 FF    IC  HazardDetectionUnit0\|o_Stall_IFID~5\|datad " "     4.188      0.206 FF    IC  HazardDetectionUnit0\|o_Stall_IFID~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.251      0.063 FF  CELL  HazardDetectionUnit0\|o_Stall_IFID~5\|combout " "     4.251      0.063 FF  CELL  HazardDetectionUnit0\|o_Stall_IFID~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.360      0.109 FF    IC  HazardDetectionUnit0\|o_Stall_IFID~6\|datad " "     4.360      0.109 FF    IC  HazardDetectionUnit0\|o_Stall_IFID~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.423      0.063 FF  CELL  HazardDetectionUnit0\|o_Stall_IFID~6\|combout " "     4.423      0.063 FF  CELL  HazardDetectionUnit0\|o_Stall_IFID~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.533      0.110 FF    IC  HazardDetectionUnit0\|o_Stall_IFID~14\|datad " "     4.533      0.110 FF    IC  HazardDetectionUnit0\|o_Stall_IFID~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.605      0.072 FR  CELL  HazardDetectionUnit0\|o_Stall_IFID~14\|combout " "     4.605      0.072 FR  CELL  HazardDetectionUnit0\|o_Stall_IFID~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.721      0.116 RR    IC  IDEX_pipe\|process_0~0\|datad " "     4.721      0.116 RR    IC  IDEX_pipe\|process_0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.787      0.066 RF  CELL  IDEX_pipe\|process_0~0\|combout " "     4.787      0.066 RF  CELL  IDEX_pipe\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.253      1.466 FF    IC  IDEX_pipe\|s_EX_PCP4\[1\]\|dataa " "     6.253      1.466 FF    IC  IDEX_pipe\|s_EX_PCP4\[1\]\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.466      0.213 FR  CELL  ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\] " "     6.466      0.213 FR  CELL  ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.004      2.004  F        clock network delay " "    12.004      2.004  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.023      0.019           clock pessimism removed " "    12.023      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.003     -0.020           clock uncertainty " "    12.003     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.596     -0.407     uTsu  ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\] " "    11.596     -0.407     uTsu  ID_EX_pipe:IDEX_pipe\|s_EX_PCP4\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.466 " "Data Arrival Time  :     6.466" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.596 " "Data Required Time :    11.596" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.130  " "Slack              :     5.130 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228457 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101228457 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.476 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.476" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101228541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.476  " "Path #1: Removal slack is 0.476 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\] " "To Node      : EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        iCLK " "    10.000      0.000  F        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  iCLK~input\|i " "    10.000      0.000 FF    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.748      0.748 FF  CELL  iCLK~input\|o " "    10.748      0.748 FF  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.923      1.175 FF    IC  IFID_pipe\|process_0~0\|datad " "    11.923      1.175 FF    IC  IFID_pipe\|process_0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.984      0.061 FF  CELL  IFID_pipe\|process_0~0\|combout " "    11.984      0.061 FF  CELL  IFID_pipe\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.373      0.389 FF    IC  EXMEM_pipe\|s_MEM_rs_data_o\[0\]\|datab " "    12.373      0.389 FF    IC  EXMEM_pipe\|s_MEM_rs_data_o\[0\]\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.535      0.162 FR  CELL  EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\] " "    12.535      0.162 FR  CELL  EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.059      2.059  F        clock network delay " "    12.059      2.059  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.059      0.000           clock uncertainty " "    12.059      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.059      0.000      uTh  EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\] " "    12.059      0.000      uTh  EX_MEM_pipe:EXMEM_pipe\|s_MEM_rs_data_o\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.535 " "Data Arrival Time  :    12.535" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.059 " "Data Required Time :    12.059" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.476  " "Slack              :     0.476 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714101228541 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714101228541 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714101229105 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714101229119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1295 " "Peak virtual memory: 1295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714101229430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 22:13:49 2024 " "Processing ended: Thu Apr 25 22:13:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714101229430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714101229430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714101229430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714101229430 ""}
