TimeQuest Timing Analyzer report for vgasync
Sat Jun 20 22:14:25 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Recovery: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Removal: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Recovery: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Removal: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Recovery: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Removal: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Recovery Transfers
 68. Removal Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; vgasync                                                           ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                       ; Targets                                                        ;
+------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 31.733 ; 31.51 MHz ; 0.000 ; 15.866 ; 50.00      ; 119       ; 75          ;       ;        ;           ;            ; false    ; CLOCK_50 ; altpllwdp_inst|altpll_component|auto_generated|pll1|inclk[0] ; { altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                                   ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { CLOCK_50 }                                                   ;
+------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+-----------+-----------------+------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                 ; Note ;
+-----------+-----------------+------------------------------------------------------------+------+
; 90.35 MHz ; 90.35 MHz       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.202 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                 ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                              ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.820 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                              ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.520 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                   ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                   ; 9.740  ; 0.000         ;
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.825 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                     ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 14.202 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll_internal_phasestep_reg ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.867       ; 3.173      ; 4.833      ;
; 20.665 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 11.001     ;
; 20.667 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.999     ;
; 20.670 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.996     ;
; 20.672 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.994     ;
; 20.694 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.972     ;
; 20.697 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.969     ;
; 20.699 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.967     ;
; 20.702 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.964     ;
; 20.703 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.963     ;
; 20.706 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.960     ;
; 20.708 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.958     ;
; 20.711 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.955     ;
; 20.744 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.922     ;
; 20.749 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.917     ;
; 20.752 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.919     ;
; 20.753 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.918     ;
; 20.754 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.917     ;
; 20.755 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.916     ;
; 20.781 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.890     ;
; 20.782 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.889     ;
; 20.784 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.887     ;
; 20.785 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.886     ;
; 20.790 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.881     ;
; 20.791 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.880     ;
; 20.793 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.878     ;
; 20.794 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.877     ;
; 20.831 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.840     ;
; 20.832 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.839     ;
; 20.847 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.819     ;
; 20.849 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.817     ;
; 20.850 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.821     ;
; 20.852 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.819     ;
; 20.854 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.817     ;
; 20.856 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.815     ;
; 20.858 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[10]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.808     ;
; 20.860 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[6]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.806     ;
; 20.862 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[7]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.804     ;
; 20.863 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[10]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.803     ;
; 20.865 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[6]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.801     ;
; 20.867 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[7]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.799     ;
; 20.869 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.797     ;
; 20.871 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.795     ;
; 20.876 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.790     ;
; 20.879 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.792     ;
; 20.879 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.787     ;
; 20.882 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.789     ;
; 20.883 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.788     ;
; 20.885 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.781     ;
; 20.885 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.781     ;
; 20.886 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.785     ;
; 20.888 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.783     ;
; 20.888 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.778     ;
; 20.890 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.776     ;
; 20.891 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.780     ;
; 20.892 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.779     ;
; 20.895 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.776     ;
; 20.907 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|pixel_num[0]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.069     ; 10.752     ;
; 20.907 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.759     ;
; 20.908 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|pixel_num[13]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.069     ; 10.751     ;
; 20.910 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|pixel_num[11]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.069     ; 10.749     ;
; 20.910 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.756     ;
; 20.912 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|pixel_num[0]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.069     ; 10.747     ;
; 20.913 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|pixel_num[13]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.069     ; 10.746     ;
; 20.915 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|pixel_num[15]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.069     ; 10.744     ;
; 20.915 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|pixel_num[11]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.069     ; 10.744     ;
; 20.919 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.752     ;
; 20.920 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|pixel_num[15]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.069     ; 10.739     ;
; 20.921 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.750     ;
; 20.924 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|pixel_num[14]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.069     ; 10.735     ;
; 20.925 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|pixel_num[10]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.069     ; 10.734     ;
; 20.926 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.740     ;
; 20.929 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.742     ;
; 20.929 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|pixel_num[14]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.069     ; 10.730     ;
; 20.930 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|pixel_num[10]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.069     ; 10.729     ;
; 20.933 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.738     ;
; 20.937 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.729     ;
; 20.945 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[10]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.726     ;
; 20.946 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[10]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.725     ;
; 20.947 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[6]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.724     ;
; 20.948 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.723     ;
; 20.948 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[6]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.723     ;
; 20.949 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[7]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.722     ;
; 20.950 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[7]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.721     ;
; 20.951 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.720     ;
; 20.954 ; vga_frame:comb_5|line_num[5]                               ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.712     ;
; 20.956 ; vga_frame:comb_5|line_num[5]                               ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.710     ;
; 20.957 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.714     ;
; 20.960 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.057     ; 10.711     ;
; 20.965 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[23]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.066     ; 10.697     ;
; 20.966 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[4]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.066     ; 10.696     ;
; 20.966 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[20]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.066     ; 10.696     ;
; 20.966 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[22]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.066     ; 10.696     ;
; 20.970 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[23]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.066     ; 10.692     ;
; 20.971 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[4]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.066     ; 10.691     ;
; 20.971 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[20]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.066     ; 10.691     ;
; 20.971 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[22]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.066     ; 10.691     ;
; 20.983 ; vga_frame:comb_5|line_num[5]                               ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.683     ;
; 20.985 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[1]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.681     ;
; 20.986 ; vga_frame:comb_5|line_num[5]                               ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 10.680     ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                              ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.358 ; vga_frame:comb_5|pixel_num[1]                                                                                                        ; vga_frame:comb_5|pixel_num[1]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga_frame:comb_5|pixel_num[2]                                                                                                        ; vga_frame:comb_5|pixel_num[2]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga_frame:comb_5|pixel_num[7]                                                                                                        ; vga_frame:comb_5|pixel_num[7]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga_frame:comb_5|pixel_num[8]                                                                                                        ; vga_frame:comb_5|pixel_num[8]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga_frame:comb_5|pixel_num[9]                                                                                                        ; vga_frame:comb_5|pixel_num[9]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga_frame:comb_5|pixel_num[19]                                                                                                       ; vga_frame:comb_5|pixel_num[19]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga_frame:comb_5|line_num[5]                                                                                                         ; vga_frame:comb_5|line_num[5]                                                                                                         ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga_frame:comb_5|line_num[9]                                                                                                         ; vga_frame:comb_5|line_num[9]                                                                                                         ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga_frame:comb_5|line_num[12]                                                                                                        ; vga_frame:comb_5|line_num[12]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga_frame:comb_5|line_num[13]                                                                                                        ; vga_frame:comb_5|line_num[13]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga_frame:comb_5|line_num[14]                                                                                                        ; vga_frame:comb_5|line_num[14]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga_frame:comb_5|line_num[15]                                                                                                        ; vga_frame:comb_5|line_num[15]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga_frame:comb_5|line_num[16]                                                                                                        ; vga_frame:comb_5|line_num[16]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga_frame:comb_5|line_num[17]                                                                                                        ; vga_frame:comb_5|line_num[17]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga_frame:comb_5|line_num[18]                                                                                                        ; vga_frame:comb_5|line_num[18]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga_frame:comb_5|line_num[19]                                                                                                        ; vga_frame:comb_5|line_num[19]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga_frame:comb_5|line_num[21]                                                                                                        ; vga_frame:comb_5|line_num[21]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga_frame:comb_5|bw[0]                                                                                                               ; vga_frame:comb_5|bw[0]                                                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|pixel_num[0]                                                                                                        ; vga_frame:comb_5|pixel_num[0]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|pixel_num[3]                                                                                                        ; vga_frame:comb_5|pixel_num[3]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|pixel_num[6]                                                                                                        ; vga_frame:comb_5|pixel_num[6]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|pixel_num[10]                                                                                                       ; vga_frame:comb_5|pixel_num[10]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|pixel_num[11]                                                                                                       ; vga_frame:comb_5|pixel_num[11]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|pixel_num[12]                                                                                                       ; vga_frame:comb_5|pixel_num[12]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|pixel_num[13]                                                                                                       ; vga_frame:comb_5|pixel_num[13]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|pixel_num[14]                                                                                                       ; vga_frame:comb_5|pixel_num[14]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|pixel_num[15]                                                                                                       ; vga_frame:comb_5|pixel_num[15]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|pixel_num[16]                                                                                                       ; vga_frame:comb_5|pixel_num[16]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|pixel_num[17]                                                                                                       ; vga_frame:comb_5|pixel_num[17]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|pixel_num[18]                                                                                                       ; vga_frame:comb_5|pixel_num[18]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|pixel_num[20]                                                                                                       ; vga_frame:comb_5|pixel_num[20]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|pixel_num[21]                                                                                                       ; vga_frame:comb_5|pixel_num[21]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|pixel_num[22]                                                                                                       ; vga_frame:comb_5|pixel_num[22]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|pixel_num[23]                                                                                                       ; vga_frame:comb_5|pixel_num[23]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|line_num[2]                                                                                                         ; vga_frame:comb_5|line_num[2]                                                                                                         ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|line_num[4]                                                                                                         ; vga_frame:comb_5|line_num[4]                                                                                                         ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|line_num[20]                                                                                                        ; vga_frame:comb_5|line_num[20]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|line_num[22]                                                                                                        ; vga_frame:comb_5|line_num[22]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|line_num[23]                                                                                                        ; vga_frame:comb_5|line_num[23]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[0]                                                                                                      ; vga_frame:comb_5|phaseperiod[0]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[1]                                                                                                      ; vga_frame:comb_5|phaseperiod[1]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[2]                                                                                                      ; vga_frame:comb_5|phaseperiod[2]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[4]                                                                                                      ; vga_frame:comb_5|phaseperiod[4]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[5]                                                                                                      ; vga_frame:comb_5|phaseperiod[5]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[8]                                                                                                      ; vga_frame:comb_5|phaseperiod[8]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[9]                                                                                                      ; vga_frame:comb_5|phaseperiod[9]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[10]                                                                                                     ; vga_frame:comb_5|phaseperiod[10]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[11]                                                                                                     ; vga_frame:comb_5|phaseperiod[11]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[12]                                                                                                     ; vga_frame:comb_5|phaseperiod[12]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[13]                                                                                                     ; vga_frame:comb_5|phaseperiod[13]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[14]                                                                                                     ; vga_frame:comb_5|phaseperiod[14]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[15]                                                                                                     ; vga_frame:comb_5|phaseperiod[15]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[16]                                                                                                     ; vga_frame:comb_5|phaseperiod[16]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[17]                                                                                                     ; vga_frame:comb_5|phaseperiod[17]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[18]                                                                                                     ; vga_frame:comb_5|phaseperiod[18]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[19]                                                                                                     ; vga_frame:comb_5|phaseperiod[19]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[20]                                                                                                     ; vga_frame:comb_5|phaseperiod[20]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[21]                                                                                                     ; vga_frame:comb_5|phaseperiod[21]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[22]                                                                                                     ; vga_frame:comb_5|phaseperiod[22]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[23]                                                                                                     ; vga_frame:comb_5|phaseperiod[23]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[24]                                                                                                     ; vga_frame:comb_5|phaseperiod[24]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[25]                                                                                                     ; vga_frame:comb_5|phaseperiod[25]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[26]                                                                                                     ; vga_frame:comb_5|phaseperiod[26]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[27]                                                                                                     ; vga_frame:comb_5|phaseperiod[27]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[28]                                                                                                     ; vga_frame:comb_5|phaseperiod[28]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[29]                                                                                                     ; vga_frame:comb_5|phaseperiod[29]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[30]                                                                                                     ; vga_frame:comb_5|phaseperiod[30]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga_frame:comb_5|phaseperiod[31]                                                                                                     ; vga_frame:comb_5|phaseperiod[31]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[1] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.379 ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[1] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.597      ;
; 0.382 ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.600      ;
; 0.502 ; vga_frame:comb_5|clock_num[23]                                                                                                       ; vga_frame:comb_5|clock_num[23]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.720      ;
; 0.548 ; vga_frame:comb_5|clock_num[11]                                                                                                       ; vga_frame:comb_5|clock_num[11]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.766      ;
; 0.549 ; vga_frame:comb_5|clock_num[13]                                                                                                       ; vga_frame:comb_5|clock_num[13]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; vga_frame:comb_5|clock_num[1]                                                                                                        ; vga_frame:comb_5|clock_num[1]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.550 ; vga_frame:comb_5|clock_num[2]                                                                                                        ; vga_frame:comb_5|clock_num[2]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.551 ; vga_frame:comb_5|clock_num[5]                                                                                                        ; vga_frame:comb_5|clock_num[5]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; vga_frame:comb_5|clock_num[12]                                                                                                       ; vga_frame:comb_5|clock_num[12]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; vga_frame:comb_5|clock_num[21]                                                                                                       ; vga_frame:comb_5|clock_num[21]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.552 ; vga_frame:comb_5|clock_num[10]                                                                                                       ; vga_frame:comb_5|clock_num[10]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; vga_frame:comb_5|clock_num[14]                                                                                                       ; vga_frame:comb_5|clock_num[14]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; vga_frame:comb_5|clock_num[19]                                                                                                       ; vga_frame:comb_5|clock_num[19]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.553 ; vga_frame:comb_5|clock_num[6]                                                                                                        ; vga_frame:comb_5|clock_num[6]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; vga_frame:comb_5|clock_num[16]                                                                                                       ; vga_frame:comb_5|clock_num[16]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; vga_frame:comb_5|clock_num[20]                                                                                                       ; vga_frame:comb_5|clock_num[20]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; vga_frame:comb_5|clock_num[22]                                                                                                       ; vga_frame:comb_5|clock_num[22]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.684 ; vga_frame:comb_5|clock_num[7]                                                                                                        ; vga_frame:comb_5|clock_num[7]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.902      ;
; 0.686 ; vga_frame:comb_5|clock_num[4]                                                                                                        ; vga_frame:comb_5|clock_num[4]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.904      ;
; 0.687 ; vga_frame:comb_5|clock_num[3]                                                                                                        ; vga_frame:comb_5|clock_num[3]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.905      ;
; 0.690 ; vga_frame:comb_5|clock_num[17]                                                                                                       ; vga_frame:comb_5|clock_num[17]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.908      ;
; 0.693 ; vga_frame:comb_5|clock_num[15]                                                                                                       ; vga_frame:comb_5|clock_num[15]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.911      ;
; 0.712 ; vga_frame:comb_5|clock_num[18]                                                                                                       ; vga_frame:comb_5|clock_num[18]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.930      ;
; 0.714 ; vga_frame:comb_5|clock_num[9]                                                                                                        ; vga_frame:comb_5|clock_num[9]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.932      ;
; 0.729 ; vga_frame:comb_5|phaseperiod[7]                                                                                                      ; vga_frame:comb_5|phaseperiod[7]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.947      ;
; 0.823 ; vga_frame:comb_5|clock_num[13]                                                                                                       ; vga_frame:comb_5|clock_num[14]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.041      ;
; 0.824 ; vga_frame:comb_5|clock_num[1]                                                                                                        ; vga_frame:comb_5|clock_num[2]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.042      ;
; 0.825 ; vga_frame:comb_5|clock_num[5]                                                                                                        ; vga_frame:comb_5|clock_num[6]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.043      ;
; 0.825 ; vga_frame:comb_5|clock_num[21]                                                                                                       ; vga_frame:comb_5|clock_num[22]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.043      ;
; 0.826 ; vga_frame:comb_5|clock_num[19]                                                                                                       ; vga_frame:comb_5|clock_num[20]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.044      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 13.820 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.867       ; 3.173      ; 5.215      ;
; 13.820 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[2] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.867       ; 3.173      ; 5.215      ;
; 13.820 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.867       ; 3.173      ; 5.215      ;
; 29.688 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; 3.173      ; 5.213      ;
; 29.688 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[2] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; 3.173      ; 5.213      ;
; 29.688 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; 3.173      ; 5.213      ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 1.520  ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.323      ; 5.000      ;
; 1.520  ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[2] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.323      ; 5.000      ;
; 1.520  ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.323      ; 5.000      ;
; 17.363 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.866      ; 3.323      ; 4.997      ;
; 17.363 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[2] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.866      ; 3.323      ; 4.997      ;
; 17.363 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.866      ; 3.323      ; 4.997      ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------+
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                     ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                     ;
; 10.234 ; 10.234       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                     ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 14.825 ; 15.835       ; 1.010          ; Low Pulse Width  ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll1~OBSERVABLEPHASECOUNTERSELECTDFF                      ;
; 14.825 ; 15.835       ; 1.010          ; Low Pulse Width  ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF                             ;
; 14.888 ; 15.898       ; 1.010          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll1~OBSERVABLEPHASECOUNTERSELECTDFF                      ;
; 14.888 ; 15.898       ; 1.010          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF                             ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[0] ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[1] ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[2] ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[0]       ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[1]       ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|internal_phasestep                                        ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|phasedone_state                                           ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll_internal_phasestep_reg                                ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[0]                                                                                                               ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[10]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[11]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[12]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[13]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[14]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[15]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[16]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[17]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[18]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[19]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[1]                                                                                                               ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[20]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[21]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[22]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[23]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[24]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[25]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[26]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[27]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[28]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[29]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[2]                                                                                                               ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[30]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[31]                                                                                                              ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[3]                                                                                                               ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[4]                                                                                                               ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[5]                                                                                                               ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[6]                                                                                                               ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[7]                                                                                                               ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[8]                                                                                                               ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[9]                                                                                                               ;
; 15.619 ; 15.835       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasestep_sig                                                                                                             ;
; 15.620 ; 15.836       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[17]                                                                                                           ;
; 15.620 ; 15.836       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[18]                                                                                                           ;
; 15.620 ; 15.836       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[19]                                                                                                           ;
; 15.620 ; 15.836       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[20]                                                                                                           ;
; 15.620 ; 15.836       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[25]                                                                                                           ;
; 15.620 ; 15.836       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[26]                                                                                                           ;
; 15.620 ; 15.836       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[27]                                                                                                           ;
; 15.620 ; 15.836       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[28]                                                                                                           ;
; 15.620 ; 15.836       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[29]                                                                                                           ;
; 15.620 ; 15.836       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[30]                                                                                                           ;
; 15.620 ; 15.836       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[31]                                                                                                           ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[0]                                                                                                              ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[0]                                                                                                               ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[1]                                                                                                               ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[2]                                                                                                               ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[3]                                                                                                               ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[0]                                                                                                            ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[10]                                                                                                           ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[11]                                                                                                           ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[12]                                                                                                           ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[13]                                                                                                           ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[14]                                                                                                           ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[15]                                                                                                           ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[16]                                                                                                           ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[1]                                                                                                            ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[21]                                                                                                           ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[22]                                                                                                           ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[23]                                                                                                           ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[24]                                                                                                           ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[2]                                                                                                            ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[3]                                                                                                            ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[4]                                                                                                            ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[5]                                                                                                            ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[6]                                                                                                            ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[7]                                                                                                            ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[8]                                                                                                            ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[9]                                                                                                            ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|pixel_num[20]                                                                                                             ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|pixel_num[21]                                                                                                             ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|pixel_num[3]                                                                                                              ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|pixel_num[5]                                                                                                              ;
; 15.621 ; 15.837       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|pixel_num[6]                                                                                                              ;
; 15.622 ; 15.838       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[10]                                                                                                             ;
; 15.622 ; 15.838       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[11]                                                                                                             ;
; 15.622 ; 15.838       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[1]                                                                                                              ;
; 15.622 ; 15.838       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[2]                                                                                                              ;
; 15.622 ; 15.838       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[3]                                                                                                              ;
; 15.622 ; 15.838       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[4]                                                                                                              ;
; 15.622 ; 15.838       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[5]                                                                                                              ;
; 15.622 ; 15.838       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[6]                                                                                                              ;
; 15.622 ; 15.838       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[7]                                                                                                              ;
; 15.622 ; 15.838       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[8]                                                                                                              ;
; 15.622 ; 15.838       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[9]                                                                                                              ;
; 15.622 ; 15.838       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[10]                                                                                                              ;
; 15.622 ; 15.838       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[11]                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+
; GPIO_1[*]   ; CLOCK_50   ; 10.827 ; 11.171 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_1[29] ; CLOCK_50   ; 10.827 ; 11.171 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+
; GPIO_1[*]   ; CLOCK_50   ; -0.683 ; -0.941 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_1[29] ; CLOCK_50   ; -0.683 ; -0.941 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; VGA_B[*]   ; CLOCK_50   ; 2.827 ; 2.670 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]  ; CLOCK_50   ; 2.827 ; 2.670 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]  ; CLOCK_50   ; 2.827 ; 2.670 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]  ; CLOCK_50   ; 2.827 ; 2.670 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]  ; CLOCK_50   ; 2.808 ; 2.651 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]   ; CLOCK_50   ; 2.823 ; 2.666 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]  ; CLOCK_50   ; 2.823 ; 2.666 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]  ; CLOCK_50   ; 2.807 ; 2.650 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]  ; CLOCK_50   ; 2.808 ; 2.651 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]  ; CLOCK_50   ; 2.813 ; 2.656 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; CLOCK_50   ; 2.829 ; 2.672 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; CLOCK_50   ; 2.829 ; 2.672 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]   ; CLOCK_50   ; 2.828 ; 2.671 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]  ; CLOCK_50   ; 2.815 ; 2.658 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]  ; CLOCK_50   ; 2.800 ; 2.643 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]  ; CLOCK_50   ; 2.813 ; 2.656 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]  ; CLOCK_50   ; 2.828 ; 2.671 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; CLOCK_50   ; 2.829 ; 2.672 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; CLOCK_50   ; 2.829 ; 2.672 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; VGA_B[*]   ; CLOCK_50   ; 2.401 ; 2.244 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]  ; CLOCK_50   ; 2.419 ; 2.262 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]  ; CLOCK_50   ; 2.419 ; 2.262 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]  ; CLOCK_50   ; 2.419 ; 2.262 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]  ; CLOCK_50   ; 2.401 ; 2.244 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]   ; CLOCK_50   ; 2.400 ; 2.243 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]  ; CLOCK_50   ; 2.416 ; 2.259 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]  ; CLOCK_50   ; 2.400 ; 2.243 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]  ; CLOCK_50   ; 2.401 ; 2.244 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]  ; CLOCK_50   ; 2.406 ; 2.249 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; CLOCK_50   ; 2.421 ; 2.264 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; CLOCK_50   ; 2.421 ; 2.264 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]   ; CLOCK_50   ; 2.392 ; 2.235 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]  ; CLOCK_50   ; 2.408 ; 2.251 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]  ; CLOCK_50   ; 2.392 ; 2.235 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]  ; CLOCK_50   ; 2.405 ; 2.248 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]  ; CLOCK_50   ; 2.421 ; 2.264 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; CLOCK_50   ; 2.421 ; 2.264 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; CLOCK_50   ; 2.421 ; 2.264 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                ;
+------------+-----------------+------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note ;
+------------+-----------------+------------------------------------------------------------+------+
; 100.92 MHz ; 100.92 MHz      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                  ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.291 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                               ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.947 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                               ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.423 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                   ; 9.713  ; 0.000         ;
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.807 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                     ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 14.291 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll_internal_phasestep_reg ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.867       ; 2.826      ; 4.397      ;
; 21.824 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.848      ;
; 21.824 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.848      ;
; 21.827 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.845      ;
; 21.828 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.844      ;
; 21.831 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.841      ;
; 21.831 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.841      ;
; 21.834 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.838      ;
; 21.835 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.837      ;
; 21.855 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.817      ;
; 21.858 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.814      ;
; 21.862 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.810      ;
; 21.865 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.807      ;
; 21.870 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.802      ;
; 21.877 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.795      ;
; 21.905 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.771      ;
; 21.905 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.771      ;
; 21.908 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.768      ;
; 21.909 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.767      ;
; 21.910 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.766      ;
; 21.910 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.766      ;
; 21.913 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.763      ;
; 21.914 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.762      ;
; 21.936 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.740      ;
; 21.939 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.737      ;
; 21.941 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.735      ;
; 21.944 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.732      ;
; 21.951 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.725      ;
; 21.956 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.720      ;
; 21.960 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.712      ;
; 21.960 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.712      ;
; 21.963 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.709      ;
; 21.964 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.708      ;
; 21.967 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.709      ;
; 21.967 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.709      ;
; 21.968 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.708      ;
; 21.968 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.708      ;
; 21.970 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.706      ;
; 21.971 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.705      ;
; 21.971 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.705      ;
; 21.972 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.704      ;
; 21.978 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.694      ;
; 21.978 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.694      ;
; 21.981 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.691      ;
; 21.982 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.690      ;
; 21.990 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[6]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.682      ;
; 21.990 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[10]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.682      ;
; 21.991 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.681      ;
; 21.994 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.678      ;
; 21.996 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[7]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.676      ;
; 21.997 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[6]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.675      ;
; 21.997 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[10]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.675      ;
; 21.998 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.678      ;
; 21.999 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.677      ;
; 22.001 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.675      ;
; 22.002 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.674      ;
; 22.003 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[7]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.669      ;
; 22.006 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.666      ;
; 22.009 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.663      ;
; 22.012 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.660      ;
; 22.013 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.663      ;
; 22.014 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.662      ;
; 22.024 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.648      ;
; 22.034 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|pixel_num[0]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 9.632      ;
; 22.035 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|pixel_num[13]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 9.631      ;
; 22.037 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|pixel_num[11]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 9.629      ;
; 22.041 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|pixel_num[0]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 9.625      ;
; 22.042 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|pixel_num[13]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 9.624      ;
; 22.044 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|pixel_num[15]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 9.622      ;
; 22.044 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|pixel_num[11]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 9.622      ;
; 22.045 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.631      ;
; 22.045 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.631      ;
; 22.048 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.628      ;
; 22.049 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.627      ;
; 22.051 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|pixel_num[14]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 9.615      ;
; 22.051 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|pixel_num[15]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 9.615      ;
; 22.053 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|pixel_num[10]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 9.613      ;
; 22.058 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|pixel_num[14]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 9.608      ;
; 22.060 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|pixel_num[10]                                                                              ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.062     ; 9.606      ;
; 22.070 ; vga_frame:comb_5|line_num[5]                               ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.602      ;
; 22.070 ; vga_frame:comb_5|line_num[5]                               ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.602      ;
; 22.071 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[6]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.605      ;
; 22.071 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[10]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.605      ;
; 22.073 ; vga_frame:comb_5|line_num[5]                               ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.599      ;
; 22.074 ; vga_frame:comb_5|line_num[5]                               ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.598      ;
; 22.076 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.600      ;
; 22.076 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[6]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.600      ;
; 22.076 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[10]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.600      ;
; 22.077 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[7]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.599      ;
; 22.079 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.597      ;
; 22.082 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[7]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.594      ;
; 22.087 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[4]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.060     ; 9.581      ;
; 22.087 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[23]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.060     ; 9.581      ;
; 22.088 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[20]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.060     ; 9.580      ;
; 22.088 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[22]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.060     ; 9.580      ;
; 22.091 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.052     ; 9.585      ;
; 22.092 ; vga_frame:comb_5|line_num[10]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.580      ;
; 22.092 ; vga_frame:comb_5|line_num[10]                              ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.580      ;
; 22.094 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[1]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.056     ; 9.578      ;
; 22.094 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[4]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.060     ; 9.574      ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                              ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.311 ; vga_frame:comb_5|pixel_num[1]                                                                                                        ; vga_frame:comb_5|pixel_num[1]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|pixel_num[2]                                                                                                        ; vga_frame:comb_5|pixel_num[2]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|pixel_num[7]                                                                                                        ; vga_frame:comb_5|pixel_num[7]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|pixel_num[8]                                                                                                        ; vga_frame:comb_5|pixel_num[8]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|pixel_num[9]                                                                                                        ; vga_frame:comb_5|pixel_num[9]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|pixel_num[19]                                                                                                       ; vga_frame:comb_5|pixel_num[19]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|line_num[4]                                                                                                         ; vga_frame:comb_5|line_num[4]                                                                                                         ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|line_num[5]                                                                                                         ; vga_frame:comb_5|line_num[5]                                                                                                         ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|line_num[9]                                                                                                         ; vga_frame:comb_5|line_num[9]                                                                                                         ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|line_num[12]                                                                                                        ; vga_frame:comb_5|line_num[12]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|line_num[13]                                                                                                        ; vga_frame:comb_5|line_num[13]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|line_num[14]                                                                                                        ; vga_frame:comb_5|line_num[14]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|line_num[15]                                                                                                        ; vga_frame:comb_5|line_num[15]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|line_num[16]                                                                                                        ; vga_frame:comb_5|line_num[16]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|line_num[17]                                                                                                        ; vga_frame:comb_5|line_num[17]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|line_num[18]                                                                                                        ; vga_frame:comb_5|line_num[18]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|line_num[19]                                                                                                        ; vga_frame:comb_5|line_num[19]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|line_num[20]                                                                                                        ; vga_frame:comb_5|line_num[20]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|line_num[21]                                                                                                        ; vga_frame:comb_5|line_num[21]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|line_num[22]                                                                                                        ; vga_frame:comb_5|line_num[22]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|line_num[23]                                                                                                        ; vga_frame:comb_5|line_num[23]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[0]                                                                                                      ; vga_frame:comb_5|phaseperiod[0]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[1]                                                                                                      ; vga_frame:comb_5|phaseperiod[1]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[2]                                                                                                      ; vga_frame:comb_5|phaseperiod[2]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[4]                                                                                                      ; vga_frame:comb_5|phaseperiod[4]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[5]                                                                                                      ; vga_frame:comb_5|phaseperiod[5]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[8]                                                                                                      ; vga_frame:comb_5|phaseperiod[8]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[9]                                                                                                      ; vga_frame:comb_5|phaseperiod[9]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[10]                                                                                                     ; vga_frame:comb_5|phaseperiod[10]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[11]                                                                                                     ; vga_frame:comb_5|phaseperiod[11]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[12]                                                                                                     ; vga_frame:comb_5|phaseperiod[12]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[13]                                                                                                     ; vga_frame:comb_5|phaseperiod[13]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[14]                                                                                                     ; vga_frame:comb_5|phaseperiod[14]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[15]                                                                                                     ; vga_frame:comb_5|phaseperiod[15]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[16]                                                                                                     ; vga_frame:comb_5|phaseperiod[16]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[21]                                                                                                     ; vga_frame:comb_5|phaseperiod[21]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[22]                                                                                                     ; vga_frame:comb_5|phaseperiod[22]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[23]                                                                                                     ; vga_frame:comb_5|phaseperiod[23]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|phaseperiod[24]                                                                                                     ; vga_frame:comb_5|phaseperiod[24]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga_frame:comb_5|bw[0]                                                                                                               ; vga_frame:comb_5|bw[0]                                                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|pixel_num[0]                                                                                                        ; vga_frame:comb_5|pixel_num[0]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|pixel_num[3]                                                                                                        ; vga_frame:comb_5|pixel_num[3]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|pixel_num[6]                                                                                                        ; vga_frame:comb_5|pixel_num[6]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|pixel_num[10]                                                                                                       ; vga_frame:comb_5|pixel_num[10]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|pixel_num[11]                                                                                                       ; vga_frame:comb_5|pixel_num[11]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|pixel_num[12]                                                                                                       ; vga_frame:comb_5|pixel_num[12]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|pixel_num[13]                                                                                                       ; vga_frame:comb_5|pixel_num[13]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|pixel_num[14]                                                                                                       ; vga_frame:comb_5|pixel_num[14]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|pixel_num[15]                                                                                                       ; vga_frame:comb_5|pixel_num[15]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|pixel_num[16]                                                                                                       ; vga_frame:comb_5|pixel_num[16]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|pixel_num[17]                                                                                                       ; vga_frame:comb_5|pixel_num[17]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|pixel_num[18]                                                                                                       ; vga_frame:comb_5|pixel_num[18]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|pixel_num[20]                                                                                                       ; vga_frame:comb_5|pixel_num[20]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|pixel_num[21]                                                                                                       ; vga_frame:comb_5|pixel_num[21]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|pixel_num[22]                                                                                                       ; vga_frame:comb_5|pixel_num[22]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|pixel_num[23]                                                                                                       ; vga_frame:comb_5|pixel_num[23]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|line_num[2]                                                                                                         ; vga_frame:comb_5|line_num[2]                                                                                                         ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|phaseperiod[17]                                                                                                     ; vga_frame:comb_5|phaseperiod[17]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|phaseperiod[18]                                                                                                     ; vga_frame:comb_5|phaseperiod[18]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|phaseperiod[19]                                                                                                     ; vga_frame:comb_5|phaseperiod[19]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|phaseperiod[20]                                                                                                     ; vga_frame:comb_5|phaseperiod[20]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|phaseperiod[25]                                                                                                     ; vga_frame:comb_5|phaseperiod[25]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|phaseperiod[26]                                                                                                     ; vga_frame:comb_5|phaseperiod[26]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|phaseperiod[27]                                                                                                     ; vga_frame:comb_5|phaseperiod[27]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|phaseperiod[28]                                                                                                     ; vga_frame:comb_5|phaseperiod[28]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|phaseperiod[29]                                                                                                     ; vga_frame:comb_5|phaseperiod[29]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|phaseperiod[30]                                                                                                     ; vga_frame:comb_5|phaseperiod[30]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga_frame:comb_5|phaseperiod[31]                                                                                                     ; vga_frame:comb_5|phaseperiod[31]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[1] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.336 ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[1] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.346 ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.450 ; vga_frame:comb_5|clock_num[23]                                                                                                       ; vga_frame:comb_5|clock_num[23]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.650      ;
; 0.490 ; vga_frame:comb_5|clock_num[11]                                                                                                       ; vga_frame:comb_5|clock_num[11]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.690      ;
; 0.491 ; vga_frame:comb_5|clock_num[1]                                                                                                        ; vga_frame:comb_5|clock_num[1]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.691      ;
; 0.492 ; vga_frame:comb_5|clock_num[13]                                                                                                       ; vga_frame:comb_5|clock_num[13]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.692      ;
; 0.492 ; vga_frame:comb_5|clock_num[2]                                                                                                        ; vga_frame:comb_5|clock_num[2]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.692      ;
; 0.494 ; vga_frame:comb_5|clock_num[5]                                                                                                        ; vga_frame:comb_5|clock_num[5]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; vga_frame:comb_5|clock_num[10]                                                                                                       ; vga_frame:comb_5|clock_num[10]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; vga_frame:comb_5|clock_num[12]                                                                                                       ; vga_frame:comb_5|clock_num[12]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; vga_frame:comb_5|clock_num[19]                                                                                                       ; vga_frame:comb_5|clock_num[19]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; vga_frame:comb_5|clock_num[21]                                                                                                       ; vga_frame:comb_5|clock_num[21]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.495 ; vga_frame:comb_5|clock_num[14]                                                                                                       ; vga_frame:comb_5|clock_num[14]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.695      ;
; 0.496 ; vga_frame:comb_5|clock_num[6]                                                                                                        ; vga_frame:comb_5|clock_num[6]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; vga_frame:comb_5|clock_num[16]                                                                                                       ; vga_frame:comb_5|clock_num[16]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; vga_frame:comb_5|clock_num[20]                                                                                                       ; vga_frame:comb_5|clock_num[20]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; vga_frame:comb_5|clock_num[22]                                                                                                       ; vga_frame:comb_5|clock_num[22]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.617 ; vga_frame:comb_5|clock_num[7]                                                                                                        ; vga_frame:comb_5|clock_num[7]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.817      ;
; 0.623 ; vga_frame:comb_5|clock_num[4]                                                                                                        ; vga_frame:comb_5|clock_num[4]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.823      ;
; 0.623 ; vga_frame:comb_5|clock_num[3]                                                                                                        ; vga_frame:comb_5|clock_num[3]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.823      ;
; 0.626 ; vga_frame:comb_5|clock_num[17]                                                                                                       ; vga_frame:comb_5|clock_num[17]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.826      ;
; 0.629 ; vga_frame:comb_5|clock_num[15]                                                                                                       ; vga_frame:comb_5|clock_num[15]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.829      ;
; 0.651 ; vga_frame:comb_5|clock_num[18]                                                                                                       ; vga_frame:comb_5|clock_num[18]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.851      ;
; 0.652 ; vga_frame:comb_5|clock_num[9]                                                                                                        ; vga_frame:comb_5|clock_num[9]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.852      ;
; 0.654 ; vga_frame:comb_5|phaseperiod[7]                                                                                                      ; vga_frame:comb_5|phaseperiod[7]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.854      ;
; 0.735 ; vga_frame:comb_5|clock_num[1]                                                                                                        ; vga_frame:comb_5|clock_num[2]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.935      ;
; 0.737 ; vga_frame:comb_5|clock_num[13]                                                                                                       ; vga_frame:comb_5|clock_num[14]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.937      ;
; 0.738 ; vga_frame:comb_5|clock_num[11]                                                                                                       ; vga_frame:comb_5|clock_num[12]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.934      ;
; 0.739 ; vga_frame:comb_5|clock_num[5]                                                                                                        ; vga_frame:comb_5|clock_num[6]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.939      ;
; 0.739 ; vga_frame:comb_5|clock_num[19]                                                                                                       ; vga_frame:comb_5|clock_num[20]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.939      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 13.947 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.867       ; 2.826      ; 4.741      ;
; 13.947 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[2] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.867       ; 2.826      ; 4.741      ;
; 13.947 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.867       ; 2.826      ; 4.741      ;
; 29.830 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; 2.826      ; 4.724      ;
; 29.830 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[2] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; 2.826      ; 4.724      ;
; 29.830 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; 2.826      ; 4.724      ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 1.423  ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.960      ; 4.527      ;
; 1.423  ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[2] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.960      ; 4.527      ;
; 1.423  ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.960      ; 4.527      ;
; 17.281 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.866      ; 2.960      ; 4.539      ;
; 17.281 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[2] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.866      ; 2.960      ; 4.539      ;
; 17.281 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.866      ; 2.960      ; 4.539      ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------+
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                     ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                     ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                     ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 14.807 ; 15.817       ; 1.010          ; Low Pulse Width  ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll1~OBSERVABLEPHASECOUNTERSELECTDFF                      ;
; 14.807 ; 15.817       ; 1.010          ; Low Pulse Width  ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF                             ;
; 14.903 ; 15.913       ; 1.010          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll1~OBSERVABLEPHASECOUNTERSELECTDFF                      ;
; 14.903 ; 15.913       ; 1.010          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF                             ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[0]                                                                                                               ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[10]                                                                                                              ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[11]                                                                                                              ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[12]                                                                                                              ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[13]                                                                                                              ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[14]                                                                                                              ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[1]                                                                                                               ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[23]                                                                                                              ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[24]                                                                                                              ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[25]                                                                                                              ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[26]                                                                                                              ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[27]                                                                                                              ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[28]                                                                                                              ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[29]                                                                                                              ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[2]                                                                                                               ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[30]                                                                                                              ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[3]                                                                                                               ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[4]                                                                                                               ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[5]                                                                                                               ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[6]                                                                                                               ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[7]                                                                                                               ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[8]                                                                                                               ;
; 15.615 ; 15.831       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[9]                                                                                                               ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[0] ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[1] ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[2] ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[0]       ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[1]       ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|internal_phasestep                                        ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|phasedone_state                                           ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll_internal_phasestep_reg                                ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[10]                                                                                                             ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[11]                                                                                                             ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[1]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[2]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[3]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[4]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[5]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[6]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[7]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[8]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[9]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[15]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[16]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[17]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[18]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[19]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[20]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[21]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[22]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[31]                                                                                                              ;
; 15.616 ; 15.832       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasestep_sig                                                                                                             ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[0]                                                                                                              ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[0]                                                                                                               ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[10]                                                                                                              ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[11]                                                                                                              ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[1]                                                                                                               ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[2]                                                                                                               ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[3]                                                                                                               ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[5]                                                                                                               ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[6]                                                                                                               ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[7]                                                                                                               ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[8]                                                                                                               ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[9]                                                                                                               ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[0]                                                                                                            ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[10]                                                                                                           ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[11]                                                                                                           ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[12]                                                                                                           ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[13]                                                                                                           ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[14]                                                                                                           ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[15]                                                                                                           ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[16]                                                                                                           ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[1]                                                                                                            ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[21]                                                                                                           ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[22]                                                                                                           ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[23]                                                                                                           ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[24]                                                                                                           ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[2]                                                                                                            ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[3]                                                                                                            ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[4]                                                                                                            ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[5]                                                                                                            ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[6]                                                                                                            ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[7]                                                                                                            ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[8]                                                                                                            ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[9]                                                                                                            ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|pixel_num[19]                                                                                                             ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|pixel_num[1]                                                                                                              ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|pixel_num[20]                                                                                                             ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|pixel_num[21]                                                                                                             ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|pixel_num[2]                                                                                                              ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|pixel_num[3]                                                                                                              ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|pixel_num[5]                                                                                                              ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|pixel_num[6]                                                                                                              ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|pixel_num[7]                                                                                                              ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|pixel_num[8]                                                                                                              ;
; 15.617 ; 15.833       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|pixel_num[9]                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+-------------+------------+-------+-------+------------+------------------------------------------------------------+
; GPIO_1[*]   ; CLOCK_50   ; 9.628 ; 9.854 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_1[29] ; CLOCK_50   ; 9.628 ; 9.854 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+
; GPIO_1[*]   ; CLOCK_50   ; -0.560 ; -0.817 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_1[29] ; CLOCK_50   ; -0.560 ; -0.817 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; VGA_B[*]   ; CLOCK_50   ; 2.895 ; 2.744 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]  ; CLOCK_50   ; 2.895 ; 2.744 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]  ; CLOCK_50   ; 2.895 ; 2.744 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]  ; CLOCK_50   ; 2.895 ; 2.744 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]  ; CLOCK_50   ; 2.878 ; 2.727 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]   ; CLOCK_50   ; 2.892 ; 2.741 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]  ; CLOCK_50   ; 2.892 ; 2.741 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]  ; CLOCK_50   ; 2.876 ; 2.725 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]  ; CLOCK_50   ; 2.878 ; 2.727 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]  ; CLOCK_50   ; 2.882 ; 2.731 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; CLOCK_50   ; 2.896 ; 2.745 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; CLOCK_50   ; 2.896 ; 2.745 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]   ; CLOCK_50   ; 2.898 ; 2.747 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]  ; CLOCK_50   ; 2.884 ; 2.733 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]  ; CLOCK_50   ; 2.867 ; 2.716 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]  ; CLOCK_50   ; 2.881 ; 2.730 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]  ; CLOCK_50   ; 2.898 ; 2.747 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; CLOCK_50   ; 2.896 ; 2.745 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; CLOCK_50   ; 2.896 ; 2.745 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; VGA_B[*]   ; CLOCK_50   ; 2.516 ; 2.365 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]  ; CLOCK_50   ; 2.533 ; 2.382 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]  ; CLOCK_50   ; 2.533 ; 2.382 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]  ; CLOCK_50   ; 2.533 ; 2.382 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]  ; CLOCK_50   ; 2.516 ; 2.365 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]   ; CLOCK_50   ; 2.514 ; 2.363 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]  ; CLOCK_50   ; 2.530 ; 2.379 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]  ; CLOCK_50   ; 2.514 ; 2.363 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]  ; CLOCK_50   ; 2.516 ; 2.365 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]  ; CLOCK_50   ; 2.520 ; 2.369 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; CLOCK_50   ; 2.534 ; 2.383 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; CLOCK_50   ; 2.534 ; 2.383 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]   ; CLOCK_50   ; 2.505 ; 2.354 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]  ; CLOCK_50   ; 2.522 ; 2.371 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]  ; CLOCK_50   ; 2.505 ; 2.354 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]  ; CLOCK_50   ; 2.519 ; 2.368 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]  ; CLOCK_50   ; 2.536 ; 2.385 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; CLOCK_50   ; 2.534 ; 2.383 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; CLOCK_50   ; 2.534 ; 2.383 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                  ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.904 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                               ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.667 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                               ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.906 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                   ; 9.425  ; 0.000         ;
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.855 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                     ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 14.904 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll_internal_phasestep_reg ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.867       ; 1.899      ; 2.849      ;
; 25.348 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.336      ;
; 25.350 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.334      ;
; 25.350 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.334      ;
; 25.352 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.332      ;
; 25.374 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.310      ;
; 25.376 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.308      ;
; 25.377 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.307      ;
; 25.379 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.305      ;
; 25.383 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.301      ;
; 25.385 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.299      ;
; 25.386 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.298      ;
; 25.388 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.296      ;
; 25.407 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.282      ;
; 25.409 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.280      ;
; 25.410 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.279      ;
; 25.412 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.277      ;
; 25.414 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.270      ;
; 25.416 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.268      ;
; 25.433 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.256      ;
; 25.436 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.253      ;
; 25.436 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.253      ;
; 25.439 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.250      ;
; 25.441 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.243      ;
; 25.442 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.247      ;
; 25.443 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.241      ;
; 25.445 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.244      ;
; 25.445 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.244      ;
; 25.448 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.241      ;
; 25.457 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.227      ;
; 25.459 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.225      ;
; 25.467 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.217      ;
; 25.469 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.220      ;
; 25.470 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.214      ;
; 25.471 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.218      ;
; 25.472 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[6]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.212      ;
; 25.473 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[7]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.211      ;
; 25.473 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.216      ;
; 25.473 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.216      ;
; 25.474 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[6]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.210      ;
; 25.475 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[10]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.209      ;
; 25.475 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.214      ;
; 25.475 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[7]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.209      ;
; 25.476 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.208      ;
; 25.476 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.213      ;
; 25.477 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[10]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.207      ;
; 25.479 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.205      ;
; 25.483 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.201      ;
; 25.486 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.198      ;
; 25.492 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.192      ;
; 25.495 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.194      ;
; 25.495 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.189      ;
; 25.495 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.194      ;
; 25.497 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.192      ;
; 25.498 ; vga_frame:comb_5|line_num[5]                               ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.186      ;
; 25.498 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.191      ;
; 25.499 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.190      ;
; 25.500 ; vga_frame:comb_5|line_num[5]                               ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.184      ;
; 25.502 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.187      ;
; 25.504 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.185      ;
; 25.507 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.182      ;
; 25.507 ; vga_frame:comb_5|line_num[6]                               ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.177      ;
; 25.508 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.181      ;
; 25.511 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.178      ;
; 25.521 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.168      ;
; 25.523 ; vga_frame:comb_5|line_num[9]                               ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.161      ;
; 25.524 ; vga_frame:comb_5|line_num[5]                               ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.160      ;
; 25.524 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.165      ;
; 25.527 ; vga_frame:comb_5|line_num[5]                               ; vga_frame:comb_5|line_num[11]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.157      ;
; 25.530 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.159      ;
; 25.531 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[6]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.158      ;
; 25.532 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[7]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.157      ;
; 25.533 ; vga_frame:comb_5|line_num[5]                               ; vga_frame:comb_5|line_num[3]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.151      ;
; 25.533 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.156      ;
; 25.534 ; vga_frame:comb_5|line_num[12]                              ; vga_frame:comb_5|line_num[10]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.155      ;
; 25.534 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[6]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.155      ;
; 25.535 ; vga_frame:comb_5|line_num[16]                              ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.154      ;
; 25.535 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[7]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.154      ;
; 25.536 ; vga_frame:comb_5|line_num[5]                               ; vga_frame:comb_5|line_num[2]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.148      ;
; 25.537 ; vga_frame:comb_5|line_num[13]                              ; vga_frame:comb_5|line_num[10]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.152      ;
; 25.538 ; vga_frame:comb_5|line_num[10]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.146      ;
; 25.539 ; vga_frame:comb_5|line_num[17]                              ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.150      ;
; 25.540 ; vga_frame:comb_5|line_num[10]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.144      ;
; 25.549 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[23]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.039     ; 6.132      ;
; 25.550 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[4]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.039     ; 6.131      ;
; 25.550 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[20]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.039     ; 6.131      ;
; 25.551 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[22]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.039     ; 6.130      ;
; 25.551 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[23]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.039     ; 6.130      ;
; 25.552 ; vga_frame:comb_5|line_num[14]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.137      ;
; 25.552 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[4]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.039     ; 6.129      ;
; 25.552 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[20]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.039     ; 6.129      ;
; 25.553 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[22]                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.039     ; 6.128      ;
; 25.554 ; vga_frame:comb_5|line_num[14]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.135      ;
; 25.556 ; vga_frame:comb_5|line_num[8]                               ; vga_frame:comb_5|line_num[1]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.128      ;
; 25.558 ; vga_frame:comb_5|line_num[7]                               ; vga_frame:comb_5|line_num[1]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.126      ;
; 25.559 ; vga_frame:comb_5|line_num[19]                              ; vga_frame:comb_5|line_num[5]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.130      ;
; 25.561 ; vga_frame:comb_5|line_num[19]                              ; vga_frame:comb_5|line_num[9]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.128      ;
; 25.561 ; vga_frame:comb_5|line_num[15]                              ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.031     ; 6.128      ;
; 25.564 ; vga_frame:comb_5|line_num[5]                               ; vga_frame:comb_5|line_num[0]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.120      ;
; 25.564 ; vga_frame:comb_5|line_num[10]                              ; vga_frame:comb_5|line_num[8]                                                                                ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; -0.036     ; 6.120      ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                              ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; vga_frame:comb_5|pixel_num[1]                                                                                                        ; vga_frame:comb_5|pixel_num[1]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame:comb_5|pixel_num[2]                                                                                                        ; vga_frame:comb_5|pixel_num[2]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame:comb_5|pixel_num[3]                                                                                                        ; vga_frame:comb_5|pixel_num[3]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame:comb_5|pixel_num[6]                                                                                                        ; vga_frame:comb_5|pixel_num[6]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame:comb_5|pixel_num[7]                                                                                                        ; vga_frame:comb_5|pixel_num[7]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame:comb_5|pixel_num[8]                                                                                                        ; vga_frame:comb_5|pixel_num[8]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame:comb_5|pixel_num[9]                                                                                                        ; vga_frame:comb_5|pixel_num[9]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame:comb_5|pixel_num[19]                                                                                                       ; vga_frame:comb_5|pixel_num[19]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame:comb_5|pixel_num[20]                                                                                                       ; vga_frame:comb_5|pixel_num[20]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame:comb_5|pixel_num[21]                                                                                                       ; vga_frame:comb_5|pixel_num[21]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame:comb_5|line_num[5]                                                                                                         ; vga_frame:comb_5|line_num[5]                                                                                                         ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame:comb_5|line_num[9]                                                                                                         ; vga_frame:comb_5|line_num[9]                                                                                                         ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|pixel_num[0]                                                                                                        ; vga_frame:comb_5|pixel_num[0]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|pixel_num[10]                                                                                                       ; vga_frame:comb_5|pixel_num[10]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|pixel_num[11]                                                                                                       ; vga_frame:comb_5|pixel_num[11]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|pixel_num[12]                                                                                                       ; vga_frame:comb_5|pixel_num[12]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|pixel_num[13]                                                                                                       ; vga_frame:comb_5|pixel_num[13]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|pixel_num[14]                                                                                                       ; vga_frame:comb_5|pixel_num[14]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|pixel_num[15]                                                                                                       ; vga_frame:comb_5|pixel_num[15]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|pixel_num[16]                                                                                                       ; vga_frame:comb_5|pixel_num[16]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|pixel_num[17]                                                                                                       ; vga_frame:comb_5|pixel_num[17]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|pixel_num[18]                                                                                                       ; vga_frame:comb_5|pixel_num[18]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|pixel_num[22]                                                                                                       ; vga_frame:comb_5|pixel_num[22]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|pixel_num[23]                                                                                                       ; vga_frame:comb_5|pixel_num[23]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|line_num[2]                                                                                                         ; vga_frame:comb_5|line_num[2]                                                                                                         ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|line_num[4]                                                                                                         ; vga_frame:comb_5|line_num[4]                                                                                                         ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|line_num[12]                                                                                                        ; vga_frame:comb_5|line_num[12]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|line_num[13]                                                                                                        ; vga_frame:comb_5|line_num[13]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|line_num[14]                                                                                                        ; vga_frame:comb_5|line_num[14]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|line_num[15]                                                                                                        ; vga_frame:comb_5|line_num[15]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|line_num[16]                                                                                                        ; vga_frame:comb_5|line_num[16]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|line_num[17]                                                                                                        ; vga_frame:comb_5|line_num[17]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|line_num[18]                                                                                                        ; vga_frame:comb_5|line_num[18]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|line_num[19]                                                                                                        ; vga_frame:comb_5|line_num[19]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|line_num[20]                                                                                                        ; vga_frame:comb_5|line_num[20]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|line_num[21]                                                                                                        ; vga_frame:comb_5|line_num[21]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|line_num[22]                                                                                                        ; vga_frame:comb_5|line_num[22]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|line_num[23]                                                                                                        ; vga_frame:comb_5|line_num[23]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[0]                                                                                                      ; vga_frame:comb_5|phaseperiod[0]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[1]                                                                                                      ; vga_frame:comb_5|phaseperiod[1]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[2]                                                                                                      ; vga_frame:comb_5|phaseperiod[2]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[4]                                                                                                      ; vga_frame:comb_5|phaseperiod[4]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[5]                                                                                                      ; vga_frame:comb_5|phaseperiod[5]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[8]                                                                                                      ; vga_frame:comb_5|phaseperiod[8]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[9]                                                                                                      ; vga_frame:comb_5|phaseperiod[9]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[10]                                                                                                     ; vga_frame:comb_5|phaseperiod[10]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[11]                                                                                                     ; vga_frame:comb_5|phaseperiod[11]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[12]                                                                                                     ; vga_frame:comb_5|phaseperiod[12]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[13]                                                                                                     ; vga_frame:comb_5|phaseperiod[13]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[14]                                                                                                     ; vga_frame:comb_5|phaseperiod[14]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[15]                                                                                                     ; vga_frame:comb_5|phaseperiod[15]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[16]                                                                                                     ; vga_frame:comb_5|phaseperiod[16]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[17]                                                                                                     ; vga_frame:comb_5|phaseperiod[17]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[18]                                                                                                     ; vga_frame:comb_5|phaseperiod[18]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[19]                                                                                                     ; vga_frame:comb_5|phaseperiod[19]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[20]                                                                                                     ; vga_frame:comb_5|phaseperiod[20]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[21]                                                                                                     ; vga_frame:comb_5|phaseperiod[21]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[22]                                                                                                     ; vga_frame:comb_5|phaseperiod[22]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[23]                                                                                                     ; vga_frame:comb_5|phaseperiod[23]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[24]                                                                                                     ; vga_frame:comb_5|phaseperiod[24]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[25]                                                                                                     ; vga_frame:comb_5|phaseperiod[25]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[26]                                                                                                     ; vga_frame:comb_5|phaseperiod[26]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[27]                                                                                                     ; vga_frame:comb_5|phaseperiod[27]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[28]                                                                                                     ; vga_frame:comb_5|phaseperiod[28]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[29]                                                                                                     ; vga_frame:comb_5|phaseperiod[29]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[30]                                                                                                     ; vga_frame:comb_5|phaseperiod[30]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|phaseperiod[31]                                                                                                     ; vga_frame:comb_5|phaseperiod[31]                                                                                                     ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vga_frame:comb_5|bw[0]                                                                                                               ; vga_frame:comb_5|bw[0]                                                                                                               ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[1] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.200 ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.204 ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[1] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.323      ;
; 0.260 ; vga_frame:comb_5|clock_num[23]                                                                                                       ; vga_frame:comb_5|clock_num[23]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.379      ;
; 0.292 ; vga_frame:comb_5|clock_num[11]                                                                                                       ; vga_frame:comb_5|clock_num[11]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.411      ;
; 0.293 ; vga_frame:comb_5|clock_num[13]                                                                                                       ; vga_frame:comb_5|clock_num[13]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; vga_frame:comb_5|clock_num[1]                                                                                                        ; vga_frame:comb_5|clock_num[1]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.294 ; vga_frame:comb_5|clock_num[5]                                                                                                        ; vga_frame:comb_5|clock_num[5]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; vga_frame:comb_5|clock_num[10]                                                                                                       ; vga_frame:comb_5|clock_num[10]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; vga_frame:comb_5|clock_num[12]                                                                                                       ; vga_frame:comb_5|clock_num[12]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; vga_frame:comb_5|clock_num[19]                                                                                                       ; vga_frame:comb_5|clock_num[19]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; vga_frame:comb_5|clock_num[21]                                                                                                       ; vga_frame:comb_5|clock_num[21]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; vga_frame:comb_5|clock_num[2]                                                                                                        ; vga_frame:comb_5|clock_num[2]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; vga_frame:comb_5|clock_num[6]                                                                                                        ; vga_frame:comb_5|clock_num[6]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; vga_frame:comb_5|clock_num[14]                                                                                                       ; vga_frame:comb_5|clock_num[14]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; vga_frame:comb_5|clock_num[20]                                                                                                       ; vga_frame:comb_5|clock_num[20]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; vga_frame:comb_5|clock_num[16]                                                                                                       ; vga_frame:comb_5|clock_num[16]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; vga_frame:comb_5|clock_num[22]                                                                                                       ; vga_frame:comb_5|clock_num[22]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.360 ; vga_frame:comb_5|clock_num[4]                                                                                                        ; vga_frame:comb_5|clock_num[4]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.479      ;
; 0.360 ; vga_frame:comb_5|clock_num[3]                                                                                                        ; vga_frame:comb_5|clock_num[3]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.479      ;
; 0.361 ; vga_frame:comb_5|clock_num[7]                                                                                                        ; vga_frame:comb_5|clock_num[7]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.480      ;
; 0.362 ; vga_frame:comb_5|clock_num[17]                                                                                                       ; vga_frame:comb_5|clock_num[17]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.481      ;
; 0.364 ; vga_frame:comb_5|clock_num[15]                                                                                                       ; vga_frame:comb_5|clock_num[15]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.483      ;
; 0.380 ; vga_frame:comb_5|clock_num[9]                                                                                                        ; vga_frame:comb_5|clock_num[9]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.499      ;
; 0.380 ; vga_frame:comb_5|clock_num[18]                                                                                                       ; vga_frame:comb_5|clock_num[18]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.499      ;
; 0.398 ; vga_frame:comb_5|phaseperiod[7]                                                                                                      ; vga_frame:comb_5|phaseperiod[7]                                                                                                      ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.517      ;
; 0.442 ; vga_frame:comb_5|clock_num[1]                                                                                                        ; vga_frame:comb_5|clock_num[2]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.561      ;
; 0.442 ; vga_frame:comb_5|clock_num[13]                                                                                                       ; vga_frame:comb_5|clock_num[14]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.561      ;
; 0.443 ; vga_frame:comb_5|clock_num[5]                                                                                                        ; vga_frame:comb_5|clock_num[6]                                                                                                        ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; vga_frame:comb_5|clock_num[19]                                                                                                       ; vga_frame:comb_5|clock_num[20]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; vga_frame:comb_5|clock_num[21]                                                                                                       ; vga_frame:comb_5|clock_num[22]                                                                                                       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.562      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 14.667 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.867       ; 1.899      ; 3.086      ;
; 14.667 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[2] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.867       ; 1.899      ; 3.086      ;
; 14.667 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.867       ; 1.899      ; 3.086      ;
; 30.510 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; 1.899      ; 3.109      ;
; 30.510 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[2] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; 1.899      ; 3.109      ;
; 30.510 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.733       ; 1.899      ; 3.109      ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.906  ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.989      ; 2.979      ;
; 0.906  ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[2] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.989      ; 2.979      ;
; 0.906  ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.989      ; 2.979      ;
; 16.726 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.866      ; 1.989      ; 2.953      ;
; 16.726 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[2] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.866      ; 1.989      ; 2.953      ;
; 16.726 ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[1] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.866      ; 1.989      ; 2.953      ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------+
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.441  ; 9.441        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                     ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                     ;
; 10.548 ; 10.548       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.559 ; 10.559       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                     ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 14.855 ; 15.865       ; 1.010          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll1~OBSERVABLEPHASECOUNTERSELECTDFF                      ;
; 14.855 ; 15.865       ; 1.010          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF                             ;
; 14.858 ; 15.868       ; 1.010          ; Low Pulse Width  ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll1~OBSERVABLEPHASECOUNTERSELECTDFF                      ;
; 14.858 ; 15.868       ; 1.010          ; Low Pulse Width  ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF                             ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[0]       ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr:phasestep_counter|counter_reg_bit[1]       ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|phasedone_state                                           ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[15]                                                                                                              ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[16]                                                                                                              ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[17]                                                                                                              ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[18]                                                                                                              ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[19]                                                                                                              ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[20]                                                                                                              ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[21]                                                                                                              ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[22]                                                                                                              ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[31]                                                                                                              ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasestep_sig                                                                                                             ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[0] ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[1] ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|altpllwdp_cntr1:pll_internal_phasestep|counter_reg_bit[2] ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|internal_phasestep                                        ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; altpllwdp:altpllwdp_inst|altpll:altpll_component|altpllwdp_altpll:auto_generated|pll_internal_phasestep_reg                                ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[0]                                                                                                               ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[10]                                                                                                              ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[11]                                                                                                              ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[12]                                                                                                              ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[13]                                                                                                              ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[14]                                                                                                              ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[1]                                                                                                               ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[23]                                                                                                              ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[24]                                                                                                              ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[25]                                                                                                              ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[26]                                                                                                              ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[27]                                                                                                              ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[28]                                                                                                              ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[29]                                                                                                              ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[2]                                                                                                               ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[30]                                                                                                              ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[3]                                                                                                               ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[4]                                                                                                               ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[5]                                                                                                               ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[6]                                                                                                               ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[7]                                                                                                               ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[8]                                                                                                               ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phasectr[9]                                                                                                               ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[10]                                                                                                             ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[11]                                                                                                             ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[1]                                                                                                              ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[2]                                                                                                              ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[3]                                                                                                              ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[4]                                                                                                              ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[5]                                                                                                              ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[6]                                                                                                              ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[7]                                                                                                              ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[8]                                                                                                              ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[9]                                                                                                              ;
; 15.654 ; 15.809       ; 0.155          ; Low Pulse Width  ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|invsync                                                                                                                   ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[0]                                                                                                               ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[1]                                                                                                               ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[2]                                                                                                               ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|line_num[3]                                                                                                               ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[0]                                                                                                            ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[10]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[11]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[12]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[13]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[14]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[15]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[16]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[17]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[18]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[19]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[1]                                                                                                            ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[20]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[21]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[22]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[23]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[24]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[25]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[26]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[27]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[28]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[29]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[2]                                                                                                            ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[30]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[31]                                                                                                           ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[3]                                                                                                            ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[4]                                                                                                            ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[5]                                                                                                            ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[6]                                                                                                            ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[7]                                                                                                            ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[8]                                                                                                            ;
; 15.654 ; 15.870       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|phaseperiod[9]                                                                                                            ;
; 15.655 ; 15.871       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|bw[0]                                                                                                                     ;
; 15.655 ; 15.871       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[0]                                                                                                              ;
; 15.655 ; 15.871       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[12]                                                                                                             ;
; 15.655 ; 15.871       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[13]                                                                                                             ;
; 15.655 ; 15.871       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[14]                                                                                                             ;
; 15.655 ; 15.871       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[15]                                                                                                             ;
; 15.655 ; 15.871       ; 0.216          ; High Pulse Width ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_frame:comb_5|clock_num[16]                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+-------------+------------+-------+-------+------------+------------------------------------------------------------+
; GPIO_1[*]   ; CLOCK_50   ; 6.227 ; 6.988 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_1[29] ; CLOCK_50   ; 6.227 ; 6.988 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+
; GPIO_1[*]   ; CLOCK_50   ; -0.358 ; -0.918 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_1[29] ; CLOCK_50   ; -0.358 ; -0.918 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; VGA_B[*]   ; CLOCK_50   ; 1.750 ; 1.662 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]  ; CLOCK_50   ; 1.750 ; 1.662 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]  ; CLOCK_50   ; 1.750 ; 1.662 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]  ; CLOCK_50   ; 1.750 ; 1.662 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]  ; CLOCK_50   ; 1.734 ; 1.646 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]   ; CLOCK_50   ; 1.751 ; 1.663 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]  ; CLOCK_50   ; 1.751 ; 1.663 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]  ; CLOCK_50   ; 1.737 ; 1.649 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]  ; CLOCK_50   ; 1.734 ; 1.646 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]  ; CLOCK_50   ; 1.741 ; 1.653 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; CLOCK_50   ; 1.752 ; 1.664 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; CLOCK_50   ; 1.752 ; 1.664 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]   ; CLOCK_50   ; 1.754 ; 1.666 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]  ; CLOCK_50   ; 1.744 ; 1.656 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]  ; CLOCK_50   ; 1.728 ; 1.640 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]  ; CLOCK_50   ; 1.738 ; 1.650 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]  ; CLOCK_50   ; 1.754 ; 1.666 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; CLOCK_50   ; 1.752 ; 1.664 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; CLOCK_50   ; 1.752 ; 1.664 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; VGA_B[*]   ; CLOCK_50   ; 1.488 ; 1.400 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]  ; CLOCK_50   ; 1.504 ; 1.416 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]  ; CLOCK_50   ; 1.504 ; 1.416 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]  ; CLOCK_50   ; 1.504 ; 1.416 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]  ; CLOCK_50   ; 1.488 ; 1.400 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]   ; CLOCK_50   ; 1.488 ; 1.400 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]  ; CLOCK_50   ; 1.506 ; 1.418 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]  ; CLOCK_50   ; 1.491 ; 1.403 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]  ; CLOCK_50   ; 1.488 ; 1.400 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]  ; CLOCK_50   ; 1.496 ; 1.408 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; CLOCK_50   ; 1.506 ; 1.418 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; CLOCK_50   ; 1.506 ; 1.418 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]   ; CLOCK_50   ; 1.482 ; 1.394 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]  ; CLOCK_50   ; 1.498 ; 1.410 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]  ; CLOCK_50   ; 1.482 ; 1.394 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]  ; CLOCK_50   ; 1.492 ; 1.404 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]  ; CLOCK_50   ; 1.508 ; 1.420 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; CLOCK_50   ; 1.506 ; 1.418 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; CLOCK_50   ; 1.506 ; 1.418 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+-------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                            ; 14.202 ; 0.187 ; 13.820   ; 0.906   ; 9.425               ;
;  CLOCK_50                                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 9.425               ;
;  altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.202 ; 0.187 ; 13.820   ; 0.906   ; 14.807              ;
; Design-wide TNS                                             ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+
; GPIO_1[*]   ; CLOCK_50   ; 10.827 ; 11.171 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_1[29] ; CLOCK_50   ; 10.827 ; 11.171 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+
; GPIO_1[*]   ; CLOCK_50   ; -0.358 ; -0.817 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_1[29] ; CLOCK_50   ; -0.358 ; -0.817 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; VGA_B[*]   ; CLOCK_50   ; 2.895 ; 2.744 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]  ; CLOCK_50   ; 2.895 ; 2.744 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]  ; CLOCK_50   ; 2.895 ; 2.744 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]  ; CLOCK_50   ; 2.895 ; 2.744 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]  ; CLOCK_50   ; 2.878 ; 2.727 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]   ; CLOCK_50   ; 2.892 ; 2.741 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]  ; CLOCK_50   ; 2.892 ; 2.741 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]  ; CLOCK_50   ; 2.876 ; 2.725 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]  ; CLOCK_50   ; 2.878 ; 2.727 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]  ; CLOCK_50   ; 2.882 ; 2.731 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; CLOCK_50   ; 2.896 ; 2.745 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; CLOCK_50   ; 2.896 ; 2.745 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]   ; CLOCK_50   ; 2.898 ; 2.747 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]  ; CLOCK_50   ; 2.884 ; 2.733 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]  ; CLOCK_50   ; 2.867 ; 2.716 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]  ; CLOCK_50   ; 2.881 ; 2.730 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]  ; CLOCK_50   ; 2.898 ; 2.747 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; CLOCK_50   ; 2.896 ; 2.745 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; CLOCK_50   ; 2.896 ; 2.745 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; VGA_B[*]   ; CLOCK_50   ; 1.488 ; 1.400 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]  ; CLOCK_50   ; 1.504 ; 1.416 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]  ; CLOCK_50   ; 1.504 ; 1.416 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]  ; CLOCK_50   ; 1.504 ; 1.416 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]  ; CLOCK_50   ; 1.488 ; 1.400 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]   ; CLOCK_50   ; 1.488 ; 1.400 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]  ; CLOCK_50   ; 1.506 ; 1.418 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]  ; CLOCK_50   ; 1.491 ; 1.403 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]  ; CLOCK_50   ; 1.488 ; 1.400 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]  ; CLOCK_50   ; 1.496 ; 1.408 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS[*]  ; CLOCK_50   ; 1.506 ; 1.418 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_HS[0] ; CLOCK_50   ; 1.506 ; 1.418 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]   ; CLOCK_50   ; 1.482 ; 1.394 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]  ; CLOCK_50   ; 1.498 ; 1.410 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]  ; CLOCK_50   ; 1.482 ; 1.394 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]  ; CLOCK_50   ; 1.492 ; 1.404 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]  ; CLOCK_50   ; 1.508 ; 1.420 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS[*]  ; CLOCK_50   ; 1.506 ; 1.418 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_VS[0] ; CLOCK_50   ; 1.506 ; 1.418 ; Rise       ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_VS[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; GPIO_1[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_HS[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_HS[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 2127460  ; 1        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 2127460  ; 1        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                  ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 3        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                   ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 3        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 153   ; 153  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jun 20 22:14:22 2015
Info: Command: quartus_sta vgasync -c vgasync
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altpllwdp_altpll
        Info (332166): set_false_path -from ** -to *phasedone_state* 
        Info (332166): set_false_path -from ** -to *internal_phasestep* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vgasync.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {altpllwdp_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 119 -multiply_by 75 -duty_cycle 50.00 -name {altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]} {altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 14.202
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.202         0.000 altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 13.820
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.820         0.000 altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.520
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.520         0.000 altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.740
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.740         0.000 CLOCK_50 
    Info (332119):    14.825         0.000 altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.291
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.291         0.000 altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 13.947
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.947         0.000 altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.423         0.000 altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.713
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.713         0.000 CLOCK_50 
    Info (332119):    14.807         0.000 altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.904
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.904         0.000 altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.187         0.000 altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.667
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.667         0.000 altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.906
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.906         0.000 altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.425
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.425         0.000 CLOCK_50 
    Info (332119):    14.855         0.000 altpllwdp_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 542 megabytes
    Info: Processing ended: Sat Jun 20 22:14:25 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


