xrun(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	18.09-s011: Started on Dec 03, 2022 at 22:47:14 CST
xrun
	-64bit
	-access r
	../test/signext_32_tb.v
Recompiling... reason: file '../test/signext_32_tb.v' is newer than expected.
	expected: Sat Dec  3 22:45:39 2022
	actual:   Sat Dec  3 22:47:12 2022
file: ../test/signext_32_tb.v
	module worklib.signext_32_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		signext_32_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.signext_32_tb:v <0x047e7aac>
			streams:   2, words:  3201
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:                1       1
		Vectored wires:           2       -
		Initial blocks:           1       1
		Cont. assignments:        1       1
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.signext_32_tb:v
Loading snapshot worklib.signext_32_tb:v .................... Done
xcelium> source /vol/cadence2018/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> run
imm:   1111000100010001
extended:   11111111111111111111000100010001
imm:   0000000000000000
extended:   00000000000000000000000000000000
Simulation complete via $finish(1) at time 20 NS + 0
../test/signext_32_tb.v:26         $finish;
xcelium> exit
TOOL:	xrun(64)	18.09-s011: Exiting on Dec 03, 2022 at 22:47:14 CST  (total: 00:00:00)
