$date
	Mon Aug 30 11:27:59 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 2 ! LB [1:0] $end
$var wire 2 " LA [1:0] $end
$var reg 1 # TA $end
$var reg 1 $ TB $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module U1 $end
$var wire 1 # TA $end
$var wire 1 $ TB $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 2 ' LA [1:0] $end
$var reg 2 ( LB [1:0] $end
$var reg 2 ) next_state [1:0] $end
$var reg 2 * state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b0 )
bx (
bx '
0&
0%
0$
0#
bx "
bx !
$end
#5
b1 )
b10 !
b10 (
b0 "
b0 '
b0 *
1%
#10
0%
#13
1&
#15
1%
#20
0%
#23
0&
#25
b10 )
b1 "
b1 '
b1 *
1%
#30
0%
#35
b11 )
b0 !
b0 (
b10 "
b10 '
b10 *
1%
#40
0%
#45
b0 )
b1 !
b1 (
b11 *
1%
#50
0%
#53
1#
#55
b10 !
b10 (
b0 "
b0 '
b0 *
1%
#60
0%
#63
1$
#65
1%
#70
0%
#75
1%
#80
0%
#83
b1 )
0#
#85
b10 )
b1 "
b1 '
b1 *
1%
#90
0%
#95
b0 !
b0 (
b10 "
b10 '
b10 *
1%
#100
0%
#105
1%
#110
0%
#113
b11 )
0$
#115
b0 )
b1 !
b1 (
b11 *
1%
#120
0%
#123
1#
#125
b10 !
b10 (
b0 "
b0 '
b0 *
1%
#130
0%
#135
1%
#140
0%
#145
1%
#150
0%
