/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [21:0] _00_;
  wire [2:0] _01_;
  reg [5:0] _02_;
  wire [6:0] _03_;
  wire [15:0] _04_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_25z;
  wire [35:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = !(celloutsig_1_5z ? in_data[120] : celloutsig_1_1z[1]);
  assign celloutsig_1_9z = !(in_data[109] ? celloutsig_1_2z : celloutsig_1_6z);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? in_data[21] : in_data[4]);
  assign celloutsig_1_2z = !(in_data[178] ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_19z = ~(celloutsig_1_6z | celloutsig_1_17z[0]);
  assign celloutsig_1_12z = { celloutsig_1_4z[7], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_0z } + { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z[3:1], 1'h0, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_14z = { in_data[41:40], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_11z } + { in_data[62:56], celloutsig_0_13z };
  assign celloutsig_0_25z = celloutsig_0_14z[5:0] + _02_;
  reg [6:0] _13_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _13_ <= 7'h00;
    else _13_ <= { in_data[86:84], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z };
  assign { _03_[6:1], _00_[21] } = _13_;
  reg [15:0] _14_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _14_ <= 16'h0000;
    else _14_ <= in_data[78:63];
  assign { _04_[15:11], _01_, _04_[7:0] } = _14_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 6'h00;
    else _02_ <= celloutsig_0_12z[7:2];
  assign celloutsig_0_4z = in_data[65:60] == celloutsig_0_2z[22:17];
  assign celloutsig_0_3z = in_data[15:10] === { in_data[79:75], celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_8z[9:5], celloutsig_0_7z, _03_[6:1], _00_[21] } >= celloutsig_0_8z;
  assign celloutsig_1_10z = { in_data[125:115], celloutsig_1_1z[3:1], celloutsig_1_1z[3:1], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z[18:5], in_data[121], celloutsig_1_4z[3:1], in_data[117] } || { in_data[145:101], celloutsig_1_9z };
  assign celloutsig_1_0z = in_data[125:111] || in_data[127:113];
  assign celloutsig_0_0z = in_data[89] & ~(in_data[23]);
  assign celloutsig_1_5z = celloutsig_1_3z & ~(celloutsig_1_4z[7]);
  assign celloutsig_1_7z = celloutsig_1_0z & ~(celloutsig_1_2z);
  assign celloutsig_0_13z = celloutsig_0_3z & ~(celloutsig_0_4z);
  assign celloutsig_0_2z = { in_data[85:53], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[73:40], in_data[0] };
  assign celloutsig_0_11z = celloutsig_0_1z ? { _04_[1], celloutsig_0_6z, celloutsig_0_9z } : celloutsig_0_8z[4:2];
  assign celloutsig_0_12z = celloutsig_0_7z ? in_data[8:1] : { celloutsig_0_8z[11:7], celloutsig_0_9z, celloutsig_0_9z, 1'h0 };
  assign celloutsig_0_15z = { celloutsig_0_12z[3:0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z } != celloutsig_0_8z[11:4];
  assign celloutsig_0_7z = _03_[5:2] !== { celloutsig_0_2z[19:17], celloutsig_0_4z };
  assign celloutsig_1_13z = | { celloutsig_1_4z[7:5], in_data[121], celloutsig_1_4z[3] };
  assign celloutsig_1_3z = celloutsig_1_1z[2] & celloutsig_1_2z;
  assign celloutsig_0_6z = celloutsig_0_4z & in_data[1];
  assign celloutsig_0_17z = { celloutsig_0_14z[6:1], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_3z } >> { celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_1_11z = { in_data[165:159], celloutsig_1_2z } >> { in_data[179], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z[3:1], 1'h0 };
  assign celloutsig_1_15z = in_data[160:155] - celloutsig_1_11z[5:0];
  assign celloutsig_1_17z = celloutsig_1_4z[17:15] ~^ celloutsig_1_15z[2:0];
  assign celloutsig_0_8z = { celloutsig_0_2z[30:22], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } ^ { celloutsig_0_2z[34:24], celloutsig_0_4z, celloutsig_0_6z };
  assign out_data[2:1] = in_data[11:10] ^ celloutsig_0_17z[3:2];
  assign celloutsig_1_1z[3:1] = in_data[156:154] ^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign { celloutsig_1_4z[18:5], celloutsig_1_4z[3:1] } = { in_data[135:122], in_data[120:118] } ^ { in_data[106:98], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z[3:1], celloutsig_1_1z[3:1] };
  assign { out_data[129], out_data[133:131] } = { celloutsig_1_13z, celloutsig_1_12z[7:5] } ^ { celloutsig_1_6z, celloutsig_1_1z[3:1] };
  assign { _00_[20:18], _00_[2:0] } = { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_0z };
  assign _03_[0] = _00_[21];
  assign _04_[10:8] = _01_;
  assign celloutsig_1_1z[0] = 1'h0;
  assign { celloutsig_1_4z[4], celloutsig_1_4z[0] } = { in_data[121], in_data[117] };
  assign { out_data[130], out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_12z[4], 1'h0, celloutsig_1_19z, celloutsig_0_25z, 1'h0 };
endmodule
