

================================================================
== Vitis HLS Report for 'model_test'
================================================================
* Date:           Thu Jan 30 18:49:42 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        model_test_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.187 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7|  35.000 ns|  35.000 ns|    7|    7|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                       |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance       |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |sparse_input_U0        |sparse_input        |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        |sparse_compute_U0      |sparse_compute      |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
        |Block_entry16_proc_U0  |Block_entry16_proc  |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        |Block_entry17_proc_U0  |Block_entry17_proc  |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        +-----------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       90|     -|
|FIFO                 |        -|      -|      612|      434|     -|
|Instance             |        -|     12|      465|     2510|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      189|     -|
|Register             |        -|      -|       21|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     12|     1098|     3223|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+------+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+------+-----+
    |Block_entry16_proc_U0  |Block_entry16_proc  |        0|   0|   23|    20|    0|
    |Block_entry17_proc_U0  |Block_entry17_proc  |        0|   0|   27|    20|    0|
    |sparse_compute_U0      |sparse_compute      |        0|  12|  265|  2087|    0|
    |sparse_input_U0        |sparse_input        |        0|   0|  150|   383|    0|
    +-----------------------+--------------------+---------+----+-----+------+-----+
    |Total                  |                    |        0|  12|  465|  2510|    0|
    +-----------------------+--------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------------+---------+----+----+-----+------+-----+---------+
    |             Name            | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------------+---------+----+----+-----+------+-----+---------+
    |feat_arr_1_U                 |        0|  36|   0|    -|     2|   12|       24|
    |feat_arr_2_U                 |        0|  36|   0|    -|     2|   12|       24|
    |feat_arr_3_U                 |        0|  36|   0|    -|     2|   12|       24|
    |feat_arr_4_U                 |        0|  36|   0|    -|     2|   12|       24|
    |feat_arr_5_U                 |        0|  36|   0|    -|     2|   12|       24|
    |feat_arr_6_U                 |        0|  36|   0|    -|     2|   12|       24|
    |feat_arr_7_U                 |        0|  36|   0|    -|     2|   12|       24|
    |feat_arr_8_U                 |        0|  36|   0|    -|     2|   12|       24|
    |feat_arr_U                   |        0|  36|   0|    -|     2|   12|       24|
    |feat_out_channel_U           |        0|  68|   0|    -|     2|   21|       42|
    |feat_out_load_loc_channel_U  |        0|  68|   0|    -|     2|   21|       42|
    |hash_arr_10_U                |        0|  12|   0|    -|     2|    4|        8|
    |hash_arr_1_U                 |        0|   8|   0|    -|     2|    2|        4|
    |hash_arr_2_U                 |        0|  12|   0|    -|     2|    3|        6|
    |hash_arr_3_U                 |        0|  12|   0|    -|     2|    3|        6|
    |hash_arr_4_U                 |        0|  12|   0|    -|     2|    3|        6|
    |hash_arr_5_U                 |        0|   8|   0|    -|     2|    2|        4|
    |hash_arr_6_U                 |        0|  12|   0|    -|     2|    4|        8|
    |hash_arr_7_U                 |        0|  12|   0|    -|     2|    4|        8|
    |hash_arr_8_U                 |        0|  12|   0|    -|     2|    4|        8|
    |hash_arr_9_U                 |        0|   8|   0|    -|     2|    2|        4|
    |hash_arr_U                   |        0|   8|   0|    -|     2|    2|        4|
    |newret21_U                   |        0|  36|   0|    -|     2|   12|       24|
    +-----------------------------+---------+----+----+-----+------+-----+---------+
    |Total                        |        0| 612|   0|    0|    46|  195|      390|
    +-----------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_feat_arr           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_feat_arr_1         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_feat_arr_2         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_feat_arr_3         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_feat_arr_4         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_feat_arr_5         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_feat_arr_6         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_feat_arr_7         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_feat_arr_8         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_hash_arr           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_hash_arr_1         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_hash_arr_10        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_hash_arr_2         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_hash_arr_3         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_hash_arr_4         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_hash_arr_5         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_hash_arr_6         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_hash_arr_7         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_hash_arr_8         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_hash_arr_9         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_newret21           |       and|   0|  0|   2|           1|           1|
    |ap_idle                            |       and|   0|  0|   2|           1|           1|
    |sparse_compute_U0_ap_start         |       and|   0|  0|   2|           1|           1|
    |sparse_input_U0_ap_continue        |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_feat_arr     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_feat_arr_1   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_feat_arr_2   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_feat_arr_3   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_feat_arr_4   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_feat_arr_5   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_feat_arr_6   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_feat_arr_7   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_feat_arr_8   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_hash_arr     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_hash_arr_1   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_hash_arr_10  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_hash_arr_2   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_hash_arr_3   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_hash_arr_4   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_hash_arr_5   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_hash_arr_6   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_hash_arr_7   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_hash_arr_8   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_hash_arr_9   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_newret21     |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  90|          45|          45|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_feat_arr     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_feat_arr_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_feat_arr_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_feat_arr_3   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_feat_arr_4   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_feat_arr_5   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_feat_arr_6   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_feat_arr_7   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_feat_arr_8   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_hash_arr     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_hash_arr_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_hash_arr_10  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_hash_arr_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_hash_arr_3   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_hash_arr_4   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_hash_arr_5   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_hash_arr_6   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_hash_arr_7   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_hash_arr_8   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_hash_arr_9   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_newret21     |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 189|         42|   21|         42|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_feat_arr     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_feat_arr_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_feat_arr_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_feat_arr_3   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_feat_arr_4   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_feat_arr_5   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_feat_arr_6   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_feat_arr_7   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_feat_arr_8   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_hash_arr     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_hash_arr_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_hash_arr_10  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_hash_arr_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_hash_arr_3   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_hash_arr_4   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_hash_arr_5   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_hash_arr_6   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_hash_arr_7   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_hash_arr_8   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_hash_arr_9   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_newret21     |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  | 21|   0|   21|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+------+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits |  Protocol  | Source Object|    C Type    |
+---------------------+-----+------+------------+--------------+--------------+
|x_in                 |   in|  1200|      ap_vld|          x_in|       pointer|
|x_in_ap_vld          |   in|     1|      ap_vld|          x_in|       pointer|
|layer2_out_0         |  out|    25|      ap_vld|  layer2_out_0|       pointer|
|layer2_out_0_ap_vld  |  out|     1|      ap_vld|  layer2_out_0|       pointer|
|layer2_out_1         |   in|    25|      ap_vld|  layer2_out_1|       pointer|
|layer2_out_2         |   in|    25|      ap_vld|  layer2_out_2|       pointer|
|layer2_out_3         |   in|    25|      ap_vld|  layer2_out_3|       pointer|
|layer2_out_4         |   in|    25|      ap_vld|  layer2_out_4|       pointer|
|layer2_out_5         |   in|    25|      ap_vld|  layer2_out_5|       pointer|
|layer2_out_6         |   in|    25|      ap_vld|  layer2_out_6|       pointer|
|layer2_out_7         |   in|    25|      ap_vld|  layer2_out_7|       pointer|
|layer2_out_8         |   in|    25|      ap_vld|  layer2_out_8|       pointer|
|layer2_out_9         |   in|    25|      ap_vld|  layer2_out_9|       pointer|
|ap_clk               |   in|     1|  ap_ctrl_hs|    model_test|  return value|
|ap_rst               |   in|     1|  ap_ctrl_hs|    model_test|  return value|
|ap_start             |   in|     1|  ap_ctrl_hs|    model_test|  return value|
|ap_done              |  out|     1|  ap_ctrl_hs|    model_test|  return value|
|ap_ready             |  out|     1|  ap_ctrl_hs|    model_test|  return value|
|ap_idle              |  out|     1|  ap_ctrl_hs|    model_test|  return value|
+---------------------+-----+------+------------+--------------+--------------+

