set moduleName kernel_cnn_Pipeline_VITIS_LOOP_320_5
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set C_modelName {kernel_cnn_Pipeline_VITIS_LOOP_320_5}
set C_modelType { void 0 }
set C_modelArgList {
	{ empty_30 int 16 regular  }
	{ output_r float 32 regular {array 50176 { 2 3 } 1 1 }  }
	{ output_1 float 32 regular {array 50176 { 2 3 } 1 1 }  }
	{ output_2 float 32 regular {array 50176 { 2 3 } 1 1 }  }
	{ output_3 float 32 regular {array 50176 { 2 3 } 1 1 }  }
	{ output_4 float 32 regular {array 50176 { 2 3 } 1 1 }  }
	{ output_5 float 32 regular {array 50176 { 2 3 } 1 1 }  }
	{ output_6 float 32 regular {array 50176 { 2 3 } 1 1 }  }
	{ output_7 float 32 regular {array 50176 { 2 3 } 1 1 }  }
	{ output_8 float 32 regular {array 50176 { 2 3 } 1 1 }  }
	{ output_9 float 32 regular {array 50176 { 2 3 } 1 1 }  }
	{ output_10 float 32 regular {array 50176 { 2 3 } 1 1 }  }
	{ output_11 float 32 regular {array 50176 { 2 3 } 1 1 }  }
	{ output_12 float 32 regular {array 50176 { 2 3 } 1 1 }  }
	{ output_13 float 32 regular {array 50176 { 2 3 } 1 1 }  }
	{ output_14 float 32 regular {array 50176 { 2 3 } 1 1 }  }
	{ output_15 float 32 regular {array 50176 { 2 3 } 1 1 }  }
	{ h int 64 regular  }
	{ input_r float 32 regular {array 12996 { 1 1 1 1 1 1 1 1 1 1 1 1 1 3 3 3 3 } 1 1 }  }
	{ input_1 float 32 regular {array 12996 { 1 1 1 1 1 1 1 1 1 1 1 1 1 3 3 3 3 } 1 1 }  }
	{ input_2 float 32 regular {array 12996 { 1 1 1 1 1 1 1 1 1 1 1 1 1 3 3 3 3 } 1 1 }  }
	{ input_3 float 32 regular {array 12996 { 1 1 1 1 1 1 1 1 1 1 1 1 1 3 3 3 3 } 1 1 }  }
	{ weight_load float 32 regular  }
	{ weight_load_1 float 32 regular  }
	{ weight_load_2 float 32 regular  }
	{ weight_load_3 float 32 regular  }
	{ weight_load_4 float 32 regular  }
	{ weight_load_5 float 32 regular  }
	{ weight_load_6 float 32 regular  }
	{ weight_load_7 float 32 regular  }
	{ weight_load_8 float 32 regular  }
	{ weight_load_9 float 32 regular  }
	{ empty int 8 regular  }
	{ weight_load_10 float 32 regular  }
	{ weight_load_11 float 32 regular  }
	{ weight_load_12 float 32 regular  }
	{ weight_load_13 float 32 regular  }
	{ weight_load_14 float 32 regular  }
	{ weight_load_15 float 32 regular  }
	{ weight_load_16 float 32 regular  }
	{ weight_load_17 float 32 regular  }
	{ weight_load_18 float 32 regular  }
	{ weight_load_19 float 32 regular  }
	{ weight_load_20 float 32 regular  }
	{ weight_load_21 float 32 regular  }
	{ weight_load_22 float 32 regular  }
	{ weight_load_23 float 32 regular  }
	{ weight_load_24 float 32 regular  }
	{ p_phi_out int 64 regular {pointer 1}  }
}
set hasAXIMCache 0
set AXIMCacheInstList { }
set C_modelArgMapList {[ 
	{ "Name" : "empty_30", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "output_r", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE"} , 
 	{ "Name" : "output_1", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE"} , 
 	{ "Name" : "output_2", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE"} , 
 	{ "Name" : "output_3", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE"} , 
 	{ "Name" : "output_4", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE"} , 
 	{ "Name" : "output_5", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE"} , 
 	{ "Name" : "output_6", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE"} , 
 	{ "Name" : "output_7", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE"} , 
 	{ "Name" : "output_8", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE"} , 
 	{ "Name" : "output_9", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE"} , 
 	{ "Name" : "output_10", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE"} , 
 	{ "Name" : "output_11", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE"} , 
 	{ "Name" : "output_12", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE"} , 
 	{ "Name" : "output_13", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE"} , 
 	{ "Name" : "output_14", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE"} , 
 	{ "Name" : "output_15", "interface" : "memory", "bitwidth" : 32, "direction" : "READWRITE"} , 
 	{ "Name" : "h", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "input_r", "interface" : "memory", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1", "interface" : "memory", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_2", "interface" : "memory", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_3", "interface" : "memory", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_1", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_2", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_3", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_4", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_5", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_6", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_7", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_8", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_9", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "empty", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_10", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_11", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_12", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_13", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_14", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_15", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_16", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_17", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_18", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_19", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_20", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_21", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_22", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_23", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_load_24", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "p_phi_out", "interface" : "wire", "bitwidth" : 64, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 272
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ empty_30 sc_in sc_lv 16 signal 0 } 
	{ output_r_address0 sc_out sc_lv 16 signal 1 } 
	{ output_r_ce0 sc_out sc_logic 1 signal 1 } 
	{ output_r_we0 sc_out sc_logic 1 signal 1 } 
	{ output_r_d0 sc_out sc_lv 32 signal 1 } 
	{ output_r_q0 sc_in sc_lv 32 signal 1 } 
	{ output_1_address0 sc_out sc_lv 16 signal 2 } 
	{ output_1_ce0 sc_out sc_logic 1 signal 2 } 
	{ output_1_we0 sc_out sc_logic 1 signal 2 } 
	{ output_1_d0 sc_out sc_lv 32 signal 2 } 
	{ output_1_q0 sc_in sc_lv 32 signal 2 } 
	{ output_2_address0 sc_out sc_lv 16 signal 3 } 
	{ output_2_ce0 sc_out sc_logic 1 signal 3 } 
	{ output_2_we0 sc_out sc_logic 1 signal 3 } 
	{ output_2_d0 sc_out sc_lv 32 signal 3 } 
	{ output_2_q0 sc_in sc_lv 32 signal 3 } 
	{ output_3_address0 sc_out sc_lv 16 signal 4 } 
	{ output_3_ce0 sc_out sc_logic 1 signal 4 } 
	{ output_3_we0 sc_out sc_logic 1 signal 4 } 
	{ output_3_d0 sc_out sc_lv 32 signal 4 } 
	{ output_3_q0 sc_in sc_lv 32 signal 4 } 
	{ output_4_address0 sc_out sc_lv 16 signal 5 } 
	{ output_4_ce0 sc_out sc_logic 1 signal 5 } 
	{ output_4_we0 sc_out sc_logic 1 signal 5 } 
	{ output_4_d0 sc_out sc_lv 32 signal 5 } 
	{ output_4_q0 sc_in sc_lv 32 signal 5 } 
	{ output_5_address0 sc_out sc_lv 16 signal 6 } 
	{ output_5_ce0 sc_out sc_logic 1 signal 6 } 
	{ output_5_we0 sc_out sc_logic 1 signal 6 } 
	{ output_5_d0 sc_out sc_lv 32 signal 6 } 
	{ output_5_q0 sc_in sc_lv 32 signal 6 } 
	{ output_6_address0 sc_out sc_lv 16 signal 7 } 
	{ output_6_ce0 sc_out sc_logic 1 signal 7 } 
	{ output_6_we0 sc_out sc_logic 1 signal 7 } 
	{ output_6_d0 sc_out sc_lv 32 signal 7 } 
	{ output_6_q0 sc_in sc_lv 32 signal 7 } 
	{ output_7_address0 sc_out sc_lv 16 signal 8 } 
	{ output_7_ce0 sc_out sc_logic 1 signal 8 } 
	{ output_7_we0 sc_out sc_logic 1 signal 8 } 
	{ output_7_d0 sc_out sc_lv 32 signal 8 } 
	{ output_7_q0 sc_in sc_lv 32 signal 8 } 
	{ output_8_address0 sc_out sc_lv 16 signal 9 } 
	{ output_8_ce0 sc_out sc_logic 1 signal 9 } 
	{ output_8_we0 sc_out sc_logic 1 signal 9 } 
	{ output_8_d0 sc_out sc_lv 32 signal 9 } 
	{ output_8_q0 sc_in sc_lv 32 signal 9 } 
	{ output_9_address0 sc_out sc_lv 16 signal 10 } 
	{ output_9_ce0 sc_out sc_logic 1 signal 10 } 
	{ output_9_we0 sc_out sc_logic 1 signal 10 } 
	{ output_9_d0 sc_out sc_lv 32 signal 10 } 
	{ output_9_q0 sc_in sc_lv 32 signal 10 } 
	{ output_10_address0 sc_out sc_lv 16 signal 11 } 
	{ output_10_ce0 sc_out sc_logic 1 signal 11 } 
	{ output_10_we0 sc_out sc_logic 1 signal 11 } 
	{ output_10_d0 sc_out sc_lv 32 signal 11 } 
	{ output_10_q0 sc_in sc_lv 32 signal 11 } 
	{ output_11_address0 sc_out sc_lv 16 signal 12 } 
	{ output_11_ce0 sc_out sc_logic 1 signal 12 } 
	{ output_11_we0 sc_out sc_logic 1 signal 12 } 
	{ output_11_d0 sc_out sc_lv 32 signal 12 } 
	{ output_11_q0 sc_in sc_lv 32 signal 12 } 
	{ output_12_address0 sc_out sc_lv 16 signal 13 } 
	{ output_12_ce0 sc_out sc_logic 1 signal 13 } 
	{ output_12_we0 sc_out sc_logic 1 signal 13 } 
	{ output_12_d0 sc_out sc_lv 32 signal 13 } 
	{ output_12_q0 sc_in sc_lv 32 signal 13 } 
	{ output_13_address0 sc_out sc_lv 16 signal 14 } 
	{ output_13_ce0 sc_out sc_logic 1 signal 14 } 
	{ output_13_we0 sc_out sc_logic 1 signal 14 } 
	{ output_13_d0 sc_out sc_lv 32 signal 14 } 
	{ output_13_q0 sc_in sc_lv 32 signal 14 } 
	{ output_14_address0 sc_out sc_lv 16 signal 15 } 
	{ output_14_ce0 sc_out sc_logic 1 signal 15 } 
	{ output_14_we0 sc_out sc_logic 1 signal 15 } 
	{ output_14_d0 sc_out sc_lv 32 signal 15 } 
	{ output_14_q0 sc_in sc_lv 32 signal 15 } 
	{ output_15_address0 sc_out sc_lv 16 signal 16 } 
	{ output_15_ce0 sc_out sc_logic 1 signal 16 } 
	{ output_15_we0 sc_out sc_logic 1 signal 16 } 
	{ output_15_d0 sc_out sc_lv 32 signal 16 } 
	{ output_15_q0 sc_in sc_lv 32 signal 16 } 
	{ h sc_in sc_lv 64 signal 17 } 
	{ input_r_address0 sc_out sc_lv 14 signal 18 } 
	{ input_r_ce0 sc_out sc_logic 1 signal 18 } 
	{ input_r_q0 sc_in sc_lv 32 signal 18 } 
	{ input_r_address1 sc_out sc_lv 14 signal 18 } 
	{ input_r_ce1 sc_out sc_logic 1 signal 18 } 
	{ input_r_q1 sc_in sc_lv 32 signal 18 } 
	{ input_r_address2 sc_out sc_lv 14 signal 18 } 
	{ input_r_ce2 sc_out sc_logic 1 signal 18 } 
	{ input_r_q2 sc_in sc_lv 32 signal 18 } 
	{ input_r_address3 sc_out sc_lv 14 signal 18 } 
	{ input_r_ce3 sc_out sc_logic 1 signal 18 } 
	{ input_r_q3 sc_in sc_lv 32 signal 18 } 
	{ input_r_address4 sc_out sc_lv 14 signal 18 } 
	{ input_r_ce4 sc_out sc_logic 1 signal 18 } 
	{ input_r_q4 sc_in sc_lv 32 signal 18 } 
	{ input_r_address5 sc_out sc_lv 14 signal 18 } 
	{ input_r_ce5 sc_out sc_logic 1 signal 18 } 
	{ input_r_q5 sc_in sc_lv 32 signal 18 } 
	{ input_r_address6 sc_out sc_lv 14 signal 18 } 
	{ input_r_ce6 sc_out sc_logic 1 signal 18 } 
	{ input_r_q6 sc_in sc_lv 32 signal 18 } 
	{ input_r_address7 sc_out sc_lv 14 signal 18 } 
	{ input_r_ce7 sc_out sc_logic 1 signal 18 } 
	{ input_r_q7 sc_in sc_lv 32 signal 18 } 
	{ input_r_address8 sc_out sc_lv 14 signal 18 } 
	{ input_r_ce8 sc_out sc_logic 1 signal 18 } 
	{ input_r_q8 sc_in sc_lv 32 signal 18 } 
	{ input_r_address9 sc_out sc_lv 14 signal 18 } 
	{ input_r_ce9 sc_out sc_logic 1 signal 18 } 
	{ input_r_q9 sc_in sc_lv 32 signal 18 } 
	{ input_r_address10 sc_out sc_lv 14 signal 18 } 
	{ input_r_ce10 sc_out sc_logic 1 signal 18 } 
	{ input_r_q10 sc_in sc_lv 32 signal 18 } 
	{ input_r_address11 sc_out sc_lv 14 signal 18 } 
	{ input_r_ce11 sc_out sc_logic 1 signal 18 } 
	{ input_r_q11 sc_in sc_lv 32 signal 18 } 
	{ input_r_address12 sc_out sc_lv 14 signal 18 } 
	{ input_r_ce12 sc_out sc_logic 1 signal 18 } 
	{ input_r_q12 sc_in sc_lv 32 signal 18 } 
	{ input_1_address0 sc_out sc_lv 14 signal 19 } 
	{ input_1_ce0 sc_out sc_logic 1 signal 19 } 
	{ input_1_q0 sc_in sc_lv 32 signal 19 } 
	{ input_1_address1 sc_out sc_lv 14 signal 19 } 
	{ input_1_ce1 sc_out sc_logic 1 signal 19 } 
	{ input_1_q1 sc_in sc_lv 32 signal 19 } 
	{ input_1_address2 sc_out sc_lv 14 signal 19 } 
	{ input_1_ce2 sc_out sc_logic 1 signal 19 } 
	{ input_1_q2 sc_in sc_lv 32 signal 19 } 
	{ input_1_address3 sc_out sc_lv 14 signal 19 } 
	{ input_1_ce3 sc_out sc_logic 1 signal 19 } 
	{ input_1_q3 sc_in sc_lv 32 signal 19 } 
	{ input_1_address4 sc_out sc_lv 14 signal 19 } 
	{ input_1_ce4 sc_out sc_logic 1 signal 19 } 
	{ input_1_q4 sc_in sc_lv 32 signal 19 } 
	{ input_1_address5 sc_out sc_lv 14 signal 19 } 
	{ input_1_ce5 sc_out sc_logic 1 signal 19 } 
	{ input_1_q5 sc_in sc_lv 32 signal 19 } 
	{ input_1_address6 sc_out sc_lv 14 signal 19 } 
	{ input_1_ce6 sc_out sc_logic 1 signal 19 } 
	{ input_1_q6 sc_in sc_lv 32 signal 19 } 
	{ input_1_address7 sc_out sc_lv 14 signal 19 } 
	{ input_1_ce7 sc_out sc_logic 1 signal 19 } 
	{ input_1_q7 sc_in sc_lv 32 signal 19 } 
	{ input_1_address8 sc_out sc_lv 14 signal 19 } 
	{ input_1_ce8 sc_out sc_logic 1 signal 19 } 
	{ input_1_q8 sc_in sc_lv 32 signal 19 } 
	{ input_1_address9 sc_out sc_lv 14 signal 19 } 
	{ input_1_ce9 sc_out sc_logic 1 signal 19 } 
	{ input_1_q9 sc_in sc_lv 32 signal 19 } 
	{ input_1_address10 sc_out sc_lv 14 signal 19 } 
	{ input_1_ce10 sc_out sc_logic 1 signal 19 } 
	{ input_1_q10 sc_in sc_lv 32 signal 19 } 
	{ input_1_address11 sc_out sc_lv 14 signal 19 } 
	{ input_1_ce11 sc_out sc_logic 1 signal 19 } 
	{ input_1_q11 sc_in sc_lv 32 signal 19 } 
	{ input_1_address12 sc_out sc_lv 14 signal 19 } 
	{ input_1_ce12 sc_out sc_logic 1 signal 19 } 
	{ input_1_q12 sc_in sc_lv 32 signal 19 } 
	{ input_2_address0 sc_out sc_lv 14 signal 20 } 
	{ input_2_ce0 sc_out sc_logic 1 signal 20 } 
	{ input_2_q0 sc_in sc_lv 32 signal 20 } 
	{ input_2_address1 sc_out sc_lv 14 signal 20 } 
	{ input_2_ce1 sc_out sc_logic 1 signal 20 } 
	{ input_2_q1 sc_in sc_lv 32 signal 20 } 
	{ input_2_address2 sc_out sc_lv 14 signal 20 } 
	{ input_2_ce2 sc_out sc_logic 1 signal 20 } 
	{ input_2_q2 sc_in sc_lv 32 signal 20 } 
	{ input_2_address3 sc_out sc_lv 14 signal 20 } 
	{ input_2_ce3 sc_out sc_logic 1 signal 20 } 
	{ input_2_q3 sc_in sc_lv 32 signal 20 } 
	{ input_2_address4 sc_out sc_lv 14 signal 20 } 
	{ input_2_ce4 sc_out sc_logic 1 signal 20 } 
	{ input_2_q4 sc_in sc_lv 32 signal 20 } 
	{ input_2_address5 sc_out sc_lv 14 signal 20 } 
	{ input_2_ce5 sc_out sc_logic 1 signal 20 } 
	{ input_2_q5 sc_in sc_lv 32 signal 20 } 
	{ input_2_address6 sc_out sc_lv 14 signal 20 } 
	{ input_2_ce6 sc_out sc_logic 1 signal 20 } 
	{ input_2_q6 sc_in sc_lv 32 signal 20 } 
	{ input_2_address7 sc_out sc_lv 14 signal 20 } 
	{ input_2_ce7 sc_out sc_logic 1 signal 20 } 
	{ input_2_q7 sc_in sc_lv 32 signal 20 } 
	{ input_2_address8 sc_out sc_lv 14 signal 20 } 
	{ input_2_ce8 sc_out sc_logic 1 signal 20 } 
	{ input_2_q8 sc_in sc_lv 32 signal 20 } 
	{ input_2_address9 sc_out sc_lv 14 signal 20 } 
	{ input_2_ce9 sc_out sc_logic 1 signal 20 } 
	{ input_2_q9 sc_in sc_lv 32 signal 20 } 
	{ input_2_address10 sc_out sc_lv 14 signal 20 } 
	{ input_2_ce10 sc_out sc_logic 1 signal 20 } 
	{ input_2_q10 sc_in sc_lv 32 signal 20 } 
	{ input_2_address11 sc_out sc_lv 14 signal 20 } 
	{ input_2_ce11 sc_out sc_logic 1 signal 20 } 
	{ input_2_q11 sc_in sc_lv 32 signal 20 } 
	{ input_2_address12 sc_out sc_lv 14 signal 20 } 
	{ input_2_ce12 sc_out sc_logic 1 signal 20 } 
	{ input_2_q12 sc_in sc_lv 32 signal 20 } 
	{ input_3_address0 sc_out sc_lv 14 signal 21 } 
	{ input_3_ce0 sc_out sc_logic 1 signal 21 } 
	{ input_3_q0 sc_in sc_lv 32 signal 21 } 
	{ input_3_address1 sc_out sc_lv 14 signal 21 } 
	{ input_3_ce1 sc_out sc_logic 1 signal 21 } 
	{ input_3_q1 sc_in sc_lv 32 signal 21 } 
	{ input_3_address2 sc_out sc_lv 14 signal 21 } 
	{ input_3_ce2 sc_out sc_logic 1 signal 21 } 
	{ input_3_q2 sc_in sc_lv 32 signal 21 } 
	{ input_3_address3 sc_out sc_lv 14 signal 21 } 
	{ input_3_ce3 sc_out sc_logic 1 signal 21 } 
	{ input_3_q3 sc_in sc_lv 32 signal 21 } 
	{ input_3_address4 sc_out sc_lv 14 signal 21 } 
	{ input_3_ce4 sc_out sc_logic 1 signal 21 } 
	{ input_3_q4 sc_in sc_lv 32 signal 21 } 
	{ input_3_address5 sc_out sc_lv 14 signal 21 } 
	{ input_3_ce5 sc_out sc_logic 1 signal 21 } 
	{ input_3_q5 sc_in sc_lv 32 signal 21 } 
	{ input_3_address6 sc_out sc_lv 14 signal 21 } 
	{ input_3_ce6 sc_out sc_logic 1 signal 21 } 
	{ input_3_q6 sc_in sc_lv 32 signal 21 } 
	{ input_3_address7 sc_out sc_lv 14 signal 21 } 
	{ input_3_ce7 sc_out sc_logic 1 signal 21 } 
	{ input_3_q7 sc_in sc_lv 32 signal 21 } 
	{ input_3_address8 sc_out sc_lv 14 signal 21 } 
	{ input_3_ce8 sc_out sc_logic 1 signal 21 } 
	{ input_3_q8 sc_in sc_lv 32 signal 21 } 
	{ input_3_address9 sc_out sc_lv 14 signal 21 } 
	{ input_3_ce9 sc_out sc_logic 1 signal 21 } 
	{ input_3_q9 sc_in sc_lv 32 signal 21 } 
	{ input_3_address10 sc_out sc_lv 14 signal 21 } 
	{ input_3_ce10 sc_out sc_logic 1 signal 21 } 
	{ input_3_q10 sc_in sc_lv 32 signal 21 } 
	{ input_3_address11 sc_out sc_lv 14 signal 21 } 
	{ input_3_ce11 sc_out sc_logic 1 signal 21 } 
	{ input_3_q11 sc_in sc_lv 32 signal 21 } 
	{ input_3_address12 sc_out sc_lv 14 signal 21 } 
	{ input_3_ce12 sc_out sc_logic 1 signal 21 } 
	{ input_3_q12 sc_in sc_lv 32 signal 21 } 
	{ weight_load sc_in sc_lv 32 signal 22 } 
	{ weight_load_1 sc_in sc_lv 32 signal 23 } 
	{ weight_load_2 sc_in sc_lv 32 signal 24 } 
	{ weight_load_3 sc_in sc_lv 32 signal 25 } 
	{ weight_load_4 sc_in sc_lv 32 signal 26 } 
	{ weight_load_5 sc_in sc_lv 32 signal 27 } 
	{ weight_load_6 sc_in sc_lv 32 signal 28 } 
	{ weight_load_7 sc_in sc_lv 32 signal 29 } 
	{ weight_load_8 sc_in sc_lv 32 signal 30 } 
	{ weight_load_9 sc_in sc_lv 32 signal 31 } 
	{ empty sc_in sc_lv 8 signal 32 } 
	{ weight_load_10 sc_in sc_lv 32 signal 33 } 
	{ weight_load_11 sc_in sc_lv 32 signal 34 } 
	{ weight_load_12 sc_in sc_lv 32 signal 35 } 
	{ weight_load_13 sc_in sc_lv 32 signal 36 } 
	{ weight_load_14 sc_in sc_lv 32 signal 37 } 
	{ weight_load_15 sc_in sc_lv 32 signal 38 } 
	{ weight_load_16 sc_in sc_lv 32 signal 39 } 
	{ weight_load_17 sc_in sc_lv 32 signal 40 } 
	{ weight_load_18 sc_in sc_lv 32 signal 41 } 
	{ weight_load_19 sc_in sc_lv 32 signal 42 } 
	{ weight_load_20 sc_in sc_lv 32 signal 43 } 
	{ weight_load_21 sc_in sc_lv 32 signal 44 } 
	{ weight_load_22 sc_in sc_lv 32 signal 45 } 
	{ weight_load_23 sc_in sc_lv 32 signal 46 } 
	{ weight_load_24 sc_in sc_lv 32 signal 47 } 
	{ p_phi_out sc_out sc_lv 64 signal 48 } 
	{ p_phi_out_ap_vld sc_out sc_logic 1 outvld 48 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "empty_30", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "empty_30", "role": "default" }} , 
 	{ "name": "output_r_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "output_r", "role": "address0" }} , 
 	{ "name": "output_r_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_r", "role": "ce0" }} , 
 	{ "name": "output_r_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_r", "role": "we0" }} , 
 	{ "name": "output_r_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_r", "role": "d0" }} , 
 	{ "name": "output_r_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_r", "role": "q0" }} , 
 	{ "name": "output_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "output_1", "role": "address0" }} , 
 	{ "name": "output_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_1", "role": "ce0" }} , 
 	{ "name": "output_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_1", "role": "we0" }} , 
 	{ "name": "output_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_1", "role": "d0" }} , 
 	{ "name": "output_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_1", "role": "q0" }} , 
 	{ "name": "output_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "output_2", "role": "address0" }} , 
 	{ "name": "output_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_2", "role": "ce0" }} , 
 	{ "name": "output_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_2", "role": "we0" }} , 
 	{ "name": "output_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_2", "role": "d0" }} , 
 	{ "name": "output_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_2", "role": "q0" }} , 
 	{ "name": "output_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "output_3", "role": "address0" }} , 
 	{ "name": "output_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_3", "role": "ce0" }} , 
 	{ "name": "output_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_3", "role": "we0" }} , 
 	{ "name": "output_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_3", "role": "d0" }} , 
 	{ "name": "output_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_3", "role": "q0" }} , 
 	{ "name": "output_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "output_4", "role": "address0" }} , 
 	{ "name": "output_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_4", "role": "ce0" }} , 
 	{ "name": "output_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_4", "role": "we0" }} , 
 	{ "name": "output_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_4", "role": "d0" }} , 
 	{ "name": "output_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_4", "role": "q0" }} , 
 	{ "name": "output_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "output_5", "role": "address0" }} , 
 	{ "name": "output_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_5", "role": "ce0" }} , 
 	{ "name": "output_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_5", "role": "we0" }} , 
 	{ "name": "output_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_5", "role": "d0" }} , 
 	{ "name": "output_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_5", "role": "q0" }} , 
 	{ "name": "output_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "output_6", "role": "address0" }} , 
 	{ "name": "output_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_6", "role": "ce0" }} , 
 	{ "name": "output_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_6", "role": "we0" }} , 
 	{ "name": "output_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_6", "role": "d0" }} , 
 	{ "name": "output_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_6", "role": "q0" }} , 
 	{ "name": "output_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "output_7", "role": "address0" }} , 
 	{ "name": "output_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_7", "role": "ce0" }} , 
 	{ "name": "output_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_7", "role": "we0" }} , 
 	{ "name": "output_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_7", "role": "d0" }} , 
 	{ "name": "output_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_7", "role": "q0" }} , 
 	{ "name": "output_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "output_8", "role": "address0" }} , 
 	{ "name": "output_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_8", "role": "ce0" }} , 
 	{ "name": "output_8_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_8", "role": "we0" }} , 
 	{ "name": "output_8_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_8", "role": "d0" }} , 
 	{ "name": "output_8_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_8", "role": "q0" }} , 
 	{ "name": "output_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "output_9", "role": "address0" }} , 
 	{ "name": "output_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_9", "role": "ce0" }} , 
 	{ "name": "output_9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_9", "role": "we0" }} , 
 	{ "name": "output_9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_9", "role": "d0" }} , 
 	{ "name": "output_9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_9", "role": "q0" }} , 
 	{ "name": "output_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "output_10", "role": "address0" }} , 
 	{ "name": "output_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_10", "role": "ce0" }} , 
 	{ "name": "output_10_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_10", "role": "we0" }} , 
 	{ "name": "output_10_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_10", "role": "d0" }} , 
 	{ "name": "output_10_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_10", "role": "q0" }} , 
 	{ "name": "output_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "output_11", "role": "address0" }} , 
 	{ "name": "output_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_11", "role": "ce0" }} , 
 	{ "name": "output_11_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_11", "role": "we0" }} , 
 	{ "name": "output_11_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_11", "role": "d0" }} , 
 	{ "name": "output_11_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_11", "role": "q0" }} , 
 	{ "name": "output_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "output_12", "role": "address0" }} , 
 	{ "name": "output_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_12", "role": "ce0" }} , 
 	{ "name": "output_12_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_12", "role": "we0" }} , 
 	{ "name": "output_12_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_12", "role": "d0" }} , 
 	{ "name": "output_12_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_12", "role": "q0" }} , 
 	{ "name": "output_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "output_13", "role": "address0" }} , 
 	{ "name": "output_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_13", "role": "ce0" }} , 
 	{ "name": "output_13_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_13", "role": "we0" }} , 
 	{ "name": "output_13_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_13", "role": "d0" }} , 
 	{ "name": "output_13_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_13", "role": "q0" }} , 
 	{ "name": "output_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "output_14", "role": "address0" }} , 
 	{ "name": "output_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_14", "role": "ce0" }} , 
 	{ "name": "output_14_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_14", "role": "we0" }} , 
 	{ "name": "output_14_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_14", "role": "d0" }} , 
 	{ "name": "output_14_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_14", "role": "q0" }} , 
 	{ "name": "output_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "output_15", "role": "address0" }} , 
 	{ "name": "output_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_15", "role": "ce0" }} , 
 	{ "name": "output_15_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "output_15", "role": "we0" }} , 
 	{ "name": "output_15_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_15", "role": "d0" }} , 
 	{ "name": "output_15_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "output_15", "role": "q0" }} , 
 	{ "name": "h", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "h", "role": "default" }} , 
 	{ "name": "input_r_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_r", "role": "address0" }} , 
 	{ "name": "input_r_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_r", "role": "ce0" }} , 
 	{ "name": "input_r_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_r", "role": "q0" }} , 
 	{ "name": "input_r_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_r", "role": "address1" }} , 
 	{ "name": "input_r_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_r", "role": "ce1" }} , 
 	{ "name": "input_r_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_r", "role": "q1" }} , 
 	{ "name": "input_r_address2", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_r", "role": "address2" }} , 
 	{ "name": "input_r_ce2", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_r", "role": "ce2" }} , 
 	{ "name": "input_r_q2", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_r", "role": "q2" }} , 
 	{ "name": "input_r_address3", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_r", "role": "address3" }} , 
 	{ "name": "input_r_ce3", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_r", "role": "ce3" }} , 
 	{ "name": "input_r_q3", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_r", "role": "q3" }} , 
 	{ "name": "input_r_address4", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_r", "role": "address4" }} , 
 	{ "name": "input_r_ce4", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_r", "role": "ce4" }} , 
 	{ "name": "input_r_q4", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_r", "role": "q4" }} , 
 	{ "name": "input_r_address5", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_r", "role": "address5" }} , 
 	{ "name": "input_r_ce5", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_r", "role": "ce5" }} , 
 	{ "name": "input_r_q5", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_r", "role": "q5" }} , 
 	{ "name": "input_r_address6", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_r", "role": "address6" }} , 
 	{ "name": "input_r_ce6", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_r", "role": "ce6" }} , 
 	{ "name": "input_r_q6", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_r", "role": "q6" }} , 
 	{ "name": "input_r_address7", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_r", "role": "address7" }} , 
 	{ "name": "input_r_ce7", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_r", "role": "ce7" }} , 
 	{ "name": "input_r_q7", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_r", "role": "q7" }} , 
 	{ "name": "input_r_address8", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_r", "role": "address8" }} , 
 	{ "name": "input_r_ce8", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_r", "role": "ce8" }} , 
 	{ "name": "input_r_q8", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_r", "role": "q8" }} , 
 	{ "name": "input_r_address9", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_r", "role": "address9" }} , 
 	{ "name": "input_r_ce9", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_r", "role": "ce9" }} , 
 	{ "name": "input_r_q9", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_r", "role": "q9" }} , 
 	{ "name": "input_r_address10", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_r", "role": "address10" }} , 
 	{ "name": "input_r_ce10", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_r", "role": "ce10" }} , 
 	{ "name": "input_r_q10", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_r", "role": "q10" }} , 
 	{ "name": "input_r_address11", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_r", "role": "address11" }} , 
 	{ "name": "input_r_ce11", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_r", "role": "ce11" }} , 
 	{ "name": "input_r_q11", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_r", "role": "q11" }} , 
 	{ "name": "input_r_address12", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_r", "role": "address12" }} , 
 	{ "name": "input_r_ce12", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_r", "role": "ce12" }} , 
 	{ "name": "input_r_q12", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_r", "role": "q12" }} , 
 	{ "name": "input_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_1", "role": "address0" }} , 
 	{ "name": "input_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_1", "role": "ce0" }} , 
 	{ "name": "input_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1", "role": "q0" }} , 
 	{ "name": "input_1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_1", "role": "address1" }} , 
 	{ "name": "input_1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_1", "role": "ce1" }} , 
 	{ "name": "input_1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1", "role": "q1" }} , 
 	{ "name": "input_1_address2", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_1", "role": "address2" }} , 
 	{ "name": "input_1_ce2", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_1", "role": "ce2" }} , 
 	{ "name": "input_1_q2", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1", "role": "q2" }} , 
 	{ "name": "input_1_address3", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_1", "role": "address3" }} , 
 	{ "name": "input_1_ce3", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_1", "role": "ce3" }} , 
 	{ "name": "input_1_q3", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1", "role": "q3" }} , 
 	{ "name": "input_1_address4", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_1", "role": "address4" }} , 
 	{ "name": "input_1_ce4", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_1", "role": "ce4" }} , 
 	{ "name": "input_1_q4", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1", "role": "q4" }} , 
 	{ "name": "input_1_address5", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_1", "role": "address5" }} , 
 	{ "name": "input_1_ce5", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_1", "role": "ce5" }} , 
 	{ "name": "input_1_q5", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1", "role": "q5" }} , 
 	{ "name": "input_1_address6", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_1", "role": "address6" }} , 
 	{ "name": "input_1_ce6", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_1", "role": "ce6" }} , 
 	{ "name": "input_1_q6", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1", "role": "q6" }} , 
 	{ "name": "input_1_address7", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_1", "role": "address7" }} , 
 	{ "name": "input_1_ce7", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_1", "role": "ce7" }} , 
 	{ "name": "input_1_q7", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1", "role": "q7" }} , 
 	{ "name": "input_1_address8", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_1", "role": "address8" }} , 
 	{ "name": "input_1_ce8", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_1", "role": "ce8" }} , 
 	{ "name": "input_1_q8", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1", "role": "q8" }} , 
 	{ "name": "input_1_address9", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_1", "role": "address9" }} , 
 	{ "name": "input_1_ce9", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_1", "role": "ce9" }} , 
 	{ "name": "input_1_q9", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1", "role": "q9" }} , 
 	{ "name": "input_1_address10", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_1", "role": "address10" }} , 
 	{ "name": "input_1_ce10", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_1", "role": "ce10" }} , 
 	{ "name": "input_1_q10", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1", "role": "q10" }} , 
 	{ "name": "input_1_address11", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_1", "role": "address11" }} , 
 	{ "name": "input_1_ce11", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_1", "role": "ce11" }} , 
 	{ "name": "input_1_q11", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1", "role": "q11" }} , 
 	{ "name": "input_1_address12", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_1", "role": "address12" }} , 
 	{ "name": "input_1_ce12", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_1", "role": "ce12" }} , 
 	{ "name": "input_1_q12", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1", "role": "q12" }} , 
 	{ "name": "input_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_2", "role": "address0" }} , 
 	{ "name": "input_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_2", "role": "ce0" }} , 
 	{ "name": "input_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_2", "role": "q0" }} , 
 	{ "name": "input_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_2", "role": "address1" }} , 
 	{ "name": "input_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_2", "role": "ce1" }} , 
 	{ "name": "input_2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_2", "role": "q1" }} , 
 	{ "name": "input_2_address2", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_2", "role": "address2" }} , 
 	{ "name": "input_2_ce2", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_2", "role": "ce2" }} , 
 	{ "name": "input_2_q2", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_2", "role": "q2" }} , 
 	{ "name": "input_2_address3", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_2", "role": "address3" }} , 
 	{ "name": "input_2_ce3", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_2", "role": "ce3" }} , 
 	{ "name": "input_2_q3", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_2", "role": "q3" }} , 
 	{ "name": "input_2_address4", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_2", "role": "address4" }} , 
 	{ "name": "input_2_ce4", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_2", "role": "ce4" }} , 
 	{ "name": "input_2_q4", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_2", "role": "q4" }} , 
 	{ "name": "input_2_address5", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_2", "role": "address5" }} , 
 	{ "name": "input_2_ce5", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_2", "role": "ce5" }} , 
 	{ "name": "input_2_q5", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_2", "role": "q5" }} , 
 	{ "name": "input_2_address6", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_2", "role": "address6" }} , 
 	{ "name": "input_2_ce6", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_2", "role": "ce6" }} , 
 	{ "name": "input_2_q6", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_2", "role": "q6" }} , 
 	{ "name": "input_2_address7", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_2", "role": "address7" }} , 
 	{ "name": "input_2_ce7", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_2", "role": "ce7" }} , 
 	{ "name": "input_2_q7", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_2", "role": "q7" }} , 
 	{ "name": "input_2_address8", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_2", "role": "address8" }} , 
 	{ "name": "input_2_ce8", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_2", "role": "ce8" }} , 
 	{ "name": "input_2_q8", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_2", "role": "q8" }} , 
 	{ "name": "input_2_address9", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_2", "role": "address9" }} , 
 	{ "name": "input_2_ce9", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_2", "role": "ce9" }} , 
 	{ "name": "input_2_q9", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_2", "role": "q9" }} , 
 	{ "name": "input_2_address10", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_2", "role": "address10" }} , 
 	{ "name": "input_2_ce10", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_2", "role": "ce10" }} , 
 	{ "name": "input_2_q10", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_2", "role": "q10" }} , 
 	{ "name": "input_2_address11", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_2", "role": "address11" }} , 
 	{ "name": "input_2_ce11", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_2", "role": "ce11" }} , 
 	{ "name": "input_2_q11", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_2", "role": "q11" }} , 
 	{ "name": "input_2_address12", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_2", "role": "address12" }} , 
 	{ "name": "input_2_ce12", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_2", "role": "ce12" }} , 
 	{ "name": "input_2_q12", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_2", "role": "q12" }} , 
 	{ "name": "input_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_3", "role": "address0" }} , 
 	{ "name": "input_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_3", "role": "ce0" }} , 
 	{ "name": "input_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_3", "role": "q0" }} , 
 	{ "name": "input_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_3", "role": "address1" }} , 
 	{ "name": "input_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_3", "role": "ce1" }} , 
 	{ "name": "input_3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_3", "role": "q1" }} , 
 	{ "name": "input_3_address2", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_3", "role": "address2" }} , 
 	{ "name": "input_3_ce2", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_3", "role": "ce2" }} , 
 	{ "name": "input_3_q2", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_3", "role": "q2" }} , 
 	{ "name": "input_3_address3", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_3", "role": "address3" }} , 
 	{ "name": "input_3_ce3", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_3", "role": "ce3" }} , 
 	{ "name": "input_3_q3", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_3", "role": "q3" }} , 
 	{ "name": "input_3_address4", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_3", "role": "address4" }} , 
 	{ "name": "input_3_ce4", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_3", "role": "ce4" }} , 
 	{ "name": "input_3_q4", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_3", "role": "q4" }} , 
 	{ "name": "input_3_address5", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_3", "role": "address5" }} , 
 	{ "name": "input_3_ce5", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_3", "role": "ce5" }} , 
 	{ "name": "input_3_q5", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_3", "role": "q5" }} , 
 	{ "name": "input_3_address6", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_3", "role": "address6" }} , 
 	{ "name": "input_3_ce6", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_3", "role": "ce6" }} , 
 	{ "name": "input_3_q6", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_3", "role": "q6" }} , 
 	{ "name": "input_3_address7", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_3", "role": "address7" }} , 
 	{ "name": "input_3_ce7", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_3", "role": "ce7" }} , 
 	{ "name": "input_3_q7", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_3", "role": "q7" }} , 
 	{ "name": "input_3_address8", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_3", "role": "address8" }} , 
 	{ "name": "input_3_ce8", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_3", "role": "ce8" }} , 
 	{ "name": "input_3_q8", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_3", "role": "q8" }} , 
 	{ "name": "input_3_address9", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_3", "role": "address9" }} , 
 	{ "name": "input_3_ce9", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_3", "role": "ce9" }} , 
 	{ "name": "input_3_q9", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_3", "role": "q9" }} , 
 	{ "name": "input_3_address10", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_3", "role": "address10" }} , 
 	{ "name": "input_3_ce10", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_3", "role": "ce10" }} , 
 	{ "name": "input_3_q10", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_3", "role": "q10" }} , 
 	{ "name": "input_3_address11", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_3", "role": "address11" }} , 
 	{ "name": "input_3_ce11", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_3", "role": "ce11" }} , 
 	{ "name": "input_3_q11", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_3", "role": "q11" }} , 
 	{ "name": "input_3_address12", "direction": "out", "datatype": "sc_lv", "bitwidth":14, "type": "signal", "bundle":{"name": "input_3", "role": "address12" }} , 
 	{ "name": "input_3_ce12", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "input_3", "role": "ce12" }} , 
 	{ "name": "input_3_q12", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_3", "role": "q12" }} , 
 	{ "name": "weight_load", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load", "role": "default" }} , 
 	{ "name": "weight_load_1", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_1", "role": "default" }} , 
 	{ "name": "weight_load_2", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_2", "role": "default" }} , 
 	{ "name": "weight_load_3", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_3", "role": "default" }} , 
 	{ "name": "weight_load_4", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_4", "role": "default" }} , 
 	{ "name": "weight_load_5", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_5", "role": "default" }} , 
 	{ "name": "weight_load_6", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_6", "role": "default" }} , 
 	{ "name": "weight_load_7", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_7", "role": "default" }} , 
 	{ "name": "weight_load_8", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_8", "role": "default" }} , 
 	{ "name": "weight_load_9", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_9", "role": "default" }} , 
 	{ "name": "empty", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "empty", "role": "default" }} , 
 	{ "name": "weight_load_10", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_10", "role": "default" }} , 
 	{ "name": "weight_load_11", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_11", "role": "default" }} , 
 	{ "name": "weight_load_12", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_12", "role": "default" }} , 
 	{ "name": "weight_load_13", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_13", "role": "default" }} , 
 	{ "name": "weight_load_14", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_14", "role": "default" }} , 
 	{ "name": "weight_load_15", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_15", "role": "default" }} , 
 	{ "name": "weight_load_16", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_16", "role": "default" }} , 
 	{ "name": "weight_load_17", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_17", "role": "default" }} , 
 	{ "name": "weight_load_18", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_18", "role": "default" }} , 
 	{ "name": "weight_load_19", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_19", "role": "default" }} , 
 	{ "name": "weight_load_20", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_20", "role": "default" }} , 
 	{ "name": "weight_load_21", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_21", "role": "default" }} , 
 	{ "name": "weight_load_22", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_22", "role": "default" }} , 
 	{ "name": "weight_load_23", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_23", "role": "default" }} , 
 	{ "name": "weight_load_24", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_load_24", "role": "default" }} , 
 	{ "name": "p_phi_out", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "p_phi_out", "role": "default" }} , 
 	{ "name": "p_phi_out_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "p_phi_out", "role": "ap_vld" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40", "41", "42", "43", "44", "45", "46", "47", "48", "49", "50", "51", "52", "53", "54", "55"],
		"CDFG" : "kernel_cnn_Pipeline_VITIS_LOOP_320_5",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "491", "EstimateLatencyMax" : "491",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "empty_30", "Type" : "None", "Direction" : "I"},
			{"Name" : "output_r", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "output_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "output_2", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "output_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "output_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "output_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "output_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "output_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "output_8", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "output_9", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "output_10", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "output_11", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "output_12", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "output_13", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "output_14", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "output_15", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "h", "Type" : "None", "Direction" : "I"},
			{"Name" : "input_r", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "input_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "weight_load", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "empty", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_load_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_phi_out", "Type" : "Vld", "Direction" : "O"}],
		"Loop" : [
			{"Name" : "VITIS_LOOP_320_5", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "2", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage1", "LastStateIter" : "ap_enable_reg_pp0_iter21", "LastStateBlock" : "ap_block_pp0_stage1_subdone", "QuitState" : "ap_ST_fsm_pp0_stage1", "QuitStateIter" : "ap_enable_reg_pp0_iter21", "QuitStateBlock" : "ap_block_pp0_stage1_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fadd_32ns_32ns_32_7_full_dsp_1_U66", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fadd_32ns_32ns_32_7_full_dsp_1_U67", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fadd_32ns_32ns_32_7_full_dsp_1_U68", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fadd_32ns_32ns_32_7_full_dsp_1_U69", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fadd_32ns_32ns_32_7_full_dsp_1_U70", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fadd_32ns_32ns_32_7_full_dsp_1_U71", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fadd_32ns_32ns_32_7_full_dsp_1_U72", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fadd_32ns_32ns_32_7_full_dsp_1_U73", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fadd_32ns_32ns_32_7_full_dsp_1_U74", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fadd_32ns_32ns_32_7_full_dsp_1_U75", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fadd_32ns_32ns_32_7_full_dsp_1_U76", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fadd_32ns_32ns_32_7_full_dsp_1_U77", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fadd_32ns_32ns_32_7_full_dsp_1_U78", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fmul_32ns_32ns_32_4_max_dsp_1_U79", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fmul_32ns_32ns_32_4_max_dsp_1_U80", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fmul_32ns_32ns_32_4_max_dsp_1_U81", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fmul_32ns_32ns_32_4_max_dsp_1_U82", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fmul_32ns_32ns_32_4_max_dsp_1_U83", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fmul_32ns_32ns_32_4_max_dsp_1_U84", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fmul_32ns_32ns_32_4_max_dsp_1_U85", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fmul_32ns_32ns_32_4_max_dsp_1_U86", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fmul_32ns_32ns_32_4_max_dsp_1_U87", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fmul_32ns_32ns_32_4_max_dsp_1_U88", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fmul_32ns_32ns_32_4_max_dsp_1_U89", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fmul_32ns_32ns_32_4_max_dsp_1_U90", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fmul_32ns_32ns_32_4_max_dsp_1_U91", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U92", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U93", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U94", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_14s_7ns_14_1_1_U95", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_8ns_7ns_14_1_1_U96", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_8ns_7ns_14_1_1_U97", "Parent" : "0"},
	{"ID" : "33", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_14s_7ns_14_1_1_U98", "Parent" : "0"},
	{"ID" : "34", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_8ns_7ns_14_1_1_U99", "Parent" : "0"},
	{"ID" : "35", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U100", "Parent" : "0"},
	{"ID" : "36", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U101", "Parent" : "0"},
	{"ID" : "37", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U102", "Parent" : "0"},
	{"ID" : "38", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U103", "Parent" : "0"},
	{"ID" : "39", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U104", "Parent" : "0"},
	{"ID" : "40", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U105", "Parent" : "0"},
	{"ID" : "41", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U106", "Parent" : "0"},
	{"ID" : "42", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U107", "Parent" : "0"},
	{"ID" : "43", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U108", "Parent" : "0"},
	{"ID" : "44", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U109", "Parent" : "0"},
	{"ID" : "45", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U110", "Parent" : "0"},
	{"ID" : "46", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U111", "Parent" : "0"},
	{"ID" : "47", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U112", "Parent" : "0"},
	{"ID" : "48", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U113", "Parent" : "0"},
	{"ID" : "49", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U114", "Parent" : "0"},
	{"ID" : "50", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U115", "Parent" : "0"},
	{"ID" : "51", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U116", "Parent" : "0"},
	{"ID" : "52", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U117", "Parent" : "0"},
	{"ID" : "53", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_9_2_32_1_1_U118", "Parent" : "0"},
	{"ID" : "54", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.sparsemux_33_4_32_1_1_U119", "Parent" : "0"},
	{"ID" : "55", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	kernel_cnn_Pipeline_VITIS_LOOP_320_5 {
		empty_30 {Type I LastRead 0 FirstWrite -1}
		output_r {Type IO LastRead 12 FirstWrite 43}
		output_1 {Type IO LastRead 12 FirstWrite 43}
		output_2 {Type IO LastRead 12 FirstWrite 43}
		output_3 {Type IO LastRead 12 FirstWrite 43}
		output_4 {Type IO LastRead 12 FirstWrite 43}
		output_5 {Type IO LastRead 12 FirstWrite 43}
		output_6 {Type IO LastRead 12 FirstWrite 43}
		output_7 {Type IO LastRead 12 FirstWrite 43}
		output_8 {Type IO LastRead 12 FirstWrite 43}
		output_9 {Type IO LastRead 12 FirstWrite 43}
		output_10 {Type IO LastRead 12 FirstWrite 43}
		output_11 {Type IO LastRead 12 FirstWrite 43}
		output_12 {Type IO LastRead 12 FirstWrite 43}
		output_13 {Type IO LastRead 12 FirstWrite 43}
		output_14 {Type IO LastRead 12 FirstWrite 43}
		output_15 {Type IO LastRead 12 FirstWrite 43}
		h {Type I LastRead 0 FirstWrite -1}
		input_r {Type I LastRead 3 FirstWrite -1}
		input_1 {Type I LastRead 3 FirstWrite -1}
		input_2 {Type I LastRead 3 FirstWrite -1}
		input_3 {Type I LastRead 3 FirstWrite -1}
		weight_load {Type I LastRead 0 FirstWrite -1}
		weight_load_1 {Type I LastRead 0 FirstWrite -1}
		weight_load_2 {Type I LastRead 0 FirstWrite -1}
		weight_load_3 {Type I LastRead 0 FirstWrite -1}
		weight_load_4 {Type I LastRead 0 FirstWrite -1}
		weight_load_5 {Type I LastRead 0 FirstWrite -1}
		weight_load_6 {Type I LastRead 0 FirstWrite -1}
		weight_load_7 {Type I LastRead 0 FirstWrite -1}
		weight_load_8 {Type I LastRead 0 FirstWrite -1}
		weight_load_9 {Type I LastRead 0 FirstWrite -1}
		empty {Type I LastRead 0 FirstWrite -1}
		weight_load_10 {Type I LastRead 0 FirstWrite -1}
		weight_load_11 {Type I LastRead 0 FirstWrite -1}
		weight_load_12 {Type I LastRead 0 FirstWrite -1}
		weight_load_13 {Type I LastRead 0 FirstWrite -1}
		weight_load_14 {Type I LastRead 0 FirstWrite -1}
		weight_load_15 {Type I LastRead 0 FirstWrite -1}
		weight_load_16 {Type I LastRead 0 FirstWrite -1}
		weight_load_17 {Type I LastRead 0 FirstWrite -1}
		weight_load_18 {Type I LastRead 0 FirstWrite -1}
		weight_load_19 {Type I LastRead 0 FirstWrite -1}
		weight_load_20 {Type I LastRead 0 FirstWrite -1}
		weight_load_21 {Type I LastRead 0 FirstWrite -1}
		weight_load_22 {Type I LastRead 0 FirstWrite -1}
		weight_load_23 {Type I LastRead 0 FirstWrite -1}
		weight_load_24 {Type I LastRead 0 FirstWrite -1}
		p_phi_out {Type O LastRead -1 FirstWrite 41}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "491", "Max" : "491"}
	, {"Name" : "Interval", "Min" : "491", "Max" : "491"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	empty_30 { ap_none {  { empty_30 in_data 0 16 } } }
	output_r { ap_memory {  { output_r_address0 mem_address 1 16 }  { output_r_ce0 mem_ce 1 1 }  { output_r_we0 mem_we 1 1 }  { output_r_d0 mem_din 1 32 }  { output_r_q0 in_data 0 32 } } }
	output_1 { ap_memory {  { output_1_address0 mem_address 1 16 }  { output_1_ce0 mem_ce 1 1 }  { output_1_we0 mem_we 1 1 }  { output_1_d0 mem_din 1 32 }  { output_1_q0 in_data 0 32 } } }
	output_2 { ap_memory {  { output_2_address0 mem_address 1 16 }  { output_2_ce0 mem_ce 1 1 }  { output_2_we0 mem_we 1 1 }  { output_2_d0 mem_din 1 32 }  { output_2_q0 in_data 0 32 } } }
	output_3 { ap_memory {  { output_3_address0 mem_address 1 16 }  { output_3_ce0 mem_ce 1 1 }  { output_3_we0 mem_we 1 1 }  { output_3_d0 mem_din 1 32 }  { output_3_q0 in_data 0 32 } } }
	output_4 { ap_memory {  { output_4_address0 mem_address 1 16 }  { output_4_ce0 mem_ce 1 1 }  { output_4_we0 mem_we 1 1 }  { output_4_d0 mem_din 1 32 }  { output_4_q0 in_data 0 32 } } }
	output_5 { ap_memory {  { output_5_address0 mem_address 1 16 }  { output_5_ce0 mem_ce 1 1 }  { output_5_we0 mem_we 1 1 }  { output_5_d0 mem_din 1 32 }  { output_5_q0 in_data 0 32 } } }
	output_6 { ap_memory {  { output_6_address0 mem_address 1 16 }  { output_6_ce0 mem_ce 1 1 }  { output_6_we0 mem_we 1 1 }  { output_6_d0 mem_din 1 32 }  { output_6_q0 in_data 0 32 } } }
	output_7 { ap_memory {  { output_7_address0 mem_address 1 16 }  { output_7_ce0 mem_ce 1 1 }  { output_7_we0 mem_we 1 1 }  { output_7_d0 mem_din 1 32 }  { output_7_q0 in_data 0 32 } } }
	output_8 { ap_memory {  { output_8_address0 mem_address 1 16 }  { output_8_ce0 mem_ce 1 1 }  { output_8_we0 mem_we 1 1 }  { output_8_d0 mem_din 1 32 }  { output_8_q0 in_data 0 32 } } }
	output_9 { ap_memory {  { output_9_address0 mem_address 1 16 }  { output_9_ce0 mem_ce 1 1 }  { output_9_we0 mem_we 1 1 }  { output_9_d0 mem_din 1 32 }  { output_9_q0 in_data 0 32 } } }
	output_10 { ap_memory {  { output_10_address0 mem_address 1 16 }  { output_10_ce0 mem_ce 1 1 }  { output_10_we0 mem_we 1 1 }  { output_10_d0 mem_din 1 32 }  { output_10_q0 in_data 0 32 } } }
	output_11 { ap_memory {  { output_11_address0 mem_address 1 16 }  { output_11_ce0 mem_ce 1 1 }  { output_11_we0 mem_we 1 1 }  { output_11_d0 mem_din 1 32 }  { output_11_q0 in_data 0 32 } } }
	output_12 { ap_memory {  { output_12_address0 mem_address 1 16 }  { output_12_ce0 mem_ce 1 1 }  { output_12_we0 mem_we 1 1 }  { output_12_d0 mem_din 1 32 }  { output_12_q0 in_data 0 32 } } }
	output_13 { ap_memory {  { output_13_address0 mem_address 1 16 }  { output_13_ce0 mem_ce 1 1 }  { output_13_we0 mem_we 1 1 }  { output_13_d0 mem_din 1 32 }  { output_13_q0 in_data 0 32 } } }
	output_14 { ap_memory {  { output_14_address0 mem_address 1 16 }  { output_14_ce0 mem_ce 1 1 }  { output_14_we0 mem_we 1 1 }  { output_14_d0 mem_din 1 32 }  { output_14_q0 in_data 0 32 } } }
	output_15 { ap_memory {  { output_15_address0 mem_address 1 16 }  { output_15_ce0 mem_ce 1 1 }  { output_15_we0 mem_we 1 1 }  { output_15_d0 mem_din 1 32 }  { output_15_q0 in_data 0 32 } } }
	h { ap_none {  { h in_data 0 64 } } }
	input_r { ap_memory {  { input_r_address0 mem_address 1 14 }  { input_r_ce0 mem_ce 1 1 }  { input_r_q0 in_data 0 32 }  { input_r_address1 MemPortADDR2 1 14 }  { input_r_ce1 MemPortCE2 1 1 }  { input_r_q1 in_data 0 32 }  { input_r_address2 MemPortADDR2 1 14 }  { input_r_ce2 MemPortCE2 1 1 }  { input_r_q2 in_data 0 32 }  { input_r_address3 MemPortADDR2 1 14 }  { input_r_ce3 MemPortCE2 1 1 }  { input_r_q3 in_data 0 32 }  { input_r_address4 MemPortADDR2 1 14 }  { input_r_ce4 MemPortCE2 1 1 }  { input_r_q4 in_data 0 32 }  { input_r_address5 MemPortADDR2 1 14 }  { input_r_ce5 MemPortCE2 1 1 }  { input_r_q5 in_data 0 32 }  { input_r_address6 MemPortADDR2 1 14 }  { input_r_ce6 MemPortCE2 1 1 }  { input_r_q6 in_data 0 32 }  { input_r_address7 MemPortADDR2 1 14 }  { input_r_ce7 MemPortCE2 1 1 }  { input_r_q7 in_data 0 32 }  { input_r_address8 MemPortADDR2 1 14 }  { input_r_ce8 MemPortCE2 1 1 }  { input_r_q8 in_data 0 32 }  { input_r_address9 MemPortADDR2 1 14 }  { input_r_ce9 MemPortCE2 1 1 }  { input_r_q9 in_data 0 32 }  { input_r_address10 MemPortADDR2 1 14 }  { input_r_ce10 MemPortCE2 1 1 }  { input_r_q10 in_data 0 32 }  { input_r_address11 MemPortADDR2 1 14 }  { input_r_ce11 MemPortCE2 1 1 }  { input_r_q11 in_data 0 32 }  { input_r_address12 MemPortADDR2 1 14 }  { input_r_ce12 MemPortCE2 1 1 }  { input_r_q12 in_data 0 32 } } }
	input_1 { ap_memory {  { input_1_address0 mem_address 1 14 }  { input_1_ce0 mem_ce 1 1 }  { input_1_q0 in_data 0 32 }  { input_1_address1 MemPortADDR2 1 14 }  { input_1_ce1 MemPortCE2 1 1 }  { input_1_q1 in_data 0 32 }  { input_1_address2 MemPortADDR2 1 14 }  { input_1_ce2 MemPortCE2 1 1 }  { input_1_q2 in_data 0 32 }  { input_1_address3 MemPortADDR2 1 14 }  { input_1_ce3 MemPortCE2 1 1 }  { input_1_q3 in_data 0 32 }  { input_1_address4 MemPortADDR2 1 14 }  { input_1_ce4 MemPortCE2 1 1 }  { input_1_q4 in_data 0 32 }  { input_1_address5 MemPortADDR2 1 14 }  { input_1_ce5 MemPortCE2 1 1 }  { input_1_q5 in_data 0 32 }  { input_1_address6 MemPortADDR2 1 14 }  { input_1_ce6 MemPortCE2 1 1 }  { input_1_q6 in_data 0 32 }  { input_1_address7 MemPortADDR2 1 14 }  { input_1_ce7 MemPortCE2 1 1 }  { input_1_q7 in_data 0 32 }  { input_1_address8 MemPortADDR2 1 14 }  { input_1_ce8 MemPortCE2 1 1 }  { input_1_q8 in_data 0 32 }  { input_1_address9 MemPortADDR2 1 14 }  { input_1_ce9 MemPortCE2 1 1 }  { input_1_q9 in_data 0 32 }  { input_1_address10 MemPortADDR2 1 14 }  { input_1_ce10 MemPortCE2 1 1 }  { input_1_q10 in_data 0 32 }  { input_1_address11 MemPortADDR2 1 14 }  { input_1_ce11 MemPortCE2 1 1 }  { input_1_q11 in_data 0 32 }  { input_1_address12 MemPortADDR2 1 14 }  { input_1_ce12 MemPortCE2 1 1 }  { input_1_q12 in_data 0 32 } } }
	input_2 { ap_memory {  { input_2_address0 mem_address 1 14 }  { input_2_ce0 mem_ce 1 1 }  { input_2_q0 in_data 0 32 }  { input_2_address1 MemPortADDR2 1 14 }  { input_2_ce1 MemPortCE2 1 1 }  { input_2_q1 in_data 0 32 }  { input_2_address2 MemPortADDR2 1 14 }  { input_2_ce2 MemPortCE2 1 1 }  { input_2_q2 in_data 0 32 }  { input_2_address3 MemPortADDR2 1 14 }  { input_2_ce3 MemPortCE2 1 1 }  { input_2_q3 in_data 0 32 }  { input_2_address4 MemPortADDR2 1 14 }  { input_2_ce4 MemPortCE2 1 1 }  { input_2_q4 in_data 0 32 }  { input_2_address5 MemPortADDR2 1 14 }  { input_2_ce5 MemPortCE2 1 1 }  { input_2_q5 in_data 0 32 }  { input_2_address6 MemPortADDR2 1 14 }  { input_2_ce6 MemPortCE2 1 1 }  { input_2_q6 in_data 0 32 }  { input_2_address7 MemPortADDR2 1 14 }  { input_2_ce7 MemPortCE2 1 1 }  { input_2_q7 in_data 0 32 }  { input_2_address8 MemPortADDR2 1 14 }  { input_2_ce8 MemPortCE2 1 1 }  { input_2_q8 in_data 0 32 }  { input_2_address9 MemPortADDR2 1 14 }  { input_2_ce9 MemPortCE2 1 1 }  { input_2_q9 in_data 0 32 }  { input_2_address10 MemPortADDR2 1 14 }  { input_2_ce10 MemPortCE2 1 1 }  { input_2_q10 in_data 0 32 }  { input_2_address11 MemPortADDR2 1 14 }  { input_2_ce11 MemPortCE2 1 1 }  { input_2_q11 in_data 0 32 }  { input_2_address12 MemPortADDR2 1 14 }  { input_2_ce12 MemPortCE2 1 1 }  { input_2_q12 in_data 0 32 } } }
	input_3 { ap_memory {  { input_3_address0 mem_address 1 14 }  { input_3_ce0 mem_ce 1 1 }  { input_3_q0 in_data 0 32 }  { input_3_address1 MemPortADDR2 1 14 }  { input_3_ce1 MemPortCE2 1 1 }  { input_3_q1 in_data 0 32 }  { input_3_address2 MemPortADDR2 1 14 }  { input_3_ce2 MemPortCE2 1 1 }  { input_3_q2 in_data 0 32 }  { input_3_address3 MemPortADDR2 1 14 }  { input_3_ce3 MemPortCE2 1 1 }  { input_3_q3 in_data 0 32 }  { input_3_address4 MemPortADDR2 1 14 }  { input_3_ce4 MemPortCE2 1 1 }  { input_3_q4 in_data 0 32 }  { input_3_address5 MemPortADDR2 1 14 }  { input_3_ce5 MemPortCE2 1 1 }  { input_3_q5 in_data 0 32 }  { input_3_address6 MemPortADDR2 1 14 }  { input_3_ce6 MemPortCE2 1 1 }  { input_3_q6 in_data 0 32 }  { input_3_address7 MemPortADDR2 1 14 }  { input_3_ce7 MemPortCE2 1 1 }  { input_3_q7 in_data 0 32 }  { input_3_address8 MemPortADDR2 1 14 }  { input_3_ce8 MemPortCE2 1 1 }  { input_3_q8 in_data 0 32 }  { input_3_address9 MemPortADDR2 1 14 }  { input_3_ce9 MemPortCE2 1 1 }  { input_3_q9 in_data 0 32 }  { input_3_address10 MemPortADDR2 1 14 }  { input_3_ce10 MemPortCE2 1 1 }  { input_3_q10 in_data 0 32 }  { input_3_address11 MemPortADDR2 1 14 }  { input_3_ce11 MemPortCE2 1 1 }  { input_3_q11 in_data 0 32 }  { input_3_address12 MemPortADDR2 1 14 }  { input_3_ce12 MemPortCE2 1 1 }  { input_3_q12 in_data 0 32 } } }
	weight_load { ap_none {  { weight_load in_data 0 32 } } }
	weight_load_1 { ap_none {  { weight_load_1 in_data 0 32 } } }
	weight_load_2 { ap_none {  { weight_load_2 in_data 0 32 } } }
	weight_load_3 { ap_none {  { weight_load_3 in_data 0 32 } } }
	weight_load_4 { ap_none {  { weight_load_4 in_data 0 32 } } }
	weight_load_5 { ap_none {  { weight_load_5 in_data 0 32 } } }
	weight_load_6 { ap_none {  { weight_load_6 in_data 0 32 } } }
	weight_load_7 { ap_none {  { weight_load_7 in_data 0 32 } } }
	weight_load_8 { ap_none {  { weight_load_8 in_data 0 32 } } }
	weight_load_9 { ap_none {  { weight_load_9 in_data 0 32 } } }
	empty { ap_none {  { empty in_data 0 8 } } }
	weight_load_10 { ap_none {  { weight_load_10 in_data 0 32 } } }
	weight_load_11 { ap_none {  { weight_load_11 in_data 0 32 } } }
	weight_load_12 { ap_none {  { weight_load_12 in_data 0 32 } } }
	weight_load_13 { ap_none {  { weight_load_13 in_data 0 32 } } }
	weight_load_14 { ap_none {  { weight_load_14 in_data 0 32 } } }
	weight_load_15 { ap_none {  { weight_load_15 in_data 0 32 } } }
	weight_load_16 { ap_none {  { weight_load_16 in_data 0 32 } } }
	weight_load_17 { ap_none {  { weight_load_17 in_data 0 32 } } }
	weight_load_18 { ap_none {  { weight_load_18 in_data 0 32 } } }
	weight_load_19 { ap_none {  { weight_load_19 in_data 0 32 } } }
	weight_load_20 { ap_none {  { weight_load_20 in_data 0 32 } } }
	weight_load_21 { ap_none {  { weight_load_21 in_data 0 32 } } }
	weight_load_22 { ap_none {  { weight_load_22 in_data 0 32 } } }
	weight_load_23 { ap_none {  { weight_load_23 in_data 0 32 } } }
	weight_load_24 { ap_none {  { weight_load_24 in_data 0 32 } } }
	p_phi_out { ap_vld {  { p_phi_out out_data 1 64 }  { p_phi_out_ap_vld out_vld 1 1 } } }
}
