;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; P0_0
P0_0__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
P0_0__0__MASK EQU 0x01
P0_0__0__PC EQU CYREG_PRT0_PC0
P0_0__0__PORT EQU 0
P0_0__0__SHIFT EQU 0
P0_0__AG EQU CYREG_PRT0_AG
P0_0__AMUX EQU CYREG_PRT0_AMUX
P0_0__BIE EQU CYREG_PRT0_BIE
P0_0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0_0__BYP EQU CYREG_PRT0_BYP
P0_0__CTL EQU CYREG_PRT0_CTL
P0_0__DM0 EQU CYREG_PRT0_DM0
P0_0__DM1 EQU CYREG_PRT0_DM1
P0_0__DM2 EQU CYREG_PRT0_DM2
P0_0__DR EQU CYREG_PRT0_DR
P0_0__INP_DIS EQU CYREG_PRT0_INP_DIS
P0_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P0_0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0_0__LCD_EN EQU CYREG_PRT0_LCD_EN
P0_0__MASK EQU 0x01
P0_0__PORT EQU 0
P0_0__PRT EQU CYREG_PRT0_PRT
P0_0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0_0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0_0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0_0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0_0__PS EQU CYREG_PRT0_PS
P0_0__SHIFT EQU 0
P0_0__SLW EQU CYREG_PRT0_SLW

; P0_1
P0_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
P0_1__0__MASK EQU 0x02
P0_1__0__PC EQU CYREG_PRT0_PC1
P0_1__0__PORT EQU 0
P0_1__0__SHIFT EQU 1
P0_1__AG EQU CYREG_PRT0_AG
P0_1__AMUX EQU CYREG_PRT0_AMUX
P0_1__BIE EQU CYREG_PRT0_BIE
P0_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0_1__BYP EQU CYREG_PRT0_BYP
P0_1__CTL EQU CYREG_PRT0_CTL
P0_1__DM0 EQU CYREG_PRT0_DM0
P0_1__DM1 EQU CYREG_PRT0_DM1
P0_1__DM2 EQU CYREG_PRT0_DM2
P0_1__DR EQU CYREG_PRT0_DR
P0_1__INP_DIS EQU CYREG_PRT0_INP_DIS
P0_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P0_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0_1__LCD_EN EQU CYREG_PRT0_LCD_EN
P0_1__MASK EQU 0x02
P0_1__PORT EQU 0
P0_1__PRT EQU CYREG_PRT0_PRT
P0_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0_1__PS EQU CYREG_PRT0_PS
P0_1__SHIFT EQU 1
P0_1__SLW EQU CYREG_PRT0_SLW

; P0_3
P0_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
P0_3__0__MASK EQU 0x04
P0_3__0__PC EQU CYREG_PRT0_PC2
P0_3__0__PORT EQU 0
P0_3__0__SHIFT EQU 2
P0_3__AG EQU CYREG_PRT0_AG
P0_3__AMUX EQU CYREG_PRT0_AMUX
P0_3__BIE EQU CYREG_PRT0_BIE
P0_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0_3__BYP EQU CYREG_PRT0_BYP
P0_3__CTL EQU CYREG_PRT0_CTL
P0_3__DM0 EQU CYREG_PRT0_DM0
P0_3__DM1 EQU CYREG_PRT0_DM1
P0_3__DM2 EQU CYREG_PRT0_DM2
P0_3__DR EQU CYREG_PRT0_DR
P0_3__INP_DIS EQU CYREG_PRT0_INP_DIS
P0_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P0_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0_3__LCD_EN EQU CYREG_PRT0_LCD_EN
P0_3__MASK EQU 0x04
P0_3__PORT EQU 0
P0_3__PRT EQU CYREG_PRT0_PRT
P0_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0_3__PS EQU CYREG_PRT0_PS
P0_3__SHIFT EQU 2
P0_3__SLW EQU CYREG_PRT0_SLW

; P0_4
P0_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
P0_4__0__MASK EQU 0x08
P0_4__0__PC EQU CYREG_PRT0_PC3
P0_4__0__PORT EQU 0
P0_4__0__SHIFT EQU 3
P0_4__AG EQU CYREG_PRT0_AG
P0_4__AMUX EQU CYREG_PRT0_AMUX
P0_4__BIE EQU CYREG_PRT0_BIE
P0_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0_4__BYP EQU CYREG_PRT0_BYP
P0_4__CTL EQU CYREG_PRT0_CTL
P0_4__DM0 EQU CYREG_PRT0_DM0
P0_4__DM1 EQU CYREG_PRT0_DM1
P0_4__DM2 EQU CYREG_PRT0_DM2
P0_4__DR EQU CYREG_PRT0_DR
P0_4__INP_DIS EQU CYREG_PRT0_INP_DIS
P0_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P0_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0_4__LCD_EN EQU CYREG_PRT0_LCD_EN
P0_4__MASK EQU 0x08
P0_4__PORT EQU 0
P0_4__PRT EQU CYREG_PRT0_PRT
P0_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0_4__PS EQU CYREG_PRT0_PS
P0_4__SHIFT EQU 3
P0_4__SLW EQU CYREG_PRT0_SLW

; P0_5
P0_5__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
P0_5__0__MASK EQU 0x20
P0_5__0__PC EQU CYREG_PRT0_PC5
P0_5__0__PORT EQU 0
P0_5__0__SHIFT EQU 5
P0_5__AG EQU CYREG_PRT0_AG
P0_5__AMUX EQU CYREG_PRT0_AMUX
P0_5__BIE EQU CYREG_PRT0_BIE
P0_5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0_5__BYP EQU CYREG_PRT0_BYP
P0_5__CTL EQU CYREG_PRT0_CTL
P0_5__DM0 EQU CYREG_PRT0_DM0
P0_5__DM1 EQU CYREG_PRT0_DM1
P0_5__DM2 EQU CYREG_PRT0_DM2
P0_5__DR EQU CYREG_PRT0_DR
P0_5__INP_DIS EQU CYREG_PRT0_INP_DIS
P0_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P0_5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0_5__LCD_EN EQU CYREG_PRT0_LCD_EN
P0_5__MASK EQU 0x20
P0_5__PORT EQU 0
P0_5__PRT EQU CYREG_PRT0_PRT
P0_5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0_5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0_5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0_5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0_5__PS EQU CYREG_PRT0_PS
P0_5__SHIFT EQU 5
P0_5__SLW EQU CYREG_PRT0_SLW

; P1_6
P1_6__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
P1_6__0__MASK EQU 0x40
P1_6__0__PC EQU CYREG_PRT1_PC6
P1_6__0__PORT EQU 1
P1_6__0__SHIFT EQU 6
P1_6__AG EQU CYREG_PRT1_AG
P1_6__AMUX EQU CYREG_PRT1_AMUX
P1_6__BIE EQU CYREG_PRT1_BIE
P1_6__BIT_MASK EQU CYREG_PRT1_BIT_MASK
P1_6__BYP EQU CYREG_PRT1_BYP
P1_6__CTL EQU CYREG_PRT1_CTL
P1_6__DM0 EQU CYREG_PRT1_DM0
P1_6__DM1 EQU CYREG_PRT1_DM1
P1_6__DM2 EQU CYREG_PRT1_DM2
P1_6__DR EQU CYREG_PRT1_DR
P1_6__INP_DIS EQU CYREG_PRT1_INP_DIS
P1_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
P1_6__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
P1_6__LCD_EN EQU CYREG_PRT1_LCD_EN
P1_6__MASK EQU 0x40
P1_6__PORT EQU 1
P1_6__PRT EQU CYREG_PRT1_PRT
P1_6__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
P1_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
P1_6__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
P1_6__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
P1_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
P1_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
P1_6__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
P1_6__PS EQU CYREG_PRT1_PS
P1_6__SHIFT EQU 6
P1_6__SLW EQU CYREG_PRT1_SLW

; P2_0
P2_0__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
P2_0__0__MASK EQU 0x01
P2_0__0__PC EQU CYREG_PRT2_PC0
P2_0__0__PORT EQU 2
P2_0__0__SHIFT EQU 0
P2_0__AG EQU CYREG_PRT2_AG
P2_0__AMUX EQU CYREG_PRT2_AMUX
P2_0__BIE EQU CYREG_PRT2_BIE
P2_0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_0__BYP EQU CYREG_PRT2_BYP
P2_0__CTL EQU CYREG_PRT2_CTL
P2_0__DM0 EQU CYREG_PRT2_DM0
P2_0__DM1 EQU CYREG_PRT2_DM1
P2_0__DM2 EQU CYREG_PRT2_DM2
P2_0__DR EQU CYREG_PRT2_DR
P2_0__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_0__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_0__MASK EQU 0x01
P2_0__PORT EQU 2
P2_0__PRT EQU CYREG_PRT2_PRT
P2_0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_0__PS EQU CYREG_PRT2_PS
P2_0__SHIFT EQU 0
P2_0__SLW EQU CYREG_PRT2_SLW

; P2_1
P2_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
P2_1__0__MASK EQU 0x02
P2_1__0__PC EQU CYREG_PRT2_PC1
P2_1__0__PORT EQU 2
P2_1__0__SHIFT EQU 1
P2_1__AG EQU CYREG_PRT2_AG
P2_1__AMUX EQU CYREG_PRT2_AMUX
P2_1__BIE EQU CYREG_PRT2_BIE
P2_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_1__BYP EQU CYREG_PRT2_BYP
P2_1__CTL EQU CYREG_PRT2_CTL
P2_1__DM0 EQU CYREG_PRT2_DM0
P2_1__DM1 EQU CYREG_PRT2_DM1
P2_1__DM2 EQU CYREG_PRT2_DM2
P2_1__DR EQU CYREG_PRT2_DR
P2_1__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_1__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_1__MASK EQU 0x02
P2_1__PORT EQU 2
P2_1__PRT EQU CYREG_PRT2_PRT
P2_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_1__PS EQU CYREG_PRT2_PS
P2_1__SHIFT EQU 1
P2_1__SLW EQU CYREG_PRT2_SLW

; P3_0
P3_0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
P3_0__0__MASK EQU 0x01
P3_0__0__PC EQU CYREG_PRT3_PC0
P3_0__0__PORT EQU 3
P3_0__0__SHIFT EQU 0
P3_0__AG EQU CYREG_PRT3_AG
P3_0__AMUX EQU CYREG_PRT3_AMUX
P3_0__BIE EQU CYREG_PRT3_BIE
P3_0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_0__BYP EQU CYREG_PRT3_BYP
P3_0__CTL EQU CYREG_PRT3_CTL
P3_0__DM0 EQU CYREG_PRT3_DM0
P3_0__DM1 EQU CYREG_PRT3_DM1
P3_0__DM2 EQU CYREG_PRT3_DM2
P3_0__DR EQU CYREG_PRT3_DR
P3_0__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_0__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_0__MASK EQU 0x01
P3_0__PORT EQU 3
P3_0__PRT EQU CYREG_PRT3_PRT
P3_0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_0__PS EQU CYREG_PRT3_PS
P3_0__SHIFT EQU 0
P3_0__SLW EQU CYREG_PRT3_SLW

; P3_6
P3_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
P3_6__0__MASK EQU 0x40
P3_6__0__PC EQU CYREG_PRT3_PC6
P3_6__0__PORT EQU 3
P3_6__0__SHIFT EQU 6
P3_6__AG EQU CYREG_PRT3_AG
P3_6__AMUX EQU CYREG_PRT3_AMUX
P3_6__BIE EQU CYREG_PRT3_BIE
P3_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_6__BYP EQU CYREG_PRT3_BYP
P3_6__CTL EQU CYREG_PRT3_CTL
P3_6__DM0 EQU CYREG_PRT3_DM0
P3_6__DM1 EQU CYREG_PRT3_DM1
P3_6__DM2 EQU CYREG_PRT3_DM2
P3_6__DR EQU CYREG_PRT3_DR
P3_6__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_6__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_6__MASK EQU 0x40
P3_6__PORT EQU 3
P3_6__PRT EQU CYREG_PRT3_PRT
P3_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_6__PS EQU CYREG_PRT3_PS
P3_6__SHIFT EQU 6
P3_6__SLW EQU CYREG_PRT3_SLW

; P3_7
P3_7__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
P3_7__0__MASK EQU 0x80
P3_7__0__PC EQU CYREG_PRT3_PC7
P3_7__0__PORT EQU 3
P3_7__0__SHIFT EQU 7
P3_7__AG EQU CYREG_PRT3_AG
P3_7__AMUX EQU CYREG_PRT3_AMUX
P3_7__BIE EQU CYREG_PRT3_BIE
P3_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_7__BYP EQU CYREG_PRT3_BYP
P3_7__CTL EQU CYREG_PRT3_CTL
P3_7__DM0 EQU CYREG_PRT3_DM0
P3_7__DM1 EQU CYREG_PRT3_DM1
P3_7__DM2 EQU CYREG_PRT3_DM2
P3_7__DR EQU CYREG_PRT3_DR
P3_7__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_7__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_7__MASK EQU 0x80
P3_7__PORT EQU 3
P3_7__PRT EQU CYREG_PRT3_PRT
P3_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_7__PS EQU CYREG_PRT3_PS
P3_7__SHIFT EQU 7
P3_7__SLW EQU CYREG_PRT3_SLW

; Opamp_0
Opamp_0_ABuf__CR EQU CYREG_OPAMP0_CR
Opamp_0_ABuf__MX EQU CYREG_OPAMP0_MX
Opamp_0_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_0_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_0_ABuf__PM_ACT_MSK EQU 0x01
Opamp_0_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_0_ABuf__PM_STBY_MSK EQU 0x01
Opamp_0_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
Opamp_0_ABuf__SW EQU CYREG_OPAMP0_SW
Opamp_0_ABuf__TR0 EQU CYREG_OPAMP0_TR0
Opamp_0_ABuf__TR1 EQU CYREG_OPAMP0_TR1

; Opamp_1
Opamp_1_ABuf__CR EQU CYREG_OPAMP2_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP2_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x04
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x04
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP2_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP2_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP2_TR1

; Opamp_2
Opamp_2_ABuf__CR EQU CYREG_OPAMP1_CR
Opamp_2_ABuf__MX EQU CYREG_OPAMP1_MX
Opamp_2_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_2_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_2_ABuf__PM_ACT_MSK EQU 0x02
Opamp_2_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_2_ABuf__PM_STBY_MSK EQU 0x02
Opamp_2_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
Opamp_2_ABuf__SW EQU CYREG_OPAMP1_SW
Opamp_2_ABuf__TR0 EQU CYREG_OPAMP1_TR0
Opamp_2_ABuf__TR1 EQU CYREG_OPAMP1_TR1

; Opamp_3
Opamp_3_ABuf__CR EQU CYREG_OPAMP3_CR
Opamp_3_ABuf__MX EQU CYREG_OPAMP3_MX
Opamp_3_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_3_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_3_ABuf__PM_ACT_MSK EQU 0x08
Opamp_3_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_3_ABuf__PM_STBY_MSK EQU 0x08
Opamp_3_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
Opamp_3_ABuf__SW EQU CYREG_OPAMP3_SW
Opamp_3_ABuf__TR0 EQU CYREG_OPAMP3_TR0
Opamp_3_ABuf__TR1 EQU CYREG_OPAMP3_TR1

; VDAC_TP1
VDAC_TP1_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC_TP1_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC_TP1_viDAC8__D EQU CYREG_DAC2_D
VDAC_TP1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC_TP1_viDAC8__PM_ACT_MSK EQU 0x04
VDAC_TP1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC_TP1_viDAC8__PM_STBY_MSK EQU 0x04
VDAC_TP1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC_TP1_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC_TP1_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC_TP1_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC_TP1_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC_TP1_viDAC8__TR EQU CYREG_DAC2_TR
VDAC_TP1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC_TP1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC_TP1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC_TP1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC_TP1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC_TP1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC_TP1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC_TP1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC_TP1_viDAC8__TST EQU CYREG_DAC2_TST

; VDAC_TP2
VDAC_TP2_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC_TP2_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC_TP2_viDAC8__D EQU CYREG_DAC0_D
VDAC_TP2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC_TP2_viDAC8__PM_ACT_MSK EQU 0x01
VDAC_TP2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC_TP2_viDAC8__PM_STBY_MSK EQU 0x01
VDAC_TP2_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC_TP2_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC_TP2_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC_TP2_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC_TP2_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC_TP2_viDAC8__TR EQU CYREG_DAC0_TR
VDAC_TP2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC_TP2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC_TP2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC_TP2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC_TP2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC_TP2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC_TP2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC_TP2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC_TP2_viDAC8__TST EQU CYREG_DAC0_TST

; ADC_SAR_1
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

; LCD_Char_1
LCD_Char_1_LCDPort__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT12_PC0
LCD_Char_1_LCDPort__0__PORT EQU 12
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__INTTYPE EQU CYREG_PICU12_INTTYPE1
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT12_PC1
LCD_Char_1_LCDPort__1__PORT EQU 12
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__INTTYPE EQU CYREG_PICU12_INTTYPE2
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT12_PC2
LCD_Char_1_LCDPort__2__PORT EQU 12
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__INTTYPE EQU CYREG_PICU12_INTTYPE3
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT12_PC3
LCD_Char_1_LCDPort__3__PORT EQU 12
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__INTTYPE EQU CYREG_PICU12_INTTYPE4
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT12_PC4
LCD_Char_1_LCDPort__4__PORT EQU 12
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__INTTYPE EQU CYREG_PICU12_INTTYPE5
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT12_PC5
LCD_Char_1_LCDPort__5__PORT EQU 12
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__INTTYPE EQU CYREG_PICU12_INTTYPE6
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT12_PC6
LCD_Char_1_LCDPort__6__PORT EQU 12
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT12_AG
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT12_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT12_BYP
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT12_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT12_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT12_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT12_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT12_INP_DIS
LCD_Char_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 12
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT12_PRT
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT12_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LCD_Char_1_LCDPort__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LCD_Char_1_LCDPort__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LCD_Char_1_LCDPort__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT12_SLW

; SW_Tx_UART_1
SW_Tx_UART_1_tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
SW_Tx_UART_1_tx__0__MASK EQU 0x80
SW_Tx_UART_1_tx__0__PC EQU CYREG_PRT12_PC7
SW_Tx_UART_1_tx__0__PORT EQU 12
SW_Tx_UART_1_tx__0__SHIFT EQU 7
SW_Tx_UART_1_tx__AG EQU CYREG_PRT12_AG
SW_Tx_UART_1_tx__BIE EQU CYREG_PRT12_BIE
SW_Tx_UART_1_tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SW_Tx_UART_1_tx__BYP EQU CYREG_PRT12_BYP
SW_Tx_UART_1_tx__DM0 EQU CYREG_PRT12_DM0
SW_Tx_UART_1_tx__DM1 EQU CYREG_PRT12_DM1
SW_Tx_UART_1_tx__DM2 EQU CYREG_PRT12_DM2
SW_Tx_UART_1_tx__DR EQU CYREG_PRT12_DR
SW_Tx_UART_1_tx__INP_DIS EQU CYREG_PRT12_INP_DIS
SW_Tx_UART_1_tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SW_Tx_UART_1_tx__MASK EQU 0x80
SW_Tx_UART_1_tx__PORT EQU 12
SW_Tx_UART_1_tx__PRT EQU CYREG_PRT12_PRT
SW_Tx_UART_1_tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SW_Tx_UART_1_tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SW_Tx_UART_1_tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SW_Tx_UART_1_tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SW_Tx_UART_1_tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SW_Tx_UART_1_tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SW_Tx_UART_1_tx__PS EQU CYREG_PRT12_PS
SW_Tx_UART_1_tx__SHIFT EQU 7
SW_Tx_UART_1_tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SW_Tx_UART_1_tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SW_Tx_UART_1_tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SW_Tx_UART_1_tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SW_Tx_UART_1_tx__SLW EQU CYREG_PRT12_SLW

; VDAC_Control
VDAC_Control_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC_Control_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC_Control_viDAC8__D EQU CYREG_DAC3_D
VDAC_Control_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC_Control_viDAC8__PM_ACT_MSK EQU 0x08
VDAC_Control_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC_Control_viDAC8__PM_STBY_MSK EQU 0x08
VDAC_Control_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC_Control_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC_Control_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC_Control_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC_Control_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC_Control_viDAC8__TR EQU CYREG_DAC3_TR
VDAC_Control_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC_Control_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC_Control_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC_Control_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC_Control_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC_Control_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC_Control_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC_Control_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC_Control_viDAC8__TST EQU CYREG_DAC3_TST

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
