// Seed: 2878297641
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  integer id_5;
  wire id_6;
  uwire id_7;
  uwire id_8, id_9;
  id_10(
      .id_0(id_9), .id_1(-id_7 & 1)
  ); id_11(
      .id_0(1), .id_1(id_4), .id_2(id_9 == id_2)
  );
endmodule
module module_1 #(
    parameter id_1 = 32'd93,
    parameter id_2 = 32'd18
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  inout wire _id_1;
  always @(posedge 1 == 1 or posedge 1)
    #1 begin : LABEL_0
      assign id_2[id_1[id_2[id_1]]] = 1;
    end
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
