axis_data_fifo_8bit.v,verilog,xil_defaultlib,../../../../w5500StateMachine.gen/sources_1/ip/axis_data_fifo_8bit_1/sim/axis_data_fifo_8bit.v,incdir="../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
