var pairs =
{
"orcalut4":{"primitive":1,"defines":1,"value":1,"may":1,"module":1,"component":1}
,"4-input":{"look":1}
,"look":{"table":1}
,"architectures":{"supported":1}
,"platform":{"manager":1}
,"init":{"hexadecimal":1,"value":1,"f444":1,"hdl":1,"used":1,"orcalut4":1,"takes":1,"\u0027hf444":1,"string":1,"label":1}
,"hexadecimal":{"value":1,"code":1}
,"value":{"default":1,"memory":1,"assigned":1,"expressed":1,"bf80":1,"derived":1,"hdl":1}
,"default":{"\u0027h0000":1}
,"defines":{"programmed":1}
,"programmed":{"state":1}
,"state":{"lut4":1}
,"lut4":{"primitive":1,"programming":1,"determined":1}
,"primitive":{"slice":1,"typically":1,"available":1,"verilog":1}
,"slice":{"primitive":1}
,"typically":{"targeted":1}
,"targeted":{"logic":1}
,"logic":{"synthesis":1,"boolean":1}
,"synthesis":{"tools":1,"init":1}
,"tools":{"instantiated":1}
,"instantiated":{"hdl":1}
,"hdl":{"source":1,"attribute":1,"attributes":1,"online":1}
,"source":{"intimate":1,"init":1}
,"intimate":{"control":1}
,"control":{"lut4":1}
,"programming":{"contents":1,"orcalut4":1}
,"contents":{"look":1}
,"table":{"addressed":1,"resulting":1}
,"addressed":{"input":1}
,"input":{"pins":1,"variables":1}
,"pins":{"access":1}
,"access":{"locations":1}
,"available":{"schematic":1}
,"schematic":{"symbol":1,"using":1,"editor":1}
,"symbol":{"add":1,"command":1}
,"add":{"schematic":1,"symbol":1}
,"using":{"add":1}
,"command":{"schematic":1}
,"memory":{"location":1,"locations":1}
,"location":{"within":1,"contains":1}
,"within":{"lut4":1}
,"determined":{"value":1}
,"assigned":{"init":1}
,"expressed":{"hexadecimal":1}
,"code":{"highest":1}
,"highest":{"memory":1}
,"locations":{"significant":1,"values":1}
,"significant":{"hex":1,"digit":1}
,"hex":{"digit":1,"value":1}
,"digit":{"lowest":1}
,"lowest":{"least":1}
,"least":{"significant":1}
,"example":{"hex":1,"required":1}
,"bf80":{"produces":1}
,"produces":{"memory":1}
,"1011":{"1111":1}
,"1111":{"1000":1}
,"1000":{"0000":1}
,"contains":{"memory":1}
,"may":{"encode":1}
,"encode":{"boolean":1}
,"boolean":{"logic":1,"expression":1}
,"expression":{"input":1}
,"variables":{"example":1}
,"required":{"expression":1}
,"derived":{"truth":1}
,"truth":{"table":1}
,"resulting":{"expression":1}
,"adding":{"init":1,"fpga":1}
,"used":{"hdl":1}
,"attribute":{"following":1,"definition":1,"init":1}
,"following":{"examples":1}
,"examples":{"demonstrate":1,"hdl":1}
,"demonstrate":{"init":1}
,"verilog":{"vhdl":1,"example":1}
,"vhdl":{"source":1,"example":1}
,"takes":{"binary":1}
,"binary":{"value":1}
,"synopsys":{"translate_off":1,"translate_on":1}
,"parameter":{"definition":1}
,"defparam":{"i1.init":1}
,"i1.init":{"\u0027hf444":1}
,"module":{"instantiation":1}
,"component":{"definition":1,"orcalut4":1,"instantiation":1}
,"end":{"component":1}
,"label":{"1000000000000000":1}
,"1000000000000000":{";--z":1}
,"port":{"map":1}
,"map":{"n_1":1}
,"generic":{"examples":1}
,"attributes":{"adding":1,"hdl":1}
,"fpga":{"attributes":1}
,"online":{"help":1}
}
;Search.control.loadWordPairs(pairs);
