clockDiv: 
muxpart: 
logic__2: 
reg: 
muxpart__1: 
reg__1: 
datapath: 
logic: 
reg__2: 
shiftReg: 
