Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cf39a950f2b94cc7a71dec29006afcb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_VideoTimingGen_behav xil_defaultlib.tb_VideoTimingGen -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.constants_pack
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.VideoTimingGen [videotiminggen_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_videotiminggen
Built simulation snapshot tb_VideoTimingGen_behav
