
This module explains how **overflow** works in 2â€™s complement binary arithmetic, why it matters, and how to detect it using **sign bit logic** rather than carry-out flags.

---

## ğŸ§  What Is Overflow?

In 2â€™s complement systems:

- The **MSB (most significant bit)** represents the **sign**.
- Overflow occurs when the result of an addition **flips the sign unexpectedly**, violating the expected polarity based on the operands.

---

## ğŸ” Overflow Detection Rule

Overflow occurs **only** when:

| Operand A | Operand B | Expected Sign | Result Sign | Overflow? |
|-----------|-----------|----------------|--------------|-----------|
| +         | +         | +              | âˆ’            | âœ… Yes     |
| âˆ’         | âˆ’         | âˆ’              | +            | âœ… Yes     |
| +         | âˆ’         | Mixed          | Any          | âŒ No      |
| âˆ’         | +         | Mixed          | Any          | âŒ No      |

---

## â• Example 1: No Overflow

```text
  A =  0100   (+4)
  B =  0011   (+3)
------------------
Sum = 0111   (+7) â†’ MSB = 0 â†’ âœ… No overflow
```

---

## âŒ Example 2: Overflow

```text
  A =  0100   (+4)
  B =  0101   (+5)
------------------
Sum = 1001   (âˆ’7) â†’ MSB flipped â†’ âŒ Overflow
```

Expected a positive result, but got a negative due to sign bit flip.

---

## â– Example 3: Negative Overflow

```text
  A =  1100   (âˆ’4)
  B =  1101   (âˆ’3)
------------------
Sum = 1001   (+9) â†’ MSB flipped â†’ âŒ Overflow
```

Expected a negative result, but got a positive due to sign bit flip.

---

## ğŸ§© Overflow vs Carry-Out

| System         | Carry-Out Matters? | Sign Bit Matters? |
|----------------|--------------------|--------------------|
| Unsigned Binary| âœ… Yes              | âŒ No              |
| 2â€™s Complement | âŒ No               | âœ… Yes             |

In 2â€™s complement, **carry-out from MSB is ignored**. Only the **sign bit** determines overflow.

---

## ğŸ› ï¸ Vault Integration Ideas

- Diagram sign bit logic for overflow detection
- Compare unsigned vs signed overflow flags
- Annotate ALU behavior for addition and subtraction
- Embed truth tables for overflow conditions

---

## ğŸ”¬ Bonus: Hardware-Friendly Overflow Check

```text
Overflow = (A_sign == B_sign) AND (Result_sign â‰  A_sign)
```

This logic gate formula can be implemented directly in digital circuits.`
