From 60fa5735df9c97dcd2b34b6a5540c65083f85b08 Mon Sep 17 00:00:00 2001
From: tommy-huang <tommy_huang@aspeedtech.com>
Date: Thu, 9 Dec 2021 15:08:56 +0800
Subject: [PATCH 08/18] drivers: i2c: arrnge define list

Arrange define list

Signed-off-by: tommy-huang <tommy_huang@aspeedtech.com>
Change-Id: Ia275bd2f7cb7e7b1d9d70835a0c6bc7f34275747
---
 drivers/i2c/i2c_aspeed.c | 160 +++++++++++++++++++--------------------
 1 file changed, 79 insertions(+), 81 deletions(-)

diff --git a/drivers/i2c/i2c_aspeed.c b/drivers/i2c/i2c_aspeed.c
index 0ac9026f58..2a4219dc83 100644
--- a/drivers/i2c/i2c_aspeed.c
+++ b/drivers/i2c/i2c_aspeed.c
@@ -32,104 +32,102 @@ LOG_MODULE_REGISTER(i2c_aspeed);
 
 /* i2c control reg */
 /* 0x00 : I2CC Master/Slave Function Control Register  */
-#define AST_I2CC_FUN_CTRL                       0x00
-#define AST_I2CC_SLAVE_MAILBOX_EN               BIT(24)
-#define AST_I2CC_SLAVE_MAILBOX_SRAM_EN  BIT(23)
-
-#define AST_I2CC_SLAVE_ADDR_RX_EN               BIT(20)
-#define AST_I2CC_MASTER_RETRY_MASK              (0x3 << 18)
-#define AST_I2CC_MASTER_RETRY(x)                ((x & 0x3) << 18)
-#define AST_I2CC_BUS_AUTO_RELEASE               BIT(17)
-#define AST_I2CC_M_SDA_LOCK_EN                  BIT(16)
-#define AST_I2CC_MULTI_MASTER_DIS               BIT(15)
-#define AST_I2CC_M_SCL_DRIVE_EN                 BIT(14)
-#define AST_I2CC_MSB_STS                                BIT(9)
-#define AST_I2CC_SDA_DRIVE_1T_EN                BIT(8)
-#define AST_I2CC_M_SDA_DRIVE_1T_EN              BIT(7)
-#define AST_I2CC_M_HIGH_SPEED_EN                BIT(6)
+#define AST_I2CC_FUN_CTRL		0x00
+
+#define AST_I2CC_SLAVE_ADDR_RX_EN	BIT(20)
+#define AST_I2CC_MASTER_RETRY_MASK	(0x3 << 18)
+#define AST_I2CC_MASTER_RETRY(x)	((x & 0x3) << 18)
+#define AST_I2CC_BUS_AUTO_RELEASE	BIT(17)
+#define AST_I2CC_M_SDA_LOCK_EN		BIT(16)
+#define AST_I2CC_MULTI_MASTER_DIS	BIT(15)
+#define AST_I2CC_M_SCL_DRIVE_EN		BIT(14)
+#define AST_I2CC_MSB_STS			BIT(9)
+#define AST_I2CC_SDA_DRIVE_1T_EN	BIT(8)
+#define AST_I2CC_M_SDA_DRIVE_1T_EN	BIT(7)
+#define AST_I2CC_M_HIGH_SPEED_EN	BIT(6)
 /* reserver 5 : 2 */
-#define AST_I2CC_SLAVE_EN                               BIT(1)
-#define AST_I2CC_MASTER_EN                              BIT(0)
+#define AST_I2CC_SLAVE_EN			BIT(1)
+#define AST_I2CC_MASTER_EN			BIT(0)
 
 /* 0x04 : I2CC Master/Slave Clock and AC Timing Control Register #1 */
-#define AST_I2CC_AC_TIMING                      0x04
-#define AST_I2CC_tTIMEOUT(x)                    ((x & 0x1f) << 24)      /* 0~7 */
-#define AST_I2CC_tCKHIGHMin(x)                  ((x & 0xf) << 20)       /* 0~f */
-#define AST_I2CC_tCKHIGH(x)                             ((x & 0xf) << 16)   /* 0~7 */
-#define AST_I2CC_tCKLOW(x)                              ((x & 0xf) << 12)   /* 0~7 */
-#define AST_I2CC_tHDDAT(x)                              ((x & 0x3) << 10)   /* 0~3 */
-#define AST_I2CC_toutBaseCLK(x)                 ((x & 0x3) << 8)            /* 0~3 */
-#define AST_I2CC_tBaseCLK(x)                    (x & 0xf)                       /* 0~0xf */
+#define AST_I2CC_AC_TIMING			0x04
+#define AST_I2CC_tTIMEOUT(x)			((x & 0x1f) << 24)	/* 0~7 */
+#define AST_I2CC_tCKHIGHMin(x)		((x & 0xf) << 20)	/* 0~f */
+#define AST_I2CC_tCKHIGH(x)			((x & 0xf) << 16)	/* 0~7 */
+#define AST_I2CC_tCKLOW(x)			((x & 0xf) << 12)	/* 0~7 */
+#define AST_I2CC_tHDDAT(x)			((x & 0x3) << 10)	/* 0~3 */
+#define AST_I2CC_toutBaseCLK(x)		((x & 0x3) << 8)	/* 0~3 */
+#define AST_I2CC_tBaseCLK(x)			(x & 0xf)			/* 0~0xf */
 
 /* 0x08 : I2CC Master/Slave Transmit/Receive Byte Buffer Register */
-#define AST_I2CC_STS_AND_BUFF   0x08
-#define AST_I2CC_TX_DIR_MASK    (0x7 << 29)
-#define AST_I2CC_SDA_OE         BIT(28)
-#define AST_I2CC_SDA_O          BIT(27)
-#define AST_I2CC_SCL_OE         BIT(26)
-#define AST_I2CC_SCL_O           BIT(25)
+#define AST_I2CC_STS_AND_BUFF		0x08
+#define AST_I2CC_TX_DIR_MASK		(0x7 << 29)
+#define AST_I2CC_SDA_OE				BIT(28)
+#define AST_I2CC_SDA_O				BIT(27)
+#define AST_I2CC_SCL_OE				BIT(26)
+#define AST_I2CC_SCL_O				BIT(25)
 
 /* Tx State Machine */
-#define AST_I2CM_IDLE           0x0
-#define AST_I2CM_MACTIVE        0x8
-#define AST_I2CM_MSTART         0x9
-#define AST_I2CM_MSTARTR        0xa
-#define AST_I2CM_MSTOP          0xb
-#define AST_I2CM_MTXD           0xc
-#define AST_I2CM_MRXACK         0xd
-#define AST_I2CM_MRXD           0xe
-#define AST_I2CM_MTXACK         0xf
-#define AST_I2CM_SWAIT          0x1
-#define AST_I2CM_SRXD           0x4
-#define AST_I2CM_STXACK         0x5
-#define AST_I2CM_STXD           0x6
-#define AST_I2CM_SRXACK         0x7
-#define AST_I2CM_RECOVER        0x3
-
-#define AST_I2CC_SCL_LINE_STS   BIT(18)
-#define AST_I2CC_SDA_LINE_STS   BIT(17)
-#define AST_I2CC_BUS_BUSY_STS   BIT(16)
-
-#define AST_I2CC_GET_RX_BUFF(x) ((x >> 8) & 0xff)
+#define AST_I2CM_IDLE				0x0
+#define AST_I2CM_SWAIT				0x1
+#define AST_I2CM_RECOVER			0x3
+#define AST_I2CM_SRXD				0x4
+#define AST_I2CM_STXACK				0x5
+#define AST_I2CM_STXD				0x6
+#define AST_I2CM_SRXACK				0x7
+#define AST_I2CM_MACTIVE			0x8
+#define AST_I2CM_MSTART			0x9
+#define AST_I2CM_MSTARTR			0xa
+#define AST_I2CM_MSTOP				0xb
+#define AST_I2CM_MTXD				0xc
+#define AST_I2CM_MRXACK			0xd
+#define AST_I2CM_MRXD				0xe
+#define AST_I2CM_MTXACK			0xf
+
+#define AST_I2CC_BUS_BUSY_STS		BIT(16)
+#define AST_I2CC_SDA_LINE_STS		BIT(17)
+#define AST_I2CC_SCL_LINE_STS		BIT(18)
+
+#define AST_I2CC_GET_RX_BUFF(x)		((x >> 8) & 0xff)
 
 /* 0x0C : I2CC Master/Slave Pool Buffer Control Register  */
-#define AST_I2CC_BUFF_CTRL              0x0C
-#define AST_I2CC_GET_RX_BUF_LEN(x)              ((x >> 24) & 0x3f)
-#define AST_I2CC_SET_RX_BUF_LEN(x)              (((x - 1) & 0x1f) << 16)
-#define AST_I2CC_SET_TX_BUF_LEN(x)              (((x - 1) & 0x1f) << 8)
-#define AST_I2CC_GET_TX_BUF_LEN(x)              (((x >> 8) & 0x1f) + 1)
+#define AST_I2CC_BUFF_CTRL			0x0C
+#define AST_I2CC_GET_RX_BUF_LEN(x)	((x >> 24) & 0x3f)
+#define AST_I2CC_SET_RX_BUF_LEN(x)	(((x - 1) & 0x1f) << 16)
+#define AST_I2CC_SET_TX_BUF_LEN(x)	(((x - 1) & 0x1f) << 8)
+#define AST_I2CC_GET_TX_BUF_LEN(x)	(((x >> 8) & 0x1f) + 1)
 
 /* 0x10 : I2CM Master Interrupt Control Register */
-#define AST_I2CM_IER                    0x10
+#define AST_I2CM_IER				0x10
 /* 0x14 : I2CM Master Interrupt Status Register   : WC */
-#define AST_I2CM_ISR                    0x14
+#define AST_I2CM_ISR				0x14
 
-#define AST_I2CM_PKT_TIMEOUT                    BIT(18)
-#define AST_I2CM_PKT_ERROR                              BIT(17)
-#define AST_I2CM_PKT_DONE                               BIT(16)
+#define AST_I2CM_SMBUS_ALT			BIT(12)
+#define AST_I2CM_BUS_RECOVER		BIT(13)
+#define AST_I2CM_SDA_DL_TO			BIT(14)
+#define AST_I2CM_BUS_RECOVER_FAIL	BIT(15)
 
-#define AST_I2CM_BUS_RECOVER_FAIL               BIT(15)
-#define AST_I2CM_SDA_DL_TO                              BIT(14)
-#define AST_I2CM_BUS_RECOVER                    BIT(13)
-#define AST_I2CM_SMBUS_ALT                              BIT(12)
+#define AST_I2CM_PKT_DONE			BIT(16)
+#define AST_I2CM_PKT_ERROR			BIT(17)
+#define AST_I2CM_PKT_TIMEOUT		BIT(18)
 
-#define AST_I2CM_SCL_LOW_TO                             BIT(6)
-#define AST_I2CM_ABNORMAL                               BIT(5)
-#define AST_I2CM_NORMAL_STOP                    BIT(4)
-#define AST_I2CM_ARBIT_LOSS                             BIT(3)
-#define AST_I2CM_RX_DONE                                BIT(2)
-#define AST_I2CM_TX_NAK                                 BIT(1)
-#define AST_I2CM_TX_ACK                                 BIT(0)
+#define AST_I2CM_TX_ACK				BIT(0)
+#define AST_I2CM_TX_NAK				BIT(1)
+#define AST_I2CM_RX_DONE			BIT(2)
+#define AST_I2CM_ARBIT_LOSS			BIT(3)
+#define AST_I2CM_NORMAL_STOP		BIT(4)
+#define AST_I2CM_ABNORMAL			BIT(5)
+#define AST_I2CM_SCL_LOW_TO		BIT(6)
 
 /* 0x18 : I2CM Master Command/Status Register   */
-#define AST_I2CM_CMD_STS                0x18
-#define AST_I2CM_PKT_ADDR(x)                    ((x & 0x7f) << 24)
-#define AST_I2CM_PKT_EN                                 BIT(16)
-#define AST_I2CM_SDA_OE_OUT_DIR                 BIT(15)
-#define AST_I2CM_SDA_O_OUT_DIR                  BIT(14)
-#define AST_I2CM_SCL_OE_OUT_DIR                 BIT(13)
-#define AST_I2CM_SCL_O_OUT_DIR                  BIT(12)
-#define AST_I2CM_RECOVER_CMD_EN                 BIT(11)
+#define AST_I2CM_CMD_STS			0x18
+#define AST_I2CM_RECOVER_CMD_EN	BIT(11)
+#define AST_I2CM_SCL_O_OUT_DIR		BIT(12)
+#define AST_I2CM_SCL_OE_OUT_DIR		BIT(13)
+#define AST_I2CM_SDA_O_OUT_DIR		BIT(14)
+#define AST_I2CM_SDA_OE_OUT_DIR	BIT(15)
+#define AST_I2CM_PKT_EN				BIT(16)
+#define AST_I2CM_PKT_ADDR(x)		((x & 0x7f) << 24)
 
 #define AST_I2CM_RX_DMA_EN                              BIT(9)
 #define AST_I2CM_TX_DMA_EN                              BIT(8)
-- 
2.17.1

