timestamp=1705598137634

[~A]
LastVerilogToplevel=tb
ModifyID=1
Version=74
design.sv_testbench.sv=0*1280*3199

[~MFT]
0=6|0work.mgf|3199|0
1=4|1work.mgf|12551|0
3=8|3work.mgf|31509|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c9216ace270c8a94a82d5214fc103dcc7ac70

[FIFO]
A/FIFO=22|../design.sv|2|1*374
BinL64/FIFO=3*174
R=../design.sv|2
SLP=3*1454
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|a11a689b2db53c4db6c2c02897e28aaa1c2915352cb306aaf87be85ed621e375

[assert_fifo]
A/assert_fifo=22|../testbench.sv|3|1*2741
BinL64/assert_fifo=3*2266
R=../testbench.sv|3
SLP=3*14666
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|f0ee030169602306b27ebb5519203cc22a8b72dfb8fc7f064ade1f704be2e68365fd4650ec859493d1e3081e9b64c425

[tb]
A/tb=22|../testbench.sv|100|1*12551
BinL64/tb=3*29521
R=../testbench.sv|100
SLP=3*31509
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|8db8692708dc0985d408d2497dbc95fa0a6d79fb29049e6fc44fc0625a669c11

[~U]
$root=12|0*0|
FIFO=12|0*182|
assert_fifo=12|0*515|
tb=12|0*948||0x10
