







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf06thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf06thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf06thrust6system4cuda3parE[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf06thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf06thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf06thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf06thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf06thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf06thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf06thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf06thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf06thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf06thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf06thrust3seqE[1];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T21[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T23[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T24[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T25[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};
































































































.extern .shared .align 8 .b8 _ZN6thrust6system4cuda6detail4smemE[];
.extern .shared .align 4 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE[];

.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot0[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<213>;
.reg .b16 %rs<420>;
.reg .f32 %f<107>;
.reg .b32 %r<899>;
.reg .b64 %rd<1363>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[4096];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1362, __local_depot0;
cvta.local.u64 %SP, %rd1362;
ld.param.u32 %r117, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r118, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r119, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r120, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd71, %SP, 0;
cvta.to.local.u64 %rd2, %rd71;
ld.param.u64 %rd72, [%rd1];
cvta.to.global.u64 %rd3, %rd72;
mov.u32 %r852, 0;
mov.pred %p4, 0;
@%p4 bra BB0_2;

BB0_1:
mul.wide.s32 %rd73, %r852, 8;
add.s64 %rd74, %rd4, %rd73;
ld.param.u64 %rd75, [%rd74];
add.s64 %rd76, %rd2, %rd73;
st.local.u64 [%rd76], %rd75;
add.s32 %r852, %r852, 1;
setp.lt.u32	%p5, %r852, 27;
@%p5 bra BB0_1;

BB0_2:
mov.u32 %r122, %nctaid.y;
mov.u32 %r123, %ctaid.z;
mov.u32 %r124, %ctaid.y;
mad.lo.s32 %r125, %r122, %r123, %r124;
mov.u32 %r126, %nctaid.x;
mov.u32 %r127, %ctaid.x;
mad.lo.s32 %r854, %r125, %r126, %r127;
setp.ge.u32	%p6, %r854, %r117;
@%p6 bra BB0_273;

ld.param.u32 %r129, [%rd1+108];
mul.lo.s32 %r4, %r854, %r129;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r853, %r5, -1;
mov.u32 %r855, 0;
setp.lt.s32	%p7, %r853, 1;
@%p7 bra BB0_6;

mul.wide.s32 %rd77, %r5, 4;
add.s64 %rd1359, %rd2, %rd77;
mov.u32 %r855, 0;

BB0_5:
ld.local.u32 %r131, [%rd1359+4];
rem.u32 %r132, %r854, %r131;
ld.local.u32 %r133, [%rd1359+104];
mad.lo.s32 %r855, %r133, %r132, %r855;
div.u32 %r854, %r854, %r131;
add.s64 %rd1359, %rd1359, -4;
add.s32 %r853, %r853, -1;
setp.gt.s32	%p8, %r853, 0;
@%p8 bra BB0_5;

BB0_6:
ld.local.u32 %r134, [%rd2+108];
mad.lo.s32 %r15, %r134, %r854, %r855;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 1024;
setp.lt.u32	%p1, %r16, %r118;
mad.lo.s32 %r135, %r16, %r119, %r4;
mul.wide.u32 %rd78, %r135, 2;
add.s64 %rd9, %rd3, %rd78;
@%p1 bra BB0_8;
bra.uni BB0_7;

BB0_8:
ld.global.u16 %rs418, [%rd9];
bra.uni BB0_9;

BB0_7:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs418, %f1;}



BB0_9:
mov.u64 %rd1360, 0;
setp.ge.u32	%p9, %r16, %r118;
@%p9 bra BB0_11;

mad.lo.s32 %r136, %r16, %r120, %r15;
ld.local.u64 %rd80, [%rd2];
mul.wide.u32 %rd81, %r136, 8;
add.s64 %rd82, %rd80, %rd81;
ld.u64 %rd1360, [%rd82];

BB0_11:
selp.u16	%rs19, 1, 0, %p1;
cvt.s64.s32	%rd83, %r16;
mul.wide.s32 %rd84, %r16, 2;
mov.u64 %rd85, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd12, %rd85, %rd84;
st.shared.u16 [%rd12], %rs418;
mul.wide.s32 %rd86, %r16, 8;
mov.u64 %rd87, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd13, %rd87, %rd86;
st.shared.u64 [%rd13], %rd1360;
mov.u64 %rd88, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd14, %rd88, %rd83;
st.shared.u8 [%rd14], %rs19;
setp.lt.u32	%p2, %r17, %r118;
mad.lo.s32 %r137, %r17, %r119, %r4;
mul.wide.u32 %rd89, %r137, 2;
add.s64 %rd15, %rd3, %rd89;
@%p2 bra BB0_13;
bra.uni BB0_12;

BB0_13:
ld.global.u16 %rs419, [%rd15];
bra.uni BB0_14;

BB0_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs419, %f2;}



BB0_14:
mov.u64 %rd1361, 0;
setp.ge.u32	%p10, %r17, %r118;
@%p10 bra BB0_16;

mad.lo.s32 %r138, %r17, %r120, %r15;
ld.local.u64 %rd91, [%rd2];
mul.wide.u32 %rd92, %r138, 8;
add.s64 %rd93, %rd91, %rd92;
ld.u64 %rd1361, [%rd93];

BB0_16:
selp.u16	%rs21, 1, 0, %p2;
st.shared.u16 [%rd12+2048], %rs419;
st.shared.u64 [%rd13+8192], %rd1361;
st.shared.u8 [%rd14+1024], %rs21;
bar.sync 0;
shl.b32 %r18, %r16, 1;
cvt.u64.u32	%rd21, %r18;
mul.wide.u32 %rd94, %r18, 2;
add.s64 %rd20, %rd85, %rd94;
ld.shared.u16 %rs22, [%rd20];
ld.shared.u16 %rs23, [%rd20+2];

	{ cvt.f32.f16 %f3, %rs22;}


	
	{ cvt.f32.f16 %f4, %rs23;}


	add.s64 %rd22, %rd88, %rd21;
setp.leu.f32	%p11, %f3, %f4;
@%p11 bra BB0_18;

ld.shared.u8 %rs24, [%rd22];
mov.u32 %r856, 1;
setp.ne.s16	%p12, %rs24, 0;
@%p12 bra BB0_19;

BB0_18:
ld.shared.u8 %rs25, [%rd22+1];
setp.eq.s16	%p13, %rs25, 0;
selp.u32	%r856, 1, 0, %p13;

BB0_19:
and.b32 %r140, %r16, 1;
setp.ne.s32	%p14, %r856, %r140;
@%p14 bra BB0_21;

shl.b64 %rd97, %rd21, 3;
add.s64 %rd99, %rd87, %rd97;
ld.shared.u16 %rs26, [%rd20];
ld.shared.u16 %rs27, [%rd20+2];
st.shared.u16 [%rd20], %rs27;
st.shared.u16 [%rd20+2], %rs26;
ld.shared.u64 %rd100, [%rd99];
ld.shared.u64 %rd101, [%rd99+8];
st.shared.u64 [%rd99], %rd101;
st.shared.u64 [%rd99+8], %rd100;
ld.shared.u8 %rs28, [%rd22];
ld.shared.u8 %rs29, [%rd22+1];
st.shared.u8 [%rd22], %rs29;
st.shared.u8 [%rd22+1], %rs28;

BB0_21:
bar.sync 0;
sub.s32 %r142, %r18, %r140;
add.s32 %r143, %r142, 2;
mul.wide.u32 %rd102, %r143, 2;
add.s64 %rd104, %rd85, %rd102;
mul.wide.u32 %rd105, %r142, 2;
add.s64 %rd106, %rd85, %rd105;
ld.shared.u16 %rs30, [%rd106];
ld.shared.u16 %rs31, [%rd104];

	{ cvt.f32.f16 %f5, %rs30;}


	
	{ cvt.f32.f16 %f6, %rs31;}


	setp.leu.f32	%p15, %f5, %f6;
@%p15 bra BB0_23;

cvt.u64.u32	%rd107, %r142;
add.s64 %rd109, %rd88, %rd107;
ld.shared.u8 %rs32, [%rd109];
mov.u32 %r857, 1;
setp.ne.s16	%p16, %rs32, 0;
@%p16 bra BB0_24;

BB0_23:
cvt.u64.u32	%rd110, %r143;
add.s64 %rd112, %rd88, %rd110;
ld.shared.u8 %rs33, [%rd112];
setp.eq.s16	%p17, %rs33, 0;
selp.u32	%r857, 1, 0, %p17;

BB0_24:
bfe.u32 %r152, %r16, 1, 1;
setp.ne.s32	%p18, %r857, %r152;
@%p18 bra BB0_26;

mul.wide.u32 %rd113, %r142, 8;
add.s64 %rd115, %rd87, %rd113;
mul.wide.u32 %rd116, %r143, 8;
add.s64 %rd117, %rd87, %rd116;
cvt.u64.u32	%rd118, %r142;
ld.shared.u16 %rs34, [%rd106];
cvt.u64.u32	%rd122, %r143;
ld.shared.u16 %rs35, [%rd104];
st.shared.u16 [%rd106], %rs35;
st.shared.u16 [%rd104], %rs34;
ld.shared.u64 %rd125, [%rd115];
ld.shared.u64 %rd126, [%rd117];
st.shared.u64 [%rd115], %rd126;
st.shared.u64 [%rd117], %rd125;
add.s64 %rd128, %rd88, %rd118;
ld.shared.u8 %rs36, [%rd128];
add.s64 %rd129, %rd88, %rd122;
ld.shared.u8 %rs37, [%rd129];
st.shared.u8 [%rd128], %rs37;
st.shared.u8 [%rd129], %rs36;

BB0_26:
bar.sync 0;
ld.shared.u16 %rs38, [%rd20];
ld.shared.u16 %rs39, [%rd20+2];

	{ cvt.f32.f16 %f7, %rs38;}


	
	{ cvt.f32.f16 %f8, %rs39;}


	setp.leu.f32	%p19, %f7, %f8;
@%p19 bra BB0_28;

ld.shared.u8 %rs40, [%rd22];
mov.u32 %r858, 1;
setp.ne.s16	%p20, %rs40, 0;
@%p20 bra BB0_29;

BB0_28:
ld.shared.u8 %rs41, [%rd22+1];
setp.eq.s16	%p21, %rs41, 0;
selp.u32	%r858, 1, 0, %p21;

BB0_29:
bfe.u32 %r163, %r16, 1, 1;
setp.ne.s32	%p22, %r858, %r163;
@%p22 bra BB0_31;

ld.shared.u16 %rs42, [%rd20];
ld.shared.u16 %rs43, [%rd20+2];
st.shared.u16 [%rd20], %rs43;
st.shared.u16 [%rd20+2], %rs42;
mul.wide.u32 %rd143, %r18, 8;
add.s64 %rd145, %rd87, %rd143;
ld.shared.u64 %rd146, [%rd145];
ld.shared.u64 %rd147, [%rd145+8];
st.shared.u64 [%rd145], %rd147;
st.shared.u64 [%rd145+8], %rd146;
ld.shared.u8 %rs44, [%rd22];
ld.shared.u8 %rs45, [%rd22+1];
st.shared.u8 [%rd22], %rs45;
st.shared.u8 [%rd22+1], %rs44;

BB0_31:
bar.sync 0;
and.b32 %r165, %r16, 3;
sub.s32 %r166, %r18, %r165;
add.s32 %r167, %r166, 4;
mul.wide.u32 %rd150, %r167, 2;
add.s64 %rd152, %rd85, %rd150;
mul.wide.u32 %rd153, %r166, 2;
add.s64 %rd154, %rd85, %rd153;
ld.shared.u16 %rs46, [%rd154];
ld.shared.u16 %rs47, [%rd152];

	{ cvt.f32.f16 %f9, %rs46;}


	
	{ cvt.f32.f16 %f10, %rs47;}


	setp.leu.f32	%p23, %f9, %f10;
@%p23 bra BB0_33;

cvt.u64.u32	%rd155, %r166;
add.s64 %rd157, %rd88, %rd155;
ld.shared.u8 %rs48, [%rd157];
mov.u32 %r859, 1;
setp.ne.s16	%p24, %rs48, 0;
@%p24 bra BB0_34;

BB0_33:
cvt.u64.u32	%rd158, %r167;
add.s64 %rd160, %rd88, %rd158;
ld.shared.u8 %rs49, [%rd160];
setp.eq.s16	%p25, %rs49, 0;
selp.u32	%r859, 1, 0, %p25;

BB0_34:
bfe.u32 %r176, %r16, 2, 1;
setp.ne.s32	%p26, %r859, %r176;
@%p26 bra BB0_36;

mul.wide.u32 %rd161, %r166, 8;
add.s64 %rd163, %rd87, %rd161;
mul.wide.u32 %rd164, %r167, 8;
add.s64 %rd165, %rd87, %rd164;
cvt.u64.u32	%rd166, %r166;
ld.shared.u16 %rs50, [%rd154];
cvt.u64.u32	%rd170, %r167;
ld.shared.u16 %rs51, [%rd152];
st.shared.u16 [%rd154], %rs51;
st.shared.u16 [%rd152], %rs50;
ld.shared.u64 %rd173, [%rd163];
ld.shared.u64 %rd174, [%rd165];
st.shared.u64 [%rd163], %rd174;
st.shared.u64 [%rd165], %rd173;
add.s64 %rd176, %rd88, %rd166;
ld.shared.u8 %rs52, [%rd176];
add.s64 %rd177, %rd88, %rd170;
ld.shared.u8 %rs53, [%rd177];
st.shared.u8 [%rd176], %rs53;
st.shared.u8 [%rd177], %rs52;

BB0_36:
bar.sync 0;
ld.shared.u16 %rs54, [%rd106];
ld.shared.u16 %rs55, [%rd104];

	{ cvt.f32.f16 %f11, %rs54;}


	
	{ cvt.f32.f16 %f12, %rs55;}


	setp.leu.f32	%p27, %f11, %f12;
@%p27 bra BB0_38;

cvt.u64.u32	%rd183, %r142;
add.s64 %rd185, %rd88, %rd183;
ld.shared.u8 %rs56, [%rd185];
mov.u32 %r860, 1;
setp.ne.s16	%p28, %rs56, 0;
@%p28 bra BB0_39;

BB0_38:
cvt.u64.u32	%rd186, %r143;
add.s64 %rd188, %rd88, %rd186;
ld.shared.u8 %rs57, [%rd188];
setp.eq.s16	%p29, %rs57, 0;
selp.u32	%r860, 1, 0, %p29;

BB0_39:
bfe.u32 %r195, %r16, 2, 1;
setp.ne.s32	%p30, %r860, %r195;
@%p30 bra BB0_41;

cvt.u64.u32	%rd189, %r142;
ld.shared.u16 %rs58, [%rd106];
cvt.u64.u32	%rd193, %r143;
ld.shared.u16 %rs59, [%rd104];
st.shared.u16 [%rd106], %rs59;
st.shared.u16 [%rd104], %rs58;
mul.wide.u32 %rd196, %r142, 8;
add.s64 %rd198, %rd87, %rd196;
ld.shared.u64 %rd199, [%rd198];
mul.wide.u32 %rd200, %r143, 8;
add.s64 %rd201, %rd87, %rd200;
ld.shared.u64 %rd202, [%rd201];
st.shared.u64 [%rd198], %rd202;
st.shared.u64 [%rd201], %rd199;
add.s64 %rd204, %rd88, %rd189;
ld.shared.u8 %rs60, [%rd204];
add.s64 %rd205, %rd88, %rd193;
ld.shared.u8 %rs61, [%rd205];
st.shared.u8 [%rd204], %rs61;
st.shared.u8 [%rd205], %rs60;

BB0_41:
bar.sync 0;
ld.shared.u16 %rs62, [%rd20];
ld.shared.u16 %rs63, [%rd20+2];

	{ cvt.f32.f16 %f13, %rs62;}


	
	{ cvt.f32.f16 %f14, %rs63;}


	setp.leu.f32	%p31, %f13, %f14;
@%p31 bra BB0_43;

ld.shared.u8 %rs64, [%rd22];
mov.u32 %r861, 1;
setp.ne.s16	%p32, %rs64, 0;
@%p32 bra BB0_44;

BB0_43:
ld.shared.u8 %rs65, [%rd22+1];
setp.eq.s16	%p33, %rs65, 0;
selp.u32	%r861, 1, 0, %p33;

BB0_44:
bfe.u32 %r204, %r16, 2, 1;
setp.ne.s32	%p34, %r861, %r204;
@%p34 bra BB0_46;

ld.shared.u16 %rs66, [%rd20];
ld.shared.u16 %rs67, [%rd20+2];
st.shared.u16 [%rd20], %rs67;
st.shared.u16 [%rd20+2], %rs66;
mul.wide.u32 %rd219, %r18, 8;
add.s64 %rd221, %rd87, %rd219;
ld.shared.u64 %rd222, [%rd221];
ld.shared.u64 %rd223, [%rd221+8];
st.shared.u64 [%rd221], %rd223;
st.shared.u64 [%rd221+8], %rd222;
ld.shared.u8 %rs68, [%rd22];
ld.shared.u8 %rs69, [%rd22+1];
st.shared.u8 [%rd22], %rs69;
st.shared.u8 [%rd22+1], %rs68;

BB0_46:
bar.sync 0;
and.b32 %r206, %r16, 7;
sub.s32 %r207, %r18, %r206;
add.s32 %r208, %r207, 8;
mul.wide.u32 %rd226, %r208, 2;
add.s64 %rd228, %rd85, %rd226;
mul.wide.u32 %rd229, %r207, 2;
add.s64 %rd230, %rd85, %rd229;
ld.shared.u16 %rs70, [%rd230];
ld.shared.u16 %rs71, [%rd228];

	{ cvt.f32.f16 %f15, %rs70;}


	
	{ cvt.f32.f16 %f16, %rs71;}


	setp.leu.f32	%p35, %f15, %f16;
@%p35 bra BB0_48;

cvt.u64.u32	%rd231, %r207;
add.s64 %rd233, %rd88, %rd231;
ld.shared.u8 %rs72, [%rd233];
mov.u32 %r862, 1;
setp.ne.s16	%p36, %rs72, 0;
@%p36 bra BB0_49;

BB0_48:
cvt.u64.u32	%rd234, %r208;
add.s64 %rd236, %rd88, %rd234;
ld.shared.u8 %rs73, [%rd236];
setp.eq.s16	%p37, %rs73, 0;
selp.u32	%r862, 1, 0, %p37;

BB0_49:
bfe.u32 %r217, %r16, 3, 1;
setp.ne.s32	%p38, %r862, %r217;
@%p38 bra BB0_51;

mul.wide.u32 %rd237, %r207, 8;
add.s64 %rd239, %rd87, %rd237;
mul.wide.u32 %rd240, %r208, 8;
add.s64 %rd241, %rd87, %rd240;
cvt.u64.u32	%rd242, %r207;
ld.shared.u16 %rs74, [%rd230];
cvt.u64.u32	%rd246, %r208;
ld.shared.u16 %rs75, [%rd228];
st.shared.u16 [%rd230], %rs75;
st.shared.u16 [%rd228], %rs74;
ld.shared.u64 %rd249, [%rd239];
ld.shared.u64 %rd250, [%rd241];
st.shared.u64 [%rd239], %rd250;
st.shared.u64 [%rd241], %rd249;
add.s64 %rd252, %rd88, %rd242;
ld.shared.u8 %rs76, [%rd252];
add.s64 %rd253, %rd88, %rd246;
ld.shared.u8 %rs77, [%rd253];
st.shared.u8 [%rd252], %rs77;
st.shared.u8 [%rd253], %rs76;

BB0_51:
bar.sync 0;
ld.shared.u16 %rs78, [%rd154];
ld.shared.u16 %rs79, [%rd152];

	{ cvt.f32.f16 %f17, %rs78;}


	
	{ cvt.f32.f16 %f18, %rs79;}


	setp.leu.f32	%p39, %f17, %f18;
@%p39 bra BB0_53;

cvt.u64.u32	%rd259, %r166;
add.s64 %rd261, %rd88, %rd259;
ld.shared.u8 %rs80, [%rd261];
mov.u32 %r863, 1;
setp.ne.s16	%p40, %rs80, 0;
@%p40 bra BB0_54;

BB0_53:
cvt.u64.u32	%rd262, %r167;
add.s64 %rd264, %rd88, %rd262;
ld.shared.u8 %rs81, [%rd264];
setp.eq.s16	%p41, %rs81, 0;
selp.u32	%r863, 1, 0, %p41;

BB0_54:
bfe.u32 %r236, %r16, 3, 1;
setp.ne.s32	%p42, %r863, %r236;
@%p42 bra BB0_56;

cvt.u64.u32	%rd265, %r166;
ld.shared.u16 %rs82, [%rd154];
cvt.u64.u32	%rd269, %r167;
ld.shared.u16 %rs83, [%rd152];
st.shared.u16 [%rd154], %rs83;
st.shared.u16 [%rd152], %rs82;
mul.wide.u32 %rd272, %r166, 8;
add.s64 %rd274, %rd87, %rd272;
ld.shared.u64 %rd275, [%rd274];
mul.wide.u32 %rd276, %r167, 8;
add.s64 %rd277, %rd87, %rd276;
ld.shared.u64 %rd278, [%rd277];
st.shared.u64 [%rd274], %rd278;
st.shared.u64 [%rd277], %rd275;
add.s64 %rd280, %rd88, %rd265;
ld.shared.u8 %rs84, [%rd280];
add.s64 %rd281, %rd88, %rd269;
ld.shared.u8 %rs85, [%rd281];
st.shared.u8 [%rd280], %rs85;
st.shared.u8 [%rd281], %rs84;

BB0_56:
bar.sync 0;
ld.shared.u16 %rs86, [%rd106];
ld.shared.u16 %rs87, [%rd104];

	{ cvt.f32.f16 %f19, %rs86;}


	
	{ cvt.f32.f16 %f20, %rs87;}


	setp.leu.f32	%p43, %f19, %f20;
@%p43 bra BB0_58;

cvt.u64.u32	%rd287, %r142;
add.s64 %rd289, %rd88, %rd287;
ld.shared.u8 %rs88, [%rd289];
mov.u32 %r864, 1;
setp.ne.s16	%p44, %rs88, 0;
@%p44 bra BB0_59;

BB0_58:
cvt.u64.u32	%rd290, %r143;
add.s64 %rd292, %rd88, %rd290;
ld.shared.u8 %rs89, [%rd292];
setp.eq.s16	%p45, %rs89, 0;
selp.u32	%r864, 1, 0, %p45;

BB0_59:
bfe.u32 %r253, %r16, 3, 1;
setp.ne.s32	%p46, %r864, %r253;
@%p46 bra BB0_61;

cvt.u64.u32	%rd293, %r142;
ld.shared.u16 %rs90, [%rd106];
cvt.u64.u32	%rd297, %r143;
ld.shared.u16 %rs91, [%rd104];
st.shared.u16 [%rd106], %rs91;
st.shared.u16 [%rd104], %rs90;
mul.wide.u32 %rd300, %r142, 8;
add.s64 %rd302, %rd87, %rd300;
ld.shared.u64 %rd303, [%rd302];
mul.wide.u32 %rd304, %r143, 8;
add.s64 %rd305, %rd87, %rd304;
ld.shared.u64 %rd306, [%rd305];
st.shared.u64 [%rd302], %rd306;
st.shared.u64 [%rd305], %rd303;
add.s64 %rd308, %rd88, %rd293;
ld.shared.u8 %rs92, [%rd308];
add.s64 %rd309, %rd88, %rd297;
ld.shared.u8 %rs93, [%rd309];
st.shared.u8 [%rd308], %rs93;
st.shared.u8 [%rd309], %rs92;

BB0_61:
bar.sync 0;
ld.shared.u16 %rs94, [%rd20];
ld.shared.u16 %rs95, [%rd20+2];

	{ cvt.f32.f16 %f21, %rs94;}


	
	{ cvt.f32.f16 %f22, %rs95;}


	setp.leu.f32	%p47, %f21, %f22;
@%p47 bra BB0_63;

ld.shared.u8 %rs96, [%rd22];
mov.u32 %r865, 1;
setp.ne.s16	%p48, %rs96, 0;
@%p48 bra BB0_64;

BB0_63:
ld.shared.u8 %rs97, [%rd22+1];
setp.eq.s16	%p49, %rs97, 0;
selp.u32	%r865, 1, 0, %p49;

BB0_64:
bfe.u32 %r262, %r16, 3, 1;
setp.ne.s32	%p50, %r865, %r262;
@%p50 bra BB0_66;

ld.shared.u16 %rs98, [%rd20];
ld.shared.u16 %rs99, [%rd20+2];
st.shared.u16 [%rd20], %rs99;
st.shared.u16 [%rd20+2], %rs98;
mul.wide.u32 %rd323, %r18, 8;
add.s64 %rd325, %rd87, %rd323;
ld.shared.u64 %rd326, [%rd325];
ld.shared.u64 %rd327, [%rd325+8];
st.shared.u64 [%rd325], %rd327;
st.shared.u64 [%rd325+8], %rd326;
ld.shared.u8 %rs100, [%rd22];
ld.shared.u8 %rs101, [%rd22+1];
st.shared.u8 [%rd22], %rs101;
st.shared.u8 [%rd22+1], %rs100;

BB0_66:
bar.sync 0;
and.b32 %r264, %r16, 15;
sub.s32 %r265, %r18, %r264;
add.s32 %r266, %r265, 16;
mul.wide.u32 %rd330, %r266, 2;
add.s64 %rd332, %rd85, %rd330;
mul.wide.u32 %rd333, %r265, 2;
add.s64 %rd334, %rd85, %rd333;
ld.shared.u16 %rs102, [%rd334];
ld.shared.u16 %rs103, [%rd332];

	{ cvt.f32.f16 %f23, %rs102;}


	
	{ cvt.f32.f16 %f24, %rs103;}


	setp.leu.f32	%p51, %f23, %f24;
@%p51 bra BB0_68;

cvt.u64.u32	%rd335, %r265;
add.s64 %rd337, %rd88, %rd335;
ld.shared.u8 %rs104, [%rd337];
mov.u32 %r866, 1;
setp.ne.s16	%p52, %rs104, 0;
@%p52 bra BB0_69;

BB0_68:
cvt.u64.u32	%rd338, %r266;
add.s64 %rd340, %rd88, %rd338;
ld.shared.u8 %rs105, [%rd340];
setp.eq.s16	%p53, %rs105, 0;
selp.u32	%r866, 1, 0, %p53;

BB0_69:
bfe.u32 %r275, %r16, 4, 1;
setp.ne.s32	%p54, %r866, %r275;
@%p54 bra BB0_71;

mul.wide.u32 %rd341, %r265, 8;
add.s64 %rd343, %rd87, %rd341;
mul.wide.u32 %rd344, %r266, 8;
add.s64 %rd345, %rd87, %rd344;
cvt.u64.u32	%rd346, %r265;
ld.shared.u16 %rs106, [%rd334];
cvt.u64.u32	%rd350, %r266;
ld.shared.u16 %rs107, [%rd332];
st.shared.u16 [%rd334], %rs107;
st.shared.u16 [%rd332], %rs106;
ld.shared.u64 %rd353, [%rd343];
ld.shared.u64 %rd354, [%rd345];
st.shared.u64 [%rd343], %rd354;
st.shared.u64 [%rd345], %rd353;
add.s64 %rd356, %rd88, %rd346;
ld.shared.u8 %rs108, [%rd356];
add.s64 %rd357, %rd88, %rd350;
ld.shared.u8 %rs109, [%rd357];
st.shared.u8 [%rd356], %rs109;
st.shared.u8 [%rd357], %rs108;

BB0_71:
bar.sync 0;
ld.shared.u16 %rs110, [%rd230];
ld.shared.u16 %rs111, [%rd228];

	{ cvt.f32.f16 %f25, %rs110;}


	
	{ cvt.f32.f16 %f26, %rs111;}


	setp.leu.f32	%p55, %f25, %f26;
@%p55 bra BB0_73;

cvt.u64.u32	%rd363, %r207;
add.s64 %rd365, %rd88, %rd363;
ld.shared.u8 %rs112, [%rd365];
mov.u32 %r867, 1;
setp.ne.s16	%p56, %rs112, 0;
@%p56 bra BB0_74;

BB0_73:
cvt.u64.u32	%rd366, %r208;
add.s64 %rd368, %rd88, %rd366;
ld.shared.u8 %rs113, [%rd368];
setp.eq.s16	%p57, %rs113, 0;
selp.u32	%r867, 1, 0, %p57;

BB0_74:
bfe.u32 %r294, %r16, 4, 1;
setp.ne.s32	%p58, %r867, %r294;
@%p58 bra BB0_76;

cvt.u64.u32	%rd369, %r207;
ld.shared.u16 %rs114, [%rd230];
cvt.u64.u32	%rd373, %r208;
ld.shared.u16 %rs115, [%rd228];
st.shared.u16 [%rd230], %rs115;
st.shared.u16 [%rd228], %rs114;
mul.wide.u32 %rd376, %r207, 8;
add.s64 %rd378, %rd87, %rd376;
ld.shared.u64 %rd379, [%rd378];
mul.wide.u32 %rd380, %r208, 8;
add.s64 %rd381, %rd87, %rd380;
ld.shared.u64 %rd382, [%rd381];
st.shared.u64 [%rd378], %rd382;
st.shared.u64 [%rd381], %rd379;
add.s64 %rd384, %rd88, %rd369;
ld.shared.u8 %rs116, [%rd384];
add.s64 %rd385, %rd88, %rd373;
ld.shared.u8 %rs117, [%rd385];
st.shared.u8 [%rd384], %rs117;
st.shared.u8 [%rd385], %rs116;

BB0_76:
bar.sync 0;
ld.shared.u16 %rs118, [%rd154];
ld.shared.u16 %rs119, [%rd152];

	{ cvt.f32.f16 %f27, %rs118;}


	
	{ cvt.f32.f16 %f28, %rs119;}


	setp.leu.f32	%p59, %f27, %f28;
@%p59 bra BB0_78;

cvt.u64.u32	%rd391, %r166;
add.s64 %rd393, %rd88, %rd391;
ld.shared.u8 %rs120, [%rd393];
mov.u32 %r868, 1;
setp.ne.s16	%p60, %rs120, 0;
@%p60 bra BB0_79;

BB0_78:
cvt.u64.u32	%rd394, %r167;
add.s64 %rd396, %rd88, %rd394;
ld.shared.u8 %rs121, [%rd396];
setp.eq.s16	%p61, %rs121, 0;
selp.u32	%r868, 1, 0, %p61;

BB0_79:
bfe.u32 %r311, %r16, 4, 1;
setp.ne.s32	%p62, %r868, %r311;
@%p62 bra BB0_81;

cvt.u64.u32	%rd397, %r166;
ld.shared.u16 %rs122, [%rd154];
cvt.u64.u32	%rd401, %r167;
ld.shared.u16 %rs123, [%rd152];
st.shared.u16 [%rd154], %rs123;
st.shared.u16 [%rd152], %rs122;
mul.wide.u32 %rd404, %r166, 8;
add.s64 %rd406, %rd87, %rd404;
ld.shared.u64 %rd407, [%rd406];
mul.wide.u32 %rd408, %r167, 8;
add.s64 %rd409, %rd87, %rd408;
ld.shared.u64 %rd410, [%rd409];
st.shared.u64 [%rd406], %rd410;
st.shared.u64 [%rd409], %rd407;
add.s64 %rd412, %rd88, %rd397;
ld.shared.u8 %rs124, [%rd412];
add.s64 %rd413, %rd88, %rd401;
ld.shared.u8 %rs125, [%rd413];
st.shared.u8 [%rd412], %rs125;
st.shared.u8 [%rd413], %rs124;

BB0_81:
bar.sync 0;
ld.shared.u16 %rs126, [%rd106];
ld.shared.u16 %rs127, [%rd104];

	{ cvt.f32.f16 %f29, %rs126;}


	
	{ cvt.f32.f16 %f30, %rs127;}


	setp.leu.f32	%p63, %f29, %f30;
@%p63 bra BB0_83;

cvt.u64.u32	%rd419, %r142;
add.s64 %rd421, %rd88, %rd419;
ld.shared.u8 %rs128, [%rd421];
mov.u32 %r869, 1;
setp.ne.s16	%p64, %rs128, 0;
@%p64 bra BB0_84;

BB0_83:
cvt.u64.u32	%rd422, %r143;
add.s64 %rd424, %rd88, %rd422;
ld.shared.u8 %rs129, [%rd424];
setp.eq.s16	%p65, %rs129, 0;
selp.u32	%r869, 1, 0, %p65;

BB0_84:
bfe.u32 %r328, %r16, 4, 1;
setp.ne.s32	%p66, %r869, %r328;
@%p66 bra BB0_86;

cvt.u64.u32	%rd425, %r142;
ld.shared.u16 %rs130, [%rd106];
cvt.u64.u32	%rd429, %r143;
ld.shared.u16 %rs131, [%rd104];
st.shared.u16 [%rd106], %rs131;
st.shared.u16 [%rd104], %rs130;
mul.wide.u32 %rd432, %r142, 8;
add.s64 %rd434, %rd87, %rd432;
ld.shared.u64 %rd435, [%rd434];
mul.wide.u32 %rd436, %r143, 8;
add.s64 %rd437, %rd87, %rd436;
ld.shared.u64 %rd438, [%rd437];
st.shared.u64 [%rd434], %rd438;
st.shared.u64 [%rd437], %rd435;
add.s64 %rd440, %rd88, %rd425;
ld.shared.u8 %rs132, [%rd440];
add.s64 %rd441, %rd88, %rd429;
ld.shared.u8 %rs133, [%rd441];
st.shared.u8 [%rd440], %rs133;
st.shared.u8 [%rd441], %rs132;

BB0_86:
bar.sync 0;
ld.shared.u16 %rs134, [%rd20];
ld.shared.u16 %rs135, [%rd20+2];

	{ cvt.f32.f16 %f31, %rs134;}


	
	{ cvt.f32.f16 %f32, %rs135;}


	setp.leu.f32	%p67, %f31, %f32;
@%p67 bra BB0_88;

ld.shared.u8 %rs136, [%rd22];
mov.u32 %r870, 1;
setp.ne.s16	%p68, %rs136, 0;
@%p68 bra BB0_89;

BB0_88:
ld.shared.u8 %rs137, [%rd22+1];
setp.eq.s16	%p69, %rs137, 0;
selp.u32	%r870, 1, 0, %p69;

BB0_89:
bfe.u32 %r337, %r16, 4, 1;
setp.ne.s32	%p70, %r870, %r337;
@%p70 bra BB0_91;

ld.shared.u16 %rs138, [%rd20];
ld.shared.u16 %rs139, [%rd20+2];
st.shared.u16 [%rd20], %rs139;
st.shared.u16 [%rd20+2], %rs138;
mul.wide.u32 %rd455, %r18, 8;
add.s64 %rd457, %rd87, %rd455;
ld.shared.u64 %rd458, [%rd457];
ld.shared.u64 %rd459, [%rd457+8];
st.shared.u64 [%rd457], %rd459;
st.shared.u64 [%rd457+8], %rd458;
ld.shared.u8 %rs140, [%rd22];
ld.shared.u8 %rs141, [%rd22+1];
st.shared.u8 [%rd22], %rs141;
st.shared.u8 [%rd22+1], %rs140;

BB0_91:
bar.sync 0;
and.b32 %r339, %r16, 31;
sub.s32 %r340, %r18, %r339;
add.s32 %r341, %r340, 32;
mul.wide.u32 %rd462, %r341, 2;
add.s64 %rd464, %rd85, %rd462;
mul.wide.u32 %rd465, %r340, 2;
add.s64 %rd466, %rd85, %rd465;
ld.shared.u16 %rs142, [%rd466];
ld.shared.u16 %rs143, [%rd464];

	{ cvt.f32.f16 %f33, %rs142;}


	
	{ cvt.f32.f16 %f34, %rs143;}


	setp.leu.f32	%p71, %f33, %f34;
@%p71 bra BB0_93;

cvt.u64.u32	%rd467, %r340;
add.s64 %rd469, %rd88, %rd467;
ld.shared.u8 %rs144, [%rd469];
mov.u32 %r871, 1;
setp.ne.s16	%p72, %rs144, 0;
@%p72 bra BB0_94;

BB0_93:
cvt.u64.u32	%rd470, %r341;
add.s64 %rd472, %rd88, %rd470;
ld.shared.u8 %rs145, [%rd472];
setp.eq.s16	%p73, %rs145, 0;
selp.u32	%r871, 1, 0, %p73;

BB0_94:
bfe.u32 %r350, %r16, 5, 1;
setp.ne.s32	%p74, %r871, %r350;
@%p74 bra BB0_96;

mul.wide.u32 %rd473, %r340, 8;
add.s64 %rd475, %rd87, %rd473;
mul.wide.u32 %rd476, %r341, 8;
add.s64 %rd477, %rd87, %rd476;
cvt.u64.u32	%rd478, %r340;
ld.shared.u16 %rs146, [%rd466];
cvt.u64.u32	%rd482, %r341;
ld.shared.u16 %rs147, [%rd464];
st.shared.u16 [%rd466], %rs147;
st.shared.u16 [%rd464], %rs146;
ld.shared.u64 %rd485, [%rd475];
ld.shared.u64 %rd486, [%rd477];
st.shared.u64 [%rd475], %rd486;
st.shared.u64 [%rd477], %rd485;
add.s64 %rd488, %rd88, %rd478;
ld.shared.u8 %rs148, [%rd488];
add.s64 %rd489, %rd88, %rd482;
ld.shared.u8 %rs149, [%rd489];
st.shared.u8 [%rd488], %rs149;
st.shared.u8 [%rd489], %rs148;

BB0_96:
bar.sync 0;
ld.shared.u16 %rs150, [%rd334];
ld.shared.u16 %rs151, [%rd332];

	{ cvt.f32.f16 %f35, %rs150;}


	
	{ cvt.f32.f16 %f36, %rs151;}


	setp.leu.f32	%p75, %f35, %f36;
@%p75 bra BB0_98;

cvt.u64.u32	%rd495, %r265;
add.s64 %rd497, %rd88, %rd495;
ld.shared.u8 %rs152, [%rd497];
mov.u32 %r872, 1;
setp.ne.s16	%p76, %rs152, 0;
@%p76 bra BB0_99;

BB0_98:
cvt.u64.u32	%rd498, %r266;
add.s64 %rd500, %rd88, %rd498;
ld.shared.u8 %rs153, [%rd500];
setp.eq.s16	%p77, %rs153, 0;
selp.u32	%r872, 1, 0, %p77;

BB0_99:
bfe.u32 %r369, %r16, 5, 1;
setp.ne.s32	%p78, %r872, %r369;
@%p78 bra BB0_101;

cvt.u64.u32	%rd501, %r265;
ld.shared.u16 %rs154, [%rd334];
cvt.u64.u32	%rd505, %r266;
ld.shared.u16 %rs155, [%rd332];
st.shared.u16 [%rd334], %rs155;
st.shared.u16 [%rd332], %rs154;
mul.wide.u32 %rd508, %r265, 8;
add.s64 %rd510, %rd87, %rd508;
ld.shared.u64 %rd511, [%rd510];
mul.wide.u32 %rd512, %r266, 8;
add.s64 %rd513, %rd87, %rd512;
ld.shared.u64 %rd514, [%rd513];
st.shared.u64 [%rd510], %rd514;
st.shared.u64 [%rd513], %rd511;
add.s64 %rd516, %rd88, %rd501;
ld.shared.u8 %rs156, [%rd516];
add.s64 %rd517, %rd88, %rd505;
ld.shared.u8 %rs157, [%rd517];
st.shared.u8 [%rd516], %rs157;
st.shared.u8 [%rd517], %rs156;

BB0_101:
bar.sync 0;
ld.shared.u16 %rs158, [%rd230];
ld.shared.u16 %rs159, [%rd228];

	{ cvt.f32.f16 %f37, %rs158;}


	
	{ cvt.f32.f16 %f38, %rs159;}


	setp.leu.f32	%p79, %f37, %f38;
@%p79 bra BB0_103;

cvt.u64.u32	%rd523, %r207;
add.s64 %rd525, %rd88, %rd523;
ld.shared.u8 %rs160, [%rd525];
mov.u32 %r873, 1;
setp.ne.s16	%p80, %rs160, 0;
@%p80 bra BB0_104;

BB0_103:
cvt.u64.u32	%rd526, %r208;
add.s64 %rd528, %rd88, %rd526;
ld.shared.u8 %rs161, [%rd528];
setp.eq.s16	%p81, %rs161, 0;
selp.u32	%r873, 1, 0, %p81;

BB0_104:
bfe.u32 %r386, %r16, 5, 1;
setp.ne.s32	%p82, %r873, %r386;
@%p82 bra BB0_106;

cvt.u64.u32	%rd529, %r207;
ld.shared.u16 %rs162, [%rd230];
cvt.u64.u32	%rd533, %r208;
ld.shared.u16 %rs163, [%rd228];
st.shared.u16 [%rd230], %rs163;
st.shared.u16 [%rd228], %rs162;
mul.wide.u32 %rd536, %r207, 8;
add.s64 %rd538, %rd87, %rd536;
ld.shared.u64 %rd539, [%rd538];
mul.wide.u32 %rd540, %r208, 8;
add.s64 %rd541, %rd87, %rd540;
ld.shared.u64 %rd542, [%rd541];
st.shared.u64 [%rd538], %rd542;
st.shared.u64 [%rd541], %rd539;
add.s64 %rd544, %rd88, %rd529;
ld.shared.u8 %rs164, [%rd544];
add.s64 %rd545, %rd88, %rd533;
ld.shared.u8 %rs165, [%rd545];
st.shared.u8 [%rd544], %rs165;
st.shared.u8 [%rd545], %rs164;

BB0_106:
bar.sync 0;
ld.shared.u16 %rs166, [%rd154];
ld.shared.u16 %rs167, [%rd152];

	{ cvt.f32.f16 %f39, %rs166;}


	
	{ cvt.f32.f16 %f40, %rs167;}


	setp.leu.f32	%p83, %f39, %f40;
@%p83 bra BB0_108;

cvt.u64.u32	%rd551, %r166;
add.s64 %rd553, %rd88, %rd551;
ld.shared.u8 %rs168, [%rd553];
mov.u32 %r874, 1;
setp.ne.s16	%p84, %rs168, 0;
@%p84 bra BB0_109;

BB0_108:
cvt.u64.u32	%rd554, %r167;
add.s64 %rd556, %rd88, %rd554;
ld.shared.u8 %rs169, [%rd556];
setp.eq.s16	%p85, %rs169, 0;
selp.u32	%r874, 1, 0, %p85;

BB0_109:
bfe.u32 %r403, %r16, 5, 1;
setp.ne.s32	%p86, %r874, %r403;
@%p86 bra BB0_111;

cvt.u64.u32	%rd557, %r166;
ld.shared.u16 %rs170, [%rd154];
cvt.u64.u32	%rd561, %r167;
ld.shared.u16 %rs171, [%rd152];
st.shared.u16 [%rd154], %rs171;
st.shared.u16 [%rd152], %rs170;
mul.wide.u32 %rd564, %r166, 8;
add.s64 %rd566, %rd87, %rd564;
ld.shared.u64 %rd567, [%rd566];
mul.wide.u32 %rd568, %r167, 8;
add.s64 %rd569, %rd87, %rd568;
ld.shared.u64 %rd570, [%rd569];
st.shared.u64 [%rd566], %rd570;
st.shared.u64 [%rd569], %rd567;
add.s64 %rd572, %rd88, %rd557;
ld.shared.u8 %rs172, [%rd572];
add.s64 %rd573, %rd88, %rd561;
ld.shared.u8 %rs173, [%rd573];
st.shared.u8 [%rd572], %rs173;
st.shared.u8 [%rd573], %rs172;

BB0_111:
bar.sync 0;
ld.shared.u16 %rs174, [%rd106];
ld.shared.u16 %rs175, [%rd104];

	{ cvt.f32.f16 %f41, %rs174;}


	
	{ cvt.f32.f16 %f42, %rs175;}


	setp.leu.f32	%p87, %f41, %f42;
@%p87 bra BB0_113;

cvt.u64.u32	%rd579, %r142;
add.s64 %rd581, %rd88, %rd579;
ld.shared.u8 %rs176, [%rd581];
mov.u32 %r875, 1;
setp.ne.s16	%p88, %rs176, 0;
@%p88 bra BB0_114;

BB0_113:
cvt.u64.u32	%rd582, %r143;
add.s64 %rd584, %rd88, %rd582;
ld.shared.u8 %rs177, [%rd584];
setp.eq.s16	%p89, %rs177, 0;
selp.u32	%r875, 1, 0, %p89;

BB0_114:
bfe.u32 %r420, %r16, 5, 1;
setp.ne.s32	%p90, %r875, %r420;
@%p90 bra BB0_116;

cvt.u64.u32	%rd585, %r142;
ld.shared.u16 %rs178, [%rd106];
cvt.u64.u32	%rd589, %r143;
ld.shared.u16 %rs179, [%rd104];
st.shared.u16 [%rd106], %rs179;
st.shared.u16 [%rd104], %rs178;
mul.wide.u32 %rd592, %r142, 8;
add.s64 %rd594, %rd87, %rd592;
ld.shared.u64 %rd595, [%rd594];
mul.wide.u32 %rd596, %r143, 8;
add.s64 %rd597, %rd87, %rd596;
ld.shared.u64 %rd598, [%rd597];
st.shared.u64 [%rd594], %rd598;
st.shared.u64 [%rd597], %rd595;
add.s64 %rd600, %rd88, %rd585;
ld.shared.u8 %rs180, [%rd600];
add.s64 %rd601, %rd88, %rd589;
ld.shared.u8 %rs181, [%rd601];
st.shared.u8 [%rd600], %rs181;
st.shared.u8 [%rd601], %rs180;

BB0_116:
bar.sync 0;
ld.shared.u16 %rs182, [%rd20];
ld.shared.u16 %rs183, [%rd20+2];

	{ cvt.f32.f16 %f43, %rs182;}


	
	{ cvt.f32.f16 %f44, %rs183;}


	setp.leu.f32	%p91, %f43, %f44;
@%p91 bra BB0_118;

ld.shared.u8 %rs184, [%rd22];
mov.u32 %r876, 1;
setp.ne.s16	%p92, %rs184, 0;
@%p92 bra BB0_119;

BB0_118:
ld.shared.u8 %rs185, [%rd22+1];
setp.eq.s16	%p93, %rs185, 0;
selp.u32	%r876, 1, 0, %p93;

BB0_119:
bfe.u32 %r429, %r16, 5, 1;
setp.ne.s32	%p94, %r876, %r429;
@%p94 bra BB0_121;

ld.shared.u16 %rs186, [%rd20];
ld.shared.u16 %rs187, [%rd20+2];
st.shared.u16 [%rd20], %rs187;
st.shared.u16 [%rd20+2], %rs186;
mul.wide.u32 %rd615, %r18, 8;
add.s64 %rd617, %rd87, %rd615;
ld.shared.u64 %rd618, [%rd617];
ld.shared.u64 %rd619, [%rd617+8];
st.shared.u64 [%rd617], %rd619;
st.shared.u64 [%rd617+8], %rd618;
ld.shared.u8 %rs188, [%rd22];
ld.shared.u8 %rs189, [%rd22+1];
st.shared.u8 [%rd22], %rs189;
st.shared.u8 [%rd22+1], %rs188;

BB0_121:
bar.sync 0;
and.b32 %r431, %r16, 63;
sub.s32 %r432, %r18, %r431;
add.s32 %r433, %r432, 64;
mul.wide.u32 %rd622, %r433, 2;
add.s64 %rd624, %rd85, %rd622;
mul.wide.u32 %rd625, %r432, 2;
add.s64 %rd626, %rd85, %rd625;
ld.shared.u16 %rs190, [%rd626];
ld.shared.u16 %rs191, [%rd624];

	{ cvt.f32.f16 %f45, %rs190;}


	
	{ cvt.f32.f16 %f46, %rs191;}


	setp.leu.f32	%p95, %f45, %f46;
@%p95 bra BB0_123;

cvt.u64.u32	%rd627, %r432;
add.s64 %rd629, %rd88, %rd627;
ld.shared.u8 %rs192, [%rd629];
mov.u32 %r877, 1;
setp.ne.s16	%p96, %rs192, 0;
@%p96 bra BB0_124;

BB0_123:
cvt.u64.u32	%rd630, %r433;
add.s64 %rd632, %rd88, %rd630;
ld.shared.u8 %rs193, [%rd632];
setp.eq.s16	%p97, %rs193, 0;
selp.u32	%r877, 1, 0, %p97;

BB0_124:
bfe.u32 %r442, %r16, 6, 1;
setp.ne.s32	%p98, %r877, %r442;
@%p98 bra BB0_126;

mul.wide.u32 %rd633, %r432, 8;
add.s64 %rd635, %rd87, %rd633;
mul.wide.u32 %rd636, %r433, 8;
add.s64 %rd637, %rd87, %rd636;
cvt.u64.u32	%rd638, %r432;
ld.shared.u16 %rs194, [%rd626];
cvt.u64.u32	%rd642, %r433;
ld.shared.u16 %rs195, [%rd624];
st.shared.u16 [%rd626], %rs195;
st.shared.u16 [%rd624], %rs194;
ld.shared.u64 %rd645, [%rd635];
ld.shared.u64 %rd646, [%rd637];
st.shared.u64 [%rd635], %rd646;
st.shared.u64 [%rd637], %rd645;
add.s64 %rd648, %rd88, %rd638;
ld.shared.u8 %rs196, [%rd648];
add.s64 %rd649, %rd88, %rd642;
ld.shared.u8 %rs197, [%rd649];
st.shared.u8 [%rd648], %rs197;
st.shared.u8 [%rd649], %rs196;

BB0_126:
bar.sync 0;
ld.shared.u16 %rs198, [%rd466];
ld.shared.u16 %rs199, [%rd464];

	{ cvt.f32.f16 %f47, %rs198;}


	
	{ cvt.f32.f16 %f48, %rs199;}


	setp.leu.f32	%p99, %f47, %f48;
@%p99 bra BB0_128;

cvt.u64.u32	%rd655, %r340;
add.s64 %rd657, %rd88, %rd655;
ld.shared.u8 %rs200, [%rd657];
mov.u32 %r878, 1;
setp.ne.s16	%p100, %rs200, 0;
@%p100 bra BB0_129;

BB0_128:
cvt.u64.u32	%rd658, %r341;
add.s64 %rd660, %rd88, %rd658;
ld.shared.u8 %rs201, [%rd660];
setp.eq.s16	%p101, %rs201, 0;
selp.u32	%r878, 1, 0, %p101;

BB0_129:
bfe.u32 %r461, %r16, 6, 1;
setp.ne.s32	%p102, %r878, %r461;
@%p102 bra BB0_131;

cvt.u64.u32	%rd661, %r340;
ld.shared.u16 %rs202, [%rd466];
cvt.u64.u32	%rd665, %r341;
ld.shared.u16 %rs203, [%rd464];
st.shared.u16 [%rd466], %rs203;
st.shared.u16 [%rd464], %rs202;
mul.wide.u32 %rd668, %r340, 8;
add.s64 %rd670, %rd87, %rd668;
ld.shared.u64 %rd671, [%rd670];
mul.wide.u32 %rd672, %r341, 8;
add.s64 %rd673, %rd87, %rd672;
ld.shared.u64 %rd674, [%rd673];
st.shared.u64 [%rd670], %rd674;
st.shared.u64 [%rd673], %rd671;
add.s64 %rd676, %rd88, %rd661;
ld.shared.u8 %rs204, [%rd676];
add.s64 %rd677, %rd88, %rd665;
ld.shared.u8 %rs205, [%rd677];
st.shared.u8 [%rd676], %rs205;
st.shared.u8 [%rd677], %rs204;

BB0_131:
bar.sync 0;
ld.shared.u16 %rs206, [%rd334];
ld.shared.u16 %rs207, [%rd332];

	{ cvt.f32.f16 %f49, %rs206;}


	
	{ cvt.f32.f16 %f50, %rs207;}


	setp.leu.f32	%p103, %f49, %f50;
@%p103 bra BB0_133;

cvt.u64.u32	%rd683, %r265;
add.s64 %rd685, %rd88, %rd683;
ld.shared.u8 %rs208, [%rd685];
mov.u32 %r879, 1;
setp.ne.s16	%p104, %rs208, 0;
@%p104 bra BB0_134;

BB0_133:
cvt.u64.u32	%rd686, %r266;
add.s64 %rd688, %rd88, %rd686;
ld.shared.u8 %rs209, [%rd688];
setp.eq.s16	%p105, %rs209, 0;
selp.u32	%r879, 1, 0, %p105;

BB0_134:
bfe.u32 %r478, %r16, 6, 1;
setp.ne.s32	%p106, %r879, %r478;
@%p106 bra BB0_136;

cvt.u64.u32	%rd689, %r265;
ld.shared.u16 %rs210, [%rd334];
cvt.u64.u32	%rd693, %r266;
ld.shared.u16 %rs211, [%rd332];
st.shared.u16 [%rd334], %rs211;
st.shared.u16 [%rd332], %rs210;
mul.wide.u32 %rd696, %r265, 8;
add.s64 %rd698, %rd87, %rd696;
ld.shared.u64 %rd699, [%rd698];
mul.wide.u32 %rd700, %r266, 8;
add.s64 %rd701, %rd87, %rd700;
ld.shared.u64 %rd702, [%rd701];
st.shared.u64 [%rd698], %rd702;
st.shared.u64 [%rd701], %rd699;
add.s64 %rd704, %rd88, %rd689;
ld.shared.u8 %rs212, [%rd704];
add.s64 %rd705, %rd88, %rd693;
ld.shared.u8 %rs213, [%rd705];
st.shared.u8 [%rd704], %rs213;
st.shared.u8 [%rd705], %rs212;

BB0_136:
bar.sync 0;
ld.shared.u16 %rs214, [%rd230];
ld.shared.u16 %rs215, [%rd228];

	{ cvt.f32.f16 %f51, %rs214;}


	
	{ cvt.f32.f16 %f52, %rs215;}


	setp.leu.f32	%p107, %f51, %f52;
@%p107 bra BB0_138;

cvt.u64.u32	%rd711, %r207;
add.s64 %rd713, %rd88, %rd711;
ld.shared.u8 %rs216, [%rd713];
mov.u32 %r880, 1;
setp.ne.s16	%p108, %rs216, 0;
@%p108 bra BB0_139;

BB0_138:
cvt.u64.u32	%rd714, %r208;
add.s64 %rd716, %rd88, %rd714;
ld.shared.u8 %rs217, [%rd716];
setp.eq.s16	%p109, %rs217, 0;
selp.u32	%r880, 1, 0, %p109;

BB0_139:
bfe.u32 %r495, %r16, 6, 1;
setp.ne.s32	%p110, %r880, %r495;
@%p110 bra BB0_141;

cvt.u64.u32	%rd717, %r207;
ld.shared.u16 %rs218, [%rd230];
cvt.u64.u32	%rd721, %r208;
ld.shared.u16 %rs219, [%rd228];
st.shared.u16 [%rd230], %rs219;
st.shared.u16 [%rd228], %rs218;
mul.wide.u32 %rd724, %r207, 8;
add.s64 %rd726, %rd87, %rd724;
ld.shared.u64 %rd727, [%rd726];
mul.wide.u32 %rd728, %r208, 8;
add.s64 %rd729, %rd87, %rd728;
ld.shared.u64 %rd730, [%rd729];
st.shared.u64 [%rd726], %rd730;
st.shared.u64 [%rd729], %rd727;
add.s64 %rd732, %rd88, %rd717;
ld.shared.u8 %rs220, [%rd732];
add.s64 %rd733, %rd88, %rd721;
ld.shared.u8 %rs221, [%rd733];
st.shared.u8 [%rd732], %rs221;
st.shared.u8 [%rd733], %rs220;

BB0_141:
bar.sync 0;
ld.shared.u16 %rs222, [%rd154];
ld.shared.u16 %rs223, [%rd152];

	{ cvt.f32.f16 %f53, %rs222;}


	
	{ cvt.f32.f16 %f54, %rs223;}


	setp.leu.f32	%p111, %f53, %f54;
@%p111 bra BB0_143;

cvt.u64.u32	%rd739, %r166;
add.s64 %rd741, %rd88, %rd739;
ld.shared.u8 %rs224, [%rd741];
mov.u32 %r881, 1;
setp.ne.s16	%p112, %rs224, 0;
@%p112 bra BB0_144;

BB0_143:
cvt.u64.u32	%rd742, %r167;
add.s64 %rd744, %rd88, %rd742;
ld.shared.u8 %rs225, [%rd744];
setp.eq.s16	%p113, %rs225, 0;
selp.u32	%r881, 1, 0, %p113;

BB0_144:
bfe.u32 %r512, %r16, 6, 1;
setp.ne.s32	%p114, %r881, %r512;
@%p114 bra BB0_146;

cvt.u64.u32	%rd745, %r166;
ld.shared.u16 %rs226, [%rd154];
cvt.u64.u32	%rd749, %r167;
ld.shared.u16 %rs227, [%rd152];
st.shared.u16 [%rd154], %rs227;
st.shared.u16 [%rd152], %rs226;
mul.wide.u32 %rd752, %r166, 8;
add.s64 %rd754, %rd87, %rd752;
ld.shared.u64 %rd755, [%rd754];
mul.wide.u32 %rd756, %r167, 8;
add.s64 %rd757, %rd87, %rd756;
ld.shared.u64 %rd758, [%rd757];
st.shared.u64 [%rd754], %rd758;
st.shared.u64 [%rd757], %rd755;
add.s64 %rd760, %rd88, %rd745;
ld.shared.u8 %rs228, [%rd760];
add.s64 %rd761, %rd88, %rd749;
ld.shared.u8 %rs229, [%rd761];
st.shared.u8 [%rd760], %rs229;
st.shared.u8 [%rd761], %rs228;

BB0_146:
bar.sync 0;
ld.shared.u16 %rs230, [%rd106];
ld.shared.u16 %rs231, [%rd104];

	{ cvt.f32.f16 %f55, %rs230;}


	
	{ cvt.f32.f16 %f56, %rs231;}


	setp.leu.f32	%p115, %f55, %f56;
@%p115 bra BB0_148;

cvt.u64.u32	%rd767, %r142;
add.s64 %rd769, %rd88, %rd767;
ld.shared.u8 %rs232, [%rd769];
mov.u32 %r882, 1;
setp.ne.s16	%p116, %rs232, 0;
@%p116 bra BB0_149;

BB0_148:
cvt.u64.u32	%rd770, %r143;
add.s64 %rd772, %rd88, %rd770;
ld.shared.u8 %rs233, [%rd772];
setp.eq.s16	%p117, %rs233, 0;
selp.u32	%r882, 1, 0, %p117;

BB0_149:
bfe.u32 %r529, %r16, 6, 1;
setp.ne.s32	%p118, %r882, %r529;
@%p118 bra BB0_151;

cvt.u64.u32	%rd773, %r142;
ld.shared.u16 %rs234, [%rd106];
cvt.u64.u32	%rd777, %r143;
ld.shared.u16 %rs235, [%rd104];
st.shared.u16 [%rd106], %rs235;
st.shared.u16 [%rd104], %rs234;
mul.wide.u32 %rd780, %r142, 8;
add.s64 %rd782, %rd87, %rd780;
ld.shared.u64 %rd783, [%rd782];
mul.wide.u32 %rd784, %r143, 8;
add.s64 %rd785, %rd87, %rd784;
ld.shared.u64 %rd786, [%rd785];
st.shared.u64 [%rd782], %rd786;
st.shared.u64 [%rd785], %rd783;
add.s64 %rd788, %rd88, %rd773;
ld.shared.u8 %rs236, [%rd788];
add.s64 %rd789, %rd88, %rd777;
ld.shared.u8 %rs237, [%rd789];
st.shared.u8 [%rd788], %rs237;
st.shared.u8 [%rd789], %rs236;

BB0_151:
bar.sync 0;
ld.shared.u16 %rs238, [%rd20];
ld.shared.u16 %rs239, [%rd20+2];

	{ cvt.f32.f16 %f57, %rs238;}


	
	{ cvt.f32.f16 %f58, %rs239;}


	setp.leu.f32	%p119, %f57, %f58;
@%p119 bra BB0_153;

ld.shared.u8 %rs240, [%rd22];
mov.u32 %r883, 1;
setp.ne.s16	%p120, %rs240, 0;
@%p120 bra BB0_154;

BB0_153:
ld.shared.u8 %rs241, [%rd22+1];
setp.eq.s16	%p121, %rs241, 0;
selp.u32	%r883, 1, 0, %p121;

BB0_154:
bfe.u32 %r538, %r16, 6, 1;
setp.ne.s32	%p122, %r883, %r538;
@%p122 bra BB0_156;

ld.shared.u16 %rs242, [%rd20];
ld.shared.u16 %rs243, [%rd20+2];
st.shared.u16 [%rd20], %rs243;
st.shared.u16 [%rd20+2], %rs242;
mul.wide.u32 %rd803, %r18, 8;
add.s64 %rd805, %rd87, %rd803;
ld.shared.u64 %rd806, [%rd805];
ld.shared.u64 %rd807, [%rd805+8];
st.shared.u64 [%rd805], %rd807;
st.shared.u64 [%rd805+8], %rd806;
ld.shared.u8 %rs244, [%rd22];
ld.shared.u8 %rs245, [%rd22+1];
st.shared.u8 [%rd22], %rs245;
st.shared.u8 [%rd22+1], %rs244;

BB0_156:
bar.sync 0;
and.b32 %r540, %r16, 127;
sub.s32 %r541, %r18, %r540;
add.s32 %r542, %r541, 128;
mul.wide.u32 %rd810, %r542, 2;
add.s64 %rd812, %rd85, %rd810;
mul.wide.u32 %rd813, %r541, 2;
add.s64 %rd814, %rd85, %rd813;
ld.shared.u16 %rs246, [%rd814];
ld.shared.u16 %rs247, [%rd812];

	{ cvt.f32.f16 %f59, %rs246;}


	
	{ cvt.f32.f16 %f60, %rs247;}


	setp.leu.f32	%p123, %f59, %f60;
@%p123 bra BB0_158;

cvt.u64.u32	%rd815, %r541;
add.s64 %rd817, %rd88, %rd815;
ld.shared.u8 %rs248, [%rd817];
mov.u32 %r884, 1;
setp.ne.s16	%p124, %rs248, 0;
@%p124 bra BB0_159;

BB0_158:
cvt.u64.u32	%rd818, %r542;
add.s64 %rd820, %rd88, %rd818;
ld.shared.u8 %rs249, [%rd820];
setp.eq.s16	%p125, %rs249, 0;
selp.u32	%r884, 1, 0, %p125;

BB0_159:
bfe.u32 %r551, %r16, 7, 1;
setp.ne.s32	%p126, %r884, %r551;
@%p126 bra BB0_161;

mul.wide.u32 %rd821, %r541, 8;
add.s64 %rd823, %rd87, %rd821;
mul.wide.u32 %rd824, %r542, 8;
add.s64 %rd825, %rd87, %rd824;
cvt.u64.u32	%rd826, %r541;
ld.shared.u16 %rs250, [%rd814];
cvt.u64.u32	%rd830, %r542;
ld.shared.u16 %rs251, [%rd812];
st.shared.u16 [%rd814], %rs251;
st.shared.u16 [%rd812], %rs250;
ld.shared.u64 %rd833, [%rd823];
ld.shared.u64 %rd834, [%rd825];
st.shared.u64 [%rd823], %rd834;
st.shared.u64 [%rd825], %rd833;
add.s64 %rd836, %rd88, %rd826;
ld.shared.u8 %rs252, [%rd836];
add.s64 %rd837, %rd88, %rd830;
ld.shared.u8 %rs253, [%rd837];
st.shared.u8 [%rd836], %rs253;
st.shared.u8 [%rd837], %rs252;

BB0_161:
bar.sync 0;
ld.shared.u16 %rs254, [%rd626];
ld.shared.u16 %rs255, [%rd624];

	{ cvt.f32.f16 %f61, %rs254;}


	
	{ cvt.f32.f16 %f62, %rs255;}


	setp.leu.f32	%p127, %f61, %f62;
@%p127 bra BB0_163;

cvt.u64.u32	%rd843, %r432;
add.s64 %rd845, %rd88, %rd843;
ld.shared.u8 %rs256, [%rd845];
mov.u32 %r885, 1;
setp.ne.s16	%p128, %rs256, 0;
@%p128 bra BB0_164;

BB0_163:
cvt.u64.u32	%rd846, %r433;
add.s64 %rd848, %rd88, %rd846;
ld.shared.u8 %rs257, [%rd848];
setp.eq.s16	%p129, %rs257, 0;
selp.u32	%r885, 1, 0, %p129;

BB0_164:
bfe.u32 %r570, %r16, 7, 1;
setp.ne.s32	%p130, %r885, %r570;
@%p130 bra BB0_166;

cvt.u64.u32	%rd849, %r432;
ld.shared.u16 %rs258, [%rd626];
cvt.u64.u32	%rd853, %r433;
ld.shared.u16 %rs259, [%rd624];
st.shared.u16 [%rd626], %rs259;
st.shared.u16 [%rd624], %rs258;
mul.wide.u32 %rd856, %r432, 8;
add.s64 %rd858, %rd87, %rd856;
ld.shared.u64 %rd859, [%rd858];
mul.wide.u32 %rd860, %r433, 8;
add.s64 %rd861, %rd87, %rd860;
ld.shared.u64 %rd862, [%rd861];
st.shared.u64 [%rd858], %rd862;
st.shared.u64 [%rd861], %rd859;
add.s64 %rd864, %rd88, %rd849;
ld.shared.u8 %rs260, [%rd864];
add.s64 %rd865, %rd88, %rd853;
ld.shared.u8 %rs261, [%rd865];
st.shared.u8 [%rd864], %rs261;
st.shared.u8 [%rd865], %rs260;

BB0_166:
bar.sync 0;
ld.shared.u16 %rs262, [%rd466];
ld.shared.u16 %rs263, [%rd464];

	{ cvt.f32.f16 %f63, %rs262;}


	
	{ cvt.f32.f16 %f64, %rs263;}


	setp.leu.f32	%p131, %f63, %f64;
@%p131 bra BB0_168;

cvt.u64.u32	%rd871, %r340;
add.s64 %rd873, %rd88, %rd871;
ld.shared.u8 %rs264, [%rd873];
mov.u32 %r886, 1;
setp.ne.s16	%p132, %rs264, 0;
@%p132 bra BB0_169;

BB0_168:
cvt.u64.u32	%rd874, %r341;
add.s64 %rd876, %rd88, %rd874;
ld.shared.u8 %rs265, [%rd876];
setp.eq.s16	%p133, %rs265, 0;
selp.u32	%r886, 1, 0, %p133;

BB0_169:
bfe.u32 %r587, %r16, 7, 1;
setp.ne.s32	%p134, %r886, %r587;
@%p134 bra BB0_171;

cvt.u64.u32	%rd877, %r340;
ld.shared.u16 %rs266, [%rd466];
cvt.u64.u32	%rd881, %r341;
ld.shared.u16 %rs267, [%rd464];
st.shared.u16 [%rd466], %rs267;
st.shared.u16 [%rd464], %rs266;
mul.wide.u32 %rd884, %r340, 8;
add.s64 %rd886, %rd87, %rd884;
ld.shared.u64 %rd887, [%rd886];
mul.wide.u32 %rd888, %r341, 8;
add.s64 %rd889, %rd87, %rd888;
ld.shared.u64 %rd890, [%rd889];
st.shared.u64 [%rd886], %rd890;
st.shared.u64 [%rd889], %rd887;
add.s64 %rd892, %rd88, %rd877;
ld.shared.u8 %rs268, [%rd892];
add.s64 %rd893, %rd88, %rd881;
ld.shared.u8 %rs269, [%rd893];
st.shared.u8 [%rd892], %rs269;
st.shared.u8 [%rd893], %rs268;

BB0_171:
bar.sync 0;
ld.shared.u16 %rs270, [%rd334];
ld.shared.u16 %rs271, [%rd332];

	{ cvt.f32.f16 %f65, %rs270;}


	
	{ cvt.f32.f16 %f66, %rs271;}


	setp.leu.f32	%p135, %f65, %f66;
@%p135 bra BB0_173;

cvt.u64.u32	%rd899, %r265;
add.s64 %rd901, %rd88, %rd899;
ld.shared.u8 %rs272, [%rd901];
mov.u32 %r887, 1;
setp.ne.s16	%p136, %rs272, 0;
@%p136 bra BB0_174;

BB0_173:
cvt.u64.u32	%rd902, %r266;
add.s64 %rd904, %rd88, %rd902;
ld.shared.u8 %rs273, [%rd904];
setp.eq.s16	%p137, %rs273, 0;
selp.u32	%r887, 1, 0, %p137;

BB0_174:
bfe.u32 %r604, %r16, 7, 1;
setp.ne.s32	%p138, %r887, %r604;
@%p138 bra BB0_176;

cvt.u64.u32	%rd905, %r265;
ld.shared.u16 %rs274, [%rd334];
cvt.u64.u32	%rd909, %r266;
ld.shared.u16 %rs275, [%rd332];
st.shared.u16 [%rd334], %rs275;
st.shared.u16 [%rd332], %rs274;
mul.wide.u32 %rd912, %r265, 8;
add.s64 %rd914, %rd87, %rd912;
ld.shared.u64 %rd915, [%rd914];
mul.wide.u32 %rd916, %r266, 8;
add.s64 %rd917, %rd87, %rd916;
ld.shared.u64 %rd918, [%rd917];
st.shared.u64 [%rd914], %rd918;
st.shared.u64 [%rd917], %rd915;
add.s64 %rd920, %rd88, %rd905;
ld.shared.u8 %rs276, [%rd920];
add.s64 %rd921, %rd88, %rd909;
ld.shared.u8 %rs277, [%rd921];
st.shared.u8 [%rd920], %rs277;
st.shared.u8 [%rd921], %rs276;

BB0_176:
bar.sync 0;
ld.shared.u16 %rs278, [%rd230];
ld.shared.u16 %rs279, [%rd228];

	{ cvt.f32.f16 %f67, %rs278;}


	
	{ cvt.f32.f16 %f68, %rs279;}


	setp.leu.f32	%p139, %f67, %f68;
@%p139 bra BB0_178;

cvt.u64.u32	%rd927, %r207;
add.s64 %rd929, %rd88, %rd927;
ld.shared.u8 %rs280, [%rd929];
mov.u32 %r888, 1;
setp.ne.s16	%p140, %rs280, 0;
@%p140 bra BB0_179;

BB0_178:
cvt.u64.u32	%rd930, %r208;
add.s64 %rd932, %rd88, %rd930;
ld.shared.u8 %rs281, [%rd932];
setp.eq.s16	%p141, %rs281, 0;
selp.u32	%r888, 1, 0, %p141;

BB0_179:
bfe.u32 %r621, %r16, 7, 1;
setp.ne.s32	%p142, %r888, %r621;
@%p142 bra BB0_181;

cvt.u64.u32	%rd933, %r207;
ld.shared.u16 %rs282, [%rd230];
cvt.u64.u32	%rd937, %r208;
ld.shared.u16 %rs283, [%rd228];
st.shared.u16 [%rd230], %rs283;
st.shared.u16 [%rd228], %rs282;
mul.wide.u32 %rd940, %r207, 8;
add.s64 %rd942, %rd87, %rd940;
ld.shared.u64 %rd943, [%rd942];
mul.wide.u32 %rd944, %r208, 8;
add.s64 %rd945, %rd87, %rd944;
ld.shared.u64 %rd946, [%rd945];
st.shared.u64 [%rd942], %rd946;
st.shared.u64 [%rd945], %rd943;
add.s64 %rd948, %rd88, %rd933;
ld.shared.u8 %rs284, [%rd948];
add.s64 %rd949, %rd88, %rd937;
ld.shared.u8 %rs285, [%rd949];
st.shared.u8 [%rd948], %rs285;
st.shared.u8 [%rd949], %rs284;

BB0_181:
bar.sync 0;
ld.shared.u16 %rs286, [%rd154];
ld.shared.u16 %rs287, [%rd152];

	{ cvt.f32.f16 %f69, %rs286;}


	
	{ cvt.f32.f16 %f70, %rs287;}


	setp.leu.f32	%p143, %f69, %f70;
@%p143 bra BB0_183;

cvt.u64.u32	%rd955, %r166;
add.s64 %rd957, %rd88, %rd955;
ld.shared.u8 %rs288, [%rd957];
mov.u32 %r889, 1;
setp.ne.s16	%p144, %rs288, 0;
@%p144 bra BB0_184;

BB0_183:
cvt.u64.u32	%rd958, %r167;
add.s64 %rd960, %rd88, %rd958;
ld.shared.u8 %rs289, [%rd960];
setp.eq.s16	%p145, %rs289, 0;
selp.u32	%r889, 1, 0, %p145;

BB0_184:
bfe.u32 %r638, %r16, 7, 1;
setp.ne.s32	%p146, %r889, %r638;
@%p146 bra BB0_186;

cvt.u64.u32	%rd961, %r166;
ld.shared.u16 %rs290, [%rd154];
cvt.u64.u32	%rd965, %r167;
ld.shared.u16 %rs291, [%rd152];
st.shared.u16 [%rd154], %rs291;
st.shared.u16 [%rd152], %rs290;
mul.wide.u32 %rd968, %r166, 8;
add.s64 %rd970, %rd87, %rd968;
ld.shared.u64 %rd971, [%rd970];
mul.wide.u32 %rd972, %r167, 8;
add.s64 %rd973, %rd87, %rd972;
ld.shared.u64 %rd974, [%rd973];
st.shared.u64 [%rd970], %rd974;
st.shared.u64 [%rd973], %rd971;
add.s64 %rd976, %rd88, %rd961;
ld.shared.u8 %rs292, [%rd976];
add.s64 %rd977, %rd88, %rd965;
ld.shared.u8 %rs293, [%rd977];
st.shared.u8 [%rd976], %rs293;
st.shared.u8 [%rd977], %rs292;

BB0_186:
bar.sync 0;
ld.shared.u16 %rs294, [%rd106];
ld.shared.u16 %rs295, [%rd104];

	{ cvt.f32.f16 %f71, %rs294;}


	
	{ cvt.f32.f16 %f72, %rs295;}


	setp.leu.f32	%p147, %f71, %f72;
@%p147 bra BB0_188;

cvt.u64.u32	%rd983, %r142;
add.s64 %rd985, %rd88, %rd983;
ld.shared.u8 %rs296, [%rd985];
mov.u32 %r890, 1;
setp.ne.s16	%p148, %rs296, 0;
@%p148 bra BB0_189;

BB0_188:
cvt.u64.u32	%rd986, %r143;
add.s64 %rd988, %rd88, %rd986;
ld.shared.u8 %rs297, [%rd988];
setp.eq.s16	%p149, %rs297, 0;
selp.u32	%r890, 1, 0, %p149;

BB0_189:
bfe.u32 %r655, %r16, 7, 1;
setp.ne.s32	%p150, %r890, %r655;
@%p150 bra BB0_191;

cvt.u64.u32	%rd989, %r142;
ld.shared.u16 %rs298, [%rd106];
cvt.u64.u32	%rd993, %r143;
ld.shared.u16 %rs299, [%rd104];
st.shared.u16 [%rd106], %rs299;
st.shared.u16 [%rd104], %rs298;
mul.wide.u32 %rd996, %r142, 8;
add.s64 %rd998, %rd87, %rd996;
ld.shared.u64 %rd999, [%rd998];
mul.wide.u32 %rd1000, %r143, 8;
add.s64 %rd1001, %rd87, %rd1000;
ld.shared.u64 %rd1002, [%rd1001];
st.shared.u64 [%rd998], %rd1002;
st.shared.u64 [%rd1001], %rd999;
add.s64 %rd1004, %rd88, %rd989;
ld.shared.u8 %rs300, [%rd1004];
add.s64 %rd1005, %rd88, %rd993;
ld.shared.u8 %rs301, [%rd1005];
st.shared.u8 [%rd1004], %rs301;
st.shared.u8 [%rd1005], %rs300;

BB0_191:
bar.sync 0;
ld.shared.u16 %rs302, [%rd20];
ld.shared.u16 %rs303, [%rd20+2];

	{ cvt.f32.f16 %f73, %rs302;}


	
	{ cvt.f32.f16 %f74, %rs303;}


	setp.leu.f32	%p151, %f73, %f74;
@%p151 bra BB0_193;

ld.shared.u8 %rs304, [%rd22];
mov.u32 %r891, 1;
setp.ne.s16	%p152, %rs304, 0;
@%p152 bra BB0_194;

BB0_193:
ld.shared.u8 %rs305, [%rd22+1];
setp.eq.s16	%p153, %rs305, 0;
selp.u32	%r891, 1, 0, %p153;

BB0_194:
bfe.u32 %r664, %r16, 7, 1;
setp.ne.s32	%p154, %r891, %r664;
@%p154 bra BB0_196;

ld.shared.u16 %rs306, [%rd20];
ld.shared.u16 %rs307, [%rd20+2];
st.shared.u16 [%rd20], %rs307;
st.shared.u16 [%rd20+2], %rs306;
mul.wide.u32 %rd1019, %r18, 8;
add.s64 %rd1021, %rd87, %rd1019;
ld.shared.u64 %rd1022, [%rd1021];
ld.shared.u64 %rd1023, [%rd1021+8];
st.shared.u64 [%rd1021], %rd1023;
st.shared.u64 [%rd1021+8], %rd1022;
ld.shared.u8 %rs308, [%rd22];
ld.shared.u8 %rs309, [%rd22+1];
st.shared.u8 [%rd22], %rs309;
st.shared.u8 [%rd22+1], %rs308;

BB0_196:
bfe.u32 %r97, %r16, 8, 1;
mov.u32 %r892, 256;

BB0_197:
bar.sync 0;
add.s32 %r667, %r892, -1;
and.b32 %r668, %r667, %r16;
sub.s32 %r670, %r18, %r668;
add.s32 %r671, %r670, %r892;
cvt.u64.u32	%rd23, %r671;
mul.wide.u32 %rd1026, %r671, 2;
add.s64 %rd27, %rd85, %rd1026;
add.s64 %rd24, %rd88, %rd23;
cvt.u64.u32	%rd25, %r670;
mul.wide.u32 %rd1029, %r670, 2;
add.s64 %rd26, %rd85, %rd1029;
ld.shared.u16 %rs310, [%rd26];
ld.shared.u16 %rs311, [%rd27];

	{ cvt.f32.f16 %f75, %rs310;}


	
	{ cvt.f32.f16 %f76, %rs311;}


	add.s64 %rd28, %rd88, %rd25;
setp.leu.f32	%p155, %f75, %f76;
@%p155 bra BB0_199;

ld.shared.u8 %rs312, [%rd28];
mov.u32 %r893, 1;
setp.ne.s16	%p156, %rs312, 0;
@%p156 bra BB0_200;

BB0_199:
ld.shared.u8 %rs313, [%rd24];
setp.eq.s16	%p157, %rs313, 0;
selp.u32	%r893, 1, 0, %p157;

BB0_200:
setp.ne.s32	%p158, %r893, %r97;
@%p158 bra BB0_202;

shl.b64 %rd1030, %rd23, 3;
add.s64 %rd1032, %rd87, %rd1030;
ld.shared.u16 %rs314, [%rd26];
ld.shared.u16 %rs315, [%rd27];
st.shared.u16 [%rd26], %rs315;
st.shared.u16 [%rd27], %rs314;
shl.b64 %rd1033, %rd25, 3;
add.s64 %rd1034, %rd87, %rd1033;
ld.shared.u64 %rd1035, [%rd1034];
ld.shared.u64 %rd1036, [%rd1032];
st.shared.u64 [%rd1034], %rd1036;
st.shared.u64 [%rd1032], %rd1035;
ld.shared.u8 %rs316, [%rd28];
ld.shared.u8 %rs317, [%rd24];
st.shared.u8 [%rd28], %rs317;
st.shared.u8 [%rd24], %rs316;

BB0_202:
shr.u32 %r101, %r892, 1;
bar.sync 0;
add.s32 %r673, %r101, -1;
and.b32 %r674, %r673, %r16;
sub.s32 %r676, %r18, %r674;
add.s32 %r677, %r676, %r101;
cvt.u64.u32	%rd29, %r677;
mul.wide.u32 %rd1037, %r677, 2;
add.s64 %rd33, %rd85, %rd1037;
add.s64 %rd30, %rd88, %rd29;
cvt.u64.u32	%rd31, %r676;
mul.wide.u32 %rd1040, %r676, 2;
add.s64 %rd32, %rd85, %rd1040;
ld.shared.u16 %rs318, [%rd32];
ld.shared.u16 %rs319, [%rd33];

	{ cvt.f32.f16 %f77, %rs318;}


	
	{ cvt.f32.f16 %f78, %rs319;}


	add.s64 %rd34, %rd88, %rd31;
setp.leu.f32	%p159, %f77, %f78;
@%p159 bra BB0_204;

ld.shared.u8 %rs320, [%rd34];
mov.u32 %r894, 1;
setp.ne.s16	%p160, %rs320, 0;
@%p160 bra BB0_205;

BB0_204:
ld.shared.u8 %rs321, [%rd30];
setp.eq.s16	%p161, %rs321, 0;
selp.u32	%r894, 1, 0, %p161;

BB0_205:
setp.ne.s32	%p162, %r894, %r97;
@%p162 bra BB0_207;

shl.b64 %rd1041, %rd29, 3;
add.s64 %rd1043, %rd87, %rd1041;
ld.shared.u16 %rs322, [%rd32];
ld.shared.u16 %rs323, [%rd33];
st.shared.u16 [%rd32], %rs323;
st.shared.u16 [%rd33], %rs322;
shl.b64 %rd1044, %rd31, 3;
add.s64 %rd1045, %rd87, %rd1044;
ld.shared.u64 %rd1046, [%rd1045];
ld.shared.u64 %rd1047, [%rd1043];
st.shared.u64 [%rd1045], %rd1047;
st.shared.u64 [%rd1043], %rd1046;
ld.shared.u8 %rs324, [%rd34];
ld.shared.u8 %rs325, [%rd30];
st.shared.u8 [%rd34], %rs325;
st.shared.u8 [%rd30], %rs324;

BB0_207:
shr.u32 %r104, %r892, 2;
bar.sync 0;
add.s32 %r679, %r104, -1;
and.b32 %r680, %r679, %r16;
sub.s32 %r682, %r18, %r680;
add.s32 %r683, %r682, %r104;
cvt.u64.u32	%rd35, %r683;
mul.wide.u32 %rd1048, %r683, 2;
add.s64 %rd39, %rd85, %rd1048;
add.s64 %rd36, %rd88, %rd35;
cvt.u64.u32	%rd37, %r682;
mul.wide.u32 %rd1051, %r682, 2;
add.s64 %rd38, %rd85, %rd1051;
ld.shared.u16 %rs326, [%rd38];
ld.shared.u16 %rs327, [%rd39];

	{ cvt.f32.f16 %f79, %rs326;}


	
	{ cvt.f32.f16 %f80, %rs327;}


	add.s64 %rd40, %rd88, %rd37;
setp.leu.f32	%p163, %f79, %f80;
@%p163 bra BB0_209;

ld.shared.u8 %rs328, [%rd40];
mov.u32 %r895, 1;
setp.ne.s16	%p164, %rs328, 0;
@%p164 bra BB0_210;

BB0_209:
ld.shared.u8 %rs329, [%rd36];
setp.eq.s16	%p165, %rs329, 0;
selp.u32	%r895, 1, 0, %p165;

BB0_210:
setp.ne.s32	%p166, %r895, %r97;
@%p166 bra BB0_212;

shl.b64 %rd1052, %rd35, 3;
add.s64 %rd1054, %rd87, %rd1052;
ld.shared.u16 %rs330, [%rd38];
ld.shared.u16 %rs331, [%rd39];
st.shared.u16 [%rd38], %rs331;
st.shared.u16 [%rd39], %rs330;
shl.b64 %rd1055, %rd37, 3;
add.s64 %rd1056, %rd87, %rd1055;
ld.shared.u64 %rd1057, [%rd1056];
ld.shared.u64 %rd1058, [%rd1054];
st.shared.u64 [%rd1056], %rd1058;
st.shared.u64 [%rd1054], %rd1057;
ld.shared.u8 %rs332, [%rd40];
ld.shared.u8 %rs333, [%rd36];
st.shared.u8 [%rd40], %rs333;
st.shared.u8 [%rd36], %rs332;

BB0_212:
shr.u32 %r892, %r892, 3;
setp.ne.s32	%p167, %r892, 0;
@%p167 bra BB0_197;

bfe.u32 %r108, %r16, 9, 1;
mov.u32 %r896, 512;

BB0_214:
bar.sync 0;
add.s32 %r686, %r896, -1;
and.b32 %r687, %r686, %r16;
sub.s32 %r689, %r18, %r687;
add.s32 %r690, %r689, %r896;
cvt.u64.u32	%rd41, %r690;
mul.wide.u32 %rd1059, %r690, 2;
add.s64 %rd45, %rd85, %rd1059;
add.s64 %rd42, %rd88, %rd41;
cvt.u64.u32	%rd43, %r689;
mul.wide.u32 %rd1062, %r689, 2;
add.s64 %rd44, %rd85, %rd1062;
ld.shared.u16 %rs334, [%rd44];
ld.shared.u16 %rs335, [%rd45];

	{ cvt.f32.f16 %f81, %rs334;}


	
	{ cvt.f32.f16 %f82, %rs335;}


	add.s64 %rd46, %rd88, %rd43;
setp.leu.f32	%p168, %f81, %f82;
@%p168 bra BB0_216;

ld.shared.u8 %rs336, [%rd46];
mov.u32 %r897, 1;
setp.ne.s16	%p169, %rs336, 0;
@%p169 bra BB0_217;

BB0_216:
ld.shared.u8 %rs337, [%rd42];
setp.eq.s16	%p170, %rs337, 0;
selp.u32	%r897, 1, 0, %p170;

BB0_217:
setp.ne.s32	%p171, %r897, %r108;
@%p171 bra BB0_219;

shl.b64 %rd1063, %rd41, 3;
add.s64 %rd1065, %rd87, %rd1063;
ld.shared.u16 %rs338, [%rd44];
ld.shared.u16 %rs339, [%rd45];
st.shared.u16 [%rd44], %rs339;
st.shared.u16 [%rd45], %rs338;
shl.b64 %rd1066, %rd43, 3;
add.s64 %rd1067, %rd87, %rd1066;
ld.shared.u64 %rd1068, [%rd1067];
ld.shared.u64 %rd1069, [%rd1065];
st.shared.u64 [%rd1067], %rd1069;
st.shared.u64 [%rd1065], %rd1068;
ld.shared.u8 %rs340, [%rd46];
ld.shared.u8 %rs341, [%rd42];
st.shared.u8 [%rd46], %rs341;
st.shared.u8 [%rd42], %rs340;

BB0_219:
shr.u32 %r112, %r896, 1;
bar.sync 0;
add.s32 %r692, %r112, -1;
and.b32 %r693, %r692, %r16;
sub.s32 %r695, %r18, %r693;
add.s32 %r696, %r695, %r112;
cvt.u64.u32	%rd47, %r696;
mul.wide.u32 %rd1070, %r696, 2;
add.s64 %rd51, %rd85, %rd1070;
add.s64 %rd48, %rd88, %rd47;
cvt.u64.u32	%rd49, %r695;
mul.wide.u32 %rd1073, %r695, 2;
add.s64 %rd50, %rd85, %rd1073;
ld.shared.u16 %rs342, [%rd50];
ld.shared.u16 %rs343, [%rd51];

	{ cvt.f32.f16 %f83, %rs342;}


	
	{ cvt.f32.f16 %f84, %rs343;}


	add.s64 %rd52, %rd88, %rd49;
setp.leu.f32	%p172, %f83, %f84;
@%p172 bra BB0_221;

ld.shared.u8 %rs344, [%rd52];
mov.u32 %r898, 1;
setp.ne.s16	%p173, %rs344, 0;
@%p173 bra BB0_222;

BB0_221:
ld.shared.u8 %rs345, [%rd48];
setp.eq.s16	%p174, %rs345, 0;
selp.u32	%r898, 1, 0, %p174;

BB0_222:
setp.ne.s32	%p175, %r898, %r108;
@%p175 bra BB0_224;

shl.b64 %rd1074, %rd47, 3;
add.s64 %rd1076, %rd87, %rd1074;
ld.shared.u16 %rs346, [%rd50];
ld.shared.u16 %rs347, [%rd51];
st.shared.u16 [%rd50], %rs347;
st.shared.u16 [%rd51], %rs346;
shl.b64 %rd1077, %rd49, 3;
add.s64 %rd1078, %rd87, %rd1077;
ld.shared.u64 %rd1079, [%rd1078];
ld.shared.u64 %rd1080, [%rd1076];
st.shared.u64 [%rd1078], %rd1080;
st.shared.u64 [%rd1076], %rd1079;
ld.shared.u8 %rs348, [%rd52];
ld.shared.u8 %rs349, [%rd48];
st.shared.u8 [%rd52], %rs349;
st.shared.u8 [%rd48], %rs348;

BB0_224:
shr.u32 %r896, %r896, 2;
setp.ne.s32	%p176, %r896, 0;
@%p176 bra BB0_214;

bar.sync 0;
and.b32 %r698, %r16, 1023;
sub.s32 %r699, %r18, %r698;
add.s32 %r700, %r699, 1024;
cvt.u64.u32	%rd53, %r700;
mul.wide.u32 %rd1081, %r700, 2;
add.s64 %rd56, %rd85, %rd1081;
cvt.u64.u32	%rd54, %r699;
mul.wide.u32 %rd1083, %r699, 2;
add.s64 %rd55, %rd85, %rd1083;
ld.shared.u16 %rs350, [%rd55];
ld.shared.u16 %rs351, [%rd56];

	{ cvt.f32.f16 %f85, %rs350;}


	
	{ cvt.f32.f16 %f86, %rs351;}


	add.s64 %rd57, %rd88, %rd54;
setp.leu.f32	%p177, %f85, %f86;
@%p177 bra BB0_227;

ld.shared.u8 %rs352, [%rd57];
setp.ne.s16	%p178, %rs352, 0;
@%p178 bra BB0_229;

BB0_227:
add.s64 %rd58, %rd88, %rd53;
ld.shared.u8 %rs7, [%rd58];
setp.eq.s16	%p179, %rs7, 0;
@%p179 bra BB0_229;

shl.b64 %rd1086, %rd53, 3;
add.s64 %rd1088, %rd87, %rd1086;
ld.shared.u16 %rs353, [%rd55];
ld.shared.u16 %rs354, [%rd56];
st.shared.u16 [%rd55], %rs354;
st.shared.u16 [%rd56], %rs353;
shl.b64 %rd1089, %rd54, 3;
add.s64 %rd1090, %rd87, %rd1089;
ld.shared.u64 %rd1091, [%rd1090];
ld.shared.u64 %rd1092, [%rd1088];
st.shared.u64 [%rd1090], %rd1092;
st.shared.u64 [%rd1088], %rd1091;
ld.shared.u8 %rs355, [%rd57];
st.shared.u8 [%rd57], %rs7;
st.shared.u8 [%rd58], %rs355;

BB0_229:
bar.sync 0;
shl.b32 %r849, %r16, 1;
mov.u64 %rd1357, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r702, %r16, 511;
sub.s32 %r703, %r849, %r702;
add.s32 %r704, %r703, 512;
cvt.u64.u32	%rd59, %r704;
mul.wide.u32 %rd1093, %r704, 2;
add.s64 %rd62, %rd1357, %rd1093;
cvt.u64.u32	%rd60, %r703;
mul.wide.u32 %rd1095, %r703, 2;
add.s64 %rd61, %rd1357, %rd1095;
ld.shared.u16 %rs356, [%rd61];
ld.shared.u16 %rs357, [%rd62];

	{ cvt.f32.f16 %f87, %rs356;}


	
	{ cvt.f32.f16 %f88, %rs357;}


	add.s64 %rd63, %rd88, %rd60;
setp.leu.f32	%p180, %f87, %f88;
@%p180 bra BB0_231;

ld.shared.u8 %rs358, [%rd63];
setp.ne.s16	%p181, %rs358, 0;
@%p181 bra BB0_233;

BB0_231:
add.s64 %rd64, %rd88, %rd59;
ld.shared.u8 %rs8, [%rd64];
setp.eq.s16	%p182, %rs8, 0;
@%p182 bra BB0_233;

shl.b64 %rd1098, %rd59, 3;
add.s64 %rd1100, %rd87, %rd1098;
ld.shared.u16 %rs359, [%rd61];
ld.shared.u16 %rs360, [%rd62];
st.shared.u16 [%rd61], %rs360;
st.shared.u16 [%rd62], %rs359;
shl.b64 %rd1101, %rd60, 3;
add.s64 %rd1102, %rd87, %rd1101;
ld.shared.u64 %rd1103, [%rd1102];
ld.shared.u64 %rd1104, [%rd1100];
st.shared.u64 [%rd1102], %rd1104;
st.shared.u64 [%rd1100], %rd1103;
ld.shared.u8 %rs361, [%rd63];
st.shared.u8 [%rd63], %rs8;
st.shared.u8 [%rd64], %rs361;

BB0_233:
bar.sync 0;
shl.b32 %r850, %r16, 1;
mov.u64 %rd1358, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r706, %r16, 255;
sub.s32 %r707, %r850, %r706;
add.s32 %r708, %r707, 256;
cvt.u64.u32	%rd65, %r708;
mul.wide.u32 %rd1105, %r708, 2;
add.s64 %rd68, %rd1358, %rd1105;
cvt.u64.u32	%rd66, %r707;
mul.wide.u32 %rd1107, %r707, 2;
add.s64 %rd67, %rd1358, %rd1107;
ld.shared.u16 %rs362, [%rd67];
ld.shared.u16 %rs363, [%rd68];

	{ cvt.f32.f16 %f89, %rs362;}


	
	{ cvt.f32.f16 %f90, %rs363;}


	add.s64 %rd69, %rd88, %rd66;
setp.leu.f32	%p183, %f89, %f90;
@%p183 bra BB0_235;

ld.shared.u8 %rs364, [%rd69];
setp.ne.s16	%p184, %rs364, 0;
@%p184 bra BB0_237;

BB0_235:
add.s64 %rd70, %rd88, %rd65;
ld.shared.u8 %rs9, [%rd70];
setp.eq.s16	%p185, %rs9, 0;
@%p185 bra BB0_237;

shl.b64 %rd1110, %rd65, 3;
add.s64 %rd1112, %rd87, %rd1110;
ld.shared.u16 %rs365, [%rd67];
ld.shared.u16 %rs366, [%rd68];
st.shared.u16 [%rd67], %rs366;
st.shared.u16 [%rd68], %rs365;
shl.b64 %rd1113, %rd66, 3;
add.s64 %rd1114, %rd87, %rd1113;
ld.shared.u64 %rd1115, [%rd1114];
ld.shared.u64 %rd1116, [%rd1112];
st.shared.u64 [%rd1114], %rd1116;
st.shared.u64 [%rd1112], %rd1115;
ld.shared.u8 %rs367, [%rd69];
st.shared.u8 [%rd69], %rs9;
st.shared.u8 [%rd70], %rs367;

BB0_237:
bar.sync 0;
ld.shared.u16 %rs368, [%rd814];
ld.shared.u16 %rs369, [%rd812];

	{ cvt.f32.f16 %f91, %rs368;}


	
	{ cvt.f32.f16 %f92, %rs369;}


	setp.leu.f32	%p186, %f91, %f92;
@%p186 bra BB0_239;

cvt.u64.u32	%rd1122, %r541;
add.s64 %rd1124, %rd88, %rd1122;
ld.shared.u8 %rs370, [%rd1124];
setp.ne.s16	%p187, %rs370, 0;
@%p187 bra BB0_241;

BB0_239:
cvt.u64.u32	%rd1125, %r542;
add.s64 %rd1127, %rd88, %rd1125;
ld.shared.u8 %rs10, [%rd1127];
setp.eq.s16	%p188, %rs10, 0;
@%p188 bra BB0_241;

cvt.u64.u32	%rd1128, %r541;
ld.shared.u16 %rs371, [%rd814];
ld.shared.u16 %rs372, [%rd812];
st.shared.u16 [%rd814], %rs372;
st.shared.u16 [%rd812], %rs371;
mul.wide.u32 %rd1135, %r541, 8;
add.s64 %rd1137, %rd87, %rd1135;
ld.shared.u64 %rd1138, [%rd1137];
mul.wide.u32 %rd1139, %r542, 8;
add.s64 %rd1140, %rd87, %rd1139;
ld.shared.u64 %rd1141, [%rd1140];
st.shared.u64 [%rd1137], %rd1141;
st.shared.u64 [%rd1140], %rd1138;
add.s64 %rd1143, %rd88, %rd1128;
ld.shared.u8 %rs373, [%rd1143];
st.shared.u8 [%rd1143], %rs10;
st.shared.u8 [%rd1127], %rs373;

BB0_241:
bar.sync 0;
ld.shared.u16 %rs374, [%rd626];
ld.shared.u16 %rs375, [%rd624];

	{ cvt.f32.f16 %f93, %rs374;}


	
	{ cvt.f32.f16 %f94, %rs375;}


	setp.leu.f32	%p189, %f93, %f94;
@%p189 bra BB0_243;

cvt.u64.u32	%rd1150, %r432;
add.s64 %rd1152, %rd88, %rd1150;
ld.shared.u8 %rs376, [%rd1152];
setp.ne.s16	%p190, %rs376, 0;
@%p190 bra BB0_245;

BB0_243:
cvt.u64.u32	%rd1153, %r433;
add.s64 %rd1155, %rd88, %rd1153;
ld.shared.u8 %rs11, [%rd1155];
setp.eq.s16	%p191, %rs11, 0;
@%p191 bra BB0_245;

cvt.u64.u32	%rd1156, %r432;
ld.shared.u16 %rs377, [%rd626];
ld.shared.u16 %rs378, [%rd624];
st.shared.u16 [%rd626], %rs378;
st.shared.u16 [%rd624], %rs377;
mul.wide.u32 %rd1163, %r432, 8;
add.s64 %rd1165, %rd87, %rd1163;
ld.shared.u64 %rd1166, [%rd1165];
mul.wide.u32 %rd1167, %r433, 8;
add.s64 %rd1168, %rd87, %rd1167;
ld.shared.u64 %rd1169, [%rd1168];
st.shared.u64 [%rd1165], %rd1169;
st.shared.u64 [%rd1168], %rd1166;
add.s64 %rd1171, %rd88, %rd1156;
ld.shared.u8 %rs379, [%rd1171];
st.shared.u8 [%rd1171], %rs11;
st.shared.u8 [%rd1155], %rs379;

BB0_245:
bar.sync 0;
ld.shared.u16 %rs380, [%rd466];
ld.shared.u16 %rs381, [%rd464];

	{ cvt.f32.f16 %f95, %rs380;}


	
	{ cvt.f32.f16 %f96, %rs381;}


	setp.leu.f32	%p192, %f95, %f96;
@%p192 bra BB0_247;

cvt.u64.u32	%rd1178, %r340;
add.s64 %rd1180, %rd88, %rd1178;
ld.shared.u8 %rs382, [%rd1180];
setp.ne.s16	%p193, %rs382, 0;
@%p193 bra BB0_249;

BB0_247:
cvt.u64.u32	%rd1181, %r341;
add.s64 %rd1183, %rd88, %rd1181;
ld.shared.u8 %rs12, [%rd1183];
setp.eq.s16	%p194, %rs12, 0;
@%p194 bra BB0_249;

cvt.u64.u32	%rd1184, %r340;
ld.shared.u16 %rs383, [%rd466];
ld.shared.u16 %rs384, [%rd464];
st.shared.u16 [%rd466], %rs384;
st.shared.u16 [%rd464], %rs383;
mul.wide.u32 %rd1191, %r340, 8;
add.s64 %rd1193, %rd87, %rd1191;
ld.shared.u64 %rd1194, [%rd1193];
mul.wide.u32 %rd1195, %r341, 8;
add.s64 %rd1196, %rd87, %rd1195;
ld.shared.u64 %rd1197, [%rd1196];
st.shared.u64 [%rd1193], %rd1197;
st.shared.u64 [%rd1196], %rd1194;
add.s64 %rd1199, %rd88, %rd1184;
ld.shared.u8 %rs385, [%rd1199];
st.shared.u8 [%rd1199], %rs12;
st.shared.u8 [%rd1183], %rs385;

BB0_249:
bar.sync 0;
ld.shared.u16 %rs386, [%rd334];
ld.shared.u16 %rs387, [%rd332];

	{ cvt.f32.f16 %f97, %rs386;}


	
	{ cvt.f32.f16 %f98, %rs387;}


	setp.leu.f32	%p195, %f97, %f98;
@%p195 bra BB0_251;

cvt.u64.u32	%rd1206, %r265;
add.s64 %rd1208, %rd88, %rd1206;
ld.shared.u8 %rs388, [%rd1208];
setp.ne.s16	%p196, %rs388, 0;
@%p196 bra BB0_253;

BB0_251:
cvt.u64.u32	%rd1209, %r266;
add.s64 %rd1211, %rd88, %rd1209;
ld.shared.u8 %rs13, [%rd1211];
setp.eq.s16	%p197, %rs13, 0;
@%p197 bra BB0_253;

cvt.u64.u32	%rd1212, %r265;
ld.shared.u16 %rs389, [%rd334];
ld.shared.u16 %rs390, [%rd332];
st.shared.u16 [%rd334], %rs390;
st.shared.u16 [%rd332], %rs389;
mul.wide.u32 %rd1219, %r265, 8;
add.s64 %rd1221, %rd87, %rd1219;
ld.shared.u64 %rd1222, [%rd1221];
mul.wide.u32 %rd1223, %r266, 8;
add.s64 %rd1224, %rd87, %rd1223;
ld.shared.u64 %rd1225, [%rd1224];
st.shared.u64 [%rd1221], %rd1225;
st.shared.u64 [%rd1224], %rd1222;
add.s64 %rd1227, %rd88, %rd1212;
ld.shared.u8 %rs391, [%rd1227];
st.shared.u8 [%rd1227], %rs13;
st.shared.u8 [%rd1211], %rs391;

BB0_253:
bar.sync 0;
ld.shared.u16 %rs392, [%rd230];
ld.shared.u16 %rs393, [%rd228];

	{ cvt.f32.f16 %f99, %rs392;}


	
	{ cvt.f32.f16 %f100, %rs393;}


	setp.leu.f32	%p198, %f99, %f100;
@%p198 bra BB0_255;

cvt.u64.u32	%rd1234, %r207;
add.s64 %rd1236, %rd88, %rd1234;
ld.shared.u8 %rs394, [%rd1236];
setp.ne.s16	%p199, %rs394, 0;
@%p199 bra BB0_257;

BB0_255:
cvt.u64.u32	%rd1237, %r208;
add.s64 %rd1239, %rd88, %rd1237;
ld.shared.u8 %rs14, [%rd1239];
setp.eq.s16	%p200, %rs14, 0;
@%p200 bra BB0_257;

cvt.u64.u32	%rd1240, %r207;
ld.shared.u16 %rs395, [%rd230];
ld.shared.u16 %rs396, [%rd228];
st.shared.u16 [%rd230], %rs396;
st.shared.u16 [%rd228], %rs395;
mul.wide.u32 %rd1247, %r207, 8;
add.s64 %rd1249, %rd87, %rd1247;
ld.shared.u64 %rd1250, [%rd1249];
mul.wide.u32 %rd1251, %r208, 8;
add.s64 %rd1252, %rd87, %rd1251;
ld.shared.u64 %rd1253, [%rd1252];
st.shared.u64 [%rd1249], %rd1253;
st.shared.u64 [%rd1252], %rd1250;
add.s64 %rd1255, %rd88, %rd1240;
ld.shared.u8 %rs397, [%rd1255];
st.shared.u8 [%rd1255], %rs14;
st.shared.u8 [%rd1239], %rs397;

BB0_257:
bar.sync 0;
ld.shared.u16 %rs398, [%rd154];
ld.shared.u16 %rs399, [%rd152];

	{ cvt.f32.f16 %f101, %rs398;}


	
	{ cvt.f32.f16 %f102, %rs399;}


	setp.leu.f32	%p201, %f101, %f102;
@%p201 bra BB0_259;

cvt.u64.u32	%rd1262, %r166;
add.s64 %rd1264, %rd88, %rd1262;
ld.shared.u8 %rs400, [%rd1264];
setp.ne.s16	%p202, %rs400, 0;
@%p202 bra BB0_261;

BB0_259:
cvt.u64.u32	%rd1265, %r167;
add.s64 %rd1267, %rd88, %rd1265;
ld.shared.u8 %rs15, [%rd1267];
setp.eq.s16	%p203, %rs15, 0;
@%p203 bra BB0_261;

cvt.u64.u32	%rd1268, %r166;
ld.shared.u16 %rs401, [%rd154];
ld.shared.u16 %rs402, [%rd152];
st.shared.u16 [%rd154], %rs402;
st.shared.u16 [%rd152], %rs401;
mul.wide.u32 %rd1275, %r166, 8;
add.s64 %rd1277, %rd87, %rd1275;
ld.shared.u64 %rd1278, [%rd1277];
mul.wide.u32 %rd1279, %r167, 8;
add.s64 %rd1280, %rd87, %rd1279;
ld.shared.u64 %rd1281, [%rd1280];
st.shared.u64 [%rd1277], %rd1281;
st.shared.u64 [%rd1280], %rd1278;
add.s64 %rd1283, %rd88, %rd1268;
ld.shared.u8 %rs403, [%rd1283];
st.shared.u8 [%rd1283], %rs15;
st.shared.u8 [%rd1267], %rs403;

BB0_261:
bar.sync 0;
ld.shared.u16 %rs404, [%rd106];
ld.shared.u16 %rs405, [%rd104];

	{ cvt.f32.f16 %f103, %rs404;}


	
	{ cvt.f32.f16 %f104, %rs405;}


	setp.leu.f32	%p204, %f103, %f104;
@%p204 bra BB0_263;

cvt.u64.u32	%rd1290, %r142;
add.s64 %rd1292, %rd88, %rd1290;
ld.shared.u8 %rs406, [%rd1292];
setp.ne.s16	%p205, %rs406, 0;
@%p205 bra BB0_265;

BB0_263:
cvt.u64.u32	%rd1293, %r143;
add.s64 %rd1295, %rd88, %rd1293;
ld.shared.u8 %rs16, [%rd1295];
setp.eq.s16	%p206, %rs16, 0;
@%p206 bra BB0_265;

cvt.u64.u32	%rd1296, %r142;
ld.shared.u16 %rs407, [%rd106];
ld.shared.u16 %rs408, [%rd104];
st.shared.u16 [%rd106], %rs408;
st.shared.u16 [%rd104], %rs407;
mul.wide.u32 %rd1303, %r142, 8;
add.s64 %rd1305, %rd87, %rd1303;
ld.shared.u64 %rd1306, [%rd1305];
mul.wide.u32 %rd1307, %r143, 8;
add.s64 %rd1308, %rd87, %rd1307;
ld.shared.u64 %rd1309, [%rd1308];
st.shared.u64 [%rd1305], %rd1309;
st.shared.u64 [%rd1308], %rd1306;
add.s64 %rd1311, %rd88, %rd1296;
ld.shared.u8 %rs409, [%rd1311];
st.shared.u8 [%rd1311], %rs16;
st.shared.u8 [%rd1295], %rs409;

BB0_265:
bar.sync 0;
ld.shared.u16 %rs410, [%rd20];
ld.shared.u16 %rs411, [%rd20+2];

	{ cvt.f32.f16 %f105, %rs410;}


	
	{ cvt.f32.f16 %f106, %rs411;}


	setp.leu.f32	%p207, %f105, %f106;
@%p207 bra BB0_267;

ld.shared.u8 %rs412, [%rd22];
setp.ne.s16	%p208, %rs412, 0;
@%p208 bra BB0_269;

BB0_267:
ld.shared.u8 %rs17, [%rd22+1];
setp.eq.s16	%p209, %rs17, 0;
@%p209 bra BB0_269;

shl.b32 %r851, %r16, 1;
ld.shared.u16 %rs413, [%rd20];
ld.shared.u16 %rs414, [%rd20+2];
st.shared.u16 [%rd20], %rs414;
st.shared.u16 [%rd20+2], %rs413;
mul.wide.u32 %rd1326, %r851, 8;
add.s64 %rd1328, %rd87, %rd1326;
ld.shared.u64 %rd1329, [%rd1328];
ld.shared.u64 %rd1330, [%rd1328+8];
st.shared.u64 [%rd1328], %rd1330;
st.shared.u64 [%rd1328+8], %rd1329;
ld.shared.u8 %rs415, [%rd22];
st.shared.u8 [%rd22], %rs17;
st.shared.u8 [%rd22+1], %rs415;

BB0_269:
ld.param.u32 %r820, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
setp.lt.u32	%p211, %r16, %r820;
bar.sync 0;
@!%p211 bra BB0_271;
bra.uni BB0_270;

BB0_270:
mov.u64 %rd1356, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
ld.param.u32 %r848, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.param.u64 %rd1355, [%rd1356];
mov.u32 %r847, %ctaid.y;
mov.u32 %r846, %ctaid.z;
mov.u32 %r845, %nctaid.y;
mov.u32 %r844, %ctaid.x;
mov.u32 %r843, %nctaid.x;
mad.lo.s32 %r842, %r845, %r846, %r847;
ld.param.u32 %r841, [%rd1356+108];
mad.lo.s32 %r840, %r842, %r843, %r844;
mul.lo.s32 %r839, %r840, %r841;
ld.param.u32 %r838, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mov.u32 %r837, %tid.x;
mad.lo.s32 %r836, %r837, %r838, %r839;
mul.wide.u32 %rd1354, %r836, 2;
cvta.to.global.u64 %rd1353, %rd1355;
add.s64 %rd1352, %rd1353, %rd1354;
ld.shared.u16 %rs416, [%rd12];
st.global.u16 [%rd1352], %rs416;
ld.shared.u64 %rd1339, [%rd13];
mad.lo.s32 %r818, %r837, %r848, %r15;
ld.local.u64 %rd1340, [%rd2];
mul.wide.u32 %rd1341, %r818, 8;
add.s64 %rd1342, %rd1340, %rd1341;
st.u64 [%rd1342], %rd1339;

BB0_271:
ld.param.u32 %r822, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
add.s32 %r821, %r16, 1024;
setp.ge.u32	%p212, %r821, %r822;
@%p212 bra BB0_273;

add.s32 %r835, %r16, 1024;
mov.u64 %rd1351, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
ld.param.u64 %rd1350, [%rd1351];
mov.u32 %r834, %ctaid.y;
mov.u32 %r833, %ctaid.z;
mov.u32 %r832, %nctaid.y;
mov.u32 %r831, %ctaid.x;
mov.u32 %r830, %nctaid.x;
mad.lo.s32 %r829, %r832, %r833, %r834;
ld.param.u32 %r828, [%rd1351+108];
mad.lo.s32 %r827, %r829, %r830, %r831;
mul.lo.s32 %r826, %r827, %r828;
ld.param.u32 %r825, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mad.lo.s32 %r824, %r835, %r825, %r826;
mul.wide.u32 %rd1349, %r824, 2;
cvta.to.global.u64 %rd1348, %rd1350;
add.s64 %rd1347, %rd1348, %rd1349;
ld.param.u32 %r823, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.shared.u16 %rs417, [%rd12+2048];
st.global.u16 [%rd1347], %rs417;
ld.shared.u64 %rd1343, [%rd13+8192];
mad.lo.s32 %r819, %r835, %r823, %r15;
ld.local.u64 %rd1344, [%rd2];
mul.wide.u32 %rd1345, %r819, 8;
add.s64 %rd1346, %rd1344, %rd1345;
st.u64 [%rd1346], %rd1343;

BB0_273:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot1[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<213>;
.reg .b16 %rs<420>;
.reg .f32 %f<107>;
.reg .b32 %r<899>;
.reg .b64 %rd<1363>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[4096];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1362, __local_depot1;
cvta.local.u64 %SP, %rd1362;
ld.param.u32 %r117, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r118, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r119, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r120, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd71, %SP, 0;
cvta.to.local.u64 %rd2, %rd71;
ld.param.u64 %rd72, [%rd1];
cvta.to.global.u64 %rd3, %rd72;
mov.u32 %r852, 0;
mov.pred %p4, 0;
@%p4 bra BB1_2;

BB1_1:
mul.wide.s32 %rd73, %r852, 8;
add.s64 %rd74, %rd4, %rd73;
ld.param.u64 %rd75, [%rd74];
add.s64 %rd76, %rd2, %rd73;
st.local.u64 [%rd76], %rd75;
add.s32 %r852, %r852, 1;
setp.lt.u32	%p5, %r852, 27;
@%p5 bra BB1_1;

BB1_2:
mov.u32 %r122, %nctaid.y;
mov.u32 %r123, %ctaid.z;
mov.u32 %r124, %ctaid.y;
mad.lo.s32 %r125, %r122, %r123, %r124;
mov.u32 %r126, %nctaid.x;
mov.u32 %r127, %ctaid.x;
mad.lo.s32 %r854, %r125, %r126, %r127;
setp.ge.u32	%p6, %r854, %r117;
@%p6 bra BB1_273;

ld.param.u32 %r129, [%rd1+108];
mul.lo.s32 %r4, %r854, %r129;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r853, %r5, -1;
mov.u32 %r855, 0;
setp.lt.s32	%p7, %r853, 1;
@%p7 bra BB1_6;

mul.wide.s32 %rd77, %r5, 4;
add.s64 %rd1359, %rd2, %rd77;
mov.u32 %r855, 0;

BB1_5:
ld.local.u32 %r131, [%rd1359+4];
rem.u32 %r132, %r854, %r131;
ld.local.u32 %r133, [%rd1359+104];
mad.lo.s32 %r855, %r133, %r132, %r855;
div.u32 %r854, %r854, %r131;
add.s64 %rd1359, %rd1359, -4;
add.s32 %r853, %r853, -1;
setp.gt.s32	%p8, %r853, 0;
@%p8 bra BB1_5;

BB1_6:
ld.local.u32 %r134, [%rd2+108];
mad.lo.s32 %r15, %r134, %r854, %r855;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 1024;
setp.lt.u32	%p1, %r16, %r118;
mad.lo.s32 %r135, %r16, %r119, %r4;
mul.wide.u32 %rd78, %r135, 2;
add.s64 %rd9, %rd3, %rd78;
@%p1 bra BB1_8;
bra.uni BB1_7;

BB1_8:
ld.global.u16 %rs418, [%rd9];
bra.uni BB1_9;

BB1_7:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs418, %f1;}



BB1_9:
mov.u64 %rd1360, 0;
setp.ge.u32	%p9, %r16, %r118;
@%p9 bra BB1_11;

mad.lo.s32 %r136, %r16, %r120, %r15;
ld.local.u64 %rd80, [%rd2];
mul.wide.u32 %rd81, %r136, 8;
add.s64 %rd82, %rd80, %rd81;
ld.u64 %rd1360, [%rd82];

BB1_11:
selp.u16	%rs19, 1, 0, %p1;
cvt.s64.s32	%rd83, %r16;
mul.wide.s32 %rd84, %r16, 2;
mov.u64 %rd85, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd12, %rd85, %rd84;
st.shared.u16 [%rd12], %rs418;
mul.wide.s32 %rd86, %r16, 8;
mov.u64 %rd87, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd13, %rd87, %rd86;
st.shared.u64 [%rd13], %rd1360;
mov.u64 %rd88, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd14, %rd88, %rd83;
st.shared.u8 [%rd14], %rs19;
setp.lt.u32	%p2, %r17, %r118;
mad.lo.s32 %r137, %r17, %r119, %r4;
mul.wide.u32 %rd89, %r137, 2;
add.s64 %rd15, %rd3, %rd89;
@%p2 bra BB1_13;
bra.uni BB1_12;

BB1_13:
ld.global.u16 %rs419, [%rd15];
bra.uni BB1_14;

BB1_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs419, %f2;}



BB1_14:
mov.u64 %rd1361, 0;
setp.ge.u32	%p10, %r17, %r118;
@%p10 bra BB1_16;

mad.lo.s32 %r138, %r17, %r120, %r15;
ld.local.u64 %rd91, [%rd2];
mul.wide.u32 %rd92, %r138, 8;
add.s64 %rd93, %rd91, %rd92;
ld.u64 %rd1361, [%rd93];

BB1_16:
selp.u16	%rs21, 1, 0, %p2;
st.shared.u16 [%rd12+2048], %rs419;
st.shared.u64 [%rd13+8192], %rd1361;
st.shared.u8 [%rd14+1024], %rs21;
bar.sync 0;
shl.b32 %r18, %r16, 1;
cvt.u64.u32	%rd21, %r18;
mul.wide.u32 %rd94, %r18, 2;
add.s64 %rd20, %rd85, %rd94;
ld.shared.u16 %rs22, [%rd20];
ld.shared.u16 %rs23, [%rd20+2];

	{ cvt.f32.f16 %f3, %rs22;}


	
	{ cvt.f32.f16 %f4, %rs23;}


	add.s64 %rd22, %rd88, %rd21;
setp.geu.f32	%p11, %f3, %f4;
@%p11 bra BB1_18;

ld.shared.u8 %rs24, [%rd22];
mov.u32 %r856, 1;
setp.ne.s16	%p12, %rs24, 0;
@%p12 bra BB1_19;

BB1_18:
ld.shared.u8 %rs25, [%rd22+1];
setp.eq.s16	%p13, %rs25, 0;
selp.u32	%r856, 1, 0, %p13;

BB1_19:
and.b32 %r140, %r16, 1;
setp.ne.s32	%p14, %r856, %r140;
@%p14 bra BB1_21;

shl.b64 %rd97, %rd21, 3;
add.s64 %rd99, %rd87, %rd97;
ld.shared.u16 %rs26, [%rd20];
ld.shared.u16 %rs27, [%rd20+2];
st.shared.u16 [%rd20], %rs27;
st.shared.u16 [%rd20+2], %rs26;
ld.shared.u64 %rd100, [%rd99];
ld.shared.u64 %rd101, [%rd99+8];
st.shared.u64 [%rd99], %rd101;
st.shared.u64 [%rd99+8], %rd100;
ld.shared.u8 %rs28, [%rd22];
ld.shared.u8 %rs29, [%rd22+1];
st.shared.u8 [%rd22], %rs29;
st.shared.u8 [%rd22+1], %rs28;

BB1_21:
bar.sync 0;
sub.s32 %r142, %r18, %r140;
add.s32 %r143, %r142, 2;
mul.wide.u32 %rd102, %r143, 2;
add.s64 %rd104, %rd85, %rd102;
mul.wide.u32 %rd105, %r142, 2;
add.s64 %rd106, %rd85, %rd105;
ld.shared.u16 %rs30, [%rd106];
ld.shared.u16 %rs31, [%rd104];

	{ cvt.f32.f16 %f5, %rs30;}


	
	{ cvt.f32.f16 %f6, %rs31;}


	setp.geu.f32	%p15, %f5, %f6;
@%p15 bra BB1_23;

cvt.u64.u32	%rd107, %r142;
add.s64 %rd109, %rd88, %rd107;
ld.shared.u8 %rs32, [%rd109];
mov.u32 %r857, 1;
setp.ne.s16	%p16, %rs32, 0;
@%p16 bra BB1_24;

BB1_23:
cvt.u64.u32	%rd110, %r143;
add.s64 %rd112, %rd88, %rd110;
ld.shared.u8 %rs33, [%rd112];
setp.eq.s16	%p17, %rs33, 0;
selp.u32	%r857, 1, 0, %p17;

BB1_24:
bfe.u32 %r152, %r16, 1, 1;
setp.ne.s32	%p18, %r857, %r152;
@%p18 bra BB1_26;

mul.wide.u32 %rd113, %r142, 8;
add.s64 %rd115, %rd87, %rd113;
mul.wide.u32 %rd116, %r143, 8;
add.s64 %rd117, %rd87, %rd116;
cvt.u64.u32	%rd118, %r142;
ld.shared.u16 %rs34, [%rd106];
cvt.u64.u32	%rd122, %r143;
ld.shared.u16 %rs35, [%rd104];
st.shared.u16 [%rd106], %rs35;
st.shared.u16 [%rd104], %rs34;
ld.shared.u64 %rd125, [%rd115];
ld.shared.u64 %rd126, [%rd117];
st.shared.u64 [%rd115], %rd126;
st.shared.u64 [%rd117], %rd125;
add.s64 %rd128, %rd88, %rd118;
ld.shared.u8 %rs36, [%rd128];
add.s64 %rd129, %rd88, %rd122;
ld.shared.u8 %rs37, [%rd129];
st.shared.u8 [%rd128], %rs37;
st.shared.u8 [%rd129], %rs36;

BB1_26:
bar.sync 0;
ld.shared.u16 %rs38, [%rd20];
ld.shared.u16 %rs39, [%rd20+2];

	{ cvt.f32.f16 %f7, %rs38;}


	
	{ cvt.f32.f16 %f8, %rs39;}


	setp.geu.f32	%p19, %f7, %f8;
@%p19 bra BB1_28;

ld.shared.u8 %rs40, [%rd22];
mov.u32 %r858, 1;
setp.ne.s16	%p20, %rs40, 0;
@%p20 bra BB1_29;

BB1_28:
ld.shared.u8 %rs41, [%rd22+1];
setp.eq.s16	%p21, %rs41, 0;
selp.u32	%r858, 1, 0, %p21;

BB1_29:
bfe.u32 %r163, %r16, 1, 1;
setp.ne.s32	%p22, %r858, %r163;
@%p22 bra BB1_31;

ld.shared.u16 %rs42, [%rd20];
ld.shared.u16 %rs43, [%rd20+2];
st.shared.u16 [%rd20], %rs43;
st.shared.u16 [%rd20+2], %rs42;
mul.wide.u32 %rd143, %r18, 8;
add.s64 %rd145, %rd87, %rd143;
ld.shared.u64 %rd146, [%rd145];
ld.shared.u64 %rd147, [%rd145+8];
st.shared.u64 [%rd145], %rd147;
st.shared.u64 [%rd145+8], %rd146;
ld.shared.u8 %rs44, [%rd22];
ld.shared.u8 %rs45, [%rd22+1];
st.shared.u8 [%rd22], %rs45;
st.shared.u8 [%rd22+1], %rs44;

BB1_31:
bar.sync 0;
and.b32 %r165, %r16, 3;
sub.s32 %r166, %r18, %r165;
add.s32 %r167, %r166, 4;
mul.wide.u32 %rd150, %r167, 2;
add.s64 %rd152, %rd85, %rd150;
mul.wide.u32 %rd153, %r166, 2;
add.s64 %rd154, %rd85, %rd153;
ld.shared.u16 %rs46, [%rd154];
ld.shared.u16 %rs47, [%rd152];

	{ cvt.f32.f16 %f9, %rs46;}


	
	{ cvt.f32.f16 %f10, %rs47;}


	setp.geu.f32	%p23, %f9, %f10;
@%p23 bra BB1_33;

cvt.u64.u32	%rd155, %r166;
add.s64 %rd157, %rd88, %rd155;
ld.shared.u8 %rs48, [%rd157];
mov.u32 %r859, 1;
setp.ne.s16	%p24, %rs48, 0;
@%p24 bra BB1_34;

BB1_33:
cvt.u64.u32	%rd158, %r167;
add.s64 %rd160, %rd88, %rd158;
ld.shared.u8 %rs49, [%rd160];
setp.eq.s16	%p25, %rs49, 0;
selp.u32	%r859, 1, 0, %p25;

BB1_34:
bfe.u32 %r176, %r16, 2, 1;
setp.ne.s32	%p26, %r859, %r176;
@%p26 bra BB1_36;

mul.wide.u32 %rd161, %r166, 8;
add.s64 %rd163, %rd87, %rd161;
mul.wide.u32 %rd164, %r167, 8;
add.s64 %rd165, %rd87, %rd164;
cvt.u64.u32	%rd166, %r166;
ld.shared.u16 %rs50, [%rd154];
cvt.u64.u32	%rd170, %r167;
ld.shared.u16 %rs51, [%rd152];
st.shared.u16 [%rd154], %rs51;
st.shared.u16 [%rd152], %rs50;
ld.shared.u64 %rd173, [%rd163];
ld.shared.u64 %rd174, [%rd165];
st.shared.u64 [%rd163], %rd174;
st.shared.u64 [%rd165], %rd173;
add.s64 %rd176, %rd88, %rd166;
ld.shared.u8 %rs52, [%rd176];
add.s64 %rd177, %rd88, %rd170;
ld.shared.u8 %rs53, [%rd177];
st.shared.u8 [%rd176], %rs53;
st.shared.u8 [%rd177], %rs52;

BB1_36:
bar.sync 0;
ld.shared.u16 %rs54, [%rd106];
ld.shared.u16 %rs55, [%rd104];

	{ cvt.f32.f16 %f11, %rs54;}


	
	{ cvt.f32.f16 %f12, %rs55;}


	setp.geu.f32	%p27, %f11, %f12;
@%p27 bra BB1_38;

cvt.u64.u32	%rd183, %r142;
add.s64 %rd185, %rd88, %rd183;
ld.shared.u8 %rs56, [%rd185];
mov.u32 %r860, 1;
setp.ne.s16	%p28, %rs56, 0;
@%p28 bra BB1_39;

BB1_38:
cvt.u64.u32	%rd186, %r143;
add.s64 %rd188, %rd88, %rd186;
ld.shared.u8 %rs57, [%rd188];
setp.eq.s16	%p29, %rs57, 0;
selp.u32	%r860, 1, 0, %p29;

BB1_39:
bfe.u32 %r195, %r16, 2, 1;
setp.ne.s32	%p30, %r860, %r195;
@%p30 bra BB1_41;

cvt.u64.u32	%rd189, %r142;
ld.shared.u16 %rs58, [%rd106];
cvt.u64.u32	%rd193, %r143;
ld.shared.u16 %rs59, [%rd104];
st.shared.u16 [%rd106], %rs59;
st.shared.u16 [%rd104], %rs58;
mul.wide.u32 %rd196, %r142, 8;
add.s64 %rd198, %rd87, %rd196;
ld.shared.u64 %rd199, [%rd198];
mul.wide.u32 %rd200, %r143, 8;
add.s64 %rd201, %rd87, %rd200;
ld.shared.u64 %rd202, [%rd201];
st.shared.u64 [%rd198], %rd202;
st.shared.u64 [%rd201], %rd199;
add.s64 %rd204, %rd88, %rd189;
ld.shared.u8 %rs60, [%rd204];
add.s64 %rd205, %rd88, %rd193;
ld.shared.u8 %rs61, [%rd205];
st.shared.u8 [%rd204], %rs61;
st.shared.u8 [%rd205], %rs60;

BB1_41:
bar.sync 0;
ld.shared.u16 %rs62, [%rd20];
ld.shared.u16 %rs63, [%rd20+2];

	{ cvt.f32.f16 %f13, %rs62;}


	
	{ cvt.f32.f16 %f14, %rs63;}


	setp.geu.f32	%p31, %f13, %f14;
@%p31 bra BB1_43;

ld.shared.u8 %rs64, [%rd22];
mov.u32 %r861, 1;
setp.ne.s16	%p32, %rs64, 0;
@%p32 bra BB1_44;

BB1_43:
ld.shared.u8 %rs65, [%rd22+1];
setp.eq.s16	%p33, %rs65, 0;
selp.u32	%r861, 1, 0, %p33;

BB1_44:
bfe.u32 %r204, %r16, 2, 1;
setp.ne.s32	%p34, %r861, %r204;
@%p34 bra BB1_46;

ld.shared.u16 %rs66, [%rd20];
ld.shared.u16 %rs67, [%rd20+2];
st.shared.u16 [%rd20], %rs67;
st.shared.u16 [%rd20+2], %rs66;
mul.wide.u32 %rd219, %r18, 8;
add.s64 %rd221, %rd87, %rd219;
ld.shared.u64 %rd222, [%rd221];
ld.shared.u64 %rd223, [%rd221+8];
st.shared.u64 [%rd221], %rd223;
st.shared.u64 [%rd221+8], %rd222;
ld.shared.u8 %rs68, [%rd22];
ld.shared.u8 %rs69, [%rd22+1];
st.shared.u8 [%rd22], %rs69;
st.shared.u8 [%rd22+1], %rs68;

BB1_46:
bar.sync 0;
and.b32 %r206, %r16, 7;
sub.s32 %r207, %r18, %r206;
add.s32 %r208, %r207, 8;
mul.wide.u32 %rd226, %r208, 2;
add.s64 %rd228, %rd85, %rd226;
mul.wide.u32 %rd229, %r207, 2;
add.s64 %rd230, %rd85, %rd229;
ld.shared.u16 %rs70, [%rd230];
ld.shared.u16 %rs71, [%rd228];

	{ cvt.f32.f16 %f15, %rs70;}


	
	{ cvt.f32.f16 %f16, %rs71;}


	setp.geu.f32	%p35, %f15, %f16;
@%p35 bra BB1_48;

cvt.u64.u32	%rd231, %r207;
add.s64 %rd233, %rd88, %rd231;
ld.shared.u8 %rs72, [%rd233];
mov.u32 %r862, 1;
setp.ne.s16	%p36, %rs72, 0;
@%p36 bra BB1_49;

BB1_48:
cvt.u64.u32	%rd234, %r208;
add.s64 %rd236, %rd88, %rd234;
ld.shared.u8 %rs73, [%rd236];
setp.eq.s16	%p37, %rs73, 0;
selp.u32	%r862, 1, 0, %p37;

BB1_49:
bfe.u32 %r217, %r16, 3, 1;
setp.ne.s32	%p38, %r862, %r217;
@%p38 bra BB1_51;

mul.wide.u32 %rd237, %r207, 8;
add.s64 %rd239, %rd87, %rd237;
mul.wide.u32 %rd240, %r208, 8;
add.s64 %rd241, %rd87, %rd240;
cvt.u64.u32	%rd242, %r207;
ld.shared.u16 %rs74, [%rd230];
cvt.u64.u32	%rd246, %r208;
ld.shared.u16 %rs75, [%rd228];
st.shared.u16 [%rd230], %rs75;
st.shared.u16 [%rd228], %rs74;
ld.shared.u64 %rd249, [%rd239];
ld.shared.u64 %rd250, [%rd241];
st.shared.u64 [%rd239], %rd250;
st.shared.u64 [%rd241], %rd249;
add.s64 %rd252, %rd88, %rd242;
ld.shared.u8 %rs76, [%rd252];
add.s64 %rd253, %rd88, %rd246;
ld.shared.u8 %rs77, [%rd253];
st.shared.u8 [%rd252], %rs77;
st.shared.u8 [%rd253], %rs76;

BB1_51:
bar.sync 0;
ld.shared.u16 %rs78, [%rd154];
ld.shared.u16 %rs79, [%rd152];

	{ cvt.f32.f16 %f17, %rs78;}


	
	{ cvt.f32.f16 %f18, %rs79;}


	setp.geu.f32	%p39, %f17, %f18;
@%p39 bra BB1_53;

cvt.u64.u32	%rd259, %r166;
add.s64 %rd261, %rd88, %rd259;
ld.shared.u8 %rs80, [%rd261];
mov.u32 %r863, 1;
setp.ne.s16	%p40, %rs80, 0;
@%p40 bra BB1_54;

BB1_53:
cvt.u64.u32	%rd262, %r167;
add.s64 %rd264, %rd88, %rd262;
ld.shared.u8 %rs81, [%rd264];
setp.eq.s16	%p41, %rs81, 0;
selp.u32	%r863, 1, 0, %p41;

BB1_54:
bfe.u32 %r236, %r16, 3, 1;
setp.ne.s32	%p42, %r863, %r236;
@%p42 bra BB1_56;

cvt.u64.u32	%rd265, %r166;
ld.shared.u16 %rs82, [%rd154];
cvt.u64.u32	%rd269, %r167;
ld.shared.u16 %rs83, [%rd152];
st.shared.u16 [%rd154], %rs83;
st.shared.u16 [%rd152], %rs82;
mul.wide.u32 %rd272, %r166, 8;
add.s64 %rd274, %rd87, %rd272;
ld.shared.u64 %rd275, [%rd274];
mul.wide.u32 %rd276, %r167, 8;
add.s64 %rd277, %rd87, %rd276;
ld.shared.u64 %rd278, [%rd277];
st.shared.u64 [%rd274], %rd278;
st.shared.u64 [%rd277], %rd275;
add.s64 %rd280, %rd88, %rd265;
ld.shared.u8 %rs84, [%rd280];
add.s64 %rd281, %rd88, %rd269;
ld.shared.u8 %rs85, [%rd281];
st.shared.u8 [%rd280], %rs85;
st.shared.u8 [%rd281], %rs84;

BB1_56:
bar.sync 0;
ld.shared.u16 %rs86, [%rd106];
ld.shared.u16 %rs87, [%rd104];

	{ cvt.f32.f16 %f19, %rs86;}


	
	{ cvt.f32.f16 %f20, %rs87;}


	setp.geu.f32	%p43, %f19, %f20;
@%p43 bra BB1_58;

cvt.u64.u32	%rd287, %r142;
add.s64 %rd289, %rd88, %rd287;
ld.shared.u8 %rs88, [%rd289];
mov.u32 %r864, 1;
setp.ne.s16	%p44, %rs88, 0;
@%p44 bra BB1_59;

BB1_58:
cvt.u64.u32	%rd290, %r143;
add.s64 %rd292, %rd88, %rd290;
ld.shared.u8 %rs89, [%rd292];
setp.eq.s16	%p45, %rs89, 0;
selp.u32	%r864, 1, 0, %p45;

BB1_59:
bfe.u32 %r253, %r16, 3, 1;
setp.ne.s32	%p46, %r864, %r253;
@%p46 bra BB1_61;

cvt.u64.u32	%rd293, %r142;
ld.shared.u16 %rs90, [%rd106];
cvt.u64.u32	%rd297, %r143;
ld.shared.u16 %rs91, [%rd104];
st.shared.u16 [%rd106], %rs91;
st.shared.u16 [%rd104], %rs90;
mul.wide.u32 %rd300, %r142, 8;
add.s64 %rd302, %rd87, %rd300;
ld.shared.u64 %rd303, [%rd302];
mul.wide.u32 %rd304, %r143, 8;
add.s64 %rd305, %rd87, %rd304;
ld.shared.u64 %rd306, [%rd305];
st.shared.u64 [%rd302], %rd306;
st.shared.u64 [%rd305], %rd303;
add.s64 %rd308, %rd88, %rd293;
ld.shared.u8 %rs92, [%rd308];
add.s64 %rd309, %rd88, %rd297;
ld.shared.u8 %rs93, [%rd309];
st.shared.u8 [%rd308], %rs93;
st.shared.u8 [%rd309], %rs92;

BB1_61:
bar.sync 0;
ld.shared.u16 %rs94, [%rd20];
ld.shared.u16 %rs95, [%rd20+2];

	{ cvt.f32.f16 %f21, %rs94;}


	
	{ cvt.f32.f16 %f22, %rs95;}


	setp.geu.f32	%p47, %f21, %f22;
@%p47 bra BB1_63;

ld.shared.u8 %rs96, [%rd22];
mov.u32 %r865, 1;
setp.ne.s16	%p48, %rs96, 0;
@%p48 bra BB1_64;

BB1_63:
ld.shared.u8 %rs97, [%rd22+1];
setp.eq.s16	%p49, %rs97, 0;
selp.u32	%r865, 1, 0, %p49;

BB1_64:
bfe.u32 %r262, %r16, 3, 1;
setp.ne.s32	%p50, %r865, %r262;
@%p50 bra BB1_66;

ld.shared.u16 %rs98, [%rd20];
ld.shared.u16 %rs99, [%rd20+2];
st.shared.u16 [%rd20], %rs99;
st.shared.u16 [%rd20+2], %rs98;
mul.wide.u32 %rd323, %r18, 8;
add.s64 %rd325, %rd87, %rd323;
ld.shared.u64 %rd326, [%rd325];
ld.shared.u64 %rd327, [%rd325+8];
st.shared.u64 [%rd325], %rd327;
st.shared.u64 [%rd325+8], %rd326;
ld.shared.u8 %rs100, [%rd22];
ld.shared.u8 %rs101, [%rd22+1];
st.shared.u8 [%rd22], %rs101;
st.shared.u8 [%rd22+1], %rs100;

BB1_66:
bar.sync 0;
and.b32 %r264, %r16, 15;
sub.s32 %r265, %r18, %r264;
add.s32 %r266, %r265, 16;
mul.wide.u32 %rd330, %r266, 2;
add.s64 %rd332, %rd85, %rd330;
mul.wide.u32 %rd333, %r265, 2;
add.s64 %rd334, %rd85, %rd333;
ld.shared.u16 %rs102, [%rd334];
ld.shared.u16 %rs103, [%rd332];

	{ cvt.f32.f16 %f23, %rs102;}


	
	{ cvt.f32.f16 %f24, %rs103;}


	setp.geu.f32	%p51, %f23, %f24;
@%p51 bra BB1_68;

cvt.u64.u32	%rd335, %r265;
add.s64 %rd337, %rd88, %rd335;
ld.shared.u8 %rs104, [%rd337];
mov.u32 %r866, 1;
setp.ne.s16	%p52, %rs104, 0;
@%p52 bra BB1_69;

BB1_68:
cvt.u64.u32	%rd338, %r266;
add.s64 %rd340, %rd88, %rd338;
ld.shared.u8 %rs105, [%rd340];
setp.eq.s16	%p53, %rs105, 0;
selp.u32	%r866, 1, 0, %p53;

BB1_69:
bfe.u32 %r275, %r16, 4, 1;
setp.ne.s32	%p54, %r866, %r275;
@%p54 bra BB1_71;

mul.wide.u32 %rd341, %r265, 8;
add.s64 %rd343, %rd87, %rd341;
mul.wide.u32 %rd344, %r266, 8;
add.s64 %rd345, %rd87, %rd344;
cvt.u64.u32	%rd346, %r265;
ld.shared.u16 %rs106, [%rd334];
cvt.u64.u32	%rd350, %r266;
ld.shared.u16 %rs107, [%rd332];
st.shared.u16 [%rd334], %rs107;
st.shared.u16 [%rd332], %rs106;
ld.shared.u64 %rd353, [%rd343];
ld.shared.u64 %rd354, [%rd345];
st.shared.u64 [%rd343], %rd354;
st.shared.u64 [%rd345], %rd353;
add.s64 %rd356, %rd88, %rd346;
ld.shared.u8 %rs108, [%rd356];
add.s64 %rd357, %rd88, %rd350;
ld.shared.u8 %rs109, [%rd357];
st.shared.u8 [%rd356], %rs109;
st.shared.u8 [%rd357], %rs108;

BB1_71:
bar.sync 0;
ld.shared.u16 %rs110, [%rd230];
ld.shared.u16 %rs111, [%rd228];

	{ cvt.f32.f16 %f25, %rs110;}


	
	{ cvt.f32.f16 %f26, %rs111;}


	setp.geu.f32	%p55, %f25, %f26;
@%p55 bra BB1_73;

cvt.u64.u32	%rd363, %r207;
add.s64 %rd365, %rd88, %rd363;
ld.shared.u8 %rs112, [%rd365];
mov.u32 %r867, 1;
setp.ne.s16	%p56, %rs112, 0;
@%p56 bra BB1_74;

BB1_73:
cvt.u64.u32	%rd366, %r208;
add.s64 %rd368, %rd88, %rd366;
ld.shared.u8 %rs113, [%rd368];
setp.eq.s16	%p57, %rs113, 0;
selp.u32	%r867, 1, 0, %p57;

BB1_74:
bfe.u32 %r294, %r16, 4, 1;
setp.ne.s32	%p58, %r867, %r294;
@%p58 bra BB1_76;

cvt.u64.u32	%rd369, %r207;
ld.shared.u16 %rs114, [%rd230];
cvt.u64.u32	%rd373, %r208;
ld.shared.u16 %rs115, [%rd228];
st.shared.u16 [%rd230], %rs115;
st.shared.u16 [%rd228], %rs114;
mul.wide.u32 %rd376, %r207, 8;
add.s64 %rd378, %rd87, %rd376;
ld.shared.u64 %rd379, [%rd378];
mul.wide.u32 %rd380, %r208, 8;
add.s64 %rd381, %rd87, %rd380;
ld.shared.u64 %rd382, [%rd381];
st.shared.u64 [%rd378], %rd382;
st.shared.u64 [%rd381], %rd379;
add.s64 %rd384, %rd88, %rd369;
ld.shared.u8 %rs116, [%rd384];
add.s64 %rd385, %rd88, %rd373;
ld.shared.u8 %rs117, [%rd385];
st.shared.u8 [%rd384], %rs117;
st.shared.u8 [%rd385], %rs116;

BB1_76:
bar.sync 0;
ld.shared.u16 %rs118, [%rd154];
ld.shared.u16 %rs119, [%rd152];

	{ cvt.f32.f16 %f27, %rs118;}


	
	{ cvt.f32.f16 %f28, %rs119;}


	setp.geu.f32	%p59, %f27, %f28;
@%p59 bra BB1_78;

cvt.u64.u32	%rd391, %r166;
add.s64 %rd393, %rd88, %rd391;
ld.shared.u8 %rs120, [%rd393];
mov.u32 %r868, 1;
setp.ne.s16	%p60, %rs120, 0;
@%p60 bra BB1_79;

BB1_78:
cvt.u64.u32	%rd394, %r167;
add.s64 %rd396, %rd88, %rd394;
ld.shared.u8 %rs121, [%rd396];
setp.eq.s16	%p61, %rs121, 0;
selp.u32	%r868, 1, 0, %p61;

BB1_79:
bfe.u32 %r311, %r16, 4, 1;
setp.ne.s32	%p62, %r868, %r311;
@%p62 bra BB1_81;

cvt.u64.u32	%rd397, %r166;
ld.shared.u16 %rs122, [%rd154];
cvt.u64.u32	%rd401, %r167;
ld.shared.u16 %rs123, [%rd152];
st.shared.u16 [%rd154], %rs123;
st.shared.u16 [%rd152], %rs122;
mul.wide.u32 %rd404, %r166, 8;
add.s64 %rd406, %rd87, %rd404;
ld.shared.u64 %rd407, [%rd406];
mul.wide.u32 %rd408, %r167, 8;
add.s64 %rd409, %rd87, %rd408;
ld.shared.u64 %rd410, [%rd409];
st.shared.u64 [%rd406], %rd410;
st.shared.u64 [%rd409], %rd407;
add.s64 %rd412, %rd88, %rd397;
ld.shared.u8 %rs124, [%rd412];
add.s64 %rd413, %rd88, %rd401;
ld.shared.u8 %rs125, [%rd413];
st.shared.u8 [%rd412], %rs125;
st.shared.u8 [%rd413], %rs124;

BB1_81:
bar.sync 0;
ld.shared.u16 %rs126, [%rd106];
ld.shared.u16 %rs127, [%rd104];

	{ cvt.f32.f16 %f29, %rs126;}


	
	{ cvt.f32.f16 %f30, %rs127;}


	setp.geu.f32	%p63, %f29, %f30;
@%p63 bra BB1_83;

cvt.u64.u32	%rd419, %r142;
add.s64 %rd421, %rd88, %rd419;
ld.shared.u8 %rs128, [%rd421];
mov.u32 %r869, 1;
setp.ne.s16	%p64, %rs128, 0;
@%p64 bra BB1_84;

BB1_83:
cvt.u64.u32	%rd422, %r143;
add.s64 %rd424, %rd88, %rd422;
ld.shared.u8 %rs129, [%rd424];
setp.eq.s16	%p65, %rs129, 0;
selp.u32	%r869, 1, 0, %p65;

BB1_84:
bfe.u32 %r328, %r16, 4, 1;
setp.ne.s32	%p66, %r869, %r328;
@%p66 bra BB1_86;

cvt.u64.u32	%rd425, %r142;
ld.shared.u16 %rs130, [%rd106];
cvt.u64.u32	%rd429, %r143;
ld.shared.u16 %rs131, [%rd104];
st.shared.u16 [%rd106], %rs131;
st.shared.u16 [%rd104], %rs130;
mul.wide.u32 %rd432, %r142, 8;
add.s64 %rd434, %rd87, %rd432;
ld.shared.u64 %rd435, [%rd434];
mul.wide.u32 %rd436, %r143, 8;
add.s64 %rd437, %rd87, %rd436;
ld.shared.u64 %rd438, [%rd437];
st.shared.u64 [%rd434], %rd438;
st.shared.u64 [%rd437], %rd435;
add.s64 %rd440, %rd88, %rd425;
ld.shared.u8 %rs132, [%rd440];
add.s64 %rd441, %rd88, %rd429;
ld.shared.u8 %rs133, [%rd441];
st.shared.u8 [%rd440], %rs133;
st.shared.u8 [%rd441], %rs132;

BB1_86:
bar.sync 0;
ld.shared.u16 %rs134, [%rd20];
ld.shared.u16 %rs135, [%rd20+2];

	{ cvt.f32.f16 %f31, %rs134;}


	
	{ cvt.f32.f16 %f32, %rs135;}


	setp.geu.f32	%p67, %f31, %f32;
@%p67 bra BB1_88;

ld.shared.u8 %rs136, [%rd22];
mov.u32 %r870, 1;
setp.ne.s16	%p68, %rs136, 0;
@%p68 bra BB1_89;

BB1_88:
ld.shared.u8 %rs137, [%rd22+1];
setp.eq.s16	%p69, %rs137, 0;
selp.u32	%r870, 1, 0, %p69;

BB1_89:
bfe.u32 %r337, %r16, 4, 1;
setp.ne.s32	%p70, %r870, %r337;
@%p70 bra BB1_91;

ld.shared.u16 %rs138, [%rd20];
ld.shared.u16 %rs139, [%rd20+2];
st.shared.u16 [%rd20], %rs139;
st.shared.u16 [%rd20+2], %rs138;
mul.wide.u32 %rd455, %r18, 8;
add.s64 %rd457, %rd87, %rd455;
ld.shared.u64 %rd458, [%rd457];
ld.shared.u64 %rd459, [%rd457+8];
st.shared.u64 [%rd457], %rd459;
st.shared.u64 [%rd457+8], %rd458;
ld.shared.u8 %rs140, [%rd22];
ld.shared.u8 %rs141, [%rd22+1];
st.shared.u8 [%rd22], %rs141;
st.shared.u8 [%rd22+1], %rs140;

BB1_91:
bar.sync 0;
and.b32 %r339, %r16, 31;
sub.s32 %r340, %r18, %r339;
add.s32 %r341, %r340, 32;
mul.wide.u32 %rd462, %r341, 2;
add.s64 %rd464, %rd85, %rd462;
mul.wide.u32 %rd465, %r340, 2;
add.s64 %rd466, %rd85, %rd465;
ld.shared.u16 %rs142, [%rd466];
ld.shared.u16 %rs143, [%rd464];

	{ cvt.f32.f16 %f33, %rs142;}


	
	{ cvt.f32.f16 %f34, %rs143;}


	setp.geu.f32	%p71, %f33, %f34;
@%p71 bra BB1_93;

cvt.u64.u32	%rd467, %r340;
add.s64 %rd469, %rd88, %rd467;
ld.shared.u8 %rs144, [%rd469];
mov.u32 %r871, 1;
setp.ne.s16	%p72, %rs144, 0;
@%p72 bra BB1_94;

BB1_93:
cvt.u64.u32	%rd470, %r341;
add.s64 %rd472, %rd88, %rd470;
ld.shared.u8 %rs145, [%rd472];
setp.eq.s16	%p73, %rs145, 0;
selp.u32	%r871, 1, 0, %p73;

BB1_94:
bfe.u32 %r350, %r16, 5, 1;
setp.ne.s32	%p74, %r871, %r350;
@%p74 bra BB1_96;

mul.wide.u32 %rd473, %r340, 8;
add.s64 %rd475, %rd87, %rd473;
mul.wide.u32 %rd476, %r341, 8;
add.s64 %rd477, %rd87, %rd476;
cvt.u64.u32	%rd478, %r340;
ld.shared.u16 %rs146, [%rd466];
cvt.u64.u32	%rd482, %r341;
ld.shared.u16 %rs147, [%rd464];
st.shared.u16 [%rd466], %rs147;
st.shared.u16 [%rd464], %rs146;
ld.shared.u64 %rd485, [%rd475];
ld.shared.u64 %rd486, [%rd477];
st.shared.u64 [%rd475], %rd486;
st.shared.u64 [%rd477], %rd485;
add.s64 %rd488, %rd88, %rd478;
ld.shared.u8 %rs148, [%rd488];
add.s64 %rd489, %rd88, %rd482;
ld.shared.u8 %rs149, [%rd489];
st.shared.u8 [%rd488], %rs149;
st.shared.u8 [%rd489], %rs148;

BB1_96:
bar.sync 0;
ld.shared.u16 %rs150, [%rd334];
ld.shared.u16 %rs151, [%rd332];

	{ cvt.f32.f16 %f35, %rs150;}


	
	{ cvt.f32.f16 %f36, %rs151;}


	setp.geu.f32	%p75, %f35, %f36;
@%p75 bra BB1_98;

cvt.u64.u32	%rd495, %r265;
add.s64 %rd497, %rd88, %rd495;
ld.shared.u8 %rs152, [%rd497];
mov.u32 %r872, 1;
setp.ne.s16	%p76, %rs152, 0;
@%p76 bra BB1_99;

BB1_98:
cvt.u64.u32	%rd498, %r266;
add.s64 %rd500, %rd88, %rd498;
ld.shared.u8 %rs153, [%rd500];
setp.eq.s16	%p77, %rs153, 0;
selp.u32	%r872, 1, 0, %p77;

BB1_99:
bfe.u32 %r369, %r16, 5, 1;
setp.ne.s32	%p78, %r872, %r369;
@%p78 bra BB1_101;

cvt.u64.u32	%rd501, %r265;
ld.shared.u16 %rs154, [%rd334];
cvt.u64.u32	%rd505, %r266;
ld.shared.u16 %rs155, [%rd332];
st.shared.u16 [%rd334], %rs155;
st.shared.u16 [%rd332], %rs154;
mul.wide.u32 %rd508, %r265, 8;
add.s64 %rd510, %rd87, %rd508;
ld.shared.u64 %rd511, [%rd510];
mul.wide.u32 %rd512, %r266, 8;
add.s64 %rd513, %rd87, %rd512;
ld.shared.u64 %rd514, [%rd513];
st.shared.u64 [%rd510], %rd514;
st.shared.u64 [%rd513], %rd511;
add.s64 %rd516, %rd88, %rd501;
ld.shared.u8 %rs156, [%rd516];
add.s64 %rd517, %rd88, %rd505;
ld.shared.u8 %rs157, [%rd517];
st.shared.u8 [%rd516], %rs157;
st.shared.u8 [%rd517], %rs156;

BB1_101:
bar.sync 0;
ld.shared.u16 %rs158, [%rd230];
ld.shared.u16 %rs159, [%rd228];

	{ cvt.f32.f16 %f37, %rs158;}


	
	{ cvt.f32.f16 %f38, %rs159;}


	setp.geu.f32	%p79, %f37, %f38;
@%p79 bra BB1_103;

cvt.u64.u32	%rd523, %r207;
add.s64 %rd525, %rd88, %rd523;
ld.shared.u8 %rs160, [%rd525];
mov.u32 %r873, 1;
setp.ne.s16	%p80, %rs160, 0;
@%p80 bra BB1_104;

BB1_103:
cvt.u64.u32	%rd526, %r208;
add.s64 %rd528, %rd88, %rd526;
ld.shared.u8 %rs161, [%rd528];
setp.eq.s16	%p81, %rs161, 0;
selp.u32	%r873, 1, 0, %p81;

BB1_104:
bfe.u32 %r386, %r16, 5, 1;
setp.ne.s32	%p82, %r873, %r386;
@%p82 bra BB1_106;

cvt.u64.u32	%rd529, %r207;
ld.shared.u16 %rs162, [%rd230];
cvt.u64.u32	%rd533, %r208;
ld.shared.u16 %rs163, [%rd228];
st.shared.u16 [%rd230], %rs163;
st.shared.u16 [%rd228], %rs162;
mul.wide.u32 %rd536, %r207, 8;
add.s64 %rd538, %rd87, %rd536;
ld.shared.u64 %rd539, [%rd538];
mul.wide.u32 %rd540, %r208, 8;
add.s64 %rd541, %rd87, %rd540;
ld.shared.u64 %rd542, [%rd541];
st.shared.u64 [%rd538], %rd542;
st.shared.u64 [%rd541], %rd539;
add.s64 %rd544, %rd88, %rd529;
ld.shared.u8 %rs164, [%rd544];
add.s64 %rd545, %rd88, %rd533;
ld.shared.u8 %rs165, [%rd545];
st.shared.u8 [%rd544], %rs165;
st.shared.u8 [%rd545], %rs164;

BB1_106:
bar.sync 0;
ld.shared.u16 %rs166, [%rd154];
ld.shared.u16 %rs167, [%rd152];

	{ cvt.f32.f16 %f39, %rs166;}


	
	{ cvt.f32.f16 %f40, %rs167;}


	setp.geu.f32	%p83, %f39, %f40;
@%p83 bra BB1_108;

cvt.u64.u32	%rd551, %r166;
add.s64 %rd553, %rd88, %rd551;
ld.shared.u8 %rs168, [%rd553];
mov.u32 %r874, 1;
setp.ne.s16	%p84, %rs168, 0;
@%p84 bra BB1_109;

BB1_108:
cvt.u64.u32	%rd554, %r167;
add.s64 %rd556, %rd88, %rd554;
ld.shared.u8 %rs169, [%rd556];
setp.eq.s16	%p85, %rs169, 0;
selp.u32	%r874, 1, 0, %p85;

BB1_109:
bfe.u32 %r403, %r16, 5, 1;
setp.ne.s32	%p86, %r874, %r403;
@%p86 bra BB1_111;

cvt.u64.u32	%rd557, %r166;
ld.shared.u16 %rs170, [%rd154];
cvt.u64.u32	%rd561, %r167;
ld.shared.u16 %rs171, [%rd152];
st.shared.u16 [%rd154], %rs171;
st.shared.u16 [%rd152], %rs170;
mul.wide.u32 %rd564, %r166, 8;
add.s64 %rd566, %rd87, %rd564;
ld.shared.u64 %rd567, [%rd566];
mul.wide.u32 %rd568, %r167, 8;
add.s64 %rd569, %rd87, %rd568;
ld.shared.u64 %rd570, [%rd569];
st.shared.u64 [%rd566], %rd570;
st.shared.u64 [%rd569], %rd567;
add.s64 %rd572, %rd88, %rd557;
ld.shared.u8 %rs172, [%rd572];
add.s64 %rd573, %rd88, %rd561;
ld.shared.u8 %rs173, [%rd573];
st.shared.u8 [%rd572], %rs173;
st.shared.u8 [%rd573], %rs172;

BB1_111:
bar.sync 0;
ld.shared.u16 %rs174, [%rd106];
ld.shared.u16 %rs175, [%rd104];

	{ cvt.f32.f16 %f41, %rs174;}


	
	{ cvt.f32.f16 %f42, %rs175;}


	setp.geu.f32	%p87, %f41, %f42;
@%p87 bra BB1_113;

cvt.u64.u32	%rd579, %r142;
add.s64 %rd581, %rd88, %rd579;
ld.shared.u8 %rs176, [%rd581];
mov.u32 %r875, 1;
setp.ne.s16	%p88, %rs176, 0;
@%p88 bra BB1_114;

BB1_113:
cvt.u64.u32	%rd582, %r143;
add.s64 %rd584, %rd88, %rd582;
ld.shared.u8 %rs177, [%rd584];
setp.eq.s16	%p89, %rs177, 0;
selp.u32	%r875, 1, 0, %p89;

BB1_114:
bfe.u32 %r420, %r16, 5, 1;
setp.ne.s32	%p90, %r875, %r420;
@%p90 bra BB1_116;

cvt.u64.u32	%rd585, %r142;
ld.shared.u16 %rs178, [%rd106];
cvt.u64.u32	%rd589, %r143;
ld.shared.u16 %rs179, [%rd104];
st.shared.u16 [%rd106], %rs179;
st.shared.u16 [%rd104], %rs178;
mul.wide.u32 %rd592, %r142, 8;
add.s64 %rd594, %rd87, %rd592;
ld.shared.u64 %rd595, [%rd594];
mul.wide.u32 %rd596, %r143, 8;
add.s64 %rd597, %rd87, %rd596;
ld.shared.u64 %rd598, [%rd597];
st.shared.u64 [%rd594], %rd598;
st.shared.u64 [%rd597], %rd595;
add.s64 %rd600, %rd88, %rd585;
ld.shared.u8 %rs180, [%rd600];
add.s64 %rd601, %rd88, %rd589;
ld.shared.u8 %rs181, [%rd601];
st.shared.u8 [%rd600], %rs181;
st.shared.u8 [%rd601], %rs180;

BB1_116:
bar.sync 0;
ld.shared.u16 %rs182, [%rd20];
ld.shared.u16 %rs183, [%rd20+2];

	{ cvt.f32.f16 %f43, %rs182;}


	
	{ cvt.f32.f16 %f44, %rs183;}


	setp.geu.f32	%p91, %f43, %f44;
@%p91 bra BB1_118;

ld.shared.u8 %rs184, [%rd22];
mov.u32 %r876, 1;
setp.ne.s16	%p92, %rs184, 0;
@%p92 bra BB1_119;

BB1_118:
ld.shared.u8 %rs185, [%rd22+1];
setp.eq.s16	%p93, %rs185, 0;
selp.u32	%r876, 1, 0, %p93;

BB1_119:
bfe.u32 %r429, %r16, 5, 1;
setp.ne.s32	%p94, %r876, %r429;
@%p94 bra BB1_121;

ld.shared.u16 %rs186, [%rd20];
ld.shared.u16 %rs187, [%rd20+2];
st.shared.u16 [%rd20], %rs187;
st.shared.u16 [%rd20+2], %rs186;
mul.wide.u32 %rd615, %r18, 8;
add.s64 %rd617, %rd87, %rd615;
ld.shared.u64 %rd618, [%rd617];
ld.shared.u64 %rd619, [%rd617+8];
st.shared.u64 [%rd617], %rd619;
st.shared.u64 [%rd617+8], %rd618;
ld.shared.u8 %rs188, [%rd22];
ld.shared.u8 %rs189, [%rd22+1];
st.shared.u8 [%rd22], %rs189;
st.shared.u8 [%rd22+1], %rs188;

BB1_121:
bar.sync 0;
and.b32 %r431, %r16, 63;
sub.s32 %r432, %r18, %r431;
add.s32 %r433, %r432, 64;
mul.wide.u32 %rd622, %r433, 2;
add.s64 %rd624, %rd85, %rd622;
mul.wide.u32 %rd625, %r432, 2;
add.s64 %rd626, %rd85, %rd625;
ld.shared.u16 %rs190, [%rd626];
ld.shared.u16 %rs191, [%rd624];

	{ cvt.f32.f16 %f45, %rs190;}


	
	{ cvt.f32.f16 %f46, %rs191;}


	setp.geu.f32	%p95, %f45, %f46;
@%p95 bra BB1_123;

cvt.u64.u32	%rd627, %r432;
add.s64 %rd629, %rd88, %rd627;
ld.shared.u8 %rs192, [%rd629];
mov.u32 %r877, 1;
setp.ne.s16	%p96, %rs192, 0;
@%p96 bra BB1_124;

BB1_123:
cvt.u64.u32	%rd630, %r433;
add.s64 %rd632, %rd88, %rd630;
ld.shared.u8 %rs193, [%rd632];
setp.eq.s16	%p97, %rs193, 0;
selp.u32	%r877, 1, 0, %p97;

BB1_124:
bfe.u32 %r442, %r16, 6, 1;
setp.ne.s32	%p98, %r877, %r442;
@%p98 bra BB1_126;

mul.wide.u32 %rd633, %r432, 8;
add.s64 %rd635, %rd87, %rd633;
mul.wide.u32 %rd636, %r433, 8;
add.s64 %rd637, %rd87, %rd636;
cvt.u64.u32	%rd638, %r432;
ld.shared.u16 %rs194, [%rd626];
cvt.u64.u32	%rd642, %r433;
ld.shared.u16 %rs195, [%rd624];
st.shared.u16 [%rd626], %rs195;
st.shared.u16 [%rd624], %rs194;
ld.shared.u64 %rd645, [%rd635];
ld.shared.u64 %rd646, [%rd637];
st.shared.u64 [%rd635], %rd646;
st.shared.u64 [%rd637], %rd645;
add.s64 %rd648, %rd88, %rd638;
ld.shared.u8 %rs196, [%rd648];
add.s64 %rd649, %rd88, %rd642;
ld.shared.u8 %rs197, [%rd649];
st.shared.u8 [%rd648], %rs197;
st.shared.u8 [%rd649], %rs196;

BB1_126:
bar.sync 0;
ld.shared.u16 %rs198, [%rd466];
ld.shared.u16 %rs199, [%rd464];

	{ cvt.f32.f16 %f47, %rs198;}


	
	{ cvt.f32.f16 %f48, %rs199;}


	setp.geu.f32	%p99, %f47, %f48;
@%p99 bra BB1_128;

cvt.u64.u32	%rd655, %r340;
add.s64 %rd657, %rd88, %rd655;
ld.shared.u8 %rs200, [%rd657];
mov.u32 %r878, 1;
setp.ne.s16	%p100, %rs200, 0;
@%p100 bra BB1_129;

BB1_128:
cvt.u64.u32	%rd658, %r341;
add.s64 %rd660, %rd88, %rd658;
ld.shared.u8 %rs201, [%rd660];
setp.eq.s16	%p101, %rs201, 0;
selp.u32	%r878, 1, 0, %p101;

BB1_129:
bfe.u32 %r461, %r16, 6, 1;
setp.ne.s32	%p102, %r878, %r461;
@%p102 bra BB1_131;

cvt.u64.u32	%rd661, %r340;
ld.shared.u16 %rs202, [%rd466];
cvt.u64.u32	%rd665, %r341;
ld.shared.u16 %rs203, [%rd464];
st.shared.u16 [%rd466], %rs203;
st.shared.u16 [%rd464], %rs202;
mul.wide.u32 %rd668, %r340, 8;
add.s64 %rd670, %rd87, %rd668;
ld.shared.u64 %rd671, [%rd670];
mul.wide.u32 %rd672, %r341, 8;
add.s64 %rd673, %rd87, %rd672;
ld.shared.u64 %rd674, [%rd673];
st.shared.u64 [%rd670], %rd674;
st.shared.u64 [%rd673], %rd671;
add.s64 %rd676, %rd88, %rd661;
ld.shared.u8 %rs204, [%rd676];
add.s64 %rd677, %rd88, %rd665;
ld.shared.u8 %rs205, [%rd677];
st.shared.u8 [%rd676], %rs205;
st.shared.u8 [%rd677], %rs204;

BB1_131:
bar.sync 0;
ld.shared.u16 %rs206, [%rd334];
ld.shared.u16 %rs207, [%rd332];

	{ cvt.f32.f16 %f49, %rs206;}


	
	{ cvt.f32.f16 %f50, %rs207;}


	setp.geu.f32	%p103, %f49, %f50;
@%p103 bra BB1_133;

cvt.u64.u32	%rd683, %r265;
add.s64 %rd685, %rd88, %rd683;
ld.shared.u8 %rs208, [%rd685];
mov.u32 %r879, 1;
setp.ne.s16	%p104, %rs208, 0;
@%p104 bra BB1_134;

BB1_133:
cvt.u64.u32	%rd686, %r266;
add.s64 %rd688, %rd88, %rd686;
ld.shared.u8 %rs209, [%rd688];
setp.eq.s16	%p105, %rs209, 0;
selp.u32	%r879, 1, 0, %p105;

BB1_134:
bfe.u32 %r478, %r16, 6, 1;
setp.ne.s32	%p106, %r879, %r478;
@%p106 bra BB1_136;

cvt.u64.u32	%rd689, %r265;
ld.shared.u16 %rs210, [%rd334];
cvt.u64.u32	%rd693, %r266;
ld.shared.u16 %rs211, [%rd332];
st.shared.u16 [%rd334], %rs211;
st.shared.u16 [%rd332], %rs210;
mul.wide.u32 %rd696, %r265, 8;
add.s64 %rd698, %rd87, %rd696;
ld.shared.u64 %rd699, [%rd698];
mul.wide.u32 %rd700, %r266, 8;
add.s64 %rd701, %rd87, %rd700;
ld.shared.u64 %rd702, [%rd701];
st.shared.u64 [%rd698], %rd702;
st.shared.u64 [%rd701], %rd699;
add.s64 %rd704, %rd88, %rd689;
ld.shared.u8 %rs212, [%rd704];
add.s64 %rd705, %rd88, %rd693;
ld.shared.u8 %rs213, [%rd705];
st.shared.u8 [%rd704], %rs213;
st.shared.u8 [%rd705], %rs212;

BB1_136:
bar.sync 0;
ld.shared.u16 %rs214, [%rd230];
ld.shared.u16 %rs215, [%rd228];

	{ cvt.f32.f16 %f51, %rs214;}


	
	{ cvt.f32.f16 %f52, %rs215;}


	setp.geu.f32	%p107, %f51, %f52;
@%p107 bra BB1_138;

cvt.u64.u32	%rd711, %r207;
add.s64 %rd713, %rd88, %rd711;
ld.shared.u8 %rs216, [%rd713];
mov.u32 %r880, 1;
setp.ne.s16	%p108, %rs216, 0;
@%p108 bra BB1_139;

BB1_138:
cvt.u64.u32	%rd714, %r208;
add.s64 %rd716, %rd88, %rd714;
ld.shared.u8 %rs217, [%rd716];
setp.eq.s16	%p109, %rs217, 0;
selp.u32	%r880, 1, 0, %p109;

BB1_139:
bfe.u32 %r495, %r16, 6, 1;
setp.ne.s32	%p110, %r880, %r495;
@%p110 bra BB1_141;

cvt.u64.u32	%rd717, %r207;
ld.shared.u16 %rs218, [%rd230];
cvt.u64.u32	%rd721, %r208;
ld.shared.u16 %rs219, [%rd228];
st.shared.u16 [%rd230], %rs219;
st.shared.u16 [%rd228], %rs218;
mul.wide.u32 %rd724, %r207, 8;
add.s64 %rd726, %rd87, %rd724;
ld.shared.u64 %rd727, [%rd726];
mul.wide.u32 %rd728, %r208, 8;
add.s64 %rd729, %rd87, %rd728;
ld.shared.u64 %rd730, [%rd729];
st.shared.u64 [%rd726], %rd730;
st.shared.u64 [%rd729], %rd727;
add.s64 %rd732, %rd88, %rd717;
ld.shared.u8 %rs220, [%rd732];
add.s64 %rd733, %rd88, %rd721;
ld.shared.u8 %rs221, [%rd733];
st.shared.u8 [%rd732], %rs221;
st.shared.u8 [%rd733], %rs220;

BB1_141:
bar.sync 0;
ld.shared.u16 %rs222, [%rd154];
ld.shared.u16 %rs223, [%rd152];

	{ cvt.f32.f16 %f53, %rs222;}


	
	{ cvt.f32.f16 %f54, %rs223;}


	setp.geu.f32	%p111, %f53, %f54;
@%p111 bra BB1_143;

cvt.u64.u32	%rd739, %r166;
add.s64 %rd741, %rd88, %rd739;
ld.shared.u8 %rs224, [%rd741];
mov.u32 %r881, 1;
setp.ne.s16	%p112, %rs224, 0;
@%p112 bra BB1_144;

BB1_143:
cvt.u64.u32	%rd742, %r167;
add.s64 %rd744, %rd88, %rd742;
ld.shared.u8 %rs225, [%rd744];
setp.eq.s16	%p113, %rs225, 0;
selp.u32	%r881, 1, 0, %p113;

BB1_144:
bfe.u32 %r512, %r16, 6, 1;
setp.ne.s32	%p114, %r881, %r512;
@%p114 bra BB1_146;

cvt.u64.u32	%rd745, %r166;
ld.shared.u16 %rs226, [%rd154];
cvt.u64.u32	%rd749, %r167;
ld.shared.u16 %rs227, [%rd152];
st.shared.u16 [%rd154], %rs227;
st.shared.u16 [%rd152], %rs226;
mul.wide.u32 %rd752, %r166, 8;
add.s64 %rd754, %rd87, %rd752;
ld.shared.u64 %rd755, [%rd754];
mul.wide.u32 %rd756, %r167, 8;
add.s64 %rd757, %rd87, %rd756;
ld.shared.u64 %rd758, [%rd757];
st.shared.u64 [%rd754], %rd758;
st.shared.u64 [%rd757], %rd755;
add.s64 %rd760, %rd88, %rd745;
ld.shared.u8 %rs228, [%rd760];
add.s64 %rd761, %rd88, %rd749;
ld.shared.u8 %rs229, [%rd761];
st.shared.u8 [%rd760], %rs229;
st.shared.u8 [%rd761], %rs228;

BB1_146:
bar.sync 0;
ld.shared.u16 %rs230, [%rd106];
ld.shared.u16 %rs231, [%rd104];

	{ cvt.f32.f16 %f55, %rs230;}


	
	{ cvt.f32.f16 %f56, %rs231;}


	setp.geu.f32	%p115, %f55, %f56;
@%p115 bra BB1_148;

cvt.u64.u32	%rd767, %r142;
add.s64 %rd769, %rd88, %rd767;
ld.shared.u8 %rs232, [%rd769];
mov.u32 %r882, 1;
setp.ne.s16	%p116, %rs232, 0;
@%p116 bra BB1_149;

BB1_148:
cvt.u64.u32	%rd770, %r143;
add.s64 %rd772, %rd88, %rd770;
ld.shared.u8 %rs233, [%rd772];
setp.eq.s16	%p117, %rs233, 0;
selp.u32	%r882, 1, 0, %p117;

BB1_149:
bfe.u32 %r529, %r16, 6, 1;
setp.ne.s32	%p118, %r882, %r529;
@%p118 bra BB1_151;

cvt.u64.u32	%rd773, %r142;
ld.shared.u16 %rs234, [%rd106];
cvt.u64.u32	%rd777, %r143;
ld.shared.u16 %rs235, [%rd104];
st.shared.u16 [%rd106], %rs235;
st.shared.u16 [%rd104], %rs234;
mul.wide.u32 %rd780, %r142, 8;
add.s64 %rd782, %rd87, %rd780;
ld.shared.u64 %rd783, [%rd782];
mul.wide.u32 %rd784, %r143, 8;
add.s64 %rd785, %rd87, %rd784;
ld.shared.u64 %rd786, [%rd785];
st.shared.u64 [%rd782], %rd786;
st.shared.u64 [%rd785], %rd783;
add.s64 %rd788, %rd88, %rd773;
ld.shared.u8 %rs236, [%rd788];
add.s64 %rd789, %rd88, %rd777;
ld.shared.u8 %rs237, [%rd789];
st.shared.u8 [%rd788], %rs237;
st.shared.u8 [%rd789], %rs236;

BB1_151:
bar.sync 0;
ld.shared.u16 %rs238, [%rd20];
ld.shared.u16 %rs239, [%rd20+2];

	{ cvt.f32.f16 %f57, %rs238;}


	
	{ cvt.f32.f16 %f58, %rs239;}


	setp.geu.f32	%p119, %f57, %f58;
@%p119 bra BB1_153;

ld.shared.u8 %rs240, [%rd22];
mov.u32 %r883, 1;
setp.ne.s16	%p120, %rs240, 0;
@%p120 bra BB1_154;

BB1_153:
ld.shared.u8 %rs241, [%rd22+1];
setp.eq.s16	%p121, %rs241, 0;
selp.u32	%r883, 1, 0, %p121;

BB1_154:
bfe.u32 %r538, %r16, 6, 1;
setp.ne.s32	%p122, %r883, %r538;
@%p122 bra BB1_156;

ld.shared.u16 %rs242, [%rd20];
ld.shared.u16 %rs243, [%rd20+2];
st.shared.u16 [%rd20], %rs243;
st.shared.u16 [%rd20+2], %rs242;
mul.wide.u32 %rd803, %r18, 8;
add.s64 %rd805, %rd87, %rd803;
ld.shared.u64 %rd806, [%rd805];
ld.shared.u64 %rd807, [%rd805+8];
st.shared.u64 [%rd805], %rd807;
st.shared.u64 [%rd805+8], %rd806;
ld.shared.u8 %rs244, [%rd22];
ld.shared.u8 %rs245, [%rd22+1];
st.shared.u8 [%rd22], %rs245;
st.shared.u8 [%rd22+1], %rs244;

BB1_156:
bar.sync 0;
and.b32 %r540, %r16, 127;
sub.s32 %r541, %r18, %r540;
add.s32 %r542, %r541, 128;
mul.wide.u32 %rd810, %r542, 2;
add.s64 %rd812, %rd85, %rd810;
mul.wide.u32 %rd813, %r541, 2;
add.s64 %rd814, %rd85, %rd813;
ld.shared.u16 %rs246, [%rd814];
ld.shared.u16 %rs247, [%rd812];

	{ cvt.f32.f16 %f59, %rs246;}


	
	{ cvt.f32.f16 %f60, %rs247;}


	setp.geu.f32	%p123, %f59, %f60;
@%p123 bra BB1_158;

cvt.u64.u32	%rd815, %r541;
add.s64 %rd817, %rd88, %rd815;
ld.shared.u8 %rs248, [%rd817];
mov.u32 %r884, 1;
setp.ne.s16	%p124, %rs248, 0;
@%p124 bra BB1_159;

BB1_158:
cvt.u64.u32	%rd818, %r542;
add.s64 %rd820, %rd88, %rd818;
ld.shared.u8 %rs249, [%rd820];
setp.eq.s16	%p125, %rs249, 0;
selp.u32	%r884, 1, 0, %p125;

BB1_159:
bfe.u32 %r551, %r16, 7, 1;
setp.ne.s32	%p126, %r884, %r551;
@%p126 bra BB1_161;

mul.wide.u32 %rd821, %r541, 8;
add.s64 %rd823, %rd87, %rd821;
mul.wide.u32 %rd824, %r542, 8;
add.s64 %rd825, %rd87, %rd824;
cvt.u64.u32	%rd826, %r541;
ld.shared.u16 %rs250, [%rd814];
cvt.u64.u32	%rd830, %r542;
ld.shared.u16 %rs251, [%rd812];
st.shared.u16 [%rd814], %rs251;
st.shared.u16 [%rd812], %rs250;
ld.shared.u64 %rd833, [%rd823];
ld.shared.u64 %rd834, [%rd825];
st.shared.u64 [%rd823], %rd834;
st.shared.u64 [%rd825], %rd833;
add.s64 %rd836, %rd88, %rd826;
ld.shared.u8 %rs252, [%rd836];
add.s64 %rd837, %rd88, %rd830;
ld.shared.u8 %rs253, [%rd837];
st.shared.u8 [%rd836], %rs253;
st.shared.u8 [%rd837], %rs252;

BB1_161:
bar.sync 0;
ld.shared.u16 %rs254, [%rd626];
ld.shared.u16 %rs255, [%rd624];

	{ cvt.f32.f16 %f61, %rs254;}


	
	{ cvt.f32.f16 %f62, %rs255;}


	setp.geu.f32	%p127, %f61, %f62;
@%p127 bra BB1_163;

cvt.u64.u32	%rd843, %r432;
add.s64 %rd845, %rd88, %rd843;
ld.shared.u8 %rs256, [%rd845];
mov.u32 %r885, 1;
setp.ne.s16	%p128, %rs256, 0;
@%p128 bra BB1_164;

BB1_163:
cvt.u64.u32	%rd846, %r433;
add.s64 %rd848, %rd88, %rd846;
ld.shared.u8 %rs257, [%rd848];
setp.eq.s16	%p129, %rs257, 0;
selp.u32	%r885, 1, 0, %p129;

BB1_164:
bfe.u32 %r570, %r16, 7, 1;
setp.ne.s32	%p130, %r885, %r570;
@%p130 bra BB1_166;

cvt.u64.u32	%rd849, %r432;
ld.shared.u16 %rs258, [%rd626];
cvt.u64.u32	%rd853, %r433;
ld.shared.u16 %rs259, [%rd624];
st.shared.u16 [%rd626], %rs259;
st.shared.u16 [%rd624], %rs258;
mul.wide.u32 %rd856, %r432, 8;
add.s64 %rd858, %rd87, %rd856;
ld.shared.u64 %rd859, [%rd858];
mul.wide.u32 %rd860, %r433, 8;
add.s64 %rd861, %rd87, %rd860;
ld.shared.u64 %rd862, [%rd861];
st.shared.u64 [%rd858], %rd862;
st.shared.u64 [%rd861], %rd859;
add.s64 %rd864, %rd88, %rd849;
ld.shared.u8 %rs260, [%rd864];
add.s64 %rd865, %rd88, %rd853;
ld.shared.u8 %rs261, [%rd865];
st.shared.u8 [%rd864], %rs261;
st.shared.u8 [%rd865], %rs260;

BB1_166:
bar.sync 0;
ld.shared.u16 %rs262, [%rd466];
ld.shared.u16 %rs263, [%rd464];

	{ cvt.f32.f16 %f63, %rs262;}


	
	{ cvt.f32.f16 %f64, %rs263;}


	setp.geu.f32	%p131, %f63, %f64;
@%p131 bra BB1_168;

cvt.u64.u32	%rd871, %r340;
add.s64 %rd873, %rd88, %rd871;
ld.shared.u8 %rs264, [%rd873];
mov.u32 %r886, 1;
setp.ne.s16	%p132, %rs264, 0;
@%p132 bra BB1_169;

BB1_168:
cvt.u64.u32	%rd874, %r341;
add.s64 %rd876, %rd88, %rd874;
ld.shared.u8 %rs265, [%rd876];
setp.eq.s16	%p133, %rs265, 0;
selp.u32	%r886, 1, 0, %p133;

BB1_169:
bfe.u32 %r587, %r16, 7, 1;
setp.ne.s32	%p134, %r886, %r587;
@%p134 bra BB1_171;

cvt.u64.u32	%rd877, %r340;
ld.shared.u16 %rs266, [%rd466];
cvt.u64.u32	%rd881, %r341;
ld.shared.u16 %rs267, [%rd464];
st.shared.u16 [%rd466], %rs267;
st.shared.u16 [%rd464], %rs266;
mul.wide.u32 %rd884, %r340, 8;
add.s64 %rd886, %rd87, %rd884;
ld.shared.u64 %rd887, [%rd886];
mul.wide.u32 %rd888, %r341, 8;
add.s64 %rd889, %rd87, %rd888;
ld.shared.u64 %rd890, [%rd889];
st.shared.u64 [%rd886], %rd890;
st.shared.u64 [%rd889], %rd887;
add.s64 %rd892, %rd88, %rd877;
ld.shared.u8 %rs268, [%rd892];
add.s64 %rd893, %rd88, %rd881;
ld.shared.u8 %rs269, [%rd893];
st.shared.u8 [%rd892], %rs269;
st.shared.u8 [%rd893], %rs268;

BB1_171:
bar.sync 0;
ld.shared.u16 %rs270, [%rd334];
ld.shared.u16 %rs271, [%rd332];

	{ cvt.f32.f16 %f65, %rs270;}


	
	{ cvt.f32.f16 %f66, %rs271;}


	setp.geu.f32	%p135, %f65, %f66;
@%p135 bra BB1_173;

cvt.u64.u32	%rd899, %r265;
add.s64 %rd901, %rd88, %rd899;
ld.shared.u8 %rs272, [%rd901];
mov.u32 %r887, 1;
setp.ne.s16	%p136, %rs272, 0;
@%p136 bra BB1_174;

BB1_173:
cvt.u64.u32	%rd902, %r266;
add.s64 %rd904, %rd88, %rd902;
ld.shared.u8 %rs273, [%rd904];
setp.eq.s16	%p137, %rs273, 0;
selp.u32	%r887, 1, 0, %p137;

BB1_174:
bfe.u32 %r604, %r16, 7, 1;
setp.ne.s32	%p138, %r887, %r604;
@%p138 bra BB1_176;

cvt.u64.u32	%rd905, %r265;
ld.shared.u16 %rs274, [%rd334];
cvt.u64.u32	%rd909, %r266;
ld.shared.u16 %rs275, [%rd332];
st.shared.u16 [%rd334], %rs275;
st.shared.u16 [%rd332], %rs274;
mul.wide.u32 %rd912, %r265, 8;
add.s64 %rd914, %rd87, %rd912;
ld.shared.u64 %rd915, [%rd914];
mul.wide.u32 %rd916, %r266, 8;
add.s64 %rd917, %rd87, %rd916;
ld.shared.u64 %rd918, [%rd917];
st.shared.u64 [%rd914], %rd918;
st.shared.u64 [%rd917], %rd915;
add.s64 %rd920, %rd88, %rd905;
ld.shared.u8 %rs276, [%rd920];
add.s64 %rd921, %rd88, %rd909;
ld.shared.u8 %rs277, [%rd921];
st.shared.u8 [%rd920], %rs277;
st.shared.u8 [%rd921], %rs276;

BB1_176:
bar.sync 0;
ld.shared.u16 %rs278, [%rd230];
ld.shared.u16 %rs279, [%rd228];

	{ cvt.f32.f16 %f67, %rs278;}


	
	{ cvt.f32.f16 %f68, %rs279;}


	setp.geu.f32	%p139, %f67, %f68;
@%p139 bra BB1_178;

cvt.u64.u32	%rd927, %r207;
add.s64 %rd929, %rd88, %rd927;
ld.shared.u8 %rs280, [%rd929];
mov.u32 %r888, 1;
setp.ne.s16	%p140, %rs280, 0;
@%p140 bra BB1_179;

BB1_178:
cvt.u64.u32	%rd930, %r208;
add.s64 %rd932, %rd88, %rd930;
ld.shared.u8 %rs281, [%rd932];
setp.eq.s16	%p141, %rs281, 0;
selp.u32	%r888, 1, 0, %p141;

BB1_179:
bfe.u32 %r621, %r16, 7, 1;
setp.ne.s32	%p142, %r888, %r621;
@%p142 bra BB1_181;

cvt.u64.u32	%rd933, %r207;
ld.shared.u16 %rs282, [%rd230];
cvt.u64.u32	%rd937, %r208;
ld.shared.u16 %rs283, [%rd228];
st.shared.u16 [%rd230], %rs283;
st.shared.u16 [%rd228], %rs282;
mul.wide.u32 %rd940, %r207, 8;
add.s64 %rd942, %rd87, %rd940;
ld.shared.u64 %rd943, [%rd942];
mul.wide.u32 %rd944, %r208, 8;
add.s64 %rd945, %rd87, %rd944;
ld.shared.u64 %rd946, [%rd945];
st.shared.u64 [%rd942], %rd946;
st.shared.u64 [%rd945], %rd943;
add.s64 %rd948, %rd88, %rd933;
ld.shared.u8 %rs284, [%rd948];
add.s64 %rd949, %rd88, %rd937;
ld.shared.u8 %rs285, [%rd949];
st.shared.u8 [%rd948], %rs285;
st.shared.u8 [%rd949], %rs284;

BB1_181:
bar.sync 0;
ld.shared.u16 %rs286, [%rd154];
ld.shared.u16 %rs287, [%rd152];

	{ cvt.f32.f16 %f69, %rs286;}


	
	{ cvt.f32.f16 %f70, %rs287;}


	setp.geu.f32	%p143, %f69, %f70;
@%p143 bra BB1_183;

cvt.u64.u32	%rd955, %r166;
add.s64 %rd957, %rd88, %rd955;
ld.shared.u8 %rs288, [%rd957];
mov.u32 %r889, 1;
setp.ne.s16	%p144, %rs288, 0;
@%p144 bra BB1_184;

BB1_183:
cvt.u64.u32	%rd958, %r167;
add.s64 %rd960, %rd88, %rd958;
ld.shared.u8 %rs289, [%rd960];
setp.eq.s16	%p145, %rs289, 0;
selp.u32	%r889, 1, 0, %p145;

BB1_184:
bfe.u32 %r638, %r16, 7, 1;
setp.ne.s32	%p146, %r889, %r638;
@%p146 bra BB1_186;

cvt.u64.u32	%rd961, %r166;
ld.shared.u16 %rs290, [%rd154];
cvt.u64.u32	%rd965, %r167;
ld.shared.u16 %rs291, [%rd152];
st.shared.u16 [%rd154], %rs291;
st.shared.u16 [%rd152], %rs290;
mul.wide.u32 %rd968, %r166, 8;
add.s64 %rd970, %rd87, %rd968;
ld.shared.u64 %rd971, [%rd970];
mul.wide.u32 %rd972, %r167, 8;
add.s64 %rd973, %rd87, %rd972;
ld.shared.u64 %rd974, [%rd973];
st.shared.u64 [%rd970], %rd974;
st.shared.u64 [%rd973], %rd971;
add.s64 %rd976, %rd88, %rd961;
ld.shared.u8 %rs292, [%rd976];
add.s64 %rd977, %rd88, %rd965;
ld.shared.u8 %rs293, [%rd977];
st.shared.u8 [%rd976], %rs293;
st.shared.u8 [%rd977], %rs292;

BB1_186:
bar.sync 0;
ld.shared.u16 %rs294, [%rd106];
ld.shared.u16 %rs295, [%rd104];

	{ cvt.f32.f16 %f71, %rs294;}


	
	{ cvt.f32.f16 %f72, %rs295;}


	setp.geu.f32	%p147, %f71, %f72;
@%p147 bra BB1_188;

cvt.u64.u32	%rd983, %r142;
add.s64 %rd985, %rd88, %rd983;
ld.shared.u8 %rs296, [%rd985];
mov.u32 %r890, 1;
setp.ne.s16	%p148, %rs296, 0;
@%p148 bra BB1_189;

BB1_188:
cvt.u64.u32	%rd986, %r143;
add.s64 %rd988, %rd88, %rd986;
ld.shared.u8 %rs297, [%rd988];
setp.eq.s16	%p149, %rs297, 0;
selp.u32	%r890, 1, 0, %p149;

BB1_189:
bfe.u32 %r655, %r16, 7, 1;
setp.ne.s32	%p150, %r890, %r655;
@%p150 bra BB1_191;

cvt.u64.u32	%rd989, %r142;
ld.shared.u16 %rs298, [%rd106];
cvt.u64.u32	%rd993, %r143;
ld.shared.u16 %rs299, [%rd104];
st.shared.u16 [%rd106], %rs299;
st.shared.u16 [%rd104], %rs298;
mul.wide.u32 %rd996, %r142, 8;
add.s64 %rd998, %rd87, %rd996;
ld.shared.u64 %rd999, [%rd998];
mul.wide.u32 %rd1000, %r143, 8;
add.s64 %rd1001, %rd87, %rd1000;
ld.shared.u64 %rd1002, [%rd1001];
st.shared.u64 [%rd998], %rd1002;
st.shared.u64 [%rd1001], %rd999;
add.s64 %rd1004, %rd88, %rd989;
ld.shared.u8 %rs300, [%rd1004];
add.s64 %rd1005, %rd88, %rd993;
ld.shared.u8 %rs301, [%rd1005];
st.shared.u8 [%rd1004], %rs301;
st.shared.u8 [%rd1005], %rs300;

BB1_191:
bar.sync 0;
ld.shared.u16 %rs302, [%rd20];
ld.shared.u16 %rs303, [%rd20+2];

	{ cvt.f32.f16 %f73, %rs302;}


	
	{ cvt.f32.f16 %f74, %rs303;}


	setp.geu.f32	%p151, %f73, %f74;
@%p151 bra BB1_193;

ld.shared.u8 %rs304, [%rd22];
mov.u32 %r891, 1;
setp.ne.s16	%p152, %rs304, 0;
@%p152 bra BB1_194;

BB1_193:
ld.shared.u8 %rs305, [%rd22+1];
setp.eq.s16	%p153, %rs305, 0;
selp.u32	%r891, 1, 0, %p153;

BB1_194:
bfe.u32 %r664, %r16, 7, 1;
setp.ne.s32	%p154, %r891, %r664;
@%p154 bra BB1_196;

ld.shared.u16 %rs306, [%rd20];
ld.shared.u16 %rs307, [%rd20+2];
st.shared.u16 [%rd20], %rs307;
st.shared.u16 [%rd20+2], %rs306;
mul.wide.u32 %rd1019, %r18, 8;
add.s64 %rd1021, %rd87, %rd1019;
ld.shared.u64 %rd1022, [%rd1021];
ld.shared.u64 %rd1023, [%rd1021+8];
st.shared.u64 [%rd1021], %rd1023;
st.shared.u64 [%rd1021+8], %rd1022;
ld.shared.u8 %rs308, [%rd22];
ld.shared.u8 %rs309, [%rd22+1];
st.shared.u8 [%rd22], %rs309;
st.shared.u8 [%rd22+1], %rs308;

BB1_196:
bfe.u32 %r97, %r16, 8, 1;
mov.u32 %r892, 256;

BB1_197:
bar.sync 0;
add.s32 %r667, %r892, -1;
and.b32 %r668, %r667, %r16;
sub.s32 %r670, %r18, %r668;
add.s32 %r671, %r670, %r892;
cvt.u64.u32	%rd23, %r671;
mul.wide.u32 %rd1026, %r671, 2;
add.s64 %rd27, %rd85, %rd1026;
add.s64 %rd24, %rd88, %rd23;
cvt.u64.u32	%rd25, %r670;
mul.wide.u32 %rd1029, %r670, 2;
add.s64 %rd26, %rd85, %rd1029;
ld.shared.u16 %rs310, [%rd26];
ld.shared.u16 %rs311, [%rd27];

	{ cvt.f32.f16 %f75, %rs310;}


	
	{ cvt.f32.f16 %f76, %rs311;}


	add.s64 %rd28, %rd88, %rd25;
setp.geu.f32	%p155, %f75, %f76;
@%p155 bra BB1_199;

ld.shared.u8 %rs312, [%rd28];
mov.u32 %r893, 1;
setp.ne.s16	%p156, %rs312, 0;
@%p156 bra BB1_200;

BB1_199:
ld.shared.u8 %rs313, [%rd24];
setp.eq.s16	%p157, %rs313, 0;
selp.u32	%r893, 1, 0, %p157;

BB1_200:
setp.ne.s32	%p158, %r893, %r97;
@%p158 bra BB1_202;

shl.b64 %rd1030, %rd23, 3;
add.s64 %rd1032, %rd87, %rd1030;
ld.shared.u16 %rs314, [%rd26];
ld.shared.u16 %rs315, [%rd27];
st.shared.u16 [%rd26], %rs315;
st.shared.u16 [%rd27], %rs314;
shl.b64 %rd1033, %rd25, 3;
add.s64 %rd1034, %rd87, %rd1033;
ld.shared.u64 %rd1035, [%rd1034];
ld.shared.u64 %rd1036, [%rd1032];
st.shared.u64 [%rd1034], %rd1036;
st.shared.u64 [%rd1032], %rd1035;
ld.shared.u8 %rs316, [%rd28];
ld.shared.u8 %rs317, [%rd24];
st.shared.u8 [%rd28], %rs317;
st.shared.u8 [%rd24], %rs316;

BB1_202:
shr.u32 %r101, %r892, 1;
bar.sync 0;
add.s32 %r673, %r101, -1;
and.b32 %r674, %r673, %r16;
sub.s32 %r676, %r18, %r674;
add.s32 %r677, %r676, %r101;
cvt.u64.u32	%rd29, %r677;
mul.wide.u32 %rd1037, %r677, 2;
add.s64 %rd33, %rd85, %rd1037;
add.s64 %rd30, %rd88, %rd29;
cvt.u64.u32	%rd31, %r676;
mul.wide.u32 %rd1040, %r676, 2;
add.s64 %rd32, %rd85, %rd1040;
ld.shared.u16 %rs318, [%rd32];
ld.shared.u16 %rs319, [%rd33];

	{ cvt.f32.f16 %f77, %rs318;}


	
	{ cvt.f32.f16 %f78, %rs319;}


	add.s64 %rd34, %rd88, %rd31;
setp.geu.f32	%p159, %f77, %f78;
@%p159 bra BB1_204;

ld.shared.u8 %rs320, [%rd34];
mov.u32 %r894, 1;
setp.ne.s16	%p160, %rs320, 0;
@%p160 bra BB1_205;

BB1_204:
ld.shared.u8 %rs321, [%rd30];
setp.eq.s16	%p161, %rs321, 0;
selp.u32	%r894, 1, 0, %p161;

BB1_205:
setp.ne.s32	%p162, %r894, %r97;
@%p162 bra BB1_207;

shl.b64 %rd1041, %rd29, 3;
add.s64 %rd1043, %rd87, %rd1041;
ld.shared.u16 %rs322, [%rd32];
ld.shared.u16 %rs323, [%rd33];
st.shared.u16 [%rd32], %rs323;
st.shared.u16 [%rd33], %rs322;
shl.b64 %rd1044, %rd31, 3;
add.s64 %rd1045, %rd87, %rd1044;
ld.shared.u64 %rd1046, [%rd1045];
ld.shared.u64 %rd1047, [%rd1043];
st.shared.u64 [%rd1045], %rd1047;
st.shared.u64 [%rd1043], %rd1046;
ld.shared.u8 %rs324, [%rd34];
ld.shared.u8 %rs325, [%rd30];
st.shared.u8 [%rd34], %rs325;
st.shared.u8 [%rd30], %rs324;

BB1_207:
shr.u32 %r104, %r892, 2;
bar.sync 0;
add.s32 %r679, %r104, -1;
and.b32 %r680, %r679, %r16;
sub.s32 %r682, %r18, %r680;
add.s32 %r683, %r682, %r104;
cvt.u64.u32	%rd35, %r683;
mul.wide.u32 %rd1048, %r683, 2;
add.s64 %rd39, %rd85, %rd1048;
add.s64 %rd36, %rd88, %rd35;
cvt.u64.u32	%rd37, %r682;
mul.wide.u32 %rd1051, %r682, 2;
add.s64 %rd38, %rd85, %rd1051;
ld.shared.u16 %rs326, [%rd38];
ld.shared.u16 %rs327, [%rd39];

	{ cvt.f32.f16 %f79, %rs326;}


	
	{ cvt.f32.f16 %f80, %rs327;}


	add.s64 %rd40, %rd88, %rd37;
setp.geu.f32	%p163, %f79, %f80;
@%p163 bra BB1_209;

ld.shared.u8 %rs328, [%rd40];
mov.u32 %r895, 1;
setp.ne.s16	%p164, %rs328, 0;
@%p164 bra BB1_210;

BB1_209:
ld.shared.u8 %rs329, [%rd36];
setp.eq.s16	%p165, %rs329, 0;
selp.u32	%r895, 1, 0, %p165;

BB1_210:
setp.ne.s32	%p166, %r895, %r97;
@%p166 bra BB1_212;

shl.b64 %rd1052, %rd35, 3;
add.s64 %rd1054, %rd87, %rd1052;
ld.shared.u16 %rs330, [%rd38];
ld.shared.u16 %rs331, [%rd39];
st.shared.u16 [%rd38], %rs331;
st.shared.u16 [%rd39], %rs330;
shl.b64 %rd1055, %rd37, 3;
add.s64 %rd1056, %rd87, %rd1055;
ld.shared.u64 %rd1057, [%rd1056];
ld.shared.u64 %rd1058, [%rd1054];
st.shared.u64 [%rd1056], %rd1058;
st.shared.u64 [%rd1054], %rd1057;
ld.shared.u8 %rs332, [%rd40];
ld.shared.u8 %rs333, [%rd36];
st.shared.u8 [%rd40], %rs333;
st.shared.u8 [%rd36], %rs332;

BB1_212:
shr.u32 %r892, %r892, 3;
setp.ne.s32	%p167, %r892, 0;
@%p167 bra BB1_197;

bfe.u32 %r108, %r16, 9, 1;
mov.u32 %r896, 512;

BB1_214:
bar.sync 0;
add.s32 %r686, %r896, -1;
and.b32 %r687, %r686, %r16;
sub.s32 %r689, %r18, %r687;
add.s32 %r690, %r689, %r896;
cvt.u64.u32	%rd41, %r690;
mul.wide.u32 %rd1059, %r690, 2;
add.s64 %rd45, %rd85, %rd1059;
add.s64 %rd42, %rd88, %rd41;
cvt.u64.u32	%rd43, %r689;
mul.wide.u32 %rd1062, %r689, 2;
add.s64 %rd44, %rd85, %rd1062;
ld.shared.u16 %rs334, [%rd44];
ld.shared.u16 %rs335, [%rd45];

	{ cvt.f32.f16 %f81, %rs334;}


	
	{ cvt.f32.f16 %f82, %rs335;}


	add.s64 %rd46, %rd88, %rd43;
setp.geu.f32	%p168, %f81, %f82;
@%p168 bra BB1_216;

ld.shared.u8 %rs336, [%rd46];
mov.u32 %r897, 1;
setp.ne.s16	%p169, %rs336, 0;
@%p169 bra BB1_217;

BB1_216:
ld.shared.u8 %rs337, [%rd42];
setp.eq.s16	%p170, %rs337, 0;
selp.u32	%r897, 1, 0, %p170;

BB1_217:
setp.ne.s32	%p171, %r897, %r108;
@%p171 bra BB1_219;

shl.b64 %rd1063, %rd41, 3;
add.s64 %rd1065, %rd87, %rd1063;
ld.shared.u16 %rs338, [%rd44];
ld.shared.u16 %rs339, [%rd45];
st.shared.u16 [%rd44], %rs339;
st.shared.u16 [%rd45], %rs338;
shl.b64 %rd1066, %rd43, 3;
add.s64 %rd1067, %rd87, %rd1066;
ld.shared.u64 %rd1068, [%rd1067];
ld.shared.u64 %rd1069, [%rd1065];
st.shared.u64 [%rd1067], %rd1069;
st.shared.u64 [%rd1065], %rd1068;
ld.shared.u8 %rs340, [%rd46];
ld.shared.u8 %rs341, [%rd42];
st.shared.u8 [%rd46], %rs341;
st.shared.u8 [%rd42], %rs340;

BB1_219:
shr.u32 %r112, %r896, 1;
bar.sync 0;
add.s32 %r692, %r112, -1;
and.b32 %r693, %r692, %r16;
sub.s32 %r695, %r18, %r693;
add.s32 %r696, %r695, %r112;
cvt.u64.u32	%rd47, %r696;
mul.wide.u32 %rd1070, %r696, 2;
add.s64 %rd51, %rd85, %rd1070;
add.s64 %rd48, %rd88, %rd47;
cvt.u64.u32	%rd49, %r695;
mul.wide.u32 %rd1073, %r695, 2;
add.s64 %rd50, %rd85, %rd1073;
ld.shared.u16 %rs342, [%rd50];
ld.shared.u16 %rs343, [%rd51];

	{ cvt.f32.f16 %f83, %rs342;}


	
	{ cvt.f32.f16 %f84, %rs343;}


	add.s64 %rd52, %rd88, %rd49;
setp.geu.f32	%p172, %f83, %f84;
@%p172 bra BB1_221;

ld.shared.u8 %rs344, [%rd52];
mov.u32 %r898, 1;
setp.ne.s16	%p173, %rs344, 0;
@%p173 bra BB1_222;

BB1_221:
ld.shared.u8 %rs345, [%rd48];
setp.eq.s16	%p174, %rs345, 0;
selp.u32	%r898, 1, 0, %p174;

BB1_222:
setp.ne.s32	%p175, %r898, %r108;
@%p175 bra BB1_224;

shl.b64 %rd1074, %rd47, 3;
add.s64 %rd1076, %rd87, %rd1074;
ld.shared.u16 %rs346, [%rd50];
ld.shared.u16 %rs347, [%rd51];
st.shared.u16 [%rd50], %rs347;
st.shared.u16 [%rd51], %rs346;
shl.b64 %rd1077, %rd49, 3;
add.s64 %rd1078, %rd87, %rd1077;
ld.shared.u64 %rd1079, [%rd1078];
ld.shared.u64 %rd1080, [%rd1076];
st.shared.u64 [%rd1078], %rd1080;
st.shared.u64 [%rd1076], %rd1079;
ld.shared.u8 %rs348, [%rd52];
ld.shared.u8 %rs349, [%rd48];
st.shared.u8 [%rd52], %rs349;
st.shared.u8 [%rd48], %rs348;

BB1_224:
shr.u32 %r896, %r896, 2;
setp.ne.s32	%p176, %r896, 0;
@%p176 bra BB1_214;

bar.sync 0;
and.b32 %r698, %r16, 1023;
sub.s32 %r699, %r18, %r698;
add.s32 %r700, %r699, 1024;
cvt.u64.u32	%rd53, %r700;
mul.wide.u32 %rd1081, %r700, 2;
add.s64 %rd56, %rd85, %rd1081;
cvt.u64.u32	%rd54, %r699;
mul.wide.u32 %rd1083, %r699, 2;
add.s64 %rd55, %rd85, %rd1083;
ld.shared.u16 %rs350, [%rd55];
ld.shared.u16 %rs351, [%rd56];

	{ cvt.f32.f16 %f85, %rs350;}


	
	{ cvt.f32.f16 %f86, %rs351;}


	add.s64 %rd57, %rd88, %rd54;
setp.geu.f32	%p177, %f85, %f86;
@%p177 bra BB1_227;

ld.shared.u8 %rs352, [%rd57];
setp.ne.s16	%p178, %rs352, 0;
@%p178 bra BB1_229;

BB1_227:
add.s64 %rd58, %rd88, %rd53;
ld.shared.u8 %rs7, [%rd58];
setp.eq.s16	%p179, %rs7, 0;
@%p179 bra BB1_229;

shl.b64 %rd1086, %rd53, 3;
add.s64 %rd1088, %rd87, %rd1086;
ld.shared.u16 %rs353, [%rd55];
ld.shared.u16 %rs354, [%rd56];
st.shared.u16 [%rd55], %rs354;
st.shared.u16 [%rd56], %rs353;
shl.b64 %rd1089, %rd54, 3;
add.s64 %rd1090, %rd87, %rd1089;
ld.shared.u64 %rd1091, [%rd1090];
ld.shared.u64 %rd1092, [%rd1088];
st.shared.u64 [%rd1090], %rd1092;
st.shared.u64 [%rd1088], %rd1091;
ld.shared.u8 %rs355, [%rd57];
st.shared.u8 [%rd57], %rs7;
st.shared.u8 [%rd58], %rs355;

BB1_229:
bar.sync 0;
shl.b32 %r849, %r16, 1;
mov.u64 %rd1357, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r702, %r16, 511;
sub.s32 %r703, %r849, %r702;
add.s32 %r704, %r703, 512;
cvt.u64.u32	%rd59, %r704;
mul.wide.u32 %rd1093, %r704, 2;
add.s64 %rd62, %rd1357, %rd1093;
cvt.u64.u32	%rd60, %r703;
mul.wide.u32 %rd1095, %r703, 2;
add.s64 %rd61, %rd1357, %rd1095;
ld.shared.u16 %rs356, [%rd61];
ld.shared.u16 %rs357, [%rd62];

	{ cvt.f32.f16 %f87, %rs356;}


	
	{ cvt.f32.f16 %f88, %rs357;}


	add.s64 %rd63, %rd88, %rd60;
setp.geu.f32	%p180, %f87, %f88;
@%p180 bra BB1_231;

ld.shared.u8 %rs358, [%rd63];
setp.ne.s16	%p181, %rs358, 0;
@%p181 bra BB1_233;

BB1_231:
add.s64 %rd64, %rd88, %rd59;
ld.shared.u8 %rs8, [%rd64];
setp.eq.s16	%p182, %rs8, 0;
@%p182 bra BB1_233;

shl.b64 %rd1098, %rd59, 3;
add.s64 %rd1100, %rd87, %rd1098;
ld.shared.u16 %rs359, [%rd61];
ld.shared.u16 %rs360, [%rd62];
st.shared.u16 [%rd61], %rs360;
st.shared.u16 [%rd62], %rs359;
shl.b64 %rd1101, %rd60, 3;
add.s64 %rd1102, %rd87, %rd1101;
ld.shared.u64 %rd1103, [%rd1102];
ld.shared.u64 %rd1104, [%rd1100];
st.shared.u64 [%rd1102], %rd1104;
st.shared.u64 [%rd1100], %rd1103;
ld.shared.u8 %rs361, [%rd63];
st.shared.u8 [%rd63], %rs8;
st.shared.u8 [%rd64], %rs361;

BB1_233:
bar.sync 0;
shl.b32 %r850, %r16, 1;
mov.u64 %rd1358, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r706, %r16, 255;
sub.s32 %r707, %r850, %r706;
add.s32 %r708, %r707, 256;
cvt.u64.u32	%rd65, %r708;
mul.wide.u32 %rd1105, %r708, 2;
add.s64 %rd68, %rd1358, %rd1105;
cvt.u64.u32	%rd66, %r707;
mul.wide.u32 %rd1107, %r707, 2;
add.s64 %rd67, %rd1358, %rd1107;
ld.shared.u16 %rs362, [%rd67];
ld.shared.u16 %rs363, [%rd68];

	{ cvt.f32.f16 %f89, %rs362;}


	
	{ cvt.f32.f16 %f90, %rs363;}


	add.s64 %rd69, %rd88, %rd66;
setp.geu.f32	%p183, %f89, %f90;
@%p183 bra BB1_235;

ld.shared.u8 %rs364, [%rd69];
setp.ne.s16	%p184, %rs364, 0;
@%p184 bra BB1_237;

BB1_235:
add.s64 %rd70, %rd88, %rd65;
ld.shared.u8 %rs9, [%rd70];
setp.eq.s16	%p185, %rs9, 0;
@%p185 bra BB1_237;

shl.b64 %rd1110, %rd65, 3;
add.s64 %rd1112, %rd87, %rd1110;
ld.shared.u16 %rs365, [%rd67];
ld.shared.u16 %rs366, [%rd68];
st.shared.u16 [%rd67], %rs366;
st.shared.u16 [%rd68], %rs365;
shl.b64 %rd1113, %rd66, 3;
add.s64 %rd1114, %rd87, %rd1113;
ld.shared.u64 %rd1115, [%rd1114];
ld.shared.u64 %rd1116, [%rd1112];
st.shared.u64 [%rd1114], %rd1116;
st.shared.u64 [%rd1112], %rd1115;
ld.shared.u8 %rs367, [%rd69];
st.shared.u8 [%rd69], %rs9;
st.shared.u8 [%rd70], %rs367;

BB1_237:
bar.sync 0;
ld.shared.u16 %rs368, [%rd814];
ld.shared.u16 %rs369, [%rd812];

	{ cvt.f32.f16 %f91, %rs368;}


	
	{ cvt.f32.f16 %f92, %rs369;}


	setp.geu.f32	%p186, %f91, %f92;
@%p186 bra BB1_239;

cvt.u64.u32	%rd1122, %r541;
add.s64 %rd1124, %rd88, %rd1122;
ld.shared.u8 %rs370, [%rd1124];
setp.ne.s16	%p187, %rs370, 0;
@%p187 bra BB1_241;

BB1_239:
cvt.u64.u32	%rd1125, %r542;
add.s64 %rd1127, %rd88, %rd1125;
ld.shared.u8 %rs10, [%rd1127];
setp.eq.s16	%p188, %rs10, 0;
@%p188 bra BB1_241;

cvt.u64.u32	%rd1128, %r541;
ld.shared.u16 %rs371, [%rd814];
ld.shared.u16 %rs372, [%rd812];
st.shared.u16 [%rd814], %rs372;
st.shared.u16 [%rd812], %rs371;
mul.wide.u32 %rd1135, %r541, 8;
add.s64 %rd1137, %rd87, %rd1135;
ld.shared.u64 %rd1138, [%rd1137];
mul.wide.u32 %rd1139, %r542, 8;
add.s64 %rd1140, %rd87, %rd1139;
ld.shared.u64 %rd1141, [%rd1140];
st.shared.u64 [%rd1137], %rd1141;
st.shared.u64 [%rd1140], %rd1138;
add.s64 %rd1143, %rd88, %rd1128;
ld.shared.u8 %rs373, [%rd1143];
st.shared.u8 [%rd1143], %rs10;
st.shared.u8 [%rd1127], %rs373;

BB1_241:
bar.sync 0;
ld.shared.u16 %rs374, [%rd626];
ld.shared.u16 %rs375, [%rd624];

	{ cvt.f32.f16 %f93, %rs374;}


	
	{ cvt.f32.f16 %f94, %rs375;}


	setp.geu.f32	%p189, %f93, %f94;
@%p189 bra BB1_243;

cvt.u64.u32	%rd1150, %r432;
add.s64 %rd1152, %rd88, %rd1150;
ld.shared.u8 %rs376, [%rd1152];
setp.ne.s16	%p190, %rs376, 0;
@%p190 bra BB1_245;

BB1_243:
cvt.u64.u32	%rd1153, %r433;
add.s64 %rd1155, %rd88, %rd1153;
ld.shared.u8 %rs11, [%rd1155];
setp.eq.s16	%p191, %rs11, 0;
@%p191 bra BB1_245;

cvt.u64.u32	%rd1156, %r432;
ld.shared.u16 %rs377, [%rd626];
ld.shared.u16 %rs378, [%rd624];
st.shared.u16 [%rd626], %rs378;
st.shared.u16 [%rd624], %rs377;
mul.wide.u32 %rd1163, %r432, 8;
add.s64 %rd1165, %rd87, %rd1163;
ld.shared.u64 %rd1166, [%rd1165];
mul.wide.u32 %rd1167, %r433, 8;
add.s64 %rd1168, %rd87, %rd1167;
ld.shared.u64 %rd1169, [%rd1168];
st.shared.u64 [%rd1165], %rd1169;
st.shared.u64 [%rd1168], %rd1166;
add.s64 %rd1171, %rd88, %rd1156;
ld.shared.u8 %rs379, [%rd1171];
st.shared.u8 [%rd1171], %rs11;
st.shared.u8 [%rd1155], %rs379;

BB1_245:
bar.sync 0;
ld.shared.u16 %rs380, [%rd466];
ld.shared.u16 %rs381, [%rd464];

	{ cvt.f32.f16 %f95, %rs380;}


	
	{ cvt.f32.f16 %f96, %rs381;}


	setp.geu.f32	%p192, %f95, %f96;
@%p192 bra BB1_247;

cvt.u64.u32	%rd1178, %r340;
add.s64 %rd1180, %rd88, %rd1178;
ld.shared.u8 %rs382, [%rd1180];
setp.ne.s16	%p193, %rs382, 0;
@%p193 bra BB1_249;

BB1_247:
cvt.u64.u32	%rd1181, %r341;
add.s64 %rd1183, %rd88, %rd1181;
ld.shared.u8 %rs12, [%rd1183];
setp.eq.s16	%p194, %rs12, 0;
@%p194 bra BB1_249;

cvt.u64.u32	%rd1184, %r340;
ld.shared.u16 %rs383, [%rd466];
ld.shared.u16 %rs384, [%rd464];
st.shared.u16 [%rd466], %rs384;
st.shared.u16 [%rd464], %rs383;
mul.wide.u32 %rd1191, %r340, 8;
add.s64 %rd1193, %rd87, %rd1191;
ld.shared.u64 %rd1194, [%rd1193];
mul.wide.u32 %rd1195, %r341, 8;
add.s64 %rd1196, %rd87, %rd1195;
ld.shared.u64 %rd1197, [%rd1196];
st.shared.u64 [%rd1193], %rd1197;
st.shared.u64 [%rd1196], %rd1194;
add.s64 %rd1199, %rd88, %rd1184;
ld.shared.u8 %rs385, [%rd1199];
st.shared.u8 [%rd1199], %rs12;
st.shared.u8 [%rd1183], %rs385;

BB1_249:
bar.sync 0;
ld.shared.u16 %rs386, [%rd334];
ld.shared.u16 %rs387, [%rd332];

	{ cvt.f32.f16 %f97, %rs386;}


	
	{ cvt.f32.f16 %f98, %rs387;}


	setp.geu.f32	%p195, %f97, %f98;
@%p195 bra BB1_251;

cvt.u64.u32	%rd1206, %r265;
add.s64 %rd1208, %rd88, %rd1206;
ld.shared.u8 %rs388, [%rd1208];
setp.ne.s16	%p196, %rs388, 0;
@%p196 bra BB1_253;

BB1_251:
cvt.u64.u32	%rd1209, %r266;
add.s64 %rd1211, %rd88, %rd1209;
ld.shared.u8 %rs13, [%rd1211];
setp.eq.s16	%p197, %rs13, 0;
@%p197 bra BB1_253;

cvt.u64.u32	%rd1212, %r265;
ld.shared.u16 %rs389, [%rd334];
ld.shared.u16 %rs390, [%rd332];
st.shared.u16 [%rd334], %rs390;
st.shared.u16 [%rd332], %rs389;
mul.wide.u32 %rd1219, %r265, 8;
add.s64 %rd1221, %rd87, %rd1219;
ld.shared.u64 %rd1222, [%rd1221];
mul.wide.u32 %rd1223, %r266, 8;
add.s64 %rd1224, %rd87, %rd1223;
ld.shared.u64 %rd1225, [%rd1224];
st.shared.u64 [%rd1221], %rd1225;
st.shared.u64 [%rd1224], %rd1222;
add.s64 %rd1227, %rd88, %rd1212;
ld.shared.u8 %rs391, [%rd1227];
st.shared.u8 [%rd1227], %rs13;
st.shared.u8 [%rd1211], %rs391;

BB1_253:
bar.sync 0;
ld.shared.u16 %rs392, [%rd230];
ld.shared.u16 %rs393, [%rd228];

	{ cvt.f32.f16 %f99, %rs392;}


	
	{ cvt.f32.f16 %f100, %rs393;}


	setp.geu.f32	%p198, %f99, %f100;
@%p198 bra BB1_255;

cvt.u64.u32	%rd1234, %r207;
add.s64 %rd1236, %rd88, %rd1234;
ld.shared.u8 %rs394, [%rd1236];
setp.ne.s16	%p199, %rs394, 0;
@%p199 bra BB1_257;

BB1_255:
cvt.u64.u32	%rd1237, %r208;
add.s64 %rd1239, %rd88, %rd1237;
ld.shared.u8 %rs14, [%rd1239];
setp.eq.s16	%p200, %rs14, 0;
@%p200 bra BB1_257;

cvt.u64.u32	%rd1240, %r207;
ld.shared.u16 %rs395, [%rd230];
ld.shared.u16 %rs396, [%rd228];
st.shared.u16 [%rd230], %rs396;
st.shared.u16 [%rd228], %rs395;
mul.wide.u32 %rd1247, %r207, 8;
add.s64 %rd1249, %rd87, %rd1247;
ld.shared.u64 %rd1250, [%rd1249];
mul.wide.u32 %rd1251, %r208, 8;
add.s64 %rd1252, %rd87, %rd1251;
ld.shared.u64 %rd1253, [%rd1252];
st.shared.u64 [%rd1249], %rd1253;
st.shared.u64 [%rd1252], %rd1250;
add.s64 %rd1255, %rd88, %rd1240;
ld.shared.u8 %rs397, [%rd1255];
st.shared.u8 [%rd1255], %rs14;
st.shared.u8 [%rd1239], %rs397;

BB1_257:
bar.sync 0;
ld.shared.u16 %rs398, [%rd154];
ld.shared.u16 %rs399, [%rd152];

	{ cvt.f32.f16 %f101, %rs398;}


	
	{ cvt.f32.f16 %f102, %rs399;}


	setp.geu.f32	%p201, %f101, %f102;
@%p201 bra BB1_259;

cvt.u64.u32	%rd1262, %r166;
add.s64 %rd1264, %rd88, %rd1262;
ld.shared.u8 %rs400, [%rd1264];
setp.ne.s16	%p202, %rs400, 0;
@%p202 bra BB1_261;

BB1_259:
cvt.u64.u32	%rd1265, %r167;
add.s64 %rd1267, %rd88, %rd1265;
ld.shared.u8 %rs15, [%rd1267];
setp.eq.s16	%p203, %rs15, 0;
@%p203 bra BB1_261;

cvt.u64.u32	%rd1268, %r166;
ld.shared.u16 %rs401, [%rd154];
ld.shared.u16 %rs402, [%rd152];
st.shared.u16 [%rd154], %rs402;
st.shared.u16 [%rd152], %rs401;
mul.wide.u32 %rd1275, %r166, 8;
add.s64 %rd1277, %rd87, %rd1275;
ld.shared.u64 %rd1278, [%rd1277];
mul.wide.u32 %rd1279, %r167, 8;
add.s64 %rd1280, %rd87, %rd1279;
ld.shared.u64 %rd1281, [%rd1280];
st.shared.u64 [%rd1277], %rd1281;
st.shared.u64 [%rd1280], %rd1278;
add.s64 %rd1283, %rd88, %rd1268;
ld.shared.u8 %rs403, [%rd1283];
st.shared.u8 [%rd1283], %rs15;
st.shared.u8 [%rd1267], %rs403;

BB1_261:
bar.sync 0;
ld.shared.u16 %rs404, [%rd106];
ld.shared.u16 %rs405, [%rd104];

	{ cvt.f32.f16 %f103, %rs404;}


	
	{ cvt.f32.f16 %f104, %rs405;}


	setp.geu.f32	%p204, %f103, %f104;
@%p204 bra BB1_263;

cvt.u64.u32	%rd1290, %r142;
add.s64 %rd1292, %rd88, %rd1290;
ld.shared.u8 %rs406, [%rd1292];
setp.ne.s16	%p205, %rs406, 0;
@%p205 bra BB1_265;

BB1_263:
cvt.u64.u32	%rd1293, %r143;
add.s64 %rd1295, %rd88, %rd1293;
ld.shared.u8 %rs16, [%rd1295];
setp.eq.s16	%p206, %rs16, 0;
@%p206 bra BB1_265;

cvt.u64.u32	%rd1296, %r142;
ld.shared.u16 %rs407, [%rd106];
ld.shared.u16 %rs408, [%rd104];
st.shared.u16 [%rd106], %rs408;
st.shared.u16 [%rd104], %rs407;
mul.wide.u32 %rd1303, %r142, 8;
add.s64 %rd1305, %rd87, %rd1303;
ld.shared.u64 %rd1306, [%rd1305];
mul.wide.u32 %rd1307, %r143, 8;
add.s64 %rd1308, %rd87, %rd1307;
ld.shared.u64 %rd1309, [%rd1308];
st.shared.u64 [%rd1305], %rd1309;
st.shared.u64 [%rd1308], %rd1306;
add.s64 %rd1311, %rd88, %rd1296;
ld.shared.u8 %rs409, [%rd1311];
st.shared.u8 [%rd1311], %rs16;
st.shared.u8 [%rd1295], %rs409;

BB1_265:
bar.sync 0;
ld.shared.u16 %rs410, [%rd20];
ld.shared.u16 %rs411, [%rd20+2];

	{ cvt.f32.f16 %f105, %rs410;}


	
	{ cvt.f32.f16 %f106, %rs411;}


	setp.geu.f32	%p207, %f105, %f106;
@%p207 bra BB1_267;

ld.shared.u8 %rs412, [%rd22];
setp.ne.s16	%p208, %rs412, 0;
@%p208 bra BB1_269;

BB1_267:
ld.shared.u8 %rs17, [%rd22+1];
setp.eq.s16	%p209, %rs17, 0;
@%p209 bra BB1_269;

shl.b32 %r851, %r16, 1;
ld.shared.u16 %rs413, [%rd20];
ld.shared.u16 %rs414, [%rd20+2];
st.shared.u16 [%rd20], %rs414;
st.shared.u16 [%rd20+2], %rs413;
mul.wide.u32 %rd1326, %r851, 8;
add.s64 %rd1328, %rd87, %rd1326;
ld.shared.u64 %rd1329, [%rd1328];
ld.shared.u64 %rd1330, [%rd1328+8];
st.shared.u64 [%rd1328], %rd1330;
st.shared.u64 [%rd1328+8], %rd1329;
ld.shared.u8 %rs415, [%rd22];
st.shared.u8 [%rd22], %rs17;
st.shared.u8 [%rd22+1], %rs415;

BB1_269:
ld.param.u32 %r820, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
setp.lt.u32	%p211, %r16, %r820;
bar.sync 0;
@!%p211 bra BB1_271;
bra.uni BB1_270;

BB1_270:
mov.u64 %rd1356, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
ld.param.u32 %r848, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.param.u64 %rd1355, [%rd1356];
mov.u32 %r847, %ctaid.y;
mov.u32 %r846, %ctaid.z;
mov.u32 %r845, %nctaid.y;
mov.u32 %r844, %ctaid.x;
mov.u32 %r843, %nctaid.x;
mad.lo.s32 %r842, %r845, %r846, %r847;
ld.param.u32 %r841, [%rd1356+108];
mad.lo.s32 %r840, %r842, %r843, %r844;
mul.lo.s32 %r839, %r840, %r841;
ld.param.u32 %r838, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mov.u32 %r837, %tid.x;
mad.lo.s32 %r836, %r837, %r838, %r839;
mul.wide.u32 %rd1354, %r836, 2;
cvta.to.global.u64 %rd1353, %rd1355;
add.s64 %rd1352, %rd1353, %rd1354;
ld.shared.u16 %rs416, [%rd12];
st.global.u16 [%rd1352], %rs416;
ld.shared.u64 %rd1339, [%rd13];
mad.lo.s32 %r818, %r837, %r848, %r15;
ld.local.u64 %rd1340, [%rd2];
mul.wide.u32 %rd1341, %r818, 8;
add.s64 %rd1342, %rd1340, %rd1341;
st.u64 [%rd1342], %rd1339;

BB1_271:
ld.param.u32 %r822, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
add.s32 %r821, %r16, 1024;
setp.ge.u32	%p212, %r821, %r822;
@%p212 bra BB1_273;

add.s32 %r835, %r16, 1024;
mov.u64 %rd1351, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
ld.param.u64 %rd1350, [%rd1351];
mov.u32 %r834, %ctaid.y;
mov.u32 %r833, %ctaid.z;
mov.u32 %r832, %nctaid.y;
mov.u32 %r831, %ctaid.x;
mov.u32 %r830, %nctaid.x;
mad.lo.s32 %r829, %r832, %r833, %r834;
ld.param.u32 %r828, [%rd1351+108];
mad.lo.s32 %r827, %r829, %r830, %r831;
mul.lo.s32 %r826, %r827, %r828;
ld.param.u32 %r825, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mad.lo.s32 %r824, %r835, %r825, %r826;
mul.wide.u32 %rd1349, %r824, 2;
cvta.to.global.u64 %rd1348, %rd1350;
add.s64 %rd1347, %rd1348, %rd1349;
ld.param.u32 %r823, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.shared.u16 %rs417, [%rd12+2048];
st.global.u16 [%rd1347], %rs417;
ld.shared.u64 %rd1343, [%rd13+8192];
mad.lo.s32 %r819, %r835, %r823, %r15;
ld.local.u64 %rd1344, [%rd2];
mul.wide.u32 %rd1345, %r819, 8;
add.s64 %rd1346, %rd1344, %rd1345;
st.u64 [%rd1346], %rd1343;

BB1_273:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot2[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<201>;
.reg .b16 %rs<397>;
.reg .f32 %f<101>;
.reg .b32 %r<1118>;
.reg .b64 %rd<1323>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[2048];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1322, __local_depot2;
cvta.local.u64 %SP, %rd1322;
ld.param.u32 %r117, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r118, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r119, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r120, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd48, %SP, 0;
cvta.to.local.u64 %rd2, %rd48;
ld.param.u64 %rd49, [%rd1];
cvta.to.global.u64 %rd3, %rd49;
mov.u32 %r1074, 0;
mov.pred %p4, 0;
@%p4 bra BB2_2;

BB2_1:
mul.wide.s32 %rd50, %r1074, 8;
add.s64 %rd51, %rd4, %rd50;
ld.param.u64 %rd52, [%rd51];
add.s64 %rd53, %rd2, %rd50;
st.local.u64 [%rd53], %rd52;
add.s32 %r1074, %r1074, 1;
setp.lt.u32	%p5, %r1074, 27;
@%p5 bra BB2_1;

BB2_2:
mov.u32 %r122, %nctaid.y;
mov.u32 %r123, %ctaid.z;
mov.u32 %r124, %ctaid.y;
mad.lo.s32 %r125, %r122, %r123, %r124;
mov.u32 %r126, %nctaid.x;
mov.u32 %r127, %ctaid.x;
mad.lo.s32 %r1076, %r125, %r126, %r127;
setp.ge.u32	%p6, %r1076, %r117;
@%p6 bra BB2_257;

ld.param.u32 %r129, [%rd1+108];
mul.lo.s32 %r4, %r1076, %r129;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1075, %r5, -1;
mov.u32 %r1077, 0;
setp.lt.s32	%p7, %r1075, 1;
@%p7 bra BB2_6;

mul.wide.s32 %rd54, %r5, 4;
add.s64 %rd1319, %rd2, %rd54;
mov.u32 %r1077, 0;

BB2_5:
ld.local.u32 %r131, [%rd1319+4];
rem.u32 %r132, %r1076, %r131;
ld.local.u32 %r133, [%rd1319+104];
mad.lo.s32 %r1077, %r133, %r132, %r1077;
div.u32 %r1076, %r1076, %r131;
add.s64 %rd1319, %rd1319, -4;
add.s32 %r1075, %r1075, -1;
setp.gt.s32	%p8, %r1075, 0;
@%p8 bra BB2_5;

BB2_6:
ld.local.u32 %r134, [%rd2+108];
mad.lo.s32 %r15, %r134, %r1076, %r1077;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 512;
setp.lt.u32	%p1, %r16, %r118;
mad.lo.s32 %r135, %r16, %r119, %r4;
mul.wide.u32 %rd55, %r135, 2;
add.s64 %rd9, %rd3, %rd55;
@%p1 bra BB2_8;
bra.uni BB2_7;

BB2_8:
ld.global.u16 %rs395, [%rd9];
bra.uni BB2_9;

BB2_7:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs395, %f1;}



BB2_9:
mov.u64 %rd1320, 0;
setp.ge.u32	%p9, %r16, %r118;
@%p9 bra BB2_11;

mad.lo.s32 %r136, %r16, %r120, %r15;
ld.local.u64 %rd57, [%rd2];
mul.wide.u32 %rd58, %r136, 8;
add.s64 %rd59, %rd57, %rd58;
ld.u64 %rd1320, [%rd59];

BB2_11:
selp.u16	%rs18, 1, 0, %p1;
cvt.s64.s32	%rd60, %r16;
mul.wide.s32 %rd61, %r16, 2;
mov.u64 %rd62, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd12, %rd62, %rd61;
st.shared.u16 [%rd12], %rs395;
mul.wide.s32 %rd63, %r16, 8;
mov.u64 %rd64, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd13, %rd64, %rd63;
st.shared.u64 [%rd13], %rd1320;
mov.u64 %rd65, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd14, %rd65, %rd60;
st.shared.u8 [%rd14], %rs18;
setp.lt.u32	%p2, %r17, %r118;
mad.lo.s32 %r137, %r17, %r119, %r4;
mul.wide.u32 %rd66, %r137, 2;
add.s64 %rd15, %rd3, %rd66;
@%p2 bra BB2_13;
bra.uni BB2_12;

BB2_13:
ld.global.u16 %rs396, [%rd15];
bra.uni BB2_14;

BB2_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs396, %f2;}



BB2_14:
mov.u64 %rd1321, 0;
setp.ge.u32	%p10, %r17, %r118;
@%p10 bra BB2_16;

mad.lo.s32 %r138, %r17, %r120, %r15;
ld.local.u64 %rd68, [%rd2];
mul.wide.u32 %rd69, %r138, 8;
add.s64 %rd70, %rd68, %rd69;
ld.u64 %rd1321, [%rd70];

BB2_16:
selp.u16	%rs20, 1, 0, %p2;
st.shared.u16 [%rd12+1024], %rs396;
st.shared.u64 [%rd13+4096], %rd1321;
st.shared.u8 [%rd14+512], %rs20;
bar.sync 0;
shl.b32 %r139, %r16, 1;
mul.wide.u32 %rd71, %r139, 2;
add.s64 %rd73, %rd62, %rd71;
ld.shared.u16 %rs21, [%rd73];
ld.shared.u16 %rs22, [%rd73+2];

	{ cvt.f32.f16 %f3, %rs21;}


	
	{ cvt.f32.f16 %f4, %rs22;}


	setp.leu.f32	%p11, %f3, %f4;
@%p11 bra BB2_18;

cvt.u64.u32	%rd74, %r139;
add.s64 %rd76, %rd65, %rd74;
ld.shared.u8 %rs23, [%rd76];
mov.u32 %r1078, 1;
setp.ne.s16	%p12, %rs23, 0;
@%p12 bra BB2_19;

BB2_18:
cvt.u64.u32	%rd77, %r139;
add.s64 %rd79, %rd65, %rd77;
ld.shared.u8 %rs24, [%rd79+1];
setp.eq.s16	%p13, %rs24, 0;
selp.u32	%r1078, 1, 0, %p13;

BB2_19:
and.b32 %r145, %r16, 1;
setp.ne.s32	%p14, %r1078, %r145;
@%p14 bra BB2_21;

mul.wide.u32 %rd80, %r139, 8;
add.s64 %rd82, %rd64, %rd80;
cvt.u64.u32	%rd83, %r139;
ld.shared.u16 %rs25, [%rd73];
ld.shared.u16 %rs26, [%rd73+2];
st.shared.u16 [%rd73], %rs26;
st.shared.u16 [%rd73+2], %rs25;
ld.shared.u64 %rd87, [%rd82];
ld.shared.u64 %rd88, [%rd82+8];
st.shared.u64 [%rd82], %rd88;
st.shared.u64 [%rd82+8], %rd87;
add.s64 %rd90, %rd65, %rd83;
ld.shared.u8 %rs27, [%rd90];
ld.shared.u8 %rs28, [%rd90+1];
st.shared.u8 [%rd90], %rs28;
st.shared.u8 [%rd90+1], %rs27;

BB2_21:
bar.sync 0;
sub.s32 %r22, %r139, %r145;
add.s32 %r151, %r22, 2;
mul.wide.u32 %rd91, %r151, 2;
add.s64 %rd93, %rd62, %rd91;
mul.wide.u32 %rd94, %r22, 2;
add.s64 %rd95, %rd62, %rd94;
ld.shared.u16 %rs29, [%rd95];
ld.shared.u16 %rs30, [%rd93];

	{ cvt.f32.f16 %f5, %rs29;}


	
	{ cvt.f32.f16 %f6, %rs30;}


	setp.leu.f32	%p15, %f5, %f6;
@%p15 bra BB2_23;

cvt.u64.u32	%rd96, %r22;
add.s64 %rd98, %rd65, %rd96;
ld.shared.u8 %rs31, [%rd98];
mov.u32 %r1079, 1;
setp.ne.s16	%p16, %rs31, 0;
@%p16 bra BB2_24;

BB2_23:
cvt.u64.u32	%rd99, %r151;
add.s64 %rd101, %rd65, %rd99;
ld.shared.u8 %rs32, [%rd101];
setp.eq.s16	%p17, %rs32, 0;
selp.u32	%r1079, 1, 0, %p17;

BB2_24:
bfe.u32 %r163, %r16, 1, 1;
setp.ne.s32	%p18, %r1079, %r163;
@%p18 bra BB2_26;

mul.wide.u32 %rd102, %r22, 8;
add.s64 %rd104, %rd64, %rd102;
mul.wide.u32 %rd105, %r151, 8;
add.s64 %rd106, %rd64, %rd105;
cvt.u64.u32	%rd107, %r22;
ld.shared.u16 %rs33, [%rd95];
cvt.u64.u32	%rd111, %r151;
ld.shared.u16 %rs34, [%rd93];
st.shared.u16 [%rd95], %rs34;
st.shared.u16 [%rd93], %rs33;
ld.shared.u64 %rd114, [%rd104];
ld.shared.u64 %rd115, [%rd106];
st.shared.u64 [%rd104], %rd115;
st.shared.u64 [%rd106], %rd114;
add.s64 %rd117, %rd65, %rd107;
ld.shared.u8 %rs35, [%rd117];
add.s64 %rd118, %rd65, %rd111;
ld.shared.u8 %rs36, [%rd118];
st.shared.u8 [%rd117], %rs36;
st.shared.u8 [%rd118], %rs35;

BB2_26:
bar.sync 0;
ld.shared.u16 %rs37, [%rd73];
ld.shared.u16 %rs38, [%rd73+2];

	{ cvt.f32.f16 %f7, %rs37;}


	
	{ cvt.f32.f16 %f8, %rs38;}


	setp.leu.f32	%p19, %f7, %f8;
@%p19 bra BB2_28;

cvt.u64.u32	%rd122, %r139;
add.s64 %rd124, %rd65, %rd122;
ld.shared.u8 %rs39, [%rd124];
mov.u32 %r1080, 1;
setp.ne.s16	%p20, %rs39, 0;
@%p20 bra BB2_29;

BB2_28:
cvt.u64.u32	%rd125, %r139;
add.s64 %rd127, %rd65, %rd125;
ld.shared.u8 %rs40, [%rd127+1];
setp.eq.s16	%p21, %rs40, 0;
selp.u32	%r1080, 1, 0, %p21;

BB2_29:
bfe.u32 %r178, %r16, 1, 1;
setp.ne.s32	%p22, %r1080, %r178;
@%p22 bra BB2_31;

cvt.u64.u32	%rd128, %r139;
ld.shared.u16 %rs41, [%rd73];
ld.shared.u16 %rs42, [%rd73+2];
st.shared.u16 [%rd73], %rs42;
st.shared.u16 [%rd73+2], %rs41;
mul.wide.u32 %rd132, %r139, 8;
add.s64 %rd134, %rd64, %rd132;
ld.shared.u64 %rd135, [%rd134];
ld.shared.u64 %rd136, [%rd134+8];
st.shared.u64 [%rd134], %rd136;
st.shared.u64 [%rd134+8], %rd135;
add.s64 %rd138, %rd65, %rd128;
ld.shared.u8 %rs43, [%rd138];
ld.shared.u8 %rs44, [%rd138+1];
st.shared.u8 [%rd138], %rs44;
st.shared.u8 [%rd138+1], %rs43;

BB2_31:
bar.sync 0;
and.b32 %r181, %r16, 3;
sub.s32 %r28, %r139, %r181;
add.s32 %r183, %r28, 4;
mul.wide.u32 %rd139, %r183, 2;
add.s64 %rd141, %rd62, %rd139;
mul.wide.u32 %rd142, %r28, 2;
add.s64 %rd143, %rd62, %rd142;
ld.shared.u16 %rs45, [%rd143];
ld.shared.u16 %rs46, [%rd141];

	{ cvt.f32.f16 %f9, %rs45;}


	
	{ cvt.f32.f16 %f10, %rs46;}


	setp.leu.f32	%p23, %f9, %f10;
@%p23 bra BB2_33;

cvt.u64.u32	%rd144, %r28;
add.s64 %rd146, %rd65, %rd144;
ld.shared.u8 %rs47, [%rd146];
mov.u32 %r1081, 1;
setp.ne.s16	%p24, %rs47, 0;
@%p24 bra BB2_34;

BB2_33:
cvt.u64.u32	%rd147, %r183;
add.s64 %rd149, %rd65, %rd147;
ld.shared.u8 %rs48, [%rd149];
setp.eq.s16	%p25, %rs48, 0;
selp.u32	%r1081, 1, 0, %p25;

BB2_34:
bfe.u32 %r195, %r16, 2, 1;
setp.ne.s32	%p26, %r1081, %r195;
@%p26 bra BB2_36;

mul.wide.u32 %rd150, %r28, 8;
add.s64 %rd152, %rd64, %rd150;
mul.wide.u32 %rd153, %r183, 8;
add.s64 %rd154, %rd64, %rd153;
cvt.u64.u32	%rd155, %r28;
ld.shared.u16 %rs49, [%rd143];
cvt.u64.u32	%rd159, %r183;
ld.shared.u16 %rs50, [%rd141];
st.shared.u16 [%rd143], %rs50;
st.shared.u16 [%rd141], %rs49;
ld.shared.u64 %rd162, [%rd152];
ld.shared.u64 %rd163, [%rd154];
st.shared.u64 [%rd152], %rd163;
st.shared.u64 [%rd154], %rd162;
add.s64 %rd165, %rd65, %rd155;
ld.shared.u8 %rs51, [%rd165];
add.s64 %rd166, %rd65, %rd159;
ld.shared.u8 %rs52, [%rd166];
st.shared.u8 [%rd165], %rs52;
st.shared.u8 [%rd166], %rs51;

BB2_36:
bar.sync 0;
ld.shared.u16 %rs53, [%rd95];
ld.shared.u16 %rs54, [%rd93];

	{ cvt.f32.f16 %f11, %rs53;}


	
	{ cvt.f32.f16 %f12, %rs54;}


	setp.leu.f32	%p27, %f11, %f12;
@%p27 bra BB2_38;

cvt.u64.u32	%rd172, %r22;
add.s64 %rd174, %rd65, %rd172;
ld.shared.u8 %rs55, [%rd174];
mov.u32 %r1082, 1;
setp.ne.s16	%p28, %rs55, 0;
@%p28 bra BB2_39;

BB2_38:
cvt.u64.u32	%rd175, %r151;
add.s64 %rd177, %rd65, %rd175;
ld.shared.u8 %rs56, [%rd177];
setp.eq.s16	%p29, %rs56, 0;
selp.u32	%r1082, 1, 0, %p29;

BB2_39:
bfe.u32 %r218, %r16, 2, 1;
setp.ne.s32	%p30, %r1082, %r218;
@%p30 bra BB2_41;

cvt.u64.u32	%rd178, %r22;
ld.shared.u16 %rs57, [%rd95];
cvt.u64.u32	%rd182, %r151;
ld.shared.u16 %rs58, [%rd93];
st.shared.u16 [%rd95], %rs58;
st.shared.u16 [%rd93], %rs57;
mul.wide.u32 %rd185, %r22, 8;
add.s64 %rd187, %rd64, %rd185;
ld.shared.u64 %rd188, [%rd187];
mul.wide.u32 %rd189, %r151, 8;
add.s64 %rd190, %rd64, %rd189;
ld.shared.u64 %rd191, [%rd190];
st.shared.u64 [%rd187], %rd191;
st.shared.u64 [%rd190], %rd188;
add.s64 %rd193, %rd65, %rd178;
ld.shared.u8 %rs59, [%rd193];
add.s64 %rd194, %rd65, %rd182;
ld.shared.u8 %rs60, [%rd194];
st.shared.u8 [%rd193], %rs60;
st.shared.u8 [%rd194], %rs59;

BB2_41:
bar.sync 0;
ld.shared.u16 %rs61, [%rd73];
ld.shared.u16 %rs62, [%rd73+2];

	{ cvt.f32.f16 %f13, %rs61;}


	
	{ cvt.f32.f16 %f14, %rs62;}


	setp.leu.f32	%p31, %f13, %f14;
@%p31 bra BB2_43;

cvt.u64.u32	%rd198, %r139;
add.s64 %rd200, %rd65, %rd198;
ld.shared.u8 %rs63, [%rd200];
mov.u32 %r1083, 1;
setp.ne.s16	%p32, %rs63, 0;
@%p32 bra BB2_44;

BB2_43:
cvt.u64.u32	%rd201, %r139;
add.s64 %rd203, %rd65, %rd201;
ld.shared.u8 %rs64, [%rd203+1];
setp.eq.s16	%p33, %rs64, 0;
selp.u32	%r1083, 1, 0, %p33;

BB2_44:
bfe.u32 %r232, %r16, 2, 1;
setp.ne.s32	%p34, %r1083, %r232;
@%p34 bra BB2_46;

cvt.u64.u32	%rd204, %r139;
ld.shared.u16 %rs65, [%rd73];
ld.shared.u16 %rs66, [%rd73+2];
st.shared.u16 [%rd73], %rs66;
st.shared.u16 [%rd73+2], %rs65;
mul.wide.u32 %rd208, %r139, 8;
add.s64 %rd210, %rd64, %rd208;
ld.shared.u64 %rd211, [%rd210];
ld.shared.u64 %rd212, [%rd210+8];
st.shared.u64 [%rd210], %rd212;
st.shared.u64 [%rd210+8], %rd211;
add.s64 %rd214, %rd65, %rd204;
ld.shared.u8 %rs67, [%rd214];
ld.shared.u8 %rs68, [%rd214+1];
st.shared.u8 [%rd214], %rs68;
st.shared.u8 [%rd214+1], %rs67;

BB2_46:
bar.sync 0;
and.b32 %r235, %r16, 7;
sub.s32 %r36, %r139, %r235;
add.s32 %r237, %r36, 8;
mul.wide.u32 %rd215, %r237, 2;
add.s64 %rd217, %rd62, %rd215;
mul.wide.u32 %rd218, %r36, 2;
add.s64 %rd219, %rd62, %rd218;
ld.shared.u16 %rs69, [%rd219];
ld.shared.u16 %rs70, [%rd217];

	{ cvt.f32.f16 %f15, %rs69;}


	
	{ cvt.f32.f16 %f16, %rs70;}


	setp.leu.f32	%p35, %f15, %f16;
@%p35 bra BB2_48;

cvt.u64.u32	%rd220, %r36;
add.s64 %rd222, %rd65, %rd220;
ld.shared.u8 %rs71, [%rd222];
mov.u32 %r1084, 1;
setp.ne.s16	%p36, %rs71, 0;
@%p36 bra BB2_49;

BB2_48:
cvt.u64.u32	%rd223, %r237;
add.s64 %rd225, %rd65, %rd223;
ld.shared.u8 %rs72, [%rd225];
setp.eq.s16	%p37, %rs72, 0;
selp.u32	%r1084, 1, 0, %p37;

BB2_49:
bfe.u32 %r249, %r16, 3, 1;
setp.ne.s32	%p38, %r1084, %r249;
@%p38 bra BB2_51;

mul.wide.u32 %rd226, %r36, 8;
add.s64 %rd228, %rd64, %rd226;
mul.wide.u32 %rd229, %r237, 8;
add.s64 %rd230, %rd64, %rd229;
cvt.u64.u32	%rd231, %r36;
ld.shared.u16 %rs73, [%rd219];
cvt.u64.u32	%rd235, %r237;
ld.shared.u16 %rs74, [%rd217];
st.shared.u16 [%rd219], %rs74;
st.shared.u16 [%rd217], %rs73;
ld.shared.u64 %rd238, [%rd228];
ld.shared.u64 %rd239, [%rd230];
st.shared.u64 [%rd228], %rd239;
st.shared.u64 [%rd230], %rd238;
add.s64 %rd241, %rd65, %rd231;
ld.shared.u8 %rs75, [%rd241];
add.s64 %rd242, %rd65, %rd235;
ld.shared.u8 %rs76, [%rd242];
st.shared.u8 [%rd241], %rs76;
st.shared.u8 [%rd242], %rs75;

BB2_51:
bar.sync 0;
ld.shared.u16 %rs77, [%rd143];
ld.shared.u16 %rs78, [%rd141];

	{ cvt.f32.f16 %f17, %rs77;}


	
	{ cvt.f32.f16 %f18, %rs78;}


	setp.leu.f32	%p39, %f17, %f18;
@%p39 bra BB2_53;

cvt.u64.u32	%rd248, %r28;
add.s64 %rd250, %rd65, %rd248;
ld.shared.u8 %rs79, [%rd250];
mov.u32 %r1085, 1;
setp.ne.s16	%p40, %rs79, 0;
@%p40 bra BB2_54;

BB2_53:
cvt.u64.u32	%rd251, %r183;
add.s64 %rd253, %rd65, %rd251;
ld.shared.u8 %rs80, [%rd253];
setp.eq.s16	%p41, %rs80, 0;
selp.u32	%r1085, 1, 0, %p41;

BB2_54:
bfe.u32 %r272, %r16, 3, 1;
setp.ne.s32	%p42, %r1085, %r272;
@%p42 bra BB2_56;

cvt.u64.u32	%rd254, %r28;
ld.shared.u16 %rs81, [%rd143];
cvt.u64.u32	%rd258, %r183;
ld.shared.u16 %rs82, [%rd141];
st.shared.u16 [%rd143], %rs82;
st.shared.u16 [%rd141], %rs81;
mul.wide.u32 %rd261, %r28, 8;
add.s64 %rd263, %rd64, %rd261;
ld.shared.u64 %rd264, [%rd263];
mul.wide.u32 %rd265, %r183, 8;
add.s64 %rd266, %rd64, %rd265;
ld.shared.u64 %rd267, [%rd266];
st.shared.u64 [%rd263], %rd267;
st.shared.u64 [%rd266], %rd264;
add.s64 %rd269, %rd65, %rd254;
ld.shared.u8 %rs83, [%rd269];
add.s64 %rd270, %rd65, %rd258;
ld.shared.u8 %rs84, [%rd270];
st.shared.u8 [%rd269], %rs84;
st.shared.u8 [%rd270], %rs83;

BB2_56:
bar.sync 0;
ld.shared.u16 %rs85, [%rd95];
ld.shared.u16 %rs86, [%rd93];

	{ cvt.f32.f16 %f19, %rs85;}


	
	{ cvt.f32.f16 %f20, %rs86;}


	setp.leu.f32	%p43, %f19, %f20;
@%p43 bra BB2_58;

cvt.u64.u32	%rd276, %r22;
add.s64 %rd278, %rd65, %rd276;
ld.shared.u8 %rs87, [%rd278];
mov.u32 %r1086, 1;
setp.ne.s16	%p44, %rs87, 0;
@%p44 bra BB2_59;

BB2_58:
cvt.u64.u32	%rd279, %r151;
add.s64 %rd281, %rd65, %rd279;
ld.shared.u8 %rs88, [%rd281];
setp.eq.s16	%p45, %rs88, 0;
selp.u32	%r1086, 1, 0, %p45;

BB2_59:
bfe.u32 %r294, %r16, 3, 1;
setp.ne.s32	%p46, %r1086, %r294;
@%p46 bra BB2_61;

cvt.u64.u32	%rd282, %r22;
ld.shared.u16 %rs89, [%rd95];
cvt.u64.u32	%rd286, %r151;
ld.shared.u16 %rs90, [%rd93];
st.shared.u16 [%rd95], %rs90;
st.shared.u16 [%rd93], %rs89;
mul.wide.u32 %rd289, %r22, 8;
add.s64 %rd291, %rd64, %rd289;
ld.shared.u64 %rd292, [%rd291];
mul.wide.u32 %rd293, %r151, 8;
add.s64 %rd294, %rd64, %rd293;
ld.shared.u64 %rd295, [%rd294];
st.shared.u64 [%rd291], %rd295;
st.shared.u64 [%rd294], %rd292;
add.s64 %rd297, %rd65, %rd282;
ld.shared.u8 %rs91, [%rd297];
add.s64 %rd298, %rd65, %rd286;
ld.shared.u8 %rs92, [%rd298];
st.shared.u8 [%rd297], %rs92;
st.shared.u8 [%rd298], %rs91;

BB2_61:
bar.sync 0;
ld.shared.u16 %rs93, [%rd73];
ld.shared.u16 %rs94, [%rd73+2];

	{ cvt.f32.f16 %f21, %rs93;}


	
	{ cvt.f32.f16 %f22, %rs94;}


	setp.leu.f32	%p47, %f21, %f22;
@%p47 bra BB2_63;

cvt.u64.u32	%rd302, %r139;
add.s64 %rd304, %rd65, %rd302;
ld.shared.u8 %rs95, [%rd304];
mov.u32 %r1087, 1;
setp.ne.s16	%p48, %rs95, 0;
@%p48 bra BB2_64;

BB2_63:
cvt.u64.u32	%rd305, %r139;
add.s64 %rd307, %rd65, %rd305;
ld.shared.u8 %rs96, [%rd307+1];
setp.eq.s16	%p49, %rs96, 0;
selp.u32	%r1087, 1, 0, %p49;

BB2_64:
bfe.u32 %r308, %r16, 3, 1;
setp.ne.s32	%p50, %r1087, %r308;
@%p50 bra BB2_66;

cvt.u64.u32	%rd308, %r139;
ld.shared.u16 %rs97, [%rd73];
ld.shared.u16 %rs98, [%rd73+2];
st.shared.u16 [%rd73], %rs98;
st.shared.u16 [%rd73+2], %rs97;
mul.wide.u32 %rd312, %r139, 8;
add.s64 %rd314, %rd64, %rd312;
ld.shared.u64 %rd315, [%rd314];
ld.shared.u64 %rd316, [%rd314+8];
st.shared.u64 [%rd314], %rd316;
st.shared.u64 [%rd314+8], %rd315;
add.s64 %rd318, %rd65, %rd308;
ld.shared.u8 %rs99, [%rd318];
ld.shared.u8 %rs100, [%rd318+1];
st.shared.u8 [%rd318], %rs100;
st.shared.u8 [%rd318+1], %rs99;

BB2_66:
bar.sync 0;
and.b32 %r311, %r16, 15;
sub.s32 %r46, %r139, %r311;
add.s32 %r313, %r46, 16;
mul.wide.u32 %rd319, %r313, 2;
add.s64 %rd321, %rd62, %rd319;
mul.wide.u32 %rd322, %r46, 2;
add.s64 %rd323, %rd62, %rd322;
ld.shared.u16 %rs101, [%rd323];
ld.shared.u16 %rs102, [%rd321];

	{ cvt.f32.f16 %f23, %rs101;}


	
	{ cvt.f32.f16 %f24, %rs102;}


	setp.leu.f32	%p51, %f23, %f24;
@%p51 bra BB2_68;

cvt.u64.u32	%rd324, %r46;
add.s64 %rd326, %rd65, %rd324;
ld.shared.u8 %rs103, [%rd326];
mov.u32 %r1088, 1;
setp.ne.s16	%p52, %rs103, 0;
@%p52 bra BB2_69;

BB2_68:
cvt.u64.u32	%rd327, %r313;
add.s64 %rd329, %rd65, %rd327;
ld.shared.u8 %rs104, [%rd329];
setp.eq.s16	%p53, %rs104, 0;
selp.u32	%r1088, 1, 0, %p53;

BB2_69:
bfe.u32 %r325, %r16, 4, 1;
setp.ne.s32	%p54, %r1088, %r325;
@%p54 bra BB2_71;

mul.wide.u32 %rd330, %r46, 8;
add.s64 %rd332, %rd64, %rd330;
mul.wide.u32 %rd333, %r313, 8;
add.s64 %rd334, %rd64, %rd333;
cvt.u64.u32	%rd335, %r46;
ld.shared.u16 %rs105, [%rd323];
cvt.u64.u32	%rd339, %r313;
ld.shared.u16 %rs106, [%rd321];
st.shared.u16 [%rd323], %rs106;
st.shared.u16 [%rd321], %rs105;
ld.shared.u64 %rd342, [%rd332];
ld.shared.u64 %rd343, [%rd334];
st.shared.u64 [%rd332], %rd343;
st.shared.u64 [%rd334], %rd342;
add.s64 %rd345, %rd65, %rd335;
ld.shared.u8 %rs107, [%rd345];
add.s64 %rd346, %rd65, %rd339;
ld.shared.u8 %rs108, [%rd346];
st.shared.u8 [%rd345], %rs108;
st.shared.u8 [%rd346], %rs107;

BB2_71:
bar.sync 0;
ld.shared.u16 %rs109, [%rd219];
ld.shared.u16 %rs110, [%rd217];

	{ cvt.f32.f16 %f25, %rs109;}


	
	{ cvt.f32.f16 %f26, %rs110;}


	setp.leu.f32	%p55, %f25, %f26;
@%p55 bra BB2_73;

cvt.u64.u32	%rd352, %r36;
add.s64 %rd354, %rd65, %rd352;
ld.shared.u8 %rs111, [%rd354];
mov.u32 %r1089, 1;
setp.ne.s16	%p56, %rs111, 0;
@%p56 bra BB2_74;

BB2_73:
cvt.u64.u32	%rd355, %r237;
add.s64 %rd357, %rd65, %rd355;
ld.shared.u8 %rs112, [%rd357];
setp.eq.s16	%p57, %rs112, 0;
selp.u32	%r1089, 1, 0, %p57;

BB2_74:
bfe.u32 %r348, %r16, 4, 1;
setp.ne.s32	%p58, %r1089, %r348;
@%p58 bra BB2_76;

cvt.u64.u32	%rd358, %r36;
ld.shared.u16 %rs113, [%rd219];
cvt.u64.u32	%rd362, %r237;
ld.shared.u16 %rs114, [%rd217];
st.shared.u16 [%rd219], %rs114;
st.shared.u16 [%rd217], %rs113;
mul.wide.u32 %rd365, %r36, 8;
add.s64 %rd367, %rd64, %rd365;
ld.shared.u64 %rd368, [%rd367];
mul.wide.u32 %rd369, %r237, 8;
add.s64 %rd370, %rd64, %rd369;
ld.shared.u64 %rd371, [%rd370];
st.shared.u64 [%rd367], %rd371;
st.shared.u64 [%rd370], %rd368;
add.s64 %rd373, %rd65, %rd358;
ld.shared.u8 %rs115, [%rd373];
add.s64 %rd374, %rd65, %rd362;
ld.shared.u8 %rs116, [%rd374];
st.shared.u8 [%rd373], %rs116;
st.shared.u8 [%rd374], %rs115;

BB2_76:
bar.sync 0;
ld.shared.u16 %rs117, [%rd143];
ld.shared.u16 %rs118, [%rd141];

	{ cvt.f32.f16 %f27, %rs117;}


	
	{ cvt.f32.f16 %f28, %rs118;}


	setp.leu.f32	%p59, %f27, %f28;
@%p59 bra BB2_78;

cvt.u64.u32	%rd380, %r28;
add.s64 %rd382, %rd65, %rd380;
ld.shared.u8 %rs119, [%rd382];
mov.u32 %r1090, 1;
setp.ne.s16	%p60, %rs119, 0;
@%p60 bra BB2_79;

BB2_78:
cvt.u64.u32	%rd383, %r183;
add.s64 %rd385, %rd65, %rd383;
ld.shared.u8 %rs120, [%rd385];
setp.eq.s16	%p61, %rs120, 0;
selp.u32	%r1090, 1, 0, %p61;

BB2_79:
bfe.u32 %r370, %r16, 4, 1;
setp.ne.s32	%p62, %r1090, %r370;
@%p62 bra BB2_81;

cvt.u64.u32	%rd386, %r28;
ld.shared.u16 %rs121, [%rd143];
cvt.u64.u32	%rd390, %r183;
ld.shared.u16 %rs122, [%rd141];
st.shared.u16 [%rd143], %rs122;
st.shared.u16 [%rd141], %rs121;
mul.wide.u32 %rd393, %r28, 8;
add.s64 %rd395, %rd64, %rd393;
ld.shared.u64 %rd396, [%rd395];
mul.wide.u32 %rd397, %r183, 8;
add.s64 %rd398, %rd64, %rd397;
ld.shared.u64 %rd399, [%rd398];
st.shared.u64 [%rd395], %rd399;
st.shared.u64 [%rd398], %rd396;
add.s64 %rd401, %rd65, %rd386;
ld.shared.u8 %rs123, [%rd401];
add.s64 %rd402, %rd65, %rd390;
ld.shared.u8 %rs124, [%rd402];
st.shared.u8 [%rd401], %rs124;
st.shared.u8 [%rd402], %rs123;

BB2_81:
bar.sync 0;
ld.shared.u16 %rs125, [%rd95];
ld.shared.u16 %rs126, [%rd93];

	{ cvt.f32.f16 %f29, %rs125;}


	
	{ cvt.f32.f16 %f30, %rs126;}


	setp.leu.f32	%p63, %f29, %f30;
@%p63 bra BB2_83;

cvt.u64.u32	%rd408, %r22;
add.s64 %rd410, %rd65, %rd408;
ld.shared.u8 %rs127, [%rd410];
mov.u32 %r1091, 1;
setp.ne.s16	%p64, %rs127, 0;
@%p64 bra BB2_84;

BB2_83:
cvt.u64.u32	%rd411, %r151;
add.s64 %rd413, %rd65, %rd411;
ld.shared.u8 %rs128, [%rd413];
setp.eq.s16	%p65, %rs128, 0;
selp.u32	%r1091, 1, 0, %p65;

BB2_84:
bfe.u32 %r392, %r16, 4, 1;
setp.ne.s32	%p66, %r1091, %r392;
@%p66 bra BB2_86;

cvt.u64.u32	%rd414, %r22;
ld.shared.u16 %rs129, [%rd95];
cvt.u64.u32	%rd418, %r151;
ld.shared.u16 %rs130, [%rd93];
st.shared.u16 [%rd95], %rs130;
st.shared.u16 [%rd93], %rs129;
mul.wide.u32 %rd421, %r22, 8;
add.s64 %rd423, %rd64, %rd421;
ld.shared.u64 %rd424, [%rd423];
mul.wide.u32 %rd425, %r151, 8;
add.s64 %rd426, %rd64, %rd425;
ld.shared.u64 %rd427, [%rd426];
st.shared.u64 [%rd423], %rd427;
st.shared.u64 [%rd426], %rd424;
add.s64 %rd429, %rd65, %rd414;
ld.shared.u8 %rs131, [%rd429];
add.s64 %rd430, %rd65, %rd418;
ld.shared.u8 %rs132, [%rd430];
st.shared.u8 [%rd429], %rs132;
st.shared.u8 [%rd430], %rs131;

BB2_86:
bar.sync 0;
ld.shared.u16 %rs133, [%rd73];
ld.shared.u16 %rs134, [%rd73+2];

	{ cvt.f32.f16 %f31, %rs133;}


	
	{ cvt.f32.f16 %f32, %rs134;}


	setp.leu.f32	%p67, %f31, %f32;
@%p67 bra BB2_88;

cvt.u64.u32	%rd434, %r139;
add.s64 %rd436, %rd65, %rd434;
ld.shared.u8 %rs135, [%rd436];
mov.u32 %r1092, 1;
setp.ne.s16	%p68, %rs135, 0;
@%p68 bra BB2_89;

BB2_88:
cvt.u64.u32	%rd437, %r139;
add.s64 %rd439, %rd65, %rd437;
ld.shared.u8 %rs136, [%rd439+1];
setp.eq.s16	%p69, %rs136, 0;
selp.u32	%r1092, 1, 0, %p69;

BB2_89:
bfe.u32 %r406, %r16, 4, 1;
setp.ne.s32	%p70, %r1092, %r406;
@%p70 bra BB2_91;

cvt.u64.u32	%rd440, %r139;
ld.shared.u16 %rs137, [%rd73];
ld.shared.u16 %rs138, [%rd73+2];
st.shared.u16 [%rd73], %rs138;
st.shared.u16 [%rd73+2], %rs137;
mul.wide.u32 %rd444, %r139, 8;
add.s64 %rd446, %rd64, %rd444;
ld.shared.u64 %rd447, [%rd446];
ld.shared.u64 %rd448, [%rd446+8];
st.shared.u64 [%rd446], %rd448;
st.shared.u64 [%rd446+8], %rd447;
add.s64 %rd450, %rd65, %rd440;
ld.shared.u8 %rs139, [%rd450];
ld.shared.u8 %rs140, [%rd450+1];
st.shared.u8 [%rd450], %rs140;
st.shared.u8 [%rd450+1], %rs139;

BB2_91:
bar.sync 0;
and.b32 %r409, %r16, 31;
sub.s32 %r58, %r139, %r409;
add.s32 %r411, %r58, 32;
mul.wide.u32 %rd451, %r411, 2;
add.s64 %rd453, %rd62, %rd451;
mul.wide.u32 %rd454, %r58, 2;
add.s64 %rd455, %rd62, %rd454;
ld.shared.u16 %rs141, [%rd455];
ld.shared.u16 %rs142, [%rd453];

	{ cvt.f32.f16 %f33, %rs141;}


	
	{ cvt.f32.f16 %f34, %rs142;}


	setp.leu.f32	%p71, %f33, %f34;
@%p71 bra BB2_93;

cvt.u64.u32	%rd456, %r58;
add.s64 %rd458, %rd65, %rd456;
ld.shared.u8 %rs143, [%rd458];
mov.u32 %r1093, 1;
setp.ne.s16	%p72, %rs143, 0;
@%p72 bra BB2_94;

BB2_93:
cvt.u64.u32	%rd459, %r411;
add.s64 %rd461, %rd65, %rd459;
ld.shared.u8 %rs144, [%rd461];
setp.eq.s16	%p73, %rs144, 0;
selp.u32	%r1093, 1, 0, %p73;

BB2_94:
bfe.u32 %r423, %r16, 5, 1;
setp.ne.s32	%p74, %r1093, %r423;
@%p74 bra BB2_96;

mul.wide.u32 %rd462, %r58, 8;
add.s64 %rd464, %rd64, %rd462;
mul.wide.u32 %rd465, %r411, 8;
add.s64 %rd466, %rd64, %rd465;
cvt.u64.u32	%rd467, %r58;
ld.shared.u16 %rs145, [%rd455];
cvt.u64.u32	%rd471, %r411;
ld.shared.u16 %rs146, [%rd453];
st.shared.u16 [%rd455], %rs146;
st.shared.u16 [%rd453], %rs145;
ld.shared.u64 %rd474, [%rd464];
ld.shared.u64 %rd475, [%rd466];
st.shared.u64 [%rd464], %rd475;
st.shared.u64 [%rd466], %rd474;
add.s64 %rd477, %rd65, %rd467;
ld.shared.u8 %rs147, [%rd477];
add.s64 %rd478, %rd65, %rd471;
ld.shared.u8 %rs148, [%rd478];
st.shared.u8 [%rd477], %rs148;
st.shared.u8 [%rd478], %rs147;

BB2_96:
bar.sync 0;
ld.shared.u16 %rs149, [%rd323];
ld.shared.u16 %rs150, [%rd321];

	{ cvt.f32.f16 %f35, %rs149;}


	
	{ cvt.f32.f16 %f36, %rs150;}


	setp.leu.f32	%p75, %f35, %f36;
@%p75 bra BB2_98;

cvt.u64.u32	%rd484, %r46;
add.s64 %rd486, %rd65, %rd484;
ld.shared.u8 %rs151, [%rd486];
mov.u32 %r1094, 1;
setp.ne.s16	%p76, %rs151, 0;
@%p76 bra BB2_99;

BB2_98:
cvt.u64.u32	%rd487, %r313;
add.s64 %rd489, %rd65, %rd487;
ld.shared.u8 %rs152, [%rd489];
setp.eq.s16	%p77, %rs152, 0;
selp.u32	%r1094, 1, 0, %p77;

BB2_99:
bfe.u32 %r446, %r16, 5, 1;
setp.ne.s32	%p78, %r1094, %r446;
@%p78 bra BB2_101;

cvt.u64.u32	%rd490, %r46;
ld.shared.u16 %rs153, [%rd323];
cvt.u64.u32	%rd494, %r313;
ld.shared.u16 %rs154, [%rd321];
st.shared.u16 [%rd323], %rs154;
st.shared.u16 [%rd321], %rs153;
mul.wide.u32 %rd497, %r46, 8;
add.s64 %rd499, %rd64, %rd497;
ld.shared.u64 %rd500, [%rd499];
mul.wide.u32 %rd501, %r313, 8;
add.s64 %rd502, %rd64, %rd501;
ld.shared.u64 %rd503, [%rd502];
st.shared.u64 [%rd499], %rd503;
st.shared.u64 [%rd502], %rd500;
add.s64 %rd505, %rd65, %rd490;
ld.shared.u8 %rs155, [%rd505];
add.s64 %rd506, %rd65, %rd494;
ld.shared.u8 %rs156, [%rd506];
st.shared.u8 [%rd505], %rs156;
st.shared.u8 [%rd506], %rs155;

BB2_101:
bar.sync 0;
ld.shared.u16 %rs157, [%rd219];
ld.shared.u16 %rs158, [%rd217];

	{ cvt.f32.f16 %f37, %rs157;}


	
	{ cvt.f32.f16 %f38, %rs158;}


	setp.leu.f32	%p79, %f37, %f38;
@%p79 bra BB2_103;

cvt.u64.u32	%rd512, %r36;
add.s64 %rd514, %rd65, %rd512;
ld.shared.u8 %rs159, [%rd514];
mov.u32 %r1095, 1;
setp.ne.s16	%p80, %rs159, 0;
@%p80 bra BB2_104;

BB2_103:
cvt.u64.u32	%rd515, %r237;
add.s64 %rd517, %rd65, %rd515;
ld.shared.u8 %rs160, [%rd517];
setp.eq.s16	%p81, %rs160, 0;
selp.u32	%r1095, 1, 0, %p81;

BB2_104:
bfe.u32 %r468, %r16, 5, 1;
setp.ne.s32	%p82, %r1095, %r468;
@%p82 bra BB2_106;

cvt.u64.u32	%rd518, %r36;
ld.shared.u16 %rs161, [%rd219];
cvt.u64.u32	%rd522, %r237;
ld.shared.u16 %rs162, [%rd217];
st.shared.u16 [%rd219], %rs162;
st.shared.u16 [%rd217], %rs161;
mul.wide.u32 %rd525, %r36, 8;
add.s64 %rd527, %rd64, %rd525;
ld.shared.u64 %rd528, [%rd527];
mul.wide.u32 %rd529, %r237, 8;
add.s64 %rd530, %rd64, %rd529;
ld.shared.u64 %rd531, [%rd530];
st.shared.u64 [%rd527], %rd531;
st.shared.u64 [%rd530], %rd528;
add.s64 %rd533, %rd65, %rd518;
ld.shared.u8 %rs163, [%rd533];
add.s64 %rd534, %rd65, %rd522;
ld.shared.u8 %rs164, [%rd534];
st.shared.u8 [%rd533], %rs164;
st.shared.u8 [%rd534], %rs163;

BB2_106:
bar.sync 0;
ld.shared.u16 %rs165, [%rd143];
ld.shared.u16 %rs166, [%rd141];

	{ cvt.f32.f16 %f39, %rs165;}


	
	{ cvt.f32.f16 %f40, %rs166;}


	setp.leu.f32	%p83, %f39, %f40;
@%p83 bra BB2_108;

cvt.u64.u32	%rd540, %r28;
add.s64 %rd542, %rd65, %rd540;
ld.shared.u8 %rs167, [%rd542];
mov.u32 %r1096, 1;
setp.ne.s16	%p84, %rs167, 0;
@%p84 bra BB2_109;

BB2_108:
cvt.u64.u32	%rd543, %r183;
add.s64 %rd545, %rd65, %rd543;
ld.shared.u8 %rs168, [%rd545];
setp.eq.s16	%p85, %rs168, 0;
selp.u32	%r1096, 1, 0, %p85;

BB2_109:
bfe.u32 %r490, %r16, 5, 1;
setp.ne.s32	%p86, %r1096, %r490;
@%p86 bra BB2_111;

cvt.u64.u32	%rd546, %r28;
ld.shared.u16 %rs169, [%rd143];
cvt.u64.u32	%rd550, %r183;
ld.shared.u16 %rs170, [%rd141];
st.shared.u16 [%rd143], %rs170;
st.shared.u16 [%rd141], %rs169;
mul.wide.u32 %rd553, %r28, 8;
add.s64 %rd555, %rd64, %rd553;
ld.shared.u64 %rd556, [%rd555];
mul.wide.u32 %rd557, %r183, 8;
add.s64 %rd558, %rd64, %rd557;
ld.shared.u64 %rd559, [%rd558];
st.shared.u64 [%rd555], %rd559;
st.shared.u64 [%rd558], %rd556;
add.s64 %rd561, %rd65, %rd546;
ld.shared.u8 %rs171, [%rd561];
add.s64 %rd562, %rd65, %rd550;
ld.shared.u8 %rs172, [%rd562];
st.shared.u8 [%rd561], %rs172;
st.shared.u8 [%rd562], %rs171;

BB2_111:
bar.sync 0;
ld.shared.u16 %rs173, [%rd95];
ld.shared.u16 %rs174, [%rd93];

	{ cvt.f32.f16 %f41, %rs173;}


	
	{ cvt.f32.f16 %f42, %rs174;}


	setp.leu.f32	%p87, %f41, %f42;
@%p87 bra BB2_113;

cvt.u64.u32	%rd568, %r22;
add.s64 %rd570, %rd65, %rd568;
ld.shared.u8 %rs175, [%rd570];
mov.u32 %r1097, 1;
setp.ne.s16	%p88, %rs175, 0;
@%p88 bra BB2_114;

BB2_113:
cvt.u64.u32	%rd571, %r151;
add.s64 %rd573, %rd65, %rd571;
ld.shared.u8 %rs176, [%rd573];
setp.eq.s16	%p89, %rs176, 0;
selp.u32	%r1097, 1, 0, %p89;

BB2_114:
bfe.u32 %r512, %r16, 5, 1;
setp.ne.s32	%p90, %r1097, %r512;
@%p90 bra BB2_116;

cvt.u64.u32	%rd574, %r22;
ld.shared.u16 %rs177, [%rd95];
cvt.u64.u32	%rd578, %r151;
ld.shared.u16 %rs178, [%rd93];
st.shared.u16 [%rd95], %rs178;
st.shared.u16 [%rd93], %rs177;
mul.wide.u32 %rd581, %r22, 8;
add.s64 %rd583, %rd64, %rd581;
ld.shared.u64 %rd584, [%rd583];
mul.wide.u32 %rd585, %r151, 8;
add.s64 %rd586, %rd64, %rd585;
ld.shared.u64 %rd587, [%rd586];
st.shared.u64 [%rd583], %rd587;
st.shared.u64 [%rd586], %rd584;
add.s64 %rd589, %rd65, %rd574;
ld.shared.u8 %rs179, [%rd589];
add.s64 %rd590, %rd65, %rd578;
ld.shared.u8 %rs180, [%rd590];
st.shared.u8 [%rd589], %rs180;
st.shared.u8 [%rd590], %rs179;

BB2_116:
bar.sync 0;
ld.shared.u16 %rs181, [%rd73];
ld.shared.u16 %rs182, [%rd73+2];

	{ cvt.f32.f16 %f43, %rs181;}


	
	{ cvt.f32.f16 %f44, %rs182;}


	setp.leu.f32	%p91, %f43, %f44;
@%p91 bra BB2_118;

cvt.u64.u32	%rd594, %r139;
add.s64 %rd596, %rd65, %rd594;
ld.shared.u8 %rs183, [%rd596];
mov.u32 %r1098, 1;
setp.ne.s16	%p92, %rs183, 0;
@%p92 bra BB2_119;

BB2_118:
cvt.u64.u32	%rd597, %r139;
add.s64 %rd599, %rd65, %rd597;
ld.shared.u8 %rs184, [%rd599+1];
setp.eq.s16	%p93, %rs184, 0;
selp.u32	%r1098, 1, 0, %p93;

BB2_119:
bfe.u32 %r526, %r16, 5, 1;
setp.ne.s32	%p94, %r1098, %r526;
@%p94 bra BB2_121;

cvt.u64.u32	%rd600, %r139;
ld.shared.u16 %rs185, [%rd73];
ld.shared.u16 %rs186, [%rd73+2];
st.shared.u16 [%rd73], %rs186;
st.shared.u16 [%rd73+2], %rs185;
mul.wide.u32 %rd604, %r139, 8;
add.s64 %rd606, %rd64, %rd604;
ld.shared.u64 %rd607, [%rd606];
ld.shared.u64 %rd608, [%rd606+8];
st.shared.u64 [%rd606], %rd608;
st.shared.u64 [%rd606+8], %rd607;
add.s64 %rd610, %rd65, %rd600;
ld.shared.u8 %rs187, [%rd610];
ld.shared.u8 %rs188, [%rd610+1];
st.shared.u8 [%rd610], %rs188;
st.shared.u8 [%rd610+1], %rs187;

BB2_121:
bar.sync 0;
and.b32 %r529, %r16, 63;
sub.s32 %r72, %r139, %r529;
add.s32 %r531, %r72, 64;
mul.wide.u32 %rd611, %r531, 2;
add.s64 %rd613, %rd62, %rd611;
mul.wide.u32 %rd614, %r72, 2;
add.s64 %rd615, %rd62, %rd614;
ld.shared.u16 %rs189, [%rd615];
ld.shared.u16 %rs190, [%rd613];

	{ cvt.f32.f16 %f45, %rs189;}


	
	{ cvt.f32.f16 %f46, %rs190;}


	setp.leu.f32	%p95, %f45, %f46;
@%p95 bra BB2_123;

cvt.u64.u32	%rd616, %r72;
add.s64 %rd618, %rd65, %rd616;
ld.shared.u8 %rs191, [%rd618];
mov.u32 %r1099, 1;
setp.ne.s16	%p96, %rs191, 0;
@%p96 bra BB2_124;

BB2_123:
cvt.u64.u32	%rd619, %r531;
add.s64 %rd621, %rd65, %rd619;
ld.shared.u8 %rs192, [%rd621];
setp.eq.s16	%p97, %rs192, 0;
selp.u32	%r1099, 1, 0, %p97;

BB2_124:
bfe.u32 %r543, %r16, 6, 1;
setp.ne.s32	%p98, %r1099, %r543;
@%p98 bra BB2_126;

mul.wide.u32 %rd622, %r72, 8;
add.s64 %rd624, %rd64, %rd622;
mul.wide.u32 %rd625, %r531, 8;
add.s64 %rd626, %rd64, %rd625;
cvt.u64.u32	%rd627, %r72;
ld.shared.u16 %rs193, [%rd615];
cvt.u64.u32	%rd631, %r531;
ld.shared.u16 %rs194, [%rd613];
st.shared.u16 [%rd615], %rs194;
st.shared.u16 [%rd613], %rs193;
ld.shared.u64 %rd634, [%rd624];
ld.shared.u64 %rd635, [%rd626];
st.shared.u64 [%rd624], %rd635;
st.shared.u64 [%rd626], %rd634;
add.s64 %rd637, %rd65, %rd627;
ld.shared.u8 %rs195, [%rd637];
add.s64 %rd638, %rd65, %rd631;
ld.shared.u8 %rs196, [%rd638];
st.shared.u8 [%rd637], %rs196;
st.shared.u8 [%rd638], %rs195;

BB2_126:
bar.sync 0;
ld.shared.u16 %rs197, [%rd455];
ld.shared.u16 %rs198, [%rd453];

	{ cvt.f32.f16 %f47, %rs197;}


	
	{ cvt.f32.f16 %f48, %rs198;}


	setp.leu.f32	%p99, %f47, %f48;
@%p99 bra BB2_128;

cvt.u64.u32	%rd644, %r58;
add.s64 %rd646, %rd65, %rd644;
ld.shared.u8 %rs199, [%rd646];
mov.u32 %r1100, 1;
setp.ne.s16	%p100, %rs199, 0;
@%p100 bra BB2_129;

BB2_128:
cvt.u64.u32	%rd647, %r411;
add.s64 %rd649, %rd65, %rd647;
ld.shared.u8 %rs200, [%rd649];
setp.eq.s16	%p101, %rs200, 0;
selp.u32	%r1100, 1, 0, %p101;

BB2_129:
bfe.u32 %r566, %r16, 6, 1;
setp.ne.s32	%p102, %r1100, %r566;
@%p102 bra BB2_131;

cvt.u64.u32	%rd650, %r58;
ld.shared.u16 %rs201, [%rd455];
cvt.u64.u32	%rd654, %r411;
ld.shared.u16 %rs202, [%rd453];
st.shared.u16 [%rd455], %rs202;
st.shared.u16 [%rd453], %rs201;
mul.wide.u32 %rd657, %r58, 8;
add.s64 %rd659, %rd64, %rd657;
ld.shared.u64 %rd660, [%rd659];
mul.wide.u32 %rd661, %r411, 8;
add.s64 %rd662, %rd64, %rd661;
ld.shared.u64 %rd663, [%rd662];
st.shared.u64 [%rd659], %rd663;
st.shared.u64 [%rd662], %rd660;
add.s64 %rd665, %rd65, %rd650;
ld.shared.u8 %rs203, [%rd665];
add.s64 %rd666, %rd65, %rd654;
ld.shared.u8 %rs204, [%rd666];
st.shared.u8 [%rd665], %rs204;
st.shared.u8 [%rd666], %rs203;

BB2_131:
bar.sync 0;
ld.shared.u16 %rs205, [%rd323];
ld.shared.u16 %rs206, [%rd321];

	{ cvt.f32.f16 %f49, %rs205;}


	
	{ cvt.f32.f16 %f50, %rs206;}


	setp.leu.f32	%p103, %f49, %f50;
@%p103 bra BB2_133;

cvt.u64.u32	%rd672, %r46;
add.s64 %rd674, %rd65, %rd672;
ld.shared.u8 %rs207, [%rd674];
mov.u32 %r1101, 1;
setp.ne.s16	%p104, %rs207, 0;
@%p104 bra BB2_134;

BB2_133:
cvt.u64.u32	%rd675, %r313;
add.s64 %rd677, %rd65, %rd675;
ld.shared.u8 %rs208, [%rd677];
setp.eq.s16	%p105, %rs208, 0;
selp.u32	%r1101, 1, 0, %p105;

BB2_134:
bfe.u32 %r588, %r16, 6, 1;
setp.ne.s32	%p106, %r1101, %r588;
@%p106 bra BB2_136;

cvt.u64.u32	%rd678, %r46;
ld.shared.u16 %rs209, [%rd323];
cvt.u64.u32	%rd682, %r313;
ld.shared.u16 %rs210, [%rd321];
st.shared.u16 [%rd323], %rs210;
st.shared.u16 [%rd321], %rs209;
mul.wide.u32 %rd685, %r46, 8;
add.s64 %rd687, %rd64, %rd685;
ld.shared.u64 %rd688, [%rd687];
mul.wide.u32 %rd689, %r313, 8;
add.s64 %rd690, %rd64, %rd689;
ld.shared.u64 %rd691, [%rd690];
st.shared.u64 [%rd687], %rd691;
st.shared.u64 [%rd690], %rd688;
add.s64 %rd693, %rd65, %rd678;
ld.shared.u8 %rs211, [%rd693];
add.s64 %rd694, %rd65, %rd682;
ld.shared.u8 %rs212, [%rd694];
st.shared.u8 [%rd693], %rs212;
st.shared.u8 [%rd694], %rs211;

BB2_136:
bar.sync 0;
ld.shared.u16 %rs213, [%rd219];
ld.shared.u16 %rs214, [%rd217];

	{ cvt.f32.f16 %f51, %rs213;}


	
	{ cvt.f32.f16 %f52, %rs214;}


	setp.leu.f32	%p107, %f51, %f52;
@%p107 bra BB2_138;

cvt.u64.u32	%rd700, %r36;
add.s64 %rd702, %rd65, %rd700;
ld.shared.u8 %rs215, [%rd702];
mov.u32 %r1102, 1;
setp.ne.s16	%p108, %rs215, 0;
@%p108 bra BB2_139;

BB2_138:
cvt.u64.u32	%rd703, %r237;
add.s64 %rd705, %rd65, %rd703;
ld.shared.u8 %rs216, [%rd705];
setp.eq.s16	%p109, %rs216, 0;
selp.u32	%r1102, 1, 0, %p109;

BB2_139:
bfe.u32 %r610, %r16, 6, 1;
setp.ne.s32	%p110, %r1102, %r610;
@%p110 bra BB2_141;

cvt.u64.u32	%rd706, %r36;
ld.shared.u16 %rs217, [%rd219];
cvt.u64.u32	%rd710, %r237;
ld.shared.u16 %rs218, [%rd217];
st.shared.u16 [%rd219], %rs218;
st.shared.u16 [%rd217], %rs217;
mul.wide.u32 %rd713, %r36, 8;
add.s64 %rd715, %rd64, %rd713;
ld.shared.u64 %rd716, [%rd715];
mul.wide.u32 %rd717, %r237, 8;
add.s64 %rd718, %rd64, %rd717;
ld.shared.u64 %rd719, [%rd718];
st.shared.u64 [%rd715], %rd719;
st.shared.u64 [%rd718], %rd716;
add.s64 %rd721, %rd65, %rd706;
ld.shared.u8 %rs219, [%rd721];
add.s64 %rd722, %rd65, %rd710;
ld.shared.u8 %rs220, [%rd722];
st.shared.u8 [%rd721], %rs220;
st.shared.u8 [%rd722], %rs219;

BB2_141:
bar.sync 0;
ld.shared.u16 %rs221, [%rd143];
ld.shared.u16 %rs222, [%rd141];

	{ cvt.f32.f16 %f53, %rs221;}


	
	{ cvt.f32.f16 %f54, %rs222;}


	setp.leu.f32	%p111, %f53, %f54;
@%p111 bra BB2_143;

cvt.u64.u32	%rd728, %r28;
add.s64 %rd730, %rd65, %rd728;
ld.shared.u8 %rs223, [%rd730];
mov.u32 %r1103, 1;
setp.ne.s16	%p112, %rs223, 0;
@%p112 bra BB2_144;

BB2_143:
cvt.u64.u32	%rd731, %r183;
add.s64 %rd733, %rd65, %rd731;
ld.shared.u8 %rs224, [%rd733];
setp.eq.s16	%p113, %rs224, 0;
selp.u32	%r1103, 1, 0, %p113;

BB2_144:
bfe.u32 %r632, %r16, 6, 1;
setp.ne.s32	%p114, %r1103, %r632;
@%p114 bra BB2_146;

cvt.u64.u32	%rd734, %r28;
ld.shared.u16 %rs225, [%rd143];
cvt.u64.u32	%rd738, %r183;
ld.shared.u16 %rs226, [%rd141];
st.shared.u16 [%rd143], %rs226;
st.shared.u16 [%rd141], %rs225;
mul.wide.u32 %rd741, %r28, 8;
add.s64 %rd743, %rd64, %rd741;
ld.shared.u64 %rd744, [%rd743];
mul.wide.u32 %rd745, %r183, 8;
add.s64 %rd746, %rd64, %rd745;
ld.shared.u64 %rd747, [%rd746];
st.shared.u64 [%rd743], %rd747;
st.shared.u64 [%rd746], %rd744;
add.s64 %rd749, %rd65, %rd734;
ld.shared.u8 %rs227, [%rd749];
add.s64 %rd750, %rd65, %rd738;
ld.shared.u8 %rs228, [%rd750];
st.shared.u8 [%rd749], %rs228;
st.shared.u8 [%rd750], %rs227;

BB2_146:
bar.sync 0;
ld.shared.u16 %rs229, [%rd95];
ld.shared.u16 %rs230, [%rd93];

	{ cvt.f32.f16 %f55, %rs229;}


	
	{ cvt.f32.f16 %f56, %rs230;}


	setp.leu.f32	%p115, %f55, %f56;
@%p115 bra BB2_148;

cvt.u64.u32	%rd756, %r22;
add.s64 %rd758, %rd65, %rd756;
ld.shared.u8 %rs231, [%rd758];
mov.u32 %r1104, 1;
setp.ne.s16	%p116, %rs231, 0;
@%p116 bra BB2_149;

BB2_148:
cvt.u64.u32	%rd759, %r151;
add.s64 %rd761, %rd65, %rd759;
ld.shared.u8 %rs232, [%rd761];
setp.eq.s16	%p117, %rs232, 0;
selp.u32	%r1104, 1, 0, %p117;

BB2_149:
bfe.u32 %r654, %r16, 6, 1;
setp.ne.s32	%p118, %r1104, %r654;
@%p118 bra BB2_151;

cvt.u64.u32	%rd762, %r22;
ld.shared.u16 %rs233, [%rd95];
cvt.u64.u32	%rd766, %r151;
ld.shared.u16 %rs234, [%rd93];
st.shared.u16 [%rd95], %rs234;
st.shared.u16 [%rd93], %rs233;
mul.wide.u32 %rd769, %r22, 8;
add.s64 %rd771, %rd64, %rd769;
ld.shared.u64 %rd772, [%rd771];
mul.wide.u32 %rd773, %r151, 8;
add.s64 %rd774, %rd64, %rd773;
ld.shared.u64 %rd775, [%rd774];
st.shared.u64 [%rd771], %rd775;
st.shared.u64 [%rd774], %rd772;
add.s64 %rd777, %rd65, %rd762;
ld.shared.u8 %rs235, [%rd777];
add.s64 %rd778, %rd65, %rd766;
ld.shared.u8 %rs236, [%rd778];
st.shared.u8 [%rd777], %rs236;
st.shared.u8 [%rd778], %rs235;

BB2_151:
bar.sync 0;
ld.shared.u16 %rs237, [%rd73];
ld.shared.u16 %rs238, [%rd73+2];

	{ cvt.f32.f16 %f57, %rs237;}


	
	{ cvt.f32.f16 %f58, %rs238;}


	setp.leu.f32	%p119, %f57, %f58;
@%p119 bra BB2_153;

cvt.u64.u32	%rd782, %r139;
add.s64 %rd784, %rd65, %rd782;
ld.shared.u8 %rs239, [%rd784];
mov.u32 %r1105, 1;
setp.ne.s16	%p120, %rs239, 0;
@%p120 bra BB2_154;

BB2_153:
cvt.u64.u32	%rd785, %r139;
add.s64 %rd787, %rd65, %rd785;
ld.shared.u8 %rs240, [%rd787+1];
setp.eq.s16	%p121, %rs240, 0;
selp.u32	%r1105, 1, 0, %p121;

BB2_154:
bfe.u32 %r668, %r16, 6, 1;
setp.ne.s32	%p122, %r1105, %r668;
@%p122 bra BB2_156;

cvt.u64.u32	%rd788, %r139;
ld.shared.u16 %rs241, [%rd73];
ld.shared.u16 %rs242, [%rd73+2];
st.shared.u16 [%rd73], %rs242;
st.shared.u16 [%rd73+2], %rs241;
mul.wide.u32 %rd792, %r139, 8;
add.s64 %rd794, %rd64, %rd792;
ld.shared.u64 %rd795, [%rd794];
ld.shared.u64 %rd796, [%rd794+8];
st.shared.u64 [%rd794], %rd796;
st.shared.u64 [%rd794+8], %rd795;
add.s64 %rd798, %rd65, %rd788;
ld.shared.u8 %rs243, [%rd798];
ld.shared.u8 %rs244, [%rd798+1];
st.shared.u8 [%rd798], %rs244;
st.shared.u8 [%rd798+1], %rs243;

BB2_156:
bar.sync 0;
and.b32 %r671, %r16, 127;
sub.s32 %r88, %r139, %r671;
add.s32 %r673, %r88, 128;
mul.wide.u32 %rd799, %r673, 2;
add.s64 %rd801, %rd62, %rd799;
mul.wide.u32 %rd802, %r88, 2;
add.s64 %rd803, %rd62, %rd802;
ld.shared.u16 %rs245, [%rd803];
ld.shared.u16 %rs246, [%rd801];

	{ cvt.f32.f16 %f59, %rs245;}


	
	{ cvt.f32.f16 %f60, %rs246;}


	setp.leu.f32	%p123, %f59, %f60;
@%p123 bra BB2_158;

cvt.u64.u32	%rd804, %r88;
add.s64 %rd806, %rd65, %rd804;
ld.shared.u8 %rs247, [%rd806];
mov.u32 %r1106, 1;
setp.ne.s16	%p124, %rs247, 0;
@%p124 bra BB2_159;

BB2_158:
cvt.u64.u32	%rd807, %r673;
add.s64 %rd809, %rd65, %rd807;
ld.shared.u8 %rs248, [%rd809];
setp.eq.s16	%p125, %rs248, 0;
selp.u32	%r1106, 1, 0, %p125;

BB2_159:
bfe.u32 %r685, %r16, 7, 1;
setp.ne.s32	%p126, %r1106, %r685;
@%p126 bra BB2_161;

mul.wide.u32 %rd810, %r88, 8;
add.s64 %rd812, %rd64, %rd810;
mul.wide.u32 %rd813, %r673, 8;
add.s64 %rd814, %rd64, %rd813;
cvt.u64.u32	%rd815, %r88;
ld.shared.u16 %rs249, [%rd803];
cvt.u64.u32	%rd819, %r673;
ld.shared.u16 %rs250, [%rd801];
st.shared.u16 [%rd803], %rs250;
st.shared.u16 [%rd801], %rs249;
ld.shared.u64 %rd822, [%rd812];
ld.shared.u64 %rd823, [%rd814];
st.shared.u64 [%rd812], %rd823;
st.shared.u64 [%rd814], %rd822;
add.s64 %rd825, %rd65, %rd815;
ld.shared.u8 %rs251, [%rd825];
add.s64 %rd826, %rd65, %rd819;
ld.shared.u8 %rs252, [%rd826];
st.shared.u8 [%rd825], %rs252;
st.shared.u8 [%rd826], %rs251;

BB2_161:
bar.sync 0;
ld.shared.u16 %rs253, [%rd615];
ld.shared.u16 %rs254, [%rd613];

	{ cvt.f32.f16 %f61, %rs253;}


	
	{ cvt.f32.f16 %f62, %rs254;}


	setp.leu.f32	%p127, %f61, %f62;
@%p127 bra BB2_163;

cvt.u64.u32	%rd832, %r72;
add.s64 %rd834, %rd65, %rd832;
ld.shared.u8 %rs255, [%rd834];
mov.u32 %r1107, 1;
setp.ne.s16	%p128, %rs255, 0;
@%p128 bra BB2_164;

BB2_163:
cvt.u64.u32	%rd835, %r531;
add.s64 %rd837, %rd65, %rd835;
ld.shared.u8 %rs256, [%rd837];
setp.eq.s16	%p129, %rs256, 0;
selp.u32	%r1107, 1, 0, %p129;

BB2_164:
bfe.u32 %r708, %r16, 7, 1;
setp.ne.s32	%p130, %r1107, %r708;
@%p130 bra BB2_166;

cvt.u64.u32	%rd838, %r72;
ld.shared.u16 %rs257, [%rd615];
cvt.u64.u32	%rd842, %r531;
ld.shared.u16 %rs258, [%rd613];
st.shared.u16 [%rd615], %rs258;
st.shared.u16 [%rd613], %rs257;
mul.wide.u32 %rd845, %r72, 8;
add.s64 %rd847, %rd64, %rd845;
ld.shared.u64 %rd848, [%rd847];
mul.wide.u32 %rd849, %r531, 8;
add.s64 %rd850, %rd64, %rd849;
ld.shared.u64 %rd851, [%rd850];
st.shared.u64 [%rd847], %rd851;
st.shared.u64 [%rd850], %rd848;
add.s64 %rd853, %rd65, %rd838;
ld.shared.u8 %rs259, [%rd853];
add.s64 %rd854, %rd65, %rd842;
ld.shared.u8 %rs260, [%rd854];
st.shared.u8 [%rd853], %rs260;
st.shared.u8 [%rd854], %rs259;

BB2_166:
bar.sync 0;
ld.shared.u16 %rs261, [%rd455];
ld.shared.u16 %rs262, [%rd453];

	{ cvt.f32.f16 %f63, %rs261;}


	
	{ cvt.f32.f16 %f64, %rs262;}


	setp.leu.f32	%p131, %f63, %f64;
@%p131 bra BB2_168;

cvt.u64.u32	%rd860, %r58;
add.s64 %rd862, %rd65, %rd860;
ld.shared.u8 %rs263, [%rd862];
mov.u32 %r1108, 1;
setp.ne.s16	%p132, %rs263, 0;
@%p132 bra BB2_169;

BB2_168:
cvt.u64.u32	%rd863, %r411;
add.s64 %rd865, %rd65, %rd863;
ld.shared.u8 %rs264, [%rd865];
setp.eq.s16	%p133, %rs264, 0;
selp.u32	%r1108, 1, 0, %p133;

BB2_169:
bfe.u32 %r730, %r16, 7, 1;
setp.ne.s32	%p134, %r1108, %r730;
@%p134 bra BB2_171;

cvt.u64.u32	%rd866, %r58;
ld.shared.u16 %rs265, [%rd455];
cvt.u64.u32	%rd870, %r411;
ld.shared.u16 %rs266, [%rd453];
st.shared.u16 [%rd455], %rs266;
st.shared.u16 [%rd453], %rs265;
mul.wide.u32 %rd873, %r58, 8;
add.s64 %rd875, %rd64, %rd873;
ld.shared.u64 %rd876, [%rd875];
mul.wide.u32 %rd877, %r411, 8;
add.s64 %rd878, %rd64, %rd877;
ld.shared.u64 %rd879, [%rd878];
st.shared.u64 [%rd875], %rd879;
st.shared.u64 [%rd878], %rd876;
add.s64 %rd881, %rd65, %rd866;
ld.shared.u8 %rs267, [%rd881];
add.s64 %rd882, %rd65, %rd870;
ld.shared.u8 %rs268, [%rd882];
st.shared.u8 [%rd881], %rs268;
st.shared.u8 [%rd882], %rs267;

BB2_171:
bar.sync 0;
ld.shared.u16 %rs269, [%rd323];
ld.shared.u16 %rs270, [%rd321];

	{ cvt.f32.f16 %f65, %rs269;}


	
	{ cvt.f32.f16 %f66, %rs270;}


	setp.leu.f32	%p135, %f65, %f66;
@%p135 bra BB2_173;

cvt.u64.u32	%rd888, %r46;
add.s64 %rd890, %rd65, %rd888;
ld.shared.u8 %rs271, [%rd890];
mov.u32 %r1109, 1;
setp.ne.s16	%p136, %rs271, 0;
@%p136 bra BB2_174;

BB2_173:
add.s32 %r1065, %r46, 16;
cvt.u64.u32	%rd891, %r1065;
add.s64 %rd893, %rd65, %rd891;
ld.shared.u8 %rs272, [%rd893];
setp.eq.s16	%p137, %rs272, 0;
selp.u32	%r1109, 1, 0, %p137;

BB2_174:
bfe.u32 %r752, %r16, 7, 1;
setp.ne.s32	%p138, %r1109, %r752;
@%p138 bra BB2_176;

add.s32 %r1072, %r46, 16;
cvt.u64.u32	%rd894, %r46;
ld.shared.u16 %rs273, [%rd323];
cvt.u64.u32	%rd898, %r1072;
ld.shared.u16 %rs274, [%rd321];
st.shared.u16 [%rd323], %rs274;
st.shared.u16 [%rd321], %rs273;
mul.wide.u32 %rd901, %r46, 8;
add.s64 %rd903, %rd64, %rd901;
ld.shared.u64 %rd904, [%rd903];
mul.wide.u32 %rd905, %r1072, 8;
add.s64 %rd906, %rd64, %rd905;
ld.shared.u64 %rd907, [%rd906];
st.shared.u64 [%rd903], %rd907;
st.shared.u64 [%rd906], %rd904;
add.s64 %rd909, %rd65, %rd894;
ld.shared.u8 %rs275, [%rd909];
add.s64 %rd910, %rd65, %rd898;
ld.shared.u8 %rs276, [%rd910];
st.shared.u8 [%rd909], %rs276;
st.shared.u8 [%rd910], %rs275;

BB2_176:
bar.sync 0;
ld.shared.u16 %rs277, [%rd219];
ld.shared.u16 %rs278, [%rd217];

	{ cvt.f32.f16 %f67, %rs277;}


	
	{ cvt.f32.f16 %f68, %rs278;}


	setp.leu.f32	%p139, %f67, %f68;
@%p139 bra BB2_178;

cvt.u64.u32	%rd916, %r36;
add.s64 %rd918, %rd65, %rd916;
ld.shared.u8 %rs279, [%rd918];
mov.u32 %r1110, 1;
setp.ne.s16	%p140, %rs279, 0;
@%p140 bra BB2_179;

BB2_178:
add.s32 %r1066, %r36, 8;
cvt.u64.u32	%rd919, %r1066;
add.s64 %rd921, %rd65, %rd919;
ld.shared.u8 %rs280, [%rd921];
setp.eq.s16	%p141, %rs280, 0;
selp.u32	%r1110, 1, 0, %p141;

BB2_179:
bfe.u32 %r774, %r16, 7, 1;
setp.ne.s32	%p142, %r1110, %r774;
@%p142 bra BB2_181;

add.s32 %r1071, %r36, 8;
cvt.u64.u32	%rd922, %r36;
ld.shared.u16 %rs281, [%rd219];
cvt.u64.u32	%rd926, %r1071;
ld.shared.u16 %rs282, [%rd217];
st.shared.u16 [%rd219], %rs282;
st.shared.u16 [%rd217], %rs281;
mul.wide.u32 %rd929, %r36, 8;
add.s64 %rd931, %rd64, %rd929;
ld.shared.u64 %rd932, [%rd931];
mul.wide.u32 %rd933, %r1071, 8;
add.s64 %rd934, %rd64, %rd933;
ld.shared.u64 %rd935, [%rd934];
st.shared.u64 [%rd931], %rd935;
st.shared.u64 [%rd934], %rd932;
add.s64 %rd937, %rd65, %rd922;
ld.shared.u8 %rs283, [%rd937];
add.s64 %rd938, %rd65, %rd926;
ld.shared.u8 %rs284, [%rd938];
st.shared.u8 [%rd937], %rs284;
st.shared.u8 [%rd938], %rs283;

BB2_181:
bar.sync 0;
ld.shared.u16 %rs285, [%rd143];
ld.shared.u16 %rs286, [%rd141];

	{ cvt.f32.f16 %f69, %rs285;}


	
	{ cvt.f32.f16 %f70, %rs286;}


	setp.leu.f32	%p143, %f69, %f70;
@%p143 bra BB2_183;

cvt.u64.u32	%rd944, %r28;
add.s64 %rd946, %rd65, %rd944;
ld.shared.u8 %rs287, [%rd946];
mov.u32 %r1111, 1;
setp.ne.s16	%p144, %rs287, 0;
@%p144 bra BB2_184;

BB2_183:
add.s32 %r1067, %r28, 4;
cvt.u64.u32	%rd947, %r1067;
add.s64 %rd949, %rd65, %rd947;
ld.shared.u8 %rs288, [%rd949];
setp.eq.s16	%p145, %rs288, 0;
selp.u32	%r1111, 1, 0, %p145;

BB2_184:
bfe.u32 %r796, %r16, 7, 1;
setp.ne.s32	%p146, %r1111, %r796;
@%p146 bra BB2_186;

add.s32 %r1070, %r28, 4;
cvt.u64.u32	%rd950, %r28;
ld.shared.u16 %rs289, [%rd143];
cvt.u64.u32	%rd954, %r1070;
ld.shared.u16 %rs290, [%rd141];
st.shared.u16 [%rd143], %rs290;
st.shared.u16 [%rd141], %rs289;
mul.wide.u32 %rd957, %r28, 8;
add.s64 %rd959, %rd64, %rd957;
ld.shared.u64 %rd960, [%rd959];
mul.wide.u32 %rd961, %r1070, 8;
add.s64 %rd962, %rd64, %rd961;
ld.shared.u64 %rd963, [%rd962];
st.shared.u64 [%rd959], %rd963;
st.shared.u64 [%rd962], %rd960;
add.s64 %rd965, %rd65, %rd950;
ld.shared.u8 %rs291, [%rd965];
add.s64 %rd966, %rd65, %rd954;
ld.shared.u8 %rs292, [%rd966];
st.shared.u8 [%rd965], %rs292;
st.shared.u8 [%rd966], %rs291;

BB2_186:
bar.sync 0;
ld.shared.u16 %rs293, [%rd95];
ld.shared.u16 %rs294, [%rd93];

	{ cvt.f32.f16 %f71, %rs293;}


	
	{ cvt.f32.f16 %f72, %rs294;}


	setp.leu.f32	%p147, %f71, %f72;
@%p147 bra BB2_188;

cvt.u64.u32	%rd972, %r22;
add.s64 %rd974, %rd65, %rd972;
ld.shared.u8 %rs295, [%rd974];
mov.u32 %r1112, 1;
setp.ne.s16	%p148, %rs295, 0;
@%p148 bra BB2_189;

BB2_188:
add.s32 %r1068, %r22, 2;
cvt.u64.u32	%rd975, %r1068;
add.s64 %rd977, %rd65, %rd975;
ld.shared.u8 %rs296, [%rd977];
setp.eq.s16	%p149, %rs296, 0;
selp.u32	%r1112, 1, 0, %p149;

BB2_189:
bfe.u32 %r818, %r16, 7, 1;
setp.ne.s32	%p150, %r1112, %r818;
@%p150 bra BB2_191;

add.s32 %r1069, %r22, 2;
cvt.u64.u32	%rd978, %r22;
ld.shared.u16 %rs297, [%rd95];
cvt.u64.u32	%rd982, %r1069;
ld.shared.u16 %rs298, [%rd93];
st.shared.u16 [%rd95], %rs298;
st.shared.u16 [%rd93], %rs297;
mul.wide.u32 %rd985, %r22, 8;
add.s64 %rd987, %rd64, %rd985;
ld.shared.u64 %rd988, [%rd987];
mul.wide.u32 %rd989, %r1069, 8;
add.s64 %rd990, %rd64, %rd989;
ld.shared.u64 %rd991, [%rd990];
st.shared.u64 [%rd987], %rd991;
st.shared.u64 [%rd990], %rd988;
add.s64 %rd993, %rd65, %rd978;
ld.shared.u8 %rs299, [%rd993];
add.s64 %rd994, %rd65, %rd982;
ld.shared.u8 %rs300, [%rd994];
st.shared.u8 [%rd993], %rs300;
st.shared.u8 [%rd994], %rs299;

BB2_191:
bar.sync 0;
ld.shared.u16 %rs301, [%rd73];
ld.shared.u16 %rs302, [%rd73+2];

	{ cvt.f32.f16 %f73, %rs301;}


	
	{ cvt.f32.f16 %f74, %rs302;}


	setp.leu.f32	%p151, %f73, %f74;
@%p151 bra BB2_193;

cvt.u64.u32	%rd998, %r139;
add.s64 %rd1000, %rd65, %rd998;
ld.shared.u8 %rs303, [%rd1000];
mov.u32 %r1113, 1;
setp.ne.s16	%p152, %rs303, 0;
@%p152 bra BB2_194;

BB2_193:
cvt.u64.u32	%rd1001, %r139;
add.s64 %rd1003, %rd65, %rd1001;
ld.shared.u8 %rs304, [%rd1003+1];
setp.eq.s16	%p153, %rs304, 0;
selp.u32	%r1113, 1, 0, %p153;

BB2_194:
bfe.u32 %r832, %r16, 7, 1;
setp.ne.s32	%p154, %r1113, %r832;
@%p154 bra BB2_196;

cvt.u64.u32	%rd1004, %r139;
ld.shared.u16 %rs305, [%rd73];
ld.shared.u16 %rs306, [%rd73+2];
st.shared.u16 [%rd73], %rs306;
st.shared.u16 [%rd73+2], %rs305;
mul.wide.u32 %rd1008, %r139, 8;
add.s64 %rd1010, %rd64, %rd1008;
ld.shared.u64 %rd1011, [%rd1010];
ld.shared.u64 %rd1012, [%rd1010+8];
st.shared.u64 [%rd1010], %rd1012;
st.shared.u64 [%rd1010+8], %rd1011;
add.s64 %rd1014, %rd65, %rd1004;
ld.shared.u8 %rs307, [%rd1014];
ld.shared.u8 %rs308, [%rd1014+1];
st.shared.u8 [%rd1014], %rs308;
st.shared.u8 [%rd1014+1], %rs307;

BB2_196:
mov.u32 %r1114, 256;

BB2_197:
bar.sync 0;
add.s32 %r837, %r1114, -1;
and.b32 %r838, %r837, %r16;
sub.s32 %r840, %r139, %r838;
add.s32 %r841, %r840, %r1114;
cvt.u64.u32	%rd18, %r841;
mul.wide.u32 %rd1015, %r841, 2;
add.s64 %rd22, %rd62, %rd1015;
add.s64 %rd19, %rd65, %rd18;
cvt.u64.u32	%rd20, %r840;
mul.wide.u32 %rd1018, %r840, 2;
add.s64 %rd21, %rd62, %rd1018;
ld.shared.u16 %rs309, [%rd21];
ld.shared.u16 %rs310, [%rd22];

	{ cvt.f32.f16 %f75, %rs309;}


	
	{ cvt.f32.f16 %f76, %rs310;}


	add.s64 %rd23, %rd65, %rd20;
setp.leu.f32	%p155, %f75, %f76;
@%p155 bra BB2_199;

ld.shared.u8 %rs311, [%rd23];
mov.u32 %r1115, 1;
setp.ne.s16	%p156, %rs311, 0;
@%p156 bra BB2_200;

BB2_199:
ld.shared.u8 %rs312, [%rd19];
setp.eq.s16	%p157, %rs312, 0;
selp.u32	%r1115, 1, 0, %p157;

BB2_200:
bfe.u32 %r844, %r16, 8, 1;
setp.ne.s32	%p158, %r1115, %r844;
@%p158 bra BB2_202;

shl.b64 %rd1019, %rd18, 3;
add.s64 %rd1021, %rd64, %rd1019;
ld.shared.u16 %rs313, [%rd21];
ld.shared.u16 %rs314, [%rd22];
st.shared.u16 [%rd21], %rs314;
st.shared.u16 [%rd22], %rs313;
shl.b64 %rd1022, %rd20, 3;
add.s64 %rd1023, %rd64, %rd1022;
ld.shared.u64 %rd1024, [%rd1023];
ld.shared.u64 %rd1025, [%rd1021];
st.shared.u64 [%rd1023], %rd1025;
st.shared.u64 [%rd1021], %rd1024;
ld.shared.u8 %rs315, [%rd23];
ld.shared.u8 %rs316, [%rd19];
st.shared.u8 [%rd23], %rs316;
st.shared.u8 [%rd19], %rs315;

BB2_202:
shr.u32 %r108, %r1114, 1;
bar.sync 0;
add.s32 %r845, %r108, -1;
and.b32 %r847, %r845, %r16;
sub.s32 %r849, %r139, %r847;
add.s32 %r850, %r849, %r108;
cvt.u64.u32	%rd24, %r850;
mul.wide.u32 %rd1026, %r850, 2;
add.s64 %rd28, %rd62, %rd1026;
add.s64 %rd25, %rd65, %rd24;
cvt.u64.u32	%rd26, %r849;
mul.wide.u32 %rd1029, %r849, 2;
add.s64 %rd27, %rd62, %rd1029;
ld.shared.u16 %rs317, [%rd27];
ld.shared.u16 %rs318, [%rd28];

	{ cvt.f32.f16 %f77, %rs317;}


	
	{ cvt.f32.f16 %f78, %rs318;}


	add.s64 %rd29, %rd65, %rd26;
setp.leu.f32	%p159, %f77, %f78;
@%p159 bra BB2_204;

ld.shared.u8 %rs319, [%rd29];
mov.u32 %r1116, 1;
setp.ne.s16	%p160, %rs319, 0;
@%p160 bra BB2_205;

BB2_204:
ld.shared.u8 %rs320, [%rd25];
setp.eq.s16	%p161, %rs320, 0;
selp.u32	%r1116, 1, 0, %p161;

BB2_205:
bfe.u32 %r853, %r16, 8, 1;
setp.ne.s32	%p162, %r1116, %r853;
@%p162 bra BB2_207;

shl.b64 %rd1030, %rd24, 3;
add.s64 %rd1032, %rd64, %rd1030;
ld.shared.u16 %rs321, [%rd27];
ld.shared.u16 %rs322, [%rd28];
st.shared.u16 [%rd27], %rs322;
st.shared.u16 [%rd28], %rs321;
shl.b64 %rd1033, %rd26, 3;
add.s64 %rd1034, %rd64, %rd1033;
ld.shared.u64 %rd1035, [%rd1034];
ld.shared.u64 %rd1036, [%rd1032];
st.shared.u64 [%rd1034], %rd1036;
st.shared.u64 [%rd1032], %rd1035;
ld.shared.u8 %rs323, [%rd29];
ld.shared.u8 %rs324, [%rd25];
st.shared.u8 [%rd29], %rs324;
st.shared.u8 [%rd25], %rs323;

BB2_207:
shr.u32 %r111, %r1114, 2;
bar.sync 0;
add.s32 %r854, %r111, -1;
and.b32 %r856, %r854, %r16;
sub.s32 %r858, %r139, %r856;
add.s32 %r859, %r858, %r111;
cvt.u64.u32	%rd30, %r859;
mul.wide.u32 %rd1037, %r859, 2;
add.s64 %rd34, %rd62, %rd1037;
add.s64 %rd31, %rd65, %rd30;
cvt.u64.u32	%rd32, %r858;
mul.wide.u32 %rd1040, %r858, 2;
add.s64 %rd33, %rd62, %rd1040;
ld.shared.u16 %rs325, [%rd33];
ld.shared.u16 %rs326, [%rd34];

	{ cvt.f32.f16 %f79, %rs325;}


	
	{ cvt.f32.f16 %f80, %rs326;}


	add.s64 %rd35, %rd65, %rd32;
setp.leu.f32	%p163, %f79, %f80;
@%p163 bra BB2_209;

ld.shared.u8 %rs327, [%rd35];
mov.u32 %r1117, 1;
setp.ne.s16	%p164, %rs327, 0;
@%p164 bra BB2_210;

BB2_209:
ld.shared.u8 %rs328, [%rd31];
setp.eq.s16	%p165, %rs328, 0;
selp.u32	%r1117, 1, 0, %p165;

BB2_210:
bfe.u32 %r862, %r16, 8, 1;
setp.ne.s32	%p166, %r1117, %r862;
@%p166 bra BB2_212;

shl.b64 %rd1041, %rd30, 3;
add.s64 %rd1043, %rd64, %rd1041;
ld.shared.u16 %rs329, [%rd33];
ld.shared.u16 %rs330, [%rd34];
st.shared.u16 [%rd33], %rs330;
st.shared.u16 [%rd34], %rs329;
shl.b64 %rd1044, %rd32, 3;
add.s64 %rd1045, %rd64, %rd1044;
ld.shared.u64 %rd1046, [%rd1045];
ld.shared.u64 %rd1047, [%rd1043];
st.shared.u64 [%rd1045], %rd1047;
st.shared.u64 [%rd1043], %rd1046;
ld.shared.u8 %rs331, [%rd35];
ld.shared.u8 %rs332, [%rd31];
st.shared.u8 [%rd35], %rs332;
st.shared.u8 [%rd31], %rs331;

BB2_212:
shr.u32 %r1114, %r1114, 3;
setp.ne.s32	%p167, %r1114, 0;
@%p167 bra BB2_197;

bar.sync 0;
and.b32 %r863, %r16, 511;
sub.s32 %r864, %r139, %r863;
add.s32 %r865, %r864, 512;
cvt.u64.u32	%rd36, %r865;
mul.wide.u32 %rd1048, %r865, 2;
add.s64 %rd39, %rd62, %rd1048;
cvt.u64.u32	%rd37, %r864;
mul.wide.u32 %rd1050, %r864, 2;
add.s64 %rd38, %rd62, %rd1050;
ld.shared.u16 %rs333, [%rd38];
ld.shared.u16 %rs334, [%rd39];

	{ cvt.f32.f16 %f81, %rs333;}


	
	{ cvt.f32.f16 %f82, %rs334;}


	add.s64 %rd40, %rd65, %rd37;
setp.leu.f32	%p168, %f81, %f82;
@%p168 bra BB2_215;

ld.shared.u8 %rs335, [%rd40];
setp.ne.s16	%p169, %rs335, 0;
@%p169 bra BB2_217;

BB2_215:
add.s64 %rd41, %rd65, %rd36;
ld.shared.u8 %rs7, [%rd41];
setp.eq.s16	%p170, %rs7, 0;
@%p170 bra BB2_217;

shl.b64 %rd1053, %rd36, 3;
add.s64 %rd1055, %rd64, %rd1053;
ld.shared.u16 %rs336, [%rd38];
ld.shared.u16 %rs337, [%rd39];
st.shared.u16 [%rd38], %rs337;
st.shared.u16 [%rd39], %rs336;
shl.b64 %rd1056, %rd37, 3;
add.s64 %rd1057, %rd64, %rd1056;
ld.shared.u64 %rd1058, [%rd1057];
ld.shared.u64 %rd1059, [%rd1055];
st.shared.u64 [%rd1057], %rd1059;
st.shared.u64 [%rd1055], %rd1058;
ld.shared.u8 %rs338, [%rd40];
st.shared.u8 [%rd40], %rs7;
st.shared.u8 [%rd41], %rs338;

BB2_217:
bar.sync 0;
mov.u32 %r1073, %tid.x;
mov.u64 %rd1318, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r867, %r1073, 255;
sub.s32 %r869, %r139, %r867;
add.s32 %r870, %r869, 256;
cvt.u64.u32	%rd42, %r870;
mul.wide.u32 %rd1060, %r870, 2;
add.s64 %rd45, %rd1318, %rd1060;
cvt.u64.u32	%rd43, %r869;
mul.wide.u32 %rd1062, %r869, 2;
add.s64 %rd44, %rd1318, %rd1062;
ld.shared.u16 %rs339, [%rd44];
ld.shared.u16 %rs340, [%rd45];

	{ cvt.f32.f16 %f83, %rs339;}


	
	{ cvt.f32.f16 %f84, %rs340;}


	add.s64 %rd46, %rd65, %rd43;
setp.leu.f32	%p171, %f83, %f84;
@%p171 bra BB2_219;

ld.shared.u8 %rs341, [%rd46];
setp.ne.s16	%p172, %rs341, 0;
@%p172 bra BB2_221;

BB2_219:
add.s64 %rd47, %rd65, %rd42;
ld.shared.u8 %rs8, [%rd47];
setp.eq.s16	%p173, %rs8, 0;
@%p173 bra BB2_221;

shl.b64 %rd1065, %rd42, 3;
add.s64 %rd1067, %rd64, %rd1065;
ld.shared.u16 %rs342, [%rd44];
ld.shared.u16 %rs343, [%rd45];
st.shared.u16 [%rd44], %rs343;
st.shared.u16 [%rd45], %rs342;
shl.b64 %rd1068, %rd43, 3;
add.s64 %rd1069, %rd64, %rd1068;
ld.shared.u64 %rd1070, [%rd1069];
ld.shared.u64 %rd1071, [%rd1067];
st.shared.u64 [%rd1069], %rd1071;
st.shared.u64 [%rd1067], %rd1070;
ld.shared.u8 %rs344, [%rd46];
st.shared.u8 [%rd46], %rs8;
st.shared.u8 [%rd47], %rs344;

BB2_221:
bar.sync 0;
ld.shared.u16 %rs345, [%rd803];
ld.shared.u16 %rs346, [%rd801];

	{ cvt.f32.f16 %f85, %rs345;}


	
	{ cvt.f32.f16 %f86, %rs346;}


	setp.leu.f32	%p174, %f85, %f86;
@%p174 bra BB2_223;

cvt.u64.u32	%rd1077, %r88;
add.s64 %rd1079, %rd65, %rd1077;
ld.shared.u8 %rs347, [%rd1079];
setp.ne.s16	%p175, %rs347, 0;
@%p175 bra BB2_225;

BB2_223:
add.s32 %r1055, %r88, 128;
cvt.u64.u32	%rd1080, %r1055;
add.s64 %rd1082, %rd65, %rd1080;
ld.shared.u8 %rs9, [%rd1082];
setp.eq.s16	%p176, %rs9, 0;
@%p176 bra BB2_225;

add.s32 %r1056, %r88, 128;
cvt.u64.u32	%rd1083, %r88;
ld.shared.u16 %rs348, [%rd803];
ld.shared.u16 %rs349, [%rd801];
st.shared.u16 [%rd803], %rs349;
st.shared.u16 [%rd801], %rs348;
mul.wide.u32 %rd1090, %r88, 8;
add.s64 %rd1092, %rd64, %rd1090;
ld.shared.u64 %rd1093, [%rd1092];
mul.wide.u32 %rd1094, %r1056, 8;
add.s64 %rd1095, %rd64, %rd1094;
ld.shared.u64 %rd1096, [%rd1095];
st.shared.u64 [%rd1092], %rd1096;
st.shared.u64 [%rd1095], %rd1093;
add.s64 %rd1098, %rd65, %rd1083;
ld.shared.u8 %rs350, [%rd1098];
st.shared.u8 [%rd1098], %rs9;
st.shared.u8 [%rd1082], %rs350;

BB2_225:
bar.sync 0;
ld.shared.u16 %rs351, [%rd615];
ld.shared.u16 %rs352, [%rd613];

	{ cvt.f32.f16 %f87, %rs351;}


	
	{ cvt.f32.f16 %f88, %rs352;}


	setp.leu.f32	%p177, %f87, %f88;
@%p177 bra BB2_227;

cvt.u64.u32	%rd1105, %r72;
add.s64 %rd1107, %rd65, %rd1105;
ld.shared.u8 %rs353, [%rd1107];
setp.ne.s16	%p178, %rs353, 0;
@%p178 bra BB2_229;

BB2_227:
add.s32 %r1057, %r72, 64;
cvt.u64.u32	%rd1108, %r1057;
add.s64 %rd1110, %rd65, %rd1108;
ld.shared.u8 %rs10, [%rd1110];
setp.eq.s16	%p179, %rs10, 0;
@%p179 bra BB2_229;

add.s32 %r1058, %r72, 64;
cvt.u64.u32	%rd1111, %r72;
ld.shared.u16 %rs354, [%rd615];
ld.shared.u16 %rs355, [%rd613];
st.shared.u16 [%rd615], %rs355;
st.shared.u16 [%rd613], %rs354;
mul.wide.u32 %rd1118, %r72, 8;
add.s64 %rd1120, %rd64, %rd1118;
ld.shared.u64 %rd1121, [%rd1120];
mul.wide.u32 %rd1122, %r1058, 8;
add.s64 %rd1123, %rd64, %rd1122;
ld.shared.u64 %rd1124, [%rd1123];
st.shared.u64 [%rd1120], %rd1124;
st.shared.u64 [%rd1123], %rd1121;
add.s64 %rd1126, %rd65, %rd1111;
ld.shared.u8 %rs356, [%rd1126];
st.shared.u8 [%rd1126], %rs10;
st.shared.u8 [%rd1110], %rs356;

BB2_229:
bar.sync 0;
ld.shared.u16 %rs357, [%rd455];
ld.shared.u16 %rs358, [%rd453];

	{ cvt.f32.f16 %f89, %rs357;}


	
	{ cvt.f32.f16 %f90, %rs358;}


	setp.leu.f32	%p180, %f89, %f90;
@%p180 bra BB2_231;

cvt.u64.u32	%rd1133, %r58;
add.s64 %rd1135, %rd65, %rd1133;
ld.shared.u8 %rs359, [%rd1135];
setp.ne.s16	%p181, %rs359, 0;
@%p181 bra BB2_233;

BB2_231:
add.s32 %r1059, %r58, 32;
cvt.u64.u32	%rd1136, %r1059;
add.s64 %rd1138, %rd65, %rd1136;
ld.shared.u8 %rs11, [%rd1138];
setp.eq.s16	%p182, %rs11, 0;
@%p182 bra BB2_233;

add.s32 %r1060, %r58, 32;
cvt.u64.u32	%rd1139, %r58;
ld.shared.u16 %rs360, [%rd455];
ld.shared.u16 %rs361, [%rd453];
st.shared.u16 [%rd455], %rs361;
st.shared.u16 [%rd453], %rs360;
mul.wide.u32 %rd1146, %r58, 8;
add.s64 %rd1148, %rd64, %rd1146;
ld.shared.u64 %rd1149, [%rd1148];
mul.wide.u32 %rd1150, %r1060, 8;
add.s64 %rd1151, %rd64, %rd1150;
ld.shared.u64 %rd1152, [%rd1151];
st.shared.u64 [%rd1148], %rd1152;
st.shared.u64 [%rd1151], %rd1149;
add.s64 %rd1154, %rd65, %rd1139;
ld.shared.u8 %rs362, [%rd1154];
st.shared.u8 [%rd1154], %rs11;
st.shared.u8 [%rd1138], %rs362;

BB2_233:
bar.sync 0;
ld.shared.u16 %rs363, [%rd323];
ld.shared.u16 %rs364, [%rd321];

	{ cvt.f32.f16 %f91, %rs363;}


	
	{ cvt.f32.f16 %f92, %rs364;}


	setp.leu.f32	%p183, %f91, %f92;
@%p183 bra BB2_235;

cvt.u64.u32	%rd1161, %r46;
add.s64 %rd1163, %rd65, %rd1161;
ld.shared.u8 %rs365, [%rd1163];
setp.ne.s16	%p184, %rs365, 0;
@%p184 bra BB2_237;

BB2_235:
add.s32 %r1061, %r46, 16;
cvt.u64.u32	%rd1164, %r1061;
add.s64 %rd1166, %rd65, %rd1164;
ld.shared.u8 %rs12, [%rd1166];
setp.eq.s16	%p185, %rs12, 0;
@%p185 bra BB2_237;

add.s32 %r1062, %r46, 16;
cvt.u64.u32	%rd1167, %r46;
ld.shared.u16 %rs366, [%rd323];
ld.shared.u16 %rs367, [%rd321];
st.shared.u16 [%rd323], %rs367;
st.shared.u16 [%rd321], %rs366;
mul.wide.u32 %rd1174, %r46, 8;
add.s64 %rd1176, %rd64, %rd1174;
ld.shared.u64 %rd1177, [%rd1176];
mul.wide.u32 %rd1178, %r1062, 8;
add.s64 %rd1179, %rd64, %rd1178;
ld.shared.u64 %rd1180, [%rd1179];
st.shared.u64 [%rd1176], %rd1180;
st.shared.u64 [%rd1179], %rd1177;
add.s64 %rd1182, %rd65, %rd1167;
ld.shared.u8 %rs368, [%rd1182];
st.shared.u8 [%rd1182], %rs12;
st.shared.u8 [%rd1166], %rs368;

BB2_237:
bar.sync 0;
ld.shared.u16 %rs369, [%rd219];
ld.shared.u16 %rs370, [%rd217];

	{ cvt.f32.f16 %f93, %rs369;}


	
	{ cvt.f32.f16 %f94, %rs370;}


	setp.leu.f32	%p186, %f93, %f94;
@%p186 bra BB2_239;

cvt.u64.u32	%rd1189, %r36;
add.s64 %rd1191, %rd65, %rd1189;
ld.shared.u8 %rs371, [%rd1191];
setp.ne.s16	%p187, %rs371, 0;
@%p187 bra BB2_241;

BB2_239:
add.s32 %r1049, %r36, 8;
cvt.u64.u32	%rd1192, %r1049;
add.s64 %rd1194, %rd65, %rd1192;
ld.shared.u8 %rs13, [%rd1194];
setp.eq.s16	%p188, %rs13, 0;
@%p188 bra BB2_241;

add.s32 %r1050, %r36, 8;
cvt.u64.u32	%rd1195, %r36;
ld.shared.u16 %rs372, [%rd219];
ld.shared.u16 %rs373, [%rd217];
st.shared.u16 [%rd219], %rs373;
st.shared.u16 [%rd217], %rs372;
mul.wide.u32 %rd1202, %r36, 8;
add.s64 %rd1204, %rd64, %rd1202;
ld.shared.u64 %rd1205, [%rd1204];
mul.wide.u32 %rd1206, %r1050, 8;
add.s64 %rd1207, %rd64, %rd1206;
ld.shared.u64 %rd1208, [%rd1207];
st.shared.u64 [%rd1204], %rd1208;
st.shared.u64 [%rd1207], %rd1205;
add.s64 %rd1210, %rd65, %rd1195;
ld.shared.u8 %rs374, [%rd1210];
st.shared.u8 [%rd1210], %rs13;
st.shared.u8 [%rd1194], %rs374;

BB2_241:
bar.sync 0;
ld.shared.u16 %rs375, [%rd143];
ld.shared.u16 %rs376, [%rd141];

	{ cvt.f32.f16 %f95, %rs375;}


	
	{ cvt.f32.f16 %f96, %rs376;}


	setp.leu.f32	%p189, %f95, %f96;
@%p189 bra BB2_243;

cvt.u64.u32	%rd1217, %r28;
add.s64 %rd1219, %rd65, %rd1217;
ld.shared.u8 %rs377, [%rd1219];
setp.ne.s16	%p190, %rs377, 0;
@%p190 bra BB2_245;

BB2_243:
add.s32 %r1051, %r28, 4;
cvt.u64.u32	%rd1220, %r1051;
add.s64 %rd1222, %rd65, %rd1220;
ld.shared.u8 %rs14, [%rd1222];
setp.eq.s16	%p191, %rs14, 0;
@%p191 bra BB2_245;

add.s32 %r1052, %r28, 4;
cvt.u64.u32	%rd1223, %r28;
ld.shared.u16 %rs378, [%rd143];
ld.shared.u16 %rs379, [%rd141];
st.shared.u16 [%rd143], %rs379;
st.shared.u16 [%rd141], %rs378;
mul.wide.u32 %rd1230, %r28, 8;
add.s64 %rd1232, %rd64, %rd1230;
ld.shared.u64 %rd1233, [%rd1232];
mul.wide.u32 %rd1234, %r1052, 8;
add.s64 %rd1235, %rd64, %rd1234;
ld.shared.u64 %rd1236, [%rd1235];
st.shared.u64 [%rd1232], %rd1236;
st.shared.u64 [%rd1235], %rd1233;
add.s64 %rd1238, %rd65, %rd1223;
ld.shared.u8 %rs380, [%rd1238];
st.shared.u8 [%rd1238], %rs14;
st.shared.u8 [%rd1222], %rs380;

BB2_245:
bar.sync 0;
ld.shared.u16 %rs381, [%rd95];
ld.shared.u16 %rs382, [%rd93];

	{ cvt.f32.f16 %f97, %rs381;}


	
	{ cvt.f32.f16 %f98, %rs382;}


	setp.leu.f32	%p192, %f97, %f98;
@%p192 bra BB2_247;

cvt.u64.u32	%rd1245, %r22;
add.s64 %rd1247, %rd65, %rd1245;
ld.shared.u8 %rs383, [%rd1247];
setp.ne.s16	%p193, %rs383, 0;
@%p193 bra BB2_249;

BB2_247:
add.s32 %r1053, %r22, 2;
cvt.u64.u32	%rd1248, %r1053;
add.s64 %rd1250, %rd65, %rd1248;
ld.shared.u8 %rs15, [%rd1250];
setp.eq.s16	%p194, %rs15, 0;
@%p194 bra BB2_249;

add.s32 %r1054, %r22, 2;
cvt.u64.u32	%rd1251, %r22;
ld.shared.u16 %rs384, [%rd95];
ld.shared.u16 %rs385, [%rd93];
st.shared.u16 [%rd95], %rs385;
st.shared.u16 [%rd93], %rs384;
mul.wide.u32 %rd1258, %r22, 8;
add.s64 %rd1260, %rd64, %rd1258;
ld.shared.u64 %rd1261, [%rd1260];
mul.wide.u32 %rd1262, %r1054, 8;
add.s64 %rd1263, %rd64, %rd1262;
ld.shared.u64 %rd1264, [%rd1263];
st.shared.u64 [%rd1260], %rd1264;
st.shared.u64 [%rd1263], %rd1261;
add.s64 %rd1266, %rd65, %rd1251;
ld.shared.u8 %rs386, [%rd1266];
st.shared.u8 [%rd1266], %rs15;
st.shared.u8 [%rd1250], %rs386;

BB2_249:
bar.sync 0;
ld.shared.u16 %rs387, [%rd73];
ld.shared.u16 %rs388, [%rd73+2];

	{ cvt.f32.f16 %f99, %rs387;}


	
	{ cvt.f32.f16 %f100, %rs388;}


	setp.leu.f32	%p195, %f99, %f100;
@%p195 bra BB2_251;

cvt.u64.u32	%rd1271, %r139;
add.s64 %rd1273, %rd65, %rd1271;
ld.shared.u8 %rs389, [%rd1273];
setp.ne.s16	%p196, %rs389, 0;
@%p196 bra BB2_253;

BB2_251:
cvt.u64.u32	%rd1274, %r139;
add.s64 %rd1276, %rd65, %rd1274;
ld.shared.u8 %rs16, [%rd1276+1];
setp.eq.s16	%p197, %rs16, 0;
@%p197 bra BB2_253;

ld.shared.u16 %rs390, [%rd73];
ld.shared.u16 %rs391, [%rd73+2];
st.shared.u16 [%rd73], %rs391;
st.shared.u16 [%rd73+2], %rs390;
mul.wide.u32 %rd1281, %r139, 8;
add.s64 %rd1283, %rd64, %rd1281;
ld.shared.u64 %rd1284, [%rd1283];
ld.shared.u64 %rd1285, [%rd1283+8];
st.shared.u64 [%rd1283], %rd1285;
st.shared.u64 [%rd1283+8], %rd1284;
ld.shared.u8 %rs392, [%rd1276];
st.shared.u8 [%rd1276], %rs16;
st.shared.u8 [%rd1276+1], %rs392;

BB2_253:
mov.u32 %r1063, %tid.x;
ld.param.u32 %r1020, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
setp.lt.u32	%p199, %r1063, %r1020;
bar.sync 0;
@!%p199 bra BB2_255;
bra.uni BB2_254;

BB2_254:
mov.u64 %rd1317, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
ld.param.u32 %r1048, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.param.u64 %rd1316, [%rd1317];
mov.u32 %r1047, %ctaid.y;
mov.u32 %r1046, %ctaid.z;
mov.u32 %r1045, %nctaid.y;
mov.u32 %r1044, %ctaid.x;
mov.u32 %r1043, %nctaid.x;
mad.lo.s32 %r1042, %r1045, %r1046, %r1047;
ld.param.u32 %r1041, [%rd1317+108];
mad.lo.s32 %r1040, %r1042, %r1043, %r1044;
mul.lo.s32 %r1039, %r1040, %r1041;
ld.param.u32 %r1038, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mov.u32 %r1037, %tid.x;
mad.lo.s32 %r1036, %r1037, %r1038, %r1039;
mul.wide.u32 %rd1315, %r1036, 2;
cvta.to.global.u64 %rd1314, %rd1316;
add.s64 %rd1313, %rd1314, %rd1315;
ld.shared.u16 %rs393, [%rd12];
st.global.u16 [%rd1313], %rs393;
ld.shared.u64 %rd1294, [%rd13];
mad.lo.s32 %r1014, %r1037, %r1048, %r15;
ld.local.u64 %rd1295, [%rd2];
mul.wide.u32 %rd1296, %r1014, 8;
add.s64 %rd1297, %rd1295, %rd1296;
st.u64 [%rd1297], %rd1294;

BB2_255:
mov.u32 %r1064, %tid.x;
ld.param.u32 %r1022, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
add.s32 %r1021, %r1064, 512;
setp.ge.u32	%p200, %r1021, %r1022;
@%p200 bra BB2_257;

add.s32 %r1035, %r16, 512;
mov.u64 %rd1312, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
ld.param.u64 %rd1311, [%rd1312];
mov.u32 %r1034, %ctaid.y;
mov.u32 %r1033, %ctaid.z;
mov.u32 %r1032, %nctaid.y;
mov.u32 %r1031, %ctaid.x;
mov.u32 %r1030, %nctaid.x;
mad.lo.s32 %r1029, %r1032, %r1033, %r1034;
ld.param.u32 %r1028, [%rd1312+108];
mad.lo.s32 %r1027, %r1029, %r1030, %r1031;
mul.lo.s32 %r1026, %r1027, %r1028;
ld.param.u32 %r1025, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mad.lo.s32 %r1024, %r1035, %r1025, %r1026;
mul.wide.u32 %rd1310, %r1024, 2;
cvta.to.global.u64 %rd1309, %rd1311;
add.s64 %rd1308, %rd1309, %rd1310;
ld.param.u32 %r1023, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.shared.u16 %rs394, [%rd12+1024];
st.global.u16 [%rd1308], %rs394;
ld.shared.u64 %rd1304, [%rd13+4096];
mad.lo.s32 %r1019, %r1035, %r1023, %r15;
ld.local.u64 %rd1305, [%rd2];
mul.wide.u32 %rd1306, %r1019, 8;
add.s64 %rd1307, %rd1305, %rd1306;
st.u64 [%rd1307], %rd1304;

BB2_257:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot3[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<201>;
.reg .b16 %rs<397>;
.reg .f32 %f<101>;
.reg .b32 %r<1118>;
.reg .b64 %rd<1323>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[2048];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1322, __local_depot3;
cvta.local.u64 %SP, %rd1322;
ld.param.u32 %r117, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r118, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r119, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r120, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd48, %SP, 0;
cvta.to.local.u64 %rd2, %rd48;
ld.param.u64 %rd49, [%rd1];
cvta.to.global.u64 %rd3, %rd49;
mov.u32 %r1074, 0;
mov.pred %p4, 0;
@%p4 bra BB3_2;

BB3_1:
mul.wide.s32 %rd50, %r1074, 8;
add.s64 %rd51, %rd4, %rd50;
ld.param.u64 %rd52, [%rd51];
add.s64 %rd53, %rd2, %rd50;
st.local.u64 [%rd53], %rd52;
add.s32 %r1074, %r1074, 1;
setp.lt.u32	%p5, %r1074, 27;
@%p5 bra BB3_1;

BB3_2:
mov.u32 %r122, %nctaid.y;
mov.u32 %r123, %ctaid.z;
mov.u32 %r124, %ctaid.y;
mad.lo.s32 %r125, %r122, %r123, %r124;
mov.u32 %r126, %nctaid.x;
mov.u32 %r127, %ctaid.x;
mad.lo.s32 %r1076, %r125, %r126, %r127;
setp.ge.u32	%p6, %r1076, %r117;
@%p6 bra BB3_257;

ld.param.u32 %r129, [%rd1+108];
mul.lo.s32 %r4, %r1076, %r129;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1075, %r5, -1;
mov.u32 %r1077, 0;
setp.lt.s32	%p7, %r1075, 1;
@%p7 bra BB3_6;

mul.wide.s32 %rd54, %r5, 4;
add.s64 %rd1319, %rd2, %rd54;
mov.u32 %r1077, 0;

BB3_5:
ld.local.u32 %r131, [%rd1319+4];
rem.u32 %r132, %r1076, %r131;
ld.local.u32 %r133, [%rd1319+104];
mad.lo.s32 %r1077, %r133, %r132, %r1077;
div.u32 %r1076, %r1076, %r131;
add.s64 %rd1319, %rd1319, -4;
add.s32 %r1075, %r1075, -1;
setp.gt.s32	%p8, %r1075, 0;
@%p8 bra BB3_5;

BB3_6:
ld.local.u32 %r134, [%rd2+108];
mad.lo.s32 %r15, %r134, %r1076, %r1077;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 512;
setp.lt.u32	%p1, %r16, %r118;
mad.lo.s32 %r135, %r16, %r119, %r4;
mul.wide.u32 %rd55, %r135, 2;
add.s64 %rd9, %rd3, %rd55;
@%p1 bra BB3_8;
bra.uni BB3_7;

BB3_8:
ld.global.u16 %rs395, [%rd9];
bra.uni BB3_9;

BB3_7:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs395, %f1;}



BB3_9:
mov.u64 %rd1320, 0;
setp.ge.u32	%p9, %r16, %r118;
@%p9 bra BB3_11;

mad.lo.s32 %r136, %r16, %r120, %r15;
ld.local.u64 %rd57, [%rd2];
mul.wide.u32 %rd58, %r136, 8;
add.s64 %rd59, %rd57, %rd58;
ld.u64 %rd1320, [%rd59];

BB3_11:
selp.u16	%rs18, 1, 0, %p1;
cvt.s64.s32	%rd60, %r16;
mul.wide.s32 %rd61, %r16, 2;
mov.u64 %rd62, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd12, %rd62, %rd61;
st.shared.u16 [%rd12], %rs395;
mul.wide.s32 %rd63, %r16, 8;
mov.u64 %rd64, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd13, %rd64, %rd63;
st.shared.u64 [%rd13], %rd1320;
mov.u64 %rd65, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd14, %rd65, %rd60;
st.shared.u8 [%rd14], %rs18;
setp.lt.u32	%p2, %r17, %r118;
mad.lo.s32 %r137, %r17, %r119, %r4;
mul.wide.u32 %rd66, %r137, 2;
add.s64 %rd15, %rd3, %rd66;
@%p2 bra BB3_13;
bra.uni BB3_12;

BB3_13:
ld.global.u16 %rs396, [%rd15];
bra.uni BB3_14;

BB3_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs396, %f2;}



BB3_14:
mov.u64 %rd1321, 0;
setp.ge.u32	%p10, %r17, %r118;
@%p10 bra BB3_16;

mad.lo.s32 %r138, %r17, %r120, %r15;
ld.local.u64 %rd68, [%rd2];
mul.wide.u32 %rd69, %r138, 8;
add.s64 %rd70, %rd68, %rd69;
ld.u64 %rd1321, [%rd70];

BB3_16:
selp.u16	%rs20, 1, 0, %p2;
st.shared.u16 [%rd12+1024], %rs396;
st.shared.u64 [%rd13+4096], %rd1321;
st.shared.u8 [%rd14+512], %rs20;
bar.sync 0;
shl.b32 %r139, %r16, 1;
mul.wide.u32 %rd71, %r139, 2;
add.s64 %rd73, %rd62, %rd71;
ld.shared.u16 %rs21, [%rd73];
ld.shared.u16 %rs22, [%rd73+2];

	{ cvt.f32.f16 %f3, %rs21;}


	
	{ cvt.f32.f16 %f4, %rs22;}


	setp.geu.f32	%p11, %f3, %f4;
@%p11 bra BB3_18;

cvt.u64.u32	%rd74, %r139;
add.s64 %rd76, %rd65, %rd74;
ld.shared.u8 %rs23, [%rd76];
mov.u32 %r1078, 1;
setp.ne.s16	%p12, %rs23, 0;
@%p12 bra BB3_19;

BB3_18:
cvt.u64.u32	%rd77, %r139;
add.s64 %rd79, %rd65, %rd77;
ld.shared.u8 %rs24, [%rd79+1];
setp.eq.s16	%p13, %rs24, 0;
selp.u32	%r1078, 1, 0, %p13;

BB3_19:
and.b32 %r145, %r16, 1;
setp.ne.s32	%p14, %r1078, %r145;
@%p14 bra BB3_21;

mul.wide.u32 %rd80, %r139, 8;
add.s64 %rd82, %rd64, %rd80;
cvt.u64.u32	%rd83, %r139;
ld.shared.u16 %rs25, [%rd73];
ld.shared.u16 %rs26, [%rd73+2];
st.shared.u16 [%rd73], %rs26;
st.shared.u16 [%rd73+2], %rs25;
ld.shared.u64 %rd87, [%rd82];
ld.shared.u64 %rd88, [%rd82+8];
st.shared.u64 [%rd82], %rd88;
st.shared.u64 [%rd82+8], %rd87;
add.s64 %rd90, %rd65, %rd83;
ld.shared.u8 %rs27, [%rd90];
ld.shared.u8 %rs28, [%rd90+1];
st.shared.u8 [%rd90], %rs28;
st.shared.u8 [%rd90+1], %rs27;

BB3_21:
bar.sync 0;
sub.s32 %r22, %r139, %r145;
add.s32 %r151, %r22, 2;
mul.wide.u32 %rd91, %r151, 2;
add.s64 %rd93, %rd62, %rd91;
mul.wide.u32 %rd94, %r22, 2;
add.s64 %rd95, %rd62, %rd94;
ld.shared.u16 %rs29, [%rd95];
ld.shared.u16 %rs30, [%rd93];

	{ cvt.f32.f16 %f5, %rs29;}


	
	{ cvt.f32.f16 %f6, %rs30;}


	setp.geu.f32	%p15, %f5, %f6;
@%p15 bra BB3_23;

cvt.u64.u32	%rd96, %r22;
add.s64 %rd98, %rd65, %rd96;
ld.shared.u8 %rs31, [%rd98];
mov.u32 %r1079, 1;
setp.ne.s16	%p16, %rs31, 0;
@%p16 bra BB3_24;

BB3_23:
cvt.u64.u32	%rd99, %r151;
add.s64 %rd101, %rd65, %rd99;
ld.shared.u8 %rs32, [%rd101];
setp.eq.s16	%p17, %rs32, 0;
selp.u32	%r1079, 1, 0, %p17;

BB3_24:
bfe.u32 %r163, %r16, 1, 1;
setp.ne.s32	%p18, %r1079, %r163;
@%p18 bra BB3_26;

mul.wide.u32 %rd102, %r22, 8;
add.s64 %rd104, %rd64, %rd102;
mul.wide.u32 %rd105, %r151, 8;
add.s64 %rd106, %rd64, %rd105;
cvt.u64.u32	%rd107, %r22;
ld.shared.u16 %rs33, [%rd95];
cvt.u64.u32	%rd111, %r151;
ld.shared.u16 %rs34, [%rd93];
st.shared.u16 [%rd95], %rs34;
st.shared.u16 [%rd93], %rs33;
ld.shared.u64 %rd114, [%rd104];
ld.shared.u64 %rd115, [%rd106];
st.shared.u64 [%rd104], %rd115;
st.shared.u64 [%rd106], %rd114;
add.s64 %rd117, %rd65, %rd107;
ld.shared.u8 %rs35, [%rd117];
add.s64 %rd118, %rd65, %rd111;
ld.shared.u8 %rs36, [%rd118];
st.shared.u8 [%rd117], %rs36;
st.shared.u8 [%rd118], %rs35;

BB3_26:
bar.sync 0;
ld.shared.u16 %rs37, [%rd73];
ld.shared.u16 %rs38, [%rd73+2];

	{ cvt.f32.f16 %f7, %rs37;}


	
	{ cvt.f32.f16 %f8, %rs38;}


	setp.geu.f32	%p19, %f7, %f8;
@%p19 bra BB3_28;

cvt.u64.u32	%rd122, %r139;
add.s64 %rd124, %rd65, %rd122;
ld.shared.u8 %rs39, [%rd124];
mov.u32 %r1080, 1;
setp.ne.s16	%p20, %rs39, 0;
@%p20 bra BB3_29;

BB3_28:
cvt.u64.u32	%rd125, %r139;
add.s64 %rd127, %rd65, %rd125;
ld.shared.u8 %rs40, [%rd127+1];
setp.eq.s16	%p21, %rs40, 0;
selp.u32	%r1080, 1, 0, %p21;

BB3_29:
bfe.u32 %r178, %r16, 1, 1;
setp.ne.s32	%p22, %r1080, %r178;
@%p22 bra BB3_31;

cvt.u64.u32	%rd128, %r139;
ld.shared.u16 %rs41, [%rd73];
ld.shared.u16 %rs42, [%rd73+2];
st.shared.u16 [%rd73], %rs42;
st.shared.u16 [%rd73+2], %rs41;
mul.wide.u32 %rd132, %r139, 8;
add.s64 %rd134, %rd64, %rd132;
ld.shared.u64 %rd135, [%rd134];
ld.shared.u64 %rd136, [%rd134+8];
st.shared.u64 [%rd134], %rd136;
st.shared.u64 [%rd134+8], %rd135;
add.s64 %rd138, %rd65, %rd128;
ld.shared.u8 %rs43, [%rd138];
ld.shared.u8 %rs44, [%rd138+1];
st.shared.u8 [%rd138], %rs44;
st.shared.u8 [%rd138+1], %rs43;

BB3_31:
bar.sync 0;
and.b32 %r181, %r16, 3;
sub.s32 %r28, %r139, %r181;
add.s32 %r183, %r28, 4;
mul.wide.u32 %rd139, %r183, 2;
add.s64 %rd141, %rd62, %rd139;
mul.wide.u32 %rd142, %r28, 2;
add.s64 %rd143, %rd62, %rd142;
ld.shared.u16 %rs45, [%rd143];
ld.shared.u16 %rs46, [%rd141];

	{ cvt.f32.f16 %f9, %rs45;}


	
	{ cvt.f32.f16 %f10, %rs46;}


	setp.geu.f32	%p23, %f9, %f10;
@%p23 bra BB3_33;

cvt.u64.u32	%rd144, %r28;
add.s64 %rd146, %rd65, %rd144;
ld.shared.u8 %rs47, [%rd146];
mov.u32 %r1081, 1;
setp.ne.s16	%p24, %rs47, 0;
@%p24 bra BB3_34;

BB3_33:
cvt.u64.u32	%rd147, %r183;
add.s64 %rd149, %rd65, %rd147;
ld.shared.u8 %rs48, [%rd149];
setp.eq.s16	%p25, %rs48, 0;
selp.u32	%r1081, 1, 0, %p25;

BB3_34:
bfe.u32 %r195, %r16, 2, 1;
setp.ne.s32	%p26, %r1081, %r195;
@%p26 bra BB3_36;

mul.wide.u32 %rd150, %r28, 8;
add.s64 %rd152, %rd64, %rd150;
mul.wide.u32 %rd153, %r183, 8;
add.s64 %rd154, %rd64, %rd153;
cvt.u64.u32	%rd155, %r28;
ld.shared.u16 %rs49, [%rd143];
cvt.u64.u32	%rd159, %r183;
ld.shared.u16 %rs50, [%rd141];
st.shared.u16 [%rd143], %rs50;
st.shared.u16 [%rd141], %rs49;
ld.shared.u64 %rd162, [%rd152];
ld.shared.u64 %rd163, [%rd154];
st.shared.u64 [%rd152], %rd163;
st.shared.u64 [%rd154], %rd162;
add.s64 %rd165, %rd65, %rd155;
ld.shared.u8 %rs51, [%rd165];
add.s64 %rd166, %rd65, %rd159;
ld.shared.u8 %rs52, [%rd166];
st.shared.u8 [%rd165], %rs52;
st.shared.u8 [%rd166], %rs51;

BB3_36:
bar.sync 0;
ld.shared.u16 %rs53, [%rd95];
ld.shared.u16 %rs54, [%rd93];

	{ cvt.f32.f16 %f11, %rs53;}


	
	{ cvt.f32.f16 %f12, %rs54;}


	setp.geu.f32	%p27, %f11, %f12;
@%p27 bra BB3_38;

cvt.u64.u32	%rd172, %r22;
add.s64 %rd174, %rd65, %rd172;
ld.shared.u8 %rs55, [%rd174];
mov.u32 %r1082, 1;
setp.ne.s16	%p28, %rs55, 0;
@%p28 bra BB3_39;

BB3_38:
cvt.u64.u32	%rd175, %r151;
add.s64 %rd177, %rd65, %rd175;
ld.shared.u8 %rs56, [%rd177];
setp.eq.s16	%p29, %rs56, 0;
selp.u32	%r1082, 1, 0, %p29;

BB3_39:
bfe.u32 %r218, %r16, 2, 1;
setp.ne.s32	%p30, %r1082, %r218;
@%p30 bra BB3_41;

cvt.u64.u32	%rd178, %r22;
ld.shared.u16 %rs57, [%rd95];
cvt.u64.u32	%rd182, %r151;
ld.shared.u16 %rs58, [%rd93];
st.shared.u16 [%rd95], %rs58;
st.shared.u16 [%rd93], %rs57;
mul.wide.u32 %rd185, %r22, 8;
add.s64 %rd187, %rd64, %rd185;
ld.shared.u64 %rd188, [%rd187];
mul.wide.u32 %rd189, %r151, 8;
add.s64 %rd190, %rd64, %rd189;
ld.shared.u64 %rd191, [%rd190];
st.shared.u64 [%rd187], %rd191;
st.shared.u64 [%rd190], %rd188;
add.s64 %rd193, %rd65, %rd178;
ld.shared.u8 %rs59, [%rd193];
add.s64 %rd194, %rd65, %rd182;
ld.shared.u8 %rs60, [%rd194];
st.shared.u8 [%rd193], %rs60;
st.shared.u8 [%rd194], %rs59;

BB3_41:
bar.sync 0;
ld.shared.u16 %rs61, [%rd73];
ld.shared.u16 %rs62, [%rd73+2];

	{ cvt.f32.f16 %f13, %rs61;}


	
	{ cvt.f32.f16 %f14, %rs62;}


	setp.geu.f32	%p31, %f13, %f14;
@%p31 bra BB3_43;

cvt.u64.u32	%rd198, %r139;
add.s64 %rd200, %rd65, %rd198;
ld.shared.u8 %rs63, [%rd200];
mov.u32 %r1083, 1;
setp.ne.s16	%p32, %rs63, 0;
@%p32 bra BB3_44;

BB3_43:
cvt.u64.u32	%rd201, %r139;
add.s64 %rd203, %rd65, %rd201;
ld.shared.u8 %rs64, [%rd203+1];
setp.eq.s16	%p33, %rs64, 0;
selp.u32	%r1083, 1, 0, %p33;

BB3_44:
bfe.u32 %r232, %r16, 2, 1;
setp.ne.s32	%p34, %r1083, %r232;
@%p34 bra BB3_46;

cvt.u64.u32	%rd204, %r139;
ld.shared.u16 %rs65, [%rd73];
ld.shared.u16 %rs66, [%rd73+2];
st.shared.u16 [%rd73], %rs66;
st.shared.u16 [%rd73+2], %rs65;
mul.wide.u32 %rd208, %r139, 8;
add.s64 %rd210, %rd64, %rd208;
ld.shared.u64 %rd211, [%rd210];
ld.shared.u64 %rd212, [%rd210+8];
st.shared.u64 [%rd210], %rd212;
st.shared.u64 [%rd210+8], %rd211;
add.s64 %rd214, %rd65, %rd204;
ld.shared.u8 %rs67, [%rd214];
ld.shared.u8 %rs68, [%rd214+1];
st.shared.u8 [%rd214], %rs68;
st.shared.u8 [%rd214+1], %rs67;

BB3_46:
bar.sync 0;
and.b32 %r235, %r16, 7;
sub.s32 %r36, %r139, %r235;
add.s32 %r237, %r36, 8;
mul.wide.u32 %rd215, %r237, 2;
add.s64 %rd217, %rd62, %rd215;
mul.wide.u32 %rd218, %r36, 2;
add.s64 %rd219, %rd62, %rd218;
ld.shared.u16 %rs69, [%rd219];
ld.shared.u16 %rs70, [%rd217];

	{ cvt.f32.f16 %f15, %rs69;}


	
	{ cvt.f32.f16 %f16, %rs70;}


	setp.geu.f32	%p35, %f15, %f16;
@%p35 bra BB3_48;

cvt.u64.u32	%rd220, %r36;
add.s64 %rd222, %rd65, %rd220;
ld.shared.u8 %rs71, [%rd222];
mov.u32 %r1084, 1;
setp.ne.s16	%p36, %rs71, 0;
@%p36 bra BB3_49;

BB3_48:
cvt.u64.u32	%rd223, %r237;
add.s64 %rd225, %rd65, %rd223;
ld.shared.u8 %rs72, [%rd225];
setp.eq.s16	%p37, %rs72, 0;
selp.u32	%r1084, 1, 0, %p37;

BB3_49:
bfe.u32 %r249, %r16, 3, 1;
setp.ne.s32	%p38, %r1084, %r249;
@%p38 bra BB3_51;

mul.wide.u32 %rd226, %r36, 8;
add.s64 %rd228, %rd64, %rd226;
mul.wide.u32 %rd229, %r237, 8;
add.s64 %rd230, %rd64, %rd229;
cvt.u64.u32	%rd231, %r36;
ld.shared.u16 %rs73, [%rd219];
cvt.u64.u32	%rd235, %r237;
ld.shared.u16 %rs74, [%rd217];
st.shared.u16 [%rd219], %rs74;
st.shared.u16 [%rd217], %rs73;
ld.shared.u64 %rd238, [%rd228];
ld.shared.u64 %rd239, [%rd230];
st.shared.u64 [%rd228], %rd239;
st.shared.u64 [%rd230], %rd238;
add.s64 %rd241, %rd65, %rd231;
ld.shared.u8 %rs75, [%rd241];
add.s64 %rd242, %rd65, %rd235;
ld.shared.u8 %rs76, [%rd242];
st.shared.u8 [%rd241], %rs76;
st.shared.u8 [%rd242], %rs75;

BB3_51:
bar.sync 0;
ld.shared.u16 %rs77, [%rd143];
ld.shared.u16 %rs78, [%rd141];

	{ cvt.f32.f16 %f17, %rs77;}


	
	{ cvt.f32.f16 %f18, %rs78;}


	setp.geu.f32	%p39, %f17, %f18;
@%p39 bra BB3_53;

cvt.u64.u32	%rd248, %r28;
add.s64 %rd250, %rd65, %rd248;
ld.shared.u8 %rs79, [%rd250];
mov.u32 %r1085, 1;
setp.ne.s16	%p40, %rs79, 0;
@%p40 bra BB3_54;

BB3_53:
cvt.u64.u32	%rd251, %r183;
add.s64 %rd253, %rd65, %rd251;
ld.shared.u8 %rs80, [%rd253];
setp.eq.s16	%p41, %rs80, 0;
selp.u32	%r1085, 1, 0, %p41;

BB3_54:
bfe.u32 %r272, %r16, 3, 1;
setp.ne.s32	%p42, %r1085, %r272;
@%p42 bra BB3_56;

cvt.u64.u32	%rd254, %r28;
ld.shared.u16 %rs81, [%rd143];
cvt.u64.u32	%rd258, %r183;
ld.shared.u16 %rs82, [%rd141];
st.shared.u16 [%rd143], %rs82;
st.shared.u16 [%rd141], %rs81;
mul.wide.u32 %rd261, %r28, 8;
add.s64 %rd263, %rd64, %rd261;
ld.shared.u64 %rd264, [%rd263];
mul.wide.u32 %rd265, %r183, 8;
add.s64 %rd266, %rd64, %rd265;
ld.shared.u64 %rd267, [%rd266];
st.shared.u64 [%rd263], %rd267;
st.shared.u64 [%rd266], %rd264;
add.s64 %rd269, %rd65, %rd254;
ld.shared.u8 %rs83, [%rd269];
add.s64 %rd270, %rd65, %rd258;
ld.shared.u8 %rs84, [%rd270];
st.shared.u8 [%rd269], %rs84;
st.shared.u8 [%rd270], %rs83;

BB3_56:
bar.sync 0;
ld.shared.u16 %rs85, [%rd95];
ld.shared.u16 %rs86, [%rd93];

	{ cvt.f32.f16 %f19, %rs85;}


	
	{ cvt.f32.f16 %f20, %rs86;}


	setp.geu.f32	%p43, %f19, %f20;
@%p43 bra BB3_58;

cvt.u64.u32	%rd276, %r22;
add.s64 %rd278, %rd65, %rd276;
ld.shared.u8 %rs87, [%rd278];
mov.u32 %r1086, 1;
setp.ne.s16	%p44, %rs87, 0;
@%p44 bra BB3_59;

BB3_58:
cvt.u64.u32	%rd279, %r151;
add.s64 %rd281, %rd65, %rd279;
ld.shared.u8 %rs88, [%rd281];
setp.eq.s16	%p45, %rs88, 0;
selp.u32	%r1086, 1, 0, %p45;

BB3_59:
bfe.u32 %r294, %r16, 3, 1;
setp.ne.s32	%p46, %r1086, %r294;
@%p46 bra BB3_61;

cvt.u64.u32	%rd282, %r22;
ld.shared.u16 %rs89, [%rd95];
cvt.u64.u32	%rd286, %r151;
ld.shared.u16 %rs90, [%rd93];
st.shared.u16 [%rd95], %rs90;
st.shared.u16 [%rd93], %rs89;
mul.wide.u32 %rd289, %r22, 8;
add.s64 %rd291, %rd64, %rd289;
ld.shared.u64 %rd292, [%rd291];
mul.wide.u32 %rd293, %r151, 8;
add.s64 %rd294, %rd64, %rd293;
ld.shared.u64 %rd295, [%rd294];
st.shared.u64 [%rd291], %rd295;
st.shared.u64 [%rd294], %rd292;
add.s64 %rd297, %rd65, %rd282;
ld.shared.u8 %rs91, [%rd297];
add.s64 %rd298, %rd65, %rd286;
ld.shared.u8 %rs92, [%rd298];
st.shared.u8 [%rd297], %rs92;
st.shared.u8 [%rd298], %rs91;

BB3_61:
bar.sync 0;
ld.shared.u16 %rs93, [%rd73];
ld.shared.u16 %rs94, [%rd73+2];

	{ cvt.f32.f16 %f21, %rs93;}


	
	{ cvt.f32.f16 %f22, %rs94;}


	setp.geu.f32	%p47, %f21, %f22;
@%p47 bra BB3_63;

cvt.u64.u32	%rd302, %r139;
add.s64 %rd304, %rd65, %rd302;
ld.shared.u8 %rs95, [%rd304];
mov.u32 %r1087, 1;
setp.ne.s16	%p48, %rs95, 0;
@%p48 bra BB3_64;

BB3_63:
cvt.u64.u32	%rd305, %r139;
add.s64 %rd307, %rd65, %rd305;
ld.shared.u8 %rs96, [%rd307+1];
setp.eq.s16	%p49, %rs96, 0;
selp.u32	%r1087, 1, 0, %p49;

BB3_64:
bfe.u32 %r308, %r16, 3, 1;
setp.ne.s32	%p50, %r1087, %r308;
@%p50 bra BB3_66;

cvt.u64.u32	%rd308, %r139;
ld.shared.u16 %rs97, [%rd73];
ld.shared.u16 %rs98, [%rd73+2];
st.shared.u16 [%rd73], %rs98;
st.shared.u16 [%rd73+2], %rs97;
mul.wide.u32 %rd312, %r139, 8;
add.s64 %rd314, %rd64, %rd312;
ld.shared.u64 %rd315, [%rd314];
ld.shared.u64 %rd316, [%rd314+8];
st.shared.u64 [%rd314], %rd316;
st.shared.u64 [%rd314+8], %rd315;
add.s64 %rd318, %rd65, %rd308;
ld.shared.u8 %rs99, [%rd318];
ld.shared.u8 %rs100, [%rd318+1];
st.shared.u8 [%rd318], %rs100;
st.shared.u8 [%rd318+1], %rs99;

BB3_66:
bar.sync 0;
and.b32 %r311, %r16, 15;
sub.s32 %r46, %r139, %r311;
add.s32 %r313, %r46, 16;
mul.wide.u32 %rd319, %r313, 2;
add.s64 %rd321, %rd62, %rd319;
mul.wide.u32 %rd322, %r46, 2;
add.s64 %rd323, %rd62, %rd322;
ld.shared.u16 %rs101, [%rd323];
ld.shared.u16 %rs102, [%rd321];

	{ cvt.f32.f16 %f23, %rs101;}


	
	{ cvt.f32.f16 %f24, %rs102;}


	setp.geu.f32	%p51, %f23, %f24;
@%p51 bra BB3_68;

cvt.u64.u32	%rd324, %r46;
add.s64 %rd326, %rd65, %rd324;
ld.shared.u8 %rs103, [%rd326];
mov.u32 %r1088, 1;
setp.ne.s16	%p52, %rs103, 0;
@%p52 bra BB3_69;

BB3_68:
cvt.u64.u32	%rd327, %r313;
add.s64 %rd329, %rd65, %rd327;
ld.shared.u8 %rs104, [%rd329];
setp.eq.s16	%p53, %rs104, 0;
selp.u32	%r1088, 1, 0, %p53;

BB3_69:
bfe.u32 %r325, %r16, 4, 1;
setp.ne.s32	%p54, %r1088, %r325;
@%p54 bra BB3_71;

mul.wide.u32 %rd330, %r46, 8;
add.s64 %rd332, %rd64, %rd330;
mul.wide.u32 %rd333, %r313, 8;
add.s64 %rd334, %rd64, %rd333;
cvt.u64.u32	%rd335, %r46;
ld.shared.u16 %rs105, [%rd323];
cvt.u64.u32	%rd339, %r313;
ld.shared.u16 %rs106, [%rd321];
st.shared.u16 [%rd323], %rs106;
st.shared.u16 [%rd321], %rs105;
ld.shared.u64 %rd342, [%rd332];
ld.shared.u64 %rd343, [%rd334];
st.shared.u64 [%rd332], %rd343;
st.shared.u64 [%rd334], %rd342;
add.s64 %rd345, %rd65, %rd335;
ld.shared.u8 %rs107, [%rd345];
add.s64 %rd346, %rd65, %rd339;
ld.shared.u8 %rs108, [%rd346];
st.shared.u8 [%rd345], %rs108;
st.shared.u8 [%rd346], %rs107;

BB3_71:
bar.sync 0;
ld.shared.u16 %rs109, [%rd219];
ld.shared.u16 %rs110, [%rd217];

	{ cvt.f32.f16 %f25, %rs109;}


	
	{ cvt.f32.f16 %f26, %rs110;}


	setp.geu.f32	%p55, %f25, %f26;
@%p55 bra BB3_73;

cvt.u64.u32	%rd352, %r36;
add.s64 %rd354, %rd65, %rd352;
ld.shared.u8 %rs111, [%rd354];
mov.u32 %r1089, 1;
setp.ne.s16	%p56, %rs111, 0;
@%p56 bra BB3_74;

BB3_73:
cvt.u64.u32	%rd355, %r237;
add.s64 %rd357, %rd65, %rd355;
ld.shared.u8 %rs112, [%rd357];
setp.eq.s16	%p57, %rs112, 0;
selp.u32	%r1089, 1, 0, %p57;

BB3_74:
bfe.u32 %r348, %r16, 4, 1;
setp.ne.s32	%p58, %r1089, %r348;
@%p58 bra BB3_76;

cvt.u64.u32	%rd358, %r36;
ld.shared.u16 %rs113, [%rd219];
cvt.u64.u32	%rd362, %r237;
ld.shared.u16 %rs114, [%rd217];
st.shared.u16 [%rd219], %rs114;
st.shared.u16 [%rd217], %rs113;
mul.wide.u32 %rd365, %r36, 8;
add.s64 %rd367, %rd64, %rd365;
ld.shared.u64 %rd368, [%rd367];
mul.wide.u32 %rd369, %r237, 8;
add.s64 %rd370, %rd64, %rd369;
ld.shared.u64 %rd371, [%rd370];
st.shared.u64 [%rd367], %rd371;
st.shared.u64 [%rd370], %rd368;
add.s64 %rd373, %rd65, %rd358;
ld.shared.u8 %rs115, [%rd373];
add.s64 %rd374, %rd65, %rd362;
ld.shared.u8 %rs116, [%rd374];
st.shared.u8 [%rd373], %rs116;
st.shared.u8 [%rd374], %rs115;

BB3_76:
bar.sync 0;
ld.shared.u16 %rs117, [%rd143];
ld.shared.u16 %rs118, [%rd141];

	{ cvt.f32.f16 %f27, %rs117;}


	
	{ cvt.f32.f16 %f28, %rs118;}


	setp.geu.f32	%p59, %f27, %f28;
@%p59 bra BB3_78;

cvt.u64.u32	%rd380, %r28;
add.s64 %rd382, %rd65, %rd380;
ld.shared.u8 %rs119, [%rd382];
mov.u32 %r1090, 1;
setp.ne.s16	%p60, %rs119, 0;
@%p60 bra BB3_79;

BB3_78:
cvt.u64.u32	%rd383, %r183;
add.s64 %rd385, %rd65, %rd383;
ld.shared.u8 %rs120, [%rd385];
setp.eq.s16	%p61, %rs120, 0;
selp.u32	%r1090, 1, 0, %p61;

BB3_79:
bfe.u32 %r370, %r16, 4, 1;
setp.ne.s32	%p62, %r1090, %r370;
@%p62 bra BB3_81;

cvt.u64.u32	%rd386, %r28;
ld.shared.u16 %rs121, [%rd143];
cvt.u64.u32	%rd390, %r183;
ld.shared.u16 %rs122, [%rd141];
st.shared.u16 [%rd143], %rs122;
st.shared.u16 [%rd141], %rs121;
mul.wide.u32 %rd393, %r28, 8;
add.s64 %rd395, %rd64, %rd393;
ld.shared.u64 %rd396, [%rd395];
mul.wide.u32 %rd397, %r183, 8;
add.s64 %rd398, %rd64, %rd397;
ld.shared.u64 %rd399, [%rd398];
st.shared.u64 [%rd395], %rd399;
st.shared.u64 [%rd398], %rd396;
add.s64 %rd401, %rd65, %rd386;
ld.shared.u8 %rs123, [%rd401];
add.s64 %rd402, %rd65, %rd390;
ld.shared.u8 %rs124, [%rd402];
st.shared.u8 [%rd401], %rs124;
st.shared.u8 [%rd402], %rs123;

BB3_81:
bar.sync 0;
ld.shared.u16 %rs125, [%rd95];
ld.shared.u16 %rs126, [%rd93];

	{ cvt.f32.f16 %f29, %rs125;}


	
	{ cvt.f32.f16 %f30, %rs126;}


	setp.geu.f32	%p63, %f29, %f30;
@%p63 bra BB3_83;

cvt.u64.u32	%rd408, %r22;
add.s64 %rd410, %rd65, %rd408;
ld.shared.u8 %rs127, [%rd410];
mov.u32 %r1091, 1;
setp.ne.s16	%p64, %rs127, 0;
@%p64 bra BB3_84;

BB3_83:
cvt.u64.u32	%rd411, %r151;
add.s64 %rd413, %rd65, %rd411;
ld.shared.u8 %rs128, [%rd413];
setp.eq.s16	%p65, %rs128, 0;
selp.u32	%r1091, 1, 0, %p65;

BB3_84:
bfe.u32 %r392, %r16, 4, 1;
setp.ne.s32	%p66, %r1091, %r392;
@%p66 bra BB3_86;

cvt.u64.u32	%rd414, %r22;
ld.shared.u16 %rs129, [%rd95];
cvt.u64.u32	%rd418, %r151;
ld.shared.u16 %rs130, [%rd93];
st.shared.u16 [%rd95], %rs130;
st.shared.u16 [%rd93], %rs129;
mul.wide.u32 %rd421, %r22, 8;
add.s64 %rd423, %rd64, %rd421;
ld.shared.u64 %rd424, [%rd423];
mul.wide.u32 %rd425, %r151, 8;
add.s64 %rd426, %rd64, %rd425;
ld.shared.u64 %rd427, [%rd426];
st.shared.u64 [%rd423], %rd427;
st.shared.u64 [%rd426], %rd424;
add.s64 %rd429, %rd65, %rd414;
ld.shared.u8 %rs131, [%rd429];
add.s64 %rd430, %rd65, %rd418;
ld.shared.u8 %rs132, [%rd430];
st.shared.u8 [%rd429], %rs132;
st.shared.u8 [%rd430], %rs131;

BB3_86:
bar.sync 0;
ld.shared.u16 %rs133, [%rd73];
ld.shared.u16 %rs134, [%rd73+2];

	{ cvt.f32.f16 %f31, %rs133;}


	
	{ cvt.f32.f16 %f32, %rs134;}


	setp.geu.f32	%p67, %f31, %f32;
@%p67 bra BB3_88;

cvt.u64.u32	%rd434, %r139;
add.s64 %rd436, %rd65, %rd434;
ld.shared.u8 %rs135, [%rd436];
mov.u32 %r1092, 1;
setp.ne.s16	%p68, %rs135, 0;
@%p68 bra BB3_89;

BB3_88:
cvt.u64.u32	%rd437, %r139;
add.s64 %rd439, %rd65, %rd437;
ld.shared.u8 %rs136, [%rd439+1];
setp.eq.s16	%p69, %rs136, 0;
selp.u32	%r1092, 1, 0, %p69;

BB3_89:
bfe.u32 %r406, %r16, 4, 1;
setp.ne.s32	%p70, %r1092, %r406;
@%p70 bra BB3_91;

cvt.u64.u32	%rd440, %r139;
ld.shared.u16 %rs137, [%rd73];
ld.shared.u16 %rs138, [%rd73+2];
st.shared.u16 [%rd73], %rs138;
st.shared.u16 [%rd73+2], %rs137;
mul.wide.u32 %rd444, %r139, 8;
add.s64 %rd446, %rd64, %rd444;
ld.shared.u64 %rd447, [%rd446];
ld.shared.u64 %rd448, [%rd446+8];
st.shared.u64 [%rd446], %rd448;
st.shared.u64 [%rd446+8], %rd447;
add.s64 %rd450, %rd65, %rd440;
ld.shared.u8 %rs139, [%rd450];
ld.shared.u8 %rs140, [%rd450+1];
st.shared.u8 [%rd450], %rs140;
st.shared.u8 [%rd450+1], %rs139;

BB3_91:
bar.sync 0;
and.b32 %r409, %r16, 31;
sub.s32 %r58, %r139, %r409;
add.s32 %r411, %r58, 32;
mul.wide.u32 %rd451, %r411, 2;
add.s64 %rd453, %rd62, %rd451;
mul.wide.u32 %rd454, %r58, 2;
add.s64 %rd455, %rd62, %rd454;
ld.shared.u16 %rs141, [%rd455];
ld.shared.u16 %rs142, [%rd453];

	{ cvt.f32.f16 %f33, %rs141;}


	
	{ cvt.f32.f16 %f34, %rs142;}


	setp.geu.f32	%p71, %f33, %f34;
@%p71 bra BB3_93;

cvt.u64.u32	%rd456, %r58;
add.s64 %rd458, %rd65, %rd456;
ld.shared.u8 %rs143, [%rd458];
mov.u32 %r1093, 1;
setp.ne.s16	%p72, %rs143, 0;
@%p72 bra BB3_94;

BB3_93:
cvt.u64.u32	%rd459, %r411;
add.s64 %rd461, %rd65, %rd459;
ld.shared.u8 %rs144, [%rd461];
setp.eq.s16	%p73, %rs144, 0;
selp.u32	%r1093, 1, 0, %p73;

BB3_94:
bfe.u32 %r423, %r16, 5, 1;
setp.ne.s32	%p74, %r1093, %r423;
@%p74 bra BB3_96;

mul.wide.u32 %rd462, %r58, 8;
add.s64 %rd464, %rd64, %rd462;
mul.wide.u32 %rd465, %r411, 8;
add.s64 %rd466, %rd64, %rd465;
cvt.u64.u32	%rd467, %r58;
ld.shared.u16 %rs145, [%rd455];
cvt.u64.u32	%rd471, %r411;
ld.shared.u16 %rs146, [%rd453];
st.shared.u16 [%rd455], %rs146;
st.shared.u16 [%rd453], %rs145;
ld.shared.u64 %rd474, [%rd464];
ld.shared.u64 %rd475, [%rd466];
st.shared.u64 [%rd464], %rd475;
st.shared.u64 [%rd466], %rd474;
add.s64 %rd477, %rd65, %rd467;
ld.shared.u8 %rs147, [%rd477];
add.s64 %rd478, %rd65, %rd471;
ld.shared.u8 %rs148, [%rd478];
st.shared.u8 [%rd477], %rs148;
st.shared.u8 [%rd478], %rs147;

BB3_96:
bar.sync 0;
ld.shared.u16 %rs149, [%rd323];
ld.shared.u16 %rs150, [%rd321];

	{ cvt.f32.f16 %f35, %rs149;}


	
	{ cvt.f32.f16 %f36, %rs150;}


	setp.geu.f32	%p75, %f35, %f36;
@%p75 bra BB3_98;

cvt.u64.u32	%rd484, %r46;
add.s64 %rd486, %rd65, %rd484;
ld.shared.u8 %rs151, [%rd486];
mov.u32 %r1094, 1;
setp.ne.s16	%p76, %rs151, 0;
@%p76 bra BB3_99;

BB3_98:
cvt.u64.u32	%rd487, %r313;
add.s64 %rd489, %rd65, %rd487;
ld.shared.u8 %rs152, [%rd489];
setp.eq.s16	%p77, %rs152, 0;
selp.u32	%r1094, 1, 0, %p77;

BB3_99:
bfe.u32 %r446, %r16, 5, 1;
setp.ne.s32	%p78, %r1094, %r446;
@%p78 bra BB3_101;

cvt.u64.u32	%rd490, %r46;
ld.shared.u16 %rs153, [%rd323];
cvt.u64.u32	%rd494, %r313;
ld.shared.u16 %rs154, [%rd321];
st.shared.u16 [%rd323], %rs154;
st.shared.u16 [%rd321], %rs153;
mul.wide.u32 %rd497, %r46, 8;
add.s64 %rd499, %rd64, %rd497;
ld.shared.u64 %rd500, [%rd499];
mul.wide.u32 %rd501, %r313, 8;
add.s64 %rd502, %rd64, %rd501;
ld.shared.u64 %rd503, [%rd502];
st.shared.u64 [%rd499], %rd503;
st.shared.u64 [%rd502], %rd500;
add.s64 %rd505, %rd65, %rd490;
ld.shared.u8 %rs155, [%rd505];
add.s64 %rd506, %rd65, %rd494;
ld.shared.u8 %rs156, [%rd506];
st.shared.u8 [%rd505], %rs156;
st.shared.u8 [%rd506], %rs155;

BB3_101:
bar.sync 0;
ld.shared.u16 %rs157, [%rd219];
ld.shared.u16 %rs158, [%rd217];

	{ cvt.f32.f16 %f37, %rs157;}


	
	{ cvt.f32.f16 %f38, %rs158;}


	setp.geu.f32	%p79, %f37, %f38;
@%p79 bra BB3_103;

cvt.u64.u32	%rd512, %r36;
add.s64 %rd514, %rd65, %rd512;
ld.shared.u8 %rs159, [%rd514];
mov.u32 %r1095, 1;
setp.ne.s16	%p80, %rs159, 0;
@%p80 bra BB3_104;

BB3_103:
cvt.u64.u32	%rd515, %r237;
add.s64 %rd517, %rd65, %rd515;
ld.shared.u8 %rs160, [%rd517];
setp.eq.s16	%p81, %rs160, 0;
selp.u32	%r1095, 1, 0, %p81;

BB3_104:
bfe.u32 %r468, %r16, 5, 1;
setp.ne.s32	%p82, %r1095, %r468;
@%p82 bra BB3_106;

cvt.u64.u32	%rd518, %r36;
ld.shared.u16 %rs161, [%rd219];
cvt.u64.u32	%rd522, %r237;
ld.shared.u16 %rs162, [%rd217];
st.shared.u16 [%rd219], %rs162;
st.shared.u16 [%rd217], %rs161;
mul.wide.u32 %rd525, %r36, 8;
add.s64 %rd527, %rd64, %rd525;
ld.shared.u64 %rd528, [%rd527];
mul.wide.u32 %rd529, %r237, 8;
add.s64 %rd530, %rd64, %rd529;
ld.shared.u64 %rd531, [%rd530];
st.shared.u64 [%rd527], %rd531;
st.shared.u64 [%rd530], %rd528;
add.s64 %rd533, %rd65, %rd518;
ld.shared.u8 %rs163, [%rd533];
add.s64 %rd534, %rd65, %rd522;
ld.shared.u8 %rs164, [%rd534];
st.shared.u8 [%rd533], %rs164;
st.shared.u8 [%rd534], %rs163;

BB3_106:
bar.sync 0;
ld.shared.u16 %rs165, [%rd143];
ld.shared.u16 %rs166, [%rd141];

	{ cvt.f32.f16 %f39, %rs165;}


	
	{ cvt.f32.f16 %f40, %rs166;}


	setp.geu.f32	%p83, %f39, %f40;
@%p83 bra BB3_108;

cvt.u64.u32	%rd540, %r28;
add.s64 %rd542, %rd65, %rd540;
ld.shared.u8 %rs167, [%rd542];
mov.u32 %r1096, 1;
setp.ne.s16	%p84, %rs167, 0;
@%p84 bra BB3_109;

BB3_108:
cvt.u64.u32	%rd543, %r183;
add.s64 %rd545, %rd65, %rd543;
ld.shared.u8 %rs168, [%rd545];
setp.eq.s16	%p85, %rs168, 0;
selp.u32	%r1096, 1, 0, %p85;

BB3_109:
bfe.u32 %r490, %r16, 5, 1;
setp.ne.s32	%p86, %r1096, %r490;
@%p86 bra BB3_111;

cvt.u64.u32	%rd546, %r28;
ld.shared.u16 %rs169, [%rd143];
cvt.u64.u32	%rd550, %r183;
ld.shared.u16 %rs170, [%rd141];
st.shared.u16 [%rd143], %rs170;
st.shared.u16 [%rd141], %rs169;
mul.wide.u32 %rd553, %r28, 8;
add.s64 %rd555, %rd64, %rd553;
ld.shared.u64 %rd556, [%rd555];
mul.wide.u32 %rd557, %r183, 8;
add.s64 %rd558, %rd64, %rd557;
ld.shared.u64 %rd559, [%rd558];
st.shared.u64 [%rd555], %rd559;
st.shared.u64 [%rd558], %rd556;
add.s64 %rd561, %rd65, %rd546;
ld.shared.u8 %rs171, [%rd561];
add.s64 %rd562, %rd65, %rd550;
ld.shared.u8 %rs172, [%rd562];
st.shared.u8 [%rd561], %rs172;
st.shared.u8 [%rd562], %rs171;

BB3_111:
bar.sync 0;
ld.shared.u16 %rs173, [%rd95];
ld.shared.u16 %rs174, [%rd93];

	{ cvt.f32.f16 %f41, %rs173;}


	
	{ cvt.f32.f16 %f42, %rs174;}


	setp.geu.f32	%p87, %f41, %f42;
@%p87 bra BB3_113;

cvt.u64.u32	%rd568, %r22;
add.s64 %rd570, %rd65, %rd568;
ld.shared.u8 %rs175, [%rd570];
mov.u32 %r1097, 1;
setp.ne.s16	%p88, %rs175, 0;
@%p88 bra BB3_114;

BB3_113:
cvt.u64.u32	%rd571, %r151;
add.s64 %rd573, %rd65, %rd571;
ld.shared.u8 %rs176, [%rd573];
setp.eq.s16	%p89, %rs176, 0;
selp.u32	%r1097, 1, 0, %p89;

BB3_114:
bfe.u32 %r512, %r16, 5, 1;
setp.ne.s32	%p90, %r1097, %r512;
@%p90 bra BB3_116;

cvt.u64.u32	%rd574, %r22;
ld.shared.u16 %rs177, [%rd95];
cvt.u64.u32	%rd578, %r151;
ld.shared.u16 %rs178, [%rd93];
st.shared.u16 [%rd95], %rs178;
st.shared.u16 [%rd93], %rs177;
mul.wide.u32 %rd581, %r22, 8;
add.s64 %rd583, %rd64, %rd581;
ld.shared.u64 %rd584, [%rd583];
mul.wide.u32 %rd585, %r151, 8;
add.s64 %rd586, %rd64, %rd585;
ld.shared.u64 %rd587, [%rd586];
st.shared.u64 [%rd583], %rd587;
st.shared.u64 [%rd586], %rd584;
add.s64 %rd589, %rd65, %rd574;
ld.shared.u8 %rs179, [%rd589];
add.s64 %rd590, %rd65, %rd578;
ld.shared.u8 %rs180, [%rd590];
st.shared.u8 [%rd589], %rs180;
st.shared.u8 [%rd590], %rs179;

BB3_116:
bar.sync 0;
ld.shared.u16 %rs181, [%rd73];
ld.shared.u16 %rs182, [%rd73+2];

	{ cvt.f32.f16 %f43, %rs181;}


	
	{ cvt.f32.f16 %f44, %rs182;}


	setp.geu.f32	%p91, %f43, %f44;
@%p91 bra BB3_118;

cvt.u64.u32	%rd594, %r139;
add.s64 %rd596, %rd65, %rd594;
ld.shared.u8 %rs183, [%rd596];
mov.u32 %r1098, 1;
setp.ne.s16	%p92, %rs183, 0;
@%p92 bra BB3_119;

BB3_118:
cvt.u64.u32	%rd597, %r139;
add.s64 %rd599, %rd65, %rd597;
ld.shared.u8 %rs184, [%rd599+1];
setp.eq.s16	%p93, %rs184, 0;
selp.u32	%r1098, 1, 0, %p93;

BB3_119:
bfe.u32 %r526, %r16, 5, 1;
setp.ne.s32	%p94, %r1098, %r526;
@%p94 bra BB3_121;

cvt.u64.u32	%rd600, %r139;
ld.shared.u16 %rs185, [%rd73];
ld.shared.u16 %rs186, [%rd73+2];
st.shared.u16 [%rd73], %rs186;
st.shared.u16 [%rd73+2], %rs185;
mul.wide.u32 %rd604, %r139, 8;
add.s64 %rd606, %rd64, %rd604;
ld.shared.u64 %rd607, [%rd606];
ld.shared.u64 %rd608, [%rd606+8];
st.shared.u64 [%rd606], %rd608;
st.shared.u64 [%rd606+8], %rd607;
add.s64 %rd610, %rd65, %rd600;
ld.shared.u8 %rs187, [%rd610];
ld.shared.u8 %rs188, [%rd610+1];
st.shared.u8 [%rd610], %rs188;
st.shared.u8 [%rd610+1], %rs187;

BB3_121:
bar.sync 0;
and.b32 %r529, %r16, 63;
sub.s32 %r72, %r139, %r529;
add.s32 %r531, %r72, 64;
mul.wide.u32 %rd611, %r531, 2;
add.s64 %rd613, %rd62, %rd611;
mul.wide.u32 %rd614, %r72, 2;
add.s64 %rd615, %rd62, %rd614;
ld.shared.u16 %rs189, [%rd615];
ld.shared.u16 %rs190, [%rd613];

	{ cvt.f32.f16 %f45, %rs189;}


	
	{ cvt.f32.f16 %f46, %rs190;}


	setp.geu.f32	%p95, %f45, %f46;
@%p95 bra BB3_123;

cvt.u64.u32	%rd616, %r72;
add.s64 %rd618, %rd65, %rd616;
ld.shared.u8 %rs191, [%rd618];
mov.u32 %r1099, 1;
setp.ne.s16	%p96, %rs191, 0;
@%p96 bra BB3_124;

BB3_123:
cvt.u64.u32	%rd619, %r531;
add.s64 %rd621, %rd65, %rd619;
ld.shared.u8 %rs192, [%rd621];
setp.eq.s16	%p97, %rs192, 0;
selp.u32	%r1099, 1, 0, %p97;

BB3_124:
bfe.u32 %r543, %r16, 6, 1;
setp.ne.s32	%p98, %r1099, %r543;
@%p98 bra BB3_126;

mul.wide.u32 %rd622, %r72, 8;
add.s64 %rd624, %rd64, %rd622;
mul.wide.u32 %rd625, %r531, 8;
add.s64 %rd626, %rd64, %rd625;
cvt.u64.u32	%rd627, %r72;
ld.shared.u16 %rs193, [%rd615];
cvt.u64.u32	%rd631, %r531;
ld.shared.u16 %rs194, [%rd613];
st.shared.u16 [%rd615], %rs194;
st.shared.u16 [%rd613], %rs193;
ld.shared.u64 %rd634, [%rd624];
ld.shared.u64 %rd635, [%rd626];
st.shared.u64 [%rd624], %rd635;
st.shared.u64 [%rd626], %rd634;
add.s64 %rd637, %rd65, %rd627;
ld.shared.u8 %rs195, [%rd637];
add.s64 %rd638, %rd65, %rd631;
ld.shared.u8 %rs196, [%rd638];
st.shared.u8 [%rd637], %rs196;
st.shared.u8 [%rd638], %rs195;

BB3_126:
bar.sync 0;
ld.shared.u16 %rs197, [%rd455];
ld.shared.u16 %rs198, [%rd453];

	{ cvt.f32.f16 %f47, %rs197;}


	
	{ cvt.f32.f16 %f48, %rs198;}


	setp.geu.f32	%p99, %f47, %f48;
@%p99 bra BB3_128;

cvt.u64.u32	%rd644, %r58;
add.s64 %rd646, %rd65, %rd644;
ld.shared.u8 %rs199, [%rd646];
mov.u32 %r1100, 1;
setp.ne.s16	%p100, %rs199, 0;
@%p100 bra BB3_129;

BB3_128:
cvt.u64.u32	%rd647, %r411;
add.s64 %rd649, %rd65, %rd647;
ld.shared.u8 %rs200, [%rd649];
setp.eq.s16	%p101, %rs200, 0;
selp.u32	%r1100, 1, 0, %p101;

BB3_129:
bfe.u32 %r566, %r16, 6, 1;
setp.ne.s32	%p102, %r1100, %r566;
@%p102 bra BB3_131;

cvt.u64.u32	%rd650, %r58;
ld.shared.u16 %rs201, [%rd455];
cvt.u64.u32	%rd654, %r411;
ld.shared.u16 %rs202, [%rd453];
st.shared.u16 [%rd455], %rs202;
st.shared.u16 [%rd453], %rs201;
mul.wide.u32 %rd657, %r58, 8;
add.s64 %rd659, %rd64, %rd657;
ld.shared.u64 %rd660, [%rd659];
mul.wide.u32 %rd661, %r411, 8;
add.s64 %rd662, %rd64, %rd661;
ld.shared.u64 %rd663, [%rd662];
st.shared.u64 [%rd659], %rd663;
st.shared.u64 [%rd662], %rd660;
add.s64 %rd665, %rd65, %rd650;
ld.shared.u8 %rs203, [%rd665];
add.s64 %rd666, %rd65, %rd654;
ld.shared.u8 %rs204, [%rd666];
st.shared.u8 [%rd665], %rs204;
st.shared.u8 [%rd666], %rs203;

BB3_131:
bar.sync 0;
ld.shared.u16 %rs205, [%rd323];
ld.shared.u16 %rs206, [%rd321];

	{ cvt.f32.f16 %f49, %rs205;}


	
	{ cvt.f32.f16 %f50, %rs206;}


	setp.geu.f32	%p103, %f49, %f50;
@%p103 bra BB3_133;

cvt.u64.u32	%rd672, %r46;
add.s64 %rd674, %rd65, %rd672;
ld.shared.u8 %rs207, [%rd674];
mov.u32 %r1101, 1;
setp.ne.s16	%p104, %rs207, 0;
@%p104 bra BB3_134;

BB3_133:
cvt.u64.u32	%rd675, %r313;
add.s64 %rd677, %rd65, %rd675;
ld.shared.u8 %rs208, [%rd677];
setp.eq.s16	%p105, %rs208, 0;
selp.u32	%r1101, 1, 0, %p105;

BB3_134:
bfe.u32 %r588, %r16, 6, 1;
setp.ne.s32	%p106, %r1101, %r588;
@%p106 bra BB3_136;

cvt.u64.u32	%rd678, %r46;
ld.shared.u16 %rs209, [%rd323];
cvt.u64.u32	%rd682, %r313;
ld.shared.u16 %rs210, [%rd321];
st.shared.u16 [%rd323], %rs210;
st.shared.u16 [%rd321], %rs209;
mul.wide.u32 %rd685, %r46, 8;
add.s64 %rd687, %rd64, %rd685;
ld.shared.u64 %rd688, [%rd687];
mul.wide.u32 %rd689, %r313, 8;
add.s64 %rd690, %rd64, %rd689;
ld.shared.u64 %rd691, [%rd690];
st.shared.u64 [%rd687], %rd691;
st.shared.u64 [%rd690], %rd688;
add.s64 %rd693, %rd65, %rd678;
ld.shared.u8 %rs211, [%rd693];
add.s64 %rd694, %rd65, %rd682;
ld.shared.u8 %rs212, [%rd694];
st.shared.u8 [%rd693], %rs212;
st.shared.u8 [%rd694], %rs211;

BB3_136:
bar.sync 0;
ld.shared.u16 %rs213, [%rd219];
ld.shared.u16 %rs214, [%rd217];

	{ cvt.f32.f16 %f51, %rs213;}


	
	{ cvt.f32.f16 %f52, %rs214;}


	setp.geu.f32	%p107, %f51, %f52;
@%p107 bra BB3_138;

cvt.u64.u32	%rd700, %r36;
add.s64 %rd702, %rd65, %rd700;
ld.shared.u8 %rs215, [%rd702];
mov.u32 %r1102, 1;
setp.ne.s16	%p108, %rs215, 0;
@%p108 bra BB3_139;

BB3_138:
cvt.u64.u32	%rd703, %r237;
add.s64 %rd705, %rd65, %rd703;
ld.shared.u8 %rs216, [%rd705];
setp.eq.s16	%p109, %rs216, 0;
selp.u32	%r1102, 1, 0, %p109;

BB3_139:
bfe.u32 %r610, %r16, 6, 1;
setp.ne.s32	%p110, %r1102, %r610;
@%p110 bra BB3_141;

cvt.u64.u32	%rd706, %r36;
ld.shared.u16 %rs217, [%rd219];
cvt.u64.u32	%rd710, %r237;
ld.shared.u16 %rs218, [%rd217];
st.shared.u16 [%rd219], %rs218;
st.shared.u16 [%rd217], %rs217;
mul.wide.u32 %rd713, %r36, 8;
add.s64 %rd715, %rd64, %rd713;
ld.shared.u64 %rd716, [%rd715];
mul.wide.u32 %rd717, %r237, 8;
add.s64 %rd718, %rd64, %rd717;
ld.shared.u64 %rd719, [%rd718];
st.shared.u64 [%rd715], %rd719;
st.shared.u64 [%rd718], %rd716;
add.s64 %rd721, %rd65, %rd706;
ld.shared.u8 %rs219, [%rd721];
add.s64 %rd722, %rd65, %rd710;
ld.shared.u8 %rs220, [%rd722];
st.shared.u8 [%rd721], %rs220;
st.shared.u8 [%rd722], %rs219;

BB3_141:
bar.sync 0;
ld.shared.u16 %rs221, [%rd143];
ld.shared.u16 %rs222, [%rd141];

	{ cvt.f32.f16 %f53, %rs221;}


	
	{ cvt.f32.f16 %f54, %rs222;}


	setp.geu.f32	%p111, %f53, %f54;
@%p111 bra BB3_143;

cvt.u64.u32	%rd728, %r28;
add.s64 %rd730, %rd65, %rd728;
ld.shared.u8 %rs223, [%rd730];
mov.u32 %r1103, 1;
setp.ne.s16	%p112, %rs223, 0;
@%p112 bra BB3_144;

BB3_143:
cvt.u64.u32	%rd731, %r183;
add.s64 %rd733, %rd65, %rd731;
ld.shared.u8 %rs224, [%rd733];
setp.eq.s16	%p113, %rs224, 0;
selp.u32	%r1103, 1, 0, %p113;

BB3_144:
bfe.u32 %r632, %r16, 6, 1;
setp.ne.s32	%p114, %r1103, %r632;
@%p114 bra BB3_146;

cvt.u64.u32	%rd734, %r28;
ld.shared.u16 %rs225, [%rd143];
cvt.u64.u32	%rd738, %r183;
ld.shared.u16 %rs226, [%rd141];
st.shared.u16 [%rd143], %rs226;
st.shared.u16 [%rd141], %rs225;
mul.wide.u32 %rd741, %r28, 8;
add.s64 %rd743, %rd64, %rd741;
ld.shared.u64 %rd744, [%rd743];
mul.wide.u32 %rd745, %r183, 8;
add.s64 %rd746, %rd64, %rd745;
ld.shared.u64 %rd747, [%rd746];
st.shared.u64 [%rd743], %rd747;
st.shared.u64 [%rd746], %rd744;
add.s64 %rd749, %rd65, %rd734;
ld.shared.u8 %rs227, [%rd749];
add.s64 %rd750, %rd65, %rd738;
ld.shared.u8 %rs228, [%rd750];
st.shared.u8 [%rd749], %rs228;
st.shared.u8 [%rd750], %rs227;

BB3_146:
bar.sync 0;
ld.shared.u16 %rs229, [%rd95];
ld.shared.u16 %rs230, [%rd93];

	{ cvt.f32.f16 %f55, %rs229;}


	
	{ cvt.f32.f16 %f56, %rs230;}


	setp.geu.f32	%p115, %f55, %f56;
@%p115 bra BB3_148;

cvt.u64.u32	%rd756, %r22;
add.s64 %rd758, %rd65, %rd756;
ld.shared.u8 %rs231, [%rd758];
mov.u32 %r1104, 1;
setp.ne.s16	%p116, %rs231, 0;
@%p116 bra BB3_149;

BB3_148:
cvt.u64.u32	%rd759, %r151;
add.s64 %rd761, %rd65, %rd759;
ld.shared.u8 %rs232, [%rd761];
setp.eq.s16	%p117, %rs232, 0;
selp.u32	%r1104, 1, 0, %p117;

BB3_149:
bfe.u32 %r654, %r16, 6, 1;
setp.ne.s32	%p118, %r1104, %r654;
@%p118 bra BB3_151;

cvt.u64.u32	%rd762, %r22;
ld.shared.u16 %rs233, [%rd95];
cvt.u64.u32	%rd766, %r151;
ld.shared.u16 %rs234, [%rd93];
st.shared.u16 [%rd95], %rs234;
st.shared.u16 [%rd93], %rs233;
mul.wide.u32 %rd769, %r22, 8;
add.s64 %rd771, %rd64, %rd769;
ld.shared.u64 %rd772, [%rd771];
mul.wide.u32 %rd773, %r151, 8;
add.s64 %rd774, %rd64, %rd773;
ld.shared.u64 %rd775, [%rd774];
st.shared.u64 [%rd771], %rd775;
st.shared.u64 [%rd774], %rd772;
add.s64 %rd777, %rd65, %rd762;
ld.shared.u8 %rs235, [%rd777];
add.s64 %rd778, %rd65, %rd766;
ld.shared.u8 %rs236, [%rd778];
st.shared.u8 [%rd777], %rs236;
st.shared.u8 [%rd778], %rs235;

BB3_151:
bar.sync 0;
ld.shared.u16 %rs237, [%rd73];
ld.shared.u16 %rs238, [%rd73+2];

	{ cvt.f32.f16 %f57, %rs237;}


	
	{ cvt.f32.f16 %f58, %rs238;}


	setp.geu.f32	%p119, %f57, %f58;
@%p119 bra BB3_153;

cvt.u64.u32	%rd782, %r139;
add.s64 %rd784, %rd65, %rd782;
ld.shared.u8 %rs239, [%rd784];
mov.u32 %r1105, 1;
setp.ne.s16	%p120, %rs239, 0;
@%p120 bra BB3_154;

BB3_153:
cvt.u64.u32	%rd785, %r139;
add.s64 %rd787, %rd65, %rd785;
ld.shared.u8 %rs240, [%rd787+1];
setp.eq.s16	%p121, %rs240, 0;
selp.u32	%r1105, 1, 0, %p121;

BB3_154:
bfe.u32 %r668, %r16, 6, 1;
setp.ne.s32	%p122, %r1105, %r668;
@%p122 bra BB3_156;

cvt.u64.u32	%rd788, %r139;
ld.shared.u16 %rs241, [%rd73];
ld.shared.u16 %rs242, [%rd73+2];
st.shared.u16 [%rd73], %rs242;
st.shared.u16 [%rd73+2], %rs241;
mul.wide.u32 %rd792, %r139, 8;
add.s64 %rd794, %rd64, %rd792;
ld.shared.u64 %rd795, [%rd794];
ld.shared.u64 %rd796, [%rd794+8];
st.shared.u64 [%rd794], %rd796;
st.shared.u64 [%rd794+8], %rd795;
add.s64 %rd798, %rd65, %rd788;
ld.shared.u8 %rs243, [%rd798];
ld.shared.u8 %rs244, [%rd798+1];
st.shared.u8 [%rd798], %rs244;
st.shared.u8 [%rd798+1], %rs243;

BB3_156:
bar.sync 0;
and.b32 %r671, %r16, 127;
sub.s32 %r88, %r139, %r671;
add.s32 %r673, %r88, 128;
mul.wide.u32 %rd799, %r673, 2;
add.s64 %rd801, %rd62, %rd799;
mul.wide.u32 %rd802, %r88, 2;
add.s64 %rd803, %rd62, %rd802;
ld.shared.u16 %rs245, [%rd803];
ld.shared.u16 %rs246, [%rd801];

	{ cvt.f32.f16 %f59, %rs245;}


	
	{ cvt.f32.f16 %f60, %rs246;}


	setp.geu.f32	%p123, %f59, %f60;
@%p123 bra BB3_158;

cvt.u64.u32	%rd804, %r88;
add.s64 %rd806, %rd65, %rd804;
ld.shared.u8 %rs247, [%rd806];
mov.u32 %r1106, 1;
setp.ne.s16	%p124, %rs247, 0;
@%p124 bra BB3_159;

BB3_158:
cvt.u64.u32	%rd807, %r673;
add.s64 %rd809, %rd65, %rd807;
ld.shared.u8 %rs248, [%rd809];
setp.eq.s16	%p125, %rs248, 0;
selp.u32	%r1106, 1, 0, %p125;

BB3_159:
bfe.u32 %r685, %r16, 7, 1;
setp.ne.s32	%p126, %r1106, %r685;
@%p126 bra BB3_161;

mul.wide.u32 %rd810, %r88, 8;
add.s64 %rd812, %rd64, %rd810;
mul.wide.u32 %rd813, %r673, 8;
add.s64 %rd814, %rd64, %rd813;
cvt.u64.u32	%rd815, %r88;
ld.shared.u16 %rs249, [%rd803];
cvt.u64.u32	%rd819, %r673;
ld.shared.u16 %rs250, [%rd801];
st.shared.u16 [%rd803], %rs250;
st.shared.u16 [%rd801], %rs249;
ld.shared.u64 %rd822, [%rd812];
ld.shared.u64 %rd823, [%rd814];
st.shared.u64 [%rd812], %rd823;
st.shared.u64 [%rd814], %rd822;
add.s64 %rd825, %rd65, %rd815;
ld.shared.u8 %rs251, [%rd825];
add.s64 %rd826, %rd65, %rd819;
ld.shared.u8 %rs252, [%rd826];
st.shared.u8 [%rd825], %rs252;
st.shared.u8 [%rd826], %rs251;

BB3_161:
bar.sync 0;
ld.shared.u16 %rs253, [%rd615];
ld.shared.u16 %rs254, [%rd613];

	{ cvt.f32.f16 %f61, %rs253;}


	
	{ cvt.f32.f16 %f62, %rs254;}


	setp.geu.f32	%p127, %f61, %f62;
@%p127 bra BB3_163;

cvt.u64.u32	%rd832, %r72;
add.s64 %rd834, %rd65, %rd832;
ld.shared.u8 %rs255, [%rd834];
mov.u32 %r1107, 1;
setp.ne.s16	%p128, %rs255, 0;
@%p128 bra BB3_164;

BB3_163:
cvt.u64.u32	%rd835, %r531;
add.s64 %rd837, %rd65, %rd835;
ld.shared.u8 %rs256, [%rd837];
setp.eq.s16	%p129, %rs256, 0;
selp.u32	%r1107, 1, 0, %p129;

BB3_164:
bfe.u32 %r708, %r16, 7, 1;
setp.ne.s32	%p130, %r1107, %r708;
@%p130 bra BB3_166;

cvt.u64.u32	%rd838, %r72;
ld.shared.u16 %rs257, [%rd615];
cvt.u64.u32	%rd842, %r531;
ld.shared.u16 %rs258, [%rd613];
st.shared.u16 [%rd615], %rs258;
st.shared.u16 [%rd613], %rs257;
mul.wide.u32 %rd845, %r72, 8;
add.s64 %rd847, %rd64, %rd845;
ld.shared.u64 %rd848, [%rd847];
mul.wide.u32 %rd849, %r531, 8;
add.s64 %rd850, %rd64, %rd849;
ld.shared.u64 %rd851, [%rd850];
st.shared.u64 [%rd847], %rd851;
st.shared.u64 [%rd850], %rd848;
add.s64 %rd853, %rd65, %rd838;
ld.shared.u8 %rs259, [%rd853];
add.s64 %rd854, %rd65, %rd842;
ld.shared.u8 %rs260, [%rd854];
st.shared.u8 [%rd853], %rs260;
st.shared.u8 [%rd854], %rs259;

BB3_166:
bar.sync 0;
ld.shared.u16 %rs261, [%rd455];
ld.shared.u16 %rs262, [%rd453];

	{ cvt.f32.f16 %f63, %rs261;}


	
	{ cvt.f32.f16 %f64, %rs262;}


	setp.geu.f32	%p131, %f63, %f64;
@%p131 bra BB3_168;

cvt.u64.u32	%rd860, %r58;
add.s64 %rd862, %rd65, %rd860;
ld.shared.u8 %rs263, [%rd862];
mov.u32 %r1108, 1;
setp.ne.s16	%p132, %rs263, 0;
@%p132 bra BB3_169;

BB3_168:
cvt.u64.u32	%rd863, %r411;
add.s64 %rd865, %rd65, %rd863;
ld.shared.u8 %rs264, [%rd865];
setp.eq.s16	%p133, %rs264, 0;
selp.u32	%r1108, 1, 0, %p133;

BB3_169:
bfe.u32 %r730, %r16, 7, 1;
setp.ne.s32	%p134, %r1108, %r730;
@%p134 bra BB3_171;

cvt.u64.u32	%rd866, %r58;
ld.shared.u16 %rs265, [%rd455];
cvt.u64.u32	%rd870, %r411;
ld.shared.u16 %rs266, [%rd453];
st.shared.u16 [%rd455], %rs266;
st.shared.u16 [%rd453], %rs265;
mul.wide.u32 %rd873, %r58, 8;
add.s64 %rd875, %rd64, %rd873;
ld.shared.u64 %rd876, [%rd875];
mul.wide.u32 %rd877, %r411, 8;
add.s64 %rd878, %rd64, %rd877;
ld.shared.u64 %rd879, [%rd878];
st.shared.u64 [%rd875], %rd879;
st.shared.u64 [%rd878], %rd876;
add.s64 %rd881, %rd65, %rd866;
ld.shared.u8 %rs267, [%rd881];
add.s64 %rd882, %rd65, %rd870;
ld.shared.u8 %rs268, [%rd882];
st.shared.u8 [%rd881], %rs268;
st.shared.u8 [%rd882], %rs267;

BB3_171:
bar.sync 0;
ld.shared.u16 %rs269, [%rd323];
ld.shared.u16 %rs270, [%rd321];

	{ cvt.f32.f16 %f65, %rs269;}


	
	{ cvt.f32.f16 %f66, %rs270;}


	setp.geu.f32	%p135, %f65, %f66;
@%p135 bra BB3_173;

cvt.u64.u32	%rd888, %r46;
add.s64 %rd890, %rd65, %rd888;
ld.shared.u8 %rs271, [%rd890];
mov.u32 %r1109, 1;
setp.ne.s16	%p136, %rs271, 0;
@%p136 bra BB3_174;

BB3_173:
add.s32 %r1065, %r46, 16;
cvt.u64.u32	%rd891, %r1065;
add.s64 %rd893, %rd65, %rd891;
ld.shared.u8 %rs272, [%rd893];
setp.eq.s16	%p137, %rs272, 0;
selp.u32	%r1109, 1, 0, %p137;

BB3_174:
bfe.u32 %r752, %r16, 7, 1;
setp.ne.s32	%p138, %r1109, %r752;
@%p138 bra BB3_176;

add.s32 %r1072, %r46, 16;
cvt.u64.u32	%rd894, %r46;
ld.shared.u16 %rs273, [%rd323];
cvt.u64.u32	%rd898, %r1072;
ld.shared.u16 %rs274, [%rd321];
st.shared.u16 [%rd323], %rs274;
st.shared.u16 [%rd321], %rs273;
mul.wide.u32 %rd901, %r46, 8;
add.s64 %rd903, %rd64, %rd901;
ld.shared.u64 %rd904, [%rd903];
mul.wide.u32 %rd905, %r1072, 8;
add.s64 %rd906, %rd64, %rd905;
ld.shared.u64 %rd907, [%rd906];
st.shared.u64 [%rd903], %rd907;
st.shared.u64 [%rd906], %rd904;
add.s64 %rd909, %rd65, %rd894;
ld.shared.u8 %rs275, [%rd909];
add.s64 %rd910, %rd65, %rd898;
ld.shared.u8 %rs276, [%rd910];
st.shared.u8 [%rd909], %rs276;
st.shared.u8 [%rd910], %rs275;

BB3_176:
bar.sync 0;
ld.shared.u16 %rs277, [%rd219];
ld.shared.u16 %rs278, [%rd217];

	{ cvt.f32.f16 %f67, %rs277;}


	
	{ cvt.f32.f16 %f68, %rs278;}


	setp.geu.f32	%p139, %f67, %f68;
@%p139 bra BB3_178;

cvt.u64.u32	%rd916, %r36;
add.s64 %rd918, %rd65, %rd916;
ld.shared.u8 %rs279, [%rd918];
mov.u32 %r1110, 1;
setp.ne.s16	%p140, %rs279, 0;
@%p140 bra BB3_179;

BB3_178:
add.s32 %r1066, %r36, 8;
cvt.u64.u32	%rd919, %r1066;
add.s64 %rd921, %rd65, %rd919;
ld.shared.u8 %rs280, [%rd921];
setp.eq.s16	%p141, %rs280, 0;
selp.u32	%r1110, 1, 0, %p141;

BB3_179:
bfe.u32 %r774, %r16, 7, 1;
setp.ne.s32	%p142, %r1110, %r774;
@%p142 bra BB3_181;

add.s32 %r1071, %r36, 8;
cvt.u64.u32	%rd922, %r36;
ld.shared.u16 %rs281, [%rd219];
cvt.u64.u32	%rd926, %r1071;
ld.shared.u16 %rs282, [%rd217];
st.shared.u16 [%rd219], %rs282;
st.shared.u16 [%rd217], %rs281;
mul.wide.u32 %rd929, %r36, 8;
add.s64 %rd931, %rd64, %rd929;
ld.shared.u64 %rd932, [%rd931];
mul.wide.u32 %rd933, %r1071, 8;
add.s64 %rd934, %rd64, %rd933;
ld.shared.u64 %rd935, [%rd934];
st.shared.u64 [%rd931], %rd935;
st.shared.u64 [%rd934], %rd932;
add.s64 %rd937, %rd65, %rd922;
ld.shared.u8 %rs283, [%rd937];
add.s64 %rd938, %rd65, %rd926;
ld.shared.u8 %rs284, [%rd938];
st.shared.u8 [%rd937], %rs284;
st.shared.u8 [%rd938], %rs283;

BB3_181:
bar.sync 0;
ld.shared.u16 %rs285, [%rd143];
ld.shared.u16 %rs286, [%rd141];

	{ cvt.f32.f16 %f69, %rs285;}


	
	{ cvt.f32.f16 %f70, %rs286;}


	setp.geu.f32	%p143, %f69, %f70;
@%p143 bra BB3_183;

cvt.u64.u32	%rd944, %r28;
add.s64 %rd946, %rd65, %rd944;
ld.shared.u8 %rs287, [%rd946];
mov.u32 %r1111, 1;
setp.ne.s16	%p144, %rs287, 0;
@%p144 bra BB3_184;

BB3_183:
add.s32 %r1067, %r28, 4;
cvt.u64.u32	%rd947, %r1067;
add.s64 %rd949, %rd65, %rd947;
ld.shared.u8 %rs288, [%rd949];
setp.eq.s16	%p145, %rs288, 0;
selp.u32	%r1111, 1, 0, %p145;

BB3_184:
bfe.u32 %r796, %r16, 7, 1;
setp.ne.s32	%p146, %r1111, %r796;
@%p146 bra BB3_186;

add.s32 %r1070, %r28, 4;
cvt.u64.u32	%rd950, %r28;
ld.shared.u16 %rs289, [%rd143];
cvt.u64.u32	%rd954, %r1070;
ld.shared.u16 %rs290, [%rd141];
st.shared.u16 [%rd143], %rs290;
st.shared.u16 [%rd141], %rs289;
mul.wide.u32 %rd957, %r28, 8;
add.s64 %rd959, %rd64, %rd957;
ld.shared.u64 %rd960, [%rd959];
mul.wide.u32 %rd961, %r1070, 8;
add.s64 %rd962, %rd64, %rd961;
ld.shared.u64 %rd963, [%rd962];
st.shared.u64 [%rd959], %rd963;
st.shared.u64 [%rd962], %rd960;
add.s64 %rd965, %rd65, %rd950;
ld.shared.u8 %rs291, [%rd965];
add.s64 %rd966, %rd65, %rd954;
ld.shared.u8 %rs292, [%rd966];
st.shared.u8 [%rd965], %rs292;
st.shared.u8 [%rd966], %rs291;

BB3_186:
bar.sync 0;
ld.shared.u16 %rs293, [%rd95];
ld.shared.u16 %rs294, [%rd93];

	{ cvt.f32.f16 %f71, %rs293;}


	
	{ cvt.f32.f16 %f72, %rs294;}


	setp.geu.f32	%p147, %f71, %f72;
@%p147 bra BB3_188;

cvt.u64.u32	%rd972, %r22;
add.s64 %rd974, %rd65, %rd972;
ld.shared.u8 %rs295, [%rd974];
mov.u32 %r1112, 1;
setp.ne.s16	%p148, %rs295, 0;
@%p148 bra BB3_189;

BB3_188:
add.s32 %r1068, %r22, 2;
cvt.u64.u32	%rd975, %r1068;
add.s64 %rd977, %rd65, %rd975;
ld.shared.u8 %rs296, [%rd977];
setp.eq.s16	%p149, %rs296, 0;
selp.u32	%r1112, 1, 0, %p149;

BB3_189:
bfe.u32 %r818, %r16, 7, 1;
setp.ne.s32	%p150, %r1112, %r818;
@%p150 bra BB3_191;

add.s32 %r1069, %r22, 2;
cvt.u64.u32	%rd978, %r22;
ld.shared.u16 %rs297, [%rd95];
cvt.u64.u32	%rd982, %r1069;
ld.shared.u16 %rs298, [%rd93];
st.shared.u16 [%rd95], %rs298;
st.shared.u16 [%rd93], %rs297;
mul.wide.u32 %rd985, %r22, 8;
add.s64 %rd987, %rd64, %rd985;
ld.shared.u64 %rd988, [%rd987];
mul.wide.u32 %rd989, %r1069, 8;
add.s64 %rd990, %rd64, %rd989;
ld.shared.u64 %rd991, [%rd990];
st.shared.u64 [%rd987], %rd991;
st.shared.u64 [%rd990], %rd988;
add.s64 %rd993, %rd65, %rd978;
ld.shared.u8 %rs299, [%rd993];
add.s64 %rd994, %rd65, %rd982;
ld.shared.u8 %rs300, [%rd994];
st.shared.u8 [%rd993], %rs300;
st.shared.u8 [%rd994], %rs299;

BB3_191:
bar.sync 0;
ld.shared.u16 %rs301, [%rd73];
ld.shared.u16 %rs302, [%rd73+2];

	{ cvt.f32.f16 %f73, %rs301;}


	
	{ cvt.f32.f16 %f74, %rs302;}


	setp.geu.f32	%p151, %f73, %f74;
@%p151 bra BB3_193;

cvt.u64.u32	%rd998, %r139;
add.s64 %rd1000, %rd65, %rd998;
ld.shared.u8 %rs303, [%rd1000];
mov.u32 %r1113, 1;
setp.ne.s16	%p152, %rs303, 0;
@%p152 bra BB3_194;

BB3_193:
cvt.u64.u32	%rd1001, %r139;
add.s64 %rd1003, %rd65, %rd1001;
ld.shared.u8 %rs304, [%rd1003+1];
setp.eq.s16	%p153, %rs304, 0;
selp.u32	%r1113, 1, 0, %p153;

BB3_194:
bfe.u32 %r832, %r16, 7, 1;
setp.ne.s32	%p154, %r1113, %r832;
@%p154 bra BB3_196;

cvt.u64.u32	%rd1004, %r139;
ld.shared.u16 %rs305, [%rd73];
ld.shared.u16 %rs306, [%rd73+2];
st.shared.u16 [%rd73], %rs306;
st.shared.u16 [%rd73+2], %rs305;
mul.wide.u32 %rd1008, %r139, 8;
add.s64 %rd1010, %rd64, %rd1008;
ld.shared.u64 %rd1011, [%rd1010];
ld.shared.u64 %rd1012, [%rd1010+8];
st.shared.u64 [%rd1010], %rd1012;
st.shared.u64 [%rd1010+8], %rd1011;
add.s64 %rd1014, %rd65, %rd1004;
ld.shared.u8 %rs307, [%rd1014];
ld.shared.u8 %rs308, [%rd1014+1];
st.shared.u8 [%rd1014], %rs308;
st.shared.u8 [%rd1014+1], %rs307;

BB3_196:
mov.u32 %r1114, 256;

BB3_197:
bar.sync 0;
add.s32 %r837, %r1114, -1;
and.b32 %r838, %r837, %r16;
sub.s32 %r840, %r139, %r838;
add.s32 %r841, %r840, %r1114;
cvt.u64.u32	%rd18, %r841;
mul.wide.u32 %rd1015, %r841, 2;
add.s64 %rd22, %rd62, %rd1015;
add.s64 %rd19, %rd65, %rd18;
cvt.u64.u32	%rd20, %r840;
mul.wide.u32 %rd1018, %r840, 2;
add.s64 %rd21, %rd62, %rd1018;
ld.shared.u16 %rs309, [%rd21];
ld.shared.u16 %rs310, [%rd22];

	{ cvt.f32.f16 %f75, %rs309;}


	
	{ cvt.f32.f16 %f76, %rs310;}


	add.s64 %rd23, %rd65, %rd20;
setp.geu.f32	%p155, %f75, %f76;
@%p155 bra BB3_199;

ld.shared.u8 %rs311, [%rd23];
mov.u32 %r1115, 1;
setp.ne.s16	%p156, %rs311, 0;
@%p156 bra BB3_200;

BB3_199:
ld.shared.u8 %rs312, [%rd19];
setp.eq.s16	%p157, %rs312, 0;
selp.u32	%r1115, 1, 0, %p157;

BB3_200:
bfe.u32 %r844, %r16, 8, 1;
setp.ne.s32	%p158, %r1115, %r844;
@%p158 bra BB3_202;

shl.b64 %rd1019, %rd18, 3;
add.s64 %rd1021, %rd64, %rd1019;
ld.shared.u16 %rs313, [%rd21];
ld.shared.u16 %rs314, [%rd22];
st.shared.u16 [%rd21], %rs314;
st.shared.u16 [%rd22], %rs313;
shl.b64 %rd1022, %rd20, 3;
add.s64 %rd1023, %rd64, %rd1022;
ld.shared.u64 %rd1024, [%rd1023];
ld.shared.u64 %rd1025, [%rd1021];
st.shared.u64 [%rd1023], %rd1025;
st.shared.u64 [%rd1021], %rd1024;
ld.shared.u8 %rs315, [%rd23];
ld.shared.u8 %rs316, [%rd19];
st.shared.u8 [%rd23], %rs316;
st.shared.u8 [%rd19], %rs315;

BB3_202:
shr.u32 %r108, %r1114, 1;
bar.sync 0;
add.s32 %r845, %r108, -1;
and.b32 %r847, %r845, %r16;
sub.s32 %r849, %r139, %r847;
add.s32 %r850, %r849, %r108;
cvt.u64.u32	%rd24, %r850;
mul.wide.u32 %rd1026, %r850, 2;
add.s64 %rd28, %rd62, %rd1026;
add.s64 %rd25, %rd65, %rd24;
cvt.u64.u32	%rd26, %r849;
mul.wide.u32 %rd1029, %r849, 2;
add.s64 %rd27, %rd62, %rd1029;
ld.shared.u16 %rs317, [%rd27];
ld.shared.u16 %rs318, [%rd28];

	{ cvt.f32.f16 %f77, %rs317;}


	
	{ cvt.f32.f16 %f78, %rs318;}


	add.s64 %rd29, %rd65, %rd26;
setp.geu.f32	%p159, %f77, %f78;
@%p159 bra BB3_204;

ld.shared.u8 %rs319, [%rd29];
mov.u32 %r1116, 1;
setp.ne.s16	%p160, %rs319, 0;
@%p160 bra BB3_205;

BB3_204:
ld.shared.u8 %rs320, [%rd25];
setp.eq.s16	%p161, %rs320, 0;
selp.u32	%r1116, 1, 0, %p161;

BB3_205:
bfe.u32 %r853, %r16, 8, 1;
setp.ne.s32	%p162, %r1116, %r853;
@%p162 bra BB3_207;

shl.b64 %rd1030, %rd24, 3;
add.s64 %rd1032, %rd64, %rd1030;
ld.shared.u16 %rs321, [%rd27];
ld.shared.u16 %rs322, [%rd28];
st.shared.u16 [%rd27], %rs322;
st.shared.u16 [%rd28], %rs321;
shl.b64 %rd1033, %rd26, 3;
add.s64 %rd1034, %rd64, %rd1033;
ld.shared.u64 %rd1035, [%rd1034];
ld.shared.u64 %rd1036, [%rd1032];
st.shared.u64 [%rd1034], %rd1036;
st.shared.u64 [%rd1032], %rd1035;
ld.shared.u8 %rs323, [%rd29];
ld.shared.u8 %rs324, [%rd25];
st.shared.u8 [%rd29], %rs324;
st.shared.u8 [%rd25], %rs323;

BB3_207:
shr.u32 %r111, %r1114, 2;
bar.sync 0;
add.s32 %r854, %r111, -1;
and.b32 %r856, %r854, %r16;
sub.s32 %r858, %r139, %r856;
add.s32 %r859, %r858, %r111;
cvt.u64.u32	%rd30, %r859;
mul.wide.u32 %rd1037, %r859, 2;
add.s64 %rd34, %rd62, %rd1037;
add.s64 %rd31, %rd65, %rd30;
cvt.u64.u32	%rd32, %r858;
mul.wide.u32 %rd1040, %r858, 2;
add.s64 %rd33, %rd62, %rd1040;
ld.shared.u16 %rs325, [%rd33];
ld.shared.u16 %rs326, [%rd34];

	{ cvt.f32.f16 %f79, %rs325;}


	
	{ cvt.f32.f16 %f80, %rs326;}


	add.s64 %rd35, %rd65, %rd32;
setp.geu.f32	%p163, %f79, %f80;
@%p163 bra BB3_209;

ld.shared.u8 %rs327, [%rd35];
mov.u32 %r1117, 1;
setp.ne.s16	%p164, %rs327, 0;
@%p164 bra BB3_210;

BB3_209:
ld.shared.u8 %rs328, [%rd31];
setp.eq.s16	%p165, %rs328, 0;
selp.u32	%r1117, 1, 0, %p165;

BB3_210:
bfe.u32 %r862, %r16, 8, 1;
setp.ne.s32	%p166, %r1117, %r862;
@%p166 bra BB3_212;

shl.b64 %rd1041, %rd30, 3;
add.s64 %rd1043, %rd64, %rd1041;
ld.shared.u16 %rs329, [%rd33];
ld.shared.u16 %rs330, [%rd34];
st.shared.u16 [%rd33], %rs330;
st.shared.u16 [%rd34], %rs329;
shl.b64 %rd1044, %rd32, 3;
add.s64 %rd1045, %rd64, %rd1044;
ld.shared.u64 %rd1046, [%rd1045];
ld.shared.u64 %rd1047, [%rd1043];
st.shared.u64 [%rd1045], %rd1047;
st.shared.u64 [%rd1043], %rd1046;
ld.shared.u8 %rs331, [%rd35];
ld.shared.u8 %rs332, [%rd31];
st.shared.u8 [%rd35], %rs332;
st.shared.u8 [%rd31], %rs331;

BB3_212:
shr.u32 %r1114, %r1114, 3;
setp.ne.s32	%p167, %r1114, 0;
@%p167 bra BB3_197;

bar.sync 0;
and.b32 %r863, %r16, 511;
sub.s32 %r864, %r139, %r863;
add.s32 %r865, %r864, 512;
cvt.u64.u32	%rd36, %r865;
mul.wide.u32 %rd1048, %r865, 2;
add.s64 %rd39, %rd62, %rd1048;
cvt.u64.u32	%rd37, %r864;
mul.wide.u32 %rd1050, %r864, 2;
add.s64 %rd38, %rd62, %rd1050;
ld.shared.u16 %rs333, [%rd38];
ld.shared.u16 %rs334, [%rd39];

	{ cvt.f32.f16 %f81, %rs333;}


	
	{ cvt.f32.f16 %f82, %rs334;}


	add.s64 %rd40, %rd65, %rd37;
setp.geu.f32	%p168, %f81, %f82;
@%p168 bra BB3_215;

ld.shared.u8 %rs335, [%rd40];
setp.ne.s16	%p169, %rs335, 0;
@%p169 bra BB3_217;

BB3_215:
add.s64 %rd41, %rd65, %rd36;
ld.shared.u8 %rs7, [%rd41];
setp.eq.s16	%p170, %rs7, 0;
@%p170 bra BB3_217;

shl.b64 %rd1053, %rd36, 3;
add.s64 %rd1055, %rd64, %rd1053;
ld.shared.u16 %rs336, [%rd38];
ld.shared.u16 %rs337, [%rd39];
st.shared.u16 [%rd38], %rs337;
st.shared.u16 [%rd39], %rs336;
shl.b64 %rd1056, %rd37, 3;
add.s64 %rd1057, %rd64, %rd1056;
ld.shared.u64 %rd1058, [%rd1057];
ld.shared.u64 %rd1059, [%rd1055];
st.shared.u64 [%rd1057], %rd1059;
st.shared.u64 [%rd1055], %rd1058;
ld.shared.u8 %rs338, [%rd40];
st.shared.u8 [%rd40], %rs7;
st.shared.u8 [%rd41], %rs338;

BB3_217:
bar.sync 0;
mov.u32 %r1073, %tid.x;
mov.u64 %rd1318, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r867, %r1073, 255;
sub.s32 %r869, %r139, %r867;
add.s32 %r870, %r869, 256;
cvt.u64.u32	%rd42, %r870;
mul.wide.u32 %rd1060, %r870, 2;
add.s64 %rd45, %rd1318, %rd1060;
cvt.u64.u32	%rd43, %r869;
mul.wide.u32 %rd1062, %r869, 2;
add.s64 %rd44, %rd1318, %rd1062;
ld.shared.u16 %rs339, [%rd44];
ld.shared.u16 %rs340, [%rd45];

	{ cvt.f32.f16 %f83, %rs339;}


	
	{ cvt.f32.f16 %f84, %rs340;}


	add.s64 %rd46, %rd65, %rd43;
setp.geu.f32	%p171, %f83, %f84;
@%p171 bra BB3_219;

ld.shared.u8 %rs341, [%rd46];
setp.ne.s16	%p172, %rs341, 0;
@%p172 bra BB3_221;

BB3_219:
add.s64 %rd47, %rd65, %rd42;
ld.shared.u8 %rs8, [%rd47];
setp.eq.s16	%p173, %rs8, 0;
@%p173 bra BB3_221;

shl.b64 %rd1065, %rd42, 3;
add.s64 %rd1067, %rd64, %rd1065;
ld.shared.u16 %rs342, [%rd44];
ld.shared.u16 %rs343, [%rd45];
st.shared.u16 [%rd44], %rs343;
st.shared.u16 [%rd45], %rs342;
shl.b64 %rd1068, %rd43, 3;
add.s64 %rd1069, %rd64, %rd1068;
ld.shared.u64 %rd1070, [%rd1069];
ld.shared.u64 %rd1071, [%rd1067];
st.shared.u64 [%rd1069], %rd1071;
st.shared.u64 [%rd1067], %rd1070;
ld.shared.u8 %rs344, [%rd46];
st.shared.u8 [%rd46], %rs8;
st.shared.u8 [%rd47], %rs344;

BB3_221:
bar.sync 0;
ld.shared.u16 %rs345, [%rd803];
ld.shared.u16 %rs346, [%rd801];

	{ cvt.f32.f16 %f85, %rs345;}


	
	{ cvt.f32.f16 %f86, %rs346;}


	setp.geu.f32	%p174, %f85, %f86;
@%p174 bra BB3_223;

cvt.u64.u32	%rd1077, %r88;
add.s64 %rd1079, %rd65, %rd1077;
ld.shared.u8 %rs347, [%rd1079];
setp.ne.s16	%p175, %rs347, 0;
@%p175 bra BB3_225;

BB3_223:
add.s32 %r1055, %r88, 128;
cvt.u64.u32	%rd1080, %r1055;
add.s64 %rd1082, %rd65, %rd1080;
ld.shared.u8 %rs9, [%rd1082];
setp.eq.s16	%p176, %rs9, 0;
@%p176 bra BB3_225;

add.s32 %r1056, %r88, 128;
cvt.u64.u32	%rd1083, %r88;
ld.shared.u16 %rs348, [%rd803];
ld.shared.u16 %rs349, [%rd801];
st.shared.u16 [%rd803], %rs349;
st.shared.u16 [%rd801], %rs348;
mul.wide.u32 %rd1090, %r88, 8;
add.s64 %rd1092, %rd64, %rd1090;
ld.shared.u64 %rd1093, [%rd1092];
mul.wide.u32 %rd1094, %r1056, 8;
add.s64 %rd1095, %rd64, %rd1094;
ld.shared.u64 %rd1096, [%rd1095];
st.shared.u64 [%rd1092], %rd1096;
st.shared.u64 [%rd1095], %rd1093;
add.s64 %rd1098, %rd65, %rd1083;
ld.shared.u8 %rs350, [%rd1098];
st.shared.u8 [%rd1098], %rs9;
st.shared.u8 [%rd1082], %rs350;

BB3_225:
bar.sync 0;
ld.shared.u16 %rs351, [%rd615];
ld.shared.u16 %rs352, [%rd613];

	{ cvt.f32.f16 %f87, %rs351;}


	
	{ cvt.f32.f16 %f88, %rs352;}


	setp.geu.f32	%p177, %f87, %f88;
@%p177 bra BB3_227;

cvt.u64.u32	%rd1105, %r72;
add.s64 %rd1107, %rd65, %rd1105;
ld.shared.u8 %rs353, [%rd1107];
setp.ne.s16	%p178, %rs353, 0;
@%p178 bra BB3_229;

BB3_227:
add.s32 %r1057, %r72, 64;
cvt.u64.u32	%rd1108, %r1057;
add.s64 %rd1110, %rd65, %rd1108;
ld.shared.u8 %rs10, [%rd1110];
setp.eq.s16	%p179, %rs10, 0;
@%p179 bra BB3_229;

add.s32 %r1058, %r72, 64;
cvt.u64.u32	%rd1111, %r72;
ld.shared.u16 %rs354, [%rd615];
ld.shared.u16 %rs355, [%rd613];
st.shared.u16 [%rd615], %rs355;
st.shared.u16 [%rd613], %rs354;
mul.wide.u32 %rd1118, %r72, 8;
add.s64 %rd1120, %rd64, %rd1118;
ld.shared.u64 %rd1121, [%rd1120];
mul.wide.u32 %rd1122, %r1058, 8;
add.s64 %rd1123, %rd64, %rd1122;
ld.shared.u64 %rd1124, [%rd1123];
st.shared.u64 [%rd1120], %rd1124;
st.shared.u64 [%rd1123], %rd1121;
add.s64 %rd1126, %rd65, %rd1111;
ld.shared.u8 %rs356, [%rd1126];
st.shared.u8 [%rd1126], %rs10;
st.shared.u8 [%rd1110], %rs356;

BB3_229:
bar.sync 0;
ld.shared.u16 %rs357, [%rd455];
ld.shared.u16 %rs358, [%rd453];

	{ cvt.f32.f16 %f89, %rs357;}


	
	{ cvt.f32.f16 %f90, %rs358;}


	setp.geu.f32	%p180, %f89, %f90;
@%p180 bra BB3_231;

cvt.u64.u32	%rd1133, %r58;
add.s64 %rd1135, %rd65, %rd1133;
ld.shared.u8 %rs359, [%rd1135];
setp.ne.s16	%p181, %rs359, 0;
@%p181 bra BB3_233;

BB3_231:
add.s32 %r1059, %r58, 32;
cvt.u64.u32	%rd1136, %r1059;
add.s64 %rd1138, %rd65, %rd1136;
ld.shared.u8 %rs11, [%rd1138];
setp.eq.s16	%p182, %rs11, 0;
@%p182 bra BB3_233;

add.s32 %r1060, %r58, 32;
cvt.u64.u32	%rd1139, %r58;
ld.shared.u16 %rs360, [%rd455];
ld.shared.u16 %rs361, [%rd453];
st.shared.u16 [%rd455], %rs361;
st.shared.u16 [%rd453], %rs360;
mul.wide.u32 %rd1146, %r58, 8;
add.s64 %rd1148, %rd64, %rd1146;
ld.shared.u64 %rd1149, [%rd1148];
mul.wide.u32 %rd1150, %r1060, 8;
add.s64 %rd1151, %rd64, %rd1150;
ld.shared.u64 %rd1152, [%rd1151];
st.shared.u64 [%rd1148], %rd1152;
st.shared.u64 [%rd1151], %rd1149;
add.s64 %rd1154, %rd65, %rd1139;
ld.shared.u8 %rs362, [%rd1154];
st.shared.u8 [%rd1154], %rs11;
st.shared.u8 [%rd1138], %rs362;

BB3_233:
bar.sync 0;
ld.shared.u16 %rs363, [%rd323];
ld.shared.u16 %rs364, [%rd321];

	{ cvt.f32.f16 %f91, %rs363;}


	
	{ cvt.f32.f16 %f92, %rs364;}


	setp.geu.f32	%p183, %f91, %f92;
@%p183 bra BB3_235;

cvt.u64.u32	%rd1161, %r46;
add.s64 %rd1163, %rd65, %rd1161;
ld.shared.u8 %rs365, [%rd1163];
setp.ne.s16	%p184, %rs365, 0;
@%p184 bra BB3_237;

BB3_235:
add.s32 %r1061, %r46, 16;
cvt.u64.u32	%rd1164, %r1061;
add.s64 %rd1166, %rd65, %rd1164;
ld.shared.u8 %rs12, [%rd1166];
setp.eq.s16	%p185, %rs12, 0;
@%p185 bra BB3_237;

add.s32 %r1062, %r46, 16;
cvt.u64.u32	%rd1167, %r46;
ld.shared.u16 %rs366, [%rd323];
ld.shared.u16 %rs367, [%rd321];
st.shared.u16 [%rd323], %rs367;
st.shared.u16 [%rd321], %rs366;
mul.wide.u32 %rd1174, %r46, 8;
add.s64 %rd1176, %rd64, %rd1174;
ld.shared.u64 %rd1177, [%rd1176];
mul.wide.u32 %rd1178, %r1062, 8;
add.s64 %rd1179, %rd64, %rd1178;
ld.shared.u64 %rd1180, [%rd1179];
st.shared.u64 [%rd1176], %rd1180;
st.shared.u64 [%rd1179], %rd1177;
add.s64 %rd1182, %rd65, %rd1167;
ld.shared.u8 %rs368, [%rd1182];
st.shared.u8 [%rd1182], %rs12;
st.shared.u8 [%rd1166], %rs368;

BB3_237:
bar.sync 0;
ld.shared.u16 %rs369, [%rd219];
ld.shared.u16 %rs370, [%rd217];

	{ cvt.f32.f16 %f93, %rs369;}


	
	{ cvt.f32.f16 %f94, %rs370;}


	setp.geu.f32	%p186, %f93, %f94;
@%p186 bra BB3_239;

cvt.u64.u32	%rd1189, %r36;
add.s64 %rd1191, %rd65, %rd1189;
ld.shared.u8 %rs371, [%rd1191];
setp.ne.s16	%p187, %rs371, 0;
@%p187 bra BB3_241;

BB3_239:
add.s32 %r1049, %r36, 8;
cvt.u64.u32	%rd1192, %r1049;
add.s64 %rd1194, %rd65, %rd1192;
ld.shared.u8 %rs13, [%rd1194];
setp.eq.s16	%p188, %rs13, 0;
@%p188 bra BB3_241;

add.s32 %r1050, %r36, 8;
cvt.u64.u32	%rd1195, %r36;
ld.shared.u16 %rs372, [%rd219];
ld.shared.u16 %rs373, [%rd217];
st.shared.u16 [%rd219], %rs373;
st.shared.u16 [%rd217], %rs372;
mul.wide.u32 %rd1202, %r36, 8;
add.s64 %rd1204, %rd64, %rd1202;
ld.shared.u64 %rd1205, [%rd1204];
mul.wide.u32 %rd1206, %r1050, 8;
add.s64 %rd1207, %rd64, %rd1206;
ld.shared.u64 %rd1208, [%rd1207];
st.shared.u64 [%rd1204], %rd1208;
st.shared.u64 [%rd1207], %rd1205;
add.s64 %rd1210, %rd65, %rd1195;
ld.shared.u8 %rs374, [%rd1210];
st.shared.u8 [%rd1210], %rs13;
st.shared.u8 [%rd1194], %rs374;

BB3_241:
bar.sync 0;
ld.shared.u16 %rs375, [%rd143];
ld.shared.u16 %rs376, [%rd141];

	{ cvt.f32.f16 %f95, %rs375;}


	
	{ cvt.f32.f16 %f96, %rs376;}


	setp.geu.f32	%p189, %f95, %f96;
@%p189 bra BB3_243;

cvt.u64.u32	%rd1217, %r28;
add.s64 %rd1219, %rd65, %rd1217;
ld.shared.u8 %rs377, [%rd1219];
setp.ne.s16	%p190, %rs377, 0;
@%p190 bra BB3_245;

BB3_243:
add.s32 %r1051, %r28, 4;
cvt.u64.u32	%rd1220, %r1051;
add.s64 %rd1222, %rd65, %rd1220;
ld.shared.u8 %rs14, [%rd1222];
setp.eq.s16	%p191, %rs14, 0;
@%p191 bra BB3_245;

add.s32 %r1052, %r28, 4;
cvt.u64.u32	%rd1223, %r28;
ld.shared.u16 %rs378, [%rd143];
ld.shared.u16 %rs379, [%rd141];
st.shared.u16 [%rd143], %rs379;
st.shared.u16 [%rd141], %rs378;
mul.wide.u32 %rd1230, %r28, 8;
add.s64 %rd1232, %rd64, %rd1230;
ld.shared.u64 %rd1233, [%rd1232];
mul.wide.u32 %rd1234, %r1052, 8;
add.s64 %rd1235, %rd64, %rd1234;
ld.shared.u64 %rd1236, [%rd1235];
st.shared.u64 [%rd1232], %rd1236;
st.shared.u64 [%rd1235], %rd1233;
add.s64 %rd1238, %rd65, %rd1223;
ld.shared.u8 %rs380, [%rd1238];
st.shared.u8 [%rd1238], %rs14;
st.shared.u8 [%rd1222], %rs380;

BB3_245:
bar.sync 0;
ld.shared.u16 %rs381, [%rd95];
ld.shared.u16 %rs382, [%rd93];

	{ cvt.f32.f16 %f97, %rs381;}


	
	{ cvt.f32.f16 %f98, %rs382;}


	setp.geu.f32	%p192, %f97, %f98;
@%p192 bra BB3_247;

cvt.u64.u32	%rd1245, %r22;
add.s64 %rd1247, %rd65, %rd1245;
ld.shared.u8 %rs383, [%rd1247];
setp.ne.s16	%p193, %rs383, 0;
@%p193 bra BB3_249;

BB3_247:
add.s32 %r1053, %r22, 2;
cvt.u64.u32	%rd1248, %r1053;
add.s64 %rd1250, %rd65, %rd1248;
ld.shared.u8 %rs15, [%rd1250];
setp.eq.s16	%p194, %rs15, 0;
@%p194 bra BB3_249;

add.s32 %r1054, %r22, 2;
cvt.u64.u32	%rd1251, %r22;
ld.shared.u16 %rs384, [%rd95];
ld.shared.u16 %rs385, [%rd93];
st.shared.u16 [%rd95], %rs385;
st.shared.u16 [%rd93], %rs384;
mul.wide.u32 %rd1258, %r22, 8;
add.s64 %rd1260, %rd64, %rd1258;
ld.shared.u64 %rd1261, [%rd1260];
mul.wide.u32 %rd1262, %r1054, 8;
add.s64 %rd1263, %rd64, %rd1262;
ld.shared.u64 %rd1264, [%rd1263];
st.shared.u64 [%rd1260], %rd1264;
st.shared.u64 [%rd1263], %rd1261;
add.s64 %rd1266, %rd65, %rd1251;
ld.shared.u8 %rs386, [%rd1266];
st.shared.u8 [%rd1266], %rs15;
st.shared.u8 [%rd1250], %rs386;

BB3_249:
bar.sync 0;
ld.shared.u16 %rs387, [%rd73];
ld.shared.u16 %rs388, [%rd73+2];

	{ cvt.f32.f16 %f99, %rs387;}


	
	{ cvt.f32.f16 %f100, %rs388;}


	setp.geu.f32	%p195, %f99, %f100;
@%p195 bra BB3_251;

cvt.u64.u32	%rd1271, %r139;
add.s64 %rd1273, %rd65, %rd1271;
ld.shared.u8 %rs389, [%rd1273];
setp.ne.s16	%p196, %rs389, 0;
@%p196 bra BB3_253;

BB3_251:
cvt.u64.u32	%rd1274, %r139;
add.s64 %rd1276, %rd65, %rd1274;
ld.shared.u8 %rs16, [%rd1276+1];
setp.eq.s16	%p197, %rs16, 0;
@%p197 bra BB3_253;

ld.shared.u16 %rs390, [%rd73];
ld.shared.u16 %rs391, [%rd73+2];
st.shared.u16 [%rd73], %rs391;
st.shared.u16 [%rd73+2], %rs390;
mul.wide.u32 %rd1281, %r139, 8;
add.s64 %rd1283, %rd64, %rd1281;
ld.shared.u64 %rd1284, [%rd1283];
ld.shared.u64 %rd1285, [%rd1283+8];
st.shared.u64 [%rd1283], %rd1285;
st.shared.u64 [%rd1283+8], %rd1284;
ld.shared.u8 %rs392, [%rd1276];
st.shared.u8 [%rd1276], %rs16;
st.shared.u8 [%rd1276+1], %rs392;

BB3_253:
mov.u32 %r1063, %tid.x;
ld.param.u32 %r1020, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
setp.lt.u32	%p199, %r1063, %r1020;
bar.sync 0;
@!%p199 bra BB3_255;
bra.uni BB3_254;

BB3_254:
mov.u64 %rd1317, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
ld.param.u32 %r1048, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.param.u64 %rd1316, [%rd1317];
mov.u32 %r1047, %ctaid.y;
mov.u32 %r1046, %ctaid.z;
mov.u32 %r1045, %nctaid.y;
mov.u32 %r1044, %ctaid.x;
mov.u32 %r1043, %nctaid.x;
mad.lo.s32 %r1042, %r1045, %r1046, %r1047;
ld.param.u32 %r1041, [%rd1317+108];
mad.lo.s32 %r1040, %r1042, %r1043, %r1044;
mul.lo.s32 %r1039, %r1040, %r1041;
ld.param.u32 %r1038, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mov.u32 %r1037, %tid.x;
mad.lo.s32 %r1036, %r1037, %r1038, %r1039;
mul.wide.u32 %rd1315, %r1036, 2;
cvta.to.global.u64 %rd1314, %rd1316;
add.s64 %rd1313, %rd1314, %rd1315;
ld.shared.u16 %rs393, [%rd12];
st.global.u16 [%rd1313], %rs393;
ld.shared.u64 %rd1294, [%rd13];
mad.lo.s32 %r1014, %r1037, %r1048, %r15;
ld.local.u64 %rd1295, [%rd2];
mul.wide.u32 %rd1296, %r1014, 8;
add.s64 %rd1297, %rd1295, %rd1296;
st.u64 [%rd1297], %rd1294;

BB3_255:
mov.u32 %r1064, %tid.x;
ld.param.u32 %r1022, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
add.s32 %r1021, %r1064, 512;
setp.ge.u32	%p200, %r1021, %r1022;
@%p200 bra BB3_257;

add.s32 %r1035, %r16, 512;
mov.u64 %rd1312, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
ld.param.u64 %rd1311, [%rd1312];
mov.u32 %r1034, %ctaid.y;
mov.u32 %r1033, %ctaid.z;
mov.u32 %r1032, %nctaid.y;
mov.u32 %r1031, %ctaid.x;
mov.u32 %r1030, %nctaid.x;
mad.lo.s32 %r1029, %r1032, %r1033, %r1034;
ld.param.u32 %r1028, [%rd1312+108];
mad.lo.s32 %r1027, %r1029, %r1030, %r1031;
mul.lo.s32 %r1026, %r1027, %r1028;
ld.param.u32 %r1025, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mad.lo.s32 %r1024, %r1035, %r1025, %r1026;
mul.wide.u32 %rd1310, %r1024, 2;
cvta.to.global.u64 %rd1309, %rd1311;
add.s64 %rd1308, %rd1309, %rd1310;
ld.param.u32 %r1023, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.shared.u16 %rs394, [%rd12+1024];
st.global.u16 [%rd1308], %rs394;
ld.shared.u64 %rd1304, [%rd13+4096];
mad.lo.s32 %r1019, %r1035, %r1023, %r15;
ld.local.u64 %rd1305, [%rd2];
mul.wide.u32 %rd1306, %r1019, 8;
add.s64 %rd1307, %rd1305, %rd1306;
st.u64 [%rd1307], %rd1304;

BB3_257:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot4[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<117>;
.reg .b16 %rs<232>;
.reg .f32 %f<59>;
.reg .b32 %r<640>;
.reg .b64 %rd<793>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd792, __local_depot4;
cvta.local.u64 %SP, %rd792;
ld.param.u32 %r74, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r75, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r76, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r77, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd2, %rd18;
ld.param.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd3, %rd19;
mov.u32 %r615, 0;
mov.pred %p4, 0;
@%p4 bra BB4_2;

BB4_1:
mul.wide.s32 %rd20, %r615, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r615, %r615, 1;
setp.lt.u32	%p5, %r615, 27;
@%p5 bra BB4_1;

BB4_2:
mov.u32 %r79, %nctaid.y;
mov.u32 %r80, %ctaid.z;
mov.u32 %r81, %ctaid.y;
mad.lo.s32 %r82, %r79, %r80, %r81;
mov.u32 %r83, %nctaid.x;
mov.u32 %r84, %ctaid.x;
mad.lo.s32 %r617, %r82, %r83, %r84;
setp.ge.u32	%p6, %r617, %r74;
@%p6 bra BB4_153;

ld.param.u32 %r86, [%rd1+108];
mul.lo.s32 %r4, %r617, %r86;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r616, %r5, -1;
mov.u32 %r618, 0;
setp.lt.s32	%p7, %r616, 1;
@%p7 bra BB4_6;

mul.wide.s32 %rd24, %r5, 4;
add.s64 %rd789, %rd2, %rd24;
mov.u32 %r618, 0;

BB4_5:
ld.local.u32 %r88, [%rd789+4];
rem.u32 %r89, %r617, %r88;
ld.local.u32 %r90, [%rd789+104];
mad.lo.s32 %r618, %r90, %r89, %r618;
div.u32 %r617, %r617, %r88;
add.s64 %rd789, %rd789, -4;
add.s32 %r616, %r616, -1;
setp.gt.s32	%p8, %r616, 0;
@%p8 bra BB4_5;

BB4_6:
ld.local.u32 %r91, [%rd2+108];
mad.lo.s32 %r15, %r91, %r617, %r618;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 64;
setp.lt.u32	%p1, %r16, %r75;
mad.lo.s32 %r92, %r16, %r76, %r4;
mul.wide.u32 %rd25, %r92, 2;
add.s64 %rd9, %rd3, %rd25;
@%p1 bra BB4_8;
bra.uni BB4_7;

BB4_8:
ld.global.u16 %rs230, [%rd9];
bra.uni BB4_9;

BB4_7:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs230, %f1;}



BB4_9:
mov.u64 %rd790, 0;
setp.ge.u32	%p9, %r16, %r75;
@%p9 bra BB4_11;

mad.lo.s32 %r93, %r16, %r77, %r15;
ld.local.u64 %rd27, [%rd2];
mul.wide.u32 %rd28, %r93, 8;
add.s64 %rd29, %rd27, %rd28;
ld.u64 %rd790, [%rd29];

BB4_11:
selp.u16	%rs15, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 2;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd12, %rd32, %rd31;
st.shared.u16 [%rd12], %rs230;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd13, %rd34, %rd33;
st.shared.u64 [%rd13], %rd790;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd14, %rd35, %rd30;
st.shared.u8 [%rd14], %rs15;
setp.lt.u32	%p2, %r17, %r75;
mad.lo.s32 %r94, %r17, %r76, %r4;
mul.wide.u32 %rd36, %r94, 2;
add.s64 %rd15, %rd3, %rd36;
@%p2 bra BB4_13;
bra.uni BB4_12;

BB4_13:
ld.global.u16 %rs231, [%rd15];
bra.uni BB4_14;

BB4_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs231, %f2;}



BB4_14:
mov.u64 %rd791, 0;
setp.ge.u32	%p10, %r17, %r75;
@%p10 bra BB4_16;

mad.lo.s32 %r95, %r17, %r77, %r15;
ld.local.u64 %rd38, [%rd2];
mul.wide.u32 %rd39, %r95, 8;
add.s64 %rd40, %rd38, %rd39;
ld.u64 %rd791, [%rd40];

BB4_16:
selp.u16	%rs17, 1, 0, %p2;
st.shared.u16 [%rd12+128], %rs231;
st.shared.u64 [%rd13+512], %rd791;
st.shared.u8 [%rd14+64], %rs17;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd41, %r18, 2;
add.s64 %rd43, %rd32, %rd41;
ld.shared.u16 %rs18, [%rd43];
ld.shared.u16 %rs19, [%rd43+2];

	{ cvt.f32.f16 %f3, %rs18;}


	
	{ cvt.f32.f16 %f4, %rs19;}


	setp.leu.f32	%p11, %f3, %f4;
@%p11 bra BB4_18;

cvt.u64.u32	%rd44, %r18;
add.s64 %rd46, %rd35, %rd44;
ld.shared.u8 %rs20, [%rd46];
mov.u32 %r619, 1;
setp.ne.s16	%p12, %rs20, 0;
@%p12 bra BB4_19;

BB4_18:
cvt.u64.u32	%rd47, %r18;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs21, [%rd49+1];
setp.eq.s16	%p13, %rs21, 0;
selp.u32	%r619, 1, 0, %p13;

BB4_19:
and.b32 %r102, %r16, 1;
setp.ne.s32	%p14, %r619, %r102;
@%p14 bra BB4_21;

mul.wide.u32 %rd50, %r18, 8;
add.s64 %rd52, %rd34, %rd50;
cvt.u64.u32	%rd53, %r18;
ld.shared.u16 %rs22, [%rd43];
ld.shared.u16 %rs23, [%rd43+2];
st.shared.u16 [%rd43], %rs23;
st.shared.u16 [%rd43+2], %rs22;
ld.shared.u64 %rd57, [%rd52];
ld.shared.u64 %rd58, [%rd52+8];
st.shared.u64 [%rd52], %rd58;
st.shared.u64 [%rd52+8], %rd57;
add.s64 %rd60, %rd35, %rd53;
ld.shared.u8 %rs24, [%rd60];
ld.shared.u8 %rs25, [%rd60+1];
st.shared.u8 [%rd60], %rs25;
st.shared.u8 [%rd60+1], %rs24;

BB4_21:
bar.sync 0;
sub.s32 %r23, %r18, %r102;
add.s32 %r108, %r23, 2;
mul.wide.u32 %rd61, %r108, 2;
add.s64 %rd63, %rd32, %rd61;
mul.wide.u32 %rd64, %r23, 2;
add.s64 %rd65, %rd32, %rd64;
ld.shared.u16 %rs26, [%rd65];
ld.shared.u16 %rs27, [%rd63];

	{ cvt.f32.f16 %f5, %rs26;}


	
	{ cvt.f32.f16 %f6, %rs27;}


	setp.leu.f32	%p15, %f5, %f6;
@%p15 bra BB4_23;

cvt.u64.u32	%rd66, %r23;
add.s64 %rd68, %rd35, %rd66;
ld.shared.u8 %rs28, [%rd68];
mov.u32 %r620, 1;
setp.ne.s16	%p16, %rs28, 0;
@%p16 bra BB4_24;

BB4_23:
cvt.u64.u32	%rd69, %r108;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs29, [%rd71];
setp.eq.s16	%p17, %rs29, 0;
selp.u32	%r620, 1, 0, %p17;

BB4_24:
bfe.u32 %r120, %r16, 1, 1;
setp.ne.s32	%p18, %r620, %r120;
@%p18 bra BB4_26;

mul.wide.u32 %rd72, %r23, 8;
add.s64 %rd74, %rd34, %rd72;
mul.wide.u32 %rd75, %r108, 8;
add.s64 %rd76, %rd34, %rd75;
cvt.u64.u32	%rd77, %r23;
ld.shared.u16 %rs30, [%rd65];
cvt.u64.u32	%rd81, %r108;
ld.shared.u16 %rs31, [%rd63];
st.shared.u16 [%rd65], %rs31;
st.shared.u16 [%rd63], %rs30;
ld.shared.u64 %rd84, [%rd74];
ld.shared.u64 %rd85, [%rd76];
st.shared.u64 [%rd74], %rd85;
st.shared.u64 [%rd76], %rd84;
add.s64 %rd87, %rd35, %rd77;
ld.shared.u8 %rs32, [%rd87];
add.s64 %rd88, %rd35, %rd81;
ld.shared.u8 %rs33, [%rd88];
st.shared.u8 [%rd87], %rs33;
st.shared.u8 [%rd88], %rs32;

BB4_26:
bar.sync 0;
ld.shared.u16 %rs34, [%rd43];
ld.shared.u16 %rs35, [%rd43+2];

	{ cvt.f32.f16 %f7, %rs34;}


	
	{ cvt.f32.f16 %f8, %rs35;}


	setp.leu.f32	%p19, %f7, %f8;
@%p19 bra BB4_28;

cvt.u64.u32	%rd92, %r18;
add.s64 %rd94, %rd35, %rd92;
ld.shared.u8 %rs36, [%rd94];
mov.u32 %r621, 1;
setp.ne.s16	%p20, %rs36, 0;
@%p20 bra BB4_29;

BB4_28:
cvt.u64.u32	%rd95, %r18;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs37, [%rd97+1];
setp.eq.s16	%p21, %rs37, 0;
selp.u32	%r621, 1, 0, %p21;

BB4_29:
bfe.u32 %r135, %r16, 1, 1;
setp.ne.s32	%p22, %r621, %r135;
@%p22 bra BB4_31;

cvt.u64.u32	%rd98, %r18;
ld.shared.u16 %rs38, [%rd43];
ld.shared.u16 %rs39, [%rd43+2];
st.shared.u16 [%rd43], %rs39;
st.shared.u16 [%rd43+2], %rs38;
mul.wide.u32 %rd102, %r18, 8;
add.s64 %rd104, %rd34, %rd102;
ld.shared.u64 %rd105, [%rd104];
ld.shared.u64 %rd106, [%rd104+8];
st.shared.u64 [%rd104], %rd106;
st.shared.u64 [%rd104+8], %rd105;
add.s64 %rd108, %rd35, %rd98;
ld.shared.u8 %rs40, [%rd108];
ld.shared.u8 %rs41, [%rd108+1];
st.shared.u8 [%rd108], %rs41;
st.shared.u8 [%rd108+1], %rs40;

BB4_31:
bar.sync 0;
and.b32 %r138, %r16, 3;
sub.s32 %r29, %r18, %r138;
add.s32 %r140, %r29, 4;
mul.wide.u32 %rd109, %r140, 2;
add.s64 %rd111, %rd32, %rd109;
mul.wide.u32 %rd112, %r29, 2;
add.s64 %rd113, %rd32, %rd112;
ld.shared.u16 %rs42, [%rd113];
ld.shared.u16 %rs43, [%rd111];

	{ cvt.f32.f16 %f9, %rs42;}


	
	{ cvt.f32.f16 %f10, %rs43;}


	setp.leu.f32	%p23, %f9, %f10;
@%p23 bra BB4_33;

cvt.u64.u32	%rd114, %r29;
add.s64 %rd116, %rd35, %rd114;
ld.shared.u8 %rs44, [%rd116];
mov.u32 %r622, 1;
setp.ne.s16	%p24, %rs44, 0;
@%p24 bra BB4_34;

BB4_33:
cvt.u64.u32	%rd117, %r140;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs45, [%rd119];
setp.eq.s16	%p25, %rs45, 0;
selp.u32	%r622, 1, 0, %p25;

BB4_34:
bfe.u32 %r152, %r16, 2, 1;
setp.ne.s32	%p26, %r622, %r152;
@%p26 bra BB4_36;

mul.wide.u32 %rd120, %r29, 8;
add.s64 %rd122, %rd34, %rd120;
mul.wide.u32 %rd123, %r140, 8;
add.s64 %rd124, %rd34, %rd123;
cvt.u64.u32	%rd125, %r29;
ld.shared.u16 %rs46, [%rd113];
cvt.u64.u32	%rd129, %r140;
ld.shared.u16 %rs47, [%rd111];
st.shared.u16 [%rd113], %rs47;
st.shared.u16 [%rd111], %rs46;
ld.shared.u64 %rd132, [%rd122];
ld.shared.u64 %rd133, [%rd124];
st.shared.u64 [%rd122], %rd133;
st.shared.u64 [%rd124], %rd132;
add.s64 %rd135, %rd35, %rd125;
ld.shared.u8 %rs48, [%rd135];
add.s64 %rd136, %rd35, %rd129;
ld.shared.u8 %rs49, [%rd136];
st.shared.u8 [%rd135], %rs49;
st.shared.u8 [%rd136], %rs48;

BB4_36:
bar.sync 0;
ld.shared.u16 %rs50, [%rd65];
ld.shared.u16 %rs51, [%rd63];

	{ cvt.f32.f16 %f11, %rs50;}


	
	{ cvt.f32.f16 %f12, %rs51;}


	setp.leu.f32	%p27, %f11, %f12;
@%p27 bra BB4_38;

cvt.u64.u32	%rd142, %r23;
add.s64 %rd144, %rd35, %rd142;
ld.shared.u8 %rs52, [%rd144];
mov.u32 %r623, 1;
setp.ne.s16	%p28, %rs52, 0;
@%p28 bra BB4_39;

BB4_38:
cvt.u64.u32	%rd145, %r108;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs53, [%rd147];
setp.eq.s16	%p29, %rs53, 0;
selp.u32	%r623, 1, 0, %p29;

BB4_39:
bfe.u32 %r175, %r16, 2, 1;
setp.ne.s32	%p30, %r623, %r175;
@%p30 bra BB4_41;

cvt.u64.u32	%rd148, %r23;
ld.shared.u16 %rs54, [%rd65];
cvt.u64.u32	%rd152, %r108;
ld.shared.u16 %rs55, [%rd63];
st.shared.u16 [%rd65], %rs55;
st.shared.u16 [%rd63], %rs54;
mul.wide.u32 %rd155, %r23, 8;
add.s64 %rd157, %rd34, %rd155;
ld.shared.u64 %rd158, [%rd157];
mul.wide.u32 %rd159, %r108, 8;
add.s64 %rd160, %rd34, %rd159;
ld.shared.u64 %rd161, [%rd160];
st.shared.u64 [%rd157], %rd161;
st.shared.u64 [%rd160], %rd158;
add.s64 %rd163, %rd35, %rd148;
ld.shared.u8 %rs56, [%rd163];
add.s64 %rd164, %rd35, %rd152;
ld.shared.u8 %rs57, [%rd164];
st.shared.u8 [%rd163], %rs57;
st.shared.u8 [%rd164], %rs56;

BB4_41:
bar.sync 0;
ld.shared.u16 %rs58, [%rd43];
ld.shared.u16 %rs59, [%rd43+2];

	{ cvt.f32.f16 %f13, %rs58;}


	
	{ cvt.f32.f16 %f14, %rs59;}


	setp.leu.f32	%p31, %f13, %f14;
@%p31 bra BB4_43;

cvt.u64.u32	%rd168, %r18;
add.s64 %rd170, %rd35, %rd168;
ld.shared.u8 %rs60, [%rd170];
mov.u32 %r624, 1;
setp.ne.s16	%p32, %rs60, 0;
@%p32 bra BB4_44;

BB4_43:
cvt.u64.u32	%rd171, %r18;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs61, [%rd173+1];
setp.eq.s16	%p33, %rs61, 0;
selp.u32	%r624, 1, 0, %p33;

BB4_44:
bfe.u32 %r189, %r16, 2, 1;
setp.ne.s32	%p34, %r624, %r189;
@%p34 bra BB4_46;

cvt.u64.u32	%rd174, %r18;
ld.shared.u16 %rs62, [%rd43];
ld.shared.u16 %rs63, [%rd43+2];
st.shared.u16 [%rd43], %rs63;
st.shared.u16 [%rd43+2], %rs62;
mul.wide.u32 %rd178, %r18, 8;
add.s64 %rd180, %rd34, %rd178;
ld.shared.u64 %rd181, [%rd180];
ld.shared.u64 %rd182, [%rd180+8];
st.shared.u64 [%rd180], %rd182;
st.shared.u64 [%rd180+8], %rd181;
add.s64 %rd184, %rd35, %rd174;
ld.shared.u8 %rs64, [%rd184];
ld.shared.u8 %rs65, [%rd184+1];
st.shared.u8 [%rd184], %rs65;
st.shared.u8 [%rd184+1], %rs64;

BB4_46:
bar.sync 0;
and.b32 %r192, %r16, 7;
sub.s32 %r37, %r18, %r192;
add.s32 %r194, %r37, 8;
mul.wide.u32 %rd185, %r194, 2;
add.s64 %rd187, %rd32, %rd185;
mul.wide.u32 %rd188, %r37, 2;
add.s64 %rd189, %rd32, %rd188;
ld.shared.u16 %rs66, [%rd189];
ld.shared.u16 %rs67, [%rd187];

	{ cvt.f32.f16 %f15, %rs66;}


	
	{ cvt.f32.f16 %f16, %rs67;}


	setp.leu.f32	%p35, %f15, %f16;
@%p35 bra BB4_48;

cvt.u64.u32	%rd190, %r37;
add.s64 %rd192, %rd35, %rd190;
ld.shared.u8 %rs68, [%rd192];
mov.u32 %r625, 1;
setp.ne.s16	%p36, %rs68, 0;
@%p36 bra BB4_49;

BB4_48:
cvt.u64.u32	%rd193, %r194;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs69, [%rd195];
setp.eq.s16	%p37, %rs69, 0;
selp.u32	%r625, 1, 0, %p37;

BB4_49:
bfe.u32 %r206, %r16, 3, 1;
setp.ne.s32	%p38, %r625, %r206;
@%p38 bra BB4_51;

mul.wide.u32 %rd196, %r37, 8;
add.s64 %rd198, %rd34, %rd196;
mul.wide.u32 %rd199, %r194, 8;
add.s64 %rd200, %rd34, %rd199;
cvt.u64.u32	%rd201, %r37;
ld.shared.u16 %rs70, [%rd189];
cvt.u64.u32	%rd205, %r194;
ld.shared.u16 %rs71, [%rd187];
st.shared.u16 [%rd189], %rs71;
st.shared.u16 [%rd187], %rs70;
ld.shared.u64 %rd208, [%rd198];
ld.shared.u64 %rd209, [%rd200];
st.shared.u64 [%rd198], %rd209;
st.shared.u64 [%rd200], %rd208;
add.s64 %rd211, %rd35, %rd201;
ld.shared.u8 %rs72, [%rd211];
add.s64 %rd212, %rd35, %rd205;
ld.shared.u8 %rs73, [%rd212];
st.shared.u8 [%rd211], %rs73;
st.shared.u8 [%rd212], %rs72;

BB4_51:
bar.sync 0;
ld.shared.u16 %rs74, [%rd113];
ld.shared.u16 %rs75, [%rd111];

	{ cvt.f32.f16 %f17, %rs74;}


	
	{ cvt.f32.f16 %f18, %rs75;}


	setp.leu.f32	%p39, %f17, %f18;
@%p39 bra BB4_53;

cvt.u64.u32	%rd218, %r29;
add.s64 %rd220, %rd35, %rd218;
ld.shared.u8 %rs76, [%rd220];
mov.u32 %r626, 1;
setp.ne.s16	%p40, %rs76, 0;
@%p40 bra BB4_54;

BB4_53:
cvt.u64.u32	%rd221, %r140;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs77, [%rd223];
setp.eq.s16	%p41, %rs77, 0;
selp.u32	%r626, 1, 0, %p41;

BB4_54:
bfe.u32 %r229, %r16, 3, 1;
setp.ne.s32	%p42, %r626, %r229;
@%p42 bra BB4_56;

cvt.u64.u32	%rd224, %r29;
ld.shared.u16 %rs78, [%rd113];
cvt.u64.u32	%rd228, %r140;
ld.shared.u16 %rs79, [%rd111];
st.shared.u16 [%rd113], %rs79;
st.shared.u16 [%rd111], %rs78;
mul.wide.u32 %rd231, %r29, 8;
add.s64 %rd233, %rd34, %rd231;
ld.shared.u64 %rd234, [%rd233];
mul.wide.u32 %rd235, %r140, 8;
add.s64 %rd236, %rd34, %rd235;
ld.shared.u64 %rd237, [%rd236];
st.shared.u64 [%rd233], %rd237;
st.shared.u64 [%rd236], %rd234;
add.s64 %rd239, %rd35, %rd224;
ld.shared.u8 %rs80, [%rd239];
add.s64 %rd240, %rd35, %rd228;
ld.shared.u8 %rs81, [%rd240];
st.shared.u8 [%rd239], %rs81;
st.shared.u8 [%rd240], %rs80;

BB4_56:
bar.sync 0;
ld.shared.u16 %rs82, [%rd65];
ld.shared.u16 %rs83, [%rd63];

	{ cvt.f32.f16 %f19, %rs82;}


	
	{ cvt.f32.f16 %f20, %rs83;}


	setp.leu.f32	%p43, %f19, %f20;
@%p43 bra BB4_58;

cvt.u64.u32	%rd246, %r23;
add.s64 %rd248, %rd35, %rd246;
ld.shared.u8 %rs84, [%rd248];
mov.u32 %r627, 1;
setp.ne.s16	%p44, %rs84, 0;
@%p44 bra BB4_59;

BB4_58:
cvt.u64.u32	%rd249, %r108;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs85, [%rd251];
setp.eq.s16	%p45, %rs85, 0;
selp.u32	%r627, 1, 0, %p45;

BB4_59:
bfe.u32 %r251, %r16, 3, 1;
setp.ne.s32	%p46, %r627, %r251;
@%p46 bra BB4_61;

cvt.u64.u32	%rd252, %r23;
ld.shared.u16 %rs86, [%rd65];
cvt.u64.u32	%rd256, %r108;
ld.shared.u16 %rs87, [%rd63];
st.shared.u16 [%rd65], %rs87;
st.shared.u16 [%rd63], %rs86;
mul.wide.u32 %rd259, %r23, 8;
add.s64 %rd261, %rd34, %rd259;
ld.shared.u64 %rd262, [%rd261];
mul.wide.u32 %rd263, %r108, 8;
add.s64 %rd264, %rd34, %rd263;
ld.shared.u64 %rd265, [%rd264];
st.shared.u64 [%rd261], %rd265;
st.shared.u64 [%rd264], %rd262;
add.s64 %rd267, %rd35, %rd252;
ld.shared.u8 %rs88, [%rd267];
add.s64 %rd268, %rd35, %rd256;
ld.shared.u8 %rs89, [%rd268];
st.shared.u8 [%rd267], %rs89;
st.shared.u8 [%rd268], %rs88;

BB4_61:
bar.sync 0;
ld.shared.u16 %rs90, [%rd43];
ld.shared.u16 %rs91, [%rd43+2];

	{ cvt.f32.f16 %f21, %rs90;}


	
	{ cvt.f32.f16 %f22, %rs91;}


	setp.leu.f32	%p47, %f21, %f22;
@%p47 bra BB4_63;

cvt.u64.u32	%rd272, %r18;
add.s64 %rd274, %rd35, %rd272;
ld.shared.u8 %rs92, [%rd274];
mov.u32 %r628, 1;
setp.ne.s16	%p48, %rs92, 0;
@%p48 bra BB4_64;

BB4_63:
cvt.u64.u32	%rd275, %r18;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs93, [%rd277+1];
setp.eq.s16	%p49, %rs93, 0;
selp.u32	%r628, 1, 0, %p49;

BB4_64:
bfe.u32 %r265, %r16, 3, 1;
setp.ne.s32	%p50, %r628, %r265;
@%p50 bra BB4_66;

cvt.u64.u32	%rd278, %r18;
ld.shared.u16 %rs94, [%rd43];
ld.shared.u16 %rs95, [%rd43+2];
st.shared.u16 [%rd43], %rs95;
st.shared.u16 [%rd43+2], %rs94;
mul.wide.u32 %rd282, %r18, 8;
add.s64 %rd284, %rd34, %rd282;
ld.shared.u64 %rd285, [%rd284];
ld.shared.u64 %rd286, [%rd284+8];
st.shared.u64 [%rd284], %rd286;
st.shared.u64 [%rd284+8], %rd285;
add.s64 %rd288, %rd35, %rd278;
ld.shared.u8 %rs96, [%rd288];
ld.shared.u8 %rs97, [%rd288+1];
st.shared.u8 [%rd288], %rs97;
st.shared.u8 [%rd288+1], %rs96;

BB4_66:
bar.sync 0;
and.b32 %r268, %r16, 15;
sub.s32 %r47, %r18, %r268;
add.s32 %r270, %r47, 16;
mul.wide.u32 %rd289, %r270, 2;
add.s64 %rd291, %rd32, %rd289;
mul.wide.u32 %rd292, %r47, 2;
add.s64 %rd293, %rd32, %rd292;
ld.shared.u16 %rs98, [%rd293];
ld.shared.u16 %rs99, [%rd291];

	{ cvt.f32.f16 %f23, %rs98;}


	
	{ cvt.f32.f16 %f24, %rs99;}


	setp.leu.f32	%p51, %f23, %f24;
@%p51 bra BB4_68;

cvt.u64.u32	%rd294, %r47;
add.s64 %rd296, %rd35, %rd294;
ld.shared.u8 %rs100, [%rd296];
mov.u32 %r629, 1;
setp.ne.s16	%p52, %rs100, 0;
@%p52 bra BB4_69;

BB4_68:
cvt.u64.u32	%rd297, %r270;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs101, [%rd299];
setp.eq.s16	%p53, %rs101, 0;
selp.u32	%r629, 1, 0, %p53;

BB4_69:
bfe.u32 %r282, %r16, 4, 1;
setp.ne.s32	%p54, %r629, %r282;
@%p54 bra BB4_71;

mul.wide.u32 %rd300, %r47, 8;
add.s64 %rd302, %rd34, %rd300;
mul.wide.u32 %rd303, %r270, 8;
add.s64 %rd304, %rd34, %rd303;
cvt.u64.u32	%rd305, %r47;
ld.shared.u16 %rs102, [%rd293];
cvt.u64.u32	%rd309, %r270;
ld.shared.u16 %rs103, [%rd291];
st.shared.u16 [%rd293], %rs103;
st.shared.u16 [%rd291], %rs102;
ld.shared.u64 %rd312, [%rd302];
ld.shared.u64 %rd313, [%rd304];
st.shared.u64 [%rd302], %rd313;
st.shared.u64 [%rd304], %rd312;
add.s64 %rd315, %rd35, %rd305;
ld.shared.u8 %rs104, [%rd315];
add.s64 %rd316, %rd35, %rd309;
ld.shared.u8 %rs105, [%rd316];
st.shared.u8 [%rd315], %rs105;
st.shared.u8 [%rd316], %rs104;

BB4_71:
bar.sync 0;
ld.shared.u16 %rs106, [%rd189];
ld.shared.u16 %rs107, [%rd187];

	{ cvt.f32.f16 %f25, %rs106;}


	
	{ cvt.f32.f16 %f26, %rs107;}


	setp.leu.f32	%p55, %f25, %f26;
@%p55 bra BB4_73;

cvt.u64.u32	%rd322, %r37;
add.s64 %rd324, %rd35, %rd322;
ld.shared.u8 %rs108, [%rd324];
mov.u32 %r630, 1;
setp.ne.s16	%p56, %rs108, 0;
@%p56 bra BB4_74;

BB4_73:
cvt.u64.u32	%rd325, %r194;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs109, [%rd327];
setp.eq.s16	%p57, %rs109, 0;
selp.u32	%r630, 1, 0, %p57;

BB4_74:
bfe.u32 %r305, %r16, 4, 1;
setp.ne.s32	%p58, %r630, %r305;
@%p58 bra BB4_76;

cvt.u64.u32	%rd328, %r37;
ld.shared.u16 %rs110, [%rd189];
cvt.u64.u32	%rd332, %r194;
ld.shared.u16 %rs111, [%rd187];
st.shared.u16 [%rd189], %rs111;
st.shared.u16 [%rd187], %rs110;
mul.wide.u32 %rd335, %r37, 8;
add.s64 %rd337, %rd34, %rd335;
ld.shared.u64 %rd338, [%rd337];
mul.wide.u32 %rd339, %r194, 8;
add.s64 %rd340, %rd34, %rd339;
ld.shared.u64 %rd341, [%rd340];
st.shared.u64 [%rd337], %rd341;
st.shared.u64 [%rd340], %rd338;
add.s64 %rd343, %rd35, %rd328;
ld.shared.u8 %rs112, [%rd343];
add.s64 %rd344, %rd35, %rd332;
ld.shared.u8 %rs113, [%rd344];
st.shared.u8 [%rd343], %rs113;
st.shared.u8 [%rd344], %rs112;

BB4_76:
bar.sync 0;
ld.shared.u16 %rs114, [%rd113];
ld.shared.u16 %rs115, [%rd111];

	{ cvt.f32.f16 %f27, %rs114;}


	
	{ cvt.f32.f16 %f28, %rs115;}


	setp.leu.f32	%p59, %f27, %f28;
@%p59 bra BB4_78;

cvt.u64.u32	%rd350, %r29;
add.s64 %rd352, %rd35, %rd350;
ld.shared.u8 %rs116, [%rd352];
mov.u32 %r631, 1;
setp.ne.s16	%p60, %rs116, 0;
@%p60 bra BB4_79;

BB4_78:
cvt.u64.u32	%rd353, %r140;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs117, [%rd355];
setp.eq.s16	%p61, %rs117, 0;
selp.u32	%r631, 1, 0, %p61;

BB4_79:
bfe.u32 %r327, %r16, 4, 1;
setp.ne.s32	%p62, %r631, %r327;
@%p62 bra BB4_81;

cvt.u64.u32	%rd356, %r29;
ld.shared.u16 %rs118, [%rd113];
cvt.u64.u32	%rd360, %r140;
ld.shared.u16 %rs119, [%rd111];
st.shared.u16 [%rd113], %rs119;
st.shared.u16 [%rd111], %rs118;
mul.wide.u32 %rd363, %r29, 8;
add.s64 %rd365, %rd34, %rd363;
ld.shared.u64 %rd366, [%rd365];
mul.wide.u32 %rd367, %r140, 8;
add.s64 %rd368, %rd34, %rd367;
ld.shared.u64 %rd369, [%rd368];
st.shared.u64 [%rd365], %rd369;
st.shared.u64 [%rd368], %rd366;
add.s64 %rd371, %rd35, %rd356;
ld.shared.u8 %rs120, [%rd371];
add.s64 %rd372, %rd35, %rd360;
ld.shared.u8 %rs121, [%rd372];
st.shared.u8 [%rd371], %rs121;
st.shared.u8 [%rd372], %rs120;

BB4_81:
bar.sync 0;
ld.shared.u16 %rs122, [%rd65];
ld.shared.u16 %rs123, [%rd63];

	{ cvt.f32.f16 %f29, %rs122;}


	
	{ cvt.f32.f16 %f30, %rs123;}


	setp.leu.f32	%p63, %f29, %f30;
@%p63 bra BB4_83;

cvt.u64.u32	%rd378, %r23;
add.s64 %rd380, %rd35, %rd378;
ld.shared.u8 %rs124, [%rd380];
mov.u32 %r632, 1;
setp.ne.s16	%p64, %rs124, 0;
@%p64 bra BB4_84;

BB4_83:
cvt.u64.u32	%rd381, %r108;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs125, [%rd383];
setp.eq.s16	%p65, %rs125, 0;
selp.u32	%r632, 1, 0, %p65;

BB4_84:
bfe.u32 %r349, %r16, 4, 1;
setp.ne.s32	%p66, %r632, %r349;
@%p66 bra BB4_86;

cvt.u64.u32	%rd384, %r23;
ld.shared.u16 %rs126, [%rd65];
cvt.u64.u32	%rd388, %r108;
ld.shared.u16 %rs127, [%rd63];
st.shared.u16 [%rd65], %rs127;
st.shared.u16 [%rd63], %rs126;
mul.wide.u32 %rd391, %r23, 8;
add.s64 %rd393, %rd34, %rd391;
ld.shared.u64 %rd394, [%rd393];
mul.wide.u32 %rd395, %r108, 8;
add.s64 %rd396, %rd34, %rd395;
ld.shared.u64 %rd397, [%rd396];
st.shared.u64 [%rd393], %rd397;
st.shared.u64 [%rd396], %rd394;
add.s64 %rd399, %rd35, %rd384;
ld.shared.u8 %rs128, [%rd399];
add.s64 %rd400, %rd35, %rd388;
ld.shared.u8 %rs129, [%rd400];
st.shared.u8 [%rd399], %rs129;
st.shared.u8 [%rd400], %rs128;

BB4_86:
bar.sync 0;
ld.shared.u16 %rs130, [%rd43];
ld.shared.u16 %rs131, [%rd43+2];

	{ cvt.f32.f16 %f31, %rs130;}


	
	{ cvt.f32.f16 %f32, %rs131;}


	setp.leu.f32	%p67, %f31, %f32;
@%p67 bra BB4_88;

cvt.u64.u32	%rd404, %r18;
add.s64 %rd406, %rd35, %rd404;
ld.shared.u8 %rs132, [%rd406];
mov.u32 %r633, 1;
setp.ne.s16	%p68, %rs132, 0;
@%p68 bra BB4_89;

BB4_88:
cvt.u64.u32	%rd407, %r18;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs133, [%rd409+1];
setp.eq.s16	%p69, %rs133, 0;
selp.u32	%r633, 1, 0, %p69;

BB4_89:
bfe.u32 %r363, %r16, 4, 1;
setp.ne.s32	%p70, %r633, %r363;
@%p70 bra BB4_91;

cvt.u64.u32	%rd410, %r18;
ld.shared.u16 %rs134, [%rd43];
ld.shared.u16 %rs135, [%rd43+2];
st.shared.u16 [%rd43], %rs135;
st.shared.u16 [%rd43+2], %rs134;
mul.wide.u32 %rd414, %r18, 8;
add.s64 %rd416, %rd34, %rd414;
ld.shared.u64 %rd417, [%rd416];
ld.shared.u64 %rd418, [%rd416+8];
st.shared.u64 [%rd416], %rd418;
st.shared.u64 [%rd416+8], %rd417;
add.s64 %rd420, %rd35, %rd410;
ld.shared.u8 %rs136, [%rd420];
ld.shared.u8 %rs137, [%rd420+1];
st.shared.u8 [%rd420], %rs137;
st.shared.u8 [%rd420+1], %rs136;

BB4_91:
bar.sync 0;
and.b32 %r366, %r16, 31;
sub.s32 %r59, %r18, %r366;
add.s32 %r368, %r59, 32;
mul.wide.u32 %rd421, %r368, 2;
add.s64 %rd423, %rd32, %rd421;
mul.wide.u32 %rd424, %r59, 2;
add.s64 %rd425, %rd32, %rd424;
ld.shared.u16 %rs138, [%rd425];
ld.shared.u16 %rs139, [%rd423];

	{ cvt.f32.f16 %f33, %rs138;}


	
	{ cvt.f32.f16 %f34, %rs139;}


	setp.leu.f32	%p71, %f33, %f34;
@%p71 bra BB4_93;

cvt.u64.u32	%rd426, %r59;
add.s64 %rd428, %rd35, %rd426;
ld.shared.u8 %rs140, [%rd428];
mov.u32 %r634, 1;
setp.ne.s16	%p72, %rs140, 0;
@%p72 bra BB4_94;

BB4_93:
cvt.u64.u32	%rd429, %r368;
add.s64 %rd431, %rd35, %rd429;
ld.shared.u8 %rs141, [%rd431];
setp.eq.s16	%p73, %rs141, 0;
selp.u32	%r634, 1, 0, %p73;

BB4_94:
bfe.u32 %r380, %r16, 5, 1;
setp.ne.s32	%p74, %r634, %r380;
@%p74 bra BB4_96;

mul.wide.u32 %rd432, %r59, 8;
add.s64 %rd434, %rd34, %rd432;
mul.wide.u32 %rd435, %r368, 8;
add.s64 %rd436, %rd34, %rd435;
cvt.u64.u32	%rd437, %r59;
ld.shared.u16 %rs142, [%rd425];
cvt.u64.u32	%rd441, %r368;
ld.shared.u16 %rs143, [%rd423];
st.shared.u16 [%rd425], %rs143;
st.shared.u16 [%rd423], %rs142;
ld.shared.u64 %rd444, [%rd434];
ld.shared.u64 %rd445, [%rd436];
st.shared.u64 [%rd434], %rd445;
st.shared.u64 [%rd436], %rd444;
add.s64 %rd447, %rd35, %rd437;
ld.shared.u8 %rs144, [%rd447];
add.s64 %rd448, %rd35, %rd441;
ld.shared.u8 %rs145, [%rd448];
st.shared.u8 [%rd447], %rs145;
st.shared.u8 [%rd448], %rs144;

BB4_96:
bar.sync 0;
ld.shared.u16 %rs146, [%rd293];
ld.shared.u16 %rs147, [%rd291];

	{ cvt.f32.f16 %f35, %rs146;}


	
	{ cvt.f32.f16 %f36, %rs147;}


	setp.leu.f32	%p75, %f35, %f36;
@%p75 bra BB4_98;

cvt.u64.u32	%rd454, %r47;
add.s64 %rd456, %rd35, %rd454;
ld.shared.u8 %rs148, [%rd456];
mov.u32 %r635, 1;
setp.ne.s16	%p76, %rs148, 0;
@%p76 bra BB4_99;

BB4_98:
cvt.u64.u32	%rd457, %r270;
add.s64 %rd459, %rd35, %rd457;
ld.shared.u8 %rs149, [%rd459];
setp.eq.s16	%p77, %rs149, 0;
selp.u32	%r635, 1, 0, %p77;

BB4_99:
bfe.u32 %r403, %r16, 5, 1;
setp.ne.s32	%p78, %r635, %r403;
@%p78 bra BB4_101;

cvt.u64.u32	%rd460, %r47;
ld.shared.u16 %rs150, [%rd293];
cvt.u64.u32	%rd464, %r270;
ld.shared.u16 %rs151, [%rd291];
st.shared.u16 [%rd293], %rs151;
st.shared.u16 [%rd291], %rs150;
mul.wide.u32 %rd467, %r47, 8;
add.s64 %rd469, %rd34, %rd467;
ld.shared.u64 %rd470, [%rd469];
mul.wide.u32 %rd471, %r270, 8;
add.s64 %rd472, %rd34, %rd471;
ld.shared.u64 %rd473, [%rd472];
st.shared.u64 [%rd469], %rd473;
st.shared.u64 [%rd472], %rd470;
add.s64 %rd475, %rd35, %rd460;
ld.shared.u8 %rs152, [%rd475];
add.s64 %rd476, %rd35, %rd464;
ld.shared.u8 %rs153, [%rd476];
st.shared.u8 [%rd475], %rs153;
st.shared.u8 [%rd476], %rs152;

BB4_101:
bar.sync 0;
ld.shared.u16 %rs154, [%rd189];
ld.shared.u16 %rs155, [%rd187];

	{ cvt.f32.f16 %f37, %rs154;}


	
	{ cvt.f32.f16 %f38, %rs155;}


	setp.leu.f32	%p79, %f37, %f38;
@%p79 bra BB4_103;

cvt.u64.u32	%rd482, %r37;
add.s64 %rd484, %rd35, %rd482;
ld.shared.u8 %rs156, [%rd484];
mov.u32 %r636, 1;
setp.ne.s16	%p80, %rs156, 0;
@%p80 bra BB4_104;

BB4_103:
cvt.u64.u32	%rd485, %r194;
add.s64 %rd487, %rd35, %rd485;
ld.shared.u8 %rs157, [%rd487];
setp.eq.s16	%p81, %rs157, 0;
selp.u32	%r636, 1, 0, %p81;

BB4_104:
bfe.u32 %r425, %r16, 5, 1;
setp.ne.s32	%p82, %r636, %r425;
@%p82 bra BB4_106;

cvt.u64.u32	%rd488, %r37;
ld.shared.u16 %rs158, [%rd189];
cvt.u64.u32	%rd492, %r194;
ld.shared.u16 %rs159, [%rd187];
st.shared.u16 [%rd189], %rs159;
st.shared.u16 [%rd187], %rs158;
mul.wide.u32 %rd495, %r37, 8;
add.s64 %rd497, %rd34, %rd495;
ld.shared.u64 %rd498, [%rd497];
mul.wide.u32 %rd499, %r194, 8;
add.s64 %rd500, %rd34, %rd499;
ld.shared.u64 %rd501, [%rd500];
st.shared.u64 [%rd497], %rd501;
st.shared.u64 [%rd500], %rd498;
add.s64 %rd503, %rd35, %rd488;
ld.shared.u8 %rs160, [%rd503];
add.s64 %rd504, %rd35, %rd492;
ld.shared.u8 %rs161, [%rd504];
st.shared.u8 [%rd503], %rs161;
st.shared.u8 [%rd504], %rs160;

BB4_106:
bar.sync 0;
ld.shared.u16 %rs162, [%rd113];
ld.shared.u16 %rs163, [%rd111];

	{ cvt.f32.f16 %f39, %rs162;}


	
	{ cvt.f32.f16 %f40, %rs163;}


	setp.leu.f32	%p83, %f39, %f40;
@%p83 bra BB4_108;

cvt.u64.u32	%rd510, %r29;
add.s64 %rd512, %rd35, %rd510;
ld.shared.u8 %rs164, [%rd512];
mov.u32 %r637, 1;
setp.ne.s16	%p84, %rs164, 0;
@%p84 bra BB4_109;

BB4_108:
cvt.u64.u32	%rd513, %r140;
add.s64 %rd515, %rd35, %rd513;
ld.shared.u8 %rs165, [%rd515];
setp.eq.s16	%p85, %rs165, 0;
selp.u32	%r637, 1, 0, %p85;

BB4_109:
bfe.u32 %r447, %r16, 5, 1;
setp.ne.s32	%p86, %r637, %r447;
@%p86 bra BB4_111;

cvt.u64.u32	%rd516, %r29;
ld.shared.u16 %rs166, [%rd113];
cvt.u64.u32	%rd520, %r140;
ld.shared.u16 %rs167, [%rd111];
st.shared.u16 [%rd113], %rs167;
st.shared.u16 [%rd111], %rs166;
mul.wide.u32 %rd523, %r29, 8;
add.s64 %rd525, %rd34, %rd523;
ld.shared.u64 %rd526, [%rd525];
mul.wide.u32 %rd527, %r140, 8;
add.s64 %rd528, %rd34, %rd527;
ld.shared.u64 %rd529, [%rd528];
st.shared.u64 [%rd525], %rd529;
st.shared.u64 [%rd528], %rd526;
add.s64 %rd531, %rd35, %rd516;
ld.shared.u8 %rs168, [%rd531];
add.s64 %rd532, %rd35, %rd520;
ld.shared.u8 %rs169, [%rd532];
st.shared.u8 [%rd531], %rs169;
st.shared.u8 [%rd532], %rs168;

BB4_111:
bar.sync 0;
ld.shared.u16 %rs170, [%rd65];
ld.shared.u16 %rs171, [%rd63];

	{ cvt.f32.f16 %f41, %rs170;}


	
	{ cvt.f32.f16 %f42, %rs171;}


	setp.leu.f32	%p87, %f41, %f42;
@%p87 bra BB4_113;

cvt.u64.u32	%rd538, %r23;
add.s64 %rd540, %rd35, %rd538;
ld.shared.u8 %rs172, [%rd540];
mov.u32 %r638, 1;
setp.ne.s16	%p88, %rs172, 0;
@%p88 bra BB4_114;

BB4_113:
cvt.u64.u32	%rd541, %r108;
add.s64 %rd543, %rd35, %rd541;
ld.shared.u8 %rs173, [%rd543];
setp.eq.s16	%p89, %rs173, 0;
selp.u32	%r638, 1, 0, %p89;

BB4_114:
bfe.u32 %r469, %r16, 5, 1;
setp.ne.s32	%p90, %r638, %r469;
@%p90 bra BB4_116;

cvt.u64.u32	%rd544, %r23;
ld.shared.u16 %rs174, [%rd65];
cvt.u64.u32	%rd548, %r108;
ld.shared.u16 %rs175, [%rd63];
st.shared.u16 [%rd65], %rs175;
st.shared.u16 [%rd63], %rs174;
mul.wide.u32 %rd551, %r23, 8;
add.s64 %rd553, %rd34, %rd551;
ld.shared.u64 %rd554, [%rd553];
mul.wide.u32 %rd555, %r108, 8;
add.s64 %rd556, %rd34, %rd555;
ld.shared.u64 %rd557, [%rd556];
st.shared.u64 [%rd553], %rd557;
st.shared.u64 [%rd556], %rd554;
add.s64 %rd559, %rd35, %rd544;
ld.shared.u8 %rs176, [%rd559];
add.s64 %rd560, %rd35, %rd548;
ld.shared.u8 %rs177, [%rd560];
st.shared.u8 [%rd559], %rs177;
st.shared.u8 [%rd560], %rs176;

BB4_116:
bar.sync 0;
ld.shared.u16 %rs178, [%rd43];
ld.shared.u16 %rs179, [%rd43+2];

	{ cvt.f32.f16 %f43, %rs178;}


	
	{ cvt.f32.f16 %f44, %rs179;}


	setp.leu.f32	%p91, %f43, %f44;
@%p91 bra BB4_118;

cvt.u64.u32	%rd564, %r18;
add.s64 %rd566, %rd35, %rd564;
ld.shared.u8 %rs180, [%rd566];
mov.u32 %r639, 1;
setp.ne.s16	%p92, %rs180, 0;
@%p92 bra BB4_119;

BB4_118:
cvt.u64.u32	%rd567, %r18;
add.s64 %rd569, %rd35, %rd567;
ld.shared.u8 %rs181, [%rd569+1];
setp.eq.s16	%p93, %rs181, 0;
selp.u32	%r639, 1, 0, %p93;

BB4_119:
bfe.u32 %r483, %r16, 5, 1;
setp.ne.s32	%p94, %r639, %r483;
@%p94 bra BB4_121;

cvt.u64.u32	%rd570, %r18;
ld.shared.u16 %rs182, [%rd43];
ld.shared.u16 %rs183, [%rd43+2];
st.shared.u16 [%rd43], %rs183;
st.shared.u16 [%rd43+2], %rs182;
mul.wide.u32 %rd574, %r18, 8;
add.s64 %rd576, %rd34, %rd574;
ld.shared.u64 %rd577, [%rd576];
ld.shared.u64 %rd578, [%rd576+8];
st.shared.u64 [%rd576], %rd578;
st.shared.u64 [%rd576+8], %rd577;
add.s64 %rd580, %rd35, %rd570;
ld.shared.u8 %rs184, [%rd580];
ld.shared.u8 %rs185, [%rd580+1];
st.shared.u8 [%rd580], %rs185;
st.shared.u8 [%rd580+1], %rs184;

BB4_121:
bar.sync 0;
and.b32 %r486, %r16, 63;
sub.s32 %r487, %r18, %r486;
add.s32 %r488, %r487, 64;
mul.wide.u32 %rd581, %r488, 2;
add.s64 %rd583, %rd32, %rd581;
mul.wide.u32 %rd584, %r487, 2;
add.s64 %rd585, %rd32, %rd584;
ld.shared.u16 %rs186, [%rd585];
ld.shared.u16 %rs187, [%rd583];

	{ cvt.f32.f16 %f45, %rs186;}


	
	{ cvt.f32.f16 %f46, %rs187;}


	setp.leu.f32	%p95, %f45, %f46;
@%p95 bra BB4_123;

cvt.u64.u32	%rd586, %r487;
add.s64 %rd588, %rd35, %rd586;
ld.shared.u8 %rs188, [%rd588];
setp.ne.s16	%p96, %rs188, 0;
@%p96 bra BB4_125;

BB4_123:
cvt.u64.u32	%rd589, %r488;
add.s64 %rd591, %rd35, %rd589;
ld.shared.u8 %rs7, [%rd591];
setp.eq.s16	%p97, %rs7, 0;
@%p97 bra BB4_125;

cvt.u64.u32	%rd592, %r487;
ld.shared.u16 %rs189, [%rd585];
ld.shared.u16 %rs190, [%rd583];
st.shared.u16 [%rd585], %rs190;
st.shared.u16 [%rd583], %rs189;
mul.wide.u32 %rd599, %r487, 8;
add.s64 %rd601, %rd34, %rd599;
ld.shared.u64 %rd602, [%rd601];
mul.wide.u32 %rd603, %r488, 8;
add.s64 %rd604, %rd34, %rd603;
ld.shared.u64 %rd605, [%rd604];
st.shared.u64 [%rd601], %rd605;
st.shared.u64 [%rd604], %rd602;
add.s64 %rd607, %rd35, %rd592;
ld.shared.u8 %rs191, [%rd607];
st.shared.u8 [%rd607], %rs7;
st.shared.u8 [%rd591], %rs191;

BB4_125:
bar.sync 0;
ld.shared.u16 %rs192, [%rd425];
ld.shared.u16 %rs193, [%rd423];

	{ cvt.f32.f16 %f47, %rs192;}


	
	{ cvt.f32.f16 %f48, %rs193;}


	setp.leu.f32	%p98, %f47, %f48;
@%p98 bra BB4_127;

cvt.u64.u32	%rd614, %r59;
add.s64 %rd616, %rd35, %rd614;
ld.shared.u8 %rs194, [%rd616];
setp.ne.s16	%p99, %rs194, 0;
@%p99 bra BB4_129;

BB4_127:
cvt.u64.u32	%rd617, %r368;
add.s64 %rd619, %rd35, %rd617;
ld.shared.u8 %rs8, [%rd619];
setp.eq.s16	%p100, %rs8, 0;
@%p100 bra BB4_129;

cvt.u64.u32	%rd620, %r59;
ld.shared.u16 %rs195, [%rd425];
ld.shared.u16 %rs196, [%rd423];
st.shared.u16 [%rd425], %rs196;
st.shared.u16 [%rd423], %rs195;
mul.wide.u32 %rd627, %r59, 8;
add.s64 %rd629, %rd34, %rd627;
ld.shared.u64 %rd630, [%rd629];
mul.wide.u32 %rd631, %r368, 8;
add.s64 %rd632, %rd34, %rd631;
ld.shared.u64 %rd633, [%rd632];
st.shared.u64 [%rd629], %rd633;
st.shared.u64 [%rd632], %rd630;
add.s64 %rd635, %rd35, %rd620;
ld.shared.u8 %rs197, [%rd635];
st.shared.u8 [%rd635], %rs8;
st.shared.u8 [%rd619], %rs197;

BB4_129:
bar.sync 0;
ld.shared.u16 %rs198, [%rd293];
ld.shared.u16 %rs199, [%rd291];

	{ cvt.f32.f16 %f49, %rs198;}


	
	{ cvt.f32.f16 %f50, %rs199;}


	setp.leu.f32	%p101, %f49, %f50;
@%p101 bra BB4_131;

cvt.u64.u32	%rd642, %r47;
add.s64 %rd644, %rd35, %rd642;
ld.shared.u8 %rs200, [%rd644];
setp.ne.s16	%p102, %rs200, 0;
@%p102 bra BB4_133;

BB4_131:
cvt.u64.u32	%rd645, %r270;
add.s64 %rd647, %rd35, %rd645;
ld.shared.u8 %rs9, [%rd647];
setp.eq.s16	%p103, %rs9, 0;
@%p103 bra BB4_133;

cvt.u64.u32	%rd648, %r47;
ld.shared.u16 %rs201, [%rd293];
ld.shared.u16 %rs202, [%rd291];
st.shared.u16 [%rd293], %rs202;
st.shared.u16 [%rd291], %rs201;
mul.wide.u32 %rd655, %r47, 8;
add.s64 %rd657, %rd34, %rd655;
ld.shared.u64 %rd658, [%rd657];
mul.wide.u32 %rd659, %r270, 8;
add.s64 %rd660, %rd34, %rd659;
ld.shared.u64 %rd661, [%rd660];
st.shared.u64 [%rd657], %rd661;
st.shared.u64 [%rd660], %rd658;
add.s64 %rd663, %rd35, %rd648;
ld.shared.u8 %rs203, [%rd663];
st.shared.u8 [%rd663], %rs9;
st.shared.u8 [%rd647], %rs203;

BB4_133:
bar.sync 0;
ld.shared.u16 %rs204, [%rd189];
ld.shared.u16 %rs205, [%rd187];

	{ cvt.f32.f16 %f51, %rs204;}


	
	{ cvt.f32.f16 %f52, %rs205;}


	setp.leu.f32	%p104, %f51, %f52;
@%p104 bra BB4_135;

cvt.u64.u32	%rd670, %r37;
add.s64 %rd672, %rd35, %rd670;
ld.shared.u8 %rs206, [%rd672];
setp.ne.s16	%p105, %rs206, 0;
@%p105 bra BB4_137;

BB4_135:
cvt.u64.u32	%rd673, %r194;
add.s64 %rd675, %rd35, %rd673;
ld.shared.u8 %rs10, [%rd675];
setp.eq.s16	%p106, %rs10, 0;
@%p106 bra BB4_137;

cvt.u64.u32	%rd676, %r37;
ld.shared.u16 %rs207, [%rd189];
ld.shared.u16 %rs208, [%rd187];
st.shared.u16 [%rd189], %rs208;
st.shared.u16 [%rd187], %rs207;
mul.wide.u32 %rd683, %r37, 8;
add.s64 %rd685, %rd34, %rd683;
ld.shared.u64 %rd686, [%rd685];
mul.wide.u32 %rd687, %r194, 8;
add.s64 %rd688, %rd34, %rd687;
ld.shared.u64 %rd689, [%rd688];
st.shared.u64 [%rd685], %rd689;
st.shared.u64 [%rd688], %rd686;
add.s64 %rd691, %rd35, %rd676;
ld.shared.u8 %rs209, [%rd691];
st.shared.u8 [%rd691], %rs10;
st.shared.u8 [%rd675], %rs209;

BB4_137:
bar.sync 0;
ld.shared.u16 %rs210, [%rd113];
ld.shared.u16 %rs211, [%rd111];

	{ cvt.f32.f16 %f53, %rs210;}


	
	{ cvt.f32.f16 %f54, %rs211;}


	setp.leu.f32	%p107, %f53, %f54;
@%p107 bra BB4_139;

cvt.u64.u32	%rd698, %r29;
add.s64 %rd700, %rd35, %rd698;
ld.shared.u8 %rs212, [%rd700];
setp.ne.s16	%p108, %rs212, 0;
@%p108 bra BB4_141;

BB4_139:
cvt.u64.u32	%rd701, %r140;
add.s64 %rd703, %rd35, %rd701;
ld.shared.u8 %rs11, [%rd703];
setp.eq.s16	%p109, %rs11, 0;
@%p109 bra BB4_141;

cvt.u64.u32	%rd704, %r29;
ld.shared.u16 %rs213, [%rd113];
ld.shared.u16 %rs214, [%rd111];
st.shared.u16 [%rd113], %rs214;
st.shared.u16 [%rd111], %rs213;
mul.wide.u32 %rd711, %r29, 8;
add.s64 %rd713, %rd34, %rd711;
ld.shared.u64 %rd714, [%rd713];
mul.wide.u32 %rd715, %r140, 8;
add.s64 %rd716, %rd34, %rd715;
ld.shared.u64 %rd717, [%rd716];
st.shared.u64 [%rd713], %rd717;
st.shared.u64 [%rd716], %rd714;
add.s64 %rd719, %rd35, %rd704;
ld.shared.u8 %rs215, [%rd719];
st.shared.u8 [%rd719], %rs11;
st.shared.u8 [%rd703], %rs215;

BB4_141:
bar.sync 0;
ld.shared.u16 %rs216, [%rd65];
ld.shared.u16 %rs217, [%rd63];

	{ cvt.f32.f16 %f55, %rs216;}


	
	{ cvt.f32.f16 %f56, %rs217;}


	setp.leu.f32	%p110, %f55, %f56;
@%p110 bra BB4_143;

cvt.u64.u32	%rd726, %r23;
add.s64 %rd728, %rd35, %rd726;
ld.shared.u8 %rs218, [%rd728];
setp.ne.s16	%p111, %rs218, 0;
@%p111 bra BB4_145;

BB4_143:
cvt.u64.u32	%rd729, %r108;
add.s64 %rd731, %rd35, %rd729;
ld.shared.u8 %rs12, [%rd731];
setp.eq.s16	%p112, %rs12, 0;
@%p112 bra BB4_145;

cvt.u64.u32	%rd732, %r23;
ld.shared.u16 %rs219, [%rd65];
ld.shared.u16 %rs220, [%rd63];
st.shared.u16 [%rd65], %rs220;
st.shared.u16 [%rd63], %rs219;
mul.wide.u32 %rd739, %r23, 8;
add.s64 %rd741, %rd34, %rd739;
ld.shared.u64 %rd742, [%rd741];
mul.wide.u32 %rd743, %r108, 8;
add.s64 %rd744, %rd34, %rd743;
ld.shared.u64 %rd745, [%rd744];
st.shared.u64 [%rd741], %rd745;
st.shared.u64 [%rd744], %rd742;
add.s64 %rd747, %rd35, %rd732;
ld.shared.u8 %rs221, [%rd747];
st.shared.u8 [%rd747], %rs12;
st.shared.u8 [%rd731], %rs221;

BB4_145:
bar.sync 0;
ld.shared.u16 %rs222, [%rd43];
ld.shared.u16 %rs223, [%rd43+2];

	{ cvt.f32.f16 %f57, %rs222;}


	
	{ cvt.f32.f16 %f58, %rs223;}


	setp.leu.f32	%p113, %f57, %f58;
@%p113 bra BB4_147;

cvt.u64.u32	%rd752, %r18;
add.s64 %rd754, %rd35, %rd752;
ld.shared.u8 %rs224, [%rd754];
setp.ne.s16	%p114, %rs224, 0;
@%p114 bra BB4_149;

BB4_147:
cvt.u64.u32	%rd755, %r18;
add.s64 %rd757, %rd35, %rd755;
ld.shared.u8 %rs13, [%rd757+1];
setp.eq.s16	%p115, %rs13, 0;
@%p115 bra BB4_149;

ld.shared.u16 %rs225, [%rd43];
ld.shared.u16 %rs226, [%rd43+2];
st.shared.u16 [%rd43], %rs226;
st.shared.u16 [%rd43+2], %rs225;
mul.wide.u32 %rd762, %r18, 8;
add.s64 %rd764, %rd34, %rd762;
ld.shared.u64 %rd765, [%rd764];
ld.shared.u64 %rd766, [%rd764+8];
st.shared.u64 [%rd764], %rd766;
st.shared.u64 [%rd764+8], %rd765;
ld.shared.u8 %rs227, [%rd757];
st.shared.u8 [%rd757], %rs13;
st.shared.u8 [%rd757+1], %rs227;

BB4_149:
bar.sync 0;
@!%p1 bra BB4_151;
bra.uni BB4_150;

BB4_150:
mov.u32 %r614, %tid.x;
ld.shared.u16 %rs228, [%rd12];
st.global.u16 [%rd9], %rs228;
ld.shared.u64 %rd775, [%rd13];
mad.lo.s32 %r608, %r614, %r77, %r15;
ld.local.u64 %rd776, [%rd2];
mul.wide.u32 %rd777, %r608, 8;
add.s64 %rd778, %rd776, %rd777;
st.u64 [%rd778], %rd775;

BB4_151:
@%p10 bra BB4_153;

ld.shared.u16 %rs229, [%rd12+128];
st.global.u16 [%rd15], %rs229;
ld.shared.u64 %rd785, [%rd13+512];
mad.lo.s32 %r613, %r17, %r77, %r15;
ld.local.u64 %rd786, [%rd2];
mul.wide.u32 %rd787, %r613, 8;
add.s64 %rd788, %rd786, %rd787;
st.u64 [%rd788], %rd785;

BB4_153:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot5[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<117>;
.reg .b16 %rs<232>;
.reg .f32 %f<59>;
.reg .b32 %r<640>;
.reg .b64 %rd<793>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd792, __local_depot5;
cvta.local.u64 %SP, %rd792;
ld.param.u32 %r74, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r75, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r76, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r77, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd2, %rd18;
ld.param.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd3, %rd19;
mov.u32 %r615, 0;
mov.pred %p4, 0;
@%p4 bra BB5_2;

BB5_1:
mul.wide.s32 %rd20, %r615, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r615, %r615, 1;
setp.lt.u32	%p5, %r615, 27;
@%p5 bra BB5_1;

BB5_2:
mov.u32 %r79, %nctaid.y;
mov.u32 %r80, %ctaid.z;
mov.u32 %r81, %ctaid.y;
mad.lo.s32 %r82, %r79, %r80, %r81;
mov.u32 %r83, %nctaid.x;
mov.u32 %r84, %ctaid.x;
mad.lo.s32 %r617, %r82, %r83, %r84;
setp.ge.u32	%p6, %r617, %r74;
@%p6 bra BB5_153;

ld.param.u32 %r86, [%rd1+108];
mul.lo.s32 %r4, %r617, %r86;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r616, %r5, -1;
mov.u32 %r618, 0;
setp.lt.s32	%p7, %r616, 1;
@%p7 bra BB5_6;

mul.wide.s32 %rd24, %r5, 4;
add.s64 %rd789, %rd2, %rd24;
mov.u32 %r618, 0;

BB5_5:
ld.local.u32 %r88, [%rd789+4];
rem.u32 %r89, %r617, %r88;
ld.local.u32 %r90, [%rd789+104];
mad.lo.s32 %r618, %r90, %r89, %r618;
div.u32 %r617, %r617, %r88;
add.s64 %rd789, %rd789, -4;
add.s32 %r616, %r616, -1;
setp.gt.s32	%p8, %r616, 0;
@%p8 bra BB5_5;

BB5_6:
ld.local.u32 %r91, [%rd2+108];
mad.lo.s32 %r15, %r91, %r617, %r618;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 64;
setp.lt.u32	%p1, %r16, %r75;
mad.lo.s32 %r92, %r16, %r76, %r4;
mul.wide.u32 %rd25, %r92, 2;
add.s64 %rd9, %rd3, %rd25;
@%p1 bra BB5_8;
bra.uni BB5_7;

BB5_8:
ld.global.u16 %rs230, [%rd9];
bra.uni BB5_9;

BB5_7:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs230, %f1;}



BB5_9:
mov.u64 %rd790, 0;
setp.ge.u32	%p9, %r16, %r75;
@%p9 bra BB5_11;

mad.lo.s32 %r93, %r16, %r77, %r15;
ld.local.u64 %rd27, [%rd2];
mul.wide.u32 %rd28, %r93, 8;
add.s64 %rd29, %rd27, %rd28;
ld.u64 %rd790, [%rd29];

BB5_11:
selp.u16	%rs15, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 2;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd12, %rd32, %rd31;
st.shared.u16 [%rd12], %rs230;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd13, %rd34, %rd33;
st.shared.u64 [%rd13], %rd790;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd14, %rd35, %rd30;
st.shared.u8 [%rd14], %rs15;
setp.lt.u32	%p2, %r17, %r75;
mad.lo.s32 %r94, %r17, %r76, %r4;
mul.wide.u32 %rd36, %r94, 2;
add.s64 %rd15, %rd3, %rd36;
@%p2 bra BB5_13;
bra.uni BB5_12;

BB5_13:
ld.global.u16 %rs231, [%rd15];
bra.uni BB5_14;

BB5_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs231, %f2;}



BB5_14:
mov.u64 %rd791, 0;
setp.ge.u32	%p10, %r17, %r75;
@%p10 bra BB5_16;

mad.lo.s32 %r95, %r17, %r77, %r15;
ld.local.u64 %rd38, [%rd2];
mul.wide.u32 %rd39, %r95, 8;
add.s64 %rd40, %rd38, %rd39;
ld.u64 %rd791, [%rd40];

BB5_16:
selp.u16	%rs17, 1, 0, %p2;
st.shared.u16 [%rd12+128], %rs231;
st.shared.u64 [%rd13+512], %rd791;
st.shared.u8 [%rd14+64], %rs17;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd41, %r18, 2;
add.s64 %rd43, %rd32, %rd41;
ld.shared.u16 %rs18, [%rd43];
ld.shared.u16 %rs19, [%rd43+2];

	{ cvt.f32.f16 %f3, %rs18;}


	
	{ cvt.f32.f16 %f4, %rs19;}


	setp.geu.f32	%p11, %f3, %f4;
@%p11 bra BB5_18;

cvt.u64.u32	%rd44, %r18;
add.s64 %rd46, %rd35, %rd44;
ld.shared.u8 %rs20, [%rd46];
mov.u32 %r619, 1;
setp.ne.s16	%p12, %rs20, 0;
@%p12 bra BB5_19;

BB5_18:
cvt.u64.u32	%rd47, %r18;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs21, [%rd49+1];
setp.eq.s16	%p13, %rs21, 0;
selp.u32	%r619, 1, 0, %p13;

BB5_19:
and.b32 %r102, %r16, 1;
setp.ne.s32	%p14, %r619, %r102;
@%p14 bra BB5_21;

mul.wide.u32 %rd50, %r18, 8;
add.s64 %rd52, %rd34, %rd50;
cvt.u64.u32	%rd53, %r18;
ld.shared.u16 %rs22, [%rd43];
ld.shared.u16 %rs23, [%rd43+2];
st.shared.u16 [%rd43], %rs23;
st.shared.u16 [%rd43+2], %rs22;
ld.shared.u64 %rd57, [%rd52];
ld.shared.u64 %rd58, [%rd52+8];
st.shared.u64 [%rd52], %rd58;
st.shared.u64 [%rd52+8], %rd57;
add.s64 %rd60, %rd35, %rd53;
ld.shared.u8 %rs24, [%rd60];
ld.shared.u8 %rs25, [%rd60+1];
st.shared.u8 [%rd60], %rs25;
st.shared.u8 [%rd60+1], %rs24;

BB5_21:
bar.sync 0;
sub.s32 %r23, %r18, %r102;
add.s32 %r108, %r23, 2;
mul.wide.u32 %rd61, %r108, 2;
add.s64 %rd63, %rd32, %rd61;
mul.wide.u32 %rd64, %r23, 2;
add.s64 %rd65, %rd32, %rd64;
ld.shared.u16 %rs26, [%rd65];
ld.shared.u16 %rs27, [%rd63];

	{ cvt.f32.f16 %f5, %rs26;}


	
	{ cvt.f32.f16 %f6, %rs27;}


	setp.geu.f32	%p15, %f5, %f6;
@%p15 bra BB5_23;

cvt.u64.u32	%rd66, %r23;
add.s64 %rd68, %rd35, %rd66;
ld.shared.u8 %rs28, [%rd68];
mov.u32 %r620, 1;
setp.ne.s16	%p16, %rs28, 0;
@%p16 bra BB5_24;

BB5_23:
cvt.u64.u32	%rd69, %r108;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs29, [%rd71];
setp.eq.s16	%p17, %rs29, 0;
selp.u32	%r620, 1, 0, %p17;

BB5_24:
bfe.u32 %r120, %r16, 1, 1;
setp.ne.s32	%p18, %r620, %r120;
@%p18 bra BB5_26;

mul.wide.u32 %rd72, %r23, 8;
add.s64 %rd74, %rd34, %rd72;
mul.wide.u32 %rd75, %r108, 8;
add.s64 %rd76, %rd34, %rd75;
cvt.u64.u32	%rd77, %r23;
ld.shared.u16 %rs30, [%rd65];
cvt.u64.u32	%rd81, %r108;
ld.shared.u16 %rs31, [%rd63];
st.shared.u16 [%rd65], %rs31;
st.shared.u16 [%rd63], %rs30;
ld.shared.u64 %rd84, [%rd74];
ld.shared.u64 %rd85, [%rd76];
st.shared.u64 [%rd74], %rd85;
st.shared.u64 [%rd76], %rd84;
add.s64 %rd87, %rd35, %rd77;
ld.shared.u8 %rs32, [%rd87];
add.s64 %rd88, %rd35, %rd81;
ld.shared.u8 %rs33, [%rd88];
st.shared.u8 [%rd87], %rs33;
st.shared.u8 [%rd88], %rs32;

BB5_26:
bar.sync 0;
ld.shared.u16 %rs34, [%rd43];
ld.shared.u16 %rs35, [%rd43+2];

	{ cvt.f32.f16 %f7, %rs34;}


	
	{ cvt.f32.f16 %f8, %rs35;}


	setp.geu.f32	%p19, %f7, %f8;
@%p19 bra BB5_28;

cvt.u64.u32	%rd92, %r18;
add.s64 %rd94, %rd35, %rd92;
ld.shared.u8 %rs36, [%rd94];
mov.u32 %r621, 1;
setp.ne.s16	%p20, %rs36, 0;
@%p20 bra BB5_29;

BB5_28:
cvt.u64.u32	%rd95, %r18;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs37, [%rd97+1];
setp.eq.s16	%p21, %rs37, 0;
selp.u32	%r621, 1, 0, %p21;

BB5_29:
bfe.u32 %r135, %r16, 1, 1;
setp.ne.s32	%p22, %r621, %r135;
@%p22 bra BB5_31;

cvt.u64.u32	%rd98, %r18;
ld.shared.u16 %rs38, [%rd43];
ld.shared.u16 %rs39, [%rd43+2];
st.shared.u16 [%rd43], %rs39;
st.shared.u16 [%rd43+2], %rs38;
mul.wide.u32 %rd102, %r18, 8;
add.s64 %rd104, %rd34, %rd102;
ld.shared.u64 %rd105, [%rd104];
ld.shared.u64 %rd106, [%rd104+8];
st.shared.u64 [%rd104], %rd106;
st.shared.u64 [%rd104+8], %rd105;
add.s64 %rd108, %rd35, %rd98;
ld.shared.u8 %rs40, [%rd108];
ld.shared.u8 %rs41, [%rd108+1];
st.shared.u8 [%rd108], %rs41;
st.shared.u8 [%rd108+1], %rs40;

BB5_31:
bar.sync 0;
and.b32 %r138, %r16, 3;
sub.s32 %r29, %r18, %r138;
add.s32 %r140, %r29, 4;
mul.wide.u32 %rd109, %r140, 2;
add.s64 %rd111, %rd32, %rd109;
mul.wide.u32 %rd112, %r29, 2;
add.s64 %rd113, %rd32, %rd112;
ld.shared.u16 %rs42, [%rd113];
ld.shared.u16 %rs43, [%rd111];

	{ cvt.f32.f16 %f9, %rs42;}


	
	{ cvt.f32.f16 %f10, %rs43;}


	setp.geu.f32	%p23, %f9, %f10;
@%p23 bra BB5_33;

cvt.u64.u32	%rd114, %r29;
add.s64 %rd116, %rd35, %rd114;
ld.shared.u8 %rs44, [%rd116];
mov.u32 %r622, 1;
setp.ne.s16	%p24, %rs44, 0;
@%p24 bra BB5_34;

BB5_33:
cvt.u64.u32	%rd117, %r140;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs45, [%rd119];
setp.eq.s16	%p25, %rs45, 0;
selp.u32	%r622, 1, 0, %p25;

BB5_34:
bfe.u32 %r152, %r16, 2, 1;
setp.ne.s32	%p26, %r622, %r152;
@%p26 bra BB5_36;

mul.wide.u32 %rd120, %r29, 8;
add.s64 %rd122, %rd34, %rd120;
mul.wide.u32 %rd123, %r140, 8;
add.s64 %rd124, %rd34, %rd123;
cvt.u64.u32	%rd125, %r29;
ld.shared.u16 %rs46, [%rd113];
cvt.u64.u32	%rd129, %r140;
ld.shared.u16 %rs47, [%rd111];
st.shared.u16 [%rd113], %rs47;
st.shared.u16 [%rd111], %rs46;
ld.shared.u64 %rd132, [%rd122];
ld.shared.u64 %rd133, [%rd124];
st.shared.u64 [%rd122], %rd133;
st.shared.u64 [%rd124], %rd132;
add.s64 %rd135, %rd35, %rd125;
ld.shared.u8 %rs48, [%rd135];
add.s64 %rd136, %rd35, %rd129;
ld.shared.u8 %rs49, [%rd136];
st.shared.u8 [%rd135], %rs49;
st.shared.u8 [%rd136], %rs48;

BB5_36:
bar.sync 0;
ld.shared.u16 %rs50, [%rd65];
ld.shared.u16 %rs51, [%rd63];

	{ cvt.f32.f16 %f11, %rs50;}


	
	{ cvt.f32.f16 %f12, %rs51;}


	setp.geu.f32	%p27, %f11, %f12;
@%p27 bra BB5_38;

cvt.u64.u32	%rd142, %r23;
add.s64 %rd144, %rd35, %rd142;
ld.shared.u8 %rs52, [%rd144];
mov.u32 %r623, 1;
setp.ne.s16	%p28, %rs52, 0;
@%p28 bra BB5_39;

BB5_38:
cvt.u64.u32	%rd145, %r108;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs53, [%rd147];
setp.eq.s16	%p29, %rs53, 0;
selp.u32	%r623, 1, 0, %p29;

BB5_39:
bfe.u32 %r175, %r16, 2, 1;
setp.ne.s32	%p30, %r623, %r175;
@%p30 bra BB5_41;

cvt.u64.u32	%rd148, %r23;
ld.shared.u16 %rs54, [%rd65];
cvt.u64.u32	%rd152, %r108;
ld.shared.u16 %rs55, [%rd63];
st.shared.u16 [%rd65], %rs55;
st.shared.u16 [%rd63], %rs54;
mul.wide.u32 %rd155, %r23, 8;
add.s64 %rd157, %rd34, %rd155;
ld.shared.u64 %rd158, [%rd157];
mul.wide.u32 %rd159, %r108, 8;
add.s64 %rd160, %rd34, %rd159;
ld.shared.u64 %rd161, [%rd160];
st.shared.u64 [%rd157], %rd161;
st.shared.u64 [%rd160], %rd158;
add.s64 %rd163, %rd35, %rd148;
ld.shared.u8 %rs56, [%rd163];
add.s64 %rd164, %rd35, %rd152;
ld.shared.u8 %rs57, [%rd164];
st.shared.u8 [%rd163], %rs57;
st.shared.u8 [%rd164], %rs56;

BB5_41:
bar.sync 0;
ld.shared.u16 %rs58, [%rd43];
ld.shared.u16 %rs59, [%rd43+2];

	{ cvt.f32.f16 %f13, %rs58;}


	
	{ cvt.f32.f16 %f14, %rs59;}


	setp.geu.f32	%p31, %f13, %f14;
@%p31 bra BB5_43;

cvt.u64.u32	%rd168, %r18;
add.s64 %rd170, %rd35, %rd168;
ld.shared.u8 %rs60, [%rd170];
mov.u32 %r624, 1;
setp.ne.s16	%p32, %rs60, 0;
@%p32 bra BB5_44;

BB5_43:
cvt.u64.u32	%rd171, %r18;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs61, [%rd173+1];
setp.eq.s16	%p33, %rs61, 0;
selp.u32	%r624, 1, 0, %p33;

BB5_44:
bfe.u32 %r189, %r16, 2, 1;
setp.ne.s32	%p34, %r624, %r189;
@%p34 bra BB5_46;

cvt.u64.u32	%rd174, %r18;
ld.shared.u16 %rs62, [%rd43];
ld.shared.u16 %rs63, [%rd43+2];
st.shared.u16 [%rd43], %rs63;
st.shared.u16 [%rd43+2], %rs62;
mul.wide.u32 %rd178, %r18, 8;
add.s64 %rd180, %rd34, %rd178;
ld.shared.u64 %rd181, [%rd180];
ld.shared.u64 %rd182, [%rd180+8];
st.shared.u64 [%rd180], %rd182;
st.shared.u64 [%rd180+8], %rd181;
add.s64 %rd184, %rd35, %rd174;
ld.shared.u8 %rs64, [%rd184];
ld.shared.u8 %rs65, [%rd184+1];
st.shared.u8 [%rd184], %rs65;
st.shared.u8 [%rd184+1], %rs64;

BB5_46:
bar.sync 0;
and.b32 %r192, %r16, 7;
sub.s32 %r37, %r18, %r192;
add.s32 %r194, %r37, 8;
mul.wide.u32 %rd185, %r194, 2;
add.s64 %rd187, %rd32, %rd185;
mul.wide.u32 %rd188, %r37, 2;
add.s64 %rd189, %rd32, %rd188;
ld.shared.u16 %rs66, [%rd189];
ld.shared.u16 %rs67, [%rd187];

	{ cvt.f32.f16 %f15, %rs66;}


	
	{ cvt.f32.f16 %f16, %rs67;}


	setp.geu.f32	%p35, %f15, %f16;
@%p35 bra BB5_48;

cvt.u64.u32	%rd190, %r37;
add.s64 %rd192, %rd35, %rd190;
ld.shared.u8 %rs68, [%rd192];
mov.u32 %r625, 1;
setp.ne.s16	%p36, %rs68, 0;
@%p36 bra BB5_49;

BB5_48:
cvt.u64.u32	%rd193, %r194;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs69, [%rd195];
setp.eq.s16	%p37, %rs69, 0;
selp.u32	%r625, 1, 0, %p37;

BB5_49:
bfe.u32 %r206, %r16, 3, 1;
setp.ne.s32	%p38, %r625, %r206;
@%p38 bra BB5_51;

mul.wide.u32 %rd196, %r37, 8;
add.s64 %rd198, %rd34, %rd196;
mul.wide.u32 %rd199, %r194, 8;
add.s64 %rd200, %rd34, %rd199;
cvt.u64.u32	%rd201, %r37;
ld.shared.u16 %rs70, [%rd189];
cvt.u64.u32	%rd205, %r194;
ld.shared.u16 %rs71, [%rd187];
st.shared.u16 [%rd189], %rs71;
st.shared.u16 [%rd187], %rs70;
ld.shared.u64 %rd208, [%rd198];
ld.shared.u64 %rd209, [%rd200];
st.shared.u64 [%rd198], %rd209;
st.shared.u64 [%rd200], %rd208;
add.s64 %rd211, %rd35, %rd201;
ld.shared.u8 %rs72, [%rd211];
add.s64 %rd212, %rd35, %rd205;
ld.shared.u8 %rs73, [%rd212];
st.shared.u8 [%rd211], %rs73;
st.shared.u8 [%rd212], %rs72;

BB5_51:
bar.sync 0;
ld.shared.u16 %rs74, [%rd113];
ld.shared.u16 %rs75, [%rd111];

	{ cvt.f32.f16 %f17, %rs74;}


	
	{ cvt.f32.f16 %f18, %rs75;}


	setp.geu.f32	%p39, %f17, %f18;
@%p39 bra BB5_53;

cvt.u64.u32	%rd218, %r29;
add.s64 %rd220, %rd35, %rd218;
ld.shared.u8 %rs76, [%rd220];
mov.u32 %r626, 1;
setp.ne.s16	%p40, %rs76, 0;
@%p40 bra BB5_54;

BB5_53:
cvt.u64.u32	%rd221, %r140;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs77, [%rd223];
setp.eq.s16	%p41, %rs77, 0;
selp.u32	%r626, 1, 0, %p41;

BB5_54:
bfe.u32 %r229, %r16, 3, 1;
setp.ne.s32	%p42, %r626, %r229;
@%p42 bra BB5_56;

cvt.u64.u32	%rd224, %r29;
ld.shared.u16 %rs78, [%rd113];
cvt.u64.u32	%rd228, %r140;
ld.shared.u16 %rs79, [%rd111];
st.shared.u16 [%rd113], %rs79;
st.shared.u16 [%rd111], %rs78;
mul.wide.u32 %rd231, %r29, 8;
add.s64 %rd233, %rd34, %rd231;
ld.shared.u64 %rd234, [%rd233];
mul.wide.u32 %rd235, %r140, 8;
add.s64 %rd236, %rd34, %rd235;
ld.shared.u64 %rd237, [%rd236];
st.shared.u64 [%rd233], %rd237;
st.shared.u64 [%rd236], %rd234;
add.s64 %rd239, %rd35, %rd224;
ld.shared.u8 %rs80, [%rd239];
add.s64 %rd240, %rd35, %rd228;
ld.shared.u8 %rs81, [%rd240];
st.shared.u8 [%rd239], %rs81;
st.shared.u8 [%rd240], %rs80;

BB5_56:
bar.sync 0;
ld.shared.u16 %rs82, [%rd65];
ld.shared.u16 %rs83, [%rd63];

	{ cvt.f32.f16 %f19, %rs82;}


	
	{ cvt.f32.f16 %f20, %rs83;}


	setp.geu.f32	%p43, %f19, %f20;
@%p43 bra BB5_58;

cvt.u64.u32	%rd246, %r23;
add.s64 %rd248, %rd35, %rd246;
ld.shared.u8 %rs84, [%rd248];
mov.u32 %r627, 1;
setp.ne.s16	%p44, %rs84, 0;
@%p44 bra BB5_59;

BB5_58:
cvt.u64.u32	%rd249, %r108;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs85, [%rd251];
setp.eq.s16	%p45, %rs85, 0;
selp.u32	%r627, 1, 0, %p45;

BB5_59:
bfe.u32 %r251, %r16, 3, 1;
setp.ne.s32	%p46, %r627, %r251;
@%p46 bra BB5_61;

cvt.u64.u32	%rd252, %r23;
ld.shared.u16 %rs86, [%rd65];
cvt.u64.u32	%rd256, %r108;
ld.shared.u16 %rs87, [%rd63];
st.shared.u16 [%rd65], %rs87;
st.shared.u16 [%rd63], %rs86;
mul.wide.u32 %rd259, %r23, 8;
add.s64 %rd261, %rd34, %rd259;
ld.shared.u64 %rd262, [%rd261];
mul.wide.u32 %rd263, %r108, 8;
add.s64 %rd264, %rd34, %rd263;
ld.shared.u64 %rd265, [%rd264];
st.shared.u64 [%rd261], %rd265;
st.shared.u64 [%rd264], %rd262;
add.s64 %rd267, %rd35, %rd252;
ld.shared.u8 %rs88, [%rd267];
add.s64 %rd268, %rd35, %rd256;
ld.shared.u8 %rs89, [%rd268];
st.shared.u8 [%rd267], %rs89;
st.shared.u8 [%rd268], %rs88;

BB5_61:
bar.sync 0;
ld.shared.u16 %rs90, [%rd43];
ld.shared.u16 %rs91, [%rd43+2];

	{ cvt.f32.f16 %f21, %rs90;}


	
	{ cvt.f32.f16 %f22, %rs91;}


	setp.geu.f32	%p47, %f21, %f22;
@%p47 bra BB5_63;

cvt.u64.u32	%rd272, %r18;
add.s64 %rd274, %rd35, %rd272;
ld.shared.u8 %rs92, [%rd274];
mov.u32 %r628, 1;
setp.ne.s16	%p48, %rs92, 0;
@%p48 bra BB5_64;

BB5_63:
cvt.u64.u32	%rd275, %r18;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs93, [%rd277+1];
setp.eq.s16	%p49, %rs93, 0;
selp.u32	%r628, 1, 0, %p49;

BB5_64:
bfe.u32 %r265, %r16, 3, 1;
setp.ne.s32	%p50, %r628, %r265;
@%p50 bra BB5_66;

cvt.u64.u32	%rd278, %r18;
ld.shared.u16 %rs94, [%rd43];
ld.shared.u16 %rs95, [%rd43+2];
st.shared.u16 [%rd43], %rs95;
st.shared.u16 [%rd43+2], %rs94;
mul.wide.u32 %rd282, %r18, 8;
add.s64 %rd284, %rd34, %rd282;
ld.shared.u64 %rd285, [%rd284];
ld.shared.u64 %rd286, [%rd284+8];
st.shared.u64 [%rd284], %rd286;
st.shared.u64 [%rd284+8], %rd285;
add.s64 %rd288, %rd35, %rd278;
ld.shared.u8 %rs96, [%rd288];
ld.shared.u8 %rs97, [%rd288+1];
st.shared.u8 [%rd288], %rs97;
st.shared.u8 [%rd288+1], %rs96;

BB5_66:
bar.sync 0;
and.b32 %r268, %r16, 15;
sub.s32 %r47, %r18, %r268;
add.s32 %r270, %r47, 16;
mul.wide.u32 %rd289, %r270, 2;
add.s64 %rd291, %rd32, %rd289;
mul.wide.u32 %rd292, %r47, 2;
add.s64 %rd293, %rd32, %rd292;
ld.shared.u16 %rs98, [%rd293];
ld.shared.u16 %rs99, [%rd291];

	{ cvt.f32.f16 %f23, %rs98;}


	
	{ cvt.f32.f16 %f24, %rs99;}


	setp.geu.f32	%p51, %f23, %f24;
@%p51 bra BB5_68;

cvt.u64.u32	%rd294, %r47;
add.s64 %rd296, %rd35, %rd294;
ld.shared.u8 %rs100, [%rd296];
mov.u32 %r629, 1;
setp.ne.s16	%p52, %rs100, 0;
@%p52 bra BB5_69;

BB5_68:
cvt.u64.u32	%rd297, %r270;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs101, [%rd299];
setp.eq.s16	%p53, %rs101, 0;
selp.u32	%r629, 1, 0, %p53;

BB5_69:
bfe.u32 %r282, %r16, 4, 1;
setp.ne.s32	%p54, %r629, %r282;
@%p54 bra BB5_71;

mul.wide.u32 %rd300, %r47, 8;
add.s64 %rd302, %rd34, %rd300;
mul.wide.u32 %rd303, %r270, 8;
add.s64 %rd304, %rd34, %rd303;
cvt.u64.u32	%rd305, %r47;
ld.shared.u16 %rs102, [%rd293];
cvt.u64.u32	%rd309, %r270;
ld.shared.u16 %rs103, [%rd291];
st.shared.u16 [%rd293], %rs103;
st.shared.u16 [%rd291], %rs102;
ld.shared.u64 %rd312, [%rd302];
ld.shared.u64 %rd313, [%rd304];
st.shared.u64 [%rd302], %rd313;
st.shared.u64 [%rd304], %rd312;
add.s64 %rd315, %rd35, %rd305;
ld.shared.u8 %rs104, [%rd315];
add.s64 %rd316, %rd35, %rd309;
ld.shared.u8 %rs105, [%rd316];
st.shared.u8 [%rd315], %rs105;
st.shared.u8 [%rd316], %rs104;

BB5_71:
bar.sync 0;
ld.shared.u16 %rs106, [%rd189];
ld.shared.u16 %rs107, [%rd187];

	{ cvt.f32.f16 %f25, %rs106;}


	
	{ cvt.f32.f16 %f26, %rs107;}


	setp.geu.f32	%p55, %f25, %f26;
@%p55 bra BB5_73;

cvt.u64.u32	%rd322, %r37;
add.s64 %rd324, %rd35, %rd322;
ld.shared.u8 %rs108, [%rd324];
mov.u32 %r630, 1;
setp.ne.s16	%p56, %rs108, 0;
@%p56 bra BB5_74;

BB5_73:
cvt.u64.u32	%rd325, %r194;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs109, [%rd327];
setp.eq.s16	%p57, %rs109, 0;
selp.u32	%r630, 1, 0, %p57;

BB5_74:
bfe.u32 %r305, %r16, 4, 1;
setp.ne.s32	%p58, %r630, %r305;
@%p58 bra BB5_76;

cvt.u64.u32	%rd328, %r37;
ld.shared.u16 %rs110, [%rd189];
cvt.u64.u32	%rd332, %r194;
ld.shared.u16 %rs111, [%rd187];
st.shared.u16 [%rd189], %rs111;
st.shared.u16 [%rd187], %rs110;
mul.wide.u32 %rd335, %r37, 8;
add.s64 %rd337, %rd34, %rd335;
ld.shared.u64 %rd338, [%rd337];
mul.wide.u32 %rd339, %r194, 8;
add.s64 %rd340, %rd34, %rd339;
ld.shared.u64 %rd341, [%rd340];
st.shared.u64 [%rd337], %rd341;
st.shared.u64 [%rd340], %rd338;
add.s64 %rd343, %rd35, %rd328;
ld.shared.u8 %rs112, [%rd343];
add.s64 %rd344, %rd35, %rd332;
ld.shared.u8 %rs113, [%rd344];
st.shared.u8 [%rd343], %rs113;
st.shared.u8 [%rd344], %rs112;

BB5_76:
bar.sync 0;
ld.shared.u16 %rs114, [%rd113];
ld.shared.u16 %rs115, [%rd111];

	{ cvt.f32.f16 %f27, %rs114;}


	
	{ cvt.f32.f16 %f28, %rs115;}


	setp.geu.f32	%p59, %f27, %f28;
@%p59 bra BB5_78;

cvt.u64.u32	%rd350, %r29;
add.s64 %rd352, %rd35, %rd350;
ld.shared.u8 %rs116, [%rd352];
mov.u32 %r631, 1;
setp.ne.s16	%p60, %rs116, 0;
@%p60 bra BB5_79;

BB5_78:
cvt.u64.u32	%rd353, %r140;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs117, [%rd355];
setp.eq.s16	%p61, %rs117, 0;
selp.u32	%r631, 1, 0, %p61;

BB5_79:
bfe.u32 %r327, %r16, 4, 1;
setp.ne.s32	%p62, %r631, %r327;
@%p62 bra BB5_81;

cvt.u64.u32	%rd356, %r29;
ld.shared.u16 %rs118, [%rd113];
cvt.u64.u32	%rd360, %r140;
ld.shared.u16 %rs119, [%rd111];
st.shared.u16 [%rd113], %rs119;
st.shared.u16 [%rd111], %rs118;
mul.wide.u32 %rd363, %r29, 8;
add.s64 %rd365, %rd34, %rd363;
ld.shared.u64 %rd366, [%rd365];
mul.wide.u32 %rd367, %r140, 8;
add.s64 %rd368, %rd34, %rd367;
ld.shared.u64 %rd369, [%rd368];
st.shared.u64 [%rd365], %rd369;
st.shared.u64 [%rd368], %rd366;
add.s64 %rd371, %rd35, %rd356;
ld.shared.u8 %rs120, [%rd371];
add.s64 %rd372, %rd35, %rd360;
ld.shared.u8 %rs121, [%rd372];
st.shared.u8 [%rd371], %rs121;
st.shared.u8 [%rd372], %rs120;

BB5_81:
bar.sync 0;
ld.shared.u16 %rs122, [%rd65];
ld.shared.u16 %rs123, [%rd63];

	{ cvt.f32.f16 %f29, %rs122;}


	
	{ cvt.f32.f16 %f30, %rs123;}


	setp.geu.f32	%p63, %f29, %f30;
@%p63 bra BB5_83;

cvt.u64.u32	%rd378, %r23;
add.s64 %rd380, %rd35, %rd378;
ld.shared.u8 %rs124, [%rd380];
mov.u32 %r632, 1;
setp.ne.s16	%p64, %rs124, 0;
@%p64 bra BB5_84;

BB5_83:
cvt.u64.u32	%rd381, %r108;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs125, [%rd383];
setp.eq.s16	%p65, %rs125, 0;
selp.u32	%r632, 1, 0, %p65;

BB5_84:
bfe.u32 %r349, %r16, 4, 1;
setp.ne.s32	%p66, %r632, %r349;
@%p66 bra BB5_86;

cvt.u64.u32	%rd384, %r23;
ld.shared.u16 %rs126, [%rd65];
cvt.u64.u32	%rd388, %r108;
ld.shared.u16 %rs127, [%rd63];
st.shared.u16 [%rd65], %rs127;
st.shared.u16 [%rd63], %rs126;
mul.wide.u32 %rd391, %r23, 8;
add.s64 %rd393, %rd34, %rd391;
ld.shared.u64 %rd394, [%rd393];
mul.wide.u32 %rd395, %r108, 8;
add.s64 %rd396, %rd34, %rd395;
ld.shared.u64 %rd397, [%rd396];
st.shared.u64 [%rd393], %rd397;
st.shared.u64 [%rd396], %rd394;
add.s64 %rd399, %rd35, %rd384;
ld.shared.u8 %rs128, [%rd399];
add.s64 %rd400, %rd35, %rd388;
ld.shared.u8 %rs129, [%rd400];
st.shared.u8 [%rd399], %rs129;
st.shared.u8 [%rd400], %rs128;

BB5_86:
bar.sync 0;
ld.shared.u16 %rs130, [%rd43];
ld.shared.u16 %rs131, [%rd43+2];

	{ cvt.f32.f16 %f31, %rs130;}


	
	{ cvt.f32.f16 %f32, %rs131;}


	setp.geu.f32	%p67, %f31, %f32;
@%p67 bra BB5_88;

cvt.u64.u32	%rd404, %r18;
add.s64 %rd406, %rd35, %rd404;
ld.shared.u8 %rs132, [%rd406];
mov.u32 %r633, 1;
setp.ne.s16	%p68, %rs132, 0;
@%p68 bra BB5_89;

BB5_88:
cvt.u64.u32	%rd407, %r18;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs133, [%rd409+1];
setp.eq.s16	%p69, %rs133, 0;
selp.u32	%r633, 1, 0, %p69;

BB5_89:
bfe.u32 %r363, %r16, 4, 1;
setp.ne.s32	%p70, %r633, %r363;
@%p70 bra BB5_91;

cvt.u64.u32	%rd410, %r18;
ld.shared.u16 %rs134, [%rd43];
ld.shared.u16 %rs135, [%rd43+2];
st.shared.u16 [%rd43], %rs135;
st.shared.u16 [%rd43+2], %rs134;
mul.wide.u32 %rd414, %r18, 8;
add.s64 %rd416, %rd34, %rd414;
ld.shared.u64 %rd417, [%rd416];
ld.shared.u64 %rd418, [%rd416+8];
st.shared.u64 [%rd416], %rd418;
st.shared.u64 [%rd416+8], %rd417;
add.s64 %rd420, %rd35, %rd410;
ld.shared.u8 %rs136, [%rd420];
ld.shared.u8 %rs137, [%rd420+1];
st.shared.u8 [%rd420], %rs137;
st.shared.u8 [%rd420+1], %rs136;

BB5_91:
bar.sync 0;
and.b32 %r366, %r16, 31;
sub.s32 %r59, %r18, %r366;
add.s32 %r368, %r59, 32;
mul.wide.u32 %rd421, %r368, 2;
add.s64 %rd423, %rd32, %rd421;
mul.wide.u32 %rd424, %r59, 2;
add.s64 %rd425, %rd32, %rd424;
ld.shared.u16 %rs138, [%rd425];
ld.shared.u16 %rs139, [%rd423];

	{ cvt.f32.f16 %f33, %rs138;}


	
	{ cvt.f32.f16 %f34, %rs139;}


	setp.geu.f32	%p71, %f33, %f34;
@%p71 bra BB5_93;

cvt.u64.u32	%rd426, %r59;
add.s64 %rd428, %rd35, %rd426;
ld.shared.u8 %rs140, [%rd428];
mov.u32 %r634, 1;
setp.ne.s16	%p72, %rs140, 0;
@%p72 bra BB5_94;

BB5_93:
cvt.u64.u32	%rd429, %r368;
add.s64 %rd431, %rd35, %rd429;
ld.shared.u8 %rs141, [%rd431];
setp.eq.s16	%p73, %rs141, 0;
selp.u32	%r634, 1, 0, %p73;

BB5_94:
bfe.u32 %r380, %r16, 5, 1;
setp.ne.s32	%p74, %r634, %r380;
@%p74 bra BB5_96;

mul.wide.u32 %rd432, %r59, 8;
add.s64 %rd434, %rd34, %rd432;
mul.wide.u32 %rd435, %r368, 8;
add.s64 %rd436, %rd34, %rd435;
cvt.u64.u32	%rd437, %r59;
ld.shared.u16 %rs142, [%rd425];
cvt.u64.u32	%rd441, %r368;
ld.shared.u16 %rs143, [%rd423];
st.shared.u16 [%rd425], %rs143;
st.shared.u16 [%rd423], %rs142;
ld.shared.u64 %rd444, [%rd434];
ld.shared.u64 %rd445, [%rd436];
st.shared.u64 [%rd434], %rd445;
st.shared.u64 [%rd436], %rd444;
add.s64 %rd447, %rd35, %rd437;
ld.shared.u8 %rs144, [%rd447];
add.s64 %rd448, %rd35, %rd441;
ld.shared.u8 %rs145, [%rd448];
st.shared.u8 [%rd447], %rs145;
st.shared.u8 [%rd448], %rs144;

BB5_96:
bar.sync 0;
ld.shared.u16 %rs146, [%rd293];
ld.shared.u16 %rs147, [%rd291];

	{ cvt.f32.f16 %f35, %rs146;}


	
	{ cvt.f32.f16 %f36, %rs147;}


	setp.geu.f32	%p75, %f35, %f36;
@%p75 bra BB5_98;

cvt.u64.u32	%rd454, %r47;
add.s64 %rd456, %rd35, %rd454;
ld.shared.u8 %rs148, [%rd456];
mov.u32 %r635, 1;
setp.ne.s16	%p76, %rs148, 0;
@%p76 bra BB5_99;

BB5_98:
cvt.u64.u32	%rd457, %r270;
add.s64 %rd459, %rd35, %rd457;
ld.shared.u8 %rs149, [%rd459];
setp.eq.s16	%p77, %rs149, 0;
selp.u32	%r635, 1, 0, %p77;

BB5_99:
bfe.u32 %r403, %r16, 5, 1;
setp.ne.s32	%p78, %r635, %r403;
@%p78 bra BB5_101;

cvt.u64.u32	%rd460, %r47;
ld.shared.u16 %rs150, [%rd293];
cvt.u64.u32	%rd464, %r270;
ld.shared.u16 %rs151, [%rd291];
st.shared.u16 [%rd293], %rs151;
st.shared.u16 [%rd291], %rs150;
mul.wide.u32 %rd467, %r47, 8;
add.s64 %rd469, %rd34, %rd467;
ld.shared.u64 %rd470, [%rd469];
mul.wide.u32 %rd471, %r270, 8;
add.s64 %rd472, %rd34, %rd471;
ld.shared.u64 %rd473, [%rd472];
st.shared.u64 [%rd469], %rd473;
st.shared.u64 [%rd472], %rd470;
add.s64 %rd475, %rd35, %rd460;
ld.shared.u8 %rs152, [%rd475];
add.s64 %rd476, %rd35, %rd464;
ld.shared.u8 %rs153, [%rd476];
st.shared.u8 [%rd475], %rs153;
st.shared.u8 [%rd476], %rs152;

BB5_101:
bar.sync 0;
ld.shared.u16 %rs154, [%rd189];
ld.shared.u16 %rs155, [%rd187];

	{ cvt.f32.f16 %f37, %rs154;}


	
	{ cvt.f32.f16 %f38, %rs155;}


	setp.geu.f32	%p79, %f37, %f38;
@%p79 bra BB5_103;

cvt.u64.u32	%rd482, %r37;
add.s64 %rd484, %rd35, %rd482;
ld.shared.u8 %rs156, [%rd484];
mov.u32 %r636, 1;
setp.ne.s16	%p80, %rs156, 0;
@%p80 bra BB5_104;

BB5_103:
cvt.u64.u32	%rd485, %r194;
add.s64 %rd487, %rd35, %rd485;
ld.shared.u8 %rs157, [%rd487];
setp.eq.s16	%p81, %rs157, 0;
selp.u32	%r636, 1, 0, %p81;

BB5_104:
bfe.u32 %r425, %r16, 5, 1;
setp.ne.s32	%p82, %r636, %r425;
@%p82 bra BB5_106;

cvt.u64.u32	%rd488, %r37;
ld.shared.u16 %rs158, [%rd189];
cvt.u64.u32	%rd492, %r194;
ld.shared.u16 %rs159, [%rd187];
st.shared.u16 [%rd189], %rs159;
st.shared.u16 [%rd187], %rs158;
mul.wide.u32 %rd495, %r37, 8;
add.s64 %rd497, %rd34, %rd495;
ld.shared.u64 %rd498, [%rd497];
mul.wide.u32 %rd499, %r194, 8;
add.s64 %rd500, %rd34, %rd499;
ld.shared.u64 %rd501, [%rd500];
st.shared.u64 [%rd497], %rd501;
st.shared.u64 [%rd500], %rd498;
add.s64 %rd503, %rd35, %rd488;
ld.shared.u8 %rs160, [%rd503];
add.s64 %rd504, %rd35, %rd492;
ld.shared.u8 %rs161, [%rd504];
st.shared.u8 [%rd503], %rs161;
st.shared.u8 [%rd504], %rs160;

BB5_106:
bar.sync 0;
ld.shared.u16 %rs162, [%rd113];
ld.shared.u16 %rs163, [%rd111];

	{ cvt.f32.f16 %f39, %rs162;}


	
	{ cvt.f32.f16 %f40, %rs163;}


	setp.geu.f32	%p83, %f39, %f40;
@%p83 bra BB5_108;

cvt.u64.u32	%rd510, %r29;
add.s64 %rd512, %rd35, %rd510;
ld.shared.u8 %rs164, [%rd512];
mov.u32 %r637, 1;
setp.ne.s16	%p84, %rs164, 0;
@%p84 bra BB5_109;

BB5_108:
cvt.u64.u32	%rd513, %r140;
add.s64 %rd515, %rd35, %rd513;
ld.shared.u8 %rs165, [%rd515];
setp.eq.s16	%p85, %rs165, 0;
selp.u32	%r637, 1, 0, %p85;

BB5_109:
bfe.u32 %r447, %r16, 5, 1;
setp.ne.s32	%p86, %r637, %r447;
@%p86 bra BB5_111;

cvt.u64.u32	%rd516, %r29;
ld.shared.u16 %rs166, [%rd113];
cvt.u64.u32	%rd520, %r140;
ld.shared.u16 %rs167, [%rd111];
st.shared.u16 [%rd113], %rs167;
st.shared.u16 [%rd111], %rs166;
mul.wide.u32 %rd523, %r29, 8;
add.s64 %rd525, %rd34, %rd523;
ld.shared.u64 %rd526, [%rd525];
mul.wide.u32 %rd527, %r140, 8;
add.s64 %rd528, %rd34, %rd527;
ld.shared.u64 %rd529, [%rd528];
st.shared.u64 [%rd525], %rd529;
st.shared.u64 [%rd528], %rd526;
add.s64 %rd531, %rd35, %rd516;
ld.shared.u8 %rs168, [%rd531];
add.s64 %rd532, %rd35, %rd520;
ld.shared.u8 %rs169, [%rd532];
st.shared.u8 [%rd531], %rs169;
st.shared.u8 [%rd532], %rs168;

BB5_111:
bar.sync 0;
ld.shared.u16 %rs170, [%rd65];
ld.shared.u16 %rs171, [%rd63];

	{ cvt.f32.f16 %f41, %rs170;}


	
	{ cvt.f32.f16 %f42, %rs171;}


	setp.geu.f32	%p87, %f41, %f42;
@%p87 bra BB5_113;

cvt.u64.u32	%rd538, %r23;
add.s64 %rd540, %rd35, %rd538;
ld.shared.u8 %rs172, [%rd540];
mov.u32 %r638, 1;
setp.ne.s16	%p88, %rs172, 0;
@%p88 bra BB5_114;

BB5_113:
cvt.u64.u32	%rd541, %r108;
add.s64 %rd543, %rd35, %rd541;
ld.shared.u8 %rs173, [%rd543];
setp.eq.s16	%p89, %rs173, 0;
selp.u32	%r638, 1, 0, %p89;

BB5_114:
bfe.u32 %r469, %r16, 5, 1;
setp.ne.s32	%p90, %r638, %r469;
@%p90 bra BB5_116;

cvt.u64.u32	%rd544, %r23;
ld.shared.u16 %rs174, [%rd65];
cvt.u64.u32	%rd548, %r108;
ld.shared.u16 %rs175, [%rd63];
st.shared.u16 [%rd65], %rs175;
st.shared.u16 [%rd63], %rs174;
mul.wide.u32 %rd551, %r23, 8;
add.s64 %rd553, %rd34, %rd551;
ld.shared.u64 %rd554, [%rd553];
mul.wide.u32 %rd555, %r108, 8;
add.s64 %rd556, %rd34, %rd555;
ld.shared.u64 %rd557, [%rd556];
st.shared.u64 [%rd553], %rd557;
st.shared.u64 [%rd556], %rd554;
add.s64 %rd559, %rd35, %rd544;
ld.shared.u8 %rs176, [%rd559];
add.s64 %rd560, %rd35, %rd548;
ld.shared.u8 %rs177, [%rd560];
st.shared.u8 [%rd559], %rs177;
st.shared.u8 [%rd560], %rs176;

BB5_116:
bar.sync 0;
ld.shared.u16 %rs178, [%rd43];
ld.shared.u16 %rs179, [%rd43+2];

	{ cvt.f32.f16 %f43, %rs178;}


	
	{ cvt.f32.f16 %f44, %rs179;}


	setp.geu.f32	%p91, %f43, %f44;
@%p91 bra BB5_118;

cvt.u64.u32	%rd564, %r18;
add.s64 %rd566, %rd35, %rd564;
ld.shared.u8 %rs180, [%rd566];
mov.u32 %r639, 1;
setp.ne.s16	%p92, %rs180, 0;
@%p92 bra BB5_119;

BB5_118:
cvt.u64.u32	%rd567, %r18;
add.s64 %rd569, %rd35, %rd567;
ld.shared.u8 %rs181, [%rd569+1];
setp.eq.s16	%p93, %rs181, 0;
selp.u32	%r639, 1, 0, %p93;

BB5_119:
bfe.u32 %r483, %r16, 5, 1;
setp.ne.s32	%p94, %r639, %r483;
@%p94 bra BB5_121;

cvt.u64.u32	%rd570, %r18;
ld.shared.u16 %rs182, [%rd43];
ld.shared.u16 %rs183, [%rd43+2];
st.shared.u16 [%rd43], %rs183;
st.shared.u16 [%rd43+2], %rs182;
mul.wide.u32 %rd574, %r18, 8;
add.s64 %rd576, %rd34, %rd574;
ld.shared.u64 %rd577, [%rd576];
ld.shared.u64 %rd578, [%rd576+8];
st.shared.u64 [%rd576], %rd578;
st.shared.u64 [%rd576+8], %rd577;
add.s64 %rd580, %rd35, %rd570;
ld.shared.u8 %rs184, [%rd580];
ld.shared.u8 %rs185, [%rd580+1];
st.shared.u8 [%rd580], %rs185;
st.shared.u8 [%rd580+1], %rs184;

BB5_121:
bar.sync 0;
and.b32 %r486, %r16, 63;
sub.s32 %r487, %r18, %r486;
add.s32 %r488, %r487, 64;
mul.wide.u32 %rd581, %r488, 2;
add.s64 %rd583, %rd32, %rd581;
mul.wide.u32 %rd584, %r487, 2;
add.s64 %rd585, %rd32, %rd584;
ld.shared.u16 %rs186, [%rd585];
ld.shared.u16 %rs187, [%rd583];

	{ cvt.f32.f16 %f45, %rs186;}


	
	{ cvt.f32.f16 %f46, %rs187;}


	setp.geu.f32	%p95, %f45, %f46;
@%p95 bra BB5_123;

cvt.u64.u32	%rd586, %r487;
add.s64 %rd588, %rd35, %rd586;
ld.shared.u8 %rs188, [%rd588];
setp.ne.s16	%p96, %rs188, 0;
@%p96 bra BB5_125;

BB5_123:
cvt.u64.u32	%rd589, %r488;
add.s64 %rd591, %rd35, %rd589;
ld.shared.u8 %rs7, [%rd591];
setp.eq.s16	%p97, %rs7, 0;
@%p97 bra BB5_125;

cvt.u64.u32	%rd592, %r487;
ld.shared.u16 %rs189, [%rd585];
ld.shared.u16 %rs190, [%rd583];
st.shared.u16 [%rd585], %rs190;
st.shared.u16 [%rd583], %rs189;
mul.wide.u32 %rd599, %r487, 8;
add.s64 %rd601, %rd34, %rd599;
ld.shared.u64 %rd602, [%rd601];
mul.wide.u32 %rd603, %r488, 8;
add.s64 %rd604, %rd34, %rd603;
ld.shared.u64 %rd605, [%rd604];
st.shared.u64 [%rd601], %rd605;
st.shared.u64 [%rd604], %rd602;
add.s64 %rd607, %rd35, %rd592;
ld.shared.u8 %rs191, [%rd607];
st.shared.u8 [%rd607], %rs7;
st.shared.u8 [%rd591], %rs191;

BB5_125:
bar.sync 0;
ld.shared.u16 %rs192, [%rd425];
ld.shared.u16 %rs193, [%rd423];

	{ cvt.f32.f16 %f47, %rs192;}


	
	{ cvt.f32.f16 %f48, %rs193;}


	setp.geu.f32	%p98, %f47, %f48;
@%p98 bra BB5_127;

cvt.u64.u32	%rd614, %r59;
add.s64 %rd616, %rd35, %rd614;
ld.shared.u8 %rs194, [%rd616];
setp.ne.s16	%p99, %rs194, 0;
@%p99 bra BB5_129;

BB5_127:
cvt.u64.u32	%rd617, %r368;
add.s64 %rd619, %rd35, %rd617;
ld.shared.u8 %rs8, [%rd619];
setp.eq.s16	%p100, %rs8, 0;
@%p100 bra BB5_129;

cvt.u64.u32	%rd620, %r59;
ld.shared.u16 %rs195, [%rd425];
ld.shared.u16 %rs196, [%rd423];
st.shared.u16 [%rd425], %rs196;
st.shared.u16 [%rd423], %rs195;
mul.wide.u32 %rd627, %r59, 8;
add.s64 %rd629, %rd34, %rd627;
ld.shared.u64 %rd630, [%rd629];
mul.wide.u32 %rd631, %r368, 8;
add.s64 %rd632, %rd34, %rd631;
ld.shared.u64 %rd633, [%rd632];
st.shared.u64 [%rd629], %rd633;
st.shared.u64 [%rd632], %rd630;
add.s64 %rd635, %rd35, %rd620;
ld.shared.u8 %rs197, [%rd635];
st.shared.u8 [%rd635], %rs8;
st.shared.u8 [%rd619], %rs197;

BB5_129:
bar.sync 0;
ld.shared.u16 %rs198, [%rd293];
ld.shared.u16 %rs199, [%rd291];

	{ cvt.f32.f16 %f49, %rs198;}


	
	{ cvt.f32.f16 %f50, %rs199;}


	setp.geu.f32	%p101, %f49, %f50;
@%p101 bra BB5_131;

cvt.u64.u32	%rd642, %r47;
add.s64 %rd644, %rd35, %rd642;
ld.shared.u8 %rs200, [%rd644];
setp.ne.s16	%p102, %rs200, 0;
@%p102 bra BB5_133;

BB5_131:
cvt.u64.u32	%rd645, %r270;
add.s64 %rd647, %rd35, %rd645;
ld.shared.u8 %rs9, [%rd647];
setp.eq.s16	%p103, %rs9, 0;
@%p103 bra BB5_133;

cvt.u64.u32	%rd648, %r47;
ld.shared.u16 %rs201, [%rd293];
ld.shared.u16 %rs202, [%rd291];
st.shared.u16 [%rd293], %rs202;
st.shared.u16 [%rd291], %rs201;
mul.wide.u32 %rd655, %r47, 8;
add.s64 %rd657, %rd34, %rd655;
ld.shared.u64 %rd658, [%rd657];
mul.wide.u32 %rd659, %r270, 8;
add.s64 %rd660, %rd34, %rd659;
ld.shared.u64 %rd661, [%rd660];
st.shared.u64 [%rd657], %rd661;
st.shared.u64 [%rd660], %rd658;
add.s64 %rd663, %rd35, %rd648;
ld.shared.u8 %rs203, [%rd663];
st.shared.u8 [%rd663], %rs9;
st.shared.u8 [%rd647], %rs203;

BB5_133:
bar.sync 0;
ld.shared.u16 %rs204, [%rd189];
ld.shared.u16 %rs205, [%rd187];

	{ cvt.f32.f16 %f51, %rs204;}


	
	{ cvt.f32.f16 %f52, %rs205;}


	setp.geu.f32	%p104, %f51, %f52;
@%p104 bra BB5_135;

cvt.u64.u32	%rd670, %r37;
add.s64 %rd672, %rd35, %rd670;
ld.shared.u8 %rs206, [%rd672];
setp.ne.s16	%p105, %rs206, 0;
@%p105 bra BB5_137;

BB5_135:
cvt.u64.u32	%rd673, %r194;
add.s64 %rd675, %rd35, %rd673;
ld.shared.u8 %rs10, [%rd675];
setp.eq.s16	%p106, %rs10, 0;
@%p106 bra BB5_137;

cvt.u64.u32	%rd676, %r37;
ld.shared.u16 %rs207, [%rd189];
ld.shared.u16 %rs208, [%rd187];
st.shared.u16 [%rd189], %rs208;
st.shared.u16 [%rd187], %rs207;
mul.wide.u32 %rd683, %r37, 8;
add.s64 %rd685, %rd34, %rd683;
ld.shared.u64 %rd686, [%rd685];
mul.wide.u32 %rd687, %r194, 8;
add.s64 %rd688, %rd34, %rd687;
ld.shared.u64 %rd689, [%rd688];
st.shared.u64 [%rd685], %rd689;
st.shared.u64 [%rd688], %rd686;
add.s64 %rd691, %rd35, %rd676;
ld.shared.u8 %rs209, [%rd691];
st.shared.u8 [%rd691], %rs10;
st.shared.u8 [%rd675], %rs209;

BB5_137:
bar.sync 0;
ld.shared.u16 %rs210, [%rd113];
ld.shared.u16 %rs211, [%rd111];

	{ cvt.f32.f16 %f53, %rs210;}


	
	{ cvt.f32.f16 %f54, %rs211;}


	setp.geu.f32	%p107, %f53, %f54;
@%p107 bra BB5_139;

cvt.u64.u32	%rd698, %r29;
add.s64 %rd700, %rd35, %rd698;
ld.shared.u8 %rs212, [%rd700];
setp.ne.s16	%p108, %rs212, 0;
@%p108 bra BB5_141;

BB5_139:
cvt.u64.u32	%rd701, %r140;
add.s64 %rd703, %rd35, %rd701;
ld.shared.u8 %rs11, [%rd703];
setp.eq.s16	%p109, %rs11, 0;
@%p109 bra BB5_141;

cvt.u64.u32	%rd704, %r29;
ld.shared.u16 %rs213, [%rd113];
ld.shared.u16 %rs214, [%rd111];
st.shared.u16 [%rd113], %rs214;
st.shared.u16 [%rd111], %rs213;
mul.wide.u32 %rd711, %r29, 8;
add.s64 %rd713, %rd34, %rd711;
ld.shared.u64 %rd714, [%rd713];
mul.wide.u32 %rd715, %r140, 8;
add.s64 %rd716, %rd34, %rd715;
ld.shared.u64 %rd717, [%rd716];
st.shared.u64 [%rd713], %rd717;
st.shared.u64 [%rd716], %rd714;
add.s64 %rd719, %rd35, %rd704;
ld.shared.u8 %rs215, [%rd719];
st.shared.u8 [%rd719], %rs11;
st.shared.u8 [%rd703], %rs215;

BB5_141:
bar.sync 0;
ld.shared.u16 %rs216, [%rd65];
ld.shared.u16 %rs217, [%rd63];

	{ cvt.f32.f16 %f55, %rs216;}


	
	{ cvt.f32.f16 %f56, %rs217;}


	setp.geu.f32	%p110, %f55, %f56;
@%p110 bra BB5_143;

cvt.u64.u32	%rd726, %r23;
add.s64 %rd728, %rd35, %rd726;
ld.shared.u8 %rs218, [%rd728];
setp.ne.s16	%p111, %rs218, 0;
@%p111 bra BB5_145;

BB5_143:
cvt.u64.u32	%rd729, %r108;
add.s64 %rd731, %rd35, %rd729;
ld.shared.u8 %rs12, [%rd731];
setp.eq.s16	%p112, %rs12, 0;
@%p112 bra BB5_145;

cvt.u64.u32	%rd732, %r23;
ld.shared.u16 %rs219, [%rd65];
ld.shared.u16 %rs220, [%rd63];
st.shared.u16 [%rd65], %rs220;
st.shared.u16 [%rd63], %rs219;
mul.wide.u32 %rd739, %r23, 8;
add.s64 %rd741, %rd34, %rd739;
ld.shared.u64 %rd742, [%rd741];
mul.wide.u32 %rd743, %r108, 8;
add.s64 %rd744, %rd34, %rd743;
ld.shared.u64 %rd745, [%rd744];
st.shared.u64 [%rd741], %rd745;
st.shared.u64 [%rd744], %rd742;
add.s64 %rd747, %rd35, %rd732;
ld.shared.u8 %rs221, [%rd747];
st.shared.u8 [%rd747], %rs12;
st.shared.u8 [%rd731], %rs221;

BB5_145:
bar.sync 0;
ld.shared.u16 %rs222, [%rd43];
ld.shared.u16 %rs223, [%rd43+2];

	{ cvt.f32.f16 %f57, %rs222;}


	
	{ cvt.f32.f16 %f58, %rs223;}


	setp.geu.f32	%p113, %f57, %f58;
@%p113 bra BB5_147;

cvt.u64.u32	%rd752, %r18;
add.s64 %rd754, %rd35, %rd752;
ld.shared.u8 %rs224, [%rd754];
setp.ne.s16	%p114, %rs224, 0;
@%p114 bra BB5_149;

BB5_147:
cvt.u64.u32	%rd755, %r18;
add.s64 %rd757, %rd35, %rd755;
ld.shared.u8 %rs13, [%rd757+1];
setp.eq.s16	%p115, %rs13, 0;
@%p115 bra BB5_149;

ld.shared.u16 %rs225, [%rd43];
ld.shared.u16 %rs226, [%rd43+2];
st.shared.u16 [%rd43], %rs226;
st.shared.u16 [%rd43+2], %rs225;
mul.wide.u32 %rd762, %r18, 8;
add.s64 %rd764, %rd34, %rd762;
ld.shared.u64 %rd765, [%rd764];
ld.shared.u64 %rd766, [%rd764+8];
st.shared.u64 [%rd764], %rd766;
st.shared.u64 [%rd764+8], %rd765;
ld.shared.u8 %rs227, [%rd757];
st.shared.u8 [%rd757], %rs13;
st.shared.u8 [%rd757+1], %rs227;

BB5_149:
bar.sync 0;
@!%p1 bra BB5_151;
bra.uni BB5_150;

BB5_150:
mov.u32 %r614, %tid.x;
ld.shared.u16 %rs228, [%rd12];
st.global.u16 [%rd9], %rs228;
ld.shared.u64 %rd775, [%rd13];
mad.lo.s32 %r608, %r614, %r77, %r15;
ld.local.u64 %rd776, [%rd2];
mul.wide.u32 %rd777, %r608, 8;
add.s64 %rd778, %rd776, %rd777;
st.u64 [%rd778], %rd775;

BB5_151:
@%p10 bra BB5_153;

ld.shared.u16 %rs229, [%rd12+128];
st.global.u16 [%rd15], %rs229;
ld.shared.u64 %rd785, [%rd13+512];
mad.lo.s32 %r613, %r17, %r77, %r15;
ld.local.u64 %rd786, [%rd2];
mul.wide.u32 %rd787, %r613, 8;
add.s64 %rd788, %rd786, %rd787;
st.u64 [%rd788], %rd785;

BB5_153:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot6[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<67>;
.reg .b16 %rs<130>;
.reg .f32 %f<33>;
.reg .b32 %r<346>;
.reg .b64 %rd<445>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[64];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd444, __local_depot6;
cvta.local.u64 %SP, %rd444;
ld.param.u32 %r48, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r49, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r50, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r51, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd2, %rd18;
ld.param.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd3, %rd19;
mov.u32 %r332, 0;
mov.pred %p4, 0;
@%p4 bra BB6_2;

BB6_1:
mul.wide.s32 %rd20, %r332, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r332, %r332, 1;
setp.lt.u32	%p5, %r332, 27;
@%p5 bra BB6_1;

BB6_2:
mov.u32 %r53, %nctaid.y;
mov.u32 %r54, %ctaid.z;
mov.u32 %r55, %ctaid.y;
mad.lo.s32 %r56, %r53, %r54, %r55;
mov.u32 %r57, %nctaid.x;
mov.u32 %r58, %ctaid.x;
mad.lo.s32 %r334, %r56, %r57, %r58;
setp.ge.u32	%p6, %r334, %r48;
@%p6 bra BB6_90;

ld.param.u32 %r60, [%rd1+108];
mul.lo.s32 %r4, %r334, %r60;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r333, %r5, -1;
mov.u32 %r335, 0;
setp.lt.s32	%p7, %r333, 1;
@%p7 bra BB6_6;

mul.wide.s32 %rd24, %r5, 4;
add.s64 %rd441, %rd2, %rd24;
mov.u32 %r335, 0;

BB6_5:
ld.local.u32 %r62, [%rd441+4];
rem.u32 %r63, %r334, %r62;
ld.local.u32 %r64, [%rd441+104];
mad.lo.s32 %r335, %r64, %r63, %r335;
div.u32 %r334, %r334, %r62;
add.s64 %rd441, %rd441, -4;
add.s32 %r333, %r333, -1;
setp.gt.s32	%p8, %r333, 0;
@%p8 bra BB6_5;

BB6_6:
ld.local.u32 %r65, [%rd2+108];
mad.lo.s32 %r15, %r65, %r334, %r335;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 16;
setp.lt.u32	%p1, %r16, %r49;
mad.lo.s32 %r66, %r16, %r50, %r4;
mul.wide.u32 %rd25, %r66, 2;
add.s64 %rd9, %rd3, %rd25;
@%p1 bra BB6_8;
bra.uni BB6_7;

BB6_8:
ld.global.u16 %rs128, [%rd9];
bra.uni BB6_9;

BB6_7:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs128, %f1;}



BB6_9:
mov.u64 %rd442, 0;
setp.ge.u32	%p9, %r16, %r49;
@%p9 bra BB6_11;

mad.lo.s32 %r67, %r16, %r51, %r15;
ld.local.u64 %rd27, [%rd2];
mul.wide.u32 %rd28, %r67, 8;
add.s64 %rd29, %rd27, %rd28;
ld.u64 %rd442, [%rd29];

BB6_11:
selp.u16	%rs13, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 2;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd12, %rd32, %rd31;
st.shared.u16 [%rd12], %rs128;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd13, %rd34, %rd33;
st.shared.u64 [%rd13], %rd442;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd14, %rd35, %rd30;
st.shared.u8 [%rd14], %rs13;
setp.lt.u32	%p2, %r17, %r49;
mad.lo.s32 %r68, %r17, %r50, %r4;
mul.wide.u32 %rd36, %r68, 2;
add.s64 %rd15, %rd3, %rd36;
@%p2 bra BB6_13;
bra.uni BB6_12;

BB6_13:
ld.global.u16 %rs129, [%rd15];
bra.uni BB6_14;

BB6_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs129, %f2;}



BB6_14:
mov.u64 %rd443, 0;
setp.ge.u32	%p10, %r17, %r49;
@%p10 bra BB6_16;

mad.lo.s32 %r69, %r17, %r51, %r15;
ld.local.u64 %rd38, [%rd2];
mul.wide.u32 %rd39, %r69, 8;
add.s64 %rd40, %rd38, %rd39;
ld.u64 %rd443, [%rd40];

BB6_16:
selp.u16	%rs15, 1, 0, %p2;
st.shared.u16 [%rd12+32], %rs129;
st.shared.u64 [%rd13+128], %rd443;
st.shared.u8 [%rd14+16], %rs15;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd41, %r18, 2;
add.s64 %rd43, %rd32, %rd41;
ld.shared.u16 %rs16, [%rd43];
ld.shared.u16 %rs17, [%rd43+2];

	{ cvt.f32.f16 %f3, %rs16;}


	
	{ cvt.f32.f16 %f4, %rs17;}


	setp.leu.f32	%p11, %f3, %f4;
@%p11 bra BB6_18;

cvt.u64.u32	%rd44, %r18;
add.s64 %rd46, %rd35, %rd44;
ld.shared.u8 %rs18, [%rd46];
mov.u32 %r336, 1;
setp.ne.s16	%p12, %rs18, 0;
@%p12 bra BB6_19;

BB6_18:
cvt.u64.u32	%rd47, %r18;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs19, [%rd49+1];
setp.eq.s16	%p13, %rs19, 0;
selp.u32	%r336, 1, 0, %p13;

BB6_19:
and.b32 %r76, %r16, 1;
setp.ne.s32	%p14, %r336, %r76;
@%p14 bra BB6_21;

mul.wide.u32 %rd50, %r18, 8;
add.s64 %rd52, %rd34, %rd50;
cvt.u64.u32	%rd53, %r18;
ld.shared.u16 %rs20, [%rd43];
ld.shared.u16 %rs21, [%rd43+2];
st.shared.u16 [%rd43], %rs21;
st.shared.u16 [%rd43+2], %rs20;
ld.shared.u64 %rd57, [%rd52];
ld.shared.u64 %rd58, [%rd52+8];
st.shared.u64 [%rd52], %rd58;
st.shared.u64 [%rd52+8], %rd57;
add.s64 %rd60, %rd35, %rd53;
ld.shared.u8 %rs22, [%rd60];
ld.shared.u8 %rs23, [%rd60+1];
st.shared.u8 [%rd60], %rs23;
st.shared.u8 [%rd60+1], %rs22;

BB6_21:
bar.sync 0;
sub.s32 %r23, %r18, %r76;
add.s32 %r82, %r23, 2;
mul.wide.u32 %rd61, %r82, 2;
add.s64 %rd63, %rd32, %rd61;
mul.wide.u32 %rd64, %r23, 2;
add.s64 %rd65, %rd32, %rd64;
ld.shared.u16 %rs24, [%rd65];
ld.shared.u16 %rs25, [%rd63];

	{ cvt.f32.f16 %f5, %rs24;}


	
	{ cvt.f32.f16 %f6, %rs25;}


	setp.leu.f32	%p15, %f5, %f6;
@%p15 bra BB6_23;

cvt.u64.u32	%rd66, %r23;
add.s64 %rd68, %rd35, %rd66;
ld.shared.u8 %rs26, [%rd68];
mov.u32 %r337, 1;
setp.ne.s16	%p16, %rs26, 0;
@%p16 bra BB6_24;

BB6_23:
cvt.u64.u32	%rd69, %r82;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs27, [%rd71];
setp.eq.s16	%p17, %rs27, 0;
selp.u32	%r337, 1, 0, %p17;

BB6_24:
bfe.u32 %r94, %r16, 1, 1;
setp.ne.s32	%p18, %r337, %r94;
@%p18 bra BB6_26;

mul.wide.u32 %rd72, %r23, 8;
add.s64 %rd74, %rd34, %rd72;
mul.wide.u32 %rd75, %r82, 8;
add.s64 %rd76, %rd34, %rd75;
cvt.u64.u32	%rd77, %r23;
ld.shared.u16 %rs28, [%rd65];
cvt.u64.u32	%rd81, %r82;
ld.shared.u16 %rs29, [%rd63];
st.shared.u16 [%rd65], %rs29;
st.shared.u16 [%rd63], %rs28;
ld.shared.u64 %rd84, [%rd74];
ld.shared.u64 %rd85, [%rd76];
st.shared.u64 [%rd74], %rd85;
st.shared.u64 [%rd76], %rd84;
add.s64 %rd87, %rd35, %rd77;
ld.shared.u8 %rs30, [%rd87];
add.s64 %rd88, %rd35, %rd81;
ld.shared.u8 %rs31, [%rd88];
st.shared.u8 [%rd87], %rs31;
st.shared.u8 [%rd88], %rs30;

BB6_26:
bar.sync 0;
ld.shared.u16 %rs32, [%rd43];
ld.shared.u16 %rs33, [%rd43+2];

	{ cvt.f32.f16 %f7, %rs32;}


	
	{ cvt.f32.f16 %f8, %rs33;}


	setp.leu.f32	%p19, %f7, %f8;
@%p19 bra BB6_28;

cvt.u64.u32	%rd92, %r18;
add.s64 %rd94, %rd35, %rd92;
ld.shared.u8 %rs34, [%rd94];
mov.u32 %r338, 1;
setp.ne.s16	%p20, %rs34, 0;
@%p20 bra BB6_29;

BB6_28:
cvt.u64.u32	%rd95, %r18;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs35, [%rd97+1];
setp.eq.s16	%p21, %rs35, 0;
selp.u32	%r338, 1, 0, %p21;

BB6_29:
bfe.u32 %r109, %r16, 1, 1;
setp.ne.s32	%p22, %r338, %r109;
@%p22 bra BB6_31;

cvt.u64.u32	%rd98, %r18;
ld.shared.u16 %rs36, [%rd43];
ld.shared.u16 %rs37, [%rd43+2];
st.shared.u16 [%rd43], %rs37;
st.shared.u16 [%rd43+2], %rs36;
mul.wide.u32 %rd102, %r18, 8;
add.s64 %rd104, %rd34, %rd102;
ld.shared.u64 %rd105, [%rd104];
ld.shared.u64 %rd106, [%rd104+8];
st.shared.u64 [%rd104], %rd106;
st.shared.u64 [%rd104+8], %rd105;
add.s64 %rd108, %rd35, %rd98;
ld.shared.u8 %rs38, [%rd108];
ld.shared.u8 %rs39, [%rd108+1];
st.shared.u8 [%rd108], %rs39;
st.shared.u8 [%rd108+1], %rs38;

BB6_31:
bar.sync 0;
and.b32 %r112, %r16, 3;
sub.s32 %r29, %r18, %r112;
add.s32 %r114, %r29, 4;
mul.wide.u32 %rd109, %r114, 2;
add.s64 %rd111, %rd32, %rd109;
mul.wide.u32 %rd112, %r29, 2;
add.s64 %rd113, %rd32, %rd112;
ld.shared.u16 %rs40, [%rd113];
ld.shared.u16 %rs41, [%rd111];

	{ cvt.f32.f16 %f9, %rs40;}


	
	{ cvt.f32.f16 %f10, %rs41;}


	setp.leu.f32	%p23, %f9, %f10;
@%p23 bra BB6_33;

cvt.u64.u32	%rd114, %r29;
add.s64 %rd116, %rd35, %rd114;
ld.shared.u8 %rs42, [%rd116];
mov.u32 %r339, 1;
setp.ne.s16	%p24, %rs42, 0;
@%p24 bra BB6_34;

BB6_33:
cvt.u64.u32	%rd117, %r114;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs43, [%rd119];
setp.eq.s16	%p25, %rs43, 0;
selp.u32	%r339, 1, 0, %p25;

BB6_34:
bfe.u32 %r126, %r16, 2, 1;
setp.ne.s32	%p26, %r339, %r126;
@%p26 bra BB6_36;

mul.wide.u32 %rd120, %r29, 8;
add.s64 %rd122, %rd34, %rd120;
mul.wide.u32 %rd123, %r114, 8;
add.s64 %rd124, %rd34, %rd123;
cvt.u64.u32	%rd125, %r29;
ld.shared.u16 %rs44, [%rd113];
cvt.u64.u32	%rd129, %r114;
ld.shared.u16 %rs45, [%rd111];
st.shared.u16 [%rd113], %rs45;
st.shared.u16 [%rd111], %rs44;
ld.shared.u64 %rd132, [%rd122];
ld.shared.u64 %rd133, [%rd124];
st.shared.u64 [%rd122], %rd133;
st.shared.u64 [%rd124], %rd132;
add.s64 %rd135, %rd35, %rd125;
ld.shared.u8 %rs46, [%rd135];
add.s64 %rd136, %rd35, %rd129;
ld.shared.u8 %rs47, [%rd136];
st.shared.u8 [%rd135], %rs47;
st.shared.u8 [%rd136], %rs46;

BB6_36:
bar.sync 0;
ld.shared.u16 %rs48, [%rd65];
ld.shared.u16 %rs49, [%rd63];

	{ cvt.f32.f16 %f11, %rs48;}


	
	{ cvt.f32.f16 %f12, %rs49;}


	setp.leu.f32	%p27, %f11, %f12;
@%p27 bra BB6_38;

cvt.u64.u32	%rd142, %r23;
add.s64 %rd144, %rd35, %rd142;
ld.shared.u8 %rs50, [%rd144];
mov.u32 %r340, 1;
setp.ne.s16	%p28, %rs50, 0;
@%p28 bra BB6_39;

BB6_38:
cvt.u64.u32	%rd145, %r82;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs51, [%rd147];
setp.eq.s16	%p29, %rs51, 0;
selp.u32	%r340, 1, 0, %p29;

BB6_39:
bfe.u32 %r149, %r16, 2, 1;
setp.ne.s32	%p30, %r340, %r149;
@%p30 bra BB6_41;

cvt.u64.u32	%rd148, %r23;
ld.shared.u16 %rs52, [%rd65];
cvt.u64.u32	%rd152, %r82;
ld.shared.u16 %rs53, [%rd63];
st.shared.u16 [%rd65], %rs53;
st.shared.u16 [%rd63], %rs52;
mul.wide.u32 %rd155, %r23, 8;
add.s64 %rd157, %rd34, %rd155;
ld.shared.u64 %rd158, [%rd157];
mul.wide.u32 %rd159, %r82, 8;
add.s64 %rd160, %rd34, %rd159;
ld.shared.u64 %rd161, [%rd160];
st.shared.u64 [%rd157], %rd161;
st.shared.u64 [%rd160], %rd158;
add.s64 %rd163, %rd35, %rd148;
ld.shared.u8 %rs54, [%rd163];
add.s64 %rd164, %rd35, %rd152;
ld.shared.u8 %rs55, [%rd164];
st.shared.u8 [%rd163], %rs55;
st.shared.u8 [%rd164], %rs54;

BB6_41:
bar.sync 0;
ld.shared.u16 %rs56, [%rd43];
ld.shared.u16 %rs57, [%rd43+2];

	{ cvt.f32.f16 %f13, %rs56;}


	
	{ cvt.f32.f16 %f14, %rs57;}


	setp.leu.f32	%p31, %f13, %f14;
@%p31 bra BB6_43;

cvt.u64.u32	%rd168, %r18;
add.s64 %rd170, %rd35, %rd168;
ld.shared.u8 %rs58, [%rd170];
mov.u32 %r341, 1;
setp.ne.s16	%p32, %rs58, 0;
@%p32 bra BB6_44;

BB6_43:
cvt.u64.u32	%rd171, %r18;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs59, [%rd173+1];
setp.eq.s16	%p33, %rs59, 0;
selp.u32	%r341, 1, 0, %p33;

BB6_44:
bfe.u32 %r163, %r16, 2, 1;
setp.ne.s32	%p34, %r341, %r163;
@%p34 bra BB6_46;

cvt.u64.u32	%rd174, %r18;
ld.shared.u16 %rs60, [%rd43];
ld.shared.u16 %rs61, [%rd43+2];
st.shared.u16 [%rd43], %rs61;
st.shared.u16 [%rd43+2], %rs60;
mul.wide.u32 %rd178, %r18, 8;
add.s64 %rd180, %rd34, %rd178;
ld.shared.u64 %rd181, [%rd180];
ld.shared.u64 %rd182, [%rd180+8];
st.shared.u64 [%rd180], %rd182;
st.shared.u64 [%rd180+8], %rd181;
add.s64 %rd184, %rd35, %rd174;
ld.shared.u8 %rs62, [%rd184];
ld.shared.u8 %rs63, [%rd184+1];
st.shared.u8 [%rd184], %rs63;
st.shared.u8 [%rd184+1], %rs62;

BB6_46:
bar.sync 0;
and.b32 %r166, %r16, 7;
sub.s32 %r37, %r18, %r166;
add.s32 %r168, %r37, 8;
mul.wide.u32 %rd185, %r168, 2;
add.s64 %rd187, %rd32, %rd185;
mul.wide.u32 %rd188, %r37, 2;
add.s64 %rd189, %rd32, %rd188;
ld.shared.u16 %rs64, [%rd189];
ld.shared.u16 %rs65, [%rd187];

	{ cvt.f32.f16 %f15, %rs64;}


	
	{ cvt.f32.f16 %f16, %rs65;}


	setp.leu.f32	%p35, %f15, %f16;
@%p35 bra BB6_48;

cvt.u64.u32	%rd190, %r37;
add.s64 %rd192, %rd35, %rd190;
ld.shared.u8 %rs66, [%rd192];
mov.u32 %r342, 1;
setp.ne.s16	%p36, %rs66, 0;
@%p36 bra BB6_49;

BB6_48:
cvt.u64.u32	%rd193, %r168;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs67, [%rd195];
setp.eq.s16	%p37, %rs67, 0;
selp.u32	%r342, 1, 0, %p37;

BB6_49:
bfe.u32 %r180, %r16, 3, 1;
setp.ne.s32	%p38, %r342, %r180;
@%p38 bra BB6_51;

mul.wide.u32 %rd196, %r37, 8;
add.s64 %rd198, %rd34, %rd196;
mul.wide.u32 %rd199, %r168, 8;
add.s64 %rd200, %rd34, %rd199;
cvt.u64.u32	%rd201, %r37;
ld.shared.u16 %rs68, [%rd189];
cvt.u64.u32	%rd205, %r168;
ld.shared.u16 %rs69, [%rd187];
st.shared.u16 [%rd189], %rs69;
st.shared.u16 [%rd187], %rs68;
ld.shared.u64 %rd208, [%rd198];
ld.shared.u64 %rd209, [%rd200];
st.shared.u64 [%rd198], %rd209;
st.shared.u64 [%rd200], %rd208;
add.s64 %rd211, %rd35, %rd201;
ld.shared.u8 %rs70, [%rd211];
add.s64 %rd212, %rd35, %rd205;
ld.shared.u8 %rs71, [%rd212];
st.shared.u8 [%rd211], %rs71;
st.shared.u8 [%rd212], %rs70;

BB6_51:
bar.sync 0;
ld.shared.u16 %rs72, [%rd113];
ld.shared.u16 %rs73, [%rd111];

	{ cvt.f32.f16 %f17, %rs72;}


	
	{ cvt.f32.f16 %f18, %rs73;}


	setp.leu.f32	%p39, %f17, %f18;
@%p39 bra BB6_53;

cvt.u64.u32	%rd218, %r29;
add.s64 %rd220, %rd35, %rd218;
ld.shared.u8 %rs74, [%rd220];
mov.u32 %r343, 1;
setp.ne.s16	%p40, %rs74, 0;
@%p40 bra BB6_54;

BB6_53:
cvt.u64.u32	%rd221, %r114;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs75, [%rd223];
setp.eq.s16	%p41, %rs75, 0;
selp.u32	%r343, 1, 0, %p41;

BB6_54:
bfe.u32 %r203, %r16, 3, 1;
setp.ne.s32	%p42, %r343, %r203;
@%p42 bra BB6_56;

cvt.u64.u32	%rd224, %r29;
ld.shared.u16 %rs76, [%rd113];
cvt.u64.u32	%rd228, %r114;
ld.shared.u16 %rs77, [%rd111];
st.shared.u16 [%rd113], %rs77;
st.shared.u16 [%rd111], %rs76;
mul.wide.u32 %rd231, %r29, 8;
add.s64 %rd233, %rd34, %rd231;
ld.shared.u64 %rd234, [%rd233];
mul.wide.u32 %rd235, %r114, 8;
add.s64 %rd236, %rd34, %rd235;
ld.shared.u64 %rd237, [%rd236];
st.shared.u64 [%rd233], %rd237;
st.shared.u64 [%rd236], %rd234;
add.s64 %rd239, %rd35, %rd224;
ld.shared.u8 %rs78, [%rd239];
add.s64 %rd240, %rd35, %rd228;
ld.shared.u8 %rs79, [%rd240];
st.shared.u8 [%rd239], %rs79;
st.shared.u8 [%rd240], %rs78;

BB6_56:
bar.sync 0;
ld.shared.u16 %rs80, [%rd65];
ld.shared.u16 %rs81, [%rd63];

	{ cvt.f32.f16 %f19, %rs80;}


	
	{ cvt.f32.f16 %f20, %rs81;}


	setp.leu.f32	%p43, %f19, %f20;
@%p43 bra BB6_58;

cvt.u64.u32	%rd246, %r23;
add.s64 %rd248, %rd35, %rd246;
ld.shared.u8 %rs82, [%rd248];
mov.u32 %r344, 1;
setp.ne.s16	%p44, %rs82, 0;
@%p44 bra BB6_59;

BB6_58:
cvt.u64.u32	%rd249, %r82;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs83, [%rd251];
setp.eq.s16	%p45, %rs83, 0;
selp.u32	%r344, 1, 0, %p45;

BB6_59:
bfe.u32 %r225, %r16, 3, 1;
setp.ne.s32	%p46, %r344, %r225;
@%p46 bra BB6_61;

cvt.u64.u32	%rd252, %r23;
ld.shared.u16 %rs84, [%rd65];
cvt.u64.u32	%rd256, %r82;
ld.shared.u16 %rs85, [%rd63];
st.shared.u16 [%rd65], %rs85;
st.shared.u16 [%rd63], %rs84;
mul.wide.u32 %rd259, %r23, 8;
add.s64 %rd261, %rd34, %rd259;
ld.shared.u64 %rd262, [%rd261];
mul.wide.u32 %rd263, %r82, 8;
add.s64 %rd264, %rd34, %rd263;
ld.shared.u64 %rd265, [%rd264];
st.shared.u64 [%rd261], %rd265;
st.shared.u64 [%rd264], %rd262;
add.s64 %rd267, %rd35, %rd252;
ld.shared.u8 %rs86, [%rd267];
add.s64 %rd268, %rd35, %rd256;
ld.shared.u8 %rs87, [%rd268];
st.shared.u8 [%rd267], %rs87;
st.shared.u8 [%rd268], %rs86;

BB6_61:
bar.sync 0;
ld.shared.u16 %rs88, [%rd43];
ld.shared.u16 %rs89, [%rd43+2];

	{ cvt.f32.f16 %f21, %rs88;}


	
	{ cvt.f32.f16 %f22, %rs89;}


	setp.leu.f32	%p47, %f21, %f22;
@%p47 bra BB6_63;

cvt.u64.u32	%rd272, %r18;
add.s64 %rd274, %rd35, %rd272;
ld.shared.u8 %rs90, [%rd274];
mov.u32 %r345, 1;
setp.ne.s16	%p48, %rs90, 0;
@%p48 bra BB6_64;

BB6_63:
cvt.u64.u32	%rd275, %r18;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs91, [%rd277+1];
setp.eq.s16	%p49, %rs91, 0;
selp.u32	%r345, 1, 0, %p49;

BB6_64:
bfe.u32 %r239, %r16, 3, 1;
setp.ne.s32	%p50, %r345, %r239;
@%p50 bra BB6_66;

cvt.u64.u32	%rd278, %r18;
ld.shared.u16 %rs92, [%rd43];
ld.shared.u16 %rs93, [%rd43+2];
st.shared.u16 [%rd43], %rs93;
st.shared.u16 [%rd43+2], %rs92;
mul.wide.u32 %rd282, %r18, 8;
add.s64 %rd284, %rd34, %rd282;
ld.shared.u64 %rd285, [%rd284];
ld.shared.u64 %rd286, [%rd284+8];
st.shared.u64 [%rd284], %rd286;
st.shared.u64 [%rd284+8], %rd285;
add.s64 %rd288, %rd35, %rd278;
ld.shared.u8 %rs94, [%rd288];
ld.shared.u8 %rs95, [%rd288+1];
st.shared.u8 [%rd288], %rs95;
st.shared.u8 [%rd288+1], %rs94;

BB6_66:
bar.sync 0;
and.b32 %r242, %r16, 15;
sub.s32 %r243, %r18, %r242;
add.s32 %r244, %r243, 16;
mul.wide.u32 %rd289, %r244, 2;
add.s64 %rd291, %rd32, %rd289;
mul.wide.u32 %rd292, %r243, 2;
add.s64 %rd293, %rd32, %rd292;
ld.shared.u16 %rs96, [%rd293];
ld.shared.u16 %rs97, [%rd291];

	{ cvt.f32.f16 %f23, %rs96;}


	
	{ cvt.f32.f16 %f24, %rs97;}


	setp.leu.f32	%p51, %f23, %f24;
@%p51 bra BB6_68;

cvt.u64.u32	%rd294, %r243;
add.s64 %rd296, %rd35, %rd294;
ld.shared.u8 %rs98, [%rd296];
setp.ne.s16	%p52, %rs98, 0;
@%p52 bra BB6_70;

BB6_68:
cvt.u64.u32	%rd297, %r244;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs7, [%rd299];
setp.eq.s16	%p53, %rs7, 0;
@%p53 bra BB6_70;

cvt.u64.u32	%rd300, %r243;
ld.shared.u16 %rs99, [%rd293];
ld.shared.u16 %rs100, [%rd291];
st.shared.u16 [%rd293], %rs100;
st.shared.u16 [%rd291], %rs99;
mul.wide.u32 %rd307, %r243, 8;
add.s64 %rd309, %rd34, %rd307;
ld.shared.u64 %rd310, [%rd309];
mul.wide.u32 %rd311, %r244, 8;
add.s64 %rd312, %rd34, %rd311;
ld.shared.u64 %rd313, [%rd312];
st.shared.u64 [%rd309], %rd313;
st.shared.u64 [%rd312], %rd310;
add.s64 %rd315, %rd35, %rd300;
ld.shared.u8 %rs101, [%rd315];
st.shared.u8 [%rd315], %rs7;
st.shared.u8 [%rd299], %rs101;

BB6_70:
bar.sync 0;
ld.shared.u16 %rs102, [%rd189];
ld.shared.u16 %rs103, [%rd187];

	{ cvt.f32.f16 %f25, %rs102;}


	
	{ cvt.f32.f16 %f26, %rs103;}


	setp.leu.f32	%p54, %f25, %f26;
@%p54 bra BB6_72;

cvt.u64.u32	%rd322, %r37;
add.s64 %rd324, %rd35, %rd322;
ld.shared.u8 %rs104, [%rd324];
setp.ne.s16	%p55, %rs104, 0;
@%p55 bra BB6_74;

BB6_72:
cvt.u64.u32	%rd325, %r168;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs8, [%rd327];
setp.eq.s16	%p56, %rs8, 0;
@%p56 bra BB6_74;

cvt.u64.u32	%rd328, %r37;
ld.shared.u16 %rs105, [%rd189];
ld.shared.u16 %rs106, [%rd187];
st.shared.u16 [%rd189], %rs106;
st.shared.u16 [%rd187], %rs105;
mul.wide.u32 %rd335, %r37, 8;
add.s64 %rd337, %rd34, %rd335;
ld.shared.u64 %rd338, [%rd337];
mul.wide.u32 %rd339, %r168, 8;
add.s64 %rd340, %rd34, %rd339;
ld.shared.u64 %rd341, [%rd340];
st.shared.u64 [%rd337], %rd341;
st.shared.u64 [%rd340], %rd338;
add.s64 %rd343, %rd35, %rd328;
ld.shared.u8 %rs107, [%rd343];
st.shared.u8 [%rd343], %rs8;
st.shared.u8 [%rd327], %rs107;

BB6_74:
bar.sync 0;
ld.shared.u16 %rs108, [%rd113];
ld.shared.u16 %rs109, [%rd111];

	{ cvt.f32.f16 %f27, %rs108;}


	
	{ cvt.f32.f16 %f28, %rs109;}


	setp.leu.f32	%p57, %f27, %f28;
@%p57 bra BB6_76;

cvt.u64.u32	%rd350, %r29;
add.s64 %rd352, %rd35, %rd350;
ld.shared.u8 %rs110, [%rd352];
setp.ne.s16	%p58, %rs110, 0;
@%p58 bra BB6_78;

BB6_76:
cvt.u64.u32	%rd353, %r114;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs9, [%rd355];
setp.eq.s16	%p59, %rs9, 0;
@%p59 bra BB6_78;

cvt.u64.u32	%rd356, %r29;
ld.shared.u16 %rs111, [%rd113];
ld.shared.u16 %rs112, [%rd111];
st.shared.u16 [%rd113], %rs112;
st.shared.u16 [%rd111], %rs111;
mul.wide.u32 %rd363, %r29, 8;
add.s64 %rd365, %rd34, %rd363;
ld.shared.u64 %rd366, [%rd365];
mul.wide.u32 %rd367, %r114, 8;
add.s64 %rd368, %rd34, %rd367;
ld.shared.u64 %rd369, [%rd368];
st.shared.u64 [%rd365], %rd369;
st.shared.u64 [%rd368], %rd366;
add.s64 %rd371, %rd35, %rd356;
ld.shared.u8 %rs113, [%rd371];
st.shared.u8 [%rd371], %rs9;
st.shared.u8 [%rd355], %rs113;

BB6_78:
bar.sync 0;
ld.shared.u16 %rs114, [%rd65];
ld.shared.u16 %rs115, [%rd63];

	{ cvt.f32.f16 %f29, %rs114;}


	
	{ cvt.f32.f16 %f30, %rs115;}


	setp.leu.f32	%p60, %f29, %f30;
@%p60 bra BB6_80;

cvt.u64.u32	%rd378, %r23;
add.s64 %rd380, %rd35, %rd378;
ld.shared.u8 %rs116, [%rd380];
setp.ne.s16	%p61, %rs116, 0;
@%p61 bra BB6_82;

BB6_80:
cvt.u64.u32	%rd381, %r82;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs10, [%rd383];
setp.eq.s16	%p62, %rs10, 0;
@%p62 bra BB6_82;

cvt.u64.u32	%rd384, %r23;
ld.shared.u16 %rs117, [%rd65];
ld.shared.u16 %rs118, [%rd63];
st.shared.u16 [%rd65], %rs118;
st.shared.u16 [%rd63], %rs117;
mul.wide.u32 %rd391, %r23, 8;
add.s64 %rd393, %rd34, %rd391;
ld.shared.u64 %rd394, [%rd393];
mul.wide.u32 %rd395, %r82, 8;
add.s64 %rd396, %rd34, %rd395;
ld.shared.u64 %rd397, [%rd396];
st.shared.u64 [%rd393], %rd397;
st.shared.u64 [%rd396], %rd394;
add.s64 %rd399, %rd35, %rd384;
ld.shared.u8 %rs119, [%rd399];
st.shared.u8 [%rd399], %rs10;
st.shared.u8 [%rd383], %rs119;

BB6_82:
bar.sync 0;
ld.shared.u16 %rs120, [%rd43];
ld.shared.u16 %rs121, [%rd43+2];

	{ cvt.f32.f16 %f31, %rs120;}


	
	{ cvt.f32.f16 %f32, %rs121;}


	setp.leu.f32	%p63, %f31, %f32;
@%p63 bra BB6_84;

cvt.u64.u32	%rd404, %r18;
add.s64 %rd406, %rd35, %rd404;
ld.shared.u8 %rs122, [%rd406];
setp.ne.s16	%p64, %rs122, 0;
@%p64 bra BB6_86;

BB6_84:
cvt.u64.u32	%rd407, %r18;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs11, [%rd409+1];
setp.eq.s16	%p65, %rs11, 0;
@%p65 bra BB6_86;

ld.shared.u16 %rs123, [%rd43];
ld.shared.u16 %rs124, [%rd43+2];
st.shared.u16 [%rd43], %rs124;
st.shared.u16 [%rd43+2], %rs123;
mul.wide.u32 %rd414, %r18, 8;
add.s64 %rd416, %rd34, %rd414;
ld.shared.u64 %rd417, [%rd416];
ld.shared.u64 %rd418, [%rd416+8];
st.shared.u64 [%rd416], %rd418;
st.shared.u64 [%rd416+8], %rd417;
ld.shared.u8 %rs125, [%rd409];
st.shared.u8 [%rd409], %rs11;
st.shared.u8 [%rd409+1], %rs125;

BB6_86:
bar.sync 0;
@!%p1 bra BB6_88;
bra.uni BB6_87;

BB6_87:
ld.shared.u16 %rs126, [%rd12];
st.global.u16 [%rd9], %rs126;
ld.shared.u64 %rd427, [%rd13];
mad.lo.s32 %r326, %r16, %r51, %r15;
ld.local.u64 %rd428, [%rd2];
mul.wide.u32 %rd429, %r326, 8;
add.s64 %rd430, %rd428, %rd429;
st.u64 [%rd430], %rd427;

BB6_88:
@%p10 bra BB6_90;

ld.shared.u16 %rs127, [%rd12+32];
st.global.u16 [%rd15], %rs127;
ld.shared.u64 %rd437, [%rd13+128];
mad.lo.s32 %r331, %r17, %r51, %r15;
ld.local.u64 %rd438, [%rd2];
mul.wide.u32 %rd439, %r331, 8;
add.s64 %rd440, %rd438, %rd439;
st.u64 [%rd440], %rd437;

BB6_90:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot7[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<67>;
.reg .b16 %rs<130>;
.reg .f32 %f<33>;
.reg .b32 %r<346>;
.reg .b64 %rd<445>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[64];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd444, __local_depot7;
cvta.local.u64 %SP, %rd444;
ld.param.u32 %r48, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r49, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r50, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r51, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd2, %rd18;
ld.param.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd3, %rd19;
mov.u32 %r332, 0;
mov.pred %p4, 0;
@%p4 bra BB7_2;

BB7_1:
mul.wide.s32 %rd20, %r332, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r332, %r332, 1;
setp.lt.u32	%p5, %r332, 27;
@%p5 bra BB7_1;

BB7_2:
mov.u32 %r53, %nctaid.y;
mov.u32 %r54, %ctaid.z;
mov.u32 %r55, %ctaid.y;
mad.lo.s32 %r56, %r53, %r54, %r55;
mov.u32 %r57, %nctaid.x;
mov.u32 %r58, %ctaid.x;
mad.lo.s32 %r334, %r56, %r57, %r58;
setp.ge.u32	%p6, %r334, %r48;
@%p6 bra BB7_90;

ld.param.u32 %r60, [%rd1+108];
mul.lo.s32 %r4, %r334, %r60;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r333, %r5, -1;
mov.u32 %r335, 0;
setp.lt.s32	%p7, %r333, 1;
@%p7 bra BB7_6;

mul.wide.s32 %rd24, %r5, 4;
add.s64 %rd441, %rd2, %rd24;
mov.u32 %r335, 0;

BB7_5:
ld.local.u32 %r62, [%rd441+4];
rem.u32 %r63, %r334, %r62;
ld.local.u32 %r64, [%rd441+104];
mad.lo.s32 %r335, %r64, %r63, %r335;
div.u32 %r334, %r334, %r62;
add.s64 %rd441, %rd441, -4;
add.s32 %r333, %r333, -1;
setp.gt.s32	%p8, %r333, 0;
@%p8 bra BB7_5;

BB7_6:
ld.local.u32 %r65, [%rd2+108];
mad.lo.s32 %r15, %r65, %r334, %r335;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 16;
setp.lt.u32	%p1, %r16, %r49;
mad.lo.s32 %r66, %r16, %r50, %r4;
mul.wide.u32 %rd25, %r66, 2;
add.s64 %rd9, %rd3, %rd25;
@%p1 bra BB7_8;
bra.uni BB7_7;

BB7_8:
ld.global.u16 %rs128, [%rd9];
bra.uni BB7_9;

BB7_7:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs128, %f1;}



BB7_9:
mov.u64 %rd442, 0;
setp.ge.u32	%p9, %r16, %r49;
@%p9 bra BB7_11;

mad.lo.s32 %r67, %r16, %r51, %r15;
ld.local.u64 %rd27, [%rd2];
mul.wide.u32 %rd28, %r67, 8;
add.s64 %rd29, %rd27, %rd28;
ld.u64 %rd442, [%rd29];

BB7_11:
selp.u16	%rs13, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 2;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd12, %rd32, %rd31;
st.shared.u16 [%rd12], %rs128;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd13, %rd34, %rd33;
st.shared.u64 [%rd13], %rd442;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIN3c104HalfElLin2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd14, %rd35, %rd30;
st.shared.u8 [%rd14], %rs13;
setp.lt.u32	%p2, %r17, %r49;
mad.lo.s32 %r68, %r17, %r50, %r4;
mul.wide.u32 %rd36, %r68, 2;
add.s64 %rd15, %rd3, %rd36;
@%p2 bra BB7_13;
bra.uni BB7_12;

BB7_13:
ld.global.u16 %rs129, [%rd15];
bra.uni BB7_14;

BB7_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs129, %f2;}



BB7_14:
mov.u64 %rd443, 0;
setp.ge.u32	%p10, %r17, %r49;
@%p10 bra BB7_16;

mad.lo.s32 %r69, %r17, %r51, %r15;
ld.local.u64 %rd38, [%rd2];
mul.wide.u32 %rd39, %r69, 8;
add.s64 %rd40, %rd38, %rd39;
ld.u64 %rd443, [%rd40];

BB7_16:
selp.u16	%rs15, 1, 0, %p2;
st.shared.u16 [%rd12+32], %rs129;
st.shared.u64 [%rd13+128], %rd443;
st.shared.u8 [%rd14+16], %rs15;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd41, %r18, 2;
add.s64 %rd43, %rd32, %rd41;
ld.shared.u16 %rs16, [%rd43];
ld.shared.u16 %rs17, [%rd43+2];

	{ cvt.f32.f16 %f3, %rs16;}


	
	{ cvt.f32.f16 %f4, %rs17;}


	setp.geu.f32	%p11, %f3, %f4;
@%p11 bra BB7_18;

cvt.u64.u32	%rd44, %r18;
add.s64 %rd46, %rd35, %rd44;
ld.shared.u8 %rs18, [%rd46];
mov.u32 %r336, 1;
setp.ne.s16	%p12, %rs18, 0;
@%p12 bra BB7_19;

BB7_18:
cvt.u64.u32	%rd47, %r18;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs19, [%rd49+1];
setp.eq.s16	%p13, %rs19, 0;
selp.u32	%r336, 1, 0, %p13;

BB7_19:
and.b32 %r76, %r16, 1;
setp.ne.s32	%p14, %r336, %r76;
@%p14 bra BB7_21;

mul.wide.u32 %rd50, %r18, 8;
add.s64 %rd52, %rd34, %rd50;
cvt.u64.u32	%rd53, %r18;
ld.shared.u16 %rs20, [%rd43];
ld.shared.u16 %rs21, [%rd43+2];
st.shared.u16 [%rd43], %rs21;
st.shared.u16 [%rd43+2], %rs20;
ld.shared.u64 %rd57, [%rd52];
ld.shared.u64 %rd58, [%rd52+8];
st.shared.u64 [%rd52], %rd58;
st.shared.u64 [%rd52+8], %rd57;
add.s64 %rd60, %rd35, %rd53;
ld.shared.u8 %rs22, [%rd60];
ld.shared.u8 %rs23, [%rd60+1];
st.shared.u8 [%rd60], %rs23;
st.shared.u8 [%rd60+1], %rs22;

BB7_21:
bar.sync 0;
sub.s32 %r23, %r18, %r76;
add.s32 %r82, %r23, 2;
mul.wide.u32 %rd61, %r82, 2;
add.s64 %rd63, %rd32, %rd61;
mul.wide.u32 %rd64, %r23, 2;
add.s64 %rd65, %rd32, %rd64;
ld.shared.u16 %rs24, [%rd65];
ld.shared.u16 %rs25, [%rd63];

	{ cvt.f32.f16 %f5, %rs24;}


	
	{ cvt.f32.f16 %f6, %rs25;}


	setp.geu.f32	%p15, %f5, %f6;
@%p15 bra BB7_23;

cvt.u64.u32	%rd66, %r23;
add.s64 %rd68, %rd35, %rd66;
ld.shared.u8 %rs26, [%rd68];
mov.u32 %r337, 1;
setp.ne.s16	%p16, %rs26, 0;
@%p16 bra BB7_24;

BB7_23:
cvt.u64.u32	%rd69, %r82;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs27, [%rd71];
setp.eq.s16	%p17, %rs27, 0;
selp.u32	%r337, 1, 0, %p17;

BB7_24:
bfe.u32 %r94, %r16, 1, 1;
setp.ne.s32	%p18, %r337, %r94;
@%p18 bra BB7_26;

mul.wide.u32 %rd72, %r23, 8;
add.s64 %rd74, %rd34, %rd72;
mul.wide.u32 %rd75, %r82, 8;
add.s64 %rd76, %rd34, %rd75;
cvt.u64.u32	%rd77, %r23;
ld.shared.u16 %rs28, [%rd65];
cvt.u64.u32	%rd81, %r82;
ld.shared.u16 %rs29, [%rd63];
st.shared.u16 [%rd65], %rs29;
st.shared.u16 [%rd63], %rs28;
ld.shared.u64 %rd84, [%rd74];
ld.shared.u64 %rd85, [%rd76];
st.shared.u64 [%rd74], %rd85;
st.shared.u64 [%rd76], %rd84;
add.s64 %rd87, %rd35, %rd77;
ld.shared.u8 %rs30, [%rd87];
add.s64 %rd88, %rd35, %rd81;
ld.shared.u8 %rs31, [%rd88];
st.shared.u8 [%rd87], %rs31;
st.shared.u8 [%rd88], %rs30;

BB7_26:
bar.sync 0;
ld.shared.u16 %rs32, [%rd43];
ld.shared.u16 %rs33, [%rd43+2];

	{ cvt.f32.f16 %f7, %rs32;}


	
	{ cvt.f32.f16 %f8, %rs33;}


	setp.geu.f32	%p19, %f7, %f8;
@%p19 bra BB7_28;

cvt.u64.u32	%rd92, %r18;
add.s64 %rd94, %rd35, %rd92;
ld.shared.u8 %rs34, [%rd94];
mov.u32 %r338, 1;
setp.ne.s16	%p20, %rs34, 0;
@%p20 bra BB7_29;

BB7_28:
cvt.u64.u32	%rd95, %r18;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs35, [%rd97+1];
setp.eq.s16	%p21, %rs35, 0;
selp.u32	%r338, 1, 0, %p21;

BB7_29:
bfe.u32 %r109, %r16, 1, 1;
setp.ne.s32	%p22, %r338, %r109;
@%p22 bra BB7_31;

cvt.u64.u32	%rd98, %r18;
ld.shared.u16 %rs36, [%rd43];
ld.shared.u16 %rs37, [%rd43+2];
st.shared.u16 [%rd43], %rs37;
st.shared.u16 [%rd43+2], %rs36;
mul.wide.u32 %rd102, %r18, 8;
add.s64 %rd104, %rd34, %rd102;
ld.shared.u64 %rd105, [%rd104];
ld.shared.u64 %rd106, [%rd104+8];
st.shared.u64 [%rd104], %rd106;
st.shared.u64 [%rd104+8], %rd105;
add.s64 %rd108, %rd35, %rd98;
ld.shared.u8 %rs38, [%rd108];
ld.shared.u8 %rs39, [%rd108+1];
st.shared.u8 [%rd108], %rs39;
st.shared.u8 [%rd108+1], %rs38;

BB7_31:
bar.sync 0;
and.b32 %r112, %r16, 3;
sub.s32 %r29, %r18, %r112;
add.s32 %r114, %r29, 4;
mul.wide.u32 %rd109, %r114, 2;
add.s64 %rd111, %rd32, %rd109;
mul.wide.u32 %rd112, %r29, 2;
add.s64 %rd113, %rd32, %rd112;
ld.shared.u16 %rs40, [%rd113];
ld.shared.u16 %rs41, [%rd111];

	{ cvt.f32.f16 %f9, %rs40;}


	
	{ cvt.f32.f16 %f10, %rs41;}


	setp.geu.f32	%p23, %f9, %f10;
@%p23 bra BB7_33;

cvt.u64.u32	%rd114, %r29;
add.s64 %rd116, %rd35, %rd114;
ld.shared.u8 %rs42, [%rd116];
mov.u32 %r339, 1;
setp.ne.s16	%p24, %rs42, 0;
@%p24 bra BB7_34;

BB7_33:
cvt.u64.u32	%rd117, %r114;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs43, [%rd119];
setp.eq.s16	%p25, %rs43, 0;
selp.u32	%r339, 1, 0, %p25;

BB7_34:
bfe.u32 %r126, %r16, 2, 1;
setp.ne.s32	%p26, %r339, %r126;
@%p26 bra BB7_36;

mul.wide.u32 %rd120, %r29, 8;
add.s64 %rd122, %rd34, %rd120;
mul.wide.u32 %rd123, %r114, 8;
add.s64 %rd124, %rd34, %rd123;
cvt.u64.u32	%rd125, %r29;
ld.shared.u16 %rs44, [%rd113];
cvt.u64.u32	%rd129, %r114;
ld.shared.u16 %rs45, [%rd111];
st.shared.u16 [%rd113], %rs45;
st.shared.u16 [%rd111], %rs44;
ld.shared.u64 %rd132, [%rd122];
ld.shared.u64 %rd133, [%rd124];
st.shared.u64 [%rd122], %rd133;
st.shared.u64 [%rd124], %rd132;
add.s64 %rd135, %rd35, %rd125;
ld.shared.u8 %rs46, [%rd135];
add.s64 %rd136, %rd35, %rd129;
ld.shared.u8 %rs47, [%rd136];
st.shared.u8 [%rd135], %rs47;
st.shared.u8 [%rd136], %rs46;

BB7_36:
bar.sync 0;
ld.shared.u16 %rs48, [%rd65];
ld.shared.u16 %rs49, [%rd63];

	{ cvt.f32.f16 %f11, %rs48;}


	
	{ cvt.f32.f16 %f12, %rs49;}


	setp.geu.f32	%p27, %f11, %f12;
@%p27 bra BB7_38;

cvt.u64.u32	%rd142, %r23;
add.s64 %rd144, %rd35, %rd142;
ld.shared.u8 %rs50, [%rd144];
mov.u32 %r340, 1;
setp.ne.s16	%p28, %rs50, 0;
@%p28 bra BB7_39;

BB7_38:
cvt.u64.u32	%rd145, %r82;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs51, [%rd147];
setp.eq.s16	%p29, %rs51, 0;
selp.u32	%r340, 1, 0, %p29;

BB7_39:
bfe.u32 %r149, %r16, 2, 1;
setp.ne.s32	%p30, %r340, %r149;
@%p30 bra BB7_41;

cvt.u64.u32	%rd148, %r23;
ld.shared.u16 %rs52, [%rd65];
cvt.u64.u32	%rd152, %r82;
ld.shared.u16 %rs53, [%rd63];
st.shared.u16 [%rd65], %rs53;
st.shared.u16 [%rd63], %rs52;
mul.wide.u32 %rd155, %r23, 8;
add.s64 %rd157, %rd34, %rd155;
ld.shared.u64 %rd158, [%rd157];
mul.wide.u32 %rd159, %r82, 8;
add.s64 %rd160, %rd34, %rd159;
ld.shared.u64 %rd161, [%rd160];
st.shared.u64 [%rd157], %rd161;
st.shared.u64 [%rd160], %rd158;
add.s64 %rd163, %rd35, %rd148;
ld.shared.u8 %rs54, [%rd163];
add.s64 %rd164, %rd35, %rd152;
ld.shared.u8 %rs55, [%rd164];
st.shared.u8 [%rd163], %rs55;
st.shared.u8 [%rd164], %rs54;

BB7_41:
bar.sync 0;
ld.shared.u16 %rs56, [%rd43];
ld.shared.u16 %rs57, [%rd43+2];

	{ cvt.f32.f16 %f13, %rs56;}


	
	{ cvt.f32.f16 %f14, %rs57;}


	setp.geu.f32	%p31, %f13, %f14;
@%p31 bra BB7_43;

cvt.u64.u32	%rd168, %r18;
add.s64 %rd170, %rd35, %rd168;
ld.shared.u8 %rs58, [%rd170];
mov.u32 %r341, 1;
setp.ne.s16	%p32, %rs58, 0;
@%p32 bra BB7_44;

BB7_43:
cvt.u64.u32	%rd171, %r18;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs59, [%rd173+1];
setp.eq.s16	%p33, %rs59, 0;
selp.u32	%r341, 1, 0, %p33;

BB7_44:
bfe.u32 %r163, %r16, 2, 1;
setp.ne.s32	%p34, %r341, %r163;
@%p34 bra BB7_46;

cvt.u64.u32	%rd174, %r18;
ld.shared.u16 %rs60, [%rd43];
ld.shared.u16 %rs61, [%rd43+2];
st.shared.u16 [%rd43], %rs61;
st.shared.u16 [%rd43+2], %rs60;
mul.wide.u32 %rd178, %r18, 8;
add.s64 %rd180, %rd34, %rd178;
ld.shared.u64 %rd181, [%rd180];
ld.shared.u64 %rd182, [%rd180+8];
st.shared.u64 [%rd180], %rd182;
st.shared.u64 [%rd180+8], %rd181;
add.s64 %rd184, %rd35, %rd174;
ld.shared.u8 %rs62, [%rd184];
ld.shared.u8 %rs63, [%rd184+1];
st.shared.u8 [%rd184], %rs63;
st.shared.u8 [%rd184+1], %rs62;

BB7_46:
bar.sync 0;
and.b32 %r166, %r16, 7;
sub.s32 %r37, %r18, %r166;
add.s32 %r168, %r37, 8;
mul.wide.u32 %rd185, %r168, 2;
add.s64 %rd187, %rd32, %rd185;
mul.wide.u32 %rd188, %r37, 2;
add.s64 %rd189, %rd32, %rd188;
ld.shared.u16 %rs64, [%rd189];
ld.shared.u16 %rs65, [%rd187];

	{ cvt.f32.f16 %f15, %rs64;}


	
	{ cvt.f32.f16 %f16, %rs65;}


	setp.geu.f32	%p35, %f15, %f16;
@%p35 bra BB7_48;

cvt.u64.u32	%rd190, %r37;
add.s64 %rd192, %rd35, %rd190;
ld.shared.u8 %rs66, [%rd192];
mov.u32 %r342, 1;
setp.ne.s16	%p36, %rs66, 0;
@%p36 bra BB7_49;

BB7_48:
cvt.u64.u32	%rd193, %r168;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs67, [%rd195];
setp.eq.s16	%p37, %rs67, 0;
selp.u32	%r342, 1, 0, %p37;

BB7_49:
bfe.u32 %r180, %r16, 3, 1;
setp.ne.s32	%p38, %r342, %r180;
@%p38 bra BB7_51;

mul.wide.u32 %rd196, %r37, 8;
add.s64 %rd198, %rd34, %rd196;
mul.wide.u32 %rd199, %r168, 8;
add.s64 %rd200, %rd34, %rd199;
cvt.u64.u32	%rd201, %r37;
ld.shared.u16 %rs68, [%rd189];
cvt.u64.u32	%rd205, %r168;
ld.shared.u16 %rs69, [%rd187];
st.shared.u16 [%rd189], %rs69;
st.shared.u16 [%rd187], %rs68;
ld.shared.u64 %rd208, [%rd198];
ld.shared.u64 %rd209, [%rd200];
st.shared.u64 [%rd198], %rd209;
st.shared.u64 [%rd200], %rd208;
add.s64 %rd211, %rd35, %rd201;
ld.shared.u8 %rs70, [%rd211];
add.s64 %rd212, %rd35, %rd205;
ld.shared.u8 %rs71, [%rd212];
st.shared.u8 [%rd211], %rs71;
st.shared.u8 [%rd212], %rs70;

BB7_51:
bar.sync 0;
ld.shared.u16 %rs72, [%rd113];
ld.shared.u16 %rs73, [%rd111];

	{ cvt.f32.f16 %f17, %rs72;}


	
	{ cvt.f32.f16 %f18, %rs73;}


	setp.geu.f32	%p39, %f17, %f18;
@%p39 bra BB7_53;

cvt.u64.u32	%rd218, %r29;
add.s64 %rd220, %rd35, %rd218;
ld.shared.u8 %rs74, [%rd220];
mov.u32 %r343, 1;
setp.ne.s16	%p40, %rs74, 0;
@%p40 bra BB7_54;

BB7_53:
cvt.u64.u32	%rd221, %r114;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs75, [%rd223];
setp.eq.s16	%p41, %rs75, 0;
selp.u32	%r343, 1, 0, %p41;

BB7_54:
bfe.u32 %r203, %r16, 3, 1;
setp.ne.s32	%p42, %r343, %r203;
@%p42 bra BB7_56;

cvt.u64.u32	%rd224, %r29;
ld.shared.u16 %rs76, [%rd113];
cvt.u64.u32	%rd228, %r114;
ld.shared.u16 %rs77, [%rd111];
st.shared.u16 [%rd113], %rs77;
st.shared.u16 [%rd111], %rs76;
mul.wide.u32 %rd231, %r29, 8;
add.s64 %rd233, %rd34, %rd231;
ld.shared.u64 %rd234, [%rd233];
mul.wide.u32 %rd235, %r114, 8;
add.s64 %rd236, %rd34, %rd235;
ld.shared.u64 %rd237, [%rd236];
st.shared.u64 [%rd233], %rd237;
st.shared.u64 [%rd236], %rd234;
add.s64 %rd239, %rd35, %rd224;
ld.shared.u8 %rs78, [%rd239];
add.s64 %rd240, %rd35, %rd228;
ld.shared.u8 %rs79, [%rd240];
st.shared.u8 [%rd239], %rs79;
st.shared.u8 [%rd240], %rs78;

BB7_56:
bar.sync 0;
ld.shared.u16 %rs80, [%rd65];
ld.shared.u16 %rs81, [%rd63];

	{ cvt.f32.f16 %f19, %rs80;}


	
	{ cvt.f32.f16 %f20, %rs81;}


	setp.geu.f32	%p43, %f19, %f20;
@%p43 bra BB7_58;

cvt.u64.u32	%rd246, %r23;
add.s64 %rd248, %rd35, %rd246;
ld.shared.u8 %rs82, [%rd248];
mov.u32 %r344, 1;
setp.ne.s16	%p44, %rs82, 0;
@%p44 bra BB7_59;

BB7_58:
cvt.u64.u32	%rd249, %r82;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs83, [%rd251];
setp.eq.s16	%p45, %rs83, 0;
selp.u32	%r344, 1, 0, %p45;

BB7_59:
bfe.u32 %r225, %r16, 3, 1;
setp.ne.s32	%p46, %r344, %r225;
@%p46 bra BB7_61;

cvt.u64.u32	%rd252, %r23;
ld.shared.u16 %rs84, [%rd65];
cvt.u64.u32	%rd256, %r82;
ld.shared.u16 %rs85, [%rd63];
st.shared.u16 [%rd65], %rs85;
st.shared.u16 [%rd63], %rs84;
mul.wide.u32 %rd259, %r23, 8;
add.s64 %rd261, %rd34, %rd259;
ld.shared.u64 %rd262, [%rd261];
mul.wide.u32 %rd263, %r82, 8;
add.s64 %rd264, %rd34, %rd263;
ld.shared.u64 %rd265, [%rd264];
st.shared.u64 [%rd261], %rd265;
st.shared.u64 [%rd264], %rd262;
add.s64 %rd267, %rd35, %rd252;
ld.shared.u8 %rs86, [%rd267];
add.s64 %rd268, %rd35, %rd256;
ld.shared.u8 %rs87, [%rd268];
st.shared.u8 [%rd267], %rs87;
st.shared.u8 [%rd268], %rs86;

BB7_61:
bar.sync 0;
ld.shared.u16 %rs88, [%rd43];
ld.shared.u16 %rs89, [%rd43+2];

	{ cvt.f32.f16 %f21, %rs88;}


	
	{ cvt.f32.f16 %f22, %rs89;}


	setp.geu.f32	%p47, %f21, %f22;
@%p47 bra BB7_63;

cvt.u64.u32	%rd272, %r18;
add.s64 %rd274, %rd35, %rd272;
ld.shared.u8 %rs90, [%rd274];
mov.u32 %r345, 1;
setp.ne.s16	%p48, %rs90, 0;
@%p48 bra BB7_64;

BB7_63:
cvt.u64.u32	%rd275, %r18;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs91, [%rd277+1];
setp.eq.s16	%p49, %rs91, 0;
selp.u32	%r345, 1, 0, %p49;

BB7_64:
bfe.u32 %r239, %r16, 3, 1;
setp.ne.s32	%p50, %r345, %r239;
@%p50 bra BB7_66;

cvt.u64.u32	%rd278, %r18;
ld.shared.u16 %rs92, [%rd43];
ld.shared.u16 %rs93, [%rd43+2];
st.shared.u16 [%rd43], %rs93;
st.shared.u16 [%rd43+2], %rs92;
mul.wide.u32 %rd282, %r18, 8;
add.s64 %rd284, %rd34, %rd282;
ld.shared.u64 %rd285, [%rd284];
ld.shared.u64 %rd286, [%rd284+8];
st.shared.u64 [%rd284], %rd286;
st.shared.u64 [%rd284+8], %rd285;
add.s64 %rd288, %rd35, %rd278;
ld.shared.u8 %rs94, [%rd288];
ld.shared.u8 %rs95, [%rd288+1];
st.shared.u8 [%rd288], %rs95;
st.shared.u8 [%rd288+1], %rs94;

BB7_66:
bar.sync 0;
and.b32 %r242, %r16, 15;
sub.s32 %r243, %r18, %r242;
add.s32 %r244, %r243, 16;
mul.wide.u32 %rd289, %r244, 2;
add.s64 %rd291, %rd32, %rd289;
mul.wide.u32 %rd292, %r243, 2;
add.s64 %rd293, %rd32, %rd292;
ld.shared.u16 %rs96, [%rd293];
ld.shared.u16 %rs97, [%rd291];

	{ cvt.f32.f16 %f23, %rs96;}


	
	{ cvt.f32.f16 %f24, %rs97;}


	setp.geu.f32	%p51, %f23, %f24;
@%p51 bra BB7_68;

cvt.u64.u32	%rd294, %r243;
add.s64 %rd296, %rd35, %rd294;
ld.shared.u8 %rs98, [%rd296];
setp.ne.s16	%p52, %rs98, 0;
@%p52 bra BB7_70;

BB7_68:
cvt.u64.u32	%rd297, %r244;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs7, [%rd299];
setp.eq.s16	%p53, %rs7, 0;
@%p53 bra BB7_70;

cvt.u64.u32	%rd300, %r243;
ld.shared.u16 %rs99, [%rd293];
ld.shared.u16 %rs100, [%rd291];
st.shared.u16 [%rd293], %rs100;
st.shared.u16 [%rd291], %rs99;
mul.wide.u32 %rd307, %r243, 8;
add.s64 %rd309, %rd34, %rd307;
ld.shared.u64 %rd310, [%rd309];
mul.wide.u32 %rd311, %r244, 8;
add.s64 %rd312, %rd34, %rd311;
ld.shared.u64 %rd313, [%rd312];
st.shared.u64 [%rd309], %rd313;
st.shared.u64 [%rd312], %rd310;
add.s64 %rd315, %rd35, %rd300;
ld.shared.u8 %rs101, [%rd315];
st.shared.u8 [%rd315], %rs7;
st.shared.u8 [%rd299], %rs101;

BB7_70:
bar.sync 0;
ld.shared.u16 %rs102, [%rd189];
ld.shared.u16 %rs103, [%rd187];

	{ cvt.f32.f16 %f25, %rs102;}


	
	{ cvt.f32.f16 %f26, %rs103;}


	setp.geu.f32	%p54, %f25, %f26;
@%p54 bra BB7_72;

cvt.u64.u32	%rd322, %r37;
add.s64 %rd324, %rd35, %rd322;
ld.shared.u8 %rs104, [%rd324];
setp.ne.s16	%p55, %rs104, 0;
@%p55 bra BB7_74;

BB7_72:
cvt.u64.u32	%rd325, %r168;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs8, [%rd327];
setp.eq.s16	%p56, %rs8, 0;
@%p56 bra BB7_74;

cvt.u64.u32	%rd328, %r37;
ld.shared.u16 %rs105, [%rd189];
ld.shared.u16 %rs106, [%rd187];
st.shared.u16 [%rd189], %rs106;
st.shared.u16 [%rd187], %rs105;
mul.wide.u32 %rd335, %r37, 8;
add.s64 %rd337, %rd34, %rd335;
ld.shared.u64 %rd338, [%rd337];
mul.wide.u32 %rd339, %r168, 8;
add.s64 %rd340, %rd34, %rd339;
ld.shared.u64 %rd341, [%rd340];
st.shared.u64 [%rd337], %rd341;
st.shared.u64 [%rd340], %rd338;
add.s64 %rd343, %rd35, %rd328;
ld.shared.u8 %rs107, [%rd343];
st.shared.u8 [%rd343], %rs8;
st.shared.u8 [%rd327], %rs107;

BB7_74:
bar.sync 0;
ld.shared.u16 %rs108, [%rd113];
ld.shared.u16 %rs109, [%rd111];

	{ cvt.f32.f16 %f27, %rs108;}


	
	{ cvt.f32.f16 %f28, %rs109;}


	setp.geu.f32	%p57, %f27, %f28;
@%p57 bra BB7_76;

cvt.u64.u32	%rd350, %r29;
add.s64 %rd352, %rd35, %rd350;
ld.shared.u8 %rs110, [%rd352];
setp.ne.s16	%p58, %rs110, 0;
@%p58 bra BB7_78;

BB7_76:
cvt.u64.u32	%rd353, %r114;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs9, [%rd355];
setp.eq.s16	%p59, %rs9, 0;
@%p59 bra BB7_78;

cvt.u64.u32	%rd356, %r29;
ld.shared.u16 %rs111, [%rd113];
ld.shared.u16 %rs112, [%rd111];
st.shared.u16 [%rd113], %rs112;
st.shared.u16 [%rd111], %rs111;
mul.wide.u32 %rd363, %r29, 8;
add.s64 %rd365, %rd34, %rd363;
ld.shared.u64 %rd366, [%rd365];
mul.wide.u32 %rd367, %r114, 8;
add.s64 %rd368, %rd34, %rd367;
ld.shared.u64 %rd369, [%rd368];
st.shared.u64 [%rd365], %rd369;
st.shared.u64 [%rd368], %rd366;
add.s64 %rd371, %rd35, %rd356;
ld.shared.u8 %rs113, [%rd371];
st.shared.u8 [%rd371], %rs9;
st.shared.u8 [%rd355], %rs113;

BB7_78:
bar.sync 0;
ld.shared.u16 %rs114, [%rd65];
ld.shared.u16 %rs115, [%rd63];

	{ cvt.f32.f16 %f29, %rs114;}


	
	{ cvt.f32.f16 %f30, %rs115;}


	setp.geu.f32	%p60, %f29, %f30;
@%p60 bra BB7_80;

cvt.u64.u32	%rd378, %r23;
add.s64 %rd380, %rd35, %rd378;
ld.shared.u8 %rs116, [%rd380];
setp.ne.s16	%p61, %rs116, 0;
@%p61 bra BB7_82;

BB7_80:
cvt.u64.u32	%rd381, %r82;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs10, [%rd383];
setp.eq.s16	%p62, %rs10, 0;
@%p62 bra BB7_82;

cvt.u64.u32	%rd384, %r23;
ld.shared.u16 %rs117, [%rd65];
ld.shared.u16 %rs118, [%rd63];
st.shared.u16 [%rd65], %rs118;
st.shared.u16 [%rd63], %rs117;
mul.wide.u32 %rd391, %r23, 8;
add.s64 %rd393, %rd34, %rd391;
ld.shared.u64 %rd394, [%rd393];
mul.wide.u32 %rd395, %r82, 8;
add.s64 %rd396, %rd34, %rd395;
ld.shared.u64 %rd397, [%rd396];
st.shared.u64 [%rd393], %rd397;
st.shared.u64 [%rd396], %rd394;
add.s64 %rd399, %rd35, %rd384;
ld.shared.u8 %rs119, [%rd399];
st.shared.u8 [%rd399], %rs10;
st.shared.u8 [%rd383], %rs119;

BB7_82:
bar.sync 0;
ld.shared.u16 %rs120, [%rd43];
ld.shared.u16 %rs121, [%rd43+2];

	{ cvt.f32.f16 %f31, %rs120;}


	
	{ cvt.f32.f16 %f32, %rs121;}


	setp.geu.f32	%p63, %f31, %f32;
@%p63 bra BB7_84;

cvt.u64.u32	%rd404, %r18;
add.s64 %rd406, %rd35, %rd404;
ld.shared.u8 %rs122, [%rd406];
setp.ne.s16	%p64, %rs122, 0;
@%p64 bra BB7_86;

BB7_84:
cvt.u64.u32	%rd407, %r18;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs11, [%rd409+1];
setp.eq.s16	%p65, %rs11, 0;
@%p65 bra BB7_86;

ld.shared.u16 %rs123, [%rd43];
ld.shared.u16 %rs124, [%rd43+2];
st.shared.u16 [%rd43], %rs124;
st.shared.u16 [%rd43+2], %rs123;
mul.wide.u32 %rd414, %r18, 8;
add.s64 %rd416, %rd34, %rd414;
ld.shared.u64 %rd417, [%rd416];
ld.shared.u64 %rd418, [%rd416+8];
st.shared.u64 [%rd416], %rd418;
st.shared.u64 [%rd416+8], %rd417;
ld.shared.u8 %rs125, [%rd409];
st.shared.u8 [%rd409], %rs11;
st.shared.u8 [%rd409+1], %rs125;

BB7_86:
bar.sync 0;
@!%p1 bra BB7_88;
bra.uni BB7_87;

BB7_87:
ld.shared.u16 %rs126, [%rd12];
st.global.u16 [%rd9], %rs126;
ld.shared.u64 %rd427, [%rd13];
mad.lo.s32 %r326, %r16, %r51, %r15;
ld.local.u64 %rd428, [%rd2];
mul.wide.u32 %rd429, %r326, 8;
add.s64 %rd430, %rd428, %rd429;
st.u64 [%rd430], %rd427;

BB7_88:
@%p10 bra BB7_90;

ld.shared.u16 %rs127, [%rd12+32];
st.global.u16 [%rd15], %rs127;
ld.shared.u64 %rd437, [%rd13+128];
mad.lo.s32 %r331, %r17, %r51, %r15;
ld.local.u64 %rd438, [%rd2];
mul.wide.u32 %rd439, %r331, 8;
add.s64 %rd440, %rd438, %rd439;
st.u64 [%rd440], %rd437;

BB7_90:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot8[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<213>;
.reg .b16 %rs<420>;
.reg .f32 %f<107>;
.reg .b32 %r<914>;
.reg .b64 %rd<1363>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[4096];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1362, __local_depot8;
cvta.local.u64 %SP, %rd1362;
ld.param.u32 %r117, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r118, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r119, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r120, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd71, %SP, 0;
cvta.to.local.u64 %rd2, %rd71;
ld.param.u64 %rd72, [%rd1];
cvta.to.global.u64 %rd3, %rd72;
mov.u32 %r867, 0;
mov.pred %p4, 0;
@%p4 bra BB8_2;

BB8_1:
mul.wide.s32 %rd73, %r867, 8;
add.s64 %rd74, %rd4, %rd73;
ld.param.u64 %rd75, [%rd74];
add.s64 %rd76, %rd2, %rd73;
st.local.u64 [%rd76], %rd75;
add.s32 %r867, %r867, 1;
setp.lt.u32	%p5, %r867, 27;
@%p5 bra BB8_1;

BB8_2:
mov.u32 %r122, %nctaid.y;
mov.u32 %r123, %ctaid.z;
mov.u32 %r124, %ctaid.y;
mad.lo.s32 %r125, %r122, %r123, %r124;
mov.u32 %r126, %nctaid.x;
mov.u32 %r127, %ctaid.x;
mad.lo.s32 %r869, %r125, %r126, %r127;
setp.ge.u32	%p6, %r869, %r117;
@%p6 bra BB8_273;

ld.param.u32 %r129, [%rd1+12];
ld.param.u32 %r130, [%rd1+112];
rem.u32 %r131, %r869, %r129;
mul.lo.s32 %r132, %r130, %r131;
div.u32 %r133, %r869, %r129;
ld.param.u32 %r134, [%rd1+108];
mad.lo.s32 %r4, %r134, %r133, %r132;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r868, %r5, -1;
mov.u32 %r870, 0;
setp.lt.s32	%p7, %r868, 1;
@%p7 bra BB8_6;

mul.wide.s32 %rd77, %r5, 4;
add.s64 %rd1359, %rd2, %rd77;
mov.u32 %r870, 0;

BB8_5:
ld.local.u32 %r136, [%rd1359+4];
rem.u32 %r137, %r869, %r136;
ld.local.u32 %r138, [%rd1359+104];
mad.lo.s32 %r870, %r138, %r137, %r870;
div.u32 %r869, %r869, %r136;
add.s64 %rd1359, %rd1359, -4;
add.s32 %r868, %r868, -1;
setp.gt.s32	%p8, %r868, 0;
@%p8 bra BB8_5;

BB8_6:
ld.local.u32 %r139, [%rd2+108];
mad.lo.s32 %r15, %r139, %r869, %r870;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 1024;
setp.lt.u32	%p1, %r16, %r118;
mad.lo.s32 %r140, %r16, %r119, %r4;
mul.wide.u32 %rd78, %r140, 2;
add.s64 %rd9, %rd3, %rd78;
@%p1 bra BB8_8;
bra.uni BB8_7;

BB8_8:
ld.global.u16 %rs418, [%rd9];
bra.uni BB8_9;

BB8_7:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs418, %f1;}



BB8_9:
mov.u64 %rd1360, 0;
setp.ge.u32	%p9, %r16, %r118;
@%p9 bra BB8_11;

mad.lo.s32 %r141, %r16, %r120, %r15;
ld.local.u64 %rd80, [%rd2];
mul.wide.u32 %rd81, %r141, 8;
add.s64 %rd82, %rd80, %rd81;
ld.u64 %rd1360, [%rd82];

BB8_11:
selp.u16	%rs19, 1, 0, %p1;
cvt.s64.s32	%rd83, %r16;
mul.wide.s32 %rd84, %r16, 2;
mov.u64 %rd85, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd12, %rd85, %rd84;
st.shared.u16 [%rd12], %rs418;
mul.wide.s32 %rd86, %r16, 8;
mov.u64 %rd87, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd13, %rd87, %rd86;
st.shared.u64 [%rd13], %rd1360;
mov.u64 %rd88, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd14, %rd88, %rd83;
st.shared.u8 [%rd14], %rs19;
setp.lt.u32	%p2, %r17, %r118;
mad.lo.s32 %r142, %r17, %r119, %r4;
mul.wide.u32 %rd89, %r142, 2;
add.s64 %rd15, %rd3, %rd89;
@%p2 bra BB8_13;
bra.uni BB8_12;

BB8_13:
ld.global.u16 %rs419, [%rd15];
bra.uni BB8_14;

BB8_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs419, %f2;}



BB8_14:
mov.u64 %rd1361, 0;
setp.ge.u32	%p10, %r17, %r118;
@%p10 bra BB8_16;

mad.lo.s32 %r143, %r17, %r120, %r15;
ld.local.u64 %rd91, [%rd2];
mul.wide.u32 %rd92, %r143, 8;
add.s64 %rd93, %rd91, %rd92;
ld.u64 %rd1361, [%rd93];

BB8_16:
selp.u16	%rs21, 1, 0, %p2;
st.shared.u16 [%rd12+2048], %rs419;
st.shared.u64 [%rd13+8192], %rd1361;
st.shared.u8 [%rd14+1024], %rs21;
bar.sync 0;
shl.b32 %r18, %r16, 1;
cvt.u64.u32	%rd21, %r18;
mul.wide.u32 %rd94, %r18, 2;
add.s64 %rd20, %rd85, %rd94;
ld.shared.u16 %rs22, [%rd20];
ld.shared.u16 %rs23, [%rd20+2];

	{ cvt.f32.f16 %f3, %rs22;}


	
	{ cvt.f32.f16 %f4, %rs23;}


	add.s64 %rd22, %rd88, %rd21;
setp.leu.f32	%p11, %f3, %f4;
@%p11 bra BB8_18;

ld.shared.u8 %rs24, [%rd22];
mov.u32 %r871, 1;
setp.ne.s16	%p12, %rs24, 0;
@%p12 bra BB8_19;

BB8_18:
ld.shared.u8 %rs25, [%rd22+1];
setp.eq.s16	%p13, %rs25, 0;
selp.u32	%r871, 1, 0, %p13;

BB8_19:
and.b32 %r145, %r16, 1;
setp.ne.s32	%p14, %r871, %r145;
@%p14 bra BB8_21;

shl.b64 %rd97, %rd21, 3;
add.s64 %rd99, %rd87, %rd97;
ld.shared.u16 %rs26, [%rd20];
ld.shared.u16 %rs27, [%rd20+2];
st.shared.u16 [%rd20], %rs27;
st.shared.u16 [%rd20+2], %rs26;
ld.shared.u64 %rd100, [%rd99];
ld.shared.u64 %rd101, [%rd99+8];
st.shared.u64 [%rd99], %rd101;
st.shared.u64 [%rd99+8], %rd100;
ld.shared.u8 %rs28, [%rd22];
ld.shared.u8 %rs29, [%rd22+1];
st.shared.u8 [%rd22], %rs29;
st.shared.u8 [%rd22+1], %rs28;

BB8_21:
bar.sync 0;
sub.s32 %r147, %r18, %r145;
add.s32 %r148, %r147, 2;
mul.wide.u32 %rd102, %r148, 2;
add.s64 %rd104, %rd85, %rd102;
mul.wide.u32 %rd105, %r147, 2;
add.s64 %rd106, %rd85, %rd105;
ld.shared.u16 %rs30, [%rd106];
ld.shared.u16 %rs31, [%rd104];

	{ cvt.f32.f16 %f5, %rs30;}


	
	{ cvt.f32.f16 %f6, %rs31;}


	setp.leu.f32	%p15, %f5, %f6;
@%p15 bra BB8_23;

cvt.u64.u32	%rd107, %r147;
add.s64 %rd109, %rd88, %rd107;
ld.shared.u8 %rs32, [%rd109];
mov.u32 %r872, 1;
setp.ne.s16	%p16, %rs32, 0;
@%p16 bra BB8_24;

BB8_23:
cvt.u64.u32	%rd110, %r148;
add.s64 %rd112, %rd88, %rd110;
ld.shared.u8 %rs33, [%rd112];
setp.eq.s16	%p17, %rs33, 0;
selp.u32	%r872, 1, 0, %p17;

BB8_24:
bfe.u32 %r157, %r16, 1, 1;
setp.ne.s32	%p18, %r872, %r157;
@%p18 bra BB8_26;

mul.wide.u32 %rd113, %r147, 8;
add.s64 %rd115, %rd87, %rd113;
mul.wide.u32 %rd116, %r148, 8;
add.s64 %rd117, %rd87, %rd116;
cvt.u64.u32	%rd118, %r147;
ld.shared.u16 %rs34, [%rd106];
cvt.u64.u32	%rd122, %r148;
ld.shared.u16 %rs35, [%rd104];
st.shared.u16 [%rd106], %rs35;
st.shared.u16 [%rd104], %rs34;
ld.shared.u64 %rd125, [%rd115];
ld.shared.u64 %rd126, [%rd117];
st.shared.u64 [%rd115], %rd126;
st.shared.u64 [%rd117], %rd125;
add.s64 %rd128, %rd88, %rd118;
ld.shared.u8 %rs36, [%rd128];
add.s64 %rd129, %rd88, %rd122;
ld.shared.u8 %rs37, [%rd129];
st.shared.u8 [%rd128], %rs37;
st.shared.u8 [%rd129], %rs36;

BB8_26:
bar.sync 0;
ld.shared.u16 %rs38, [%rd20];
ld.shared.u16 %rs39, [%rd20+2];

	{ cvt.f32.f16 %f7, %rs38;}


	
	{ cvt.f32.f16 %f8, %rs39;}


	setp.leu.f32	%p19, %f7, %f8;
@%p19 bra BB8_28;

ld.shared.u8 %rs40, [%rd22];
mov.u32 %r873, 1;
setp.ne.s16	%p20, %rs40, 0;
@%p20 bra BB8_29;

BB8_28:
ld.shared.u8 %rs41, [%rd22+1];
setp.eq.s16	%p21, %rs41, 0;
selp.u32	%r873, 1, 0, %p21;

BB8_29:
bfe.u32 %r168, %r16, 1, 1;
setp.ne.s32	%p22, %r873, %r168;
@%p22 bra BB8_31;

ld.shared.u16 %rs42, [%rd20];
ld.shared.u16 %rs43, [%rd20+2];
st.shared.u16 [%rd20], %rs43;
st.shared.u16 [%rd20+2], %rs42;
mul.wide.u32 %rd143, %r18, 8;
add.s64 %rd145, %rd87, %rd143;
ld.shared.u64 %rd146, [%rd145];
ld.shared.u64 %rd147, [%rd145+8];
st.shared.u64 [%rd145], %rd147;
st.shared.u64 [%rd145+8], %rd146;
ld.shared.u8 %rs44, [%rd22];
ld.shared.u8 %rs45, [%rd22+1];
st.shared.u8 [%rd22], %rs45;
st.shared.u8 [%rd22+1], %rs44;

BB8_31:
bar.sync 0;
and.b32 %r170, %r16, 3;
sub.s32 %r171, %r18, %r170;
add.s32 %r172, %r171, 4;
mul.wide.u32 %rd150, %r172, 2;
add.s64 %rd152, %rd85, %rd150;
mul.wide.u32 %rd153, %r171, 2;
add.s64 %rd154, %rd85, %rd153;
ld.shared.u16 %rs46, [%rd154];
ld.shared.u16 %rs47, [%rd152];

	{ cvt.f32.f16 %f9, %rs46;}


	
	{ cvt.f32.f16 %f10, %rs47;}


	setp.leu.f32	%p23, %f9, %f10;
@%p23 bra BB8_33;

cvt.u64.u32	%rd155, %r171;
add.s64 %rd157, %rd88, %rd155;
ld.shared.u8 %rs48, [%rd157];
mov.u32 %r874, 1;
setp.ne.s16	%p24, %rs48, 0;
@%p24 bra BB8_34;

BB8_33:
cvt.u64.u32	%rd158, %r172;
add.s64 %rd160, %rd88, %rd158;
ld.shared.u8 %rs49, [%rd160];
setp.eq.s16	%p25, %rs49, 0;
selp.u32	%r874, 1, 0, %p25;

BB8_34:
bfe.u32 %r181, %r16, 2, 1;
setp.ne.s32	%p26, %r874, %r181;
@%p26 bra BB8_36;

mul.wide.u32 %rd161, %r171, 8;
add.s64 %rd163, %rd87, %rd161;
mul.wide.u32 %rd164, %r172, 8;
add.s64 %rd165, %rd87, %rd164;
cvt.u64.u32	%rd166, %r171;
ld.shared.u16 %rs50, [%rd154];
cvt.u64.u32	%rd170, %r172;
ld.shared.u16 %rs51, [%rd152];
st.shared.u16 [%rd154], %rs51;
st.shared.u16 [%rd152], %rs50;
ld.shared.u64 %rd173, [%rd163];
ld.shared.u64 %rd174, [%rd165];
st.shared.u64 [%rd163], %rd174;
st.shared.u64 [%rd165], %rd173;
add.s64 %rd176, %rd88, %rd166;
ld.shared.u8 %rs52, [%rd176];
add.s64 %rd177, %rd88, %rd170;
ld.shared.u8 %rs53, [%rd177];
st.shared.u8 [%rd176], %rs53;
st.shared.u8 [%rd177], %rs52;

BB8_36:
bar.sync 0;
ld.shared.u16 %rs54, [%rd106];
ld.shared.u16 %rs55, [%rd104];

	{ cvt.f32.f16 %f11, %rs54;}


	
	{ cvt.f32.f16 %f12, %rs55;}


	setp.leu.f32	%p27, %f11, %f12;
@%p27 bra BB8_38;

cvt.u64.u32	%rd183, %r147;
add.s64 %rd185, %rd88, %rd183;
ld.shared.u8 %rs56, [%rd185];
mov.u32 %r875, 1;
setp.ne.s16	%p28, %rs56, 0;
@%p28 bra BB8_39;

BB8_38:
cvt.u64.u32	%rd186, %r148;
add.s64 %rd188, %rd88, %rd186;
ld.shared.u8 %rs57, [%rd188];
setp.eq.s16	%p29, %rs57, 0;
selp.u32	%r875, 1, 0, %p29;

BB8_39:
bfe.u32 %r200, %r16, 2, 1;
setp.ne.s32	%p30, %r875, %r200;
@%p30 bra BB8_41;

cvt.u64.u32	%rd189, %r147;
ld.shared.u16 %rs58, [%rd106];
cvt.u64.u32	%rd193, %r148;
ld.shared.u16 %rs59, [%rd104];
st.shared.u16 [%rd106], %rs59;
st.shared.u16 [%rd104], %rs58;
mul.wide.u32 %rd196, %r147, 8;
add.s64 %rd198, %rd87, %rd196;
ld.shared.u64 %rd199, [%rd198];
mul.wide.u32 %rd200, %r148, 8;
add.s64 %rd201, %rd87, %rd200;
ld.shared.u64 %rd202, [%rd201];
st.shared.u64 [%rd198], %rd202;
st.shared.u64 [%rd201], %rd199;
add.s64 %rd204, %rd88, %rd189;
ld.shared.u8 %rs60, [%rd204];
add.s64 %rd205, %rd88, %rd193;
ld.shared.u8 %rs61, [%rd205];
st.shared.u8 [%rd204], %rs61;
st.shared.u8 [%rd205], %rs60;

BB8_41:
bar.sync 0;
ld.shared.u16 %rs62, [%rd20];
ld.shared.u16 %rs63, [%rd20+2];

	{ cvt.f32.f16 %f13, %rs62;}


	
	{ cvt.f32.f16 %f14, %rs63;}


	setp.leu.f32	%p31, %f13, %f14;
@%p31 bra BB8_43;

ld.shared.u8 %rs64, [%rd22];
mov.u32 %r876, 1;
setp.ne.s16	%p32, %rs64, 0;
@%p32 bra BB8_44;

BB8_43:
ld.shared.u8 %rs65, [%rd22+1];
setp.eq.s16	%p33, %rs65, 0;
selp.u32	%r876, 1, 0, %p33;

BB8_44:
bfe.u32 %r209, %r16, 2, 1;
setp.ne.s32	%p34, %r876, %r209;
@%p34 bra BB8_46;

ld.shared.u16 %rs66, [%rd20];
ld.shared.u16 %rs67, [%rd20+2];
st.shared.u16 [%rd20], %rs67;
st.shared.u16 [%rd20+2], %rs66;
mul.wide.u32 %rd219, %r18, 8;
add.s64 %rd221, %rd87, %rd219;
ld.shared.u64 %rd222, [%rd221];
ld.shared.u64 %rd223, [%rd221+8];
st.shared.u64 [%rd221], %rd223;
st.shared.u64 [%rd221+8], %rd222;
ld.shared.u8 %rs68, [%rd22];
ld.shared.u8 %rs69, [%rd22+1];
st.shared.u8 [%rd22], %rs69;
st.shared.u8 [%rd22+1], %rs68;

BB8_46:
bar.sync 0;
and.b32 %r211, %r16, 7;
sub.s32 %r212, %r18, %r211;
add.s32 %r213, %r212, 8;
mul.wide.u32 %rd226, %r213, 2;
add.s64 %rd228, %rd85, %rd226;
mul.wide.u32 %rd229, %r212, 2;
add.s64 %rd230, %rd85, %rd229;
ld.shared.u16 %rs70, [%rd230];
ld.shared.u16 %rs71, [%rd228];

	{ cvt.f32.f16 %f15, %rs70;}


	
	{ cvt.f32.f16 %f16, %rs71;}


	setp.leu.f32	%p35, %f15, %f16;
@%p35 bra BB8_48;

cvt.u64.u32	%rd231, %r212;
add.s64 %rd233, %rd88, %rd231;
ld.shared.u8 %rs72, [%rd233];
mov.u32 %r877, 1;
setp.ne.s16	%p36, %rs72, 0;
@%p36 bra BB8_49;

BB8_48:
cvt.u64.u32	%rd234, %r213;
add.s64 %rd236, %rd88, %rd234;
ld.shared.u8 %rs73, [%rd236];
setp.eq.s16	%p37, %rs73, 0;
selp.u32	%r877, 1, 0, %p37;

BB8_49:
bfe.u32 %r222, %r16, 3, 1;
setp.ne.s32	%p38, %r877, %r222;
@%p38 bra BB8_51;

mul.wide.u32 %rd237, %r212, 8;
add.s64 %rd239, %rd87, %rd237;
mul.wide.u32 %rd240, %r213, 8;
add.s64 %rd241, %rd87, %rd240;
cvt.u64.u32	%rd242, %r212;
ld.shared.u16 %rs74, [%rd230];
cvt.u64.u32	%rd246, %r213;
ld.shared.u16 %rs75, [%rd228];
st.shared.u16 [%rd230], %rs75;
st.shared.u16 [%rd228], %rs74;
ld.shared.u64 %rd249, [%rd239];
ld.shared.u64 %rd250, [%rd241];
st.shared.u64 [%rd239], %rd250;
st.shared.u64 [%rd241], %rd249;
add.s64 %rd252, %rd88, %rd242;
ld.shared.u8 %rs76, [%rd252];
add.s64 %rd253, %rd88, %rd246;
ld.shared.u8 %rs77, [%rd253];
st.shared.u8 [%rd252], %rs77;
st.shared.u8 [%rd253], %rs76;

BB8_51:
bar.sync 0;
ld.shared.u16 %rs78, [%rd154];
ld.shared.u16 %rs79, [%rd152];

	{ cvt.f32.f16 %f17, %rs78;}


	
	{ cvt.f32.f16 %f18, %rs79;}


	setp.leu.f32	%p39, %f17, %f18;
@%p39 bra BB8_53;

cvt.u64.u32	%rd259, %r171;
add.s64 %rd261, %rd88, %rd259;
ld.shared.u8 %rs80, [%rd261];
mov.u32 %r878, 1;
setp.ne.s16	%p40, %rs80, 0;
@%p40 bra BB8_54;

BB8_53:
cvt.u64.u32	%rd262, %r172;
add.s64 %rd264, %rd88, %rd262;
ld.shared.u8 %rs81, [%rd264];
setp.eq.s16	%p41, %rs81, 0;
selp.u32	%r878, 1, 0, %p41;

BB8_54:
bfe.u32 %r241, %r16, 3, 1;
setp.ne.s32	%p42, %r878, %r241;
@%p42 bra BB8_56;

cvt.u64.u32	%rd265, %r171;
ld.shared.u16 %rs82, [%rd154];
cvt.u64.u32	%rd269, %r172;
ld.shared.u16 %rs83, [%rd152];
st.shared.u16 [%rd154], %rs83;
st.shared.u16 [%rd152], %rs82;
mul.wide.u32 %rd272, %r171, 8;
add.s64 %rd274, %rd87, %rd272;
ld.shared.u64 %rd275, [%rd274];
mul.wide.u32 %rd276, %r172, 8;
add.s64 %rd277, %rd87, %rd276;
ld.shared.u64 %rd278, [%rd277];
st.shared.u64 [%rd274], %rd278;
st.shared.u64 [%rd277], %rd275;
add.s64 %rd280, %rd88, %rd265;
ld.shared.u8 %rs84, [%rd280];
add.s64 %rd281, %rd88, %rd269;
ld.shared.u8 %rs85, [%rd281];
st.shared.u8 [%rd280], %rs85;
st.shared.u8 [%rd281], %rs84;

BB8_56:
bar.sync 0;
ld.shared.u16 %rs86, [%rd106];
ld.shared.u16 %rs87, [%rd104];

	{ cvt.f32.f16 %f19, %rs86;}


	
	{ cvt.f32.f16 %f20, %rs87;}


	setp.leu.f32	%p43, %f19, %f20;
@%p43 bra BB8_58;

cvt.u64.u32	%rd287, %r147;
add.s64 %rd289, %rd88, %rd287;
ld.shared.u8 %rs88, [%rd289];
mov.u32 %r879, 1;
setp.ne.s16	%p44, %rs88, 0;
@%p44 bra BB8_59;

BB8_58:
cvt.u64.u32	%rd290, %r148;
add.s64 %rd292, %rd88, %rd290;
ld.shared.u8 %rs89, [%rd292];
setp.eq.s16	%p45, %rs89, 0;
selp.u32	%r879, 1, 0, %p45;

BB8_59:
bfe.u32 %r258, %r16, 3, 1;
setp.ne.s32	%p46, %r879, %r258;
@%p46 bra BB8_61;

cvt.u64.u32	%rd293, %r147;
ld.shared.u16 %rs90, [%rd106];
cvt.u64.u32	%rd297, %r148;
ld.shared.u16 %rs91, [%rd104];
st.shared.u16 [%rd106], %rs91;
st.shared.u16 [%rd104], %rs90;
mul.wide.u32 %rd300, %r147, 8;
add.s64 %rd302, %rd87, %rd300;
ld.shared.u64 %rd303, [%rd302];
mul.wide.u32 %rd304, %r148, 8;
add.s64 %rd305, %rd87, %rd304;
ld.shared.u64 %rd306, [%rd305];
st.shared.u64 [%rd302], %rd306;
st.shared.u64 [%rd305], %rd303;
add.s64 %rd308, %rd88, %rd293;
ld.shared.u8 %rs92, [%rd308];
add.s64 %rd309, %rd88, %rd297;
ld.shared.u8 %rs93, [%rd309];
st.shared.u8 [%rd308], %rs93;
st.shared.u8 [%rd309], %rs92;

BB8_61:
bar.sync 0;
ld.shared.u16 %rs94, [%rd20];
ld.shared.u16 %rs95, [%rd20+2];

	{ cvt.f32.f16 %f21, %rs94;}


	
	{ cvt.f32.f16 %f22, %rs95;}


	setp.leu.f32	%p47, %f21, %f22;
@%p47 bra BB8_63;

ld.shared.u8 %rs96, [%rd22];
mov.u32 %r880, 1;
setp.ne.s16	%p48, %rs96, 0;
@%p48 bra BB8_64;

BB8_63:
ld.shared.u8 %rs97, [%rd22+1];
setp.eq.s16	%p49, %rs97, 0;
selp.u32	%r880, 1, 0, %p49;

BB8_64:
bfe.u32 %r267, %r16, 3, 1;
setp.ne.s32	%p50, %r880, %r267;
@%p50 bra BB8_66;

ld.shared.u16 %rs98, [%rd20];
ld.shared.u16 %rs99, [%rd20+2];
st.shared.u16 [%rd20], %rs99;
st.shared.u16 [%rd20+2], %rs98;
mul.wide.u32 %rd323, %r18, 8;
add.s64 %rd325, %rd87, %rd323;
ld.shared.u64 %rd326, [%rd325];
ld.shared.u64 %rd327, [%rd325+8];
st.shared.u64 [%rd325], %rd327;
st.shared.u64 [%rd325+8], %rd326;
ld.shared.u8 %rs100, [%rd22];
ld.shared.u8 %rs101, [%rd22+1];
st.shared.u8 [%rd22], %rs101;
st.shared.u8 [%rd22+1], %rs100;

BB8_66:
bar.sync 0;
and.b32 %r269, %r16, 15;
sub.s32 %r270, %r18, %r269;
add.s32 %r271, %r270, 16;
mul.wide.u32 %rd330, %r271, 2;
add.s64 %rd332, %rd85, %rd330;
mul.wide.u32 %rd333, %r270, 2;
add.s64 %rd334, %rd85, %rd333;
ld.shared.u16 %rs102, [%rd334];
ld.shared.u16 %rs103, [%rd332];

	{ cvt.f32.f16 %f23, %rs102;}


	
	{ cvt.f32.f16 %f24, %rs103;}


	setp.leu.f32	%p51, %f23, %f24;
@%p51 bra BB8_68;

cvt.u64.u32	%rd335, %r270;
add.s64 %rd337, %rd88, %rd335;
ld.shared.u8 %rs104, [%rd337];
mov.u32 %r881, 1;
setp.ne.s16	%p52, %rs104, 0;
@%p52 bra BB8_69;

BB8_68:
cvt.u64.u32	%rd338, %r271;
add.s64 %rd340, %rd88, %rd338;
ld.shared.u8 %rs105, [%rd340];
setp.eq.s16	%p53, %rs105, 0;
selp.u32	%r881, 1, 0, %p53;

BB8_69:
bfe.u32 %r280, %r16, 4, 1;
setp.ne.s32	%p54, %r881, %r280;
@%p54 bra BB8_71;

mul.wide.u32 %rd341, %r270, 8;
add.s64 %rd343, %rd87, %rd341;
mul.wide.u32 %rd344, %r271, 8;
add.s64 %rd345, %rd87, %rd344;
cvt.u64.u32	%rd346, %r270;
ld.shared.u16 %rs106, [%rd334];
cvt.u64.u32	%rd350, %r271;
ld.shared.u16 %rs107, [%rd332];
st.shared.u16 [%rd334], %rs107;
st.shared.u16 [%rd332], %rs106;
ld.shared.u64 %rd353, [%rd343];
ld.shared.u64 %rd354, [%rd345];
st.shared.u64 [%rd343], %rd354;
st.shared.u64 [%rd345], %rd353;
add.s64 %rd356, %rd88, %rd346;
ld.shared.u8 %rs108, [%rd356];
add.s64 %rd357, %rd88, %rd350;
ld.shared.u8 %rs109, [%rd357];
st.shared.u8 [%rd356], %rs109;
st.shared.u8 [%rd357], %rs108;

BB8_71:
bar.sync 0;
ld.shared.u16 %rs110, [%rd230];
ld.shared.u16 %rs111, [%rd228];

	{ cvt.f32.f16 %f25, %rs110;}


	
	{ cvt.f32.f16 %f26, %rs111;}


	setp.leu.f32	%p55, %f25, %f26;
@%p55 bra BB8_73;

cvt.u64.u32	%rd363, %r212;
add.s64 %rd365, %rd88, %rd363;
ld.shared.u8 %rs112, [%rd365];
mov.u32 %r882, 1;
setp.ne.s16	%p56, %rs112, 0;
@%p56 bra BB8_74;

BB8_73:
cvt.u64.u32	%rd366, %r213;
add.s64 %rd368, %rd88, %rd366;
ld.shared.u8 %rs113, [%rd368];
setp.eq.s16	%p57, %rs113, 0;
selp.u32	%r882, 1, 0, %p57;

BB8_74:
bfe.u32 %r299, %r16, 4, 1;
setp.ne.s32	%p58, %r882, %r299;
@%p58 bra BB8_76;

cvt.u64.u32	%rd369, %r212;
ld.shared.u16 %rs114, [%rd230];
cvt.u64.u32	%rd373, %r213;
ld.shared.u16 %rs115, [%rd228];
st.shared.u16 [%rd230], %rs115;
st.shared.u16 [%rd228], %rs114;
mul.wide.u32 %rd376, %r212, 8;
add.s64 %rd378, %rd87, %rd376;
ld.shared.u64 %rd379, [%rd378];
mul.wide.u32 %rd380, %r213, 8;
add.s64 %rd381, %rd87, %rd380;
ld.shared.u64 %rd382, [%rd381];
st.shared.u64 [%rd378], %rd382;
st.shared.u64 [%rd381], %rd379;
add.s64 %rd384, %rd88, %rd369;
ld.shared.u8 %rs116, [%rd384];
add.s64 %rd385, %rd88, %rd373;
ld.shared.u8 %rs117, [%rd385];
st.shared.u8 [%rd384], %rs117;
st.shared.u8 [%rd385], %rs116;

BB8_76:
bar.sync 0;
ld.shared.u16 %rs118, [%rd154];
ld.shared.u16 %rs119, [%rd152];

	{ cvt.f32.f16 %f27, %rs118;}


	
	{ cvt.f32.f16 %f28, %rs119;}


	setp.leu.f32	%p59, %f27, %f28;
@%p59 bra BB8_78;

cvt.u64.u32	%rd391, %r171;
add.s64 %rd393, %rd88, %rd391;
ld.shared.u8 %rs120, [%rd393];
mov.u32 %r883, 1;
setp.ne.s16	%p60, %rs120, 0;
@%p60 bra BB8_79;

BB8_78:
cvt.u64.u32	%rd394, %r172;
add.s64 %rd396, %rd88, %rd394;
ld.shared.u8 %rs121, [%rd396];
setp.eq.s16	%p61, %rs121, 0;
selp.u32	%r883, 1, 0, %p61;

BB8_79:
bfe.u32 %r316, %r16, 4, 1;
setp.ne.s32	%p62, %r883, %r316;
@%p62 bra BB8_81;

cvt.u64.u32	%rd397, %r171;
ld.shared.u16 %rs122, [%rd154];
cvt.u64.u32	%rd401, %r172;
ld.shared.u16 %rs123, [%rd152];
st.shared.u16 [%rd154], %rs123;
st.shared.u16 [%rd152], %rs122;
mul.wide.u32 %rd404, %r171, 8;
add.s64 %rd406, %rd87, %rd404;
ld.shared.u64 %rd407, [%rd406];
mul.wide.u32 %rd408, %r172, 8;
add.s64 %rd409, %rd87, %rd408;
ld.shared.u64 %rd410, [%rd409];
st.shared.u64 [%rd406], %rd410;
st.shared.u64 [%rd409], %rd407;
add.s64 %rd412, %rd88, %rd397;
ld.shared.u8 %rs124, [%rd412];
add.s64 %rd413, %rd88, %rd401;
ld.shared.u8 %rs125, [%rd413];
st.shared.u8 [%rd412], %rs125;
st.shared.u8 [%rd413], %rs124;

BB8_81:
bar.sync 0;
ld.shared.u16 %rs126, [%rd106];
ld.shared.u16 %rs127, [%rd104];

	{ cvt.f32.f16 %f29, %rs126;}


	
	{ cvt.f32.f16 %f30, %rs127;}


	setp.leu.f32	%p63, %f29, %f30;
@%p63 bra BB8_83;

cvt.u64.u32	%rd419, %r147;
add.s64 %rd421, %rd88, %rd419;
ld.shared.u8 %rs128, [%rd421];
mov.u32 %r884, 1;
setp.ne.s16	%p64, %rs128, 0;
@%p64 bra BB8_84;

BB8_83:
cvt.u64.u32	%rd422, %r148;
add.s64 %rd424, %rd88, %rd422;
ld.shared.u8 %rs129, [%rd424];
setp.eq.s16	%p65, %rs129, 0;
selp.u32	%r884, 1, 0, %p65;

BB8_84:
bfe.u32 %r333, %r16, 4, 1;
setp.ne.s32	%p66, %r884, %r333;
@%p66 bra BB8_86;

cvt.u64.u32	%rd425, %r147;
ld.shared.u16 %rs130, [%rd106];
cvt.u64.u32	%rd429, %r148;
ld.shared.u16 %rs131, [%rd104];
st.shared.u16 [%rd106], %rs131;
st.shared.u16 [%rd104], %rs130;
mul.wide.u32 %rd432, %r147, 8;
add.s64 %rd434, %rd87, %rd432;
ld.shared.u64 %rd435, [%rd434];
mul.wide.u32 %rd436, %r148, 8;
add.s64 %rd437, %rd87, %rd436;
ld.shared.u64 %rd438, [%rd437];
st.shared.u64 [%rd434], %rd438;
st.shared.u64 [%rd437], %rd435;
add.s64 %rd440, %rd88, %rd425;
ld.shared.u8 %rs132, [%rd440];
add.s64 %rd441, %rd88, %rd429;
ld.shared.u8 %rs133, [%rd441];
st.shared.u8 [%rd440], %rs133;
st.shared.u8 [%rd441], %rs132;

BB8_86:
bar.sync 0;
ld.shared.u16 %rs134, [%rd20];
ld.shared.u16 %rs135, [%rd20+2];

	{ cvt.f32.f16 %f31, %rs134;}


	
	{ cvt.f32.f16 %f32, %rs135;}


	setp.leu.f32	%p67, %f31, %f32;
@%p67 bra BB8_88;

ld.shared.u8 %rs136, [%rd22];
mov.u32 %r885, 1;
setp.ne.s16	%p68, %rs136, 0;
@%p68 bra BB8_89;

BB8_88:
ld.shared.u8 %rs137, [%rd22+1];
setp.eq.s16	%p69, %rs137, 0;
selp.u32	%r885, 1, 0, %p69;

BB8_89:
bfe.u32 %r342, %r16, 4, 1;
setp.ne.s32	%p70, %r885, %r342;
@%p70 bra BB8_91;

ld.shared.u16 %rs138, [%rd20];
ld.shared.u16 %rs139, [%rd20+2];
st.shared.u16 [%rd20], %rs139;
st.shared.u16 [%rd20+2], %rs138;
mul.wide.u32 %rd455, %r18, 8;
add.s64 %rd457, %rd87, %rd455;
ld.shared.u64 %rd458, [%rd457];
ld.shared.u64 %rd459, [%rd457+8];
st.shared.u64 [%rd457], %rd459;
st.shared.u64 [%rd457+8], %rd458;
ld.shared.u8 %rs140, [%rd22];
ld.shared.u8 %rs141, [%rd22+1];
st.shared.u8 [%rd22], %rs141;
st.shared.u8 [%rd22+1], %rs140;

BB8_91:
bar.sync 0;
and.b32 %r344, %r16, 31;
sub.s32 %r345, %r18, %r344;
add.s32 %r346, %r345, 32;
mul.wide.u32 %rd462, %r346, 2;
add.s64 %rd464, %rd85, %rd462;
mul.wide.u32 %rd465, %r345, 2;
add.s64 %rd466, %rd85, %rd465;
ld.shared.u16 %rs142, [%rd466];
ld.shared.u16 %rs143, [%rd464];

	{ cvt.f32.f16 %f33, %rs142;}


	
	{ cvt.f32.f16 %f34, %rs143;}


	setp.leu.f32	%p71, %f33, %f34;
@%p71 bra BB8_93;

cvt.u64.u32	%rd467, %r345;
add.s64 %rd469, %rd88, %rd467;
ld.shared.u8 %rs144, [%rd469];
mov.u32 %r886, 1;
setp.ne.s16	%p72, %rs144, 0;
@%p72 bra BB8_94;

BB8_93:
cvt.u64.u32	%rd470, %r346;
add.s64 %rd472, %rd88, %rd470;
ld.shared.u8 %rs145, [%rd472];
setp.eq.s16	%p73, %rs145, 0;
selp.u32	%r886, 1, 0, %p73;

BB8_94:
bfe.u32 %r355, %r16, 5, 1;
setp.ne.s32	%p74, %r886, %r355;
@%p74 bra BB8_96;

mul.wide.u32 %rd473, %r345, 8;
add.s64 %rd475, %rd87, %rd473;
mul.wide.u32 %rd476, %r346, 8;
add.s64 %rd477, %rd87, %rd476;
cvt.u64.u32	%rd478, %r345;
ld.shared.u16 %rs146, [%rd466];
cvt.u64.u32	%rd482, %r346;
ld.shared.u16 %rs147, [%rd464];
st.shared.u16 [%rd466], %rs147;
st.shared.u16 [%rd464], %rs146;
ld.shared.u64 %rd485, [%rd475];
ld.shared.u64 %rd486, [%rd477];
st.shared.u64 [%rd475], %rd486;
st.shared.u64 [%rd477], %rd485;
add.s64 %rd488, %rd88, %rd478;
ld.shared.u8 %rs148, [%rd488];
add.s64 %rd489, %rd88, %rd482;
ld.shared.u8 %rs149, [%rd489];
st.shared.u8 [%rd488], %rs149;
st.shared.u8 [%rd489], %rs148;

BB8_96:
bar.sync 0;
ld.shared.u16 %rs150, [%rd334];
ld.shared.u16 %rs151, [%rd332];

	{ cvt.f32.f16 %f35, %rs150;}


	
	{ cvt.f32.f16 %f36, %rs151;}


	setp.leu.f32	%p75, %f35, %f36;
@%p75 bra BB8_98;

cvt.u64.u32	%rd495, %r270;
add.s64 %rd497, %rd88, %rd495;
ld.shared.u8 %rs152, [%rd497];
mov.u32 %r887, 1;
setp.ne.s16	%p76, %rs152, 0;
@%p76 bra BB8_99;

BB8_98:
cvt.u64.u32	%rd498, %r271;
add.s64 %rd500, %rd88, %rd498;
ld.shared.u8 %rs153, [%rd500];
setp.eq.s16	%p77, %rs153, 0;
selp.u32	%r887, 1, 0, %p77;

BB8_99:
bfe.u32 %r374, %r16, 5, 1;
setp.ne.s32	%p78, %r887, %r374;
@%p78 bra BB8_101;

cvt.u64.u32	%rd501, %r270;
ld.shared.u16 %rs154, [%rd334];
cvt.u64.u32	%rd505, %r271;
ld.shared.u16 %rs155, [%rd332];
st.shared.u16 [%rd334], %rs155;
st.shared.u16 [%rd332], %rs154;
mul.wide.u32 %rd508, %r270, 8;
add.s64 %rd510, %rd87, %rd508;
ld.shared.u64 %rd511, [%rd510];
mul.wide.u32 %rd512, %r271, 8;
add.s64 %rd513, %rd87, %rd512;
ld.shared.u64 %rd514, [%rd513];
st.shared.u64 [%rd510], %rd514;
st.shared.u64 [%rd513], %rd511;
add.s64 %rd516, %rd88, %rd501;
ld.shared.u8 %rs156, [%rd516];
add.s64 %rd517, %rd88, %rd505;
ld.shared.u8 %rs157, [%rd517];
st.shared.u8 [%rd516], %rs157;
st.shared.u8 [%rd517], %rs156;

BB8_101:
bar.sync 0;
ld.shared.u16 %rs158, [%rd230];
ld.shared.u16 %rs159, [%rd228];

	{ cvt.f32.f16 %f37, %rs158;}


	
	{ cvt.f32.f16 %f38, %rs159;}


	setp.leu.f32	%p79, %f37, %f38;
@%p79 bra BB8_103;

cvt.u64.u32	%rd523, %r212;
add.s64 %rd525, %rd88, %rd523;
ld.shared.u8 %rs160, [%rd525];
mov.u32 %r888, 1;
setp.ne.s16	%p80, %rs160, 0;
@%p80 bra BB8_104;

BB8_103:
cvt.u64.u32	%rd526, %r213;
add.s64 %rd528, %rd88, %rd526;
ld.shared.u8 %rs161, [%rd528];
setp.eq.s16	%p81, %rs161, 0;
selp.u32	%r888, 1, 0, %p81;

BB8_104:
bfe.u32 %r391, %r16, 5, 1;
setp.ne.s32	%p82, %r888, %r391;
@%p82 bra BB8_106;

cvt.u64.u32	%rd529, %r212;
ld.shared.u16 %rs162, [%rd230];
cvt.u64.u32	%rd533, %r213;
ld.shared.u16 %rs163, [%rd228];
st.shared.u16 [%rd230], %rs163;
st.shared.u16 [%rd228], %rs162;
mul.wide.u32 %rd536, %r212, 8;
add.s64 %rd538, %rd87, %rd536;
ld.shared.u64 %rd539, [%rd538];
mul.wide.u32 %rd540, %r213, 8;
add.s64 %rd541, %rd87, %rd540;
ld.shared.u64 %rd542, [%rd541];
st.shared.u64 [%rd538], %rd542;
st.shared.u64 [%rd541], %rd539;
add.s64 %rd544, %rd88, %rd529;
ld.shared.u8 %rs164, [%rd544];
add.s64 %rd545, %rd88, %rd533;
ld.shared.u8 %rs165, [%rd545];
st.shared.u8 [%rd544], %rs165;
st.shared.u8 [%rd545], %rs164;

BB8_106:
bar.sync 0;
ld.shared.u16 %rs166, [%rd154];
ld.shared.u16 %rs167, [%rd152];

	{ cvt.f32.f16 %f39, %rs166;}


	
	{ cvt.f32.f16 %f40, %rs167;}


	setp.leu.f32	%p83, %f39, %f40;
@%p83 bra BB8_108;

cvt.u64.u32	%rd551, %r171;
add.s64 %rd553, %rd88, %rd551;
ld.shared.u8 %rs168, [%rd553];
mov.u32 %r889, 1;
setp.ne.s16	%p84, %rs168, 0;
@%p84 bra BB8_109;

BB8_108:
cvt.u64.u32	%rd554, %r172;
add.s64 %rd556, %rd88, %rd554;
ld.shared.u8 %rs169, [%rd556];
setp.eq.s16	%p85, %rs169, 0;
selp.u32	%r889, 1, 0, %p85;

BB8_109:
bfe.u32 %r408, %r16, 5, 1;
setp.ne.s32	%p86, %r889, %r408;
@%p86 bra BB8_111;

cvt.u64.u32	%rd557, %r171;
ld.shared.u16 %rs170, [%rd154];
cvt.u64.u32	%rd561, %r172;
ld.shared.u16 %rs171, [%rd152];
st.shared.u16 [%rd154], %rs171;
st.shared.u16 [%rd152], %rs170;
mul.wide.u32 %rd564, %r171, 8;
add.s64 %rd566, %rd87, %rd564;
ld.shared.u64 %rd567, [%rd566];
mul.wide.u32 %rd568, %r172, 8;
add.s64 %rd569, %rd87, %rd568;
ld.shared.u64 %rd570, [%rd569];
st.shared.u64 [%rd566], %rd570;
st.shared.u64 [%rd569], %rd567;
add.s64 %rd572, %rd88, %rd557;
ld.shared.u8 %rs172, [%rd572];
add.s64 %rd573, %rd88, %rd561;
ld.shared.u8 %rs173, [%rd573];
st.shared.u8 [%rd572], %rs173;
st.shared.u8 [%rd573], %rs172;

BB8_111:
bar.sync 0;
ld.shared.u16 %rs174, [%rd106];
ld.shared.u16 %rs175, [%rd104];

	{ cvt.f32.f16 %f41, %rs174;}


	
	{ cvt.f32.f16 %f42, %rs175;}


	setp.leu.f32	%p87, %f41, %f42;
@%p87 bra BB8_113;

cvt.u64.u32	%rd579, %r147;
add.s64 %rd581, %rd88, %rd579;
ld.shared.u8 %rs176, [%rd581];
mov.u32 %r890, 1;
setp.ne.s16	%p88, %rs176, 0;
@%p88 bra BB8_114;

BB8_113:
cvt.u64.u32	%rd582, %r148;
add.s64 %rd584, %rd88, %rd582;
ld.shared.u8 %rs177, [%rd584];
setp.eq.s16	%p89, %rs177, 0;
selp.u32	%r890, 1, 0, %p89;

BB8_114:
bfe.u32 %r425, %r16, 5, 1;
setp.ne.s32	%p90, %r890, %r425;
@%p90 bra BB8_116;

cvt.u64.u32	%rd585, %r147;
ld.shared.u16 %rs178, [%rd106];
cvt.u64.u32	%rd589, %r148;
ld.shared.u16 %rs179, [%rd104];
st.shared.u16 [%rd106], %rs179;
st.shared.u16 [%rd104], %rs178;
mul.wide.u32 %rd592, %r147, 8;
add.s64 %rd594, %rd87, %rd592;
ld.shared.u64 %rd595, [%rd594];
mul.wide.u32 %rd596, %r148, 8;
add.s64 %rd597, %rd87, %rd596;
ld.shared.u64 %rd598, [%rd597];
st.shared.u64 [%rd594], %rd598;
st.shared.u64 [%rd597], %rd595;
add.s64 %rd600, %rd88, %rd585;
ld.shared.u8 %rs180, [%rd600];
add.s64 %rd601, %rd88, %rd589;
ld.shared.u8 %rs181, [%rd601];
st.shared.u8 [%rd600], %rs181;
st.shared.u8 [%rd601], %rs180;

BB8_116:
bar.sync 0;
ld.shared.u16 %rs182, [%rd20];
ld.shared.u16 %rs183, [%rd20+2];

	{ cvt.f32.f16 %f43, %rs182;}


	
	{ cvt.f32.f16 %f44, %rs183;}


	setp.leu.f32	%p91, %f43, %f44;
@%p91 bra BB8_118;

ld.shared.u8 %rs184, [%rd22];
mov.u32 %r891, 1;
setp.ne.s16	%p92, %rs184, 0;
@%p92 bra BB8_119;

BB8_118:
ld.shared.u8 %rs185, [%rd22+1];
setp.eq.s16	%p93, %rs185, 0;
selp.u32	%r891, 1, 0, %p93;

BB8_119:
bfe.u32 %r434, %r16, 5, 1;
setp.ne.s32	%p94, %r891, %r434;
@%p94 bra BB8_121;

ld.shared.u16 %rs186, [%rd20];
ld.shared.u16 %rs187, [%rd20+2];
st.shared.u16 [%rd20], %rs187;
st.shared.u16 [%rd20+2], %rs186;
mul.wide.u32 %rd615, %r18, 8;
add.s64 %rd617, %rd87, %rd615;
ld.shared.u64 %rd618, [%rd617];
ld.shared.u64 %rd619, [%rd617+8];
st.shared.u64 [%rd617], %rd619;
st.shared.u64 [%rd617+8], %rd618;
ld.shared.u8 %rs188, [%rd22];
ld.shared.u8 %rs189, [%rd22+1];
st.shared.u8 [%rd22], %rs189;
st.shared.u8 [%rd22+1], %rs188;

BB8_121:
bar.sync 0;
and.b32 %r436, %r16, 63;
sub.s32 %r437, %r18, %r436;
add.s32 %r438, %r437, 64;
mul.wide.u32 %rd622, %r438, 2;
add.s64 %rd624, %rd85, %rd622;
mul.wide.u32 %rd625, %r437, 2;
add.s64 %rd626, %rd85, %rd625;
ld.shared.u16 %rs190, [%rd626];
ld.shared.u16 %rs191, [%rd624];

	{ cvt.f32.f16 %f45, %rs190;}


	
	{ cvt.f32.f16 %f46, %rs191;}


	setp.leu.f32	%p95, %f45, %f46;
@%p95 bra BB8_123;

cvt.u64.u32	%rd627, %r437;
add.s64 %rd629, %rd88, %rd627;
ld.shared.u8 %rs192, [%rd629];
mov.u32 %r892, 1;
setp.ne.s16	%p96, %rs192, 0;
@%p96 bra BB8_124;

BB8_123:
cvt.u64.u32	%rd630, %r438;
add.s64 %rd632, %rd88, %rd630;
ld.shared.u8 %rs193, [%rd632];
setp.eq.s16	%p97, %rs193, 0;
selp.u32	%r892, 1, 0, %p97;

BB8_124:
bfe.u32 %r447, %r16, 6, 1;
setp.ne.s32	%p98, %r892, %r447;
@%p98 bra BB8_126;

mul.wide.u32 %rd633, %r437, 8;
add.s64 %rd635, %rd87, %rd633;
mul.wide.u32 %rd636, %r438, 8;
add.s64 %rd637, %rd87, %rd636;
cvt.u64.u32	%rd638, %r437;
ld.shared.u16 %rs194, [%rd626];
cvt.u64.u32	%rd642, %r438;
ld.shared.u16 %rs195, [%rd624];
st.shared.u16 [%rd626], %rs195;
st.shared.u16 [%rd624], %rs194;
ld.shared.u64 %rd645, [%rd635];
ld.shared.u64 %rd646, [%rd637];
st.shared.u64 [%rd635], %rd646;
st.shared.u64 [%rd637], %rd645;
add.s64 %rd648, %rd88, %rd638;
ld.shared.u8 %rs196, [%rd648];
add.s64 %rd649, %rd88, %rd642;
ld.shared.u8 %rs197, [%rd649];
st.shared.u8 [%rd648], %rs197;
st.shared.u8 [%rd649], %rs196;

BB8_126:
bar.sync 0;
ld.shared.u16 %rs198, [%rd466];
ld.shared.u16 %rs199, [%rd464];

	{ cvt.f32.f16 %f47, %rs198;}


	
	{ cvt.f32.f16 %f48, %rs199;}


	setp.leu.f32	%p99, %f47, %f48;
@%p99 bra BB8_128;

cvt.u64.u32	%rd655, %r345;
add.s64 %rd657, %rd88, %rd655;
ld.shared.u8 %rs200, [%rd657];
mov.u32 %r893, 1;
setp.ne.s16	%p100, %rs200, 0;
@%p100 bra BB8_129;

BB8_128:
cvt.u64.u32	%rd658, %r346;
add.s64 %rd660, %rd88, %rd658;
ld.shared.u8 %rs201, [%rd660];
setp.eq.s16	%p101, %rs201, 0;
selp.u32	%r893, 1, 0, %p101;

BB8_129:
bfe.u32 %r466, %r16, 6, 1;
setp.ne.s32	%p102, %r893, %r466;
@%p102 bra BB8_131;

cvt.u64.u32	%rd661, %r345;
ld.shared.u16 %rs202, [%rd466];
cvt.u64.u32	%rd665, %r346;
ld.shared.u16 %rs203, [%rd464];
st.shared.u16 [%rd466], %rs203;
st.shared.u16 [%rd464], %rs202;
mul.wide.u32 %rd668, %r345, 8;
add.s64 %rd670, %rd87, %rd668;
ld.shared.u64 %rd671, [%rd670];
mul.wide.u32 %rd672, %r346, 8;
add.s64 %rd673, %rd87, %rd672;
ld.shared.u64 %rd674, [%rd673];
st.shared.u64 [%rd670], %rd674;
st.shared.u64 [%rd673], %rd671;
add.s64 %rd676, %rd88, %rd661;
ld.shared.u8 %rs204, [%rd676];
add.s64 %rd677, %rd88, %rd665;
ld.shared.u8 %rs205, [%rd677];
st.shared.u8 [%rd676], %rs205;
st.shared.u8 [%rd677], %rs204;

BB8_131:
bar.sync 0;
ld.shared.u16 %rs206, [%rd334];
ld.shared.u16 %rs207, [%rd332];

	{ cvt.f32.f16 %f49, %rs206;}


	
	{ cvt.f32.f16 %f50, %rs207;}


	setp.leu.f32	%p103, %f49, %f50;
@%p103 bra BB8_133;

cvt.u64.u32	%rd683, %r270;
add.s64 %rd685, %rd88, %rd683;
ld.shared.u8 %rs208, [%rd685];
mov.u32 %r894, 1;
setp.ne.s16	%p104, %rs208, 0;
@%p104 bra BB8_134;

BB8_133:
cvt.u64.u32	%rd686, %r271;
add.s64 %rd688, %rd88, %rd686;
ld.shared.u8 %rs209, [%rd688];
setp.eq.s16	%p105, %rs209, 0;
selp.u32	%r894, 1, 0, %p105;

BB8_134:
bfe.u32 %r483, %r16, 6, 1;
setp.ne.s32	%p106, %r894, %r483;
@%p106 bra BB8_136;

cvt.u64.u32	%rd689, %r270;
ld.shared.u16 %rs210, [%rd334];
cvt.u64.u32	%rd693, %r271;
ld.shared.u16 %rs211, [%rd332];
st.shared.u16 [%rd334], %rs211;
st.shared.u16 [%rd332], %rs210;
mul.wide.u32 %rd696, %r270, 8;
add.s64 %rd698, %rd87, %rd696;
ld.shared.u64 %rd699, [%rd698];
mul.wide.u32 %rd700, %r271, 8;
add.s64 %rd701, %rd87, %rd700;
ld.shared.u64 %rd702, [%rd701];
st.shared.u64 [%rd698], %rd702;
st.shared.u64 [%rd701], %rd699;
add.s64 %rd704, %rd88, %rd689;
ld.shared.u8 %rs212, [%rd704];
add.s64 %rd705, %rd88, %rd693;
ld.shared.u8 %rs213, [%rd705];
st.shared.u8 [%rd704], %rs213;
st.shared.u8 [%rd705], %rs212;

BB8_136:
bar.sync 0;
ld.shared.u16 %rs214, [%rd230];
ld.shared.u16 %rs215, [%rd228];

	{ cvt.f32.f16 %f51, %rs214;}


	
	{ cvt.f32.f16 %f52, %rs215;}


	setp.leu.f32	%p107, %f51, %f52;
@%p107 bra BB8_138;

cvt.u64.u32	%rd711, %r212;
add.s64 %rd713, %rd88, %rd711;
ld.shared.u8 %rs216, [%rd713];
mov.u32 %r895, 1;
setp.ne.s16	%p108, %rs216, 0;
@%p108 bra BB8_139;

BB8_138:
cvt.u64.u32	%rd714, %r213;
add.s64 %rd716, %rd88, %rd714;
ld.shared.u8 %rs217, [%rd716];
setp.eq.s16	%p109, %rs217, 0;
selp.u32	%r895, 1, 0, %p109;

BB8_139:
bfe.u32 %r500, %r16, 6, 1;
setp.ne.s32	%p110, %r895, %r500;
@%p110 bra BB8_141;

cvt.u64.u32	%rd717, %r212;
ld.shared.u16 %rs218, [%rd230];
cvt.u64.u32	%rd721, %r213;
ld.shared.u16 %rs219, [%rd228];
st.shared.u16 [%rd230], %rs219;
st.shared.u16 [%rd228], %rs218;
mul.wide.u32 %rd724, %r212, 8;
add.s64 %rd726, %rd87, %rd724;
ld.shared.u64 %rd727, [%rd726];
mul.wide.u32 %rd728, %r213, 8;
add.s64 %rd729, %rd87, %rd728;
ld.shared.u64 %rd730, [%rd729];
st.shared.u64 [%rd726], %rd730;
st.shared.u64 [%rd729], %rd727;
add.s64 %rd732, %rd88, %rd717;
ld.shared.u8 %rs220, [%rd732];
add.s64 %rd733, %rd88, %rd721;
ld.shared.u8 %rs221, [%rd733];
st.shared.u8 [%rd732], %rs221;
st.shared.u8 [%rd733], %rs220;

BB8_141:
bar.sync 0;
ld.shared.u16 %rs222, [%rd154];
ld.shared.u16 %rs223, [%rd152];

	{ cvt.f32.f16 %f53, %rs222;}


	
	{ cvt.f32.f16 %f54, %rs223;}


	setp.leu.f32	%p111, %f53, %f54;
@%p111 bra BB8_143;

cvt.u64.u32	%rd739, %r171;
add.s64 %rd741, %rd88, %rd739;
ld.shared.u8 %rs224, [%rd741];
mov.u32 %r896, 1;
setp.ne.s16	%p112, %rs224, 0;
@%p112 bra BB8_144;

BB8_143:
cvt.u64.u32	%rd742, %r172;
add.s64 %rd744, %rd88, %rd742;
ld.shared.u8 %rs225, [%rd744];
setp.eq.s16	%p113, %rs225, 0;
selp.u32	%r896, 1, 0, %p113;

BB8_144:
bfe.u32 %r517, %r16, 6, 1;
setp.ne.s32	%p114, %r896, %r517;
@%p114 bra BB8_146;

cvt.u64.u32	%rd745, %r171;
ld.shared.u16 %rs226, [%rd154];
cvt.u64.u32	%rd749, %r172;
ld.shared.u16 %rs227, [%rd152];
st.shared.u16 [%rd154], %rs227;
st.shared.u16 [%rd152], %rs226;
mul.wide.u32 %rd752, %r171, 8;
add.s64 %rd754, %rd87, %rd752;
ld.shared.u64 %rd755, [%rd754];
mul.wide.u32 %rd756, %r172, 8;
add.s64 %rd757, %rd87, %rd756;
ld.shared.u64 %rd758, [%rd757];
st.shared.u64 [%rd754], %rd758;
st.shared.u64 [%rd757], %rd755;
add.s64 %rd760, %rd88, %rd745;
ld.shared.u8 %rs228, [%rd760];
add.s64 %rd761, %rd88, %rd749;
ld.shared.u8 %rs229, [%rd761];
st.shared.u8 [%rd760], %rs229;
st.shared.u8 [%rd761], %rs228;

BB8_146:
bar.sync 0;
ld.shared.u16 %rs230, [%rd106];
ld.shared.u16 %rs231, [%rd104];

	{ cvt.f32.f16 %f55, %rs230;}


	
	{ cvt.f32.f16 %f56, %rs231;}


	setp.leu.f32	%p115, %f55, %f56;
@%p115 bra BB8_148;

cvt.u64.u32	%rd767, %r147;
add.s64 %rd769, %rd88, %rd767;
ld.shared.u8 %rs232, [%rd769];
mov.u32 %r897, 1;
setp.ne.s16	%p116, %rs232, 0;
@%p116 bra BB8_149;

BB8_148:
cvt.u64.u32	%rd770, %r148;
add.s64 %rd772, %rd88, %rd770;
ld.shared.u8 %rs233, [%rd772];
setp.eq.s16	%p117, %rs233, 0;
selp.u32	%r897, 1, 0, %p117;

BB8_149:
bfe.u32 %r534, %r16, 6, 1;
setp.ne.s32	%p118, %r897, %r534;
@%p118 bra BB8_151;

cvt.u64.u32	%rd773, %r147;
ld.shared.u16 %rs234, [%rd106];
cvt.u64.u32	%rd777, %r148;
ld.shared.u16 %rs235, [%rd104];
st.shared.u16 [%rd106], %rs235;
st.shared.u16 [%rd104], %rs234;
mul.wide.u32 %rd780, %r147, 8;
add.s64 %rd782, %rd87, %rd780;
ld.shared.u64 %rd783, [%rd782];
mul.wide.u32 %rd784, %r148, 8;
add.s64 %rd785, %rd87, %rd784;
ld.shared.u64 %rd786, [%rd785];
st.shared.u64 [%rd782], %rd786;
st.shared.u64 [%rd785], %rd783;
add.s64 %rd788, %rd88, %rd773;
ld.shared.u8 %rs236, [%rd788];
add.s64 %rd789, %rd88, %rd777;
ld.shared.u8 %rs237, [%rd789];
st.shared.u8 [%rd788], %rs237;
st.shared.u8 [%rd789], %rs236;

BB8_151:
bar.sync 0;
ld.shared.u16 %rs238, [%rd20];
ld.shared.u16 %rs239, [%rd20+2];

	{ cvt.f32.f16 %f57, %rs238;}


	
	{ cvt.f32.f16 %f58, %rs239;}


	setp.leu.f32	%p119, %f57, %f58;
@%p119 bra BB8_153;

ld.shared.u8 %rs240, [%rd22];
mov.u32 %r898, 1;
setp.ne.s16	%p120, %rs240, 0;
@%p120 bra BB8_154;

BB8_153:
ld.shared.u8 %rs241, [%rd22+1];
setp.eq.s16	%p121, %rs241, 0;
selp.u32	%r898, 1, 0, %p121;

BB8_154:
bfe.u32 %r543, %r16, 6, 1;
setp.ne.s32	%p122, %r898, %r543;
@%p122 bra BB8_156;

ld.shared.u16 %rs242, [%rd20];
ld.shared.u16 %rs243, [%rd20+2];
st.shared.u16 [%rd20], %rs243;
st.shared.u16 [%rd20+2], %rs242;
mul.wide.u32 %rd803, %r18, 8;
add.s64 %rd805, %rd87, %rd803;
ld.shared.u64 %rd806, [%rd805];
ld.shared.u64 %rd807, [%rd805+8];
st.shared.u64 [%rd805], %rd807;
st.shared.u64 [%rd805+8], %rd806;
ld.shared.u8 %rs244, [%rd22];
ld.shared.u8 %rs245, [%rd22+1];
st.shared.u8 [%rd22], %rs245;
st.shared.u8 [%rd22+1], %rs244;

BB8_156:
bar.sync 0;
and.b32 %r545, %r16, 127;
sub.s32 %r546, %r18, %r545;
add.s32 %r547, %r546, 128;
mul.wide.u32 %rd810, %r547, 2;
add.s64 %rd812, %rd85, %rd810;
mul.wide.u32 %rd813, %r546, 2;
add.s64 %rd814, %rd85, %rd813;
ld.shared.u16 %rs246, [%rd814];
ld.shared.u16 %rs247, [%rd812];

	{ cvt.f32.f16 %f59, %rs246;}


	
	{ cvt.f32.f16 %f60, %rs247;}


	setp.leu.f32	%p123, %f59, %f60;
@%p123 bra BB8_158;

cvt.u64.u32	%rd815, %r546;
add.s64 %rd817, %rd88, %rd815;
ld.shared.u8 %rs248, [%rd817];
mov.u32 %r899, 1;
setp.ne.s16	%p124, %rs248, 0;
@%p124 bra BB8_159;

BB8_158:
cvt.u64.u32	%rd818, %r547;
add.s64 %rd820, %rd88, %rd818;
ld.shared.u8 %rs249, [%rd820];
setp.eq.s16	%p125, %rs249, 0;
selp.u32	%r899, 1, 0, %p125;

BB8_159:
bfe.u32 %r556, %r16, 7, 1;
setp.ne.s32	%p126, %r899, %r556;
@%p126 bra BB8_161;

mul.wide.u32 %rd821, %r546, 8;
add.s64 %rd823, %rd87, %rd821;
mul.wide.u32 %rd824, %r547, 8;
add.s64 %rd825, %rd87, %rd824;
cvt.u64.u32	%rd826, %r546;
ld.shared.u16 %rs250, [%rd814];
cvt.u64.u32	%rd830, %r547;
ld.shared.u16 %rs251, [%rd812];
st.shared.u16 [%rd814], %rs251;
st.shared.u16 [%rd812], %rs250;
ld.shared.u64 %rd833, [%rd823];
ld.shared.u64 %rd834, [%rd825];
st.shared.u64 [%rd823], %rd834;
st.shared.u64 [%rd825], %rd833;
add.s64 %rd836, %rd88, %rd826;
ld.shared.u8 %rs252, [%rd836];
add.s64 %rd837, %rd88, %rd830;
ld.shared.u8 %rs253, [%rd837];
st.shared.u8 [%rd836], %rs253;
st.shared.u8 [%rd837], %rs252;

BB8_161:
bar.sync 0;
ld.shared.u16 %rs254, [%rd626];
ld.shared.u16 %rs255, [%rd624];

	{ cvt.f32.f16 %f61, %rs254;}


	
	{ cvt.f32.f16 %f62, %rs255;}


	setp.leu.f32	%p127, %f61, %f62;
@%p127 bra BB8_163;

cvt.u64.u32	%rd843, %r437;
add.s64 %rd845, %rd88, %rd843;
ld.shared.u8 %rs256, [%rd845];
mov.u32 %r900, 1;
setp.ne.s16	%p128, %rs256, 0;
@%p128 bra BB8_164;

BB8_163:
cvt.u64.u32	%rd846, %r438;
add.s64 %rd848, %rd88, %rd846;
ld.shared.u8 %rs257, [%rd848];
setp.eq.s16	%p129, %rs257, 0;
selp.u32	%r900, 1, 0, %p129;

BB8_164:
bfe.u32 %r575, %r16, 7, 1;
setp.ne.s32	%p130, %r900, %r575;
@%p130 bra BB8_166;

cvt.u64.u32	%rd849, %r437;
ld.shared.u16 %rs258, [%rd626];
cvt.u64.u32	%rd853, %r438;
ld.shared.u16 %rs259, [%rd624];
st.shared.u16 [%rd626], %rs259;
st.shared.u16 [%rd624], %rs258;
mul.wide.u32 %rd856, %r437, 8;
add.s64 %rd858, %rd87, %rd856;
ld.shared.u64 %rd859, [%rd858];
mul.wide.u32 %rd860, %r438, 8;
add.s64 %rd861, %rd87, %rd860;
ld.shared.u64 %rd862, [%rd861];
st.shared.u64 [%rd858], %rd862;
st.shared.u64 [%rd861], %rd859;
add.s64 %rd864, %rd88, %rd849;
ld.shared.u8 %rs260, [%rd864];
add.s64 %rd865, %rd88, %rd853;
ld.shared.u8 %rs261, [%rd865];
st.shared.u8 [%rd864], %rs261;
st.shared.u8 [%rd865], %rs260;

BB8_166:
bar.sync 0;
ld.shared.u16 %rs262, [%rd466];
ld.shared.u16 %rs263, [%rd464];

	{ cvt.f32.f16 %f63, %rs262;}


	
	{ cvt.f32.f16 %f64, %rs263;}


	setp.leu.f32	%p131, %f63, %f64;
@%p131 bra BB8_168;

cvt.u64.u32	%rd871, %r345;
add.s64 %rd873, %rd88, %rd871;
ld.shared.u8 %rs264, [%rd873];
mov.u32 %r901, 1;
setp.ne.s16	%p132, %rs264, 0;
@%p132 bra BB8_169;

BB8_168:
cvt.u64.u32	%rd874, %r346;
add.s64 %rd876, %rd88, %rd874;
ld.shared.u8 %rs265, [%rd876];
setp.eq.s16	%p133, %rs265, 0;
selp.u32	%r901, 1, 0, %p133;

BB8_169:
bfe.u32 %r592, %r16, 7, 1;
setp.ne.s32	%p134, %r901, %r592;
@%p134 bra BB8_171;

cvt.u64.u32	%rd877, %r345;
ld.shared.u16 %rs266, [%rd466];
cvt.u64.u32	%rd881, %r346;
ld.shared.u16 %rs267, [%rd464];
st.shared.u16 [%rd466], %rs267;
st.shared.u16 [%rd464], %rs266;
mul.wide.u32 %rd884, %r345, 8;
add.s64 %rd886, %rd87, %rd884;
ld.shared.u64 %rd887, [%rd886];
mul.wide.u32 %rd888, %r346, 8;
add.s64 %rd889, %rd87, %rd888;
ld.shared.u64 %rd890, [%rd889];
st.shared.u64 [%rd886], %rd890;
st.shared.u64 [%rd889], %rd887;
add.s64 %rd892, %rd88, %rd877;
ld.shared.u8 %rs268, [%rd892];
add.s64 %rd893, %rd88, %rd881;
ld.shared.u8 %rs269, [%rd893];
st.shared.u8 [%rd892], %rs269;
st.shared.u8 [%rd893], %rs268;

BB8_171:
bar.sync 0;
ld.shared.u16 %rs270, [%rd334];
ld.shared.u16 %rs271, [%rd332];

	{ cvt.f32.f16 %f65, %rs270;}


	
	{ cvt.f32.f16 %f66, %rs271;}


	setp.leu.f32	%p135, %f65, %f66;
@%p135 bra BB8_173;

cvt.u64.u32	%rd899, %r270;
add.s64 %rd901, %rd88, %rd899;
ld.shared.u8 %rs272, [%rd901];
mov.u32 %r902, 1;
setp.ne.s16	%p136, %rs272, 0;
@%p136 bra BB8_174;

BB8_173:
cvt.u64.u32	%rd902, %r271;
add.s64 %rd904, %rd88, %rd902;
ld.shared.u8 %rs273, [%rd904];
setp.eq.s16	%p137, %rs273, 0;
selp.u32	%r902, 1, 0, %p137;

BB8_174:
bfe.u32 %r609, %r16, 7, 1;
setp.ne.s32	%p138, %r902, %r609;
@%p138 bra BB8_176;

cvt.u64.u32	%rd905, %r270;
ld.shared.u16 %rs274, [%rd334];
cvt.u64.u32	%rd909, %r271;
ld.shared.u16 %rs275, [%rd332];
st.shared.u16 [%rd334], %rs275;
st.shared.u16 [%rd332], %rs274;
mul.wide.u32 %rd912, %r270, 8;
add.s64 %rd914, %rd87, %rd912;
ld.shared.u64 %rd915, [%rd914];
mul.wide.u32 %rd916, %r271, 8;
add.s64 %rd917, %rd87, %rd916;
ld.shared.u64 %rd918, [%rd917];
st.shared.u64 [%rd914], %rd918;
st.shared.u64 [%rd917], %rd915;
add.s64 %rd920, %rd88, %rd905;
ld.shared.u8 %rs276, [%rd920];
add.s64 %rd921, %rd88, %rd909;
ld.shared.u8 %rs277, [%rd921];
st.shared.u8 [%rd920], %rs277;
st.shared.u8 [%rd921], %rs276;

BB8_176:
bar.sync 0;
ld.shared.u16 %rs278, [%rd230];
ld.shared.u16 %rs279, [%rd228];

	{ cvt.f32.f16 %f67, %rs278;}


	
	{ cvt.f32.f16 %f68, %rs279;}


	setp.leu.f32	%p139, %f67, %f68;
@%p139 bra BB8_178;

cvt.u64.u32	%rd927, %r212;
add.s64 %rd929, %rd88, %rd927;
ld.shared.u8 %rs280, [%rd929];
mov.u32 %r903, 1;
setp.ne.s16	%p140, %rs280, 0;
@%p140 bra BB8_179;

BB8_178:
cvt.u64.u32	%rd930, %r213;
add.s64 %rd932, %rd88, %rd930;
ld.shared.u8 %rs281, [%rd932];
setp.eq.s16	%p141, %rs281, 0;
selp.u32	%r903, 1, 0, %p141;

BB8_179:
bfe.u32 %r626, %r16, 7, 1;
setp.ne.s32	%p142, %r903, %r626;
@%p142 bra BB8_181;

cvt.u64.u32	%rd933, %r212;
ld.shared.u16 %rs282, [%rd230];
cvt.u64.u32	%rd937, %r213;
ld.shared.u16 %rs283, [%rd228];
st.shared.u16 [%rd230], %rs283;
st.shared.u16 [%rd228], %rs282;
mul.wide.u32 %rd940, %r212, 8;
add.s64 %rd942, %rd87, %rd940;
ld.shared.u64 %rd943, [%rd942];
mul.wide.u32 %rd944, %r213, 8;
add.s64 %rd945, %rd87, %rd944;
ld.shared.u64 %rd946, [%rd945];
st.shared.u64 [%rd942], %rd946;
st.shared.u64 [%rd945], %rd943;
add.s64 %rd948, %rd88, %rd933;
ld.shared.u8 %rs284, [%rd948];
add.s64 %rd949, %rd88, %rd937;
ld.shared.u8 %rs285, [%rd949];
st.shared.u8 [%rd948], %rs285;
st.shared.u8 [%rd949], %rs284;

BB8_181:
bar.sync 0;
ld.shared.u16 %rs286, [%rd154];
ld.shared.u16 %rs287, [%rd152];

	{ cvt.f32.f16 %f69, %rs286;}


	
	{ cvt.f32.f16 %f70, %rs287;}


	setp.leu.f32	%p143, %f69, %f70;
@%p143 bra BB8_183;

cvt.u64.u32	%rd955, %r171;
add.s64 %rd957, %rd88, %rd955;
ld.shared.u8 %rs288, [%rd957];
mov.u32 %r904, 1;
setp.ne.s16	%p144, %rs288, 0;
@%p144 bra BB8_184;

BB8_183:
cvt.u64.u32	%rd958, %r172;
add.s64 %rd960, %rd88, %rd958;
ld.shared.u8 %rs289, [%rd960];
setp.eq.s16	%p145, %rs289, 0;
selp.u32	%r904, 1, 0, %p145;

BB8_184:
bfe.u32 %r643, %r16, 7, 1;
setp.ne.s32	%p146, %r904, %r643;
@%p146 bra BB8_186;

cvt.u64.u32	%rd961, %r171;
ld.shared.u16 %rs290, [%rd154];
cvt.u64.u32	%rd965, %r172;
ld.shared.u16 %rs291, [%rd152];
st.shared.u16 [%rd154], %rs291;
st.shared.u16 [%rd152], %rs290;
mul.wide.u32 %rd968, %r171, 8;
add.s64 %rd970, %rd87, %rd968;
ld.shared.u64 %rd971, [%rd970];
mul.wide.u32 %rd972, %r172, 8;
add.s64 %rd973, %rd87, %rd972;
ld.shared.u64 %rd974, [%rd973];
st.shared.u64 [%rd970], %rd974;
st.shared.u64 [%rd973], %rd971;
add.s64 %rd976, %rd88, %rd961;
ld.shared.u8 %rs292, [%rd976];
add.s64 %rd977, %rd88, %rd965;
ld.shared.u8 %rs293, [%rd977];
st.shared.u8 [%rd976], %rs293;
st.shared.u8 [%rd977], %rs292;

BB8_186:
bar.sync 0;
ld.shared.u16 %rs294, [%rd106];
ld.shared.u16 %rs295, [%rd104];

	{ cvt.f32.f16 %f71, %rs294;}


	
	{ cvt.f32.f16 %f72, %rs295;}


	setp.leu.f32	%p147, %f71, %f72;
@%p147 bra BB8_188;

cvt.u64.u32	%rd983, %r147;
add.s64 %rd985, %rd88, %rd983;
ld.shared.u8 %rs296, [%rd985];
mov.u32 %r905, 1;
setp.ne.s16	%p148, %rs296, 0;
@%p148 bra BB8_189;

BB8_188:
cvt.u64.u32	%rd986, %r148;
add.s64 %rd988, %rd88, %rd986;
ld.shared.u8 %rs297, [%rd988];
setp.eq.s16	%p149, %rs297, 0;
selp.u32	%r905, 1, 0, %p149;

BB8_189:
bfe.u32 %r660, %r16, 7, 1;
setp.ne.s32	%p150, %r905, %r660;
@%p150 bra BB8_191;

cvt.u64.u32	%rd989, %r147;
ld.shared.u16 %rs298, [%rd106];
cvt.u64.u32	%rd993, %r148;
ld.shared.u16 %rs299, [%rd104];
st.shared.u16 [%rd106], %rs299;
st.shared.u16 [%rd104], %rs298;
mul.wide.u32 %rd996, %r147, 8;
add.s64 %rd998, %rd87, %rd996;
ld.shared.u64 %rd999, [%rd998];
mul.wide.u32 %rd1000, %r148, 8;
add.s64 %rd1001, %rd87, %rd1000;
ld.shared.u64 %rd1002, [%rd1001];
st.shared.u64 [%rd998], %rd1002;
st.shared.u64 [%rd1001], %rd999;
add.s64 %rd1004, %rd88, %rd989;
ld.shared.u8 %rs300, [%rd1004];
add.s64 %rd1005, %rd88, %rd993;
ld.shared.u8 %rs301, [%rd1005];
st.shared.u8 [%rd1004], %rs301;
st.shared.u8 [%rd1005], %rs300;

BB8_191:
bar.sync 0;
ld.shared.u16 %rs302, [%rd20];
ld.shared.u16 %rs303, [%rd20+2];

	{ cvt.f32.f16 %f73, %rs302;}


	
	{ cvt.f32.f16 %f74, %rs303;}


	setp.leu.f32	%p151, %f73, %f74;
@%p151 bra BB8_193;

ld.shared.u8 %rs304, [%rd22];
mov.u32 %r906, 1;
setp.ne.s16	%p152, %rs304, 0;
@%p152 bra BB8_194;

BB8_193:
ld.shared.u8 %rs305, [%rd22+1];
setp.eq.s16	%p153, %rs305, 0;
selp.u32	%r906, 1, 0, %p153;

BB8_194:
bfe.u32 %r669, %r16, 7, 1;
setp.ne.s32	%p154, %r906, %r669;
@%p154 bra BB8_196;

ld.shared.u16 %rs306, [%rd20];
ld.shared.u16 %rs307, [%rd20+2];
st.shared.u16 [%rd20], %rs307;
st.shared.u16 [%rd20+2], %rs306;
mul.wide.u32 %rd1019, %r18, 8;
add.s64 %rd1021, %rd87, %rd1019;
ld.shared.u64 %rd1022, [%rd1021];
ld.shared.u64 %rd1023, [%rd1021+8];
st.shared.u64 [%rd1021], %rd1023;
st.shared.u64 [%rd1021+8], %rd1022;
ld.shared.u8 %rs308, [%rd22];
ld.shared.u8 %rs309, [%rd22+1];
st.shared.u8 [%rd22], %rs309;
st.shared.u8 [%rd22+1], %rs308;

BB8_196:
bfe.u32 %r97, %r16, 8, 1;
mov.u32 %r907, 256;

BB8_197:
bar.sync 0;
add.s32 %r672, %r907, -1;
and.b32 %r673, %r672, %r16;
sub.s32 %r675, %r18, %r673;
add.s32 %r676, %r675, %r907;
cvt.u64.u32	%rd23, %r676;
mul.wide.u32 %rd1026, %r676, 2;
add.s64 %rd27, %rd85, %rd1026;
add.s64 %rd24, %rd88, %rd23;
cvt.u64.u32	%rd25, %r675;
mul.wide.u32 %rd1029, %r675, 2;
add.s64 %rd26, %rd85, %rd1029;
ld.shared.u16 %rs310, [%rd26];
ld.shared.u16 %rs311, [%rd27];

	{ cvt.f32.f16 %f75, %rs310;}


	
	{ cvt.f32.f16 %f76, %rs311;}


	add.s64 %rd28, %rd88, %rd25;
setp.leu.f32	%p155, %f75, %f76;
@%p155 bra BB8_199;

ld.shared.u8 %rs312, [%rd28];
mov.u32 %r908, 1;
setp.ne.s16	%p156, %rs312, 0;
@%p156 bra BB8_200;

BB8_199:
ld.shared.u8 %rs313, [%rd24];
setp.eq.s16	%p157, %rs313, 0;
selp.u32	%r908, 1, 0, %p157;

BB8_200:
setp.ne.s32	%p158, %r908, %r97;
@%p158 bra BB8_202;

shl.b64 %rd1030, %rd23, 3;
add.s64 %rd1032, %rd87, %rd1030;
ld.shared.u16 %rs314, [%rd26];
ld.shared.u16 %rs315, [%rd27];
st.shared.u16 [%rd26], %rs315;
st.shared.u16 [%rd27], %rs314;
shl.b64 %rd1033, %rd25, 3;
add.s64 %rd1034, %rd87, %rd1033;
ld.shared.u64 %rd1035, [%rd1034];
ld.shared.u64 %rd1036, [%rd1032];
st.shared.u64 [%rd1034], %rd1036;
st.shared.u64 [%rd1032], %rd1035;
ld.shared.u8 %rs316, [%rd28];
ld.shared.u8 %rs317, [%rd24];
st.shared.u8 [%rd28], %rs317;
st.shared.u8 [%rd24], %rs316;

BB8_202:
shr.u32 %r101, %r907, 1;
bar.sync 0;
add.s32 %r678, %r101, -1;
and.b32 %r679, %r678, %r16;
sub.s32 %r681, %r18, %r679;
add.s32 %r682, %r681, %r101;
cvt.u64.u32	%rd29, %r682;
mul.wide.u32 %rd1037, %r682, 2;
add.s64 %rd33, %rd85, %rd1037;
add.s64 %rd30, %rd88, %rd29;
cvt.u64.u32	%rd31, %r681;
mul.wide.u32 %rd1040, %r681, 2;
add.s64 %rd32, %rd85, %rd1040;
ld.shared.u16 %rs318, [%rd32];
ld.shared.u16 %rs319, [%rd33];

	{ cvt.f32.f16 %f77, %rs318;}


	
	{ cvt.f32.f16 %f78, %rs319;}


	add.s64 %rd34, %rd88, %rd31;
setp.leu.f32	%p159, %f77, %f78;
@%p159 bra BB8_204;

ld.shared.u8 %rs320, [%rd34];
mov.u32 %r909, 1;
setp.ne.s16	%p160, %rs320, 0;
@%p160 bra BB8_205;

BB8_204:
ld.shared.u8 %rs321, [%rd30];
setp.eq.s16	%p161, %rs321, 0;
selp.u32	%r909, 1, 0, %p161;

BB8_205:
setp.ne.s32	%p162, %r909, %r97;
@%p162 bra BB8_207;

shl.b64 %rd1041, %rd29, 3;
add.s64 %rd1043, %rd87, %rd1041;
ld.shared.u16 %rs322, [%rd32];
ld.shared.u16 %rs323, [%rd33];
st.shared.u16 [%rd32], %rs323;
st.shared.u16 [%rd33], %rs322;
shl.b64 %rd1044, %rd31, 3;
add.s64 %rd1045, %rd87, %rd1044;
ld.shared.u64 %rd1046, [%rd1045];
ld.shared.u64 %rd1047, [%rd1043];
st.shared.u64 [%rd1045], %rd1047;
st.shared.u64 [%rd1043], %rd1046;
ld.shared.u8 %rs324, [%rd34];
ld.shared.u8 %rs325, [%rd30];
st.shared.u8 [%rd34], %rs325;
st.shared.u8 [%rd30], %rs324;

BB8_207:
shr.u32 %r104, %r907, 2;
bar.sync 0;
add.s32 %r684, %r104, -1;
and.b32 %r685, %r684, %r16;
sub.s32 %r687, %r18, %r685;
add.s32 %r688, %r687, %r104;
cvt.u64.u32	%rd35, %r688;
mul.wide.u32 %rd1048, %r688, 2;
add.s64 %rd39, %rd85, %rd1048;
add.s64 %rd36, %rd88, %rd35;
cvt.u64.u32	%rd37, %r687;
mul.wide.u32 %rd1051, %r687, 2;
add.s64 %rd38, %rd85, %rd1051;
ld.shared.u16 %rs326, [%rd38];
ld.shared.u16 %rs327, [%rd39];

	{ cvt.f32.f16 %f79, %rs326;}


	
	{ cvt.f32.f16 %f80, %rs327;}


	add.s64 %rd40, %rd88, %rd37;
setp.leu.f32	%p163, %f79, %f80;
@%p163 bra BB8_209;

ld.shared.u8 %rs328, [%rd40];
mov.u32 %r910, 1;
setp.ne.s16	%p164, %rs328, 0;
@%p164 bra BB8_210;

BB8_209:
ld.shared.u8 %rs329, [%rd36];
setp.eq.s16	%p165, %rs329, 0;
selp.u32	%r910, 1, 0, %p165;

BB8_210:
setp.ne.s32	%p166, %r910, %r97;
@%p166 bra BB8_212;

shl.b64 %rd1052, %rd35, 3;
add.s64 %rd1054, %rd87, %rd1052;
ld.shared.u16 %rs330, [%rd38];
ld.shared.u16 %rs331, [%rd39];
st.shared.u16 [%rd38], %rs331;
st.shared.u16 [%rd39], %rs330;
shl.b64 %rd1055, %rd37, 3;
add.s64 %rd1056, %rd87, %rd1055;
ld.shared.u64 %rd1057, [%rd1056];
ld.shared.u64 %rd1058, [%rd1054];
st.shared.u64 [%rd1056], %rd1058;
st.shared.u64 [%rd1054], %rd1057;
ld.shared.u8 %rs332, [%rd40];
ld.shared.u8 %rs333, [%rd36];
st.shared.u8 [%rd40], %rs333;
st.shared.u8 [%rd36], %rs332;

BB8_212:
shr.u32 %r907, %r907, 3;
setp.ne.s32	%p167, %r907, 0;
@%p167 bra BB8_197;

bfe.u32 %r108, %r16, 9, 1;
mov.u32 %r911, 512;

BB8_214:
bar.sync 0;
add.s32 %r691, %r911, -1;
and.b32 %r692, %r691, %r16;
sub.s32 %r694, %r18, %r692;
add.s32 %r695, %r694, %r911;
cvt.u64.u32	%rd41, %r695;
mul.wide.u32 %rd1059, %r695, 2;
add.s64 %rd45, %rd85, %rd1059;
add.s64 %rd42, %rd88, %rd41;
cvt.u64.u32	%rd43, %r694;
mul.wide.u32 %rd1062, %r694, 2;
add.s64 %rd44, %rd85, %rd1062;
ld.shared.u16 %rs334, [%rd44];
ld.shared.u16 %rs335, [%rd45];

	{ cvt.f32.f16 %f81, %rs334;}


	
	{ cvt.f32.f16 %f82, %rs335;}


	add.s64 %rd46, %rd88, %rd43;
setp.leu.f32	%p168, %f81, %f82;
@%p168 bra BB8_216;

ld.shared.u8 %rs336, [%rd46];
mov.u32 %r912, 1;
setp.ne.s16	%p169, %rs336, 0;
@%p169 bra BB8_217;

BB8_216:
ld.shared.u8 %rs337, [%rd42];
setp.eq.s16	%p170, %rs337, 0;
selp.u32	%r912, 1, 0, %p170;

BB8_217:
setp.ne.s32	%p171, %r912, %r108;
@%p171 bra BB8_219;

shl.b64 %rd1063, %rd41, 3;
add.s64 %rd1065, %rd87, %rd1063;
ld.shared.u16 %rs338, [%rd44];
ld.shared.u16 %rs339, [%rd45];
st.shared.u16 [%rd44], %rs339;
st.shared.u16 [%rd45], %rs338;
shl.b64 %rd1066, %rd43, 3;
add.s64 %rd1067, %rd87, %rd1066;
ld.shared.u64 %rd1068, [%rd1067];
ld.shared.u64 %rd1069, [%rd1065];
st.shared.u64 [%rd1067], %rd1069;
st.shared.u64 [%rd1065], %rd1068;
ld.shared.u8 %rs340, [%rd46];
ld.shared.u8 %rs341, [%rd42];
st.shared.u8 [%rd46], %rs341;
st.shared.u8 [%rd42], %rs340;

BB8_219:
shr.u32 %r112, %r911, 1;
bar.sync 0;
add.s32 %r697, %r112, -1;
and.b32 %r698, %r697, %r16;
sub.s32 %r700, %r18, %r698;
add.s32 %r701, %r700, %r112;
cvt.u64.u32	%rd47, %r701;
mul.wide.u32 %rd1070, %r701, 2;
add.s64 %rd51, %rd85, %rd1070;
add.s64 %rd48, %rd88, %rd47;
cvt.u64.u32	%rd49, %r700;
mul.wide.u32 %rd1073, %r700, 2;
add.s64 %rd50, %rd85, %rd1073;
ld.shared.u16 %rs342, [%rd50];
ld.shared.u16 %rs343, [%rd51];

	{ cvt.f32.f16 %f83, %rs342;}


	
	{ cvt.f32.f16 %f84, %rs343;}


	add.s64 %rd52, %rd88, %rd49;
setp.leu.f32	%p172, %f83, %f84;
@%p172 bra BB8_221;

ld.shared.u8 %rs344, [%rd52];
mov.u32 %r913, 1;
setp.ne.s16	%p173, %rs344, 0;
@%p173 bra BB8_222;

BB8_221:
ld.shared.u8 %rs345, [%rd48];
setp.eq.s16	%p174, %rs345, 0;
selp.u32	%r913, 1, 0, %p174;

BB8_222:
setp.ne.s32	%p175, %r913, %r108;
@%p175 bra BB8_224;

shl.b64 %rd1074, %rd47, 3;
add.s64 %rd1076, %rd87, %rd1074;
ld.shared.u16 %rs346, [%rd50];
ld.shared.u16 %rs347, [%rd51];
st.shared.u16 [%rd50], %rs347;
st.shared.u16 [%rd51], %rs346;
shl.b64 %rd1077, %rd49, 3;
add.s64 %rd1078, %rd87, %rd1077;
ld.shared.u64 %rd1079, [%rd1078];
ld.shared.u64 %rd1080, [%rd1076];
st.shared.u64 [%rd1078], %rd1080;
st.shared.u64 [%rd1076], %rd1079;
ld.shared.u8 %rs348, [%rd52];
ld.shared.u8 %rs349, [%rd48];
st.shared.u8 [%rd52], %rs349;
st.shared.u8 [%rd48], %rs348;

BB8_224:
shr.u32 %r911, %r911, 2;
setp.ne.s32	%p176, %r911, 0;
@%p176 bra BB8_214;

bar.sync 0;
and.b32 %r703, %r16, 1023;
sub.s32 %r704, %r18, %r703;
add.s32 %r705, %r704, 1024;
cvt.u64.u32	%rd53, %r705;
mul.wide.u32 %rd1081, %r705, 2;
add.s64 %rd56, %rd85, %rd1081;
cvt.u64.u32	%rd54, %r704;
mul.wide.u32 %rd1083, %r704, 2;
add.s64 %rd55, %rd85, %rd1083;
ld.shared.u16 %rs350, [%rd55];
ld.shared.u16 %rs351, [%rd56];

	{ cvt.f32.f16 %f85, %rs350;}


	
	{ cvt.f32.f16 %f86, %rs351;}


	add.s64 %rd57, %rd88, %rd54;
setp.leu.f32	%p177, %f85, %f86;
@%p177 bra BB8_227;

ld.shared.u8 %rs352, [%rd57];
setp.ne.s16	%p178, %rs352, 0;
@%p178 bra BB8_229;

BB8_227:
add.s64 %rd58, %rd88, %rd53;
ld.shared.u8 %rs7, [%rd58];
setp.eq.s16	%p179, %rs7, 0;
@%p179 bra BB8_229;

shl.b64 %rd1086, %rd53, 3;
add.s64 %rd1088, %rd87, %rd1086;
ld.shared.u16 %rs353, [%rd55];
ld.shared.u16 %rs354, [%rd56];
st.shared.u16 [%rd55], %rs354;
st.shared.u16 [%rd56], %rs353;
shl.b64 %rd1089, %rd54, 3;
add.s64 %rd1090, %rd87, %rd1089;
ld.shared.u64 %rd1091, [%rd1090];
ld.shared.u64 %rd1092, [%rd1088];
st.shared.u64 [%rd1090], %rd1092;
st.shared.u64 [%rd1088], %rd1091;
ld.shared.u8 %rs355, [%rd57];
st.shared.u8 [%rd57], %rs7;
st.shared.u8 [%rd58], %rs355;

BB8_229:
bar.sync 0;
shl.b32 %r864, %r16, 1;
mov.u64 %rd1357, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r707, %r16, 511;
sub.s32 %r708, %r864, %r707;
add.s32 %r709, %r708, 512;
cvt.u64.u32	%rd59, %r709;
mul.wide.u32 %rd1093, %r709, 2;
add.s64 %rd62, %rd1357, %rd1093;
cvt.u64.u32	%rd60, %r708;
mul.wide.u32 %rd1095, %r708, 2;
add.s64 %rd61, %rd1357, %rd1095;
ld.shared.u16 %rs356, [%rd61];
ld.shared.u16 %rs357, [%rd62];

	{ cvt.f32.f16 %f87, %rs356;}


	
	{ cvt.f32.f16 %f88, %rs357;}


	add.s64 %rd63, %rd88, %rd60;
setp.leu.f32	%p180, %f87, %f88;
@%p180 bra BB8_231;

ld.shared.u8 %rs358, [%rd63];
setp.ne.s16	%p181, %rs358, 0;
@%p181 bra BB8_233;

BB8_231:
add.s64 %rd64, %rd88, %rd59;
ld.shared.u8 %rs8, [%rd64];
setp.eq.s16	%p182, %rs8, 0;
@%p182 bra BB8_233;

shl.b64 %rd1098, %rd59, 3;
add.s64 %rd1100, %rd87, %rd1098;
ld.shared.u16 %rs359, [%rd61];
ld.shared.u16 %rs360, [%rd62];
st.shared.u16 [%rd61], %rs360;
st.shared.u16 [%rd62], %rs359;
shl.b64 %rd1101, %rd60, 3;
add.s64 %rd1102, %rd87, %rd1101;
ld.shared.u64 %rd1103, [%rd1102];
ld.shared.u64 %rd1104, [%rd1100];
st.shared.u64 [%rd1102], %rd1104;
st.shared.u64 [%rd1100], %rd1103;
ld.shared.u8 %rs361, [%rd63];
st.shared.u8 [%rd63], %rs8;
st.shared.u8 [%rd64], %rs361;

BB8_233:
bar.sync 0;
shl.b32 %r865, %r16, 1;
mov.u64 %rd1358, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r711, %r16, 255;
sub.s32 %r712, %r865, %r711;
add.s32 %r713, %r712, 256;
cvt.u64.u32	%rd65, %r713;
mul.wide.u32 %rd1105, %r713, 2;
add.s64 %rd68, %rd1358, %rd1105;
cvt.u64.u32	%rd66, %r712;
mul.wide.u32 %rd1107, %r712, 2;
add.s64 %rd67, %rd1358, %rd1107;
ld.shared.u16 %rs362, [%rd67];
ld.shared.u16 %rs363, [%rd68];

	{ cvt.f32.f16 %f89, %rs362;}


	
	{ cvt.f32.f16 %f90, %rs363;}


	add.s64 %rd69, %rd88, %rd66;
setp.leu.f32	%p183, %f89, %f90;
@%p183 bra BB8_235;

ld.shared.u8 %rs364, [%rd69];
setp.ne.s16	%p184, %rs364, 0;
@%p184 bra BB8_237;

BB8_235:
add.s64 %rd70, %rd88, %rd65;
ld.shared.u8 %rs9, [%rd70];
setp.eq.s16	%p185, %rs9, 0;
@%p185 bra BB8_237;

shl.b64 %rd1110, %rd65, 3;
add.s64 %rd1112, %rd87, %rd1110;
ld.shared.u16 %rs365, [%rd67];
ld.shared.u16 %rs366, [%rd68];
st.shared.u16 [%rd67], %rs366;
st.shared.u16 [%rd68], %rs365;
shl.b64 %rd1113, %rd66, 3;
add.s64 %rd1114, %rd87, %rd1113;
ld.shared.u64 %rd1115, [%rd1114];
ld.shared.u64 %rd1116, [%rd1112];
st.shared.u64 [%rd1114], %rd1116;
st.shared.u64 [%rd1112], %rd1115;
ld.shared.u8 %rs367, [%rd69];
st.shared.u8 [%rd69], %rs9;
st.shared.u8 [%rd70], %rs367;

BB8_237:
bar.sync 0;
ld.shared.u16 %rs368, [%rd814];
ld.shared.u16 %rs369, [%rd812];

	{ cvt.f32.f16 %f91, %rs368;}


	
	{ cvt.f32.f16 %f92, %rs369;}


	setp.leu.f32	%p186, %f91, %f92;
@%p186 bra BB8_239;

cvt.u64.u32	%rd1122, %r546;
add.s64 %rd1124, %rd88, %rd1122;
ld.shared.u8 %rs370, [%rd1124];
setp.ne.s16	%p187, %rs370, 0;
@%p187 bra BB8_241;

BB8_239:
cvt.u64.u32	%rd1125, %r547;
add.s64 %rd1127, %rd88, %rd1125;
ld.shared.u8 %rs10, [%rd1127];
setp.eq.s16	%p188, %rs10, 0;
@%p188 bra BB8_241;

cvt.u64.u32	%rd1128, %r546;
ld.shared.u16 %rs371, [%rd814];
ld.shared.u16 %rs372, [%rd812];
st.shared.u16 [%rd814], %rs372;
st.shared.u16 [%rd812], %rs371;
mul.wide.u32 %rd1135, %r546, 8;
add.s64 %rd1137, %rd87, %rd1135;
ld.shared.u64 %rd1138, [%rd1137];
mul.wide.u32 %rd1139, %r547, 8;
add.s64 %rd1140, %rd87, %rd1139;
ld.shared.u64 %rd1141, [%rd1140];
st.shared.u64 [%rd1137], %rd1141;
st.shared.u64 [%rd1140], %rd1138;
add.s64 %rd1143, %rd88, %rd1128;
ld.shared.u8 %rs373, [%rd1143];
st.shared.u8 [%rd1143], %rs10;
st.shared.u8 [%rd1127], %rs373;

BB8_241:
bar.sync 0;
ld.shared.u16 %rs374, [%rd626];
ld.shared.u16 %rs375, [%rd624];

	{ cvt.f32.f16 %f93, %rs374;}


	
	{ cvt.f32.f16 %f94, %rs375;}


	setp.leu.f32	%p189, %f93, %f94;
@%p189 bra BB8_243;

cvt.u64.u32	%rd1150, %r437;
add.s64 %rd1152, %rd88, %rd1150;
ld.shared.u8 %rs376, [%rd1152];
setp.ne.s16	%p190, %rs376, 0;
@%p190 bra BB8_245;

BB8_243:
cvt.u64.u32	%rd1153, %r438;
add.s64 %rd1155, %rd88, %rd1153;
ld.shared.u8 %rs11, [%rd1155];
setp.eq.s16	%p191, %rs11, 0;
@%p191 bra BB8_245;

cvt.u64.u32	%rd1156, %r437;
ld.shared.u16 %rs377, [%rd626];
ld.shared.u16 %rs378, [%rd624];
st.shared.u16 [%rd626], %rs378;
st.shared.u16 [%rd624], %rs377;
mul.wide.u32 %rd1163, %r437, 8;
add.s64 %rd1165, %rd87, %rd1163;
ld.shared.u64 %rd1166, [%rd1165];
mul.wide.u32 %rd1167, %r438, 8;
add.s64 %rd1168, %rd87, %rd1167;
ld.shared.u64 %rd1169, [%rd1168];
st.shared.u64 [%rd1165], %rd1169;
st.shared.u64 [%rd1168], %rd1166;
add.s64 %rd1171, %rd88, %rd1156;
ld.shared.u8 %rs379, [%rd1171];
st.shared.u8 [%rd1171], %rs11;
st.shared.u8 [%rd1155], %rs379;

BB8_245:
bar.sync 0;
ld.shared.u16 %rs380, [%rd466];
ld.shared.u16 %rs381, [%rd464];

	{ cvt.f32.f16 %f95, %rs380;}


	
	{ cvt.f32.f16 %f96, %rs381;}


	setp.leu.f32	%p192, %f95, %f96;
@%p192 bra BB8_247;

cvt.u64.u32	%rd1178, %r345;
add.s64 %rd1180, %rd88, %rd1178;
ld.shared.u8 %rs382, [%rd1180];
setp.ne.s16	%p193, %rs382, 0;
@%p193 bra BB8_249;

BB8_247:
cvt.u64.u32	%rd1181, %r346;
add.s64 %rd1183, %rd88, %rd1181;
ld.shared.u8 %rs12, [%rd1183];
setp.eq.s16	%p194, %rs12, 0;
@%p194 bra BB8_249;

cvt.u64.u32	%rd1184, %r345;
ld.shared.u16 %rs383, [%rd466];
ld.shared.u16 %rs384, [%rd464];
st.shared.u16 [%rd466], %rs384;
st.shared.u16 [%rd464], %rs383;
mul.wide.u32 %rd1191, %r345, 8;
add.s64 %rd1193, %rd87, %rd1191;
ld.shared.u64 %rd1194, [%rd1193];
mul.wide.u32 %rd1195, %r346, 8;
add.s64 %rd1196, %rd87, %rd1195;
ld.shared.u64 %rd1197, [%rd1196];
st.shared.u64 [%rd1193], %rd1197;
st.shared.u64 [%rd1196], %rd1194;
add.s64 %rd1199, %rd88, %rd1184;
ld.shared.u8 %rs385, [%rd1199];
st.shared.u8 [%rd1199], %rs12;
st.shared.u8 [%rd1183], %rs385;

BB8_249:
bar.sync 0;
ld.shared.u16 %rs386, [%rd334];
ld.shared.u16 %rs387, [%rd332];

	{ cvt.f32.f16 %f97, %rs386;}


	
	{ cvt.f32.f16 %f98, %rs387;}


	setp.leu.f32	%p195, %f97, %f98;
@%p195 bra BB8_251;

cvt.u64.u32	%rd1206, %r270;
add.s64 %rd1208, %rd88, %rd1206;
ld.shared.u8 %rs388, [%rd1208];
setp.ne.s16	%p196, %rs388, 0;
@%p196 bra BB8_253;

BB8_251:
cvt.u64.u32	%rd1209, %r271;
add.s64 %rd1211, %rd88, %rd1209;
ld.shared.u8 %rs13, [%rd1211];
setp.eq.s16	%p197, %rs13, 0;
@%p197 bra BB8_253;

cvt.u64.u32	%rd1212, %r270;
ld.shared.u16 %rs389, [%rd334];
ld.shared.u16 %rs390, [%rd332];
st.shared.u16 [%rd334], %rs390;
st.shared.u16 [%rd332], %rs389;
mul.wide.u32 %rd1219, %r270, 8;
add.s64 %rd1221, %rd87, %rd1219;
ld.shared.u64 %rd1222, [%rd1221];
mul.wide.u32 %rd1223, %r271, 8;
add.s64 %rd1224, %rd87, %rd1223;
ld.shared.u64 %rd1225, [%rd1224];
st.shared.u64 [%rd1221], %rd1225;
st.shared.u64 [%rd1224], %rd1222;
add.s64 %rd1227, %rd88, %rd1212;
ld.shared.u8 %rs391, [%rd1227];
st.shared.u8 [%rd1227], %rs13;
st.shared.u8 [%rd1211], %rs391;

BB8_253:
bar.sync 0;
ld.shared.u16 %rs392, [%rd230];
ld.shared.u16 %rs393, [%rd228];

	{ cvt.f32.f16 %f99, %rs392;}


	
	{ cvt.f32.f16 %f100, %rs393;}


	setp.leu.f32	%p198, %f99, %f100;
@%p198 bra BB8_255;

cvt.u64.u32	%rd1234, %r212;
add.s64 %rd1236, %rd88, %rd1234;
ld.shared.u8 %rs394, [%rd1236];
setp.ne.s16	%p199, %rs394, 0;
@%p199 bra BB8_257;

BB8_255:
cvt.u64.u32	%rd1237, %r213;
add.s64 %rd1239, %rd88, %rd1237;
ld.shared.u8 %rs14, [%rd1239];
setp.eq.s16	%p200, %rs14, 0;
@%p200 bra BB8_257;

cvt.u64.u32	%rd1240, %r212;
ld.shared.u16 %rs395, [%rd230];
ld.shared.u16 %rs396, [%rd228];
st.shared.u16 [%rd230], %rs396;
st.shared.u16 [%rd228], %rs395;
mul.wide.u32 %rd1247, %r212, 8;
add.s64 %rd1249, %rd87, %rd1247;
ld.shared.u64 %rd1250, [%rd1249];
mul.wide.u32 %rd1251, %r213, 8;
add.s64 %rd1252, %rd87, %rd1251;
ld.shared.u64 %rd1253, [%rd1252];
st.shared.u64 [%rd1249], %rd1253;
st.shared.u64 [%rd1252], %rd1250;
add.s64 %rd1255, %rd88, %rd1240;
ld.shared.u8 %rs397, [%rd1255];
st.shared.u8 [%rd1255], %rs14;
st.shared.u8 [%rd1239], %rs397;

BB8_257:
bar.sync 0;
ld.shared.u16 %rs398, [%rd154];
ld.shared.u16 %rs399, [%rd152];

	{ cvt.f32.f16 %f101, %rs398;}


	
	{ cvt.f32.f16 %f102, %rs399;}


	setp.leu.f32	%p201, %f101, %f102;
@%p201 bra BB8_259;

cvt.u64.u32	%rd1262, %r171;
add.s64 %rd1264, %rd88, %rd1262;
ld.shared.u8 %rs400, [%rd1264];
setp.ne.s16	%p202, %rs400, 0;
@%p202 bra BB8_261;

BB8_259:
cvt.u64.u32	%rd1265, %r172;
add.s64 %rd1267, %rd88, %rd1265;
ld.shared.u8 %rs15, [%rd1267];
setp.eq.s16	%p203, %rs15, 0;
@%p203 bra BB8_261;

cvt.u64.u32	%rd1268, %r171;
ld.shared.u16 %rs401, [%rd154];
ld.shared.u16 %rs402, [%rd152];
st.shared.u16 [%rd154], %rs402;
st.shared.u16 [%rd152], %rs401;
mul.wide.u32 %rd1275, %r171, 8;
add.s64 %rd1277, %rd87, %rd1275;
ld.shared.u64 %rd1278, [%rd1277];
mul.wide.u32 %rd1279, %r172, 8;
add.s64 %rd1280, %rd87, %rd1279;
ld.shared.u64 %rd1281, [%rd1280];
st.shared.u64 [%rd1277], %rd1281;
st.shared.u64 [%rd1280], %rd1278;
add.s64 %rd1283, %rd88, %rd1268;
ld.shared.u8 %rs403, [%rd1283];
st.shared.u8 [%rd1283], %rs15;
st.shared.u8 [%rd1267], %rs403;

BB8_261:
bar.sync 0;
ld.shared.u16 %rs404, [%rd106];
ld.shared.u16 %rs405, [%rd104];

	{ cvt.f32.f16 %f103, %rs404;}


	
	{ cvt.f32.f16 %f104, %rs405;}


	setp.leu.f32	%p204, %f103, %f104;
@%p204 bra BB8_263;

cvt.u64.u32	%rd1290, %r147;
add.s64 %rd1292, %rd88, %rd1290;
ld.shared.u8 %rs406, [%rd1292];
setp.ne.s16	%p205, %rs406, 0;
@%p205 bra BB8_265;

BB8_263:
cvt.u64.u32	%rd1293, %r148;
add.s64 %rd1295, %rd88, %rd1293;
ld.shared.u8 %rs16, [%rd1295];
setp.eq.s16	%p206, %rs16, 0;
@%p206 bra BB8_265;

cvt.u64.u32	%rd1296, %r147;
ld.shared.u16 %rs407, [%rd106];
ld.shared.u16 %rs408, [%rd104];
st.shared.u16 [%rd106], %rs408;
st.shared.u16 [%rd104], %rs407;
mul.wide.u32 %rd1303, %r147, 8;
add.s64 %rd1305, %rd87, %rd1303;
ld.shared.u64 %rd1306, [%rd1305];
mul.wide.u32 %rd1307, %r148, 8;
add.s64 %rd1308, %rd87, %rd1307;
ld.shared.u64 %rd1309, [%rd1308];
st.shared.u64 [%rd1305], %rd1309;
st.shared.u64 [%rd1308], %rd1306;
add.s64 %rd1311, %rd88, %rd1296;
ld.shared.u8 %rs409, [%rd1311];
st.shared.u8 [%rd1311], %rs16;
st.shared.u8 [%rd1295], %rs409;

BB8_265:
bar.sync 0;
ld.shared.u16 %rs410, [%rd20];
ld.shared.u16 %rs411, [%rd20+2];

	{ cvt.f32.f16 %f105, %rs410;}


	
	{ cvt.f32.f16 %f106, %rs411;}


	setp.leu.f32	%p207, %f105, %f106;
@%p207 bra BB8_267;

ld.shared.u8 %rs412, [%rd22];
setp.ne.s16	%p208, %rs412, 0;
@%p208 bra BB8_269;

BB8_267:
ld.shared.u8 %rs17, [%rd22+1];
setp.eq.s16	%p209, %rs17, 0;
@%p209 bra BB8_269;

shl.b32 %r866, %r16, 1;
ld.shared.u16 %rs413, [%rd20];
ld.shared.u16 %rs414, [%rd20+2];
st.shared.u16 [%rd20], %rs414;
st.shared.u16 [%rd20+2], %rs413;
mul.wide.u32 %rd1326, %r866, 8;
add.s64 %rd1328, %rd87, %rd1326;
ld.shared.u64 %rd1329, [%rd1328];
ld.shared.u64 %rd1330, [%rd1328+8];
st.shared.u64 [%rd1328], %rd1330;
st.shared.u64 [%rd1328+8], %rd1329;
ld.shared.u8 %rs415, [%rd22];
st.shared.u8 [%rd22], %rs17;
st.shared.u8 [%rd22+1], %rs415;

BB8_269:
ld.param.u32 %r825, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
setp.lt.u32	%p211, %r16, %r825;
bar.sync 0;
@!%p211 bra BB8_271;
bra.uni BB8_270;

BB8_270:
mov.u64 %rd1356, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
ld.param.u32 %r863, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.param.u64 %rd1355, [%rd1356];
mov.u32 %r862, %ctaid.y;
mov.u32 %r861, %ctaid.z;
mov.u32 %r860, %nctaid.y;
mov.u32 %r859, %ctaid.x;
mov.u32 %r858, %nctaid.x;
mad.lo.s32 %r857, %r860, %r861, %r862;
ld.param.u32 %r856, [%rd1356+12];
mad.lo.s32 %r855, %r857, %r858, %r859;
rem.u32 %r854, %r855, %r856;
ld.param.u32 %r853, [%rd1356+112];
mul.lo.s32 %r852, %r853, %r854;
div.u32 %r851, %r855, %r856;
ld.param.u32 %r850, [%rd1356+108];
mad.lo.s32 %r849, %r850, %r851, %r852;
ld.param.u32 %r848, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mov.u32 %r847, %tid.x;
mad.lo.s32 %r846, %r847, %r848, %r849;
mul.wide.u32 %rd1354, %r846, 2;
cvta.to.global.u64 %rd1353, %rd1355;
add.s64 %rd1352, %rd1353, %rd1354;
ld.shared.u16 %rs416, [%rd12];
st.global.u16 [%rd1352], %rs416;
ld.shared.u64 %rd1339, [%rd13];
mad.lo.s32 %r823, %r847, %r863, %r15;
ld.local.u64 %rd1340, [%rd2];
mul.wide.u32 %rd1341, %r823, 8;
add.s64 %rd1342, %rd1340, %rd1341;
st.u64 [%rd1342], %rd1339;

BB8_271:
ld.param.u32 %r827, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
add.s32 %r826, %r16, 1024;
setp.ge.u32	%p212, %r826, %r827;
@%p212 bra BB8_273;

add.s32 %r845, %r16, 1024;
mov.u64 %rd1351, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
ld.param.u64 %rd1350, [%rd1351];
mov.u32 %r844, %ctaid.y;
mov.u32 %r843, %ctaid.z;
mov.u32 %r842, %nctaid.y;
mov.u32 %r841, %ctaid.x;
mov.u32 %r840, %nctaid.x;
mad.lo.s32 %r839, %r842, %r843, %r844;
ld.param.u32 %r838, [%rd1351+12];
mad.lo.s32 %r837, %r839, %r840, %r841;
rem.u32 %r836, %r837, %r838;
ld.param.u32 %r835, [%rd1351+112];
mul.lo.s32 %r834, %r835, %r836;
div.u32 %r833, %r837, %r838;
ld.param.u32 %r832, [%rd1351+108];
mad.lo.s32 %r831, %r832, %r833, %r834;
ld.param.u32 %r830, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mad.lo.s32 %r829, %r845, %r830, %r831;
mul.wide.u32 %rd1349, %r829, 2;
cvta.to.global.u64 %rd1348, %rd1350;
add.s64 %rd1347, %rd1348, %rd1349;
ld.param.u32 %r828, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.shared.u16 %rs417, [%rd12+2048];
st.global.u16 [%rd1347], %rs417;
ld.shared.u64 %rd1343, [%rd13+8192];
mad.lo.s32 %r824, %r845, %r828, %r15;
ld.local.u64 %rd1344, [%rd2];
mul.wide.u32 %rd1345, %r824, 8;
add.s64 %rd1346, %rd1344, %rd1345;
st.u64 [%rd1346], %rd1343;

BB8_273:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot9[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<213>;
.reg .b16 %rs<420>;
.reg .f32 %f<107>;
.reg .b32 %r<914>;
.reg .b64 %rd<1363>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[4096];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1362, __local_depot9;
cvta.local.u64 %SP, %rd1362;
ld.param.u32 %r117, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r118, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r119, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r120, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd71, %SP, 0;
cvta.to.local.u64 %rd2, %rd71;
ld.param.u64 %rd72, [%rd1];
cvta.to.global.u64 %rd3, %rd72;
mov.u32 %r867, 0;
mov.pred %p4, 0;
@%p4 bra BB9_2;

BB9_1:
mul.wide.s32 %rd73, %r867, 8;
add.s64 %rd74, %rd4, %rd73;
ld.param.u64 %rd75, [%rd74];
add.s64 %rd76, %rd2, %rd73;
st.local.u64 [%rd76], %rd75;
add.s32 %r867, %r867, 1;
setp.lt.u32	%p5, %r867, 27;
@%p5 bra BB9_1;

BB9_2:
mov.u32 %r122, %nctaid.y;
mov.u32 %r123, %ctaid.z;
mov.u32 %r124, %ctaid.y;
mad.lo.s32 %r125, %r122, %r123, %r124;
mov.u32 %r126, %nctaid.x;
mov.u32 %r127, %ctaid.x;
mad.lo.s32 %r869, %r125, %r126, %r127;
setp.ge.u32	%p6, %r869, %r117;
@%p6 bra BB9_273;

ld.param.u32 %r129, [%rd1+12];
ld.param.u32 %r130, [%rd1+112];
rem.u32 %r131, %r869, %r129;
mul.lo.s32 %r132, %r130, %r131;
div.u32 %r133, %r869, %r129;
ld.param.u32 %r134, [%rd1+108];
mad.lo.s32 %r4, %r134, %r133, %r132;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r868, %r5, -1;
mov.u32 %r870, 0;
setp.lt.s32	%p7, %r868, 1;
@%p7 bra BB9_6;

mul.wide.s32 %rd77, %r5, 4;
add.s64 %rd1359, %rd2, %rd77;
mov.u32 %r870, 0;

BB9_5:
ld.local.u32 %r136, [%rd1359+4];
rem.u32 %r137, %r869, %r136;
ld.local.u32 %r138, [%rd1359+104];
mad.lo.s32 %r870, %r138, %r137, %r870;
div.u32 %r869, %r869, %r136;
add.s64 %rd1359, %rd1359, -4;
add.s32 %r868, %r868, -1;
setp.gt.s32	%p8, %r868, 0;
@%p8 bra BB9_5;

BB9_6:
ld.local.u32 %r139, [%rd2+108];
mad.lo.s32 %r15, %r139, %r869, %r870;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 1024;
setp.lt.u32	%p1, %r16, %r118;
mad.lo.s32 %r140, %r16, %r119, %r4;
mul.wide.u32 %rd78, %r140, 2;
add.s64 %rd9, %rd3, %rd78;
@%p1 bra BB9_8;
bra.uni BB9_7;

BB9_8:
ld.global.u16 %rs418, [%rd9];
bra.uni BB9_9;

BB9_7:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs418, %f1;}



BB9_9:
mov.u64 %rd1360, 0;
setp.ge.u32	%p9, %r16, %r118;
@%p9 bra BB9_11;

mad.lo.s32 %r141, %r16, %r120, %r15;
ld.local.u64 %rd80, [%rd2];
mul.wide.u32 %rd81, %r141, 8;
add.s64 %rd82, %rd80, %rd81;
ld.u64 %rd1360, [%rd82];

BB9_11:
selp.u16	%rs19, 1, 0, %p1;
cvt.s64.s32	%rd83, %r16;
mul.wide.s32 %rd84, %r16, 2;
mov.u64 %rd85, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd12, %rd85, %rd84;
st.shared.u16 [%rd12], %rs418;
mul.wide.s32 %rd86, %r16, 8;
mov.u64 %rd87, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd13, %rd87, %rd86;
st.shared.u64 [%rd13], %rd1360;
mov.u64 %rd88, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd14, %rd88, %rd83;
st.shared.u8 [%rd14], %rs19;
setp.lt.u32	%p2, %r17, %r118;
mad.lo.s32 %r142, %r17, %r119, %r4;
mul.wide.u32 %rd89, %r142, 2;
add.s64 %rd15, %rd3, %rd89;
@%p2 bra BB9_13;
bra.uni BB9_12;

BB9_13:
ld.global.u16 %rs419, [%rd15];
bra.uni BB9_14;

BB9_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs419, %f2;}



BB9_14:
mov.u64 %rd1361, 0;
setp.ge.u32	%p10, %r17, %r118;
@%p10 bra BB9_16;

mad.lo.s32 %r143, %r17, %r120, %r15;
ld.local.u64 %rd91, [%rd2];
mul.wide.u32 %rd92, %r143, 8;
add.s64 %rd93, %rd91, %rd92;
ld.u64 %rd1361, [%rd93];

BB9_16:
selp.u16	%rs21, 1, 0, %p2;
st.shared.u16 [%rd12+2048], %rs419;
st.shared.u64 [%rd13+8192], %rd1361;
st.shared.u8 [%rd14+1024], %rs21;
bar.sync 0;
shl.b32 %r18, %r16, 1;
cvt.u64.u32	%rd21, %r18;
mul.wide.u32 %rd94, %r18, 2;
add.s64 %rd20, %rd85, %rd94;
ld.shared.u16 %rs22, [%rd20];
ld.shared.u16 %rs23, [%rd20+2];

	{ cvt.f32.f16 %f3, %rs22;}


	
	{ cvt.f32.f16 %f4, %rs23;}


	add.s64 %rd22, %rd88, %rd21;
setp.geu.f32	%p11, %f3, %f4;
@%p11 bra BB9_18;

ld.shared.u8 %rs24, [%rd22];
mov.u32 %r871, 1;
setp.ne.s16	%p12, %rs24, 0;
@%p12 bra BB9_19;

BB9_18:
ld.shared.u8 %rs25, [%rd22+1];
setp.eq.s16	%p13, %rs25, 0;
selp.u32	%r871, 1, 0, %p13;

BB9_19:
and.b32 %r145, %r16, 1;
setp.ne.s32	%p14, %r871, %r145;
@%p14 bra BB9_21;

shl.b64 %rd97, %rd21, 3;
add.s64 %rd99, %rd87, %rd97;
ld.shared.u16 %rs26, [%rd20];
ld.shared.u16 %rs27, [%rd20+2];
st.shared.u16 [%rd20], %rs27;
st.shared.u16 [%rd20+2], %rs26;
ld.shared.u64 %rd100, [%rd99];
ld.shared.u64 %rd101, [%rd99+8];
st.shared.u64 [%rd99], %rd101;
st.shared.u64 [%rd99+8], %rd100;
ld.shared.u8 %rs28, [%rd22];
ld.shared.u8 %rs29, [%rd22+1];
st.shared.u8 [%rd22], %rs29;
st.shared.u8 [%rd22+1], %rs28;

BB9_21:
bar.sync 0;
sub.s32 %r147, %r18, %r145;
add.s32 %r148, %r147, 2;
mul.wide.u32 %rd102, %r148, 2;
add.s64 %rd104, %rd85, %rd102;
mul.wide.u32 %rd105, %r147, 2;
add.s64 %rd106, %rd85, %rd105;
ld.shared.u16 %rs30, [%rd106];
ld.shared.u16 %rs31, [%rd104];

	{ cvt.f32.f16 %f5, %rs30;}


	
	{ cvt.f32.f16 %f6, %rs31;}


	setp.geu.f32	%p15, %f5, %f6;
@%p15 bra BB9_23;

cvt.u64.u32	%rd107, %r147;
add.s64 %rd109, %rd88, %rd107;
ld.shared.u8 %rs32, [%rd109];
mov.u32 %r872, 1;
setp.ne.s16	%p16, %rs32, 0;
@%p16 bra BB9_24;

BB9_23:
cvt.u64.u32	%rd110, %r148;
add.s64 %rd112, %rd88, %rd110;
ld.shared.u8 %rs33, [%rd112];
setp.eq.s16	%p17, %rs33, 0;
selp.u32	%r872, 1, 0, %p17;

BB9_24:
bfe.u32 %r157, %r16, 1, 1;
setp.ne.s32	%p18, %r872, %r157;
@%p18 bra BB9_26;

mul.wide.u32 %rd113, %r147, 8;
add.s64 %rd115, %rd87, %rd113;
mul.wide.u32 %rd116, %r148, 8;
add.s64 %rd117, %rd87, %rd116;
cvt.u64.u32	%rd118, %r147;
ld.shared.u16 %rs34, [%rd106];
cvt.u64.u32	%rd122, %r148;
ld.shared.u16 %rs35, [%rd104];
st.shared.u16 [%rd106], %rs35;
st.shared.u16 [%rd104], %rs34;
ld.shared.u64 %rd125, [%rd115];
ld.shared.u64 %rd126, [%rd117];
st.shared.u64 [%rd115], %rd126;
st.shared.u64 [%rd117], %rd125;
add.s64 %rd128, %rd88, %rd118;
ld.shared.u8 %rs36, [%rd128];
add.s64 %rd129, %rd88, %rd122;
ld.shared.u8 %rs37, [%rd129];
st.shared.u8 [%rd128], %rs37;
st.shared.u8 [%rd129], %rs36;

BB9_26:
bar.sync 0;
ld.shared.u16 %rs38, [%rd20];
ld.shared.u16 %rs39, [%rd20+2];

	{ cvt.f32.f16 %f7, %rs38;}


	
	{ cvt.f32.f16 %f8, %rs39;}


	setp.geu.f32	%p19, %f7, %f8;
@%p19 bra BB9_28;

ld.shared.u8 %rs40, [%rd22];
mov.u32 %r873, 1;
setp.ne.s16	%p20, %rs40, 0;
@%p20 bra BB9_29;

BB9_28:
ld.shared.u8 %rs41, [%rd22+1];
setp.eq.s16	%p21, %rs41, 0;
selp.u32	%r873, 1, 0, %p21;

BB9_29:
bfe.u32 %r168, %r16, 1, 1;
setp.ne.s32	%p22, %r873, %r168;
@%p22 bra BB9_31;

ld.shared.u16 %rs42, [%rd20];
ld.shared.u16 %rs43, [%rd20+2];
st.shared.u16 [%rd20], %rs43;
st.shared.u16 [%rd20+2], %rs42;
mul.wide.u32 %rd143, %r18, 8;
add.s64 %rd145, %rd87, %rd143;
ld.shared.u64 %rd146, [%rd145];
ld.shared.u64 %rd147, [%rd145+8];
st.shared.u64 [%rd145], %rd147;
st.shared.u64 [%rd145+8], %rd146;
ld.shared.u8 %rs44, [%rd22];
ld.shared.u8 %rs45, [%rd22+1];
st.shared.u8 [%rd22], %rs45;
st.shared.u8 [%rd22+1], %rs44;

BB9_31:
bar.sync 0;
and.b32 %r170, %r16, 3;
sub.s32 %r171, %r18, %r170;
add.s32 %r172, %r171, 4;
mul.wide.u32 %rd150, %r172, 2;
add.s64 %rd152, %rd85, %rd150;
mul.wide.u32 %rd153, %r171, 2;
add.s64 %rd154, %rd85, %rd153;
ld.shared.u16 %rs46, [%rd154];
ld.shared.u16 %rs47, [%rd152];

	{ cvt.f32.f16 %f9, %rs46;}


	
	{ cvt.f32.f16 %f10, %rs47;}


	setp.geu.f32	%p23, %f9, %f10;
@%p23 bra BB9_33;

cvt.u64.u32	%rd155, %r171;
add.s64 %rd157, %rd88, %rd155;
ld.shared.u8 %rs48, [%rd157];
mov.u32 %r874, 1;
setp.ne.s16	%p24, %rs48, 0;
@%p24 bra BB9_34;

BB9_33:
cvt.u64.u32	%rd158, %r172;
add.s64 %rd160, %rd88, %rd158;
ld.shared.u8 %rs49, [%rd160];
setp.eq.s16	%p25, %rs49, 0;
selp.u32	%r874, 1, 0, %p25;

BB9_34:
bfe.u32 %r181, %r16, 2, 1;
setp.ne.s32	%p26, %r874, %r181;
@%p26 bra BB9_36;

mul.wide.u32 %rd161, %r171, 8;
add.s64 %rd163, %rd87, %rd161;
mul.wide.u32 %rd164, %r172, 8;
add.s64 %rd165, %rd87, %rd164;
cvt.u64.u32	%rd166, %r171;
ld.shared.u16 %rs50, [%rd154];
cvt.u64.u32	%rd170, %r172;
ld.shared.u16 %rs51, [%rd152];
st.shared.u16 [%rd154], %rs51;
st.shared.u16 [%rd152], %rs50;
ld.shared.u64 %rd173, [%rd163];
ld.shared.u64 %rd174, [%rd165];
st.shared.u64 [%rd163], %rd174;
st.shared.u64 [%rd165], %rd173;
add.s64 %rd176, %rd88, %rd166;
ld.shared.u8 %rs52, [%rd176];
add.s64 %rd177, %rd88, %rd170;
ld.shared.u8 %rs53, [%rd177];
st.shared.u8 [%rd176], %rs53;
st.shared.u8 [%rd177], %rs52;

BB9_36:
bar.sync 0;
ld.shared.u16 %rs54, [%rd106];
ld.shared.u16 %rs55, [%rd104];

	{ cvt.f32.f16 %f11, %rs54;}


	
	{ cvt.f32.f16 %f12, %rs55;}


	setp.geu.f32	%p27, %f11, %f12;
@%p27 bra BB9_38;

cvt.u64.u32	%rd183, %r147;
add.s64 %rd185, %rd88, %rd183;
ld.shared.u8 %rs56, [%rd185];
mov.u32 %r875, 1;
setp.ne.s16	%p28, %rs56, 0;
@%p28 bra BB9_39;

BB9_38:
cvt.u64.u32	%rd186, %r148;
add.s64 %rd188, %rd88, %rd186;
ld.shared.u8 %rs57, [%rd188];
setp.eq.s16	%p29, %rs57, 0;
selp.u32	%r875, 1, 0, %p29;

BB9_39:
bfe.u32 %r200, %r16, 2, 1;
setp.ne.s32	%p30, %r875, %r200;
@%p30 bra BB9_41;

cvt.u64.u32	%rd189, %r147;
ld.shared.u16 %rs58, [%rd106];
cvt.u64.u32	%rd193, %r148;
ld.shared.u16 %rs59, [%rd104];
st.shared.u16 [%rd106], %rs59;
st.shared.u16 [%rd104], %rs58;
mul.wide.u32 %rd196, %r147, 8;
add.s64 %rd198, %rd87, %rd196;
ld.shared.u64 %rd199, [%rd198];
mul.wide.u32 %rd200, %r148, 8;
add.s64 %rd201, %rd87, %rd200;
ld.shared.u64 %rd202, [%rd201];
st.shared.u64 [%rd198], %rd202;
st.shared.u64 [%rd201], %rd199;
add.s64 %rd204, %rd88, %rd189;
ld.shared.u8 %rs60, [%rd204];
add.s64 %rd205, %rd88, %rd193;
ld.shared.u8 %rs61, [%rd205];
st.shared.u8 [%rd204], %rs61;
st.shared.u8 [%rd205], %rs60;

BB9_41:
bar.sync 0;
ld.shared.u16 %rs62, [%rd20];
ld.shared.u16 %rs63, [%rd20+2];

	{ cvt.f32.f16 %f13, %rs62;}


	
	{ cvt.f32.f16 %f14, %rs63;}


	setp.geu.f32	%p31, %f13, %f14;
@%p31 bra BB9_43;

ld.shared.u8 %rs64, [%rd22];
mov.u32 %r876, 1;
setp.ne.s16	%p32, %rs64, 0;
@%p32 bra BB9_44;

BB9_43:
ld.shared.u8 %rs65, [%rd22+1];
setp.eq.s16	%p33, %rs65, 0;
selp.u32	%r876, 1, 0, %p33;

BB9_44:
bfe.u32 %r209, %r16, 2, 1;
setp.ne.s32	%p34, %r876, %r209;
@%p34 bra BB9_46;

ld.shared.u16 %rs66, [%rd20];
ld.shared.u16 %rs67, [%rd20+2];
st.shared.u16 [%rd20], %rs67;
st.shared.u16 [%rd20+2], %rs66;
mul.wide.u32 %rd219, %r18, 8;
add.s64 %rd221, %rd87, %rd219;
ld.shared.u64 %rd222, [%rd221];
ld.shared.u64 %rd223, [%rd221+8];
st.shared.u64 [%rd221], %rd223;
st.shared.u64 [%rd221+8], %rd222;
ld.shared.u8 %rs68, [%rd22];
ld.shared.u8 %rs69, [%rd22+1];
st.shared.u8 [%rd22], %rs69;
st.shared.u8 [%rd22+1], %rs68;

BB9_46:
bar.sync 0;
and.b32 %r211, %r16, 7;
sub.s32 %r212, %r18, %r211;
add.s32 %r213, %r212, 8;
mul.wide.u32 %rd226, %r213, 2;
add.s64 %rd228, %rd85, %rd226;
mul.wide.u32 %rd229, %r212, 2;
add.s64 %rd230, %rd85, %rd229;
ld.shared.u16 %rs70, [%rd230];
ld.shared.u16 %rs71, [%rd228];

	{ cvt.f32.f16 %f15, %rs70;}


	
	{ cvt.f32.f16 %f16, %rs71;}


	setp.geu.f32	%p35, %f15, %f16;
@%p35 bra BB9_48;

cvt.u64.u32	%rd231, %r212;
add.s64 %rd233, %rd88, %rd231;
ld.shared.u8 %rs72, [%rd233];
mov.u32 %r877, 1;
setp.ne.s16	%p36, %rs72, 0;
@%p36 bra BB9_49;

BB9_48:
cvt.u64.u32	%rd234, %r213;
add.s64 %rd236, %rd88, %rd234;
ld.shared.u8 %rs73, [%rd236];
setp.eq.s16	%p37, %rs73, 0;
selp.u32	%r877, 1, 0, %p37;

BB9_49:
bfe.u32 %r222, %r16, 3, 1;
setp.ne.s32	%p38, %r877, %r222;
@%p38 bra BB9_51;

mul.wide.u32 %rd237, %r212, 8;
add.s64 %rd239, %rd87, %rd237;
mul.wide.u32 %rd240, %r213, 8;
add.s64 %rd241, %rd87, %rd240;
cvt.u64.u32	%rd242, %r212;
ld.shared.u16 %rs74, [%rd230];
cvt.u64.u32	%rd246, %r213;
ld.shared.u16 %rs75, [%rd228];
st.shared.u16 [%rd230], %rs75;
st.shared.u16 [%rd228], %rs74;
ld.shared.u64 %rd249, [%rd239];
ld.shared.u64 %rd250, [%rd241];
st.shared.u64 [%rd239], %rd250;
st.shared.u64 [%rd241], %rd249;
add.s64 %rd252, %rd88, %rd242;
ld.shared.u8 %rs76, [%rd252];
add.s64 %rd253, %rd88, %rd246;
ld.shared.u8 %rs77, [%rd253];
st.shared.u8 [%rd252], %rs77;
st.shared.u8 [%rd253], %rs76;

BB9_51:
bar.sync 0;
ld.shared.u16 %rs78, [%rd154];
ld.shared.u16 %rs79, [%rd152];

	{ cvt.f32.f16 %f17, %rs78;}


	
	{ cvt.f32.f16 %f18, %rs79;}


	setp.geu.f32	%p39, %f17, %f18;
@%p39 bra BB9_53;

cvt.u64.u32	%rd259, %r171;
add.s64 %rd261, %rd88, %rd259;
ld.shared.u8 %rs80, [%rd261];
mov.u32 %r878, 1;
setp.ne.s16	%p40, %rs80, 0;
@%p40 bra BB9_54;

BB9_53:
cvt.u64.u32	%rd262, %r172;
add.s64 %rd264, %rd88, %rd262;
ld.shared.u8 %rs81, [%rd264];
setp.eq.s16	%p41, %rs81, 0;
selp.u32	%r878, 1, 0, %p41;

BB9_54:
bfe.u32 %r241, %r16, 3, 1;
setp.ne.s32	%p42, %r878, %r241;
@%p42 bra BB9_56;

cvt.u64.u32	%rd265, %r171;
ld.shared.u16 %rs82, [%rd154];
cvt.u64.u32	%rd269, %r172;
ld.shared.u16 %rs83, [%rd152];
st.shared.u16 [%rd154], %rs83;
st.shared.u16 [%rd152], %rs82;
mul.wide.u32 %rd272, %r171, 8;
add.s64 %rd274, %rd87, %rd272;
ld.shared.u64 %rd275, [%rd274];
mul.wide.u32 %rd276, %r172, 8;
add.s64 %rd277, %rd87, %rd276;
ld.shared.u64 %rd278, [%rd277];
st.shared.u64 [%rd274], %rd278;
st.shared.u64 [%rd277], %rd275;
add.s64 %rd280, %rd88, %rd265;
ld.shared.u8 %rs84, [%rd280];
add.s64 %rd281, %rd88, %rd269;
ld.shared.u8 %rs85, [%rd281];
st.shared.u8 [%rd280], %rs85;
st.shared.u8 [%rd281], %rs84;

BB9_56:
bar.sync 0;
ld.shared.u16 %rs86, [%rd106];
ld.shared.u16 %rs87, [%rd104];

	{ cvt.f32.f16 %f19, %rs86;}


	
	{ cvt.f32.f16 %f20, %rs87;}


	setp.geu.f32	%p43, %f19, %f20;
@%p43 bra BB9_58;

cvt.u64.u32	%rd287, %r147;
add.s64 %rd289, %rd88, %rd287;
ld.shared.u8 %rs88, [%rd289];
mov.u32 %r879, 1;
setp.ne.s16	%p44, %rs88, 0;
@%p44 bra BB9_59;

BB9_58:
cvt.u64.u32	%rd290, %r148;
add.s64 %rd292, %rd88, %rd290;
ld.shared.u8 %rs89, [%rd292];
setp.eq.s16	%p45, %rs89, 0;
selp.u32	%r879, 1, 0, %p45;

BB9_59:
bfe.u32 %r258, %r16, 3, 1;
setp.ne.s32	%p46, %r879, %r258;
@%p46 bra BB9_61;

cvt.u64.u32	%rd293, %r147;
ld.shared.u16 %rs90, [%rd106];
cvt.u64.u32	%rd297, %r148;
ld.shared.u16 %rs91, [%rd104];
st.shared.u16 [%rd106], %rs91;
st.shared.u16 [%rd104], %rs90;
mul.wide.u32 %rd300, %r147, 8;
add.s64 %rd302, %rd87, %rd300;
ld.shared.u64 %rd303, [%rd302];
mul.wide.u32 %rd304, %r148, 8;
add.s64 %rd305, %rd87, %rd304;
ld.shared.u64 %rd306, [%rd305];
st.shared.u64 [%rd302], %rd306;
st.shared.u64 [%rd305], %rd303;
add.s64 %rd308, %rd88, %rd293;
ld.shared.u8 %rs92, [%rd308];
add.s64 %rd309, %rd88, %rd297;
ld.shared.u8 %rs93, [%rd309];
st.shared.u8 [%rd308], %rs93;
st.shared.u8 [%rd309], %rs92;

BB9_61:
bar.sync 0;
ld.shared.u16 %rs94, [%rd20];
ld.shared.u16 %rs95, [%rd20+2];

	{ cvt.f32.f16 %f21, %rs94;}


	
	{ cvt.f32.f16 %f22, %rs95;}


	setp.geu.f32	%p47, %f21, %f22;
@%p47 bra BB9_63;

ld.shared.u8 %rs96, [%rd22];
mov.u32 %r880, 1;
setp.ne.s16	%p48, %rs96, 0;
@%p48 bra BB9_64;

BB9_63:
ld.shared.u8 %rs97, [%rd22+1];
setp.eq.s16	%p49, %rs97, 0;
selp.u32	%r880, 1, 0, %p49;

BB9_64:
bfe.u32 %r267, %r16, 3, 1;
setp.ne.s32	%p50, %r880, %r267;
@%p50 bra BB9_66;

ld.shared.u16 %rs98, [%rd20];
ld.shared.u16 %rs99, [%rd20+2];
st.shared.u16 [%rd20], %rs99;
st.shared.u16 [%rd20+2], %rs98;
mul.wide.u32 %rd323, %r18, 8;
add.s64 %rd325, %rd87, %rd323;
ld.shared.u64 %rd326, [%rd325];
ld.shared.u64 %rd327, [%rd325+8];
st.shared.u64 [%rd325], %rd327;
st.shared.u64 [%rd325+8], %rd326;
ld.shared.u8 %rs100, [%rd22];
ld.shared.u8 %rs101, [%rd22+1];
st.shared.u8 [%rd22], %rs101;
st.shared.u8 [%rd22+1], %rs100;

BB9_66:
bar.sync 0;
and.b32 %r269, %r16, 15;
sub.s32 %r270, %r18, %r269;
add.s32 %r271, %r270, 16;
mul.wide.u32 %rd330, %r271, 2;
add.s64 %rd332, %rd85, %rd330;
mul.wide.u32 %rd333, %r270, 2;
add.s64 %rd334, %rd85, %rd333;
ld.shared.u16 %rs102, [%rd334];
ld.shared.u16 %rs103, [%rd332];

	{ cvt.f32.f16 %f23, %rs102;}


	
	{ cvt.f32.f16 %f24, %rs103;}


	setp.geu.f32	%p51, %f23, %f24;
@%p51 bra BB9_68;

cvt.u64.u32	%rd335, %r270;
add.s64 %rd337, %rd88, %rd335;
ld.shared.u8 %rs104, [%rd337];
mov.u32 %r881, 1;
setp.ne.s16	%p52, %rs104, 0;
@%p52 bra BB9_69;

BB9_68:
cvt.u64.u32	%rd338, %r271;
add.s64 %rd340, %rd88, %rd338;
ld.shared.u8 %rs105, [%rd340];
setp.eq.s16	%p53, %rs105, 0;
selp.u32	%r881, 1, 0, %p53;

BB9_69:
bfe.u32 %r280, %r16, 4, 1;
setp.ne.s32	%p54, %r881, %r280;
@%p54 bra BB9_71;

mul.wide.u32 %rd341, %r270, 8;
add.s64 %rd343, %rd87, %rd341;
mul.wide.u32 %rd344, %r271, 8;
add.s64 %rd345, %rd87, %rd344;
cvt.u64.u32	%rd346, %r270;
ld.shared.u16 %rs106, [%rd334];
cvt.u64.u32	%rd350, %r271;
ld.shared.u16 %rs107, [%rd332];
st.shared.u16 [%rd334], %rs107;
st.shared.u16 [%rd332], %rs106;
ld.shared.u64 %rd353, [%rd343];
ld.shared.u64 %rd354, [%rd345];
st.shared.u64 [%rd343], %rd354;
st.shared.u64 [%rd345], %rd353;
add.s64 %rd356, %rd88, %rd346;
ld.shared.u8 %rs108, [%rd356];
add.s64 %rd357, %rd88, %rd350;
ld.shared.u8 %rs109, [%rd357];
st.shared.u8 [%rd356], %rs109;
st.shared.u8 [%rd357], %rs108;

BB9_71:
bar.sync 0;
ld.shared.u16 %rs110, [%rd230];
ld.shared.u16 %rs111, [%rd228];

	{ cvt.f32.f16 %f25, %rs110;}


	
	{ cvt.f32.f16 %f26, %rs111;}


	setp.geu.f32	%p55, %f25, %f26;
@%p55 bra BB9_73;

cvt.u64.u32	%rd363, %r212;
add.s64 %rd365, %rd88, %rd363;
ld.shared.u8 %rs112, [%rd365];
mov.u32 %r882, 1;
setp.ne.s16	%p56, %rs112, 0;
@%p56 bra BB9_74;

BB9_73:
cvt.u64.u32	%rd366, %r213;
add.s64 %rd368, %rd88, %rd366;
ld.shared.u8 %rs113, [%rd368];
setp.eq.s16	%p57, %rs113, 0;
selp.u32	%r882, 1, 0, %p57;

BB9_74:
bfe.u32 %r299, %r16, 4, 1;
setp.ne.s32	%p58, %r882, %r299;
@%p58 bra BB9_76;

cvt.u64.u32	%rd369, %r212;
ld.shared.u16 %rs114, [%rd230];
cvt.u64.u32	%rd373, %r213;
ld.shared.u16 %rs115, [%rd228];
st.shared.u16 [%rd230], %rs115;
st.shared.u16 [%rd228], %rs114;
mul.wide.u32 %rd376, %r212, 8;
add.s64 %rd378, %rd87, %rd376;
ld.shared.u64 %rd379, [%rd378];
mul.wide.u32 %rd380, %r213, 8;
add.s64 %rd381, %rd87, %rd380;
ld.shared.u64 %rd382, [%rd381];
st.shared.u64 [%rd378], %rd382;
st.shared.u64 [%rd381], %rd379;
add.s64 %rd384, %rd88, %rd369;
ld.shared.u8 %rs116, [%rd384];
add.s64 %rd385, %rd88, %rd373;
ld.shared.u8 %rs117, [%rd385];
st.shared.u8 [%rd384], %rs117;
st.shared.u8 [%rd385], %rs116;

BB9_76:
bar.sync 0;
ld.shared.u16 %rs118, [%rd154];
ld.shared.u16 %rs119, [%rd152];

	{ cvt.f32.f16 %f27, %rs118;}


	
	{ cvt.f32.f16 %f28, %rs119;}


	setp.geu.f32	%p59, %f27, %f28;
@%p59 bra BB9_78;

cvt.u64.u32	%rd391, %r171;
add.s64 %rd393, %rd88, %rd391;
ld.shared.u8 %rs120, [%rd393];
mov.u32 %r883, 1;
setp.ne.s16	%p60, %rs120, 0;
@%p60 bra BB9_79;

BB9_78:
cvt.u64.u32	%rd394, %r172;
add.s64 %rd396, %rd88, %rd394;
ld.shared.u8 %rs121, [%rd396];
setp.eq.s16	%p61, %rs121, 0;
selp.u32	%r883, 1, 0, %p61;

BB9_79:
bfe.u32 %r316, %r16, 4, 1;
setp.ne.s32	%p62, %r883, %r316;
@%p62 bra BB9_81;

cvt.u64.u32	%rd397, %r171;
ld.shared.u16 %rs122, [%rd154];
cvt.u64.u32	%rd401, %r172;
ld.shared.u16 %rs123, [%rd152];
st.shared.u16 [%rd154], %rs123;
st.shared.u16 [%rd152], %rs122;
mul.wide.u32 %rd404, %r171, 8;
add.s64 %rd406, %rd87, %rd404;
ld.shared.u64 %rd407, [%rd406];
mul.wide.u32 %rd408, %r172, 8;
add.s64 %rd409, %rd87, %rd408;
ld.shared.u64 %rd410, [%rd409];
st.shared.u64 [%rd406], %rd410;
st.shared.u64 [%rd409], %rd407;
add.s64 %rd412, %rd88, %rd397;
ld.shared.u8 %rs124, [%rd412];
add.s64 %rd413, %rd88, %rd401;
ld.shared.u8 %rs125, [%rd413];
st.shared.u8 [%rd412], %rs125;
st.shared.u8 [%rd413], %rs124;

BB9_81:
bar.sync 0;
ld.shared.u16 %rs126, [%rd106];
ld.shared.u16 %rs127, [%rd104];

	{ cvt.f32.f16 %f29, %rs126;}


	
	{ cvt.f32.f16 %f30, %rs127;}


	setp.geu.f32	%p63, %f29, %f30;
@%p63 bra BB9_83;

cvt.u64.u32	%rd419, %r147;
add.s64 %rd421, %rd88, %rd419;
ld.shared.u8 %rs128, [%rd421];
mov.u32 %r884, 1;
setp.ne.s16	%p64, %rs128, 0;
@%p64 bra BB9_84;

BB9_83:
cvt.u64.u32	%rd422, %r148;
add.s64 %rd424, %rd88, %rd422;
ld.shared.u8 %rs129, [%rd424];
setp.eq.s16	%p65, %rs129, 0;
selp.u32	%r884, 1, 0, %p65;

BB9_84:
bfe.u32 %r333, %r16, 4, 1;
setp.ne.s32	%p66, %r884, %r333;
@%p66 bra BB9_86;

cvt.u64.u32	%rd425, %r147;
ld.shared.u16 %rs130, [%rd106];
cvt.u64.u32	%rd429, %r148;
ld.shared.u16 %rs131, [%rd104];
st.shared.u16 [%rd106], %rs131;
st.shared.u16 [%rd104], %rs130;
mul.wide.u32 %rd432, %r147, 8;
add.s64 %rd434, %rd87, %rd432;
ld.shared.u64 %rd435, [%rd434];
mul.wide.u32 %rd436, %r148, 8;
add.s64 %rd437, %rd87, %rd436;
ld.shared.u64 %rd438, [%rd437];
st.shared.u64 [%rd434], %rd438;
st.shared.u64 [%rd437], %rd435;
add.s64 %rd440, %rd88, %rd425;
ld.shared.u8 %rs132, [%rd440];
add.s64 %rd441, %rd88, %rd429;
ld.shared.u8 %rs133, [%rd441];
st.shared.u8 [%rd440], %rs133;
st.shared.u8 [%rd441], %rs132;

BB9_86:
bar.sync 0;
ld.shared.u16 %rs134, [%rd20];
ld.shared.u16 %rs135, [%rd20+2];

	{ cvt.f32.f16 %f31, %rs134;}


	
	{ cvt.f32.f16 %f32, %rs135;}


	setp.geu.f32	%p67, %f31, %f32;
@%p67 bra BB9_88;

ld.shared.u8 %rs136, [%rd22];
mov.u32 %r885, 1;
setp.ne.s16	%p68, %rs136, 0;
@%p68 bra BB9_89;

BB9_88:
ld.shared.u8 %rs137, [%rd22+1];
setp.eq.s16	%p69, %rs137, 0;
selp.u32	%r885, 1, 0, %p69;

BB9_89:
bfe.u32 %r342, %r16, 4, 1;
setp.ne.s32	%p70, %r885, %r342;
@%p70 bra BB9_91;

ld.shared.u16 %rs138, [%rd20];
ld.shared.u16 %rs139, [%rd20+2];
st.shared.u16 [%rd20], %rs139;
st.shared.u16 [%rd20+2], %rs138;
mul.wide.u32 %rd455, %r18, 8;
add.s64 %rd457, %rd87, %rd455;
ld.shared.u64 %rd458, [%rd457];
ld.shared.u64 %rd459, [%rd457+8];
st.shared.u64 [%rd457], %rd459;
st.shared.u64 [%rd457+8], %rd458;
ld.shared.u8 %rs140, [%rd22];
ld.shared.u8 %rs141, [%rd22+1];
st.shared.u8 [%rd22], %rs141;
st.shared.u8 [%rd22+1], %rs140;

BB9_91:
bar.sync 0;
and.b32 %r344, %r16, 31;
sub.s32 %r345, %r18, %r344;
add.s32 %r346, %r345, 32;
mul.wide.u32 %rd462, %r346, 2;
add.s64 %rd464, %rd85, %rd462;
mul.wide.u32 %rd465, %r345, 2;
add.s64 %rd466, %rd85, %rd465;
ld.shared.u16 %rs142, [%rd466];
ld.shared.u16 %rs143, [%rd464];

	{ cvt.f32.f16 %f33, %rs142;}


	
	{ cvt.f32.f16 %f34, %rs143;}


	setp.geu.f32	%p71, %f33, %f34;
@%p71 bra BB9_93;

cvt.u64.u32	%rd467, %r345;
add.s64 %rd469, %rd88, %rd467;
ld.shared.u8 %rs144, [%rd469];
mov.u32 %r886, 1;
setp.ne.s16	%p72, %rs144, 0;
@%p72 bra BB9_94;

BB9_93:
cvt.u64.u32	%rd470, %r346;
add.s64 %rd472, %rd88, %rd470;
ld.shared.u8 %rs145, [%rd472];
setp.eq.s16	%p73, %rs145, 0;
selp.u32	%r886, 1, 0, %p73;

BB9_94:
bfe.u32 %r355, %r16, 5, 1;
setp.ne.s32	%p74, %r886, %r355;
@%p74 bra BB9_96;

mul.wide.u32 %rd473, %r345, 8;
add.s64 %rd475, %rd87, %rd473;
mul.wide.u32 %rd476, %r346, 8;
add.s64 %rd477, %rd87, %rd476;
cvt.u64.u32	%rd478, %r345;
ld.shared.u16 %rs146, [%rd466];
cvt.u64.u32	%rd482, %r346;
ld.shared.u16 %rs147, [%rd464];
st.shared.u16 [%rd466], %rs147;
st.shared.u16 [%rd464], %rs146;
ld.shared.u64 %rd485, [%rd475];
ld.shared.u64 %rd486, [%rd477];
st.shared.u64 [%rd475], %rd486;
st.shared.u64 [%rd477], %rd485;
add.s64 %rd488, %rd88, %rd478;
ld.shared.u8 %rs148, [%rd488];
add.s64 %rd489, %rd88, %rd482;
ld.shared.u8 %rs149, [%rd489];
st.shared.u8 [%rd488], %rs149;
st.shared.u8 [%rd489], %rs148;

BB9_96:
bar.sync 0;
ld.shared.u16 %rs150, [%rd334];
ld.shared.u16 %rs151, [%rd332];

	{ cvt.f32.f16 %f35, %rs150;}


	
	{ cvt.f32.f16 %f36, %rs151;}


	setp.geu.f32	%p75, %f35, %f36;
@%p75 bra BB9_98;

cvt.u64.u32	%rd495, %r270;
add.s64 %rd497, %rd88, %rd495;
ld.shared.u8 %rs152, [%rd497];
mov.u32 %r887, 1;
setp.ne.s16	%p76, %rs152, 0;
@%p76 bra BB9_99;

BB9_98:
cvt.u64.u32	%rd498, %r271;
add.s64 %rd500, %rd88, %rd498;
ld.shared.u8 %rs153, [%rd500];
setp.eq.s16	%p77, %rs153, 0;
selp.u32	%r887, 1, 0, %p77;

BB9_99:
bfe.u32 %r374, %r16, 5, 1;
setp.ne.s32	%p78, %r887, %r374;
@%p78 bra BB9_101;

cvt.u64.u32	%rd501, %r270;
ld.shared.u16 %rs154, [%rd334];
cvt.u64.u32	%rd505, %r271;
ld.shared.u16 %rs155, [%rd332];
st.shared.u16 [%rd334], %rs155;
st.shared.u16 [%rd332], %rs154;
mul.wide.u32 %rd508, %r270, 8;
add.s64 %rd510, %rd87, %rd508;
ld.shared.u64 %rd511, [%rd510];
mul.wide.u32 %rd512, %r271, 8;
add.s64 %rd513, %rd87, %rd512;
ld.shared.u64 %rd514, [%rd513];
st.shared.u64 [%rd510], %rd514;
st.shared.u64 [%rd513], %rd511;
add.s64 %rd516, %rd88, %rd501;
ld.shared.u8 %rs156, [%rd516];
add.s64 %rd517, %rd88, %rd505;
ld.shared.u8 %rs157, [%rd517];
st.shared.u8 [%rd516], %rs157;
st.shared.u8 [%rd517], %rs156;

BB9_101:
bar.sync 0;
ld.shared.u16 %rs158, [%rd230];
ld.shared.u16 %rs159, [%rd228];

	{ cvt.f32.f16 %f37, %rs158;}


	
	{ cvt.f32.f16 %f38, %rs159;}


	setp.geu.f32	%p79, %f37, %f38;
@%p79 bra BB9_103;

cvt.u64.u32	%rd523, %r212;
add.s64 %rd525, %rd88, %rd523;
ld.shared.u8 %rs160, [%rd525];
mov.u32 %r888, 1;
setp.ne.s16	%p80, %rs160, 0;
@%p80 bra BB9_104;

BB9_103:
cvt.u64.u32	%rd526, %r213;
add.s64 %rd528, %rd88, %rd526;
ld.shared.u8 %rs161, [%rd528];
setp.eq.s16	%p81, %rs161, 0;
selp.u32	%r888, 1, 0, %p81;

BB9_104:
bfe.u32 %r391, %r16, 5, 1;
setp.ne.s32	%p82, %r888, %r391;
@%p82 bra BB9_106;

cvt.u64.u32	%rd529, %r212;
ld.shared.u16 %rs162, [%rd230];
cvt.u64.u32	%rd533, %r213;
ld.shared.u16 %rs163, [%rd228];
st.shared.u16 [%rd230], %rs163;
st.shared.u16 [%rd228], %rs162;
mul.wide.u32 %rd536, %r212, 8;
add.s64 %rd538, %rd87, %rd536;
ld.shared.u64 %rd539, [%rd538];
mul.wide.u32 %rd540, %r213, 8;
add.s64 %rd541, %rd87, %rd540;
ld.shared.u64 %rd542, [%rd541];
st.shared.u64 [%rd538], %rd542;
st.shared.u64 [%rd541], %rd539;
add.s64 %rd544, %rd88, %rd529;
ld.shared.u8 %rs164, [%rd544];
add.s64 %rd545, %rd88, %rd533;
ld.shared.u8 %rs165, [%rd545];
st.shared.u8 [%rd544], %rs165;
st.shared.u8 [%rd545], %rs164;

BB9_106:
bar.sync 0;
ld.shared.u16 %rs166, [%rd154];
ld.shared.u16 %rs167, [%rd152];

	{ cvt.f32.f16 %f39, %rs166;}


	
	{ cvt.f32.f16 %f40, %rs167;}


	setp.geu.f32	%p83, %f39, %f40;
@%p83 bra BB9_108;

cvt.u64.u32	%rd551, %r171;
add.s64 %rd553, %rd88, %rd551;
ld.shared.u8 %rs168, [%rd553];
mov.u32 %r889, 1;
setp.ne.s16	%p84, %rs168, 0;
@%p84 bra BB9_109;

BB9_108:
cvt.u64.u32	%rd554, %r172;
add.s64 %rd556, %rd88, %rd554;
ld.shared.u8 %rs169, [%rd556];
setp.eq.s16	%p85, %rs169, 0;
selp.u32	%r889, 1, 0, %p85;

BB9_109:
bfe.u32 %r408, %r16, 5, 1;
setp.ne.s32	%p86, %r889, %r408;
@%p86 bra BB9_111;

cvt.u64.u32	%rd557, %r171;
ld.shared.u16 %rs170, [%rd154];
cvt.u64.u32	%rd561, %r172;
ld.shared.u16 %rs171, [%rd152];
st.shared.u16 [%rd154], %rs171;
st.shared.u16 [%rd152], %rs170;
mul.wide.u32 %rd564, %r171, 8;
add.s64 %rd566, %rd87, %rd564;
ld.shared.u64 %rd567, [%rd566];
mul.wide.u32 %rd568, %r172, 8;
add.s64 %rd569, %rd87, %rd568;
ld.shared.u64 %rd570, [%rd569];
st.shared.u64 [%rd566], %rd570;
st.shared.u64 [%rd569], %rd567;
add.s64 %rd572, %rd88, %rd557;
ld.shared.u8 %rs172, [%rd572];
add.s64 %rd573, %rd88, %rd561;
ld.shared.u8 %rs173, [%rd573];
st.shared.u8 [%rd572], %rs173;
st.shared.u8 [%rd573], %rs172;

BB9_111:
bar.sync 0;
ld.shared.u16 %rs174, [%rd106];
ld.shared.u16 %rs175, [%rd104];

	{ cvt.f32.f16 %f41, %rs174;}


	
	{ cvt.f32.f16 %f42, %rs175;}


	setp.geu.f32	%p87, %f41, %f42;
@%p87 bra BB9_113;

cvt.u64.u32	%rd579, %r147;
add.s64 %rd581, %rd88, %rd579;
ld.shared.u8 %rs176, [%rd581];
mov.u32 %r890, 1;
setp.ne.s16	%p88, %rs176, 0;
@%p88 bra BB9_114;

BB9_113:
cvt.u64.u32	%rd582, %r148;
add.s64 %rd584, %rd88, %rd582;
ld.shared.u8 %rs177, [%rd584];
setp.eq.s16	%p89, %rs177, 0;
selp.u32	%r890, 1, 0, %p89;

BB9_114:
bfe.u32 %r425, %r16, 5, 1;
setp.ne.s32	%p90, %r890, %r425;
@%p90 bra BB9_116;

cvt.u64.u32	%rd585, %r147;
ld.shared.u16 %rs178, [%rd106];
cvt.u64.u32	%rd589, %r148;
ld.shared.u16 %rs179, [%rd104];
st.shared.u16 [%rd106], %rs179;
st.shared.u16 [%rd104], %rs178;
mul.wide.u32 %rd592, %r147, 8;
add.s64 %rd594, %rd87, %rd592;
ld.shared.u64 %rd595, [%rd594];
mul.wide.u32 %rd596, %r148, 8;
add.s64 %rd597, %rd87, %rd596;
ld.shared.u64 %rd598, [%rd597];
st.shared.u64 [%rd594], %rd598;
st.shared.u64 [%rd597], %rd595;
add.s64 %rd600, %rd88, %rd585;
ld.shared.u8 %rs180, [%rd600];
add.s64 %rd601, %rd88, %rd589;
ld.shared.u8 %rs181, [%rd601];
st.shared.u8 [%rd600], %rs181;
st.shared.u8 [%rd601], %rs180;

BB9_116:
bar.sync 0;
ld.shared.u16 %rs182, [%rd20];
ld.shared.u16 %rs183, [%rd20+2];

	{ cvt.f32.f16 %f43, %rs182;}


	
	{ cvt.f32.f16 %f44, %rs183;}


	setp.geu.f32	%p91, %f43, %f44;
@%p91 bra BB9_118;

ld.shared.u8 %rs184, [%rd22];
mov.u32 %r891, 1;
setp.ne.s16	%p92, %rs184, 0;
@%p92 bra BB9_119;

BB9_118:
ld.shared.u8 %rs185, [%rd22+1];
setp.eq.s16	%p93, %rs185, 0;
selp.u32	%r891, 1, 0, %p93;

BB9_119:
bfe.u32 %r434, %r16, 5, 1;
setp.ne.s32	%p94, %r891, %r434;
@%p94 bra BB9_121;

ld.shared.u16 %rs186, [%rd20];
ld.shared.u16 %rs187, [%rd20+2];
st.shared.u16 [%rd20], %rs187;
st.shared.u16 [%rd20+2], %rs186;
mul.wide.u32 %rd615, %r18, 8;
add.s64 %rd617, %rd87, %rd615;
ld.shared.u64 %rd618, [%rd617];
ld.shared.u64 %rd619, [%rd617+8];
st.shared.u64 [%rd617], %rd619;
st.shared.u64 [%rd617+8], %rd618;
ld.shared.u8 %rs188, [%rd22];
ld.shared.u8 %rs189, [%rd22+1];
st.shared.u8 [%rd22], %rs189;
st.shared.u8 [%rd22+1], %rs188;

BB9_121:
bar.sync 0;
and.b32 %r436, %r16, 63;
sub.s32 %r437, %r18, %r436;
add.s32 %r438, %r437, 64;
mul.wide.u32 %rd622, %r438, 2;
add.s64 %rd624, %rd85, %rd622;
mul.wide.u32 %rd625, %r437, 2;
add.s64 %rd626, %rd85, %rd625;
ld.shared.u16 %rs190, [%rd626];
ld.shared.u16 %rs191, [%rd624];

	{ cvt.f32.f16 %f45, %rs190;}


	
	{ cvt.f32.f16 %f46, %rs191;}


	setp.geu.f32	%p95, %f45, %f46;
@%p95 bra BB9_123;

cvt.u64.u32	%rd627, %r437;
add.s64 %rd629, %rd88, %rd627;
ld.shared.u8 %rs192, [%rd629];
mov.u32 %r892, 1;
setp.ne.s16	%p96, %rs192, 0;
@%p96 bra BB9_124;

BB9_123:
cvt.u64.u32	%rd630, %r438;
add.s64 %rd632, %rd88, %rd630;
ld.shared.u8 %rs193, [%rd632];
setp.eq.s16	%p97, %rs193, 0;
selp.u32	%r892, 1, 0, %p97;

BB9_124:
bfe.u32 %r447, %r16, 6, 1;
setp.ne.s32	%p98, %r892, %r447;
@%p98 bra BB9_126;

mul.wide.u32 %rd633, %r437, 8;
add.s64 %rd635, %rd87, %rd633;
mul.wide.u32 %rd636, %r438, 8;
add.s64 %rd637, %rd87, %rd636;
cvt.u64.u32	%rd638, %r437;
ld.shared.u16 %rs194, [%rd626];
cvt.u64.u32	%rd642, %r438;
ld.shared.u16 %rs195, [%rd624];
st.shared.u16 [%rd626], %rs195;
st.shared.u16 [%rd624], %rs194;
ld.shared.u64 %rd645, [%rd635];
ld.shared.u64 %rd646, [%rd637];
st.shared.u64 [%rd635], %rd646;
st.shared.u64 [%rd637], %rd645;
add.s64 %rd648, %rd88, %rd638;
ld.shared.u8 %rs196, [%rd648];
add.s64 %rd649, %rd88, %rd642;
ld.shared.u8 %rs197, [%rd649];
st.shared.u8 [%rd648], %rs197;
st.shared.u8 [%rd649], %rs196;

BB9_126:
bar.sync 0;
ld.shared.u16 %rs198, [%rd466];
ld.shared.u16 %rs199, [%rd464];

	{ cvt.f32.f16 %f47, %rs198;}


	
	{ cvt.f32.f16 %f48, %rs199;}


	setp.geu.f32	%p99, %f47, %f48;
@%p99 bra BB9_128;

cvt.u64.u32	%rd655, %r345;
add.s64 %rd657, %rd88, %rd655;
ld.shared.u8 %rs200, [%rd657];
mov.u32 %r893, 1;
setp.ne.s16	%p100, %rs200, 0;
@%p100 bra BB9_129;

BB9_128:
cvt.u64.u32	%rd658, %r346;
add.s64 %rd660, %rd88, %rd658;
ld.shared.u8 %rs201, [%rd660];
setp.eq.s16	%p101, %rs201, 0;
selp.u32	%r893, 1, 0, %p101;

BB9_129:
bfe.u32 %r466, %r16, 6, 1;
setp.ne.s32	%p102, %r893, %r466;
@%p102 bra BB9_131;

cvt.u64.u32	%rd661, %r345;
ld.shared.u16 %rs202, [%rd466];
cvt.u64.u32	%rd665, %r346;
ld.shared.u16 %rs203, [%rd464];
st.shared.u16 [%rd466], %rs203;
st.shared.u16 [%rd464], %rs202;
mul.wide.u32 %rd668, %r345, 8;
add.s64 %rd670, %rd87, %rd668;
ld.shared.u64 %rd671, [%rd670];
mul.wide.u32 %rd672, %r346, 8;
add.s64 %rd673, %rd87, %rd672;
ld.shared.u64 %rd674, [%rd673];
st.shared.u64 [%rd670], %rd674;
st.shared.u64 [%rd673], %rd671;
add.s64 %rd676, %rd88, %rd661;
ld.shared.u8 %rs204, [%rd676];
add.s64 %rd677, %rd88, %rd665;
ld.shared.u8 %rs205, [%rd677];
st.shared.u8 [%rd676], %rs205;
st.shared.u8 [%rd677], %rs204;

BB9_131:
bar.sync 0;
ld.shared.u16 %rs206, [%rd334];
ld.shared.u16 %rs207, [%rd332];

	{ cvt.f32.f16 %f49, %rs206;}


	
	{ cvt.f32.f16 %f50, %rs207;}


	setp.geu.f32	%p103, %f49, %f50;
@%p103 bra BB9_133;

cvt.u64.u32	%rd683, %r270;
add.s64 %rd685, %rd88, %rd683;
ld.shared.u8 %rs208, [%rd685];
mov.u32 %r894, 1;
setp.ne.s16	%p104, %rs208, 0;
@%p104 bra BB9_134;

BB9_133:
cvt.u64.u32	%rd686, %r271;
add.s64 %rd688, %rd88, %rd686;
ld.shared.u8 %rs209, [%rd688];
setp.eq.s16	%p105, %rs209, 0;
selp.u32	%r894, 1, 0, %p105;

BB9_134:
bfe.u32 %r483, %r16, 6, 1;
setp.ne.s32	%p106, %r894, %r483;
@%p106 bra BB9_136;

cvt.u64.u32	%rd689, %r270;
ld.shared.u16 %rs210, [%rd334];
cvt.u64.u32	%rd693, %r271;
ld.shared.u16 %rs211, [%rd332];
st.shared.u16 [%rd334], %rs211;
st.shared.u16 [%rd332], %rs210;
mul.wide.u32 %rd696, %r270, 8;
add.s64 %rd698, %rd87, %rd696;
ld.shared.u64 %rd699, [%rd698];
mul.wide.u32 %rd700, %r271, 8;
add.s64 %rd701, %rd87, %rd700;
ld.shared.u64 %rd702, [%rd701];
st.shared.u64 [%rd698], %rd702;
st.shared.u64 [%rd701], %rd699;
add.s64 %rd704, %rd88, %rd689;
ld.shared.u8 %rs212, [%rd704];
add.s64 %rd705, %rd88, %rd693;
ld.shared.u8 %rs213, [%rd705];
st.shared.u8 [%rd704], %rs213;
st.shared.u8 [%rd705], %rs212;

BB9_136:
bar.sync 0;
ld.shared.u16 %rs214, [%rd230];
ld.shared.u16 %rs215, [%rd228];

	{ cvt.f32.f16 %f51, %rs214;}


	
	{ cvt.f32.f16 %f52, %rs215;}


	setp.geu.f32	%p107, %f51, %f52;
@%p107 bra BB9_138;

cvt.u64.u32	%rd711, %r212;
add.s64 %rd713, %rd88, %rd711;
ld.shared.u8 %rs216, [%rd713];
mov.u32 %r895, 1;
setp.ne.s16	%p108, %rs216, 0;
@%p108 bra BB9_139;

BB9_138:
cvt.u64.u32	%rd714, %r213;
add.s64 %rd716, %rd88, %rd714;
ld.shared.u8 %rs217, [%rd716];
setp.eq.s16	%p109, %rs217, 0;
selp.u32	%r895, 1, 0, %p109;

BB9_139:
bfe.u32 %r500, %r16, 6, 1;
setp.ne.s32	%p110, %r895, %r500;
@%p110 bra BB9_141;

cvt.u64.u32	%rd717, %r212;
ld.shared.u16 %rs218, [%rd230];
cvt.u64.u32	%rd721, %r213;
ld.shared.u16 %rs219, [%rd228];
st.shared.u16 [%rd230], %rs219;
st.shared.u16 [%rd228], %rs218;
mul.wide.u32 %rd724, %r212, 8;
add.s64 %rd726, %rd87, %rd724;
ld.shared.u64 %rd727, [%rd726];
mul.wide.u32 %rd728, %r213, 8;
add.s64 %rd729, %rd87, %rd728;
ld.shared.u64 %rd730, [%rd729];
st.shared.u64 [%rd726], %rd730;
st.shared.u64 [%rd729], %rd727;
add.s64 %rd732, %rd88, %rd717;
ld.shared.u8 %rs220, [%rd732];
add.s64 %rd733, %rd88, %rd721;
ld.shared.u8 %rs221, [%rd733];
st.shared.u8 [%rd732], %rs221;
st.shared.u8 [%rd733], %rs220;

BB9_141:
bar.sync 0;
ld.shared.u16 %rs222, [%rd154];
ld.shared.u16 %rs223, [%rd152];

	{ cvt.f32.f16 %f53, %rs222;}


	
	{ cvt.f32.f16 %f54, %rs223;}


	setp.geu.f32	%p111, %f53, %f54;
@%p111 bra BB9_143;

cvt.u64.u32	%rd739, %r171;
add.s64 %rd741, %rd88, %rd739;
ld.shared.u8 %rs224, [%rd741];
mov.u32 %r896, 1;
setp.ne.s16	%p112, %rs224, 0;
@%p112 bra BB9_144;

BB9_143:
cvt.u64.u32	%rd742, %r172;
add.s64 %rd744, %rd88, %rd742;
ld.shared.u8 %rs225, [%rd744];
setp.eq.s16	%p113, %rs225, 0;
selp.u32	%r896, 1, 0, %p113;

BB9_144:
bfe.u32 %r517, %r16, 6, 1;
setp.ne.s32	%p114, %r896, %r517;
@%p114 bra BB9_146;

cvt.u64.u32	%rd745, %r171;
ld.shared.u16 %rs226, [%rd154];
cvt.u64.u32	%rd749, %r172;
ld.shared.u16 %rs227, [%rd152];
st.shared.u16 [%rd154], %rs227;
st.shared.u16 [%rd152], %rs226;
mul.wide.u32 %rd752, %r171, 8;
add.s64 %rd754, %rd87, %rd752;
ld.shared.u64 %rd755, [%rd754];
mul.wide.u32 %rd756, %r172, 8;
add.s64 %rd757, %rd87, %rd756;
ld.shared.u64 %rd758, [%rd757];
st.shared.u64 [%rd754], %rd758;
st.shared.u64 [%rd757], %rd755;
add.s64 %rd760, %rd88, %rd745;
ld.shared.u8 %rs228, [%rd760];
add.s64 %rd761, %rd88, %rd749;
ld.shared.u8 %rs229, [%rd761];
st.shared.u8 [%rd760], %rs229;
st.shared.u8 [%rd761], %rs228;

BB9_146:
bar.sync 0;
ld.shared.u16 %rs230, [%rd106];
ld.shared.u16 %rs231, [%rd104];

	{ cvt.f32.f16 %f55, %rs230;}


	
	{ cvt.f32.f16 %f56, %rs231;}


	setp.geu.f32	%p115, %f55, %f56;
@%p115 bra BB9_148;

cvt.u64.u32	%rd767, %r147;
add.s64 %rd769, %rd88, %rd767;
ld.shared.u8 %rs232, [%rd769];
mov.u32 %r897, 1;
setp.ne.s16	%p116, %rs232, 0;
@%p116 bra BB9_149;

BB9_148:
cvt.u64.u32	%rd770, %r148;
add.s64 %rd772, %rd88, %rd770;
ld.shared.u8 %rs233, [%rd772];
setp.eq.s16	%p117, %rs233, 0;
selp.u32	%r897, 1, 0, %p117;

BB9_149:
bfe.u32 %r534, %r16, 6, 1;
setp.ne.s32	%p118, %r897, %r534;
@%p118 bra BB9_151;

cvt.u64.u32	%rd773, %r147;
ld.shared.u16 %rs234, [%rd106];
cvt.u64.u32	%rd777, %r148;
ld.shared.u16 %rs235, [%rd104];
st.shared.u16 [%rd106], %rs235;
st.shared.u16 [%rd104], %rs234;
mul.wide.u32 %rd780, %r147, 8;
add.s64 %rd782, %rd87, %rd780;
ld.shared.u64 %rd783, [%rd782];
mul.wide.u32 %rd784, %r148, 8;
add.s64 %rd785, %rd87, %rd784;
ld.shared.u64 %rd786, [%rd785];
st.shared.u64 [%rd782], %rd786;
st.shared.u64 [%rd785], %rd783;
add.s64 %rd788, %rd88, %rd773;
ld.shared.u8 %rs236, [%rd788];
add.s64 %rd789, %rd88, %rd777;
ld.shared.u8 %rs237, [%rd789];
st.shared.u8 [%rd788], %rs237;
st.shared.u8 [%rd789], %rs236;

BB9_151:
bar.sync 0;
ld.shared.u16 %rs238, [%rd20];
ld.shared.u16 %rs239, [%rd20+2];

	{ cvt.f32.f16 %f57, %rs238;}


	
	{ cvt.f32.f16 %f58, %rs239;}


	setp.geu.f32	%p119, %f57, %f58;
@%p119 bra BB9_153;

ld.shared.u8 %rs240, [%rd22];
mov.u32 %r898, 1;
setp.ne.s16	%p120, %rs240, 0;
@%p120 bra BB9_154;

BB9_153:
ld.shared.u8 %rs241, [%rd22+1];
setp.eq.s16	%p121, %rs241, 0;
selp.u32	%r898, 1, 0, %p121;

BB9_154:
bfe.u32 %r543, %r16, 6, 1;
setp.ne.s32	%p122, %r898, %r543;
@%p122 bra BB9_156;

ld.shared.u16 %rs242, [%rd20];
ld.shared.u16 %rs243, [%rd20+2];
st.shared.u16 [%rd20], %rs243;
st.shared.u16 [%rd20+2], %rs242;
mul.wide.u32 %rd803, %r18, 8;
add.s64 %rd805, %rd87, %rd803;
ld.shared.u64 %rd806, [%rd805];
ld.shared.u64 %rd807, [%rd805+8];
st.shared.u64 [%rd805], %rd807;
st.shared.u64 [%rd805+8], %rd806;
ld.shared.u8 %rs244, [%rd22];
ld.shared.u8 %rs245, [%rd22+1];
st.shared.u8 [%rd22], %rs245;
st.shared.u8 [%rd22+1], %rs244;

BB9_156:
bar.sync 0;
and.b32 %r545, %r16, 127;
sub.s32 %r546, %r18, %r545;
add.s32 %r547, %r546, 128;
mul.wide.u32 %rd810, %r547, 2;
add.s64 %rd812, %rd85, %rd810;
mul.wide.u32 %rd813, %r546, 2;
add.s64 %rd814, %rd85, %rd813;
ld.shared.u16 %rs246, [%rd814];
ld.shared.u16 %rs247, [%rd812];

	{ cvt.f32.f16 %f59, %rs246;}


	
	{ cvt.f32.f16 %f60, %rs247;}


	setp.geu.f32	%p123, %f59, %f60;
@%p123 bra BB9_158;

cvt.u64.u32	%rd815, %r546;
add.s64 %rd817, %rd88, %rd815;
ld.shared.u8 %rs248, [%rd817];
mov.u32 %r899, 1;
setp.ne.s16	%p124, %rs248, 0;
@%p124 bra BB9_159;

BB9_158:
cvt.u64.u32	%rd818, %r547;
add.s64 %rd820, %rd88, %rd818;
ld.shared.u8 %rs249, [%rd820];
setp.eq.s16	%p125, %rs249, 0;
selp.u32	%r899, 1, 0, %p125;

BB9_159:
bfe.u32 %r556, %r16, 7, 1;
setp.ne.s32	%p126, %r899, %r556;
@%p126 bra BB9_161;

mul.wide.u32 %rd821, %r546, 8;
add.s64 %rd823, %rd87, %rd821;
mul.wide.u32 %rd824, %r547, 8;
add.s64 %rd825, %rd87, %rd824;
cvt.u64.u32	%rd826, %r546;
ld.shared.u16 %rs250, [%rd814];
cvt.u64.u32	%rd830, %r547;
ld.shared.u16 %rs251, [%rd812];
st.shared.u16 [%rd814], %rs251;
st.shared.u16 [%rd812], %rs250;
ld.shared.u64 %rd833, [%rd823];
ld.shared.u64 %rd834, [%rd825];
st.shared.u64 [%rd823], %rd834;
st.shared.u64 [%rd825], %rd833;
add.s64 %rd836, %rd88, %rd826;
ld.shared.u8 %rs252, [%rd836];
add.s64 %rd837, %rd88, %rd830;
ld.shared.u8 %rs253, [%rd837];
st.shared.u8 [%rd836], %rs253;
st.shared.u8 [%rd837], %rs252;

BB9_161:
bar.sync 0;
ld.shared.u16 %rs254, [%rd626];
ld.shared.u16 %rs255, [%rd624];

	{ cvt.f32.f16 %f61, %rs254;}


	
	{ cvt.f32.f16 %f62, %rs255;}


	setp.geu.f32	%p127, %f61, %f62;
@%p127 bra BB9_163;

cvt.u64.u32	%rd843, %r437;
add.s64 %rd845, %rd88, %rd843;
ld.shared.u8 %rs256, [%rd845];
mov.u32 %r900, 1;
setp.ne.s16	%p128, %rs256, 0;
@%p128 bra BB9_164;

BB9_163:
cvt.u64.u32	%rd846, %r438;
add.s64 %rd848, %rd88, %rd846;
ld.shared.u8 %rs257, [%rd848];
setp.eq.s16	%p129, %rs257, 0;
selp.u32	%r900, 1, 0, %p129;

BB9_164:
bfe.u32 %r575, %r16, 7, 1;
setp.ne.s32	%p130, %r900, %r575;
@%p130 bra BB9_166;

cvt.u64.u32	%rd849, %r437;
ld.shared.u16 %rs258, [%rd626];
cvt.u64.u32	%rd853, %r438;
ld.shared.u16 %rs259, [%rd624];
st.shared.u16 [%rd626], %rs259;
st.shared.u16 [%rd624], %rs258;
mul.wide.u32 %rd856, %r437, 8;
add.s64 %rd858, %rd87, %rd856;
ld.shared.u64 %rd859, [%rd858];
mul.wide.u32 %rd860, %r438, 8;
add.s64 %rd861, %rd87, %rd860;
ld.shared.u64 %rd862, [%rd861];
st.shared.u64 [%rd858], %rd862;
st.shared.u64 [%rd861], %rd859;
add.s64 %rd864, %rd88, %rd849;
ld.shared.u8 %rs260, [%rd864];
add.s64 %rd865, %rd88, %rd853;
ld.shared.u8 %rs261, [%rd865];
st.shared.u8 [%rd864], %rs261;
st.shared.u8 [%rd865], %rs260;

BB9_166:
bar.sync 0;
ld.shared.u16 %rs262, [%rd466];
ld.shared.u16 %rs263, [%rd464];

	{ cvt.f32.f16 %f63, %rs262;}


	
	{ cvt.f32.f16 %f64, %rs263;}


	setp.geu.f32	%p131, %f63, %f64;
@%p131 bra BB9_168;

cvt.u64.u32	%rd871, %r345;
add.s64 %rd873, %rd88, %rd871;
ld.shared.u8 %rs264, [%rd873];
mov.u32 %r901, 1;
setp.ne.s16	%p132, %rs264, 0;
@%p132 bra BB9_169;

BB9_168:
cvt.u64.u32	%rd874, %r346;
add.s64 %rd876, %rd88, %rd874;
ld.shared.u8 %rs265, [%rd876];
setp.eq.s16	%p133, %rs265, 0;
selp.u32	%r901, 1, 0, %p133;

BB9_169:
bfe.u32 %r592, %r16, 7, 1;
setp.ne.s32	%p134, %r901, %r592;
@%p134 bra BB9_171;

cvt.u64.u32	%rd877, %r345;
ld.shared.u16 %rs266, [%rd466];
cvt.u64.u32	%rd881, %r346;
ld.shared.u16 %rs267, [%rd464];
st.shared.u16 [%rd466], %rs267;
st.shared.u16 [%rd464], %rs266;
mul.wide.u32 %rd884, %r345, 8;
add.s64 %rd886, %rd87, %rd884;
ld.shared.u64 %rd887, [%rd886];
mul.wide.u32 %rd888, %r346, 8;
add.s64 %rd889, %rd87, %rd888;
ld.shared.u64 %rd890, [%rd889];
st.shared.u64 [%rd886], %rd890;
st.shared.u64 [%rd889], %rd887;
add.s64 %rd892, %rd88, %rd877;
ld.shared.u8 %rs268, [%rd892];
add.s64 %rd893, %rd88, %rd881;
ld.shared.u8 %rs269, [%rd893];
st.shared.u8 [%rd892], %rs269;
st.shared.u8 [%rd893], %rs268;

BB9_171:
bar.sync 0;
ld.shared.u16 %rs270, [%rd334];
ld.shared.u16 %rs271, [%rd332];

	{ cvt.f32.f16 %f65, %rs270;}


	
	{ cvt.f32.f16 %f66, %rs271;}


	setp.geu.f32	%p135, %f65, %f66;
@%p135 bra BB9_173;

cvt.u64.u32	%rd899, %r270;
add.s64 %rd901, %rd88, %rd899;
ld.shared.u8 %rs272, [%rd901];
mov.u32 %r902, 1;
setp.ne.s16	%p136, %rs272, 0;
@%p136 bra BB9_174;

BB9_173:
cvt.u64.u32	%rd902, %r271;
add.s64 %rd904, %rd88, %rd902;
ld.shared.u8 %rs273, [%rd904];
setp.eq.s16	%p137, %rs273, 0;
selp.u32	%r902, 1, 0, %p137;

BB9_174:
bfe.u32 %r609, %r16, 7, 1;
setp.ne.s32	%p138, %r902, %r609;
@%p138 bra BB9_176;

cvt.u64.u32	%rd905, %r270;
ld.shared.u16 %rs274, [%rd334];
cvt.u64.u32	%rd909, %r271;
ld.shared.u16 %rs275, [%rd332];
st.shared.u16 [%rd334], %rs275;
st.shared.u16 [%rd332], %rs274;
mul.wide.u32 %rd912, %r270, 8;
add.s64 %rd914, %rd87, %rd912;
ld.shared.u64 %rd915, [%rd914];
mul.wide.u32 %rd916, %r271, 8;
add.s64 %rd917, %rd87, %rd916;
ld.shared.u64 %rd918, [%rd917];
st.shared.u64 [%rd914], %rd918;
st.shared.u64 [%rd917], %rd915;
add.s64 %rd920, %rd88, %rd905;
ld.shared.u8 %rs276, [%rd920];
add.s64 %rd921, %rd88, %rd909;
ld.shared.u8 %rs277, [%rd921];
st.shared.u8 [%rd920], %rs277;
st.shared.u8 [%rd921], %rs276;

BB9_176:
bar.sync 0;
ld.shared.u16 %rs278, [%rd230];
ld.shared.u16 %rs279, [%rd228];

	{ cvt.f32.f16 %f67, %rs278;}


	
	{ cvt.f32.f16 %f68, %rs279;}


	setp.geu.f32	%p139, %f67, %f68;
@%p139 bra BB9_178;

cvt.u64.u32	%rd927, %r212;
add.s64 %rd929, %rd88, %rd927;
ld.shared.u8 %rs280, [%rd929];
mov.u32 %r903, 1;
setp.ne.s16	%p140, %rs280, 0;
@%p140 bra BB9_179;

BB9_178:
cvt.u64.u32	%rd930, %r213;
add.s64 %rd932, %rd88, %rd930;
ld.shared.u8 %rs281, [%rd932];
setp.eq.s16	%p141, %rs281, 0;
selp.u32	%r903, 1, 0, %p141;

BB9_179:
bfe.u32 %r626, %r16, 7, 1;
setp.ne.s32	%p142, %r903, %r626;
@%p142 bra BB9_181;

cvt.u64.u32	%rd933, %r212;
ld.shared.u16 %rs282, [%rd230];
cvt.u64.u32	%rd937, %r213;
ld.shared.u16 %rs283, [%rd228];
st.shared.u16 [%rd230], %rs283;
st.shared.u16 [%rd228], %rs282;
mul.wide.u32 %rd940, %r212, 8;
add.s64 %rd942, %rd87, %rd940;
ld.shared.u64 %rd943, [%rd942];
mul.wide.u32 %rd944, %r213, 8;
add.s64 %rd945, %rd87, %rd944;
ld.shared.u64 %rd946, [%rd945];
st.shared.u64 [%rd942], %rd946;
st.shared.u64 [%rd945], %rd943;
add.s64 %rd948, %rd88, %rd933;
ld.shared.u8 %rs284, [%rd948];
add.s64 %rd949, %rd88, %rd937;
ld.shared.u8 %rs285, [%rd949];
st.shared.u8 [%rd948], %rs285;
st.shared.u8 [%rd949], %rs284;

BB9_181:
bar.sync 0;
ld.shared.u16 %rs286, [%rd154];
ld.shared.u16 %rs287, [%rd152];

	{ cvt.f32.f16 %f69, %rs286;}


	
	{ cvt.f32.f16 %f70, %rs287;}


	setp.geu.f32	%p143, %f69, %f70;
@%p143 bra BB9_183;

cvt.u64.u32	%rd955, %r171;
add.s64 %rd957, %rd88, %rd955;
ld.shared.u8 %rs288, [%rd957];
mov.u32 %r904, 1;
setp.ne.s16	%p144, %rs288, 0;
@%p144 bra BB9_184;

BB9_183:
cvt.u64.u32	%rd958, %r172;
add.s64 %rd960, %rd88, %rd958;
ld.shared.u8 %rs289, [%rd960];
setp.eq.s16	%p145, %rs289, 0;
selp.u32	%r904, 1, 0, %p145;

BB9_184:
bfe.u32 %r643, %r16, 7, 1;
setp.ne.s32	%p146, %r904, %r643;
@%p146 bra BB9_186;

cvt.u64.u32	%rd961, %r171;
ld.shared.u16 %rs290, [%rd154];
cvt.u64.u32	%rd965, %r172;
ld.shared.u16 %rs291, [%rd152];
st.shared.u16 [%rd154], %rs291;
st.shared.u16 [%rd152], %rs290;
mul.wide.u32 %rd968, %r171, 8;
add.s64 %rd970, %rd87, %rd968;
ld.shared.u64 %rd971, [%rd970];
mul.wide.u32 %rd972, %r172, 8;
add.s64 %rd973, %rd87, %rd972;
ld.shared.u64 %rd974, [%rd973];
st.shared.u64 [%rd970], %rd974;
st.shared.u64 [%rd973], %rd971;
add.s64 %rd976, %rd88, %rd961;
ld.shared.u8 %rs292, [%rd976];
add.s64 %rd977, %rd88, %rd965;
ld.shared.u8 %rs293, [%rd977];
st.shared.u8 [%rd976], %rs293;
st.shared.u8 [%rd977], %rs292;

BB9_186:
bar.sync 0;
ld.shared.u16 %rs294, [%rd106];
ld.shared.u16 %rs295, [%rd104];

	{ cvt.f32.f16 %f71, %rs294;}


	
	{ cvt.f32.f16 %f72, %rs295;}


	setp.geu.f32	%p147, %f71, %f72;
@%p147 bra BB9_188;

cvt.u64.u32	%rd983, %r147;
add.s64 %rd985, %rd88, %rd983;
ld.shared.u8 %rs296, [%rd985];
mov.u32 %r905, 1;
setp.ne.s16	%p148, %rs296, 0;
@%p148 bra BB9_189;

BB9_188:
cvt.u64.u32	%rd986, %r148;
add.s64 %rd988, %rd88, %rd986;
ld.shared.u8 %rs297, [%rd988];
setp.eq.s16	%p149, %rs297, 0;
selp.u32	%r905, 1, 0, %p149;

BB9_189:
bfe.u32 %r660, %r16, 7, 1;
setp.ne.s32	%p150, %r905, %r660;
@%p150 bra BB9_191;

cvt.u64.u32	%rd989, %r147;
ld.shared.u16 %rs298, [%rd106];
cvt.u64.u32	%rd993, %r148;
ld.shared.u16 %rs299, [%rd104];
st.shared.u16 [%rd106], %rs299;
st.shared.u16 [%rd104], %rs298;
mul.wide.u32 %rd996, %r147, 8;
add.s64 %rd998, %rd87, %rd996;
ld.shared.u64 %rd999, [%rd998];
mul.wide.u32 %rd1000, %r148, 8;
add.s64 %rd1001, %rd87, %rd1000;
ld.shared.u64 %rd1002, [%rd1001];
st.shared.u64 [%rd998], %rd1002;
st.shared.u64 [%rd1001], %rd999;
add.s64 %rd1004, %rd88, %rd989;
ld.shared.u8 %rs300, [%rd1004];
add.s64 %rd1005, %rd88, %rd993;
ld.shared.u8 %rs301, [%rd1005];
st.shared.u8 [%rd1004], %rs301;
st.shared.u8 [%rd1005], %rs300;

BB9_191:
bar.sync 0;
ld.shared.u16 %rs302, [%rd20];
ld.shared.u16 %rs303, [%rd20+2];

	{ cvt.f32.f16 %f73, %rs302;}


	
	{ cvt.f32.f16 %f74, %rs303;}


	setp.geu.f32	%p151, %f73, %f74;
@%p151 bra BB9_193;

ld.shared.u8 %rs304, [%rd22];
mov.u32 %r906, 1;
setp.ne.s16	%p152, %rs304, 0;
@%p152 bra BB9_194;

BB9_193:
ld.shared.u8 %rs305, [%rd22+1];
setp.eq.s16	%p153, %rs305, 0;
selp.u32	%r906, 1, 0, %p153;

BB9_194:
bfe.u32 %r669, %r16, 7, 1;
setp.ne.s32	%p154, %r906, %r669;
@%p154 bra BB9_196;

ld.shared.u16 %rs306, [%rd20];
ld.shared.u16 %rs307, [%rd20+2];
st.shared.u16 [%rd20], %rs307;
st.shared.u16 [%rd20+2], %rs306;
mul.wide.u32 %rd1019, %r18, 8;
add.s64 %rd1021, %rd87, %rd1019;
ld.shared.u64 %rd1022, [%rd1021];
ld.shared.u64 %rd1023, [%rd1021+8];
st.shared.u64 [%rd1021], %rd1023;
st.shared.u64 [%rd1021+8], %rd1022;
ld.shared.u8 %rs308, [%rd22];
ld.shared.u8 %rs309, [%rd22+1];
st.shared.u8 [%rd22], %rs309;
st.shared.u8 [%rd22+1], %rs308;

BB9_196:
bfe.u32 %r97, %r16, 8, 1;
mov.u32 %r907, 256;

BB9_197:
bar.sync 0;
add.s32 %r672, %r907, -1;
and.b32 %r673, %r672, %r16;
sub.s32 %r675, %r18, %r673;
add.s32 %r676, %r675, %r907;
cvt.u64.u32	%rd23, %r676;
mul.wide.u32 %rd1026, %r676, 2;
add.s64 %rd27, %rd85, %rd1026;
add.s64 %rd24, %rd88, %rd23;
cvt.u64.u32	%rd25, %r675;
mul.wide.u32 %rd1029, %r675, 2;
add.s64 %rd26, %rd85, %rd1029;
ld.shared.u16 %rs310, [%rd26];
ld.shared.u16 %rs311, [%rd27];

	{ cvt.f32.f16 %f75, %rs310;}


	
	{ cvt.f32.f16 %f76, %rs311;}


	add.s64 %rd28, %rd88, %rd25;
setp.geu.f32	%p155, %f75, %f76;
@%p155 bra BB9_199;

ld.shared.u8 %rs312, [%rd28];
mov.u32 %r908, 1;
setp.ne.s16	%p156, %rs312, 0;
@%p156 bra BB9_200;

BB9_199:
ld.shared.u8 %rs313, [%rd24];
setp.eq.s16	%p157, %rs313, 0;
selp.u32	%r908, 1, 0, %p157;

BB9_200:
setp.ne.s32	%p158, %r908, %r97;
@%p158 bra BB9_202;

shl.b64 %rd1030, %rd23, 3;
add.s64 %rd1032, %rd87, %rd1030;
ld.shared.u16 %rs314, [%rd26];
ld.shared.u16 %rs315, [%rd27];
st.shared.u16 [%rd26], %rs315;
st.shared.u16 [%rd27], %rs314;
shl.b64 %rd1033, %rd25, 3;
add.s64 %rd1034, %rd87, %rd1033;
ld.shared.u64 %rd1035, [%rd1034];
ld.shared.u64 %rd1036, [%rd1032];
st.shared.u64 [%rd1034], %rd1036;
st.shared.u64 [%rd1032], %rd1035;
ld.shared.u8 %rs316, [%rd28];
ld.shared.u8 %rs317, [%rd24];
st.shared.u8 [%rd28], %rs317;
st.shared.u8 [%rd24], %rs316;

BB9_202:
shr.u32 %r101, %r907, 1;
bar.sync 0;
add.s32 %r678, %r101, -1;
and.b32 %r679, %r678, %r16;
sub.s32 %r681, %r18, %r679;
add.s32 %r682, %r681, %r101;
cvt.u64.u32	%rd29, %r682;
mul.wide.u32 %rd1037, %r682, 2;
add.s64 %rd33, %rd85, %rd1037;
add.s64 %rd30, %rd88, %rd29;
cvt.u64.u32	%rd31, %r681;
mul.wide.u32 %rd1040, %r681, 2;
add.s64 %rd32, %rd85, %rd1040;
ld.shared.u16 %rs318, [%rd32];
ld.shared.u16 %rs319, [%rd33];

	{ cvt.f32.f16 %f77, %rs318;}


	
	{ cvt.f32.f16 %f78, %rs319;}


	add.s64 %rd34, %rd88, %rd31;
setp.geu.f32	%p159, %f77, %f78;
@%p159 bra BB9_204;

ld.shared.u8 %rs320, [%rd34];
mov.u32 %r909, 1;
setp.ne.s16	%p160, %rs320, 0;
@%p160 bra BB9_205;

BB9_204:
ld.shared.u8 %rs321, [%rd30];
setp.eq.s16	%p161, %rs321, 0;
selp.u32	%r909, 1, 0, %p161;

BB9_205:
setp.ne.s32	%p162, %r909, %r97;
@%p162 bra BB9_207;

shl.b64 %rd1041, %rd29, 3;
add.s64 %rd1043, %rd87, %rd1041;
ld.shared.u16 %rs322, [%rd32];
ld.shared.u16 %rs323, [%rd33];
st.shared.u16 [%rd32], %rs323;
st.shared.u16 [%rd33], %rs322;
shl.b64 %rd1044, %rd31, 3;
add.s64 %rd1045, %rd87, %rd1044;
ld.shared.u64 %rd1046, [%rd1045];
ld.shared.u64 %rd1047, [%rd1043];
st.shared.u64 [%rd1045], %rd1047;
st.shared.u64 [%rd1043], %rd1046;
ld.shared.u8 %rs324, [%rd34];
ld.shared.u8 %rs325, [%rd30];
st.shared.u8 [%rd34], %rs325;
st.shared.u8 [%rd30], %rs324;

BB9_207:
shr.u32 %r104, %r907, 2;
bar.sync 0;
add.s32 %r684, %r104, -1;
and.b32 %r685, %r684, %r16;
sub.s32 %r687, %r18, %r685;
add.s32 %r688, %r687, %r104;
cvt.u64.u32	%rd35, %r688;
mul.wide.u32 %rd1048, %r688, 2;
add.s64 %rd39, %rd85, %rd1048;
add.s64 %rd36, %rd88, %rd35;
cvt.u64.u32	%rd37, %r687;
mul.wide.u32 %rd1051, %r687, 2;
add.s64 %rd38, %rd85, %rd1051;
ld.shared.u16 %rs326, [%rd38];
ld.shared.u16 %rs327, [%rd39];

	{ cvt.f32.f16 %f79, %rs326;}


	
	{ cvt.f32.f16 %f80, %rs327;}


	add.s64 %rd40, %rd88, %rd37;
setp.geu.f32	%p163, %f79, %f80;
@%p163 bra BB9_209;

ld.shared.u8 %rs328, [%rd40];
mov.u32 %r910, 1;
setp.ne.s16	%p164, %rs328, 0;
@%p164 bra BB9_210;

BB9_209:
ld.shared.u8 %rs329, [%rd36];
setp.eq.s16	%p165, %rs329, 0;
selp.u32	%r910, 1, 0, %p165;

BB9_210:
setp.ne.s32	%p166, %r910, %r97;
@%p166 bra BB9_212;

shl.b64 %rd1052, %rd35, 3;
add.s64 %rd1054, %rd87, %rd1052;
ld.shared.u16 %rs330, [%rd38];
ld.shared.u16 %rs331, [%rd39];
st.shared.u16 [%rd38], %rs331;
st.shared.u16 [%rd39], %rs330;
shl.b64 %rd1055, %rd37, 3;
add.s64 %rd1056, %rd87, %rd1055;
ld.shared.u64 %rd1057, [%rd1056];
ld.shared.u64 %rd1058, [%rd1054];
st.shared.u64 [%rd1056], %rd1058;
st.shared.u64 [%rd1054], %rd1057;
ld.shared.u8 %rs332, [%rd40];
ld.shared.u8 %rs333, [%rd36];
st.shared.u8 [%rd40], %rs333;
st.shared.u8 [%rd36], %rs332;

BB9_212:
shr.u32 %r907, %r907, 3;
setp.ne.s32	%p167, %r907, 0;
@%p167 bra BB9_197;

bfe.u32 %r108, %r16, 9, 1;
mov.u32 %r911, 512;

BB9_214:
bar.sync 0;
add.s32 %r691, %r911, -1;
and.b32 %r692, %r691, %r16;
sub.s32 %r694, %r18, %r692;
add.s32 %r695, %r694, %r911;
cvt.u64.u32	%rd41, %r695;
mul.wide.u32 %rd1059, %r695, 2;
add.s64 %rd45, %rd85, %rd1059;
add.s64 %rd42, %rd88, %rd41;
cvt.u64.u32	%rd43, %r694;
mul.wide.u32 %rd1062, %r694, 2;
add.s64 %rd44, %rd85, %rd1062;
ld.shared.u16 %rs334, [%rd44];
ld.shared.u16 %rs335, [%rd45];

	{ cvt.f32.f16 %f81, %rs334;}


	
	{ cvt.f32.f16 %f82, %rs335;}


	add.s64 %rd46, %rd88, %rd43;
setp.geu.f32	%p168, %f81, %f82;
@%p168 bra BB9_216;

ld.shared.u8 %rs336, [%rd46];
mov.u32 %r912, 1;
setp.ne.s16	%p169, %rs336, 0;
@%p169 bra BB9_217;

BB9_216:
ld.shared.u8 %rs337, [%rd42];
setp.eq.s16	%p170, %rs337, 0;
selp.u32	%r912, 1, 0, %p170;

BB9_217:
setp.ne.s32	%p171, %r912, %r108;
@%p171 bra BB9_219;

shl.b64 %rd1063, %rd41, 3;
add.s64 %rd1065, %rd87, %rd1063;
ld.shared.u16 %rs338, [%rd44];
ld.shared.u16 %rs339, [%rd45];
st.shared.u16 [%rd44], %rs339;
st.shared.u16 [%rd45], %rs338;
shl.b64 %rd1066, %rd43, 3;
add.s64 %rd1067, %rd87, %rd1066;
ld.shared.u64 %rd1068, [%rd1067];
ld.shared.u64 %rd1069, [%rd1065];
st.shared.u64 [%rd1067], %rd1069;
st.shared.u64 [%rd1065], %rd1068;
ld.shared.u8 %rs340, [%rd46];
ld.shared.u8 %rs341, [%rd42];
st.shared.u8 [%rd46], %rs341;
st.shared.u8 [%rd42], %rs340;

BB9_219:
shr.u32 %r112, %r911, 1;
bar.sync 0;
add.s32 %r697, %r112, -1;
and.b32 %r698, %r697, %r16;
sub.s32 %r700, %r18, %r698;
add.s32 %r701, %r700, %r112;
cvt.u64.u32	%rd47, %r701;
mul.wide.u32 %rd1070, %r701, 2;
add.s64 %rd51, %rd85, %rd1070;
add.s64 %rd48, %rd88, %rd47;
cvt.u64.u32	%rd49, %r700;
mul.wide.u32 %rd1073, %r700, 2;
add.s64 %rd50, %rd85, %rd1073;
ld.shared.u16 %rs342, [%rd50];
ld.shared.u16 %rs343, [%rd51];

	{ cvt.f32.f16 %f83, %rs342;}


	
	{ cvt.f32.f16 %f84, %rs343;}


	add.s64 %rd52, %rd88, %rd49;
setp.geu.f32	%p172, %f83, %f84;
@%p172 bra BB9_221;

ld.shared.u8 %rs344, [%rd52];
mov.u32 %r913, 1;
setp.ne.s16	%p173, %rs344, 0;
@%p173 bra BB9_222;

BB9_221:
ld.shared.u8 %rs345, [%rd48];
setp.eq.s16	%p174, %rs345, 0;
selp.u32	%r913, 1, 0, %p174;

BB9_222:
setp.ne.s32	%p175, %r913, %r108;
@%p175 bra BB9_224;

shl.b64 %rd1074, %rd47, 3;
add.s64 %rd1076, %rd87, %rd1074;
ld.shared.u16 %rs346, [%rd50];
ld.shared.u16 %rs347, [%rd51];
st.shared.u16 [%rd50], %rs347;
st.shared.u16 [%rd51], %rs346;
shl.b64 %rd1077, %rd49, 3;
add.s64 %rd1078, %rd87, %rd1077;
ld.shared.u64 %rd1079, [%rd1078];
ld.shared.u64 %rd1080, [%rd1076];
st.shared.u64 [%rd1078], %rd1080;
st.shared.u64 [%rd1076], %rd1079;
ld.shared.u8 %rs348, [%rd52];
ld.shared.u8 %rs349, [%rd48];
st.shared.u8 [%rd52], %rs349;
st.shared.u8 [%rd48], %rs348;

BB9_224:
shr.u32 %r911, %r911, 2;
setp.ne.s32	%p176, %r911, 0;
@%p176 bra BB9_214;

bar.sync 0;
and.b32 %r703, %r16, 1023;
sub.s32 %r704, %r18, %r703;
add.s32 %r705, %r704, 1024;
cvt.u64.u32	%rd53, %r705;
mul.wide.u32 %rd1081, %r705, 2;
add.s64 %rd56, %rd85, %rd1081;
cvt.u64.u32	%rd54, %r704;
mul.wide.u32 %rd1083, %r704, 2;
add.s64 %rd55, %rd85, %rd1083;
ld.shared.u16 %rs350, [%rd55];
ld.shared.u16 %rs351, [%rd56];

	{ cvt.f32.f16 %f85, %rs350;}


	
	{ cvt.f32.f16 %f86, %rs351;}


	add.s64 %rd57, %rd88, %rd54;
setp.geu.f32	%p177, %f85, %f86;
@%p177 bra BB9_227;

ld.shared.u8 %rs352, [%rd57];
setp.ne.s16	%p178, %rs352, 0;
@%p178 bra BB9_229;

BB9_227:
add.s64 %rd58, %rd88, %rd53;
ld.shared.u8 %rs7, [%rd58];
setp.eq.s16	%p179, %rs7, 0;
@%p179 bra BB9_229;

shl.b64 %rd1086, %rd53, 3;
add.s64 %rd1088, %rd87, %rd1086;
ld.shared.u16 %rs353, [%rd55];
ld.shared.u16 %rs354, [%rd56];
st.shared.u16 [%rd55], %rs354;
st.shared.u16 [%rd56], %rs353;
shl.b64 %rd1089, %rd54, 3;
add.s64 %rd1090, %rd87, %rd1089;
ld.shared.u64 %rd1091, [%rd1090];
ld.shared.u64 %rd1092, [%rd1088];
st.shared.u64 [%rd1090], %rd1092;
st.shared.u64 [%rd1088], %rd1091;
ld.shared.u8 %rs355, [%rd57];
st.shared.u8 [%rd57], %rs7;
st.shared.u8 [%rd58], %rs355;

BB9_229:
bar.sync 0;
shl.b32 %r864, %r16, 1;
mov.u64 %rd1357, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r707, %r16, 511;
sub.s32 %r708, %r864, %r707;
add.s32 %r709, %r708, 512;
cvt.u64.u32	%rd59, %r709;
mul.wide.u32 %rd1093, %r709, 2;
add.s64 %rd62, %rd1357, %rd1093;
cvt.u64.u32	%rd60, %r708;
mul.wide.u32 %rd1095, %r708, 2;
add.s64 %rd61, %rd1357, %rd1095;
ld.shared.u16 %rs356, [%rd61];
ld.shared.u16 %rs357, [%rd62];

	{ cvt.f32.f16 %f87, %rs356;}


	
	{ cvt.f32.f16 %f88, %rs357;}


	add.s64 %rd63, %rd88, %rd60;
setp.geu.f32	%p180, %f87, %f88;
@%p180 bra BB9_231;

ld.shared.u8 %rs358, [%rd63];
setp.ne.s16	%p181, %rs358, 0;
@%p181 bra BB9_233;

BB9_231:
add.s64 %rd64, %rd88, %rd59;
ld.shared.u8 %rs8, [%rd64];
setp.eq.s16	%p182, %rs8, 0;
@%p182 bra BB9_233;

shl.b64 %rd1098, %rd59, 3;
add.s64 %rd1100, %rd87, %rd1098;
ld.shared.u16 %rs359, [%rd61];
ld.shared.u16 %rs360, [%rd62];
st.shared.u16 [%rd61], %rs360;
st.shared.u16 [%rd62], %rs359;
shl.b64 %rd1101, %rd60, 3;
add.s64 %rd1102, %rd87, %rd1101;
ld.shared.u64 %rd1103, [%rd1102];
ld.shared.u64 %rd1104, [%rd1100];
st.shared.u64 [%rd1102], %rd1104;
st.shared.u64 [%rd1100], %rd1103;
ld.shared.u8 %rs361, [%rd63];
st.shared.u8 [%rd63], %rs8;
st.shared.u8 [%rd64], %rs361;

BB9_233:
bar.sync 0;
shl.b32 %r865, %r16, 1;
mov.u64 %rd1358, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r711, %r16, 255;
sub.s32 %r712, %r865, %r711;
add.s32 %r713, %r712, 256;
cvt.u64.u32	%rd65, %r713;
mul.wide.u32 %rd1105, %r713, 2;
add.s64 %rd68, %rd1358, %rd1105;
cvt.u64.u32	%rd66, %r712;
mul.wide.u32 %rd1107, %r712, 2;
add.s64 %rd67, %rd1358, %rd1107;
ld.shared.u16 %rs362, [%rd67];
ld.shared.u16 %rs363, [%rd68];

	{ cvt.f32.f16 %f89, %rs362;}


	
	{ cvt.f32.f16 %f90, %rs363;}


	add.s64 %rd69, %rd88, %rd66;
setp.geu.f32	%p183, %f89, %f90;
@%p183 bra BB9_235;

ld.shared.u8 %rs364, [%rd69];
setp.ne.s16	%p184, %rs364, 0;
@%p184 bra BB9_237;

BB9_235:
add.s64 %rd70, %rd88, %rd65;
ld.shared.u8 %rs9, [%rd70];
setp.eq.s16	%p185, %rs9, 0;
@%p185 bra BB9_237;

shl.b64 %rd1110, %rd65, 3;
add.s64 %rd1112, %rd87, %rd1110;
ld.shared.u16 %rs365, [%rd67];
ld.shared.u16 %rs366, [%rd68];
st.shared.u16 [%rd67], %rs366;
st.shared.u16 [%rd68], %rs365;
shl.b64 %rd1113, %rd66, 3;
add.s64 %rd1114, %rd87, %rd1113;
ld.shared.u64 %rd1115, [%rd1114];
ld.shared.u64 %rd1116, [%rd1112];
st.shared.u64 [%rd1114], %rd1116;
st.shared.u64 [%rd1112], %rd1115;
ld.shared.u8 %rs367, [%rd69];
st.shared.u8 [%rd69], %rs9;
st.shared.u8 [%rd70], %rs367;

BB9_237:
bar.sync 0;
ld.shared.u16 %rs368, [%rd814];
ld.shared.u16 %rs369, [%rd812];

	{ cvt.f32.f16 %f91, %rs368;}


	
	{ cvt.f32.f16 %f92, %rs369;}


	setp.geu.f32	%p186, %f91, %f92;
@%p186 bra BB9_239;

cvt.u64.u32	%rd1122, %r546;
add.s64 %rd1124, %rd88, %rd1122;
ld.shared.u8 %rs370, [%rd1124];
setp.ne.s16	%p187, %rs370, 0;
@%p187 bra BB9_241;

BB9_239:
cvt.u64.u32	%rd1125, %r547;
add.s64 %rd1127, %rd88, %rd1125;
ld.shared.u8 %rs10, [%rd1127];
setp.eq.s16	%p188, %rs10, 0;
@%p188 bra BB9_241;

cvt.u64.u32	%rd1128, %r546;
ld.shared.u16 %rs371, [%rd814];
ld.shared.u16 %rs372, [%rd812];
st.shared.u16 [%rd814], %rs372;
st.shared.u16 [%rd812], %rs371;
mul.wide.u32 %rd1135, %r546, 8;
add.s64 %rd1137, %rd87, %rd1135;
ld.shared.u64 %rd1138, [%rd1137];
mul.wide.u32 %rd1139, %r547, 8;
add.s64 %rd1140, %rd87, %rd1139;
ld.shared.u64 %rd1141, [%rd1140];
st.shared.u64 [%rd1137], %rd1141;
st.shared.u64 [%rd1140], %rd1138;
add.s64 %rd1143, %rd88, %rd1128;
ld.shared.u8 %rs373, [%rd1143];
st.shared.u8 [%rd1143], %rs10;
st.shared.u8 [%rd1127], %rs373;

BB9_241:
bar.sync 0;
ld.shared.u16 %rs374, [%rd626];
ld.shared.u16 %rs375, [%rd624];

	{ cvt.f32.f16 %f93, %rs374;}


	
	{ cvt.f32.f16 %f94, %rs375;}


	setp.geu.f32	%p189, %f93, %f94;
@%p189 bra BB9_243;

cvt.u64.u32	%rd1150, %r437;
add.s64 %rd1152, %rd88, %rd1150;
ld.shared.u8 %rs376, [%rd1152];
setp.ne.s16	%p190, %rs376, 0;
@%p190 bra BB9_245;

BB9_243:
cvt.u64.u32	%rd1153, %r438;
add.s64 %rd1155, %rd88, %rd1153;
ld.shared.u8 %rs11, [%rd1155];
setp.eq.s16	%p191, %rs11, 0;
@%p191 bra BB9_245;

cvt.u64.u32	%rd1156, %r437;
ld.shared.u16 %rs377, [%rd626];
ld.shared.u16 %rs378, [%rd624];
st.shared.u16 [%rd626], %rs378;
st.shared.u16 [%rd624], %rs377;
mul.wide.u32 %rd1163, %r437, 8;
add.s64 %rd1165, %rd87, %rd1163;
ld.shared.u64 %rd1166, [%rd1165];
mul.wide.u32 %rd1167, %r438, 8;
add.s64 %rd1168, %rd87, %rd1167;
ld.shared.u64 %rd1169, [%rd1168];
st.shared.u64 [%rd1165], %rd1169;
st.shared.u64 [%rd1168], %rd1166;
add.s64 %rd1171, %rd88, %rd1156;
ld.shared.u8 %rs379, [%rd1171];
st.shared.u8 [%rd1171], %rs11;
st.shared.u8 [%rd1155], %rs379;

BB9_245:
bar.sync 0;
ld.shared.u16 %rs380, [%rd466];
ld.shared.u16 %rs381, [%rd464];

	{ cvt.f32.f16 %f95, %rs380;}


	
	{ cvt.f32.f16 %f96, %rs381;}


	setp.geu.f32	%p192, %f95, %f96;
@%p192 bra BB9_247;

cvt.u64.u32	%rd1178, %r345;
add.s64 %rd1180, %rd88, %rd1178;
ld.shared.u8 %rs382, [%rd1180];
setp.ne.s16	%p193, %rs382, 0;
@%p193 bra BB9_249;

BB9_247:
cvt.u64.u32	%rd1181, %r346;
add.s64 %rd1183, %rd88, %rd1181;
ld.shared.u8 %rs12, [%rd1183];
setp.eq.s16	%p194, %rs12, 0;
@%p194 bra BB9_249;

cvt.u64.u32	%rd1184, %r345;
ld.shared.u16 %rs383, [%rd466];
ld.shared.u16 %rs384, [%rd464];
st.shared.u16 [%rd466], %rs384;
st.shared.u16 [%rd464], %rs383;
mul.wide.u32 %rd1191, %r345, 8;
add.s64 %rd1193, %rd87, %rd1191;
ld.shared.u64 %rd1194, [%rd1193];
mul.wide.u32 %rd1195, %r346, 8;
add.s64 %rd1196, %rd87, %rd1195;
ld.shared.u64 %rd1197, [%rd1196];
st.shared.u64 [%rd1193], %rd1197;
st.shared.u64 [%rd1196], %rd1194;
add.s64 %rd1199, %rd88, %rd1184;
ld.shared.u8 %rs385, [%rd1199];
st.shared.u8 [%rd1199], %rs12;
st.shared.u8 [%rd1183], %rs385;

BB9_249:
bar.sync 0;
ld.shared.u16 %rs386, [%rd334];
ld.shared.u16 %rs387, [%rd332];

	{ cvt.f32.f16 %f97, %rs386;}


	
	{ cvt.f32.f16 %f98, %rs387;}


	setp.geu.f32	%p195, %f97, %f98;
@%p195 bra BB9_251;

cvt.u64.u32	%rd1206, %r270;
add.s64 %rd1208, %rd88, %rd1206;
ld.shared.u8 %rs388, [%rd1208];
setp.ne.s16	%p196, %rs388, 0;
@%p196 bra BB9_253;

BB9_251:
cvt.u64.u32	%rd1209, %r271;
add.s64 %rd1211, %rd88, %rd1209;
ld.shared.u8 %rs13, [%rd1211];
setp.eq.s16	%p197, %rs13, 0;
@%p197 bra BB9_253;

cvt.u64.u32	%rd1212, %r270;
ld.shared.u16 %rs389, [%rd334];
ld.shared.u16 %rs390, [%rd332];
st.shared.u16 [%rd334], %rs390;
st.shared.u16 [%rd332], %rs389;
mul.wide.u32 %rd1219, %r270, 8;
add.s64 %rd1221, %rd87, %rd1219;
ld.shared.u64 %rd1222, [%rd1221];
mul.wide.u32 %rd1223, %r271, 8;
add.s64 %rd1224, %rd87, %rd1223;
ld.shared.u64 %rd1225, [%rd1224];
st.shared.u64 [%rd1221], %rd1225;
st.shared.u64 [%rd1224], %rd1222;
add.s64 %rd1227, %rd88, %rd1212;
ld.shared.u8 %rs391, [%rd1227];
st.shared.u8 [%rd1227], %rs13;
st.shared.u8 [%rd1211], %rs391;

BB9_253:
bar.sync 0;
ld.shared.u16 %rs392, [%rd230];
ld.shared.u16 %rs393, [%rd228];

	{ cvt.f32.f16 %f99, %rs392;}


	
	{ cvt.f32.f16 %f100, %rs393;}


	setp.geu.f32	%p198, %f99, %f100;
@%p198 bra BB9_255;

cvt.u64.u32	%rd1234, %r212;
add.s64 %rd1236, %rd88, %rd1234;
ld.shared.u8 %rs394, [%rd1236];
setp.ne.s16	%p199, %rs394, 0;
@%p199 bra BB9_257;

BB9_255:
cvt.u64.u32	%rd1237, %r213;
add.s64 %rd1239, %rd88, %rd1237;
ld.shared.u8 %rs14, [%rd1239];
setp.eq.s16	%p200, %rs14, 0;
@%p200 bra BB9_257;

cvt.u64.u32	%rd1240, %r212;
ld.shared.u16 %rs395, [%rd230];
ld.shared.u16 %rs396, [%rd228];
st.shared.u16 [%rd230], %rs396;
st.shared.u16 [%rd228], %rs395;
mul.wide.u32 %rd1247, %r212, 8;
add.s64 %rd1249, %rd87, %rd1247;
ld.shared.u64 %rd1250, [%rd1249];
mul.wide.u32 %rd1251, %r213, 8;
add.s64 %rd1252, %rd87, %rd1251;
ld.shared.u64 %rd1253, [%rd1252];
st.shared.u64 [%rd1249], %rd1253;
st.shared.u64 [%rd1252], %rd1250;
add.s64 %rd1255, %rd88, %rd1240;
ld.shared.u8 %rs397, [%rd1255];
st.shared.u8 [%rd1255], %rs14;
st.shared.u8 [%rd1239], %rs397;

BB9_257:
bar.sync 0;
ld.shared.u16 %rs398, [%rd154];
ld.shared.u16 %rs399, [%rd152];

	{ cvt.f32.f16 %f101, %rs398;}


	
	{ cvt.f32.f16 %f102, %rs399;}


	setp.geu.f32	%p201, %f101, %f102;
@%p201 bra BB9_259;

cvt.u64.u32	%rd1262, %r171;
add.s64 %rd1264, %rd88, %rd1262;
ld.shared.u8 %rs400, [%rd1264];
setp.ne.s16	%p202, %rs400, 0;
@%p202 bra BB9_261;

BB9_259:
cvt.u64.u32	%rd1265, %r172;
add.s64 %rd1267, %rd88, %rd1265;
ld.shared.u8 %rs15, [%rd1267];
setp.eq.s16	%p203, %rs15, 0;
@%p203 bra BB9_261;

cvt.u64.u32	%rd1268, %r171;
ld.shared.u16 %rs401, [%rd154];
ld.shared.u16 %rs402, [%rd152];
st.shared.u16 [%rd154], %rs402;
st.shared.u16 [%rd152], %rs401;
mul.wide.u32 %rd1275, %r171, 8;
add.s64 %rd1277, %rd87, %rd1275;
ld.shared.u64 %rd1278, [%rd1277];
mul.wide.u32 %rd1279, %r172, 8;
add.s64 %rd1280, %rd87, %rd1279;
ld.shared.u64 %rd1281, [%rd1280];
st.shared.u64 [%rd1277], %rd1281;
st.shared.u64 [%rd1280], %rd1278;
add.s64 %rd1283, %rd88, %rd1268;
ld.shared.u8 %rs403, [%rd1283];
st.shared.u8 [%rd1283], %rs15;
st.shared.u8 [%rd1267], %rs403;

BB9_261:
bar.sync 0;
ld.shared.u16 %rs404, [%rd106];
ld.shared.u16 %rs405, [%rd104];

	{ cvt.f32.f16 %f103, %rs404;}


	
	{ cvt.f32.f16 %f104, %rs405;}


	setp.geu.f32	%p204, %f103, %f104;
@%p204 bra BB9_263;

cvt.u64.u32	%rd1290, %r147;
add.s64 %rd1292, %rd88, %rd1290;
ld.shared.u8 %rs406, [%rd1292];
setp.ne.s16	%p205, %rs406, 0;
@%p205 bra BB9_265;

BB9_263:
cvt.u64.u32	%rd1293, %r148;
add.s64 %rd1295, %rd88, %rd1293;
ld.shared.u8 %rs16, [%rd1295];
setp.eq.s16	%p206, %rs16, 0;
@%p206 bra BB9_265;

cvt.u64.u32	%rd1296, %r147;
ld.shared.u16 %rs407, [%rd106];
ld.shared.u16 %rs408, [%rd104];
st.shared.u16 [%rd106], %rs408;
st.shared.u16 [%rd104], %rs407;
mul.wide.u32 %rd1303, %r147, 8;
add.s64 %rd1305, %rd87, %rd1303;
ld.shared.u64 %rd1306, [%rd1305];
mul.wide.u32 %rd1307, %r148, 8;
add.s64 %rd1308, %rd87, %rd1307;
ld.shared.u64 %rd1309, [%rd1308];
st.shared.u64 [%rd1305], %rd1309;
st.shared.u64 [%rd1308], %rd1306;
add.s64 %rd1311, %rd88, %rd1296;
ld.shared.u8 %rs409, [%rd1311];
st.shared.u8 [%rd1311], %rs16;
st.shared.u8 [%rd1295], %rs409;

BB9_265:
bar.sync 0;
ld.shared.u16 %rs410, [%rd20];
ld.shared.u16 %rs411, [%rd20+2];

	{ cvt.f32.f16 %f105, %rs410;}


	
	{ cvt.f32.f16 %f106, %rs411;}


	setp.geu.f32	%p207, %f105, %f106;
@%p207 bra BB9_267;

ld.shared.u8 %rs412, [%rd22];
setp.ne.s16	%p208, %rs412, 0;
@%p208 bra BB9_269;

BB9_267:
ld.shared.u8 %rs17, [%rd22+1];
setp.eq.s16	%p209, %rs17, 0;
@%p209 bra BB9_269;

shl.b32 %r866, %r16, 1;
ld.shared.u16 %rs413, [%rd20];
ld.shared.u16 %rs414, [%rd20+2];
st.shared.u16 [%rd20], %rs414;
st.shared.u16 [%rd20+2], %rs413;
mul.wide.u32 %rd1326, %r866, 8;
add.s64 %rd1328, %rd87, %rd1326;
ld.shared.u64 %rd1329, [%rd1328];
ld.shared.u64 %rd1330, [%rd1328+8];
st.shared.u64 [%rd1328], %rd1330;
st.shared.u64 [%rd1328+8], %rd1329;
ld.shared.u8 %rs415, [%rd22];
st.shared.u8 [%rd22], %rs17;
st.shared.u8 [%rd22+1], %rs415;

BB9_269:
ld.param.u32 %r825, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
setp.lt.u32	%p211, %r16, %r825;
bar.sync 0;
@!%p211 bra BB9_271;
bra.uni BB9_270;

BB9_270:
mov.u64 %rd1356, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
ld.param.u32 %r863, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.param.u64 %rd1355, [%rd1356];
mov.u32 %r862, %ctaid.y;
mov.u32 %r861, %ctaid.z;
mov.u32 %r860, %nctaid.y;
mov.u32 %r859, %ctaid.x;
mov.u32 %r858, %nctaid.x;
mad.lo.s32 %r857, %r860, %r861, %r862;
ld.param.u32 %r856, [%rd1356+12];
mad.lo.s32 %r855, %r857, %r858, %r859;
rem.u32 %r854, %r855, %r856;
ld.param.u32 %r853, [%rd1356+112];
mul.lo.s32 %r852, %r853, %r854;
div.u32 %r851, %r855, %r856;
ld.param.u32 %r850, [%rd1356+108];
mad.lo.s32 %r849, %r850, %r851, %r852;
ld.param.u32 %r848, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mov.u32 %r847, %tid.x;
mad.lo.s32 %r846, %r847, %r848, %r849;
mul.wide.u32 %rd1354, %r846, 2;
cvta.to.global.u64 %rd1353, %rd1355;
add.s64 %rd1352, %rd1353, %rd1354;
ld.shared.u16 %rs416, [%rd12];
st.global.u16 [%rd1352], %rs416;
ld.shared.u64 %rd1339, [%rd13];
mad.lo.s32 %r823, %r847, %r863, %r15;
ld.local.u64 %rd1340, [%rd2];
mul.wide.u32 %rd1341, %r823, 8;
add.s64 %rd1342, %rd1340, %rd1341;
st.u64 [%rd1342], %rd1339;

BB9_271:
ld.param.u32 %r827, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
add.s32 %r826, %r16, 1024;
setp.ge.u32	%p212, %r826, %r827;
@%p212 bra BB9_273;

add.s32 %r845, %r16, 1024;
mov.u64 %rd1351, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
ld.param.u64 %rd1350, [%rd1351];
mov.u32 %r844, %ctaid.y;
mov.u32 %r843, %ctaid.z;
mov.u32 %r842, %nctaid.y;
mov.u32 %r841, %ctaid.x;
mov.u32 %r840, %nctaid.x;
mad.lo.s32 %r839, %r842, %r843, %r844;
ld.param.u32 %r838, [%rd1351+12];
mad.lo.s32 %r837, %r839, %r840, %r841;
rem.u32 %r836, %r837, %r838;
ld.param.u32 %r835, [%rd1351+112];
mul.lo.s32 %r834, %r835, %r836;
div.u32 %r833, %r837, %r838;
ld.param.u32 %r832, [%rd1351+108];
mad.lo.s32 %r831, %r832, %r833, %r834;
ld.param.u32 %r830, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mad.lo.s32 %r829, %r845, %r830, %r831;
mul.wide.u32 %rd1349, %r829, 2;
cvta.to.global.u64 %rd1348, %rd1350;
add.s64 %rd1347, %rd1348, %rd1349;
ld.param.u32 %r828, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.shared.u16 %rs417, [%rd12+2048];
st.global.u16 [%rd1347], %rs417;
ld.shared.u64 %rd1343, [%rd13+8192];
mad.lo.s32 %r824, %r845, %r828, %r15;
ld.local.u64 %rd1344, [%rd2];
mul.wide.u32 %rd1345, %r824, 8;
add.s64 %rd1346, %rd1344, %rd1345;
st.u64 [%rd1346], %rd1343;

BB9_273:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot10[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<201>;
.reg .b16 %rs<397>;
.reg .f32 %f<101>;
.reg .b32 %r<1133>;
.reg .b64 %rd<1323>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[2048];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1322, __local_depot10;
cvta.local.u64 %SP, %rd1322;
ld.param.u32 %r117, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r118, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r119, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r120, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd48, %SP, 0;
cvta.to.local.u64 %rd2, %rd48;
ld.param.u64 %rd49, [%rd1];
cvta.to.global.u64 %rd3, %rd49;
mov.u32 %r1089, 0;
mov.pred %p4, 0;
@%p4 bra BB10_2;

BB10_1:
mul.wide.s32 %rd50, %r1089, 8;
add.s64 %rd51, %rd4, %rd50;
ld.param.u64 %rd52, [%rd51];
add.s64 %rd53, %rd2, %rd50;
st.local.u64 [%rd53], %rd52;
add.s32 %r1089, %r1089, 1;
setp.lt.u32	%p5, %r1089, 27;
@%p5 bra BB10_1;

BB10_2:
mov.u32 %r122, %nctaid.y;
mov.u32 %r123, %ctaid.z;
mov.u32 %r124, %ctaid.y;
mad.lo.s32 %r125, %r122, %r123, %r124;
mov.u32 %r126, %nctaid.x;
mov.u32 %r127, %ctaid.x;
mad.lo.s32 %r1091, %r125, %r126, %r127;
setp.ge.u32	%p6, %r1091, %r117;
@%p6 bra BB10_257;

ld.param.u32 %r129, [%rd1+12];
ld.param.u32 %r130, [%rd1+112];
rem.u32 %r131, %r1091, %r129;
mul.lo.s32 %r132, %r130, %r131;
div.u32 %r133, %r1091, %r129;
ld.param.u32 %r134, [%rd1+108];
mad.lo.s32 %r4, %r134, %r133, %r132;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1090, %r5, -1;
mov.u32 %r1092, 0;
setp.lt.s32	%p7, %r1090, 1;
@%p7 bra BB10_6;

mul.wide.s32 %rd54, %r5, 4;
add.s64 %rd1319, %rd2, %rd54;
mov.u32 %r1092, 0;

BB10_5:
ld.local.u32 %r136, [%rd1319+4];
rem.u32 %r137, %r1091, %r136;
ld.local.u32 %r138, [%rd1319+104];
mad.lo.s32 %r1092, %r138, %r137, %r1092;
div.u32 %r1091, %r1091, %r136;
add.s64 %rd1319, %rd1319, -4;
add.s32 %r1090, %r1090, -1;
setp.gt.s32	%p8, %r1090, 0;
@%p8 bra BB10_5;

BB10_6:
ld.local.u32 %r139, [%rd2+108];
mad.lo.s32 %r15, %r139, %r1091, %r1092;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 512;
setp.lt.u32	%p1, %r16, %r118;
mad.lo.s32 %r140, %r16, %r119, %r4;
mul.wide.u32 %rd55, %r140, 2;
add.s64 %rd9, %rd3, %rd55;
@%p1 bra BB10_8;
bra.uni BB10_7;

BB10_8:
ld.global.u16 %rs395, [%rd9];
bra.uni BB10_9;

BB10_7:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs395, %f1;}



BB10_9:
mov.u64 %rd1320, 0;
setp.ge.u32	%p9, %r16, %r118;
@%p9 bra BB10_11;

mad.lo.s32 %r141, %r16, %r120, %r15;
ld.local.u64 %rd57, [%rd2];
mul.wide.u32 %rd58, %r141, 8;
add.s64 %rd59, %rd57, %rd58;
ld.u64 %rd1320, [%rd59];

BB10_11:
selp.u16	%rs18, 1, 0, %p1;
cvt.s64.s32	%rd60, %r16;
mul.wide.s32 %rd61, %r16, 2;
mov.u64 %rd62, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd12, %rd62, %rd61;
st.shared.u16 [%rd12], %rs395;
mul.wide.s32 %rd63, %r16, 8;
mov.u64 %rd64, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd13, %rd64, %rd63;
st.shared.u64 [%rd13], %rd1320;
mov.u64 %rd65, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd14, %rd65, %rd60;
st.shared.u8 [%rd14], %rs18;
setp.lt.u32	%p2, %r17, %r118;
mad.lo.s32 %r142, %r17, %r119, %r4;
mul.wide.u32 %rd66, %r142, 2;
add.s64 %rd15, %rd3, %rd66;
@%p2 bra BB10_13;
bra.uni BB10_12;

BB10_13:
ld.global.u16 %rs396, [%rd15];
bra.uni BB10_14;

BB10_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs396, %f2;}



BB10_14:
mov.u64 %rd1321, 0;
setp.ge.u32	%p10, %r17, %r118;
@%p10 bra BB10_16;

mad.lo.s32 %r143, %r17, %r120, %r15;
ld.local.u64 %rd68, [%rd2];
mul.wide.u32 %rd69, %r143, 8;
add.s64 %rd70, %rd68, %rd69;
ld.u64 %rd1321, [%rd70];

BB10_16:
selp.u16	%rs20, 1, 0, %p2;
st.shared.u16 [%rd12+1024], %rs396;
st.shared.u64 [%rd13+4096], %rd1321;
st.shared.u8 [%rd14+512], %rs20;
bar.sync 0;
shl.b32 %r144, %r16, 1;
mul.wide.u32 %rd71, %r144, 2;
add.s64 %rd73, %rd62, %rd71;
ld.shared.u16 %rs21, [%rd73];
ld.shared.u16 %rs22, [%rd73+2];

	{ cvt.f32.f16 %f3, %rs21;}


	
	{ cvt.f32.f16 %f4, %rs22;}


	setp.leu.f32	%p11, %f3, %f4;
@%p11 bra BB10_18;

cvt.u64.u32	%rd74, %r144;
add.s64 %rd76, %rd65, %rd74;
ld.shared.u8 %rs23, [%rd76];
mov.u32 %r1093, 1;
setp.ne.s16	%p12, %rs23, 0;
@%p12 bra BB10_19;

BB10_18:
cvt.u64.u32	%rd77, %r144;
add.s64 %rd79, %rd65, %rd77;
ld.shared.u8 %rs24, [%rd79+1];
setp.eq.s16	%p13, %rs24, 0;
selp.u32	%r1093, 1, 0, %p13;

BB10_19:
and.b32 %r150, %r16, 1;
setp.ne.s32	%p14, %r1093, %r150;
@%p14 bra BB10_21;

mul.wide.u32 %rd80, %r144, 8;
add.s64 %rd82, %rd64, %rd80;
cvt.u64.u32	%rd83, %r144;
ld.shared.u16 %rs25, [%rd73];
ld.shared.u16 %rs26, [%rd73+2];
st.shared.u16 [%rd73], %rs26;
st.shared.u16 [%rd73+2], %rs25;
ld.shared.u64 %rd87, [%rd82];
ld.shared.u64 %rd88, [%rd82+8];
st.shared.u64 [%rd82], %rd88;
st.shared.u64 [%rd82+8], %rd87;
add.s64 %rd90, %rd65, %rd83;
ld.shared.u8 %rs27, [%rd90];
ld.shared.u8 %rs28, [%rd90+1];
st.shared.u8 [%rd90], %rs28;
st.shared.u8 [%rd90+1], %rs27;

BB10_21:
bar.sync 0;
sub.s32 %r22, %r144, %r150;
add.s32 %r156, %r22, 2;
mul.wide.u32 %rd91, %r156, 2;
add.s64 %rd93, %rd62, %rd91;
mul.wide.u32 %rd94, %r22, 2;
add.s64 %rd95, %rd62, %rd94;
ld.shared.u16 %rs29, [%rd95];
ld.shared.u16 %rs30, [%rd93];

	{ cvt.f32.f16 %f5, %rs29;}


	
	{ cvt.f32.f16 %f6, %rs30;}


	setp.leu.f32	%p15, %f5, %f6;
@%p15 bra BB10_23;

cvt.u64.u32	%rd96, %r22;
add.s64 %rd98, %rd65, %rd96;
ld.shared.u8 %rs31, [%rd98];
mov.u32 %r1094, 1;
setp.ne.s16	%p16, %rs31, 0;
@%p16 bra BB10_24;

BB10_23:
cvt.u64.u32	%rd99, %r156;
add.s64 %rd101, %rd65, %rd99;
ld.shared.u8 %rs32, [%rd101];
setp.eq.s16	%p17, %rs32, 0;
selp.u32	%r1094, 1, 0, %p17;

BB10_24:
bfe.u32 %r168, %r16, 1, 1;
setp.ne.s32	%p18, %r1094, %r168;
@%p18 bra BB10_26;

mul.wide.u32 %rd102, %r22, 8;
add.s64 %rd104, %rd64, %rd102;
mul.wide.u32 %rd105, %r156, 8;
add.s64 %rd106, %rd64, %rd105;
cvt.u64.u32	%rd107, %r22;
ld.shared.u16 %rs33, [%rd95];
cvt.u64.u32	%rd111, %r156;
ld.shared.u16 %rs34, [%rd93];
st.shared.u16 [%rd95], %rs34;
st.shared.u16 [%rd93], %rs33;
ld.shared.u64 %rd114, [%rd104];
ld.shared.u64 %rd115, [%rd106];
st.shared.u64 [%rd104], %rd115;
st.shared.u64 [%rd106], %rd114;
add.s64 %rd117, %rd65, %rd107;
ld.shared.u8 %rs35, [%rd117];
add.s64 %rd118, %rd65, %rd111;
ld.shared.u8 %rs36, [%rd118];
st.shared.u8 [%rd117], %rs36;
st.shared.u8 [%rd118], %rs35;

BB10_26:
bar.sync 0;
ld.shared.u16 %rs37, [%rd73];
ld.shared.u16 %rs38, [%rd73+2];

	{ cvt.f32.f16 %f7, %rs37;}


	
	{ cvt.f32.f16 %f8, %rs38;}


	setp.leu.f32	%p19, %f7, %f8;
@%p19 bra BB10_28;

cvt.u64.u32	%rd122, %r144;
add.s64 %rd124, %rd65, %rd122;
ld.shared.u8 %rs39, [%rd124];
mov.u32 %r1095, 1;
setp.ne.s16	%p20, %rs39, 0;
@%p20 bra BB10_29;

BB10_28:
cvt.u64.u32	%rd125, %r144;
add.s64 %rd127, %rd65, %rd125;
ld.shared.u8 %rs40, [%rd127+1];
setp.eq.s16	%p21, %rs40, 0;
selp.u32	%r1095, 1, 0, %p21;

BB10_29:
bfe.u32 %r183, %r16, 1, 1;
setp.ne.s32	%p22, %r1095, %r183;
@%p22 bra BB10_31;

cvt.u64.u32	%rd128, %r144;
ld.shared.u16 %rs41, [%rd73];
ld.shared.u16 %rs42, [%rd73+2];
st.shared.u16 [%rd73], %rs42;
st.shared.u16 [%rd73+2], %rs41;
mul.wide.u32 %rd132, %r144, 8;
add.s64 %rd134, %rd64, %rd132;
ld.shared.u64 %rd135, [%rd134];
ld.shared.u64 %rd136, [%rd134+8];
st.shared.u64 [%rd134], %rd136;
st.shared.u64 [%rd134+8], %rd135;
add.s64 %rd138, %rd65, %rd128;
ld.shared.u8 %rs43, [%rd138];
ld.shared.u8 %rs44, [%rd138+1];
st.shared.u8 [%rd138], %rs44;
st.shared.u8 [%rd138+1], %rs43;

BB10_31:
bar.sync 0;
and.b32 %r186, %r16, 3;
sub.s32 %r28, %r144, %r186;
add.s32 %r188, %r28, 4;
mul.wide.u32 %rd139, %r188, 2;
add.s64 %rd141, %rd62, %rd139;
mul.wide.u32 %rd142, %r28, 2;
add.s64 %rd143, %rd62, %rd142;
ld.shared.u16 %rs45, [%rd143];
ld.shared.u16 %rs46, [%rd141];

	{ cvt.f32.f16 %f9, %rs45;}


	
	{ cvt.f32.f16 %f10, %rs46;}


	setp.leu.f32	%p23, %f9, %f10;
@%p23 bra BB10_33;

cvt.u64.u32	%rd144, %r28;
add.s64 %rd146, %rd65, %rd144;
ld.shared.u8 %rs47, [%rd146];
mov.u32 %r1096, 1;
setp.ne.s16	%p24, %rs47, 0;
@%p24 bra BB10_34;

BB10_33:
cvt.u64.u32	%rd147, %r188;
add.s64 %rd149, %rd65, %rd147;
ld.shared.u8 %rs48, [%rd149];
setp.eq.s16	%p25, %rs48, 0;
selp.u32	%r1096, 1, 0, %p25;

BB10_34:
bfe.u32 %r200, %r16, 2, 1;
setp.ne.s32	%p26, %r1096, %r200;
@%p26 bra BB10_36;

mul.wide.u32 %rd150, %r28, 8;
add.s64 %rd152, %rd64, %rd150;
mul.wide.u32 %rd153, %r188, 8;
add.s64 %rd154, %rd64, %rd153;
cvt.u64.u32	%rd155, %r28;
ld.shared.u16 %rs49, [%rd143];
cvt.u64.u32	%rd159, %r188;
ld.shared.u16 %rs50, [%rd141];
st.shared.u16 [%rd143], %rs50;
st.shared.u16 [%rd141], %rs49;
ld.shared.u64 %rd162, [%rd152];
ld.shared.u64 %rd163, [%rd154];
st.shared.u64 [%rd152], %rd163;
st.shared.u64 [%rd154], %rd162;
add.s64 %rd165, %rd65, %rd155;
ld.shared.u8 %rs51, [%rd165];
add.s64 %rd166, %rd65, %rd159;
ld.shared.u8 %rs52, [%rd166];
st.shared.u8 [%rd165], %rs52;
st.shared.u8 [%rd166], %rs51;

BB10_36:
bar.sync 0;
ld.shared.u16 %rs53, [%rd95];
ld.shared.u16 %rs54, [%rd93];

	{ cvt.f32.f16 %f11, %rs53;}


	
	{ cvt.f32.f16 %f12, %rs54;}


	setp.leu.f32	%p27, %f11, %f12;
@%p27 bra BB10_38;

cvt.u64.u32	%rd172, %r22;
add.s64 %rd174, %rd65, %rd172;
ld.shared.u8 %rs55, [%rd174];
mov.u32 %r1097, 1;
setp.ne.s16	%p28, %rs55, 0;
@%p28 bra BB10_39;

BB10_38:
cvt.u64.u32	%rd175, %r156;
add.s64 %rd177, %rd65, %rd175;
ld.shared.u8 %rs56, [%rd177];
setp.eq.s16	%p29, %rs56, 0;
selp.u32	%r1097, 1, 0, %p29;

BB10_39:
bfe.u32 %r223, %r16, 2, 1;
setp.ne.s32	%p30, %r1097, %r223;
@%p30 bra BB10_41;

cvt.u64.u32	%rd178, %r22;
ld.shared.u16 %rs57, [%rd95];
cvt.u64.u32	%rd182, %r156;
ld.shared.u16 %rs58, [%rd93];
st.shared.u16 [%rd95], %rs58;
st.shared.u16 [%rd93], %rs57;
mul.wide.u32 %rd185, %r22, 8;
add.s64 %rd187, %rd64, %rd185;
ld.shared.u64 %rd188, [%rd187];
mul.wide.u32 %rd189, %r156, 8;
add.s64 %rd190, %rd64, %rd189;
ld.shared.u64 %rd191, [%rd190];
st.shared.u64 [%rd187], %rd191;
st.shared.u64 [%rd190], %rd188;
add.s64 %rd193, %rd65, %rd178;
ld.shared.u8 %rs59, [%rd193];
add.s64 %rd194, %rd65, %rd182;
ld.shared.u8 %rs60, [%rd194];
st.shared.u8 [%rd193], %rs60;
st.shared.u8 [%rd194], %rs59;

BB10_41:
bar.sync 0;
ld.shared.u16 %rs61, [%rd73];
ld.shared.u16 %rs62, [%rd73+2];

	{ cvt.f32.f16 %f13, %rs61;}


	
	{ cvt.f32.f16 %f14, %rs62;}


	setp.leu.f32	%p31, %f13, %f14;
@%p31 bra BB10_43;

cvt.u64.u32	%rd198, %r144;
add.s64 %rd200, %rd65, %rd198;
ld.shared.u8 %rs63, [%rd200];
mov.u32 %r1098, 1;
setp.ne.s16	%p32, %rs63, 0;
@%p32 bra BB10_44;

BB10_43:
cvt.u64.u32	%rd201, %r144;
add.s64 %rd203, %rd65, %rd201;
ld.shared.u8 %rs64, [%rd203+1];
setp.eq.s16	%p33, %rs64, 0;
selp.u32	%r1098, 1, 0, %p33;

BB10_44:
bfe.u32 %r237, %r16, 2, 1;
setp.ne.s32	%p34, %r1098, %r237;
@%p34 bra BB10_46;

cvt.u64.u32	%rd204, %r144;
ld.shared.u16 %rs65, [%rd73];
ld.shared.u16 %rs66, [%rd73+2];
st.shared.u16 [%rd73], %rs66;
st.shared.u16 [%rd73+2], %rs65;
mul.wide.u32 %rd208, %r144, 8;
add.s64 %rd210, %rd64, %rd208;
ld.shared.u64 %rd211, [%rd210];
ld.shared.u64 %rd212, [%rd210+8];
st.shared.u64 [%rd210], %rd212;
st.shared.u64 [%rd210+8], %rd211;
add.s64 %rd214, %rd65, %rd204;
ld.shared.u8 %rs67, [%rd214];
ld.shared.u8 %rs68, [%rd214+1];
st.shared.u8 [%rd214], %rs68;
st.shared.u8 [%rd214+1], %rs67;

BB10_46:
bar.sync 0;
and.b32 %r240, %r16, 7;
sub.s32 %r36, %r144, %r240;
add.s32 %r242, %r36, 8;
mul.wide.u32 %rd215, %r242, 2;
add.s64 %rd217, %rd62, %rd215;
mul.wide.u32 %rd218, %r36, 2;
add.s64 %rd219, %rd62, %rd218;
ld.shared.u16 %rs69, [%rd219];
ld.shared.u16 %rs70, [%rd217];

	{ cvt.f32.f16 %f15, %rs69;}


	
	{ cvt.f32.f16 %f16, %rs70;}


	setp.leu.f32	%p35, %f15, %f16;
@%p35 bra BB10_48;

cvt.u64.u32	%rd220, %r36;
add.s64 %rd222, %rd65, %rd220;
ld.shared.u8 %rs71, [%rd222];
mov.u32 %r1099, 1;
setp.ne.s16	%p36, %rs71, 0;
@%p36 bra BB10_49;

BB10_48:
cvt.u64.u32	%rd223, %r242;
add.s64 %rd225, %rd65, %rd223;
ld.shared.u8 %rs72, [%rd225];
setp.eq.s16	%p37, %rs72, 0;
selp.u32	%r1099, 1, 0, %p37;

BB10_49:
bfe.u32 %r254, %r16, 3, 1;
setp.ne.s32	%p38, %r1099, %r254;
@%p38 bra BB10_51;

mul.wide.u32 %rd226, %r36, 8;
add.s64 %rd228, %rd64, %rd226;
mul.wide.u32 %rd229, %r242, 8;
add.s64 %rd230, %rd64, %rd229;
cvt.u64.u32	%rd231, %r36;
ld.shared.u16 %rs73, [%rd219];
cvt.u64.u32	%rd235, %r242;
ld.shared.u16 %rs74, [%rd217];
st.shared.u16 [%rd219], %rs74;
st.shared.u16 [%rd217], %rs73;
ld.shared.u64 %rd238, [%rd228];
ld.shared.u64 %rd239, [%rd230];
st.shared.u64 [%rd228], %rd239;
st.shared.u64 [%rd230], %rd238;
add.s64 %rd241, %rd65, %rd231;
ld.shared.u8 %rs75, [%rd241];
add.s64 %rd242, %rd65, %rd235;
ld.shared.u8 %rs76, [%rd242];
st.shared.u8 [%rd241], %rs76;
st.shared.u8 [%rd242], %rs75;

BB10_51:
bar.sync 0;
ld.shared.u16 %rs77, [%rd143];
ld.shared.u16 %rs78, [%rd141];

	{ cvt.f32.f16 %f17, %rs77;}


	
	{ cvt.f32.f16 %f18, %rs78;}


	setp.leu.f32	%p39, %f17, %f18;
@%p39 bra BB10_53;

cvt.u64.u32	%rd248, %r28;
add.s64 %rd250, %rd65, %rd248;
ld.shared.u8 %rs79, [%rd250];
mov.u32 %r1100, 1;
setp.ne.s16	%p40, %rs79, 0;
@%p40 bra BB10_54;

BB10_53:
cvt.u64.u32	%rd251, %r188;
add.s64 %rd253, %rd65, %rd251;
ld.shared.u8 %rs80, [%rd253];
setp.eq.s16	%p41, %rs80, 0;
selp.u32	%r1100, 1, 0, %p41;

BB10_54:
bfe.u32 %r277, %r16, 3, 1;
setp.ne.s32	%p42, %r1100, %r277;
@%p42 bra BB10_56;

cvt.u64.u32	%rd254, %r28;
ld.shared.u16 %rs81, [%rd143];
cvt.u64.u32	%rd258, %r188;
ld.shared.u16 %rs82, [%rd141];
st.shared.u16 [%rd143], %rs82;
st.shared.u16 [%rd141], %rs81;
mul.wide.u32 %rd261, %r28, 8;
add.s64 %rd263, %rd64, %rd261;
ld.shared.u64 %rd264, [%rd263];
mul.wide.u32 %rd265, %r188, 8;
add.s64 %rd266, %rd64, %rd265;
ld.shared.u64 %rd267, [%rd266];
st.shared.u64 [%rd263], %rd267;
st.shared.u64 [%rd266], %rd264;
add.s64 %rd269, %rd65, %rd254;
ld.shared.u8 %rs83, [%rd269];
add.s64 %rd270, %rd65, %rd258;
ld.shared.u8 %rs84, [%rd270];
st.shared.u8 [%rd269], %rs84;
st.shared.u8 [%rd270], %rs83;

BB10_56:
bar.sync 0;
ld.shared.u16 %rs85, [%rd95];
ld.shared.u16 %rs86, [%rd93];

	{ cvt.f32.f16 %f19, %rs85;}


	
	{ cvt.f32.f16 %f20, %rs86;}


	setp.leu.f32	%p43, %f19, %f20;
@%p43 bra BB10_58;

cvt.u64.u32	%rd276, %r22;
add.s64 %rd278, %rd65, %rd276;
ld.shared.u8 %rs87, [%rd278];
mov.u32 %r1101, 1;
setp.ne.s16	%p44, %rs87, 0;
@%p44 bra BB10_59;

BB10_58:
cvt.u64.u32	%rd279, %r156;
add.s64 %rd281, %rd65, %rd279;
ld.shared.u8 %rs88, [%rd281];
setp.eq.s16	%p45, %rs88, 0;
selp.u32	%r1101, 1, 0, %p45;

BB10_59:
bfe.u32 %r299, %r16, 3, 1;
setp.ne.s32	%p46, %r1101, %r299;
@%p46 bra BB10_61;

cvt.u64.u32	%rd282, %r22;
ld.shared.u16 %rs89, [%rd95];
cvt.u64.u32	%rd286, %r156;
ld.shared.u16 %rs90, [%rd93];
st.shared.u16 [%rd95], %rs90;
st.shared.u16 [%rd93], %rs89;
mul.wide.u32 %rd289, %r22, 8;
add.s64 %rd291, %rd64, %rd289;
ld.shared.u64 %rd292, [%rd291];
mul.wide.u32 %rd293, %r156, 8;
add.s64 %rd294, %rd64, %rd293;
ld.shared.u64 %rd295, [%rd294];
st.shared.u64 [%rd291], %rd295;
st.shared.u64 [%rd294], %rd292;
add.s64 %rd297, %rd65, %rd282;
ld.shared.u8 %rs91, [%rd297];
add.s64 %rd298, %rd65, %rd286;
ld.shared.u8 %rs92, [%rd298];
st.shared.u8 [%rd297], %rs92;
st.shared.u8 [%rd298], %rs91;

BB10_61:
bar.sync 0;
ld.shared.u16 %rs93, [%rd73];
ld.shared.u16 %rs94, [%rd73+2];

	{ cvt.f32.f16 %f21, %rs93;}


	
	{ cvt.f32.f16 %f22, %rs94;}


	setp.leu.f32	%p47, %f21, %f22;
@%p47 bra BB10_63;

cvt.u64.u32	%rd302, %r144;
add.s64 %rd304, %rd65, %rd302;
ld.shared.u8 %rs95, [%rd304];
mov.u32 %r1102, 1;
setp.ne.s16	%p48, %rs95, 0;
@%p48 bra BB10_64;

BB10_63:
cvt.u64.u32	%rd305, %r144;
add.s64 %rd307, %rd65, %rd305;
ld.shared.u8 %rs96, [%rd307+1];
setp.eq.s16	%p49, %rs96, 0;
selp.u32	%r1102, 1, 0, %p49;

BB10_64:
bfe.u32 %r313, %r16, 3, 1;
setp.ne.s32	%p50, %r1102, %r313;
@%p50 bra BB10_66;

cvt.u64.u32	%rd308, %r144;
ld.shared.u16 %rs97, [%rd73];
ld.shared.u16 %rs98, [%rd73+2];
st.shared.u16 [%rd73], %rs98;
st.shared.u16 [%rd73+2], %rs97;
mul.wide.u32 %rd312, %r144, 8;
add.s64 %rd314, %rd64, %rd312;
ld.shared.u64 %rd315, [%rd314];
ld.shared.u64 %rd316, [%rd314+8];
st.shared.u64 [%rd314], %rd316;
st.shared.u64 [%rd314+8], %rd315;
add.s64 %rd318, %rd65, %rd308;
ld.shared.u8 %rs99, [%rd318];
ld.shared.u8 %rs100, [%rd318+1];
st.shared.u8 [%rd318], %rs100;
st.shared.u8 [%rd318+1], %rs99;

BB10_66:
bar.sync 0;
and.b32 %r316, %r16, 15;
sub.s32 %r46, %r144, %r316;
add.s32 %r318, %r46, 16;
mul.wide.u32 %rd319, %r318, 2;
add.s64 %rd321, %rd62, %rd319;
mul.wide.u32 %rd322, %r46, 2;
add.s64 %rd323, %rd62, %rd322;
ld.shared.u16 %rs101, [%rd323];
ld.shared.u16 %rs102, [%rd321];

	{ cvt.f32.f16 %f23, %rs101;}


	
	{ cvt.f32.f16 %f24, %rs102;}


	setp.leu.f32	%p51, %f23, %f24;
@%p51 bra BB10_68;

cvt.u64.u32	%rd324, %r46;
add.s64 %rd326, %rd65, %rd324;
ld.shared.u8 %rs103, [%rd326];
mov.u32 %r1103, 1;
setp.ne.s16	%p52, %rs103, 0;
@%p52 bra BB10_69;

BB10_68:
cvt.u64.u32	%rd327, %r318;
add.s64 %rd329, %rd65, %rd327;
ld.shared.u8 %rs104, [%rd329];
setp.eq.s16	%p53, %rs104, 0;
selp.u32	%r1103, 1, 0, %p53;

BB10_69:
bfe.u32 %r330, %r16, 4, 1;
setp.ne.s32	%p54, %r1103, %r330;
@%p54 bra BB10_71;

mul.wide.u32 %rd330, %r46, 8;
add.s64 %rd332, %rd64, %rd330;
mul.wide.u32 %rd333, %r318, 8;
add.s64 %rd334, %rd64, %rd333;
cvt.u64.u32	%rd335, %r46;
ld.shared.u16 %rs105, [%rd323];
cvt.u64.u32	%rd339, %r318;
ld.shared.u16 %rs106, [%rd321];
st.shared.u16 [%rd323], %rs106;
st.shared.u16 [%rd321], %rs105;
ld.shared.u64 %rd342, [%rd332];
ld.shared.u64 %rd343, [%rd334];
st.shared.u64 [%rd332], %rd343;
st.shared.u64 [%rd334], %rd342;
add.s64 %rd345, %rd65, %rd335;
ld.shared.u8 %rs107, [%rd345];
add.s64 %rd346, %rd65, %rd339;
ld.shared.u8 %rs108, [%rd346];
st.shared.u8 [%rd345], %rs108;
st.shared.u8 [%rd346], %rs107;

BB10_71:
bar.sync 0;
ld.shared.u16 %rs109, [%rd219];
ld.shared.u16 %rs110, [%rd217];

	{ cvt.f32.f16 %f25, %rs109;}


	
	{ cvt.f32.f16 %f26, %rs110;}


	setp.leu.f32	%p55, %f25, %f26;
@%p55 bra BB10_73;

cvt.u64.u32	%rd352, %r36;
add.s64 %rd354, %rd65, %rd352;
ld.shared.u8 %rs111, [%rd354];
mov.u32 %r1104, 1;
setp.ne.s16	%p56, %rs111, 0;
@%p56 bra BB10_74;

BB10_73:
cvt.u64.u32	%rd355, %r242;
add.s64 %rd357, %rd65, %rd355;
ld.shared.u8 %rs112, [%rd357];
setp.eq.s16	%p57, %rs112, 0;
selp.u32	%r1104, 1, 0, %p57;

BB10_74:
bfe.u32 %r353, %r16, 4, 1;
setp.ne.s32	%p58, %r1104, %r353;
@%p58 bra BB10_76;

cvt.u64.u32	%rd358, %r36;
ld.shared.u16 %rs113, [%rd219];
cvt.u64.u32	%rd362, %r242;
ld.shared.u16 %rs114, [%rd217];
st.shared.u16 [%rd219], %rs114;
st.shared.u16 [%rd217], %rs113;
mul.wide.u32 %rd365, %r36, 8;
add.s64 %rd367, %rd64, %rd365;
ld.shared.u64 %rd368, [%rd367];
mul.wide.u32 %rd369, %r242, 8;
add.s64 %rd370, %rd64, %rd369;
ld.shared.u64 %rd371, [%rd370];
st.shared.u64 [%rd367], %rd371;
st.shared.u64 [%rd370], %rd368;
add.s64 %rd373, %rd65, %rd358;
ld.shared.u8 %rs115, [%rd373];
add.s64 %rd374, %rd65, %rd362;
ld.shared.u8 %rs116, [%rd374];
st.shared.u8 [%rd373], %rs116;
st.shared.u8 [%rd374], %rs115;

BB10_76:
bar.sync 0;
ld.shared.u16 %rs117, [%rd143];
ld.shared.u16 %rs118, [%rd141];

	{ cvt.f32.f16 %f27, %rs117;}


	
	{ cvt.f32.f16 %f28, %rs118;}


	setp.leu.f32	%p59, %f27, %f28;
@%p59 bra BB10_78;

cvt.u64.u32	%rd380, %r28;
add.s64 %rd382, %rd65, %rd380;
ld.shared.u8 %rs119, [%rd382];
mov.u32 %r1105, 1;
setp.ne.s16	%p60, %rs119, 0;
@%p60 bra BB10_79;

BB10_78:
cvt.u64.u32	%rd383, %r188;
add.s64 %rd385, %rd65, %rd383;
ld.shared.u8 %rs120, [%rd385];
setp.eq.s16	%p61, %rs120, 0;
selp.u32	%r1105, 1, 0, %p61;

BB10_79:
bfe.u32 %r375, %r16, 4, 1;
setp.ne.s32	%p62, %r1105, %r375;
@%p62 bra BB10_81;

cvt.u64.u32	%rd386, %r28;
ld.shared.u16 %rs121, [%rd143];
cvt.u64.u32	%rd390, %r188;
ld.shared.u16 %rs122, [%rd141];
st.shared.u16 [%rd143], %rs122;
st.shared.u16 [%rd141], %rs121;
mul.wide.u32 %rd393, %r28, 8;
add.s64 %rd395, %rd64, %rd393;
ld.shared.u64 %rd396, [%rd395];
mul.wide.u32 %rd397, %r188, 8;
add.s64 %rd398, %rd64, %rd397;
ld.shared.u64 %rd399, [%rd398];
st.shared.u64 [%rd395], %rd399;
st.shared.u64 [%rd398], %rd396;
add.s64 %rd401, %rd65, %rd386;
ld.shared.u8 %rs123, [%rd401];
add.s64 %rd402, %rd65, %rd390;
ld.shared.u8 %rs124, [%rd402];
st.shared.u8 [%rd401], %rs124;
st.shared.u8 [%rd402], %rs123;

BB10_81:
bar.sync 0;
ld.shared.u16 %rs125, [%rd95];
ld.shared.u16 %rs126, [%rd93];

	{ cvt.f32.f16 %f29, %rs125;}


	
	{ cvt.f32.f16 %f30, %rs126;}


	setp.leu.f32	%p63, %f29, %f30;
@%p63 bra BB10_83;

cvt.u64.u32	%rd408, %r22;
add.s64 %rd410, %rd65, %rd408;
ld.shared.u8 %rs127, [%rd410];
mov.u32 %r1106, 1;
setp.ne.s16	%p64, %rs127, 0;
@%p64 bra BB10_84;

BB10_83:
cvt.u64.u32	%rd411, %r156;
add.s64 %rd413, %rd65, %rd411;
ld.shared.u8 %rs128, [%rd413];
setp.eq.s16	%p65, %rs128, 0;
selp.u32	%r1106, 1, 0, %p65;

BB10_84:
bfe.u32 %r397, %r16, 4, 1;
setp.ne.s32	%p66, %r1106, %r397;
@%p66 bra BB10_86;

cvt.u64.u32	%rd414, %r22;
ld.shared.u16 %rs129, [%rd95];
cvt.u64.u32	%rd418, %r156;
ld.shared.u16 %rs130, [%rd93];
st.shared.u16 [%rd95], %rs130;
st.shared.u16 [%rd93], %rs129;
mul.wide.u32 %rd421, %r22, 8;
add.s64 %rd423, %rd64, %rd421;
ld.shared.u64 %rd424, [%rd423];
mul.wide.u32 %rd425, %r156, 8;
add.s64 %rd426, %rd64, %rd425;
ld.shared.u64 %rd427, [%rd426];
st.shared.u64 [%rd423], %rd427;
st.shared.u64 [%rd426], %rd424;
add.s64 %rd429, %rd65, %rd414;
ld.shared.u8 %rs131, [%rd429];
add.s64 %rd430, %rd65, %rd418;
ld.shared.u8 %rs132, [%rd430];
st.shared.u8 [%rd429], %rs132;
st.shared.u8 [%rd430], %rs131;

BB10_86:
bar.sync 0;
ld.shared.u16 %rs133, [%rd73];
ld.shared.u16 %rs134, [%rd73+2];

	{ cvt.f32.f16 %f31, %rs133;}


	
	{ cvt.f32.f16 %f32, %rs134;}


	setp.leu.f32	%p67, %f31, %f32;
@%p67 bra BB10_88;

cvt.u64.u32	%rd434, %r144;
add.s64 %rd436, %rd65, %rd434;
ld.shared.u8 %rs135, [%rd436];
mov.u32 %r1107, 1;
setp.ne.s16	%p68, %rs135, 0;
@%p68 bra BB10_89;

BB10_88:
cvt.u64.u32	%rd437, %r144;
add.s64 %rd439, %rd65, %rd437;
ld.shared.u8 %rs136, [%rd439+1];
setp.eq.s16	%p69, %rs136, 0;
selp.u32	%r1107, 1, 0, %p69;

BB10_89:
bfe.u32 %r411, %r16, 4, 1;
setp.ne.s32	%p70, %r1107, %r411;
@%p70 bra BB10_91;

cvt.u64.u32	%rd440, %r144;
ld.shared.u16 %rs137, [%rd73];
ld.shared.u16 %rs138, [%rd73+2];
st.shared.u16 [%rd73], %rs138;
st.shared.u16 [%rd73+2], %rs137;
mul.wide.u32 %rd444, %r144, 8;
add.s64 %rd446, %rd64, %rd444;
ld.shared.u64 %rd447, [%rd446];
ld.shared.u64 %rd448, [%rd446+8];
st.shared.u64 [%rd446], %rd448;
st.shared.u64 [%rd446+8], %rd447;
add.s64 %rd450, %rd65, %rd440;
ld.shared.u8 %rs139, [%rd450];
ld.shared.u8 %rs140, [%rd450+1];
st.shared.u8 [%rd450], %rs140;
st.shared.u8 [%rd450+1], %rs139;

BB10_91:
bar.sync 0;
and.b32 %r414, %r16, 31;
sub.s32 %r58, %r144, %r414;
add.s32 %r416, %r58, 32;
mul.wide.u32 %rd451, %r416, 2;
add.s64 %rd453, %rd62, %rd451;
mul.wide.u32 %rd454, %r58, 2;
add.s64 %rd455, %rd62, %rd454;
ld.shared.u16 %rs141, [%rd455];
ld.shared.u16 %rs142, [%rd453];

	{ cvt.f32.f16 %f33, %rs141;}


	
	{ cvt.f32.f16 %f34, %rs142;}


	setp.leu.f32	%p71, %f33, %f34;
@%p71 bra BB10_93;

cvt.u64.u32	%rd456, %r58;
add.s64 %rd458, %rd65, %rd456;
ld.shared.u8 %rs143, [%rd458];
mov.u32 %r1108, 1;
setp.ne.s16	%p72, %rs143, 0;
@%p72 bra BB10_94;

BB10_93:
cvt.u64.u32	%rd459, %r416;
add.s64 %rd461, %rd65, %rd459;
ld.shared.u8 %rs144, [%rd461];
setp.eq.s16	%p73, %rs144, 0;
selp.u32	%r1108, 1, 0, %p73;

BB10_94:
bfe.u32 %r428, %r16, 5, 1;
setp.ne.s32	%p74, %r1108, %r428;
@%p74 bra BB10_96;

mul.wide.u32 %rd462, %r58, 8;
add.s64 %rd464, %rd64, %rd462;
mul.wide.u32 %rd465, %r416, 8;
add.s64 %rd466, %rd64, %rd465;
cvt.u64.u32	%rd467, %r58;
ld.shared.u16 %rs145, [%rd455];
cvt.u64.u32	%rd471, %r416;
ld.shared.u16 %rs146, [%rd453];
st.shared.u16 [%rd455], %rs146;
st.shared.u16 [%rd453], %rs145;
ld.shared.u64 %rd474, [%rd464];
ld.shared.u64 %rd475, [%rd466];
st.shared.u64 [%rd464], %rd475;
st.shared.u64 [%rd466], %rd474;
add.s64 %rd477, %rd65, %rd467;
ld.shared.u8 %rs147, [%rd477];
add.s64 %rd478, %rd65, %rd471;
ld.shared.u8 %rs148, [%rd478];
st.shared.u8 [%rd477], %rs148;
st.shared.u8 [%rd478], %rs147;

BB10_96:
bar.sync 0;
ld.shared.u16 %rs149, [%rd323];
ld.shared.u16 %rs150, [%rd321];

	{ cvt.f32.f16 %f35, %rs149;}


	
	{ cvt.f32.f16 %f36, %rs150;}


	setp.leu.f32	%p75, %f35, %f36;
@%p75 bra BB10_98;

cvt.u64.u32	%rd484, %r46;
add.s64 %rd486, %rd65, %rd484;
ld.shared.u8 %rs151, [%rd486];
mov.u32 %r1109, 1;
setp.ne.s16	%p76, %rs151, 0;
@%p76 bra BB10_99;

BB10_98:
cvt.u64.u32	%rd487, %r318;
add.s64 %rd489, %rd65, %rd487;
ld.shared.u8 %rs152, [%rd489];
setp.eq.s16	%p77, %rs152, 0;
selp.u32	%r1109, 1, 0, %p77;

BB10_99:
bfe.u32 %r451, %r16, 5, 1;
setp.ne.s32	%p78, %r1109, %r451;
@%p78 bra BB10_101;

cvt.u64.u32	%rd490, %r46;
ld.shared.u16 %rs153, [%rd323];
cvt.u64.u32	%rd494, %r318;
ld.shared.u16 %rs154, [%rd321];
st.shared.u16 [%rd323], %rs154;
st.shared.u16 [%rd321], %rs153;
mul.wide.u32 %rd497, %r46, 8;
add.s64 %rd499, %rd64, %rd497;
ld.shared.u64 %rd500, [%rd499];
mul.wide.u32 %rd501, %r318, 8;
add.s64 %rd502, %rd64, %rd501;
ld.shared.u64 %rd503, [%rd502];
st.shared.u64 [%rd499], %rd503;
st.shared.u64 [%rd502], %rd500;
add.s64 %rd505, %rd65, %rd490;
ld.shared.u8 %rs155, [%rd505];
add.s64 %rd506, %rd65, %rd494;
ld.shared.u8 %rs156, [%rd506];
st.shared.u8 [%rd505], %rs156;
st.shared.u8 [%rd506], %rs155;

BB10_101:
bar.sync 0;
ld.shared.u16 %rs157, [%rd219];
ld.shared.u16 %rs158, [%rd217];

	{ cvt.f32.f16 %f37, %rs157;}


	
	{ cvt.f32.f16 %f38, %rs158;}


	setp.leu.f32	%p79, %f37, %f38;
@%p79 bra BB10_103;

cvt.u64.u32	%rd512, %r36;
add.s64 %rd514, %rd65, %rd512;
ld.shared.u8 %rs159, [%rd514];
mov.u32 %r1110, 1;
setp.ne.s16	%p80, %rs159, 0;
@%p80 bra BB10_104;

BB10_103:
cvt.u64.u32	%rd515, %r242;
add.s64 %rd517, %rd65, %rd515;
ld.shared.u8 %rs160, [%rd517];
setp.eq.s16	%p81, %rs160, 0;
selp.u32	%r1110, 1, 0, %p81;

BB10_104:
bfe.u32 %r473, %r16, 5, 1;
setp.ne.s32	%p82, %r1110, %r473;
@%p82 bra BB10_106;

cvt.u64.u32	%rd518, %r36;
ld.shared.u16 %rs161, [%rd219];
cvt.u64.u32	%rd522, %r242;
ld.shared.u16 %rs162, [%rd217];
st.shared.u16 [%rd219], %rs162;
st.shared.u16 [%rd217], %rs161;
mul.wide.u32 %rd525, %r36, 8;
add.s64 %rd527, %rd64, %rd525;
ld.shared.u64 %rd528, [%rd527];
mul.wide.u32 %rd529, %r242, 8;
add.s64 %rd530, %rd64, %rd529;
ld.shared.u64 %rd531, [%rd530];
st.shared.u64 [%rd527], %rd531;
st.shared.u64 [%rd530], %rd528;
add.s64 %rd533, %rd65, %rd518;
ld.shared.u8 %rs163, [%rd533];
add.s64 %rd534, %rd65, %rd522;
ld.shared.u8 %rs164, [%rd534];
st.shared.u8 [%rd533], %rs164;
st.shared.u8 [%rd534], %rs163;

BB10_106:
bar.sync 0;
ld.shared.u16 %rs165, [%rd143];
ld.shared.u16 %rs166, [%rd141];

	{ cvt.f32.f16 %f39, %rs165;}


	
	{ cvt.f32.f16 %f40, %rs166;}


	setp.leu.f32	%p83, %f39, %f40;
@%p83 bra BB10_108;

cvt.u64.u32	%rd540, %r28;
add.s64 %rd542, %rd65, %rd540;
ld.shared.u8 %rs167, [%rd542];
mov.u32 %r1111, 1;
setp.ne.s16	%p84, %rs167, 0;
@%p84 bra BB10_109;

BB10_108:
cvt.u64.u32	%rd543, %r188;
add.s64 %rd545, %rd65, %rd543;
ld.shared.u8 %rs168, [%rd545];
setp.eq.s16	%p85, %rs168, 0;
selp.u32	%r1111, 1, 0, %p85;

BB10_109:
bfe.u32 %r495, %r16, 5, 1;
setp.ne.s32	%p86, %r1111, %r495;
@%p86 bra BB10_111;

cvt.u64.u32	%rd546, %r28;
ld.shared.u16 %rs169, [%rd143];
cvt.u64.u32	%rd550, %r188;
ld.shared.u16 %rs170, [%rd141];
st.shared.u16 [%rd143], %rs170;
st.shared.u16 [%rd141], %rs169;
mul.wide.u32 %rd553, %r28, 8;
add.s64 %rd555, %rd64, %rd553;
ld.shared.u64 %rd556, [%rd555];
mul.wide.u32 %rd557, %r188, 8;
add.s64 %rd558, %rd64, %rd557;
ld.shared.u64 %rd559, [%rd558];
st.shared.u64 [%rd555], %rd559;
st.shared.u64 [%rd558], %rd556;
add.s64 %rd561, %rd65, %rd546;
ld.shared.u8 %rs171, [%rd561];
add.s64 %rd562, %rd65, %rd550;
ld.shared.u8 %rs172, [%rd562];
st.shared.u8 [%rd561], %rs172;
st.shared.u8 [%rd562], %rs171;

BB10_111:
bar.sync 0;
ld.shared.u16 %rs173, [%rd95];
ld.shared.u16 %rs174, [%rd93];

	{ cvt.f32.f16 %f41, %rs173;}


	
	{ cvt.f32.f16 %f42, %rs174;}


	setp.leu.f32	%p87, %f41, %f42;
@%p87 bra BB10_113;

cvt.u64.u32	%rd568, %r22;
add.s64 %rd570, %rd65, %rd568;
ld.shared.u8 %rs175, [%rd570];
mov.u32 %r1112, 1;
setp.ne.s16	%p88, %rs175, 0;
@%p88 bra BB10_114;

BB10_113:
cvt.u64.u32	%rd571, %r156;
add.s64 %rd573, %rd65, %rd571;
ld.shared.u8 %rs176, [%rd573];
setp.eq.s16	%p89, %rs176, 0;
selp.u32	%r1112, 1, 0, %p89;

BB10_114:
bfe.u32 %r517, %r16, 5, 1;
setp.ne.s32	%p90, %r1112, %r517;
@%p90 bra BB10_116;

cvt.u64.u32	%rd574, %r22;
ld.shared.u16 %rs177, [%rd95];
cvt.u64.u32	%rd578, %r156;
ld.shared.u16 %rs178, [%rd93];
st.shared.u16 [%rd95], %rs178;
st.shared.u16 [%rd93], %rs177;
mul.wide.u32 %rd581, %r22, 8;
add.s64 %rd583, %rd64, %rd581;
ld.shared.u64 %rd584, [%rd583];
mul.wide.u32 %rd585, %r156, 8;
add.s64 %rd586, %rd64, %rd585;
ld.shared.u64 %rd587, [%rd586];
st.shared.u64 [%rd583], %rd587;
st.shared.u64 [%rd586], %rd584;
add.s64 %rd589, %rd65, %rd574;
ld.shared.u8 %rs179, [%rd589];
add.s64 %rd590, %rd65, %rd578;
ld.shared.u8 %rs180, [%rd590];
st.shared.u8 [%rd589], %rs180;
st.shared.u8 [%rd590], %rs179;

BB10_116:
bar.sync 0;
ld.shared.u16 %rs181, [%rd73];
ld.shared.u16 %rs182, [%rd73+2];

	{ cvt.f32.f16 %f43, %rs181;}


	
	{ cvt.f32.f16 %f44, %rs182;}


	setp.leu.f32	%p91, %f43, %f44;
@%p91 bra BB10_118;

cvt.u64.u32	%rd594, %r144;
add.s64 %rd596, %rd65, %rd594;
ld.shared.u8 %rs183, [%rd596];
mov.u32 %r1113, 1;
setp.ne.s16	%p92, %rs183, 0;
@%p92 bra BB10_119;

BB10_118:
cvt.u64.u32	%rd597, %r144;
add.s64 %rd599, %rd65, %rd597;
ld.shared.u8 %rs184, [%rd599+1];
setp.eq.s16	%p93, %rs184, 0;
selp.u32	%r1113, 1, 0, %p93;

BB10_119:
bfe.u32 %r531, %r16, 5, 1;
setp.ne.s32	%p94, %r1113, %r531;
@%p94 bra BB10_121;

cvt.u64.u32	%rd600, %r144;
ld.shared.u16 %rs185, [%rd73];
ld.shared.u16 %rs186, [%rd73+2];
st.shared.u16 [%rd73], %rs186;
st.shared.u16 [%rd73+2], %rs185;
mul.wide.u32 %rd604, %r144, 8;
add.s64 %rd606, %rd64, %rd604;
ld.shared.u64 %rd607, [%rd606];
ld.shared.u64 %rd608, [%rd606+8];
st.shared.u64 [%rd606], %rd608;
st.shared.u64 [%rd606+8], %rd607;
add.s64 %rd610, %rd65, %rd600;
ld.shared.u8 %rs187, [%rd610];
ld.shared.u8 %rs188, [%rd610+1];
st.shared.u8 [%rd610], %rs188;
st.shared.u8 [%rd610+1], %rs187;

BB10_121:
bar.sync 0;
and.b32 %r534, %r16, 63;
sub.s32 %r72, %r144, %r534;
add.s32 %r536, %r72, 64;
mul.wide.u32 %rd611, %r536, 2;
add.s64 %rd613, %rd62, %rd611;
mul.wide.u32 %rd614, %r72, 2;
add.s64 %rd615, %rd62, %rd614;
ld.shared.u16 %rs189, [%rd615];
ld.shared.u16 %rs190, [%rd613];

	{ cvt.f32.f16 %f45, %rs189;}


	
	{ cvt.f32.f16 %f46, %rs190;}


	setp.leu.f32	%p95, %f45, %f46;
@%p95 bra BB10_123;

cvt.u64.u32	%rd616, %r72;
add.s64 %rd618, %rd65, %rd616;
ld.shared.u8 %rs191, [%rd618];
mov.u32 %r1114, 1;
setp.ne.s16	%p96, %rs191, 0;
@%p96 bra BB10_124;

BB10_123:
cvt.u64.u32	%rd619, %r536;
add.s64 %rd621, %rd65, %rd619;
ld.shared.u8 %rs192, [%rd621];
setp.eq.s16	%p97, %rs192, 0;
selp.u32	%r1114, 1, 0, %p97;

BB10_124:
bfe.u32 %r548, %r16, 6, 1;
setp.ne.s32	%p98, %r1114, %r548;
@%p98 bra BB10_126;

mul.wide.u32 %rd622, %r72, 8;
add.s64 %rd624, %rd64, %rd622;
mul.wide.u32 %rd625, %r536, 8;
add.s64 %rd626, %rd64, %rd625;
cvt.u64.u32	%rd627, %r72;
ld.shared.u16 %rs193, [%rd615];
cvt.u64.u32	%rd631, %r536;
ld.shared.u16 %rs194, [%rd613];
st.shared.u16 [%rd615], %rs194;
st.shared.u16 [%rd613], %rs193;
ld.shared.u64 %rd634, [%rd624];
ld.shared.u64 %rd635, [%rd626];
st.shared.u64 [%rd624], %rd635;
st.shared.u64 [%rd626], %rd634;
add.s64 %rd637, %rd65, %rd627;
ld.shared.u8 %rs195, [%rd637];
add.s64 %rd638, %rd65, %rd631;
ld.shared.u8 %rs196, [%rd638];
st.shared.u8 [%rd637], %rs196;
st.shared.u8 [%rd638], %rs195;

BB10_126:
bar.sync 0;
ld.shared.u16 %rs197, [%rd455];
ld.shared.u16 %rs198, [%rd453];

	{ cvt.f32.f16 %f47, %rs197;}


	
	{ cvt.f32.f16 %f48, %rs198;}


	setp.leu.f32	%p99, %f47, %f48;
@%p99 bra BB10_128;

cvt.u64.u32	%rd644, %r58;
add.s64 %rd646, %rd65, %rd644;
ld.shared.u8 %rs199, [%rd646];
mov.u32 %r1115, 1;
setp.ne.s16	%p100, %rs199, 0;
@%p100 bra BB10_129;

BB10_128:
cvt.u64.u32	%rd647, %r416;
add.s64 %rd649, %rd65, %rd647;
ld.shared.u8 %rs200, [%rd649];
setp.eq.s16	%p101, %rs200, 0;
selp.u32	%r1115, 1, 0, %p101;

BB10_129:
bfe.u32 %r571, %r16, 6, 1;
setp.ne.s32	%p102, %r1115, %r571;
@%p102 bra BB10_131;

cvt.u64.u32	%rd650, %r58;
ld.shared.u16 %rs201, [%rd455];
cvt.u64.u32	%rd654, %r416;
ld.shared.u16 %rs202, [%rd453];
st.shared.u16 [%rd455], %rs202;
st.shared.u16 [%rd453], %rs201;
mul.wide.u32 %rd657, %r58, 8;
add.s64 %rd659, %rd64, %rd657;
ld.shared.u64 %rd660, [%rd659];
mul.wide.u32 %rd661, %r416, 8;
add.s64 %rd662, %rd64, %rd661;
ld.shared.u64 %rd663, [%rd662];
st.shared.u64 [%rd659], %rd663;
st.shared.u64 [%rd662], %rd660;
add.s64 %rd665, %rd65, %rd650;
ld.shared.u8 %rs203, [%rd665];
add.s64 %rd666, %rd65, %rd654;
ld.shared.u8 %rs204, [%rd666];
st.shared.u8 [%rd665], %rs204;
st.shared.u8 [%rd666], %rs203;

BB10_131:
bar.sync 0;
ld.shared.u16 %rs205, [%rd323];
ld.shared.u16 %rs206, [%rd321];

	{ cvt.f32.f16 %f49, %rs205;}


	
	{ cvt.f32.f16 %f50, %rs206;}


	setp.leu.f32	%p103, %f49, %f50;
@%p103 bra BB10_133;

cvt.u64.u32	%rd672, %r46;
add.s64 %rd674, %rd65, %rd672;
ld.shared.u8 %rs207, [%rd674];
mov.u32 %r1116, 1;
setp.ne.s16	%p104, %rs207, 0;
@%p104 bra BB10_134;

BB10_133:
cvt.u64.u32	%rd675, %r318;
add.s64 %rd677, %rd65, %rd675;
ld.shared.u8 %rs208, [%rd677];
setp.eq.s16	%p105, %rs208, 0;
selp.u32	%r1116, 1, 0, %p105;

BB10_134:
bfe.u32 %r593, %r16, 6, 1;
setp.ne.s32	%p106, %r1116, %r593;
@%p106 bra BB10_136;

cvt.u64.u32	%rd678, %r46;
ld.shared.u16 %rs209, [%rd323];
cvt.u64.u32	%rd682, %r318;
ld.shared.u16 %rs210, [%rd321];
st.shared.u16 [%rd323], %rs210;
st.shared.u16 [%rd321], %rs209;
mul.wide.u32 %rd685, %r46, 8;
add.s64 %rd687, %rd64, %rd685;
ld.shared.u64 %rd688, [%rd687];
mul.wide.u32 %rd689, %r318, 8;
add.s64 %rd690, %rd64, %rd689;
ld.shared.u64 %rd691, [%rd690];
st.shared.u64 [%rd687], %rd691;
st.shared.u64 [%rd690], %rd688;
add.s64 %rd693, %rd65, %rd678;
ld.shared.u8 %rs211, [%rd693];
add.s64 %rd694, %rd65, %rd682;
ld.shared.u8 %rs212, [%rd694];
st.shared.u8 [%rd693], %rs212;
st.shared.u8 [%rd694], %rs211;

BB10_136:
bar.sync 0;
ld.shared.u16 %rs213, [%rd219];
ld.shared.u16 %rs214, [%rd217];

	{ cvt.f32.f16 %f51, %rs213;}


	
	{ cvt.f32.f16 %f52, %rs214;}


	setp.leu.f32	%p107, %f51, %f52;
@%p107 bra BB10_138;

cvt.u64.u32	%rd700, %r36;
add.s64 %rd702, %rd65, %rd700;
ld.shared.u8 %rs215, [%rd702];
mov.u32 %r1117, 1;
setp.ne.s16	%p108, %rs215, 0;
@%p108 bra BB10_139;

BB10_138:
cvt.u64.u32	%rd703, %r242;
add.s64 %rd705, %rd65, %rd703;
ld.shared.u8 %rs216, [%rd705];
setp.eq.s16	%p109, %rs216, 0;
selp.u32	%r1117, 1, 0, %p109;

BB10_139:
bfe.u32 %r615, %r16, 6, 1;
setp.ne.s32	%p110, %r1117, %r615;
@%p110 bra BB10_141;

cvt.u64.u32	%rd706, %r36;
ld.shared.u16 %rs217, [%rd219];
cvt.u64.u32	%rd710, %r242;
ld.shared.u16 %rs218, [%rd217];
st.shared.u16 [%rd219], %rs218;
st.shared.u16 [%rd217], %rs217;
mul.wide.u32 %rd713, %r36, 8;
add.s64 %rd715, %rd64, %rd713;
ld.shared.u64 %rd716, [%rd715];
mul.wide.u32 %rd717, %r242, 8;
add.s64 %rd718, %rd64, %rd717;
ld.shared.u64 %rd719, [%rd718];
st.shared.u64 [%rd715], %rd719;
st.shared.u64 [%rd718], %rd716;
add.s64 %rd721, %rd65, %rd706;
ld.shared.u8 %rs219, [%rd721];
add.s64 %rd722, %rd65, %rd710;
ld.shared.u8 %rs220, [%rd722];
st.shared.u8 [%rd721], %rs220;
st.shared.u8 [%rd722], %rs219;

BB10_141:
bar.sync 0;
ld.shared.u16 %rs221, [%rd143];
ld.shared.u16 %rs222, [%rd141];

	{ cvt.f32.f16 %f53, %rs221;}


	
	{ cvt.f32.f16 %f54, %rs222;}


	setp.leu.f32	%p111, %f53, %f54;
@%p111 bra BB10_143;

cvt.u64.u32	%rd728, %r28;
add.s64 %rd730, %rd65, %rd728;
ld.shared.u8 %rs223, [%rd730];
mov.u32 %r1118, 1;
setp.ne.s16	%p112, %rs223, 0;
@%p112 bra BB10_144;

BB10_143:
cvt.u64.u32	%rd731, %r188;
add.s64 %rd733, %rd65, %rd731;
ld.shared.u8 %rs224, [%rd733];
setp.eq.s16	%p113, %rs224, 0;
selp.u32	%r1118, 1, 0, %p113;

BB10_144:
bfe.u32 %r637, %r16, 6, 1;
setp.ne.s32	%p114, %r1118, %r637;
@%p114 bra BB10_146;

cvt.u64.u32	%rd734, %r28;
ld.shared.u16 %rs225, [%rd143];
cvt.u64.u32	%rd738, %r188;
ld.shared.u16 %rs226, [%rd141];
st.shared.u16 [%rd143], %rs226;
st.shared.u16 [%rd141], %rs225;
mul.wide.u32 %rd741, %r28, 8;
add.s64 %rd743, %rd64, %rd741;
ld.shared.u64 %rd744, [%rd743];
mul.wide.u32 %rd745, %r188, 8;
add.s64 %rd746, %rd64, %rd745;
ld.shared.u64 %rd747, [%rd746];
st.shared.u64 [%rd743], %rd747;
st.shared.u64 [%rd746], %rd744;
add.s64 %rd749, %rd65, %rd734;
ld.shared.u8 %rs227, [%rd749];
add.s64 %rd750, %rd65, %rd738;
ld.shared.u8 %rs228, [%rd750];
st.shared.u8 [%rd749], %rs228;
st.shared.u8 [%rd750], %rs227;

BB10_146:
bar.sync 0;
ld.shared.u16 %rs229, [%rd95];
ld.shared.u16 %rs230, [%rd93];

	{ cvt.f32.f16 %f55, %rs229;}


	
	{ cvt.f32.f16 %f56, %rs230;}


	setp.leu.f32	%p115, %f55, %f56;
@%p115 bra BB10_148;

cvt.u64.u32	%rd756, %r22;
add.s64 %rd758, %rd65, %rd756;
ld.shared.u8 %rs231, [%rd758];
mov.u32 %r1119, 1;
setp.ne.s16	%p116, %rs231, 0;
@%p116 bra BB10_149;

BB10_148:
cvt.u64.u32	%rd759, %r156;
add.s64 %rd761, %rd65, %rd759;
ld.shared.u8 %rs232, [%rd761];
setp.eq.s16	%p117, %rs232, 0;
selp.u32	%r1119, 1, 0, %p117;

BB10_149:
bfe.u32 %r659, %r16, 6, 1;
setp.ne.s32	%p118, %r1119, %r659;
@%p118 bra BB10_151;

cvt.u64.u32	%rd762, %r22;
ld.shared.u16 %rs233, [%rd95];
cvt.u64.u32	%rd766, %r156;
ld.shared.u16 %rs234, [%rd93];
st.shared.u16 [%rd95], %rs234;
st.shared.u16 [%rd93], %rs233;
mul.wide.u32 %rd769, %r22, 8;
add.s64 %rd771, %rd64, %rd769;
ld.shared.u64 %rd772, [%rd771];
mul.wide.u32 %rd773, %r156, 8;
add.s64 %rd774, %rd64, %rd773;
ld.shared.u64 %rd775, [%rd774];
st.shared.u64 [%rd771], %rd775;
st.shared.u64 [%rd774], %rd772;
add.s64 %rd777, %rd65, %rd762;
ld.shared.u8 %rs235, [%rd777];
add.s64 %rd778, %rd65, %rd766;
ld.shared.u8 %rs236, [%rd778];
st.shared.u8 [%rd777], %rs236;
st.shared.u8 [%rd778], %rs235;

BB10_151:
bar.sync 0;
ld.shared.u16 %rs237, [%rd73];
ld.shared.u16 %rs238, [%rd73+2];

	{ cvt.f32.f16 %f57, %rs237;}


	
	{ cvt.f32.f16 %f58, %rs238;}


	setp.leu.f32	%p119, %f57, %f58;
@%p119 bra BB10_153;

cvt.u64.u32	%rd782, %r144;
add.s64 %rd784, %rd65, %rd782;
ld.shared.u8 %rs239, [%rd784];
mov.u32 %r1120, 1;
setp.ne.s16	%p120, %rs239, 0;
@%p120 bra BB10_154;

BB10_153:
cvt.u64.u32	%rd785, %r144;
add.s64 %rd787, %rd65, %rd785;
ld.shared.u8 %rs240, [%rd787+1];
setp.eq.s16	%p121, %rs240, 0;
selp.u32	%r1120, 1, 0, %p121;

BB10_154:
bfe.u32 %r673, %r16, 6, 1;
setp.ne.s32	%p122, %r1120, %r673;
@%p122 bra BB10_156;

cvt.u64.u32	%rd788, %r144;
ld.shared.u16 %rs241, [%rd73];
ld.shared.u16 %rs242, [%rd73+2];
st.shared.u16 [%rd73], %rs242;
st.shared.u16 [%rd73+2], %rs241;
mul.wide.u32 %rd792, %r144, 8;
add.s64 %rd794, %rd64, %rd792;
ld.shared.u64 %rd795, [%rd794];
ld.shared.u64 %rd796, [%rd794+8];
st.shared.u64 [%rd794], %rd796;
st.shared.u64 [%rd794+8], %rd795;
add.s64 %rd798, %rd65, %rd788;
ld.shared.u8 %rs243, [%rd798];
ld.shared.u8 %rs244, [%rd798+1];
st.shared.u8 [%rd798], %rs244;
st.shared.u8 [%rd798+1], %rs243;

BB10_156:
bar.sync 0;
and.b32 %r676, %r16, 127;
sub.s32 %r88, %r144, %r676;
add.s32 %r678, %r88, 128;
mul.wide.u32 %rd799, %r678, 2;
add.s64 %rd801, %rd62, %rd799;
mul.wide.u32 %rd802, %r88, 2;
add.s64 %rd803, %rd62, %rd802;
ld.shared.u16 %rs245, [%rd803];
ld.shared.u16 %rs246, [%rd801];

	{ cvt.f32.f16 %f59, %rs245;}


	
	{ cvt.f32.f16 %f60, %rs246;}


	setp.leu.f32	%p123, %f59, %f60;
@%p123 bra BB10_158;

cvt.u64.u32	%rd804, %r88;
add.s64 %rd806, %rd65, %rd804;
ld.shared.u8 %rs247, [%rd806];
mov.u32 %r1121, 1;
setp.ne.s16	%p124, %rs247, 0;
@%p124 bra BB10_159;

BB10_158:
cvt.u64.u32	%rd807, %r678;
add.s64 %rd809, %rd65, %rd807;
ld.shared.u8 %rs248, [%rd809];
setp.eq.s16	%p125, %rs248, 0;
selp.u32	%r1121, 1, 0, %p125;

BB10_159:
bfe.u32 %r690, %r16, 7, 1;
setp.ne.s32	%p126, %r1121, %r690;
@%p126 bra BB10_161;

mul.wide.u32 %rd810, %r88, 8;
add.s64 %rd812, %rd64, %rd810;
mul.wide.u32 %rd813, %r678, 8;
add.s64 %rd814, %rd64, %rd813;
cvt.u64.u32	%rd815, %r88;
ld.shared.u16 %rs249, [%rd803];
cvt.u64.u32	%rd819, %r678;
ld.shared.u16 %rs250, [%rd801];
st.shared.u16 [%rd803], %rs250;
st.shared.u16 [%rd801], %rs249;
ld.shared.u64 %rd822, [%rd812];
ld.shared.u64 %rd823, [%rd814];
st.shared.u64 [%rd812], %rd823;
st.shared.u64 [%rd814], %rd822;
add.s64 %rd825, %rd65, %rd815;
ld.shared.u8 %rs251, [%rd825];
add.s64 %rd826, %rd65, %rd819;
ld.shared.u8 %rs252, [%rd826];
st.shared.u8 [%rd825], %rs252;
st.shared.u8 [%rd826], %rs251;

BB10_161:
bar.sync 0;
ld.shared.u16 %rs253, [%rd615];
ld.shared.u16 %rs254, [%rd613];

	{ cvt.f32.f16 %f61, %rs253;}


	
	{ cvt.f32.f16 %f62, %rs254;}


	setp.leu.f32	%p127, %f61, %f62;
@%p127 bra BB10_163;

cvt.u64.u32	%rd832, %r72;
add.s64 %rd834, %rd65, %rd832;
ld.shared.u8 %rs255, [%rd834];
mov.u32 %r1122, 1;
setp.ne.s16	%p128, %rs255, 0;
@%p128 bra BB10_164;

BB10_163:
cvt.u64.u32	%rd835, %r536;
add.s64 %rd837, %rd65, %rd835;
ld.shared.u8 %rs256, [%rd837];
setp.eq.s16	%p129, %rs256, 0;
selp.u32	%r1122, 1, 0, %p129;

BB10_164:
bfe.u32 %r713, %r16, 7, 1;
setp.ne.s32	%p130, %r1122, %r713;
@%p130 bra BB10_166;

cvt.u64.u32	%rd838, %r72;
ld.shared.u16 %rs257, [%rd615];
cvt.u64.u32	%rd842, %r536;
ld.shared.u16 %rs258, [%rd613];
st.shared.u16 [%rd615], %rs258;
st.shared.u16 [%rd613], %rs257;
mul.wide.u32 %rd845, %r72, 8;
add.s64 %rd847, %rd64, %rd845;
ld.shared.u64 %rd848, [%rd847];
mul.wide.u32 %rd849, %r536, 8;
add.s64 %rd850, %rd64, %rd849;
ld.shared.u64 %rd851, [%rd850];
st.shared.u64 [%rd847], %rd851;
st.shared.u64 [%rd850], %rd848;
add.s64 %rd853, %rd65, %rd838;
ld.shared.u8 %rs259, [%rd853];
add.s64 %rd854, %rd65, %rd842;
ld.shared.u8 %rs260, [%rd854];
st.shared.u8 [%rd853], %rs260;
st.shared.u8 [%rd854], %rs259;

BB10_166:
bar.sync 0;
ld.shared.u16 %rs261, [%rd455];
ld.shared.u16 %rs262, [%rd453];

	{ cvt.f32.f16 %f63, %rs261;}


	
	{ cvt.f32.f16 %f64, %rs262;}


	setp.leu.f32	%p131, %f63, %f64;
@%p131 bra BB10_168;

cvt.u64.u32	%rd860, %r58;
add.s64 %rd862, %rd65, %rd860;
ld.shared.u8 %rs263, [%rd862];
mov.u32 %r1123, 1;
setp.ne.s16	%p132, %rs263, 0;
@%p132 bra BB10_169;

BB10_168:
cvt.u64.u32	%rd863, %r416;
add.s64 %rd865, %rd65, %rd863;
ld.shared.u8 %rs264, [%rd865];
setp.eq.s16	%p133, %rs264, 0;
selp.u32	%r1123, 1, 0, %p133;

BB10_169:
bfe.u32 %r735, %r16, 7, 1;
setp.ne.s32	%p134, %r1123, %r735;
@%p134 bra BB10_171;

cvt.u64.u32	%rd866, %r58;
ld.shared.u16 %rs265, [%rd455];
cvt.u64.u32	%rd870, %r416;
ld.shared.u16 %rs266, [%rd453];
st.shared.u16 [%rd455], %rs266;
st.shared.u16 [%rd453], %rs265;
mul.wide.u32 %rd873, %r58, 8;
add.s64 %rd875, %rd64, %rd873;
ld.shared.u64 %rd876, [%rd875];
mul.wide.u32 %rd877, %r416, 8;
add.s64 %rd878, %rd64, %rd877;
ld.shared.u64 %rd879, [%rd878];
st.shared.u64 [%rd875], %rd879;
st.shared.u64 [%rd878], %rd876;
add.s64 %rd881, %rd65, %rd866;
ld.shared.u8 %rs267, [%rd881];
add.s64 %rd882, %rd65, %rd870;
ld.shared.u8 %rs268, [%rd882];
st.shared.u8 [%rd881], %rs268;
st.shared.u8 [%rd882], %rs267;

BB10_171:
bar.sync 0;
ld.shared.u16 %rs269, [%rd323];
ld.shared.u16 %rs270, [%rd321];

	{ cvt.f32.f16 %f65, %rs269;}


	
	{ cvt.f32.f16 %f66, %rs270;}


	setp.leu.f32	%p135, %f65, %f66;
@%p135 bra BB10_173;

cvt.u64.u32	%rd888, %r46;
add.s64 %rd890, %rd65, %rd888;
ld.shared.u8 %rs271, [%rd890];
mov.u32 %r1124, 1;
setp.ne.s16	%p136, %rs271, 0;
@%p136 bra BB10_174;

BB10_173:
add.s32 %r1080, %r46, 16;
cvt.u64.u32	%rd891, %r1080;
add.s64 %rd893, %rd65, %rd891;
ld.shared.u8 %rs272, [%rd893];
setp.eq.s16	%p137, %rs272, 0;
selp.u32	%r1124, 1, 0, %p137;

BB10_174:
bfe.u32 %r757, %r16, 7, 1;
setp.ne.s32	%p138, %r1124, %r757;
@%p138 bra BB10_176;

add.s32 %r1087, %r46, 16;
cvt.u64.u32	%rd894, %r46;
ld.shared.u16 %rs273, [%rd323];
cvt.u64.u32	%rd898, %r1087;
ld.shared.u16 %rs274, [%rd321];
st.shared.u16 [%rd323], %rs274;
st.shared.u16 [%rd321], %rs273;
mul.wide.u32 %rd901, %r46, 8;
add.s64 %rd903, %rd64, %rd901;
ld.shared.u64 %rd904, [%rd903];
mul.wide.u32 %rd905, %r1087, 8;
add.s64 %rd906, %rd64, %rd905;
ld.shared.u64 %rd907, [%rd906];
st.shared.u64 [%rd903], %rd907;
st.shared.u64 [%rd906], %rd904;
add.s64 %rd909, %rd65, %rd894;
ld.shared.u8 %rs275, [%rd909];
add.s64 %rd910, %rd65, %rd898;
ld.shared.u8 %rs276, [%rd910];
st.shared.u8 [%rd909], %rs276;
st.shared.u8 [%rd910], %rs275;

BB10_176:
bar.sync 0;
ld.shared.u16 %rs277, [%rd219];
ld.shared.u16 %rs278, [%rd217];

	{ cvt.f32.f16 %f67, %rs277;}


	
	{ cvt.f32.f16 %f68, %rs278;}


	setp.leu.f32	%p139, %f67, %f68;
@%p139 bra BB10_178;

cvt.u64.u32	%rd916, %r36;
add.s64 %rd918, %rd65, %rd916;
ld.shared.u8 %rs279, [%rd918];
mov.u32 %r1125, 1;
setp.ne.s16	%p140, %rs279, 0;
@%p140 bra BB10_179;

BB10_178:
add.s32 %r1081, %r36, 8;
cvt.u64.u32	%rd919, %r1081;
add.s64 %rd921, %rd65, %rd919;
ld.shared.u8 %rs280, [%rd921];
setp.eq.s16	%p141, %rs280, 0;
selp.u32	%r1125, 1, 0, %p141;

BB10_179:
bfe.u32 %r779, %r16, 7, 1;
setp.ne.s32	%p142, %r1125, %r779;
@%p142 bra BB10_181;

add.s32 %r1086, %r36, 8;
cvt.u64.u32	%rd922, %r36;
ld.shared.u16 %rs281, [%rd219];
cvt.u64.u32	%rd926, %r1086;
ld.shared.u16 %rs282, [%rd217];
st.shared.u16 [%rd219], %rs282;
st.shared.u16 [%rd217], %rs281;
mul.wide.u32 %rd929, %r36, 8;
add.s64 %rd931, %rd64, %rd929;
ld.shared.u64 %rd932, [%rd931];
mul.wide.u32 %rd933, %r1086, 8;
add.s64 %rd934, %rd64, %rd933;
ld.shared.u64 %rd935, [%rd934];
st.shared.u64 [%rd931], %rd935;
st.shared.u64 [%rd934], %rd932;
add.s64 %rd937, %rd65, %rd922;
ld.shared.u8 %rs283, [%rd937];
add.s64 %rd938, %rd65, %rd926;
ld.shared.u8 %rs284, [%rd938];
st.shared.u8 [%rd937], %rs284;
st.shared.u8 [%rd938], %rs283;

BB10_181:
bar.sync 0;
ld.shared.u16 %rs285, [%rd143];
ld.shared.u16 %rs286, [%rd141];

	{ cvt.f32.f16 %f69, %rs285;}


	
	{ cvt.f32.f16 %f70, %rs286;}


	setp.leu.f32	%p143, %f69, %f70;
@%p143 bra BB10_183;

cvt.u64.u32	%rd944, %r28;
add.s64 %rd946, %rd65, %rd944;
ld.shared.u8 %rs287, [%rd946];
mov.u32 %r1126, 1;
setp.ne.s16	%p144, %rs287, 0;
@%p144 bra BB10_184;

BB10_183:
add.s32 %r1082, %r28, 4;
cvt.u64.u32	%rd947, %r1082;
add.s64 %rd949, %rd65, %rd947;
ld.shared.u8 %rs288, [%rd949];
setp.eq.s16	%p145, %rs288, 0;
selp.u32	%r1126, 1, 0, %p145;

BB10_184:
bfe.u32 %r801, %r16, 7, 1;
setp.ne.s32	%p146, %r1126, %r801;
@%p146 bra BB10_186;

add.s32 %r1085, %r28, 4;
cvt.u64.u32	%rd950, %r28;
ld.shared.u16 %rs289, [%rd143];
cvt.u64.u32	%rd954, %r1085;
ld.shared.u16 %rs290, [%rd141];
st.shared.u16 [%rd143], %rs290;
st.shared.u16 [%rd141], %rs289;
mul.wide.u32 %rd957, %r28, 8;
add.s64 %rd959, %rd64, %rd957;
ld.shared.u64 %rd960, [%rd959];
mul.wide.u32 %rd961, %r1085, 8;
add.s64 %rd962, %rd64, %rd961;
ld.shared.u64 %rd963, [%rd962];
st.shared.u64 [%rd959], %rd963;
st.shared.u64 [%rd962], %rd960;
add.s64 %rd965, %rd65, %rd950;
ld.shared.u8 %rs291, [%rd965];
add.s64 %rd966, %rd65, %rd954;
ld.shared.u8 %rs292, [%rd966];
st.shared.u8 [%rd965], %rs292;
st.shared.u8 [%rd966], %rs291;

BB10_186:
bar.sync 0;
ld.shared.u16 %rs293, [%rd95];
ld.shared.u16 %rs294, [%rd93];

	{ cvt.f32.f16 %f71, %rs293;}


	
	{ cvt.f32.f16 %f72, %rs294;}


	setp.leu.f32	%p147, %f71, %f72;
@%p147 bra BB10_188;

cvt.u64.u32	%rd972, %r22;
add.s64 %rd974, %rd65, %rd972;
ld.shared.u8 %rs295, [%rd974];
mov.u32 %r1127, 1;
setp.ne.s16	%p148, %rs295, 0;
@%p148 bra BB10_189;

BB10_188:
add.s32 %r1083, %r22, 2;
cvt.u64.u32	%rd975, %r1083;
add.s64 %rd977, %rd65, %rd975;
ld.shared.u8 %rs296, [%rd977];
setp.eq.s16	%p149, %rs296, 0;
selp.u32	%r1127, 1, 0, %p149;

BB10_189:
bfe.u32 %r823, %r16, 7, 1;
setp.ne.s32	%p150, %r1127, %r823;
@%p150 bra BB10_191;

add.s32 %r1084, %r22, 2;
cvt.u64.u32	%rd978, %r22;
ld.shared.u16 %rs297, [%rd95];
cvt.u64.u32	%rd982, %r1084;
ld.shared.u16 %rs298, [%rd93];
st.shared.u16 [%rd95], %rs298;
st.shared.u16 [%rd93], %rs297;
mul.wide.u32 %rd985, %r22, 8;
add.s64 %rd987, %rd64, %rd985;
ld.shared.u64 %rd988, [%rd987];
mul.wide.u32 %rd989, %r1084, 8;
add.s64 %rd990, %rd64, %rd989;
ld.shared.u64 %rd991, [%rd990];
st.shared.u64 [%rd987], %rd991;
st.shared.u64 [%rd990], %rd988;
add.s64 %rd993, %rd65, %rd978;
ld.shared.u8 %rs299, [%rd993];
add.s64 %rd994, %rd65, %rd982;
ld.shared.u8 %rs300, [%rd994];
st.shared.u8 [%rd993], %rs300;
st.shared.u8 [%rd994], %rs299;

BB10_191:
bar.sync 0;
ld.shared.u16 %rs301, [%rd73];
ld.shared.u16 %rs302, [%rd73+2];

	{ cvt.f32.f16 %f73, %rs301;}


	
	{ cvt.f32.f16 %f74, %rs302;}


	setp.leu.f32	%p151, %f73, %f74;
@%p151 bra BB10_193;

cvt.u64.u32	%rd998, %r144;
add.s64 %rd1000, %rd65, %rd998;
ld.shared.u8 %rs303, [%rd1000];
mov.u32 %r1128, 1;
setp.ne.s16	%p152, %rs303, 0;
@%p152 bra BB10_194;

BB10_193:
cvt.u64.u32	%rd1001, %r144;
add.s64 %rd1003, %rd65, %rd1001;
ld.shared.u8 %rs304, [%rd1003+1];
setp.eq.s16	%p153, %rs304, 0;
selp.u32	%r1128, 1, 0, %p153;

BB10_194:
bfe.u32 %r837, %r16, 7, 1;
setp.ne.s32	%p154, %r1128, %r837;
@%p154 bra BB10_196;

cvt.u64.u32	%rd1004, %r144;
ld.shared.u16 %rs305, [%rd73];
ld.shared.u16 %rs306, [%rd73+2];
st.shared.u16 [%rd73], %rs306;
st.shared.u16 [%rd73+2], %rs305;
mul.wide.u32 %rd1008, %r144, 8;
add.s64 %rd1010, %rd64, %rd1008;
ld.shared.u64 %rd1011, [%rd1010];
ld.shared.u64 %rd1012, [%rd1010+8];
st.shared.u64 [%rd1010], %rd1012;
st.shared.u64 [%rd1010+8], %rd1011;
add.s64 %rd1014, %rd65, %rd1004;
ld.shared.u8 %rs307, [%rd1014];
ld.shared.u8 %rs308, [%rd1014+1];
st.shared.u8 [%rd1014], %rs308;
st.shared.u8 [%rd1014+1], %rs307;

BB10_196:
mov.u32 %r1129, 256;

BB10_197:
bar.sync 0;
add.s32 %r842, %r1129, -1;
and.b32 %r843, %r842, %r16;
sub.s32 %r845, %r144, %r843;
add.s32 %r846, %r845, %r1129;
cvt.u64.u32	%rd18, %r846;
mul.wide.u32 %rd1015, %r846, 2;
add.s64 %rd22, %rd62, %rd1015;
add.s64 %rd19, %rd65, %rd18;
cvt.u64.u32	%rd20, %r845;
mul.wide.u32 %rd1018, %r845, 2;
add.s64 %rd21, %rd62, %rd1018;
ld.shared.u16 %rs309, [%rd21];
ld.shared.u16 %rs310, [%rd22];

	{ cvt.f32.f16 %f75, %rs309;}


	
	{ cvt.f32.f16 %f76, %rs310;}


	add.s64 %rd23, %rd65, %rd20;
setp.leu.f32	%p155, %f75, %f76;
@%p155 bra BB10_199;

ld.shared.u8 %rs311, [%rd23];
mov.u32 %r1130, 1;
setp.ne.s16	%p156, %rs311, 0;
@%p156 bra BB10_200;

BB10_199:
ld.shared.u8 %rs312, [%rd19];
setp.eq.s16	%p157, %rs312, 0;
selp.u32	%r1130, 1, 0, %p157;

BB10_200:
bfe.u32 %r849, %r16, 8, 1;
setp.ne.s32	%p158, %r1130, %r849;
@%p158 bra BB10_202;

shl.b64 %rd1019, %rd18, 3;
add.s64 %rd1021, %rd64, %rd1019;
ld.shared.u16 %rs313, [%rd21];
ld.shared.u16 %rs314, [%rd22];
st.shared.u16 [%rd21], %rs314;
st.shared.u16 [%rd22], %rs313;
shl.b64 %rd1022, %rd20, 3;
add.s64 %rd1023, %rd64, %rd1022;
ld.shared.u64 %rd1024, [%rd1023];
ld.shared.u64 %rd1025, [%rd1021];
st.shared.u64 [%rd1023], %rd1025;
st.shared.u64 [%rd1021], %rd1024;
ld.shared.u8 %rs315, [%rd23];
ld.shared.u8 %rs316, [%rd19];
st.shared.u8 [%rd23], %rs316;
st.shared.u8 [%rd19], %rs315;

BB10_202:
shr.u32 %r108, %r1129, 1;
bar.sync 0;
add.s32 %r850, %r108, -1;
and.b32 %r852, %r850, %r16;
sub.s32 %r854, %r144, %r852;
add.s32 %r855, %r854, %r108;
cvt.u64.u32	%rd24, %r855;
mul.wide.u32 %rd1026, %r855, 2;
add.s64 %rd28, %rd62, %rd1026;
add.s64 %rd25, %rd65, %rd24;
cvt.u64.u32	%rd26, %r854;
mul.wide.u32 %rd1029, %r854, 2;
add.s64 %rd27, %rd62, %rd1029;
ld.shared.u16 %rs317, [%rd27];
ld.shared.u16 %rs318, [%rd28];

	{ cvt.f32.f16 %f77, %rs317;}


	
	{ cvt.f32.f16 %f78, %rs318;}


	add.s64 %rd29, %rd65, %rd26;
setp.leu.f32	%p159, %f77, %f78;
@%p159 bra BB10_204;

ld.shared.u8 %rs319, [%rd29];
mov.u32 %r1131, 1;
setp.ne.s16	%p160, %rs319, 0;
@%p160 bra BB10_205;

BB10_204:
ld.shared.u8 %rs320, [%rd25];
setp.eq.s16	%p161, %rs320, 0;
selp.u32	%r1131, 1, 0, %p161;

BB10_205:
bfe.u32 %r858, %r16, 8, 1;
setp.ne.s32	%p162, %r1131, %r858;
@%p162 bra BB10_207;

shl.b64 %rd1030, %rd24, 3;
add.s64 %rd1032, %rd64, %rd1030;
ld.shared.u16 %rs321, [%rd27];
ld.shared.u16 %rs322, [%rd28];
st.shared.u16 [%rd27], %rs322;
st.shared.u16 [%rd28], %rs321;
shl.b64 %rd1033, %rd26, 3;
add.s64 %rd1034, %rd64, %rd1033;
ld.shared.u64 %rd1035, [%rd1034];
ld.shared.u64 %rd1036, [%rd1032];
st.shared.u64 [%rd1034], %rd1036;
st.shared.u64 [%rd1032], %rd1035;
ld.shared.u8 %rs323, [%rd29];
ld.shared.u8 %rs324, [%rd25];
st.shared.u8 [%rd29], %rs324;
st.shared.u8 [%rd25], %rs323;

BB10_207:
shr.u32 %r111, %r1129, 2;
bar.sync 0;
add.s32 %r859, %r111, -1;
and.b32 %r861, %r859, %r16;
sub.s32 %r863, %r144, %r861;
add.s32 %r864, %r863, %r111;
cvt.u64.u32	%rd30, %r864;
mul.wide.u32 %rd1037, %r864, 2;
add.s64 %rd34, %rd62, %rd1037;
add.s64 %rd31, %rd65, %rd30;
cvt.u64.u32	%rd32, %r863;
mul.wide.u32 %rd1040, %r863, 2;
add.s64 %rd33, %rd62, %rd1040;
ld.shared.u16 %rs325, [%rd33];
ld.shared.u16 %rs326, [%rd34];

	{ cvt.f32.f16 %f79, %rs325;}


	
	{ cvt.f32.f16 %f80, %rs326;}


	add.s64 %rd35, %rd65, %rd32;
setp.leu.f32	%p163, %f79, %f80;
@%p163 bra BB10_209;

ld.shared.u8 %rs327, [%rd35];
mov.u32 %r1132, 1;
setp.ne.s16	%p164, %rs327, 0;
@%p164 bra BB10_210;

BB10_209:
ld.shared.u8 %rs328, [%rd31];
setp.eq.s16	%p165, %rs328, 0;
selp.u32	%r1132, 1, 0, %p165;

BB10_210:
bfe.u32 %r867, %r16, 8, 1;
setp.ne.s32	%p166, %r1132, %r867;
@%p166 bra BB10_212;

shl.b64 %rd1041, %rd30, 3;
add.s64 %rd1043, %rd64, %rd1041;
ld.shared.u16 %rs329, [%rd33];
ld.shared.u16 %rs330, [%rd34];
st.shared.u16 [%rd33], %rs330;
st.shared.u16 [%rd34], %rs329;
shl.b64 %rd1044, %rd32, 3;
add.s64 %rd1045, %rd64, %rd1044;
ld.shared.u64 %rd1046, [%rd1045];
ld.shared.u64 %rd1047, [%rd1043];
st.shared.u64 [%rd1045], %rd1047;
st.shared.u64 [%rd1043], %rd1046;
ld.shared.u8 %rs331, [%rd35];
ld.shared.u8 %rs332, [%rd31];
st.shared.u8 [%rd35], %rs332;
st.shared.u8 [%rd31], %rs331;

BB10_212:
shr.u32 %r1129, %r1129, 3;
setp.ne.s32	%p167, %r1129, 0;
@%p167 bra BB10_197;

bar.sync 0;
and.b32 %r868, %r16, 511;
sub.s32 %r869, %r144, %r868;
add.s32 %r870, %r869, 512;
cvt.u64.u32	%rd36, %r870;
mul.wide.u32 %rd1048, %r870, 2;
add.s64 %rd39, %rd62, %rd1048;
cvt.u64.u32	%rd37, %r869;
mul.wide.u32 %rd1050, %r869, 2;
add.s64 %rd38, %rd62, %rd1050;
ld.shared.u16 %rs333, [%rd38];
ld.shared.u16 %rs334, [%rd39];

	{ cvt.f32.f16 %f81, %rs333;}


	
	{ cvt.f32.f16 %f82, %rs334;}


	add.s64 %rd40, %rd65, %rd37;
setp.leu.f32	%p168, %f81, %f82;
@%p168 bra BB10_215;

ld.shared.u8 %rs335, [%rd40];
setp.ne.s16	%p169, %rs335, 0;
@%p169 bra BB10_217;

BB10_215:
add.s64 %rd41, %rd65, %rd36;
ld.shared.u8 %rs7, [%rd41];
setp.eq.s16	%p170, %rs7, 0;
@%p170 bra BB10_217;

shl.b64 %rd1053, %rd36, 3;
add.s64 %rd1055, %rd64, %rd1053;
ld.shared.u16 %rs336, [%rd38];
ld.shared.u16 %rs337, [%rd39];
st.shared.u16 [%rd38], %rs337;
st.shared.u16 [%rd39], %rs336;
shl.b64 %rd1056, %rd37, 3;
add.s64 %rd1057, %rd64, %rd1056;
ld.shared.u64 %rd1058, [%rd1057];
ld.shared.u64 %rd1059, [%rd1055];
st.shared.u64 [%rd1057], %rd1059;
st.shared.u64 [%rd1055], %rd1058;
ld.shared.u8 %rs338, [%rd40];
st.shared.u8 [%rd40], %rs7;
st.shared.u8 [%rd41], %rs338;

BB10_217:
bar.sync 0;
mov.u32 %r1088, %tid.x;
mov.u64 %rd1318, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r872, %r1088, 255;
sub.s32 %r874, %r144, %r872;
add.s32 %r875, %r874, 256;
cvt.u64.u32	%rd42, %r875;
mul.wide.u32 %rd1060, %r875, 2;
add.s64 %rd45, %rd1318, %rd1060;
cvt.u64.u32	%rd43, %r874;
mul.wide.u32 %rd1062, %r874, 2;
add.s64 %rd44, %rd1318, %rd1062;
ld.shared.u16 %rs339, [%rd44];
ld.shared.u16 %rs340, [%rd45];

	{ cvt.f32.f16 %f83, %rs339;}


	
	{ cvt.f32.f16 %f84, %rs340;}


	add.s64 %rd46, %rd65, %rd43;
setp.leu.f32	%p171, %f83, %f84;
@%p171 bra BB10_219;

ld.shared.u8 %rs341, [%rd46];
setp.ne.s16	%p172, %rs341, 0;
@%p172 bra BB10_221;

BB10_219:
add.s64 %rd47, %rd65, %rd42;
ld.shared.u8 %rs8, [%rd47];
setp.eq.s16	%p173, %rs8, 0;
@%p173 bra BB10_221;

shl.b64 %rd1065, %rd42, 3;
add.s64 %rd1067, %rd64, %rd1065;
ld.shared.u16 %rs342, [%rd44];
ld.shared.u16 %rs343, [%rd45];
st.shared.u16 [%rd44], %rs343;
st.shared.u16 [%rd45], %rs342;
shl.b64 %rd1068, %rd43, 3;
add.s64 %rd1069, %rd64, %rd1068;
ld.shared.u64 %rd1070, [%rd1069];
ld.shared.u64 %rd1071, [%rd1067];
st.shared.u64 [%rd1069], %rd1071;
st.shared.u64 [%rd1067], %rd1070;
ld.shared.u8 %rs344, [%rd46];
st.shared.u8 [%rd46], %rs8;
st.shared.u8 [%rd47], %rs344;

BB10_221:
bar.sync 0;
ld.shared.u16 %rs345, [%rd803];
ld.shared.u16 %rs346, [%rd801];

	{ cvt.f32.f16 %f85, %rs345;}


	
	{ cvt.f32.f16 %f86, %rs346;}


	setp.leu.f32	%p174, %f85, %f86;
@%p174 bra BB10_223;

cvt.u64.u32	%rd1077, %r88;
add.s64 %rd1079, %rd65, %rd1077;
ld.shared.u8 %rs347, [%rd1079];
setp.ne.s16	%p175, %rs347, 0;
@%p175 bra BB10_225;

BB10_223:
add.s32 %r1070, %r88, 128;
cvt.u64.u32	%rd1080, %r1070;
add.s64 %rd1082, %rd65, %rd1080;
ld.shared.u8 %rs9, [%rd1082];
setp.eq.s16	%p176, %rs9, 0;
@%p176 bra BB10_225;

add.s32 %r1071, %r88, 128;
cvt.u64.u32	%rd1083, %r88;
ld.shared.u16 %rs348, [%rd803];
ld.shared.u16 %rs349, [%rd801];
st.shared.u16 [%rd803], %rs349;
st.shared.u16 [%rd801], %rs348;
mul.wide.u32 %rd1090, %r88, 8;
add.s64 %rd1092, %rd64, %rd1090;
ld.shared.u64 %rd1093, [%rd1092];
mul.wide.u32 %rd1094, %r1071, 8;
add.s64 %rd1095, %rd64, %rd1094;
ld.shared.u64 %rd1096, [%rd1095];
st.shared.u64 [%rd1092], %rd1096;
st.shared.u64 [%rd1095], %rd1093;
add.s64 %rd1098, %rd65, %rd1083;
ld.shared.u8 %rs350, [%rd1098];
st.shared.u8 [%rd1098], %rs9;
st.shared.u8 [%rd1082], %rs350;

BB10_225:
bar.sync 0;
ld.shared.u16 %rs351, [%rd615];
ld.shared.u16 %rs352, [%rd613];

	{ cvt.f32.f16 %f87, %rs351;}


	
	{ cvt.f32.f16 %f88, %rs352;}


	setp.leu.f32	%p177, %f87, %f88;
@%p177 bra BB10_227;

cvt.u64.u32	%rd1105, %r72;
add.s64 %rd1107, %rd65, %rd1105;
ld.shared.u8 %rs353, [%rd1107];
setp.ne.s16	%p178, %rs353, 0;
@%p178 bra BB10_229;

BB10_227:
add.s32 %r1072, %r72, 64;
cvt.u64.u32	%rd1108, %r1072;
add.s64 %rd1110, %rd65, %rd1108;
ld.shared.u8 %rs10, [%rd1110];
setp.eq.s16	%p179, %rs10, 0;
@%p179 bra BB10_229;

add.s32 %r1073, %r72, 64;
cvt.u64.u32	%rd1111, %r72;
ld.shared.u16 %rs354, [%rd615];
ld.shared.u16 %rs355, [%rd613];
st.shared.u16 [%rd615], %rs355;
st.shared.u16 [%rd613], %rs354;
mul.wide.u32 %rd1118, %r72, 8;
add.s64 %rd1120, %rd64, %rd1118;
ld.shared.u64 %rd1121, [%rd1120];
mul.wide.u32 %rd1122, %r1073, 8;
add.s64 %rd1123, %rd64, %rd1122;
ld.shared.u64 %rd1124, [%rd1123];
st.shared.u64 [%rd1120], %rd1124;
st.shared.u64 [%rd1123], %rd1121;
add.s64 %rd1126, %rd65, %rd1111;
ld.shared.u8 %rs356, [%rd1126];
st.shared.u8 [%rd1126], %rs10;
st.shared.u8 [%rd1110], %rs356;

BB10_229:
bar.sync 0;
ld.shared.u16 %rs357, [%rd455];
ld.shared.u16 %rs358, [%rd453];

	{ cvt.f32.f16 %f89, %rs357;}


	
	{ cvt.f32.f16 %f90, %rs358;}


	setp.leu.f32	%p180, %f89, %f90;
@%p180 bra BB10_231;

cvt.u64.u32	%rd1133, %r58;
add.s64 %rd1135, %rd65, %rd1133;
ld.shared.u8 %rs359, [%rd1135];
setp.ne.s16	%p181, %rs359, 0;
@%p181 bra BB10_233;

BB10_231:
add.s32 %r1074, %r58, 32;
cvt.u64.u32	%rd1136, %r1074;
add.s64 %rd1138, %rd65, %rd1136;
ld.shared.u8 %rs11, [%rd1138];
setp.eq.s16	%p182, %rs11, 0;
@%p182 bra BB10_233;

add.s32 %r1075, %r58, 32;
cvt.u64.u32	%rd1139, %r58;
ld.shared.u16 %rs360, [%rd455];
ld.shared.u16 %rs361, [%rd453];
st.shared.u16 [%rd455], %rs361;
st.shared.u16 [%rd453], %rs360;
mul.wide.u32 %rd1146, %r58, 8;
add.s64 %rd1148, %rd64, %rd1146;
ld.shared.u64 %rd1149, [%rd1148];
mul.wide.u32 %rd1150, %r1075, 8;
add.s64 %rd1151, %rd64, %rd1150;
ld.shared.u64 %rd1152, [%rd1151];
st.shared.u64 [%rd1148], %rd1152;
st.shared.u64 [%rd1151], %rd1149;
add.s64 %rd1154, %rd65, %rd1139;
ld.shared.u8 %rs362, [%rd1154];
st.shared.u8 [%rd1154], %rs11;
st.shared.u8 [%rd1138], %rs362;

BB10_233:
bar.sync 0;
ld.shared.u16 %rs363, [%rd323];
ld.shared.u16 %rs364, [%rd321];

	{ cvt.f32.f16 %f91, %rs363;}


	
	{ cvt.f32.f16 %f92, %rs364;}


	setp.leu.f32	%p183, %f91, %f92;
@%p183 bra BB10_235;

cvt.u64.u32	%rd1161, %r46;
add.s64 %rd1163, %rd65, %rd1161;
ld.shared.u8 %rs365, [%rd1163];
setp.ne.s16	%p184, %rs365, 0;
@%p184 bra BB10_237;

BB10_235:
add.s32 %r1076, %r46, 16;
cvt.u64.u32	%rd1164, %r1076;
add.s64 %rd1166, %rd65, %rd1164;
ld.shared.u8 %rs12, [%rd1166];
setp.eq.s16	%p185, %rs12, 0;
@%p185 bra BB10_237;

add.s32 %r1077, %r46, 16;
cvt.u64.u32	%rd1167, %r46;
ld.shared.u16 %rs366, [%rd323];
ld.shared.u16 %rs367, [%rd321];
st.shared.u16 [%rd323], %rs367;
st.shared.u16 [%rd321], %rs366;
mul.wide.u32 %rd1174, %r46, 8;
add.s64 %rd1176, %rd64, %rd1174;
ld.shared.u64 %rd1177, [%rd1176];
mul.wide.u32 %rd1178, %r1077, 8;
add.s64 %rd1179, %rd64, %rd1178;
ld.shared.u64 %rd1180, [%rd1179];
st.shared.u64 [%rd1176], %rd1180;
st.shared.u64 [%rd1179], %rd1177;
add.s64 %rd1182, %rd65, %rd1167;
ld.shared.u8 %rs368, [%rd1182];
st.shared.u8 [%rd1182], %rs12;
st.shared.u8 [%rd1166], %rs368;

BB10_237:
bar.sync 0;
ld.shared.u16 %rs369, [%rd219];
ld.shared.u16 %rs370, [%rd217];

	{ cvt.f32.f16 %f93, %rs369;}


	
	{ cvt.f32.f16 %f94, %rs370;}


	setp.leu.f32	%p186, %f93, %f94;
@%p186 bra BB10_239;

cvt.u64.u32	%rd1189, %r36;
add.s64 %rd1191, %rd65, %rd1189;
ld.shared.u8 %rs371, [%rd1191];
setp.ne.s16	%p187, %rs371, 0;
@%p187 bra BB10_241;

BB10_239:
add.s32 %r1064, %r36, 8;
cvt.u64.u32	%rd1192, %r1064;
add.s64 %rd1194, %rd65, %rd1192;
ld.shared.u8 %rs13, [%rd1194];
setp.eq.s16	%p188, %rs13, 0;
@%p188 bra BB10_241;

add.s32 %r1065, %r36, 8;
cvt.u64.u32	%rd1195, %r36;
ld.shared.u16 %rs372, [%rd219];
ld.shared.u16 %rs373, [%rd217];
st.shared.u16 [%rd219], %rs373;
st.shared.u16 [%rd217], %rs372;
mul.wide.u32 %rd1202, %r36, 8;
add.s64 %rd1204, %rd64, %rd1202;
ld.shared.u64 %rd1205, [%rd1204];
mul.wide.u32 %rd1206, %r1065, 8;
add.s64 %rd1207, %rd64, %rd1206;
ld.shared.u64 %rd1208, [%rd1207];
st.shared.u64 [%rd1204], %rd1208;
st.shared.u64 [%rd1207], %rd1205;
add.s64 %rd1210, %rd65, %rd1195;
ld.shared.u8 %rs374, [%rd1210];
st.shared.u8 [%rd1210], %rs13;
st.shared.u8 [%rd1194], %rs374;

BB10_241:
bar.sync 0;
ld.shared.u16 %rs375, [%rd143];
ld.shared.u16 %rs376, [%rd141];

	{ cvt.f32.f16 %f95, %rs375;}


	
	{ cvt.f32.f16 %f96, %rs376;}


	setp.leu.f32	%p189, %f95, %f96;
@%p189 bra BB10_243;

cvt.u64.u32	%rd1217, %r28;
add.s64 %rd1219, %rd65, %rd1217;
ld.shared.u8 %rs377, [%rd1219];
setp.ne.s16	%p190, %rs377, 0;
@%p190 bra BB10_245;

BB10_243:
add.s32 %r1066, %r28, 4;
cvt.u64.u32	%rd1220, %r1066;
add.s64 %rd1222, %rd65, %rd1220;
ld.shared.u8 %rs14, [%rd1222];
setp.eq.s16	%p191, %rs14, 0;
@%p191 bra BB10_245;

add.s32 %r1067, %r28, 4;
cvt.u64.u32	%rd1223, %r28;
ld.shared.u16 %rs378, [%rd143];
ld.shared.u16 %rs379, [%rd141];
st.shared.u16 [%rd143], %rs379;
st.shared.u16 [%rd141], %rs378;
mul.wide.u32 %rd1230, %r28, 8;
add.s64 %rd1232, %rd64, %rd1230;
ld.shared.u64 %rd1233, [%rd1232];
mul.wide.u32 %rd1234, %r1067, 8;
add.s64 %rd1235, %rd64, %rd1234;
ld.shared.u64 %rd1236, [%rd1235];
st.shared.u64 [%rd1232], %rd1236;
st.shared.u64 [%rd1235], %rd1233;
add.s64 %rd1238, %rd65, %rd1223;
ld.shared.u8 %rs380, [%rd1238];
st.shared.u8 [%rd1238], %rs14;
st.shared.u8 [%rd1222], %rs380;

BB10_245:
bar.sync 0;
ld.shared.u16 %rs381, [%rd95];
ld.shared.u16 %rs382, [%rd93];

	{ cvt.f32.f16 %f97, %rs381;}


	
	{ cvt.f32.f16 %f98, %rs382;}


	setp.leu.f32	%p192, %f97, %f98;
@%p192 bra BB10_247;

cvt.u64.u32	%rd1245, %r22;
add.s64 %rd1247, %rd65, %rd1245;
ld.shared.u8 %rs383, [%rd1247];
setp.ne.s16	%p193, %rs383, 0;
@%p193 bra BB10_249;

BB10_247:
add.s32 %r1068, %r22, 2;
cvt.u64.u32	%rd1248, %r1068;
add.s64 %rd1250, %rd65, %rd1248;
ld.shared.u8 %rs15, [%rd1250];
setp.eq.s16	%p194, %rs15, 0;
@%p194 bra BB10_249;

add.s32 %r1069, %r22, 2;
cvt.u64.u32	%rd1251, %r22;
ld.shared.u16 %rs384, [%rd95];
ld.shared.u16 %rs385, [%rd93];
st.shared.u16 [%rd95], %rs385;
st.shared.u16 [%rd93], %rs384;
mul.wide.u32 %rd1258, %r22, 8;
add.s64 %rd1260, %rd64, %rd1258;
ld.shared.u64 %rd1261, [%rd1260];
mul.wide.u32 %rd1262, %r1069, 8;
add.s64 %rd1263, %rd64, %rd1262;
ld.shared.u64 %rd1264, [%rd1263];
st.shared.u64 [%rd1260], %rd1264;
st.shared.u64 [%rd1263], %rd1261;
add.s64 %rd1266, %rd65, %rd1251;
ld.shared.u8 %rs386, [%rd1266];
st.shared.u8 [%rd1266], %rs15;
st.shared.u8 [%rd1250], %rs386;

BB10_249:
bar.sync 0;
ld.shared.u16 %rs387, [%rd73];
ld.shared.u16 %rs388, [%rd73+2];

	{ cvt.f32.f16 %f99, %rs387;}


	
	{ cvt.f32.f16 %f100, %rs388;}


	setp.leu.f32	%p195, %f99, %f100;
@%p195 bra BB10_251;

cvt.u64.u32	%rd1271, %r144;
add.s64 %rd1273, %rd65, %rd1271;
ld.shared.u8 %rs389, [%rd1273];
setp.ne.s16	%p196, %rs389, 0;
@%p196 bra BB10_253;

BB10_251:
cvt.u64.u32	%rd1274, %r144;
add.s64 %rd1276, %rd65, %rd1274;
ld.shared.u8 %rs16, [%rd1276+1];
setp.eq.s16	%p197, %rs16, 0;
@%p197 bra BB10_253;

ld.shared.u16 %rs390, [%rd73];
ld.shared.u16 %rs391, [%rd73+2];
st.shared.u16 [%rd73], %rs391;
st.shared.u16 [%rd73+2], %rs390;
mul.wide.u32 %rd1281, %r144, 8;
add.s64 %rd1283, %rd64, %rd1281;
ld.shared.u64 %rd1284, [%rd1283];
ld.shared.u64 %rd1285, [%rd1283+8];
st.shared.u64 [%rd1283], %rd1285;
st.shared.u64 [%rd1283+8], %rd1284;
ld.shared.u8 %rs392, [%rd1276];
st.shared.u8 [%rd1276], %rs16;
st.shared.u8 [%rd1276+1], %rs392;

BB10_253:
mov.u32 %r1078, %tid.x;
ld.param.u32 %r1025, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
setp.lt.u32	%p199, %r1078, %r1025;
bar.sync 0;
@!%p199 bra BB10_255;
bra.uni BB10_254;

BB10_254:
mov.u64 %rd1317, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
ld.param.u32 %r1063, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.param.u64 %rd1316, [%rd1317];
mov.u32 %r1062, %ctaid.y;
mov.u32 %r1061, %ctaid.z;
mov.u32 %r1060, %nctaid.y;
mov.u32 %r1059, %ctaid.x;
mov.u32 %r1058, %nctaid.x;
mad.lo.s32 %r1057, %r1060, %r1061, %r1062;
ld.param.u32 %r1056, [%rd1317+12];
mad.lo.s32 %r1055, %r1057, %r1058, %r1059;
rem.u32 %r1054, %r1055, %r1056;
ld.param.u32 %r1053, [%rd1317+112];
mul.lo.s32 %r1052, %r1053, %r1054;
div.u32 %r1051, %r1055, %r1056;
ld.param.u32 %r1050, [%rd1317+108];
mad.lo.s32 %r1049, %r1050, %r1051, %r1052;
ld.param.u32 %r1048, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mov.u32 %r1047, %tid.x;
mad.lo.s32 %r1046, %r1047, %r1048, %r1049;
mul.wide.u32 %rd1315, %r1046, 2;
cvta.to.global.u64 %rd1314, %rd1316;
add.s64 %rd1313, %rd1314, %rd1315;
ld.shared.u16 %rs393, [%rd12];
st.global.u16 [%rd1313], %rs393;
ld.shared.u64 %rd1294, [%rd13];
mad.lo.s32 %r1019, %r1047, %r1063, %r15;
ld.local.u64 %rd1295, [%rd2];
mul.wide.u32 %rd1296, %r1019, 8;
add.s64 %rd1297, %rd1295, %rd1296;
st.u64 [%rd1297], %rd1294;

BB10_255:
mov.u32 %r1079, %tid.x;
ld.param.u32 %r1027, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
add.s32 %r1026, %r1079, 512;
setp.ge.u32	%p200, %r1026, %r1027;
@%p200 bra BB10_257;

add.s32 %r1045, %r16, 512;
mov.u64 %rd1312, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
ld.param.u64 %rd1311, [%rd1312];
mov.u32 %r1044, %ctaid.y;
mov.u32 %r1043, %ctaid.z;
mov.u32 %r1042, %nctaid.y;
mov.u32 %r1041, %ctaid.x;
mov.u32 %r1040, %nctaid.x;
mad.lo.s32 %r1039, %r1042, %r1043, %r1044;
ld.param.u32 %r1038, [%rd1312+12];
mad.lo.s32 %r1037, %r1039, %r1040, %r1041;
rem.u32 %r1036, %r1037, %r1038;
ld.param.u32 %r1035, [%rd1312+112];
mul.lo.s32 %r1034, %r1035, %r1036;
div.u32 %r1033, %r1037, %r1038;
ld.param.u32 %r1032, [%rd1312+108];
mad.lo.s32 %r1031, %r1032, %r1033, %r1034;
ld.param.u32 %r1030, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mad.lo.s32 %r1029, %r1045, %r1030, %r1031;
mul.wide.u32 %rd1310, %r1029, 2;
cvta.to.global.u64 %rd1309, %rd1311;
add.s64 %rd1308, %rd1309, %rd1310;
ld.param.u32 %r1028, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.shared.u16 %rs394, [%rd12+1024];
st.global.u16 [%rd1308], %rs394;
ld.shared.u64 %rd1304, [%rd13+4096];
mad.lo.s32 %r1024, %r1045, %r1028, %r15;
ld.local.u64 %rd1305, [%rd2];
mul.wide.u32 %rd1306, %r1024, 8;
add.s64 %rd1307, %rd1305, %rd1306;
st.u64 [%rd1307], %rd1304;

BB10_257:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot11[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<201>;
.reg .b16 %rs<397>;
.reg .f32 %f<101>;
.reg .b32 %r<1133>;
.reg .b64 %rd<1323>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[2048];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1322, __local_depot11;
cvta.local.u64 %SP, %rd1322;
ld.param.u32 %r117, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r118, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r119, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r120, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd48, %SP, 0;
cvta.to.local.u64 %rd2, %rd48;
ld.param.u64 %rd49, [%rd1];
cvta.to.global.u64 %rd3, %rd49;
mov.u32 %r1089, 0;
mov.pred %p4, 0;
@%p4 bra BB11_2;

BB11_1:
mul.wide.s32 %rd50, %r1089, 8;
add.s64 %rd51, %rd4, %rd50;
ld.param.u64 %rd52, [%rd51];
add.s64 %rd53, %rd2, %rd50;
st.local.u64 [%rd53], %rd52;
add.s32 %r1089, %r1089, 1;
setp.lt.u32	%p5, %r1089, 27;
@%p5 bra BB11_1;

BB11_2:
mov.u32 %r122, %nctaid.y;
mov.u32 %r123, %ctaid.z;
mov.u32 %r124, %ctaid.y;
mad.lo.s32 %r125, %r122, %r123, %r124;
mov.u32 %r126, %nctaid.x;
mov.u32 %r127, %ctaid.x;
mad.lo.s32 %r1091, %r125, %r126, %r127;
setp.ge.u32	%p6, %r1091, %r117;
@%p6 bra BB11_257;

ld.param.u32 %r129, [%rd1+12];
ld.param.u32 %r130, [%rd1+112];
rem.u32 %r131, %r1091, %r129;
mul.lo.s32 %r132, %r130, %r131;
div.u32 %r133, %r1091, %r129;
ld.param.u32 %r134, [%rd1+108];
mad.lo.s32 %r4, %r134, %r133, %r132;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1090, %r5, -1;
mov.u32 %r1092, 0;
setp.lt.s32	%p7, %r1090, 1;
@%p7 bra BB11_6;

mul.wide.s32 %rd54, %r5, 4;
add.s64 %rd1319, %rd2, %rd54;
mov.u32 %r1092, 0;

BB11_5:
ld.local.u32 %r136, [%rd1319+4];
rem.u32 %r137, %r1091, %r136;
ld.local.u32 %r138, [%rd1319+104];
mad.lo.s32 %r1092, %r138, %r137, %r1092;
div.u32 %r1091, %r1091, %r136;
add.s64 %rd1319, %rd1319, -4;
add.s32 %r1090, %r1090, -1;
setp.gt.s32	%p8, %r1090, 0;
@%p8 bra BB11_5;

BB11_6:
ld.local.u32 %r139, [%rd2+108];
mad.lo.s32 %r15, %r139, %r1091, %r1092;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 512;
setp.lt.u32	%p1, %r16, %r118;
mad.lo.s32 %r140, %r16, %r119, %r4;
mul.wide.u32 %rd55, %r140, 2;
add.s64 %rd9, %rd3, %rd55;
@%p1 bra BB11_8;
bra.uni BB11_7;

BB11_8:
ld.global.u16 %rs395, [%rd9];
bra.uni BB11_9;

BB11_7:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs395, %f1;}



BB11_9:
mov.u64 %rd1320, 0;
setp.ge.u32	%p9, %r16, %r118;
@%p9 bra BB11_11;

mad.lo.s32 %r141, %r16, %r120, %r15;
ld.local.u64 %rd57, [%rd2];
mul.wide.u32 %rd58, %r141, 8;
add.s64 %rd59, %rd57, %rd58;
ld.u64 %rd1320, [%rd59];

BB11_11:
selp.u16	%rs18, 1, 0, %p1;
cvt.s64.s32	%rd60, %r16;
mul.wide.s32 %rd61, %r16, 2;
mov.u64 %rd62, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd12, %rd62, %rd61;
st.shared.u16 [%rd12], %rs395;
mul.wide.s32 %rd63, %r16, 8;
mov.u64 %rd64, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd13, %rd64, %rd63;
st.shared.u64 [%rd13], %rd1320;
mov.u64 %rd65, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd14, %rd65, %rd60;
st.shared.u8 [%rd14], %rs18;
setp.lt.u32	%p2, %r17, %r118;
mad.lo.s32 %r142, %r17, %r119, %r4;
mul.wide.u32 %rd66, %r142, 2;
add.s64 %rd15, %rd3, %rd66;
@%p2 bra BB11_13;
bra.uni BB11_12;

BB11_13:
ld.global.u16 %rs396, [%rd15];
bra.uni BB11_14;

BB11_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs396, %f2;}



BB11_14:
mov.u64 %rd1321, 0;
setp.ge.u32	%p10, %r17, %r118;
@%p10 bra BB11_16;

mad.lo.s32 %r143, %r17, %r120, %r15;
ld.local.u64 %rd68, [%rd2];
mul.wide.u32 %rd69, %r143, 8;
add.s64 %rd70, %rd68, %rd69;
ld.u64 %rd1321, [%rd70];

BB11_16:
selp.u16	%rs20, 1, 0, %p2;
st.shared.u16 [%rd12+1024], %rs396;
st.shared.u64 [%rd13+4096], %rd1321;
st.shared.u8 [%rd14+512], %rs20;
bar.sync 0;
shl.b32 %r144, %r16, 1;
mul.wide.u32 %rd71, %r144, 2;
add.s64 %rd73, %rd62, %rd71;
ld.shared.u16 %rs21, [%rd73];
ld.shared.u16 %rs22, [%rd73+2];

	{ cvt.f32.f16 %f3, %rs21;}


	
	{ cvt.f32.f16 %f4, %rs22;}


	setp.geu.f32	%p11, %f3, %f4;
@%p11 bra BB11_18;

cvt.u64.u32	%rd74, %r144;
add.s64 %rd76, %rd65, %rd74;
ld.shared.u8 %rs23, [%rd76];
mov.u32 %r1093, 1;
setp.ne.s16	%p12, %rs23, 0;
@%p12 bra BB11_19;

BB11_18:
cvt.u64.u32	%rd77, %r144;
add.s64 %rd79, %rd65, %rd77;
ld.shared.u8 %rs24, [%rd79+1];
setp.eq.s16	%p13, %rs24, 0;
selp.u32	%r1093, 1, 0, %p13;

BB11_19:
and.b32 %r150, %r16, 1;
setp.ne.s32	%p14, %r1093, %r150;
@%p14 bra BB11_21;

mul.wide.u32 %rd80, %r144, 8;
add.s64 %rd82, %rd64, %rd80;
cvt.u64.u32	%rd83, %r144;
ld.shared.u16 %rs25, [%rd73];
ld.shared.u16 %rs26, [%rd73+2];
st.shared.u16 [%rd73], %rs26;
st.shared.u16 [%rd73+2], %rs25;
ld.shared.u64 %rd87, [%rd82];
ld.shared.u64 %rd88, [%rd82+8];
st.shared.u64 [%rd82], %rd88;
st.shared.u64 [%rd82+8], %rd87;
add.s64 %rd90, %rd65, %rd83;
ld.shared.u8 %rs27, [%rd90];
ld.shared.u8 %rs28, [%rd90+1];
st.shared.u8 [%rd90], %rs28;
st.shared.u8 [%rd90+1], %rs27;

BB11_21:
bar.sync 0;
sub.s32 %r22, %r144, %r150;
add.s32 %r156, %r22, 2;
mul.wide.u32 %rd91, %r156, 2;
add.s64 %rd93, %rd62, %rd91;
mul.wide.u32 %rd94, %r22, 2;
add.s64 %rd95, %rd62, %rd94;
ld.shared.u16 %rs29, [%rd95];
ld.shared.u16 %rs30, [%rd93];

	{ cvt.f32.f16 %f5, %rs29;}


	
	{ cvt.f32.f16 %f6, %rs30;}


	setp.geu.f32	%p15, %f5, %f6;
@%p15 bra BB11_23;

cvt.u64.u32	%rd96, %r22;
add.s64 %rd98, %rd65, %rd96;
ld.shared.u8 %rs31, [%rd98];
mov.u32 %r1094, 1;
setp.ne.s16	%p16, %rs31, 0;
@%p16 bra BB11_24;

BB11_23:
cvt.u64.u32	%rd99, %r156;
add.s64 %rd101, %rd65, %rd99;
ld.shared.u8 %rs32, [%rd101];
setp.eq.s16	%p17, %rs32, 0;
selp.u32	%r1094, 1, 0, %p17;

BB11_24:
bfe.u32 %r168, %r16, 1, 1;
setp.ne.s32	%p18, %r1094, %r168;
@%p18 bra BB11_26;

mul.wide.u32 %rd102, %r22, 8;
add.s64 %rd104, %rd64, %rd102;
mul.wide.u32 %rd105, %r156, 8;
add.s64 %rd106, %rd64, %rd105;
cvt.u64.u32	%rd107, %r22;
ld.shared.u16 %rs33, [%rd95];
cvt.u64.u32	%rd111, %r156;
ld.shared.u16 %rs34, [%rd93];
st.shared.u16 [%rd95], %rs34;
st.shared.u16 [%rd93], %rs33;
ld.shared.u64 %rd114, [%rd104];
ld.shared.u64 %rd115, [%rd106];
st.shared.u64 [%rd104], %rd115;
st.shared.u64 [%rd106], %rd114;
add.s64 %rd117, %rd65, %rd107;
ld.shared.u8 %rs35, [%rd117];
add.s64 %rd118, %rd65, %rd111;
ld.shared.u8 %rs36, [%rd118];
st.shared.u8 [%rd117], %rs36;
st.shared.u8 [%rd118], %rs35;

BB11_26:
bar.sync 0;
ld.shared.u16 %rs37, [%rd73];
ld.shared.u16 %rs38, [%rd73+2];

	{ cvt.f32.f16 %f7, %rs37;}


	
	{ cvt.f32.f16 %f8, %rs38;}


	setp.geu.f32	%p19, %f7, %f8;
@%p19 bra BB11_28;

cvt.u64.u32	%rd122, %r144;
add.s64 %rd124, %rd65, %rd122;
ld.shared.u8 %rs39, [%rd124];
mov.u32 %r1095, 1;
setp.ne.s16	%p20, %rs39, 0;
@%p20 bra BB11_29;

BB11_28:
cvt.u64.u32	%rd125, %r144;
add.s64 %rd127, %rd65, %rd125;
ld.shared.u8 %rs40, [%rd127+1];
setp.eq.s16	%p21, %rs40, 0;
selp.u32	%r1095, 1, 0, %p21;

BB11_29:
bfe.u32 %r183, %r16, 1, 1;
setp.ne.s32	%p22, %r1095, %r183;
@%p22 bra BB11_31;

cvt.u64.u32	%rd128, %r144;
ld.shared.u16 %rs41, [%rd73];
ld.shared.u16 %rs42, [%rd73+2];
st.shared.u16 [%rd73], %rs42;
st.shared.u16 [%rd73+2], %rs41;
mul.wide.u32 %rd132, %r144, 8;
add.s64 %rd134, %rd64, %rd132;
ld.shared.u64 %rd135, [%rd134];
ld.shared.u64 %rd136, [%rd134+8];
st.shared.u64 [%rd134], %rd136;
st.shared.u64 [%rd134+8], %rd135;
add.s64 %rd138, %rd65, %rd128;
ld.shared.u8 %rs43, [%rd138];
ld.shared.u8 %rs44, [%rd138+1];
st.shared.u8 [%rd138], %rs44;
st.shared.u8 [%rd138+1], %rs43;

BB11_31:
bar.sync 0;
and.b32 %r186, %r16, 3;
sub.s32 %r28, %r144, %r186;
add.s32 %r188, %r28, 4;
mul.wide.u32 %rd139, %r188, 2;
add.s64 %rd141, %rd62, %rd139;
mul.wide.u32 %rd142, %r28, 2;
add.s64 %rd143, %rd62, %rd142;
ld.shared.u16 %rs45, [%rd143];
ld.shared.u16 %rs46, [%rd141];

	{ cvt.f32.f16 %f9, %rs45;}


	
	{ cvt.f32.f16 %f10, %rs46;}


	setp.geu.f32	%p23, %f9, %f10;
@%p23 bra BB11_33;

cvt.u64.u32	%rd144, %r28;
add.s64 %rd146, %rd65, %rd144;
ld.shared.u8 %rs47, [%rd146];
mov.u32 %r1096, 1;
setp.ne.s16	%p24, %rs47, 0;
@%p24 bra BB11_34;

BB11_33:
cvt.u64.u32	%rd147, %r188;
add.s64 %rd149, %rd65, %rd147;
ld.shared.u8 %rs48, [%rd149];
setp.eq.s16	%p25, %rs48, 0;
selp.u32	%r1096, 1, 0, %p25;

BB11_34:
bfe.u32 %r200, %r16, 2, 1;
setp.ne.s32	%p26, %r1096, %r200;
@%p26 bra BB11_36;

mul.wide.u32 %rd150, %r28, 8;
add.s64 %rd152, %rd64, %rd150;
mul.wide.u32 %rd153, %r188, 8;
add.s64 %rd154, %rd64, %rd153;
cvt.u64.u32	%rd155, %r28;
ld.shared.u16 %rs49, [%rd143];
cvt.u64.u32	%rd159, %r188;
ld.shared.u16 %rs50, [%rd141];
st.shared.u16 [%rd143], %rs50;
st.shared.u16 [%rd141], %rs49;
ld.shared.u64 %rd162, [%rd152];
ld.shared.u64 %rd163, [%rd154];
st.shared.u64 [%rd152], %rd163;
st.shared.u64 [%rd154], %rd162;
add.s64 %rd165, %rd65, %rd155;
ld.shared.u8 %rs51, [%rd165];
add.s64 %rd166, %rd65, %rd159;
ld.shared.u8 %rs52, [%rd166];
st.shared.u8 [%rd165], %rs52;
st.shared.u8 [%rd166], %rs51;

BB11_36:
bar.sync 0;
ld.shared.u16 %rs53, [%rd95];
ld.shared.u16 %rs54, [%rd93];

	{ cvt.f32.f16 %f11, %rs53;}


	
	{ cvt.f32.f16 %f12, %rs54;}


	setp.geu.f32	%p27, %f11, %f12;
@%p27 bra BB11_38;

cvt.u64.u32	%rd172, %r22;
add.s64 %rd174, %rd65, %rd172;
ld.shared.u8 %rs55, [%rd174];
mov.u32 %r1097, 1;
setp.ne.s16	%p28, %rs55, 0;
@%p28 bra BB11_39;

BB11_38:
cvt.u64.u32	%rd175, %r156;
add.s64 %rd177, %rd65, %rd175;
ld.shared.u8 %rs56, [%rd177];
setp.eq.s16	%p29, %rs56, 0;
selp.u32	%r1097, 1, 0, %p29;

BB11_39:
bfe.u32 %r223, %r16, 2, 1;
setp.ne.s32	%p30, %r1097, %r223;
@%p30 bra BB11_41;

cvt.u64.u32	%rd178, %r22;
ld.shared.u16 %rs57, [%rd95];
cvt.u64.u32	%rd182, %r156;
ld.shared.u16 %rs58, [%rd93];
st.shared.u16 [%rd95], %rs58;
st.shared.u16 [%rd93], %rs57;
mul.wide.u32 %rd185, %r22, 8;
add.s64 %rd187, %rd64, %rd185;
ld.shared.u64 %rd188, [%rd187];
mul.wide.u32 %rd189, %r156, 8;
add.s64 %rd190, %rd64, %rd189;
ld.shared.u64 %rd191, [%rd190];
st.shared.u64 [%rd187], %rd191;
st.shared.u64 [%rd190], %rd188;
add.s64 %rd193, %rd65, %rd178;
ld.shared.u8 %rs59, [%rd193];
add.s64 %rd194, %rd65, %rd182;
ld.shared.u8 %rs60, [%rd194];
st.shared.u8 [%rd193], %rs60;
st.shared.u8 [%rd194], %rs59;

BB11_41:
bar.sync 0;
ld.shared.u16 %rs61, [%rd73];
ld.shared.u16 %rs62, [%rd73+2];

	{ cvt.f32.f16 %f13, %rs61;}


	
	{ cvt.f32.f16 %f14, %rs62;}


	setp.geu.f32	%p31, %f13, %f14;
@%p31 bra BB11_43;

cvt.u64.u32	%rd198, %r144;
add.s64 %rd200, %rd65, %rd198;
ld.shared.u8 %rs63, [%rd200];
mov.u32 %r1098, 1;
setp.ne.s16	%p32, %rs63, 0;
@%p32 bra BB11_44;

BB11_43:
cvt.u64.u32	%rd201, %r144;
add.s64 %rd203, %rd65, %rd201;
ld.shared.u8 %rs64, [%rd203+1];
setp.eq.s16	%p33, %rs64, 0;
selp.u32	%r1098, 1, 0, %p33;

BB11_44:
bfe.u32 %r237, %r16, 2, 1;
setp.ne.s32	%p34, %r1098, %r237;
@%p34 bra BB11_46;

cvt.u64.u32	%rd204, %r144;
ld.shared.u16 %rs65, [%rd73];
ld.shared.u16 %rs66, [%rd73+2];
st.shared.u16 [%rd73], %rs66;
st.shared.u16 [%rd73+2], %rs65;
mul.wide.u32 %rd208, %r144, 8;
add.s64 %rd210, %rd64, %rd208;
ld.shared.u64 %rd211, [%rd210];
ld.shared.u64 %rd212, [%rd210+8];
st.shared.u64 [%rd210], %rd212;
st.shared.u64 [%rd210+8], %rd211;
add.s64 %rd214, %rd65, %rd204;
ld.shared.u8 %rs67, [%rd214];
ld.shared.u8 %rs68, [%rd214+1];
st.shared.u8 [%rd214], %rs68;
st.shared.u8 [%rd214+1], %rs67;

BB11_46:
bar.sync 0;
and.b32 %r240, %r16, 7;
sub.s32 %r36, %r144, %r240;
add.s32 %r242, %r36, 8;
mul.wide.u32 %rd215, %r242, 2;
add.s64 %rd217, %rd62, %rd215;
mul.wide.u32 %rd218, %r36, 2;
add.s64 %rd219, %rd62, %rd218;
ld.shared.u16 %rs69, [%rd219];
ld.shared.u16 %rs70, [%rd217];

	{ cvt.f32.f16 %f15, %rs69;}


	
	{ cvt.f32.f16 %f16, %rs70;}


	setp.geu.f32	%p35, %f15, %f16;
@%p35 bra BB11_48;

cvt.u64.u32	%rd220, %r36;
add.s64 %rd222, %rd65, %rd220;
ld.shared.u8 %rs71, [%rd222];
mov.u32 %r1099, 1;
setp.ne.s16	%p36, %rs71, 0;
@%p36 bra BB11_49;

BB11_48:
cvt.u64.u32	%rd223, %r242;
add.s64 %rd225, %rd65, %rd223;
ld.shared.u8 %rs72, [%rd225];
setp.eq.s16	%p37, %rs72, 0;
selp.u32	%r1099, 1, 0, %p37;

BB11_49:
bfe.u32 %r254, %r16, 3, 1;
setp.ne.s32	%p38, %r1099, %r254;
@%p38 bra BB11_51;

mul.wide.u32 %rd226, %r36, 8;
add.s64 %rd228, %rd64, %rd226;
mul.wide.u32 %rd229, %r242, 8;
add.s64 %rd230, %rd64, %rd229;
cvt.u64.u32	%rd231, %r36;
ld.shared.u16 %rs73, [%rd219];
cvt.u64.u32	%rd235, %r242;
ld.shared.u16 %rs74, [%rd217];
st.shared.u16 [%rd219], %rs74;
st.shared.u16 [%rd217], %rs73;
ld.shared.u64 %rd238, [%rd228];
ld.shared.u64 %rd239, [%rd230];
st.shared.u64 [%rd228], %rd239;
st.shared.u64 [%rd230], %rd238;
add.s64 %rd241, %rd65, %rd231;
ld.shared.u8 %rs75, [%rd241];
add.s64 %rd242, %rd65, %rd235;
ld.shared.u8 %rs76, [%rd242];
st.shared.u8 [%rd241], %rs76;
st.shared.u8 [%rd242], %rs75;

BB11_51:
bar.sync 0;
ld.shared.u16 %rs77, [%rd143];
ld.shared.u16 %rs78, [%rd141];

	{ cvt.f32.f16 %f17, %rs77;}


	
	{ cvt.f32.f16 %f18, %rs78;}


	setp.geu.f32	%p39, %f17, %f18;
@%p39 bra BB11_53;

cvt.u64.u32	%rd248, %r28;
add.s64 %rd250, %rd65, %rd248;
ld.shared.u8 %rs79, [%rd250];
mov.u32 %r1100, 1;
setp.ne.s16	%p40, %rs79, 0;
@%p40 bra BB11_54;

BB11_53:
cvt.u64.u32	%rd251, %r188;
add.s64 %rd253, %rd65, %rd251;
ld.shared.u8 %rs80, [%rd253];
setp.eq.s16	%p41, %rs80, 0;
selp.u32	%r1100, 1, 0, %p41;

BB11_54:
bfe.u32 %r277, %r16, 3, 1;
setp.ne.s32	%p42, %r1100, %r277;
@%p42 bra BB11_56;

cvt.u64.u32	%rd254, %r28;
ld.shared.u16 %rs81, [%rd143];
cvt.u64.u32	%rd258, %r188;
ld.shared.u16 %rs82, [%rd141];
st.shared.u16 [%rd143], %rs82;
st.shared.u16 [%rd141], %rs81;
mul.wide.u32 %rd261, %r28, 8;
add.s64 %rd263, %rd64, %rd261;
ld.shared.u64 %rd264, [%rd263];
mul.wide.u32 %rd265, %r188, 8;
add.s64 %rd266, %rd64, %rd265;
ld.shared.u64 %rd267, [%rd266];
st.shared.u64 [%rd263], %rd267;
st.shared.u64 [%rd266], %rd264;
add.s64 %rd269, %rd65, %rd254;
ld.shared.u8 %rs83, [%rd269];
add.s64 %rd270, %rd65, %rd258;
ld.shared.u8 %rs84, [%rd270];
st.shared.u8 [%rd269], %rs84;
st.shared.u8 [%rd270], %rs83;

BB11_56:
bar.sync 0;
ld.shared.u16 %rs85, [%rd95];
ld.shared.u16 %rs86, [%rd93];

	{ cvt.f32.f16 %f19, %rs85;}


	
	{ cvt.f32.f16 %f20, %rs86;}


	setp.geu.f32	%p43, %f19, %f20;
@%p43 bra BB11_58;

cvt.u64.u32	%rd276, %r22;
add.s64 %rd278, %rd65, %rd276;
ld.shared.u8 %rs87, [%rd278];
mov.u32 %r1101, 1;
setp.ne.s16	%p44, %rs87, 0;
@%p44 bra BB11_59;

BB11_58:
cvt.u64.u32	%rd279, %r156;
add.s64 %rd281, %rd65, %rd279;
ld.shared.u8 %rs88, [%rd281];
setp.eq.s16	%p45, %rs88, 0;
selp.u32	%r1101, 1, 0, %p45;

BB11_59:
bfe.u32 %r299, %r16, 3, 1;
setp.ne.s32	%p46, %r1101, %r299;
@%p46 bra BB11_61;

cvt.u64.u32	%rd282, %r22;
ld.shared.u16 %rs89, [%rd95];
cvt.u64.u32	%rd286, %r156;
ld.shared.u16 %rs90, [%rd93];
st.shared.u16 [%rd95], %rs90;
st.shared.u16 [%rd93], %rs89;
mul.wide.u32 %rd289, %r22, 8;
add.s64 %rd291, %rd64, %rd289;
ld.shared.u64 %rd292, [%rd291];
mul.wide.u32 %rd293, %r156, 8;
add.s64 %rd294, %rd64, %rd293;
ld.shared.u64 %rd295, [%rd294];
st.shared.u64 [%rd291], %rd295;
st.shared.u64 [%rd294], %rd292;
add.s64 %rd297, %rd65, %rd282;
ld.shared.u8 %rs91, [%rd297];
add.s64 %rd298, %rd65, %rd286;
ld.shared.u8 %rs92, [%rd298];
st.shared.u8 [%rd297], %rs92;
st.shared.u8 [%rd298], %rs91;

BB11_61:
bar.sync 0;
ld.shared.u16 %rs93, [%rd73];
ld.shared.u16 %rs94, [%rd73+2];

	{ cvt.f32.f16 %f21, %rs93;}


	
	{ cvt.f32.f16 %f22, %rs94;}


	setp.geu.f32	%p47, %f21, %f22;
@%p47 bra BB11_63;

cvt.u64.u32	%rd302, %r144;
add.s64 %rd304, %rd65, %rd302;
ld.shared.u8 %rs95, [%rd304];
mov.u32 %r1102, 1;
setp.ne.s16	%p48, %rs95, 0;
@%p48 bra BB11_64;

BB11_63:
cvt.u64.u32	%rd305, %r144;
add.s64 %rd307, %rd65, %rd305;
ld.shared.u8 %rs96, [%rd307+1];
setp.eq.s16	%p49, %rs96, 0;
selp.u32	%r1102, 1, 0, %p49;

BB11_64:
bfe.u32 %r313, %r16, 3, 1;
setp.ne.s32	%p50, %r1102, %r313;
@%p50 bra BB11_66;

cvt.u64.u32	%rd308, %r144;
ld.shared.u16 %rs97, [%rd73];
ld.shared.u16 %rs98, [%rd73+2];
st.shared.u16 [%rd73], %rs98;
st.shared.u16 [%rd73+2], %rs97;
mul.wide.u32 %rd312, %r144, 8;
add.s64 %rd314, %rd64, %rd312;
ld.shared.u64 %rd315, [%rd314];
ld.shared.u64 %rd316, [%rd314+8];
st.shared.u64 [%rd314], %rd316;
st.shared.u64 [%rd314+8], %rd315;
add.s64 %rd318, %rd65, %rd308;
ld.shared.u8 %rs99, [%rd318];
ld.shared.u8 %rs100, [%rd318+1];
st.shared.u8 [%rd318], %rs100;
st.shared.u8 [%rd318+1], %rs99;

BB11_66:
bar.sync 0;
and.b32 %r316, %r16, 15;
sub.s32 %r46, %r144, %r316;
add.s32 %r318, %r46, 16;
mul.wide.u32 %rd319, %r318, 2;
add.s64 %rd321, %rd62, %rd319;
mul.wide.u32 %rd322, %r46, 2;
add.s64 %rd323, %rd62, %rd322;
ld.shared.u16 %rs101, [%rd323];
ld.shared.u16 %rs102, [%rd321];

	{ cvt.f32.f16 %f23, %rs101;}


	
	{ cvt.f32.f16 %f24, %rs102;}


	setp.geu.f32	%p51, %f23, %f24;
@%p51 bra BB11_68;

cvt.u64.u32	%rd324, %r46;
add.s64 %rd326, %rd65, %rd324;
ld.shared.u8 %rs103, [%rd326];
mov.u32 %r1103, 1;
setp.ne.s16	%p52, %rs103, 0;
@%p52 bra BB11_69;

BB11_68:
cvt.u64.u32	%rd327, %r318;
add.s64 %rd329, %rd65, %rd327;
ld.shared.u8 %rs104, [%rd329];
setp.eq.s16	%p53, %rs104, 0;
selp.u32	%r1103, 1, 0, %p53;

BB11_69:
bfe.u32 %r330, %r16, 4, 1;
setp.ne.s32	%p54, %r1103, %r330;
@%p54 bra BB11_71;

mul.wide.u32 %rd330, %r46, 8;
add.s64 %rd332, %rd64, %rd330;
mul.wide.u32 %rd333, %r318, 8;
add.s64 %rd334, %rd64, %rd333;
cvt.u64.u32	%rd335, %r46;
ld.shared.u16 %rs105, [%rd323];
cvt.u64.u32	%rd339, %r318;
ld.shared.u16 %rs106, [%rd321];
st.shared.u16 [%rd323], %rs106;
st.shared.u16 [%rd321], %rs105;
ld.shared.u64 %rd342, [%rd332];
ld.shared.u64 %rd343, [%rd334];
st.shared.u64 [%rd332], %rd343;
st.shared.u64 [%rd334], %rd342;
add.s64 %rd345, %rd65, %rd335;
ld.shared.u8 %rs107, [%rd345];
add.s64 %rd346, %rd65, %rd339;
ld.shared.u8 %rs108, [%rd346];
st.shared.u8 [%rd345], %rs108;
st.shared.u8 [%rd346], %rs107;

BB11_71:
bar.sync 0;
ld.shared.u16 %rs109, [%rd219];
ld.shared.u16 %rs110, [%rd217];

	{ cvt.f32.f16 %f25, %rs109;}


	
	{ cvt.f32.f16 %f26, %rs110;}


	setp.geu.f32	%p55, %f25, %f26;
@%p55 bra BB11_73;

cvt.u64.u32	%rd352, %r36;
add.s64 %rd354, %rd65, %rd352;
ld.shared.u8 %rs111, [%rd354];
mov.u32 %r1104, 1;
setp.ne.s16	%p56, %rs111, 0;
@%p56 bra BB11_74;

BB11_73:
cvt.u64.u32	%rd355, %r242;
add.s64 %rd357, %rd65, %rd355;
ld.shared.u8 %rs112, [%rd357];
setp.eq.s16	%p57, %rs112, 0;
selp.u32	%r1104, 1, 0, %p57;

BB11_74:
bfe.u32 %r353, %r16, 4, 1;
setp.ne.s32	%p58, %r1104, %r353;
@%p58 bra BB11_76;

cvt.u64.u32	%rd358, %r36;
ld.shared.u16 %rs113, [%rd219];
cvt.u64.u32	%rd362, %r242;
ld.shared.u16 %rs114, [%rd217];
st.shared.u16 [%rd219], %rs114;
st.shared.u16 [%rd217], %rs113;
mul.wide.u32 %rd365, %r36, 8;
add.s64 %rd367, %rd64, %rd365;
ld.shared.u64 %rd368, [%rd367];
mul.wide.u32 %rd369, %r242, 8;
add.s64 %rd370, %rd64, %rd369;
ld.shared.u64 %rd371, [%rd370];
st.shared.u64 [%rd367], %rd371;
st.shared.u64 [%rd370], %rd368;
add.s64 %rd373, %rd65, %rd358;
ld.shared.u8 %rs115, [%rd373];
add.s64 %rd374, %rd65, %rd362;
ld.shared.u8 %rs116, [%rd374];
st.shared.u8 [%rd373], %rs116;
st.shared.u8 [%rd374], %rs115;

BB11_76:
bar.sync 0;
ld.shared.u16 %rs117, [%rd143];
ld.shared.u16 %rs118, [%rd141];

	{ cvt.f32.f16 %f27, %rs117;}


	
	{ cvt.f32.f16 %f28, %rs118;}


	setp.geu.f32	%p59, %f27, %f28;
@%p59 bra BB11_78;

cvt.u64.u32	%rd380, %r28;
add.s64 %rd382, %rd65, %rd380;
ld.shared.u8 %rs119, [%rd382];
mov.u32 %r1105, 1;
setp.ne.s16	%p60, %rs119, 0;
@%p60 bra BB11_79;

BB11_78:
cvt.u64.u32	%rd383, %r188;
add.s64 %rd385, %rd65, %rd383;
ld.shared.u8 %rs120, [%rd385];
setp.eq.s16	%p61, %rs120, 0;
selp.u32	%r1105, 1, 0, %p61;

BB11_79:
bfe.u32 %r375, %r16, 4, 1;
setp.ne.s32	%p62, %r1105, %r375;
@%p62 bra BB11_81;

cvt.u64.u32	%rd386, %r28;
ld.shared.u16 %rs121, [%rd143];
cvt.u64.u32	%rd390, %r188;
ld.shared.u16 %rs122, [%rd141];
st.shared.u16 [%rd143], %rs122;
st.shared.u16 [%rd141], %rs121;
mul.wide.u32 %rd393, %r28, 8;
add.s64 %rd395, %rd64, %rd393;
ld.shared.u64 %rd396, [%rd395];
mul.wide.u32 %rd397, %r188, 8;
add.s64 %rd398, %rd64, %rd397;
ld.shared.u64 %rd399, [%rd398];
st.shared.u64 [%rd395], %rd399;
st.shared.u64 [%rd398], %rd396;
add.s64 %rd401, %rd65, %rd386;
ld.shared.u8 %rs123, [%rd401];
add.s64 %rd402, %rd65, %rd390;
ld.shared.u8 %rs124, [%rd402];
st.shared.u8 [%rd401], %rs124;
st.shared.u8 [%rd402], %rs123;

BB11_81:
bar.sync 0;
ld.shared.u16 %rs125, [%rd95];
ld.shared.u16 %rs126, [%rd93];

	{ cvt.f32.f16 %f29, %rs125;}


	
	{ cvt.f32.f16 %f30, %rs126;}


	setp.geu.f32	%p63, %f29, %f30;
@%p63 bra BB11_83;

cvt.u64.u32	%rd408, %r22;
add.s64 %rd410, %rd65, %rd408;
ld.shared.u8 %rs127, [%rd410];
mov.u32 %r1106, 1;
setp.ne.s16	%p64, %rs127, 0;
@%p64 bra BB11_84;

BB11_83:
cvt.u64.u32	%rd411, %r156;
add.s64 %rd413, %rd65, %rd411;
ld.shared.u8 %rs128, [%rd413];
setp.eq.s16	%p65, %rs128, 0;
selp.u32	%r1106, 1, 0, %p65;

BB11_84:
bfe.u32 %r397, %r16, 4, 1;
setp.ne.s32	%p66, %r1106, %r397;
@%p66 bra BB11_86;

cvt.u64.u32	%rd414, %r22;
ld.shared.u16 %rs129, [%rd95];
cvt.u64.u32	%rd418, %r156;
ld.shared.u16 %rs130, [%rd93];
st.shared.u16 [%rd95], %rs130;
st.shared.u16 [%rd93], %rs129;
mul.wide.u32 %rd421, %r22, 8;
add.s64 %rd423, %rd64, %rd421;
ld.shared.u64 %rd424, [%rd423];
mul.wide.u32 %rd425, %r156, 8;
add.s64 %rd426, %rd64, %rd425;
ld.shared.u64 %rd427, [%rd426];
st.shared.u64 [%rd423], %rd427;
st.shared.u64 [%rd426], %rd424;
add.s64 %rd429, %rd65, %rd414;
ld.shared.u8 %rs131, [%rd429];
add.s64 %rd430, %rd65, %rd418;
ld.shared.u8 %rs132, [%rd430];
st.shared.u8 [%rd429], %rs132;
st.shared.u8 [%rd430], %rs131;

BB11_86:
bar.sync 0;
ld.shared.u16 %rs133, [%rd73];
ld.shared.u16 %rs134, [%rd73+2];

	{ cvt.f32.f16 %f31, %rs133;}


	
	{ cvt.f32.f16 %f32, %rs134;}


	setp.geu.f32	%p67, %f31, %f32;
@%p67 bra BB11_88;

cvt.u64.u32	%rd434, %r144;
add.s64 %rd436, %rd65, %rd434;
ld.shared.u8 %rs135, [%rd436];
mov.u32 %r1107, 1;
setp.ne.s16	%p68, %rs135, 0;
@%p68 bra BB11_89;

BB11_88:
cvt.u64.u32	%rd437, %r144;
add.s64 %rd439, %rd65, %rd437;
ld.shared.u8 %rs136, [%rd439+1];
setp.eq.s16	%p69, %rs136, 0;
selp.u32	%r1107, 1, 0, %p69;

BB11_89:
bfe.u32 %r411, %r16, 4, 1;
setp.ne.s32	%p70, %r1107, %r411;
@%p70 bra BB11_91;

cvt.u64.u32	%rd440, %r144;
ld.shared.u16 %rs137, [%rd73];
ld.shared.u16 %rs138, [%rd73+2];
st.shared.u16 [%rd73], %rs138;
st.shared.u16 [%rd73+2], %rs137;
mul.wide.u32 %rd444, %r144, 8;
add.s64 %rd446, %rd64, %rd444;
ld.shared.u64 %rd447, [%rd446];
ld.shared.u64 %rd448, [%rd446+8];
st.shared.u64 [%rd446], %rd448;
st.shared.u64 [%rd446+8], %rd447;
add.s64 %rd450, %rd65, %rd440;
ld.shared.u8 %rs139, [%rd450];
ld.shared.u8 %rs140, [%rd450+1];
st.shared.u8 [%rd450], %rs140;
st.shared.u8 [%rd450+1], %rs139;

BB11_91:
bar.sync 0;
and.b32 %r414, %r16, 31;
sub.s32 %r58, %r144, %r414;
add.s32 %r416, %r58, 32;
mul.wide.u32 %rd451, %r416, 2;
add.s64 %rd453, %rd62, %rd451;
mul.wide.u32 %rd454, %r58, 2;
add.s64 %rd455, %rd62, %rd454;
ld.shared.u16 %rs141, [%rd455];
ld.shared.u16 %rs142, [%rd453];

	{ cvt.f32.f16 %f33, %rs141;}


	
	{ cvt.f32.f16 %f34, %rs142;}


	setp.geu.f32	%p71, %f33, %f34;
@%p71 bra BB11_93;

cvt.u64.u32	%rd456, %r58;
add.s64 %rd458, %rd65, %rd456;
ld.shared.u8 %rs143, [%rd458];
mov.u32 %r1108, 1;
setp.ne.s16	%p72, %rs143, 0;
@%p72 bra BB11_94;

BB11_93:
cvt.u64.u32	%rd459, %r416;
add.s64 %rd461, %rd65, %rd459;
ld.shared.u8 %rs144, [%rd461];
setp.eq.s16	%p73, %rs144, 0;
selp.u32	%r1108, 1, 0, %p73;

BB11_94:
bfe.u32 %r428, %r16, 5, 1;
setp.ne.s32	%p74, %r1108, %r428;
@%p74 bra BB11_96;

mul.wide.u32 %rd462, %r58, 8;
add.s64 %rd464, %rd64, %rd462;
mul.wide.u32 %rd465, %r416, 8;
add.s64 %rd466, %rd64, %rd465;
cvt.u64.u32	%rd467, %r58;
ld.shared.u16 %rs145, [%rd455];
cvt.u64.u32	%rd471, %r416;
ld.shared.u16 %rs146, [%rd453];
st.shared.u16 [%rd455], %rs146;
st.shared.u16 [%rd453], %rs145;
ld.shared.u64 %rd474, [%rd464];
ld.shared.u64 %rd475, [%rd466];
st.shared.u64 [%rd464], %rd475;
st.shared.u64 [%rd466], %rd474;
add.s64 %rd477, %rd65, %rd467;
ld.shared.u8 %rs147, [%rd477];
add.s64 %rd478, %rd65, %rd471;
ld.shared.u8 %rs148, [%rd478];
st.shared.u8 [%rd477], %rs148;
st.shared.u8 [%rd478], %rs147;

BB11_96:
bar.sync 0;
ld.shared.u16 %rs149, [%rd323];
ld.shared.u16 %rs150, [%rd321];

	{ cvt.f32.f16 %f35, %rs149;}


	
	{ cvt.f32.f16 %f36, %rs150;}


	setp.geu.f32	%p75, %f35, %f36;
@%p75 bra BB11_98;

cvt.u64.u32	%rd484, %r46;
add.s64 %rd486, %rd65, %rd484;
ld.shared.u8 %rs151, [%rd486];
mov.u32 %r1109, 1;
setp.ne.s16	%p76, %rs151, 0;
@%p76 bra BB11_99;

BB11_98:
cvt.u64.u32	%rd487, %r318;
add.s64 %rd489, %rd65, %rd487;
ld.shared.u8 %rs152, [%rd489];
setp.eq.s16	%p77, %rs152, 0;
selp.u32	%r1109, 1, 0, %p77;

BB11_99:
bfe.u32 %r451, %r16, 5, 1;
setp.ne.s32	%p78, %r1109, %r451;
@%p78 bra BB11_101;

cvt.u64.u32	%rd490, %r46;
ld.shared.u16 %rs153, [%rd323];
cvt.u64.u32	%rd494, %r318;
ld.shared.u16 %rs154, [%rd321];
st.shared.u16 [%rd323], %rs154;
st.shared.u16 [%rd321], %rs153;
mul.wide.u32 %rd497, %r46, 8;
add.s64 %rd499, %rd64, %rd497;
ld.shared.u64 %rd500, [%rd499];
mul.wide.u32 %rd501, %r318, 8;
add.s64 %rd502, %rd64, %rd501;
ld.shared.u64 %rd503, [%rd502];
st.shared.u64 [%rd499], %rd503;
st.shared.u64 [%rd502], %rd500;
add.s64 %rd505, %rd65, %rd490;
ld.shared.u8 %rs155, [%rd505];
add.s64 %rd506, %rd65, %rd494;
ld.shared.u8 %rs156, [%rd506];
st.shared.u8 [%rd505], %rs156;
st.shared.u8 [%rd506], %rs155;

BB11_101:
bar.sync 0;
ld.shared.u16 %rs157, [%rd219];
ld.shared.u16 %rs158, [%rd217];

	{ cvt.f32.f16 %f37, %rs157;}


	
	{ cvt.f32.f16 %f38, %rs158;}


	setp.geu.f32	%p79, %f37, %f38;
@%p79 bra BB11_103;

cvt.u64.u32	%rd512, %r36;
add.s64 %rd514, %rd65, %rd512;
ld.shared.u8 %rs159, [%rd514];
mov.u32 %r1110, 1;
setp.ne.s16	%p80, %rs159, 0;
@%p80 bra BB11_104;

BB11_103:
cvt.u64.u32	%rd515, %r242;
add.s64 %rd517, %rd65, %rd515;
ld.shared.u8 %rs160, [%rd517];
setp.eq.s16	%p81, %rs160, 0;
selp.u32	%r1110, 1, 0, %p81;

BB11_104:
bfe.u32 %r473, %r16, 5, 1;
setp.ne.s32	%p82, %r1110, %r473;
@%p82 bra BB11_106;

cvt.u64.u32	%rd518, %r36;
ld.shared.u16 %rs161, [%rd219];
cvt.u64.u32	%rd522, %r242;
ld.shared.u16 %rs162, [%rd217];
st.shared.u16 [%rd219], %rs162;
st.shared.u16 [%rd217], %rs161;
mul.wide.u32 %rd525, %r36, 8;
add.s64 %rd527, %rd64, %rd525;
ld.shared.u64 %rd528, [%rd527];
mul.wide.u32 %rd529, %r242, 8;
add.s64 %rd530, %rd64, %rd529;
ld.shared.u64 %rd531, [%rd530];
st.shared.u64 [%rd527], %rd531;
st.shared.u64 [%rd530], %rd528;
add.s64 %rd533, %rd65, %rd518;
ld.shared.u8 %rs163, [%rd533];
add.s64 %rd534, %rd65, %rd522;
ld.shared.u8 %rs164, [%rd534];
st.shared.u8 [%rd533], %rs164;
st.shared.u8 [%rd534], %rs163;

BB11_106:
bar.sync 0;
ld.shared.u16 %rs165, [%rd143];
ld.shared.u16 %rs166, [%rd141];

	{ cvt.f32.f16 %f39, %rs165;}


	
	{ cvt.f32.f16 %f40, %rs166;}


	setp.geu.f32	%p83, %f39, %f40;
@%p83 bra BB11_108;

cvt.u64.u32	%rd540, %r28;
add.s64 %rd542, %rd65, %rd540;
ld.shared.u8 %rs167, [%rd542];
mov.u32 %r1111, 1;
setp.ne.s16	%p84, %rs167, 0;
@%p84 bra BB11_109;

BB11_108:
cvt.u64.u32	%rd543, %r188;
add.s64 %rd545, %rd65, %rd543;
ld.shared.u8 %rs168, [%rd545];
setp.eq.s16	%p85, %rs168, 0;
selp.u32	%r1111, 1, 0, %p85;

BB11_109:
bfe.u32 %r495, %r16, 5, 1;
setp.ne.s32	%p86, %r1111, %r495;
@%p86 bra BB11_111;

cvt.u64.u32	%rd546, %r28;
ld.shared.u16 %rs169, [%rd143];
cvt.u64.u32	%rd550, %r188;
ld.shared.u16 %rs170, [%rd141];
st.shared.u16 [%rd143], %rs170;
st.shared.u16 [%rd141], %rs169;
mul.wide.u32 %rd553, %r28, 8;
add.s64 %rd555, %rd64, %rd553;
ld.shared.u64 %rd556, [%rd555];
mul.wide.u32 %rd557, %r188, 8;
add.s64 %rd558, %rd64, %rd557;
ld.shared.u64 %rd559, [%rd558];
st.shared.u64 [%rd555], %rd559;
st.shared.u64 [%rd558], %rd556;
add.s64 %rd561, %rd65, %rd546;
ld.shared.u8 %rs171, [%rd561];
add.s64 %rd562, %rd65, %rd550;
ld.shared.u8 %rs172, [%rd562];
st.shared.u8 [%rd561], %rs172;
st.shared.u8 [%rd562], %rs171;

BB11_111:
bar.sync 0;
ld.shared.u16 %rs173, [%rd95];
ld.shared.u16 %rs174, [%rd93];

	{ cvt.f32.f16 %f41, %rs173;}


	
	{ cvt.f32.f16 %f42, %rs174;}


	setp.geu.f32	%p87, %f41, %f42;
@%p87 bra BB11_113;

cvt.u64.u32	%rd568, %r22;
add.s64 %rd570, %rd65, %rd568;
ld.shared.u8 %rs175, [%rd570];
mov.u32 %r1112, 1;
setp.ne.s16	%p88, %rs175, 0;
@%p88 bra BB11_114;

BB11_113:
cvt.u64.u32	%rd571, %r156;
add.s64 %rd573, %rd65, %rd571;
ld.shared.u8 %rs176, [%rd573];
setp.eq.s16	%p89, %rs176, 0;
selp.u32	%r1112, 1, 0, %p89;

BB11_114:
bfe.u32 %r517, %r16, 5, 1;
setp.ne.s32	%p90, %r1112, %r517;
@%p90 bra BB11_116;

cvt.u64.u32	%rd574, %r22;
ld.shared.u16 %rs177, [%rd95];
cvt.u64.u32	%rd578, %r156;
ld.shared.u16 %rs178, [%rd93];
st.shared.u16 [%rd95], %rs178;
st.shared.u16 [%rd93], %rs177;
mul.wide.u32 %rd581, %r22, 8;
add.s64 %rd583, %rd64, %rd581;
ld.shared.u64 %rd584, [%rd583];
mul.wide.u32 %rd585, %r156, 8;
add.s64 %rd586, %rd64, %rd585;
ld.shared.u64 %rd587, [%rd586];
st.shared.u64 [%rd583], %rd587;
st.shared.u64 [%rd586], %rd584;
add.s64 %rd589, %rd65, %rd574;
ld.shared.u8 %rs179, [%rd589];
add.s64 %rd590, %rd65, %rd578;
ld.shared.u8 %rs180, [%rd590];
st.shared.u8 [%rd589], %rs180;
st.shared.u8 [%rd590], %rs179;

BB11_116:
bar.sync 0;
ld.shared.u16 %rs181, [%rd73];
ld.shared.u16 %rs182, [%rd73+2];

	{ cvt.f32.f16 %f43, %rs181;}


	
	{ cvt.f32.f16 %f44, %rs182;}


	setp.geu.f32	%p91, %f43, %f44;
@%p91 bra BB11_118;

cvt.u64.u32	%rd594, %r144;
add.s64 %rd596, %rd65, %rd594;
ld.shared.u8 %rs183, [%rd596];
mov.u32 %r1113, 1;
setp.ne.s16	%p92, %rs183, 0;
@%p92 bra BB11_119;

BB11_118:
cvt.u64.u32	%rd597, %r144;
add.s64 %rd599, %rd65, %rd597;
ld.shared.u8 %rs184, [%rd599+1];
setp.eq.s16	%p93, %rs184, 0;
selp.u32	%r1113, 1, 0, %p93;

BB11_119:
bfe.u32 %r531, %r16, 5, 1;
setp.ne.s32	%p94, %r1113, %r531;
@%p94 bra BB11_121;

cvt.u64.u32	%rd600, %r144;
ld.shared.u16 %rs185, [%rd73];
ld.shared.u16 %rs186, [%rd73+2];
st.shared.u16 [%rd73], %rs186;
st.shared.u16 [%rd73+2], %rs185;
mul.wide.u32 %rd604, %r144, 8;
add.s64 %rd606, %rd64, %rd604;
ld.shared.u64 %rd607, [%rd606];
ld.shared.u64 %rd608, [%rd606+8];
st.shared.u64 [%rd606], %rd608;
st.shared.u64 [%rd606+8], %rd607;
add.s64 %rd610, %rd65, %rd600;
ld.shared.u8 %rs187, [%rd610];
ld.shared.u8 %rs188, [%rd610+1];
st.shared.u8 [%rd610], %rs188;
st.shared.u8 [%rd610+1], %rs187;

BB11_121:
bar.sync 0;
and.b32 %r534, %r16, 63;
sub.s32 %r72, %r144, %r534;
add.s32 %r536, %r72, 64;
mul.wide.u32 %rd611, %r536, 2;
add.s64 %rd613, %rd62, %rd611;
mul.wide.u32 %rd614, %r72, 2;
add.s64 %rd615, %rd62, %rd614;
ld.shared.u16 %rs189, [%rd615];
ld.shared.u16 %rs190, [%rd613];

	{ cvt.f32.f16 %f45, %rs189;}


	
	{ cvt.f32.f16 %f46, %rs190;}


	setp.geu.f32	%p95, %f45, %f46;
@%p95 bra BB11_123;

cvt.u64.u32	%rd616, %r72;
add.s64 %rd618, %rd65, %rd616;
ld.shared.u8 %rs191, [%rd618];
mov.u32 %r1114, 1;
setp.ne.s16	%p96, %rs191, 0;
@%p96 bra BB11_124;

BB11_123:
cvt.u64.u32	%rd619, %r536;
add.s64 %rd621, %rd65, %rd619;
ld.shared.u8 %rs192, [%rd621];
setp.eq.s16	%p97, %rs192, 0;
selp.u32	%r1114, 1, 0, %p97;

BB11_124:
bfe.u32 %r548, %r16, 6, 1;
setp.ne.s32	%p98, %r1114, %r548;
@%p98 bra BB11_126;

mul.wide.u32 %rd622, %r72, 8;
add.s64 %rd624, %rd64, %rd622;
mul.wide.u32 %rd625, %r536, 8;
add.s64 %rd626, %rd64, %rd625;
cvt.u64.u32	%rd627, %r72;
ld.shared.u16 %rs193, [%rd615];
cvt.u64.u32	%rd631, %r536;
ld.shared.u16 %rs194, [%rd613];
st.shared.u16 [%rd615], %rs194;
st.shared.u16 [%rd613], %rs193;
ld.shared.u64 %rd634, [%rd624];
ld.shared.u64 %rd635, [%rd626];
st.shared.u64 [%rd624], %rd635;
st.shared.u64 [%rd626], %rd634;
add.s64 %rd637, %rd65, %rd627;
ld.shared.u8 %rs195, [%rd637];
add.s64 %rd638, %rd65, %rd631;
ld.shared.u8 %rs196, [%rd638];
st.shared.u8 [%rd637], %rs196;
st.shared.u8 [%rd638], %rs195;

BB11_126:
bar.sync 0;
ld.shared.u16 %rs197, [%rd455];
ld.shared.u16 %rs198, [%rd453];

	{ cvt.f32.f16 %f47, %rs197;}


	
	{ cvt.f32.f16 %f48, %rs198;}


	setp.geu.f32	%p99, %f47, %f48;
@%p99 bra BB11_128;

cvt.u64.u32	%rd644, %r58;
add.s64 %rd646, %rd65, %rd644;
ld.shared.u8 %rs199, [%rd646];
mov.u32 %r1115, 1;
setp.ne.s16	%p100, %rs199, 0;
@%p100 bra BB11_129;

BB11_128:
cvt.u64.u32	%rd647, %r416;
add.s64 %rd649, %rd65, %rd647;
ld.shared.u8 %rs200, [%rd649];
setp.eq.s16	%p101, %rs200, 0;
selp.u32	%r1115, 1, 0, %p101;

BB11_129:
bfe.u32 %r571, %r16, 6, 1;
setp.ne.s32	%p102, %r1115, %r571;
@%p102 bra BB11_131;

cvt.u64.u32	%rd650, %r58;
ld.shared.u16 %rs201, [%rd455];
cvt.u64.u32	%rd654, %r416;
ld.shared.u16 %rs202, [%rd453];
st.shared.u16 [%rd455], %rs202;
st.shared.u16 [%rd453], %rs201;
mul.wide.u32 %rd657, %r58, 8;
add.s64 %rd659, %rd64, %rd657;
ld.shared.u64 %rd660, [%rd659];
mul.wide.u32 %rd661, %r416, 8;
add.s64 %rd662, %rd64, %rd661;
ld.shared.u64 %rd663, [%rd662];
st.shared.u64 [%rd659], %rd663;
st.shared.u64 [%rd662], %rd660;
add.s64 %rd665, %rd65, %rd650;
ld.shared.u8 %rs203, [%rd665];
add.s64 %rd666, %rd65, %rd654;
ld.shared.u8 %rs204, [%rd666];
st.shared.u8 [%rd665], %rs204;
st.shared.u8 [%rd666], %rs203;

BB11_131:
bar.sync 0;
ld.shared.u16 %rs205, [%rd323];
ld.shared.u16 %rs206, [%rd321];

	{ cvt.f32.f16 %f49, %rs205;}


	
	{ cvt.f32.f16 %f50, %rs206;}


	setp.geu.f32	%p103, %f49, %f50;
@%p103 bra BB11_133;

cvt.u64.u32	%rd672, %r46;
add.s64 %rd674, %rd65, %rd672;
ld.shared.u8 %rs207, [%rd674];
mov.u32 %r1116, 1;
setp.ne.s16	%p104, %rs207, 0;
@%p104 bra BB11_134;

BB11_133:
cvt.u64.u32	%rd675, %r318;
add.s64 %rd677, %rd65, %rd675;
ld.shared.u8 %rs208, [%rd677];
setp.eq.s16	%p105, %rs208, 0;
selp.u32	%r1116, 1, 0, %p105;

BB11_134:
bfe.u32 %r593, %r16, 6, 1;
setp.ne.s32	%p106, %r1116, %r593;
@%p106 bra BB11_136;

cvt.u64.u32	%rd678, %r46;
ld.shared.u16 %rs209, [%rd323];
cvt.u64.u32	%rd682, %r318;
ld.shared.u16 %rs210, [%rd321];
st.shared.u16 [%rd323], %rs210;
st.shared.u16 [%rd321], %rs209;
mul.wide.u32 %rd685, %r46, 8;
add.s64 %rd687, %rd64, %rd685;
ld.shared.u64 %rd688, [%rd687];
mul.wide.u32 %rd689, %r318, 8;
add.s64 %rd690, %rd64, %rd689;
ld.shared.u64 %rd691, [%rd690];
st.shared.u64 [%rd687], %rd691;
st.shared.u64 [%rd690], %rd688;
add.s64 %rd693, %rd65, %rd678;
ld.shared.u8 %rs211, [%rd693];
add.s64 %rd694, %rd65, %rd682;
ld.shared.u8 %rs212, [%rd694];
st.shared.u8 [%rd693], %rs212;
st.shared.u8 [%rd694], %rs211;

BB11_136:
bar.sync 0;
ld.shared.u16 %rs213, [%rd219];
ld.shared.u16 %rs214, [%rd217];

	{ cvt.f32.f16 %f51, %rs213;}


	
	{ cvt.f32.f16 %f52, %rs214;}


	setp.geu.f32	%p107, %f51, %f52;
@%p107 bra BB11_138;

cvt.u64.u32	%rd700, %r36;
add.s64 %rd702, %rd65, %rd700;
ld.shared.u8 %rs215, [%rd702];
mov.u32 %r1117, 1;
setp.ne.s16	%p108, %rs215, 0;
@%p108 bra BB11_139;

BB11_138:
cvt.u64.u32	%rd703, %r242;
add.s64 %rd705, %rd65, %rd703;
ld.shared.u8 %rs216, [%rd705];
setp.eq.s16	%p109, %rs216, 0;
selp.u32	%r1117, 1, 0, %p109;

BB11_139:
bfe.u32 %r615, %r16, 6, 1;
setp.ne.s32	%p110, %r1117, %r615;
@%p110 bra BB11_141;

cvt.u64.u32	%rd706, %r36;
ld.shared.u16 %rs217, [%rd219];
cvt.u64.u32	%rd710, %r242;
ld.shared.u16 %rs218, [%rd217];
st.shared.u16 [%rd219], %rs218;
st.shared.u16 [%rd217], %rs217;
mul.wide.u32 %rd713, %r36, 8;
add.s64 %rd715, %rd64, %rd713;
ld.shared.u64 %rd716, [%rd715];
mul.wide.u32 %rd717, %r242, 8;
add.s64 %rd718, %rd64, %rd717;
ld.shared.u64 %rd719, [%rd718];
st.shared.u64 [%rd715], %rd719;
st.shared.u64 [%rd718], %rd716;
add.s64 %rd721, %rd65, %rd706;
ld.shared.u8 %rs219, [%rd721];
add.s64 %rd722, %rd65, %rd710;
ld.shared.u8 %rs220, [%rd722];
st.shared.u8 [%rd721], %rs220;
st.shared.u8 [%rd722], %rs219;

BB11_141:
bar.sync 0;
ld.shared.u16 %rs221, [%rd143];
ld.shared.u16 %rs222, [%rd141];

	{ cvt.f32.f16 %f53, %rs221;}


	
	{ cvt.f32.f16 %f54, %rs222;}


	setp.geu.f32	%p111, %f53, %f54;
@%p111 bra BB11_143;

cvt.u64.u32	%rd728, %r28;
add.s64 %rd730, %rd65, %rd728;
ld.shared.u8 %rs223, [%rd730];
mov.u32 %r1118, 1;
setp.ne.s16	%p112, %rs223, 0;
@%p112 bra BB11_144;

BB11_143:
cvt.u64.u32	%rd731, %r188;
add.s64 %rd733, %rd65, %rd731;
ld.shared.u8 %rs224, [%rd733];
setp.eq.s16	%p113, %rs224, 0;
selp.u32	%r1118, 1, 0, %p113;

BB11_144:
bfe.u32 %r637, %r16, 6, 1;
setp.ne.s32	%p114, %r1118, %r637;
@%p114 bra BB11_146;

cvt.u64.u32	%rd734, %r28;
ld.shared.u16 %rs225, [%rd143];
cvt.u64.u32	%rd738, %r188;
ld.shared.u16 %rs226, [%rd141];
st.shared.u16 [%rd143], %rs226;
st.shared.u16 [%rd141], %rs225;
mul.wide.u32 %rd741, %r28, 8;
add.s64 %rd743, %rd64, %rd741;
ld.shared.u64 %rd744, [%rd743];
mul.wide.u32 %rd745, %r188, 8;
add.s64 %rd746, %rd64, %rd745;
ld.shared.u64 %rd747, [%rd746];
st.shared.u64 [%rd743], %rd747;
st.shared.u64 [%rd746], %rd744;
add.s64 %rd749, %rd65, %rd734;
ld.shared.u8 %rs227, [%rd749];
add.s64 %rd750, %rd65, %rd738;
ld.shared.u8 %rs228, [%rd750];
st.shared.u8 [%rd749], %rs228;
st.shared.u8 [%rd750], %rs227;

BB11_146:
bar.sync 0;
ld.shared.u16 %rs229, [%rd95];
ld.shared.u16 %rs230, [%rd93];

	{ cvt.f32.f16 %f55, %rs229;}


	
	{ cvt.f32.f16 %f56, %rs230;}


	setp.geu.f32	%p115, %f55, %f56;
@%p115 bra BB11_148;

cvt.u64.u32	%rd756, %r22;
add.s64 %rd758, %rd65, %rd756;
ld.shared.u8 %rs231, [%rd758];
mov.u32 %r1119, 1;
setp.ne.s16	%p116, %rs231, 0;
@%p116 bra BB11_149;

BB11_148:
cvt.u64.u32	%rd759, %r156;
add.s64 %rd761, %rd65, %rd759;
ld.shared.u8 %rs232, [%rd761];
setp.eq.s16	%p117, %rs232, 0;
selp.u32	%r1119, 1, 0, %p117;

BB11_149:
bfe.u32 %r659, %r16, 6, 1;
setp.ne.s32	%p118, %r1119, %r659;
@%p118 bra BB11_151;

cvt.u64.u32	%rd762, %r22;
ld.shared.u16 %rs233, [%rd95];
cvt.u64.u32	%rd766, %r156;
ld.shared.u16 %rs234, [%rd93];
st.shared.u16 [%rd95], %rs234;
st.shared.u16 [%rd93], %rs233;
mul.wide.u32 %rd769, %r22, 8;
add.s64 %rd771, %rd64, %rd769;
ld.shared.u64 %rd772, [%rd771];
mul.wide.u32 %rd773, %r156, 8;
add.s64 %rd774, %rd64, %rd773;
ld.shared.u64 %rd775, [%rd774];
st.shared.u64 [%rd771], %rd775;
st.shared.u64 [%rd774], %rd772;
add.s64 %rd777, %rd65, %rd762;
ld.shared.u8 %rs235, [%rd777];
add.s64 %rd778, %rd65, %rd766;
ld.shared.u8 %rs236, [%rd778];
st.shared.u8 [%rd777], %rs236;
st.shared.u8 [%rd778], %rs235;

BB11_151:
bar.sync 0;
ld.shared.u16 %rs237, [%rd73];
ld.shared.u16 %rs238, [%rd73+2];

	{ cvt.f32.f16 %f57, %rs237;}


	
	{ cvt.f32.f16 %f58, %rs238;}


	setp.geu.f32	%p119, %f57, %f58;
@%p119 bra BB11_153;

cvt.u64.u32	%rd782, %r144;
add.s64 %rd784, %rd65, %rd782;
ld.shared.u8 %rs239, [%rd784];
mov.u32 %r1120, 1;
setp.ne.s16	%p120, %rs239, 0;
@%p120 bra BB11_154;

BB11_153:
cvt.u64.u32	%rd785, %r144;
add.s64 %rd787, %rd65, %rd785;
ld.shared.u8 %rs240, [%rd787+1];
setp.eq.s16	%p121, %rs240, 0;
selp.u32	%r1120, 1, 0, %p121;

BB11_154:
bfe.u32 %r673, %r16, 6, 1;
setp.ne.s32	%p122, %r1120, %r673;
@%p122 bra BB11_156;

cvt.u64.u32	%rd788, %r144;
ld.shared.u16 %rs241, [%rd73];
ld.shared.u16 %rs242, [%rd73+2];
st.shared.u16 [%rd73], %rs242;
st.shared.u16 [%rd73+2], %rs241;
mul.wide.u32 %rd792, %r144, 8;
add.s64 %rd794, %rd64, %rd792;
ld.shared.u64 %rd795, [%rd794];
ld.shared.u64 %rd796, [%rd794+8];
st.shared.u64 [%rd794], %rd796;
st.shared.u64 [%rd794+8], %rd795;
add.s64 %rd798, %rd65, %rd788;
ld.shared.u8 %rs243, [%rd798];
ld.shared.u8 %rs244, [%rd798+1];
st.shared.u8 [%rd798], %rs244;
st.shared.u8 [%rd798+1], %rs243;

BB11_156:
bar.sync 0;
and.b32 %r676, %r16, 127;
sub.s32 %r88, %r144, %r676;
add.s32 %r678, %r88, 128;
mul.wide.u32 %rd799, %r678, 2;
add.s64 %rd801, %rd62, %rd799;
mul.wide.u32 %rd802, %r88, 2;
add.s64 %rd803, %rd62, %rd802;
ld.shared.u16 %rs245, [%rd803];
ld.shared.u16 %rs246, [%rd801];

	{ cvt.f32.f16 %f59, %rs245;}


	
	{ cvt.f32.f16 %f60, %rs246;}


	setp.geu.f32	%p123, %f59, %f60;
@%p123 bra BB11_158;

cvt.u64.u32	%rd804, %r88;
add.s64 %rd806, %rd65, %rd804;
ld.shared.u8 %rs247, [%rd806];
mov.u32 %r1121, 1;
setp.ne.s16	%p124, %rs247, 0;
@%p124 bra BB11_159;

BB11_158:
cvt.u64.u32	%rd807, %r678;
add.s64 %rd809, %rd65, %rd807;
ld.shared.u8 %rs248, [%rd809];
setp.eq.s16	%p125, %rs248, 0;
selp.u32	%r1121, 1, 0, %p125;

BB11_159:
bfe.u32 %r690, %r16, 7, 1;
setp.ne.s32	%p126, %r1121, %r690;
@%p126 bra BB11_161;

mul.wide.u32 %rd810, %r88, 8;
add.s64 %rd812, %rd64, %rd810;
mul.wide.u32 %rd813, %r678, 8;
add.s64 %rd814, %rd64, %rd813;
cvt.u64.u32	%rd815, %r88;
ld.shared.u16 %rs249, [%rd803];
cvt.u64.u32	%rd819, %r678;
ld.shared.u16 %rs250, [%rd801];
st.shared.u16 [%rd803], %rs250;
st.shared.u16 [%rd801], %rs249;
ld.shared.u64 %rd822, [%rd812];
ld.shared.u64 %rd823, [%rd814];
st.shared.u64 [%rd812], %rd823;
st.shared.u64 [%rd814], %rd822;
add.s64 %rd825, %rd65, %rd815;
ld.shared.u8 %rs251, [%rd825];
add.s64 %rd826, %rd65, %rd819;
ld.shared.u8 %rs252, [%rd826];
st.shared.u8 [%rd825], %rs252;
st.shared.u8 [%rd826], %rs251;

BB11_161:
bar.sync 0;
ld.shared.u16 %rs253, [%rd615];
ld.shared.u16 %rs254, [%rd613];

	{ cvt.f32.f16 %f61, %rs253;}


	
	{ cvt.f32.f16 %f62, %rs254;}


	setp.geu.f32	%p127, %f61, %f62;
@%p127 bra BB11_163;

cvt.u64.u32	%rd832, %r72;
add.s64 %rd834, %rd65, %rd832;
ld.shared.u8 %rs255, [%rd834];
mov.u32 %r1122, 1;
setp.ne.s16	%p128, %rs255, 0;
@%p128 bra BB11_164;

BB11_163:
cvt.u64.u32	%rd835, %r536;
add.s64 %rd837, %rd65, %rd835;
ld.shared.u8 %rs256, [%rd837];
setp.eq.s16	%p129, %rs256, 0;
selp.u32	%r1122, 1, 0, %p129;

BB11_164:
bfe.u32 %r713, %r16, 7, 1;
setp.ne.s32	%p130, %r1122, %r713;
@%p130 bra BB11_166;

cvt.u64.u32	%rd838, %r72;
ld.shared.u16 %rs257, [%rd615];
cvt.u64.u32	%rd842, %r536;
ld.shared.u16 %rs258, [%rd613];
st.shared.u16 [%rd615], %rs258;
st.shared.u16 [%rd613], %rs257;
mul.wide.u32 %rd845, %r72, 8;
add.s64 %rd847, %rd64, %rd845;
ld.shared.u64 %rd848, [%rd847];
mul.wide.u32 %rd849, %r536, 8;
add.s64 %rd850, %rd64, %rd849;
ld.shared.u64 %rd851, [%rd850];
st.shared.u64 [%rd847], %rd851;
st.shared.u64 [%rd850], %rd848;
add.s64 %rd853, %rd65, %rd838;
ld.shared.u8 %rs259, [%rd853];
add.s64 %rd854, %rd65, %rd842;
ld.shared.u8 %rs260, [%rd854];
st.shared.u8 [%rd853], %rs260;
st.shared.u8 [%rd854], %rs259;

BB11_166:
bar.sync 0;
ld.shared.u16 %rs261, [%rd455];
ld.shared.u16 %rs262, [%rd453];

	{ cvt.f32.f16 %f63, %rs261;}


	
	{ cvt.f32.f16 %f64, %rs262;}


	setp.geu.f32	%p131, %f63, %f64;
@%p131 bra BB11_168;

cvt.u64.u32	%rd860, %r58;
add.s64 %rd862, %rd65, %rd860;
ld.shared.u8 %rs263, [%rd862];
mov.u32 %r1123, 1;
setp.ne.s16	%p132, %rs263, 0;
@%p132 bra BB11_169;

BB11_168:
cvt.u64.u32	%rd863, %r416;
add.s64 %rd865, %rd65, %rd863;
ld.shared.u8 %rs264, [%rd865];
setp.eq.s16	%p133, %rs264, 0;
selp.u32	%r1123, 1, 0, %p133;

BB11_169:
bfe.u32 %r735, %r16, 7, 1;
setp.ne.s32	%p134, %r1123, %r735;
@%p134 bra BB11_171;

cvt.u64.u32	%rd866, %r58;
ld.shared.u16 %rs265, [%rd455];
cvt.u64.u32	%rd870, %r416;
ld.shared.u16 %rs266, [%rd453];
st.shared.u16 [%rd455], %rs266;
st.shared.u16 [%rd453], %rs265;
mul.wide.u32 %rd873, %r58, 8;
add.s64 %rd875, %rd64, %rd873;
ld.shared.u64 %rd876, [%rd875];
mul.wide.u32 %rd877, %r416, 8;
add.s64 %rd878, %rd64, %rd877;
ld.shared.u64 %rd879, [%rd878];
st.shared.u64 [%rd875], %rd879;
st.shared.u64 [%rd878], %rd876;
add.s64 %rd881, %rd65, %rd866;
ld.shared.u8 %rs267, [%rd881];
add.s64 %rd882, %rd65, %rd870;
ld.shared.u8 %rs268, [%rd882];
st.shared.u8 [%rd881], %rs268;
st.shared.u8 [%rd882], %rs267;

BB11_171:
bar.sync 0;
ld.shared.u16 %rs269, [%rd323];
ld.shared.u16 %rs270, [%rd321];

	{ cvt.f32.f16 %f65, %rs269;}


	
	{ cvt.f32.f16 %f66, %rs270;}


	setp.geu.f32	%p135, %f65, %f66;
@%p135 bra BB11_173;

cvt.u64.u32	%rd888, %r46;
add.s64 %rd890, %rd65, %rd888;
ld.shared.u8 %rs271, [%rd890];
mov.u32 %r1124, 1;
setp.ne.s16	%p136, %rs271, 0;
@%p136 bra BB11_174;

BB11_173:
add.s32 %r1080, %r46, 16;
cvt.u64.u32	%rd891, %r1080;
add.s64 %rd893, %rd65, %rd891;
ld.shared.u8 %rs272, [%rd893];
setp.eq.s16	%p137, %rs272, 0;
selp.u32	%r1124, 1, 0, %p137;

BB11_174:
bfe.u32 %r757, %r16, 7, 1;
setp.ne.s32	%p138, %r1124, %r757;
@%p138 bra BB11_176;

add.s32 %r1087, %r46, 16;
cvt.u64.u32	%rd894, %r46;
ld.shared.u16 %rs273, [%rd323];
cvt.u64.u32	%rd898, %r1087;
ld.shared.u16 %rs274, [%rd321];
st.shared.u16 [%rd323], %rs274;
st.shared.u16 [%rd321], %rs273;
mul.wide.u32 %rd901, %r46, 8;
add.s64 %rd903, %rd64, %rd901;
ld.shared.u64 %rd904, [%rd903];
mul.wide.u32 %rd905, %r1087, 8;
add.s64 %rd906, %rd64, %rd905;
ld.shared.u64 %rd907, [%rd906];
st.shared.u64 [%rd903], %rd907;
st.shared.u64 [%rd906], %rd904;
add.s64 %rd909, %rd65, %rd894;
ld.shared.u8 %rs275, [%rd909];
add.s64 %rd910, %rd65, %rd898;
ld.shared.u8 %rs276, [%rd910];
st.shared.u8 [%rd909], %rs276;
st.shared.u8 [%rd910], %rs275;

BB11_176:
bar.sync 0;
ld.shared.u16 %rs277, [%rd219];
ld.shared.u16 %rs278, [%rd217];

	{ cvt.f32.f16 %f67, %rs277;}


	
	{ cvt.f32.f16 %f68, %rs278;}


	setp.geu.f32	%p139, %f67, %f68;
@%p139 bra BB11_178;

cvt.u64.u32	%rd916, %r36;
add.s64 %rd918, %rd65, %rd916;
ld.shared.u8 %rs279, [%rd918];
mov.u32 %r1125, 1;
setp.ne.s16	%p140, %rs279, 0;
@%p140 bra BB11_179;

BB11_178:
add.s32 %r1081, %r36, 8;
cvt.u64.u32	%rd919, %r1081;
add.s64 %rd921, %rd65, %rd919;
ld.shared.u8 %rs280, [%rd921];
setp.eq.s16	%p141, %rs280, 0;
selp.u32	%r1125, 1, 0, %p141;

BB11_179:
bfe.u32 %r779, %r16, 7, 1;
setp.ne.s32	%p142, %r1125, %r779;
@%p142 bra BB11_181;

add.s32 %r1086, %r36, 8;
cvt.u64.u32	%rd922, %r36;
ld.shared.u16 %rs281, [%rd219];
cvt.u64.u32	%rd926, %r1086;
ld.shared.u16 %rs282, [%rd217];
st.shared.u16 [%rd219], %rs282;
st.shared.u16 [%rd217], %rs281;
mul.wide.u32 %rd929, %r36, 8;
add.s64 %rd931, %rd64, %rd929;
ld.shared.u64 %rd932, [%rd931];
mul.wide.u32 %rd933, %r1086, 8;
add.s64 %rd934, %rd64, %rd933;
ld.shared.u64 %rd935, [%rd934];
st.shared.u64 [%rd931], %rd935;
st.shared.u64 [%rd934], %rd932;
add.s64 %rd937, %rd65, %rd922;
ld.shared.u8 %rs283, [%rd937];
add.s64 %rd938, %rd65, %rd926;
ld.shared.u8 %rs284, [%rd938];
st.shared.u8 [%rd937], %rs284;
st.shared.u8 [%rd938], %rs283;

BB11_181:
bar.sync 0;
ld.shared.u16 %rs285, [%rd143];
ld.shared.u16 %rs286, [%rd141];

	{ cvt.f32.f16 %f69, %rs285;}


	
	{ cvt.f32.f16 %f70, %rs286;}


	setp.geu.f32	%p143, %f69, %f70;
@%p143 bra BB11_183;

cvt.u64.u32	%rd944, %r28;
add.s64 %rd946, %rd65, %rd944;
ld.shared.u8 %rs287, [%rd946];
mov.u32 %r1126, 1;
setp.ne.s16	%p144, %rs287, 0;
@%p144 bra BB11_184;

BB11_183:
add.s32 %r1082, %r28, 4;
cvt.u64.u32	%rd947, %r1082;
add.s64 %rd949, %rd65, %rd947;
ld.shared.u8 %rs288, [%rd949];
setp.eq.s16	%p145, %rs288, 0;
selp.u32	%r1126, 1, 0, %p145;

BB11_184:
bfe.u32 %r801, %r16, 7, 1;
setp.ne.s32	%p146, %r1126, %r801;
@%p146 bra BB11_186;

add.s32 %r1085, %r28, 4;
cvt.u64.u32	%rd950, %r28;
ld.shared.u16 %rs289, [%rd143];
cvt.u64.u32	%rd954, %r1085;
ld.shared.u16 %rs290, [%rd141];
st.shared.u16 [%rd143], %rs290;
st.shared.u16 [%rd141], %rs289;
mul.wide.u32 %rd957, %r28, 8;
add.s64 %rd959, %rd64, %rd957;
ld.shared.u64 %rd960, [%rd959];
mul.wide.u32 %rd961, %r1085, 8;
add.s64 %rd962, %rd64, %rd961;
ld.shared.u64 %rd963, [%rd962];
st.shared.u64 [%rd959], %rd963;
st.shared.u64 [%rd962], %rd960;
add.s64 %rd965, %rd65, %rd950;
ld.shared.u8 %rs291, [%rd965];
add.s64 %rd966, %rd65, %rd954;
ld.shared.u8 %rs292, [%rd966];
st.shared.u8 [%rd965], %rs292;
st.shared.u8 [%rd966], %rs291;

BB11_186:
bar.sync 0;
ld.shared.u16 %rs293, [%rd95];
ld.shared.u16 %rs294, [%rd93];

	{ cvt.f32.f16 %f71, %rs293;}


	
	{ cvt.f32.f16 %f72, %rs294;}


	setp.geu.f32	%p147, %f71, %f72;
@%p147 bra BB11_188;

cvt.u64.u32	%rd972, %r22;
add.s64 %rd974, %rd65, %rd972;
ld.shared.u8 %rs295, [%rd974];
mov.u32 %r1127, 1;
setp.ne.s16	%p148, %rs295, 0;
@%p148 bra BB11_189;

BB11_188:
add.s32 %r1083, %r22, 2;
cvt.u64.u32	%rd975, %r1083;
add.s64 %rd977, %rd65, %rd975;
ld.shared.u8 %rs296, [%rd977];
setp.eq.s16	%p149, %rs296, 0;
selp.u32	%r1127, 1, 0, %p149;

BB11_189:
bfe.u32 %r823, %r16, 7, 1;
setp.ne.s32	%p150, %r1127, %r823;
@%p150 bra BB11_191;

add.s32 %r1084, %r22, 2;
cvt.u64.u32	%rd978, %r22;
ld.shared.u16 %rs297, [%rd95];
cvt.u64.u32	%rd982, %r1084;
ld.shared.u16 %rs298, [%rd93];
st.shared.u16 [%rd95], %rs298;
st.shared.u16 [%rd93], %rs297;
mul.wide.u32 %rd985, %r22, 8;
add.s64 %rd987, %rd64, %rd985;
ld.shared.u64 %rd988, [%rd987];
mul.wide.u32 %rd989, %r1084, 8;
add.s64 %rd990, %rd64, %rd989;
ld.shared.u64 %rd991, [%rd990];
st.shared.u64 [%rd987], %rd991;
st.shared.u64 [%rd990], %rd988;
add.s64 %rd993, %rd65, %rd978;
ld.shared.u8 %rs299, [%rd993];
add.s64 %rd994, %rd65, %rd982;
ld.shared.u8 %rs300, [%rd994];
st.shared.u8 [%rd993], %rs300;
st.shared.u8 [%rd994], %rs299;

BB11_191:
bar.sync 0;
ld.shared.u16 %rs301, [%rd73];
ld.shared.u16 %rs302, [%rd73+2];

	{ cvt.f32.f16 %f73, %rs301;}


	
	{ cvt.f32.f16 %f74, %rs302;}


	setp.geu.f32	%p151, %f73, %f74;
@%p151 bra BB11_193;

cvt.u64.u32	%rd998, %r144;
add.s64 %rd1000, %rd65, %rd998;
ld.shared.u8 %rs303, [%rd1000];
mov.u32 %r1128, 1;
setp.ne.s16	%p152, %rs303, 0;
@%p152 bra BB11_194;

BB11_193:
cvt.u64.u32	%rd1001, %r144;
add.s64 %rd1003, %rd65, %rd1001;
ld.shared.u8 %rs304, [%rd1003+1];
setp.eq.s16	%p153, %rs304, 0;
selp.u32	%r1128, 1, 0, %p153;

BB11_194:
bfe.u32 %r837, %r16, 7, 1;
setp.ne.s32	%p154, %r1128, %r837;
@%p154 bra BB11_196;

cvt.u64.u32	%rd1004, %r144;
ld.shared.u16 %rs305, [%rd73];
ld.shared.u16 %rs306, [%rd73+2];
st.shared.u16 [%rd73], %rs306;
st.shared.u16 [%rd73+2], %rs305;
mul.wide.u32 %rd1008, %r144, 8;
add.s64 %rd1010, %rd64, %rd1008;
ld.shared.u64 %rd1011, [%rd1010];
ld.shared.u64 %rd1012, [%rd1010+8];
st.shared.u64 [%rd1010], %rd1012;
st.shared.u64 [%rd1010+8], %rd1011;
add.s64 %rd1014, %rd65, %rd1004;
ld.shared.u8 %rs307, [%rd1014];
ld.shared.u8 %rs308, [%rd1014+1];
st.shared.u8 [%rd1014], %rs308;
st.shared.u8 [%rd1014+1], %rs307;

BB11_196:
mov.u32 %r1129, 256;

BB11_197:
bar.sync 0;
add.s32 %r842, %r1129, -1;
and.b32 %r843, %r842, %r16;
sub.s32 %r845, %r144, %r843;
add.s32 %r846, %r845, %r1129;
cvt.u64.u32	%rd18, %r846;
mul.wide.u32 %rd1015, %r846, 2;
add.s64 %rd22, %rd62, %rd1015;
add.s64 %rd19, %rd65, %rd18;
cvt.u64.u32	%rd20, %r845;
mul.wide.u32 %rd1018, %r845, 2;
add.s64 %rd21, %rd62, %rd1018;
ld.shared.u16 %rs309, [%rd21];
ld.shared.u16 %rs310, [%rd22];

	{ cvt.f32.f16 %f75, %rs309;}


	
	{ cvt.f32.f16 %f76, %rs310;}


	add.s64 %rd23, %rd65, %rd20;
setp.geu.f32	%p155, %f75, %f76;
@%p155 bra BB11_199;

ld.shared.u8 %rs311, [%rd23];
mov.u32 %r1130, 1;
setp.ne.s16	%p156, %rs311, 0;
@%p156 bra BB11_200;

BB11_199:
ld.shared.u8 %rs312, [%rd19];
setp.eq.s16	%p157, %rs312, 0;
selp.u32	%r1130, 1, 0, %p157;

BB11_200:
bfe.u32 %r849, %r16, 8, 1;
setp.ne.s32	%p158, %r1130, %r849;
@%p158 bra BB11_202;

shl.b64 %rd1019, %rd18, 3;
add.s64 %rd1021, %rd64, %rd1019;
ld.shared.u16 %rs313, [%rd21];
ld.shared.u16 %rs314, [%rd22];
st.shared.u16 [%rd21], %rs314;
st.shared.u16 [%rd22], %rs313;
shl.b64 %rd1022, %rd20, 3;
add.s64 %rd1023, %rd64, %rd1022;
ld.shared.u64 %rd1024, [%rd1023];
ld.shared.u64 %rd1025, [%rd1021];
st.shared.u64 [%rd1023], %rd1025;
st.shared.u64 [%rd1021], %rd1024;
ld.shared.u8 %rs315, [%rd23];
ld.shared.u8 %rs316, [%rd19];
st.shared.u8 [%rd23], %rs316;
st.shared.u8 [%rd19], %rs315;

BB11_202:
shr.u32 %r108, %r1129, 1;
bar.sync 0;
add.s32 %r850, %r108, -1;
and.b32 %r852, %r850, %r16;
sub.s32 %r854, %r144, %r852;
add.s32 %r855, %r854, %r108;
cvt.u64.u32	%rd24, %r855;
mul.wide.u32 %rd1026, %r855, 2;
add.s64 %rd28, %rd62, %rd1026;
add.s64 %rd25, %rd65, %rd24;
cvt.u64.u32	%rd26, %r854;
mul.wide.u32 %rd1029, %r854, 2;
add.s64 %rd27, %rd62, %rd1029;
ld.shared.u16 %rs317, [%rd27];
ld.shared.u16 %rs318, [%rd28];

	{ cvt.f32.f16 %f77, %rs317;}


	
	{ cvt.f32.f16 %f78, %rs318;}


	add.s64 %rd29, %rd65, %rd26;
setp.geu.f32	%p159, %f77, %f78;
@%p159 bra BB11_204;

ld.shared.u8 %rs319, [%rd29];
mov.u32 %r1131, 1;
setp.ne.s16	%p160, %rs319, 0;
@%p160 bra BB11_205;

BB11_204:
ld.shared.u8 %rs320, [%rd25];
setp.eq.s16	%p161, %rs320, 0;
selp.u32	%r1131, 1, 0, %p161;

BB11_205:
bfe.u32 %r858, %r16, 8, 1;
setp.ne.s32	%p162, %r1131, %r858;
@%p162 bra BB11_207;

shl.b64 %rd1030, %rd24, 3;
add.s64 %rd1032, %rd64, %rd1030;
ld.shared.u16 %rs321, [%rd27];
ld.shared.u16 %rs322, [%rd28];
st.shared.u16 [%rd27], %rs322;
st.shared.u16 [%rd28], %rs321;
shl.b64 %rd1033, %rd26, 3;
add.s64 %rd1034, %rd64, %rd1033;
ld.shared.u64 %rd1035, [%rd1034];
ld.shared.u64 %rd1036, [%rd1032];
st.shared.u64 [%rd1034], %rd1036;
st.shared.u64 [%rd1032], %rd1035;
ld.shared.u8 %rs323, [%rd29];
ld.shared.u8 %rs324, [%rd25];
st.shared.u8 [%rd29], %rs324;
st.shared.u8 [%rd25], %rs323;

BB11_207:
shr.u32 %r111, %r1129, 2;
bar.sync 0;
add.s32 %r859, %r111, -1;
and.b32 %r861, %r859, %r16;
sub.s32 %r863, %r144, %r861;
add.s32 %r864, %r863, %r111;
cvt.u64.u32	%rd30, %r864;
mul.wide.u32 %rd1037, %r864, 2;
add.s64 %rd34, %rd62, %rd1037;
add.s64 %rd31, %rd65, %rd30;
cvt.u64.u32	%rd32, %r863;
mul.wide.u32 %rd1040, %r863, 2;
add.s64 %rd33, %rd62, %rd1040;
ld.shared.u16 %rs325, [%rd33];
ld.shared.u16 %rs326, [%rd34];

	{ cvt.f32.f16 %f79, %rs325;}


	
	{ cvt.f32.f16 %f80, %rs326;}


	add.s64 %rd35, %rd65, %rd32;
setp.geu.f32	%p163, %f79, %f80;
@%p163 bra BB11_209;

ld.shared.u8 %rs327, [%rd35];
mov.u32 %r1132, 1;
setp.ne.s16	%p164, %rs327, 0;
@%p164 bra BB11_210;

BB11_209:
ld.shared.u8 %rs328, [%rd31];
setp.eq.s16	%p165, %rs328, 0;
selp.u32	%r1132, 1, 0, %p165;

BB11_210:
bfe.u32 %r867, %r16, 8, 1;
setp.ne.s32	%p166, %r1132, %r867;
@%p166 bra BB11_212;

shl.b64 %rd1041, %rd30, 3;
add.s64 %rd1043, %rd64, %rd1041;
ld.shared.u16 %rs329, [%rd33];
ld.shared.u16 %rs330, [%rd34];
st.shared.u16 [%rd33], %rs330;
st.shared.u16 [%rd34], %rs329;
shl.b64 %rd1044, %rd32, 3;
add.s64 %rd1045, %rd64, %rd1044;
ld.shared.u64 %rd1046, [%rd1045];
ld.shared.u64 %rd1047, [%rd1043];
st.shared.u64 [%rd1045], %rd1047;
st.shared.u64 [%rd1043], %rd1046;
ld.shared.u8 %rs331, [%rd35];
ld.shared.u8 %rs332, [%rd31];
st.shared.u8 [%rd35], %rs332;
st.shared.u8 [%rd31], %rs331;

BB11_212:
shr.u32 %r1129, %r1129, 3;
setp.ne.s32	%p167, %r1129, 0;
@%p167 bra BB11_197;

bar.sync 0;
and.b32 %r868, %r16, 511;
sub.s32 %r869, %r144, %r868;
add.s32 %r870, %r869, 512;
cvt.u64.u32	%rd36, %r870;
mul.wide.u32 %rd1048, %r870, 2;
add.s64 %rd39, %rd62, %rd1048;
cvt.u64.u32	%rd37, %r869;
mul.wide.u32 %rd1050, %r869, 2;
add.s64 %rd38, %rd62, %rd1050;
ld.shared.u16 %rs333, [%rd38];
ld.shared.u16 %rs334, [%rd39];

	{ cvt.f32.f16 %f81, %rs333;}


	
	{ cvt.f32.f16 %f82, %rs334;}


	add.s64 %rd40, %rd65, %rd37;
setp.geu.f32	%p168, %f81, %f82;
@%p168 bra BB11_215;

ld.shared.u8 %rs335, [%rd40];
setp.ne.s16	%p169, %rs335, 0;
@%p169 bra BB11_217;

BB11_215:
add.s64 %rd41, %rd65, %rd36;
ld.shared.u8 %rs7, [%rd41];
setp.eq.s16	%p170, %rs7, 0;
@%p170 bra BB11_217;

shl.b64 %rd1053, %rd36, 3;
add.s64 %rd1055, %rd64, %rd1053;
ld.shared.u16 %rs336, [%rd38];
ld.shared.u16 %rs337, [%rd39];
st.shared.u16 [%rd38], %rs337;
st.shared.u16 [%rd39], %rs336;
shl.b64 %rd1056, %rd37, 3;
add.s64 %rd1057, %rd64, %rd1056;
ld.shared.u64 %rd1058, [%rd1057];
ld.shared.u64 %rd1059, [%rd1055];
st.shared.u64 [%rd1057], %rd1059;
st.shared.u64 [%rd1055], %rd1058;
ld.shared.u8 %rs338, [%rd40];
st.shared.u8 [%rd40], %rs7;
st.shared.u8 [%rd41], %rs338;

BB11_217:
bar.sync 0;
mov.u32 %r1088, %tid.x;
mov.u64 %rd1318, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r872, %r1088, 255;
sub.s32 %r874, %r144, %r872;
add.s32 %r875, %r874, 256;
cvt.u64.u32	%rd42, %r875;
mul.wide.u32 %rd1060, %r875, 2;
add.s64 %rd45, %rd1318, %rd1060;
cvt.u64.u32	%rd43, %r874;
mul.wide.u32 %rd1062, %r874, 2;
add.s64 %rd44, %rd1318, %rd1062;
ld.shared.u16 %rs339, [%rd44];
ld.shared.u16 %rs340, [%rd45];

	{ cvt.f32.f16 %f83, %rs339;}


	
	{ cvt.f32.f16 %f84, %rs340;}


	add.s64 %rd46, %rd65, %rd43;
setp.geu.f32	%p171, %f83, %f84;
@%p171 bra BB11_219;

ld.shared.u8 %rs341, [%rd46];
setp.ne.s16	%p172, %rs341, 0;
@%p172 bra BB11_221;

BB11_219:
add.s64 %rd47, %rd65, %rd42;
ld.shared.u8 %rs8, [%rd47];
setp.eq.s16	%p173, %rs8, 0;
@%p173 bra BB11_221;

shl.b64 %rd1065, %rd42, 3;
add.s64 %rd1067, %rd64, %rd1065;
ld.shared.u16 %rs342, [%rd44];
ld.shared.u16 %rs343, [%rd45];
st.shared.u16 [%rd44], %rs343;
st.shared.u16 [%rd45], %rs342;
shl.b64 %rd1068, %rd43, 3;
add.s64 %rd1069, %rd64, %rd1068;
ld.shared.u64 %rd1070, [%rd1069];
ld.shared.u64 %rd1071, [%rd1067];
st.shared.u64 [%rd1069], %rd1071;
st.shared.u64 [%rd1067], %rd1070;
ld.shared.u8 %rs344, [%rd46];
st.shared.u8 [%rd46], %rs8;
st.shared.u8 [%rd47], %rs344;

BB11_221:
bar.sync 0;
ld.shared.u16 %rs345, [%rd803];
ld.shared.u16 %rs346, [%rd801];

	{ cvt.f32.f16 %f85, %rs345;}


	
	{ cvt.f32.f16 %f86, %rs346;}


	setp.geu.f32	%p174, %f85, %f86;
@%p174 bra BB11_223;

cvt.u64.u32	%rd1077, %r88;
add.s64 %rd1079, %rd65, %rd1077;
ld.shared.u8 %rs347, [%rd1079];
setp.ne.s16	%p175, %rs347, 0;
@%p175 bra BB11_225;

BB11_223:
add.s32 %r1070, %r88, 128;
cvt.u64.u32	%rd1080, %r1070;
add.s64 %rd1082, %rd65, %rd1080;
ld.shared.u8 %rs9, [%rd1082];
setp.eq.s16	%p176, %rs9, 0;
@%p176 bra BB11_225;

add.s32 %r1071, %r88, 128;
cvt.u64.u32	%rd1083, %r88;
ld.shared.u16 %rs348, [%rd803];
ld.shared.u16 %rs349, [%rd801];
st.shared.u16 [%rd803], %rs349;
st.shared.u16 [%rd801], %rs348;
mul.wide.u32 %rd1090, %r88, 8;
add.s64 %rd1092, %rd64, %rd1090;
ld.shared.u64 %rd1093, [%rd1092];
mul.wide.u32 %rd1094, %r1071, 8;
add.s64 %rd1095, %rd64, %rd1094;
ld.shared.u64 %rd1096, [%rd1095];
st.shared.u64 [%rd1092], %rd1096;
st.shared.u64 [%rd1095], %rd1093;
add.s64 %rd1098, %rd65, %rd1083;
ld.shared.u8 %rs350, [%rd1098];
st.shared.u8 [%rd1098], %rs9;
st.shared.u8 [%rd1082], %rs350;

BB11_225:
bar.sync 0;
ld.shared.u16 %rs351, [%rd615];
ld.shared.u16 %rs352, [%rd613];

	{ cvt.f32.f16 %f87, %rs351;}


	
	{ cvt.f32.f16 %f88, %rs352;}


	setp.geu.f32	%p177, %f87, %f88;
@%p177 bra BB11_227;

cvt.u64.u32	%rd1105, %r72;
add.s64 %rd1107, %rd65, %rd1105;
ld.shared.u8 %rs353, [%rd1107];
setp.ne.s16	%p178, %rs353, 0;
@%p178 bra BB11_229;

BB11_227:
add.s32 %r1072, %r72, 64;
cvt.u64.u32	%rd1108, %r1072;
add.s64 %rd1110, %rd65, %rd1108;
ld.shared.u8 %rs10, [%rd1110];
setp.eq.s16	%p179, %rs10, 0;
@%p179 bra BB11_229;

add.s32 %r1073, %r72, 64;
cvt.u64.u32	%rd1111, %r72;
ld.shared.u16 %rs354, [%rd615];
ld.shared.u16 %rs355, [%rd613];
st.shared.u16 [%rd615], %rs355;
st.shared.u16 [%rd613], %rs354;
mul.wide.u32 %rd1118, %r72, 8;
add.s64 %rd1120, %rd64, %rd1118;
ld.shared.u64 %rd1121, [%rd1120];
mul.wide.u32 %rd1122, %r1073, 8;
add.s64 %rd1123, %rd64, %rd1122;
ld.shared.u64 %rd1124, [%rd1123];
st.shared.u64 [%rd1120], %rd1124;
st.shared.u64 [%rd1123], %rd1121;
add.s64 %rd1126, %rd65, %rd1111;
ld.shared.u8 %rs356, [%rd1126];
st.shared.u8 [%rd1126], %rs10;
st.shared.u8 [%rd1110], %rs356;

BB11_229:
bar.sync 0;
ld.shared.u16 %rs357, [%rd455];
ld.shared.u16 %rs358, [%rd453];

	{ cvt.f32.f16 %f89, %rs357;}


	
	{ cvt.f32.f16 %f90, %rs358;}


	setp.geu.f32	%p180, %f89, %f90;
@%p180 bra BB11_231;

cvt.u64.u32	%rd1133, %r58;
add.s64 %rd1135, %rd65, %rd1133;
ld.shared.u8 %rs359, [%rd1135];
setp.ne.s16	%p181, %rs359, 0;
@%p181 bra BB11_233;

BB11_231:
add.s32 %r1074, %r58, 32;
cvt.u64.u32	%rd1136, %r1074;
add.s64 %rd1138, %rd65, %rd1136;
ld.shared.u8 %rs11, [%rd1138];
setp.eq.s16	%p182, %rs11, 0;
@%p182 bra BB11_233;

add.s32 %r1075, %r58, 32;
cvt.u64.u32	%rd1139, %r58;
ld.shared.u16 %rs360, [%rd455];
ld.shared.u16 %rs361, [%rd453];
st.shared.u16 [%rd455], %rs361;
st.shared.u16 [%rd453], %rs360;
mul.wide.u32 %rd1146, %r58, 8;
add.s64 %rd1148, %rd64, %rd1146;
ld.shared.u64 %rd1149, [%rd1148];
mul.wide.u32 %rd1150, %r1075, 8;
add.s64 %rd1151, %rd64, %rd1150;
ld.shared.u64 %rd1152, [%rd1151];
st.shared.u64 [%rd1148], %rd1152;
st.shared.u64 [%rd1151], %rd1149;
add.s64 %rd1154, %rd65, %rd1139;
ld.shared.u8 %rs362, [%rd1154];
st.shared.u8 [%rd1154], %rs11;
st.shared.u8 [%rd1138], %rs362;

BB11_233:
bar.sync 0;
ld.shared.u16 %rs363, [%rd323];
ld.shared.u16 %rs364, [%rd321];

	{ cvt.f32.f16 %f91, %rs363;}


	
	{ cvt.f32.f16 %f92, %rs364;}


	setp.geu.f32	%p183, %f91, %f92;
@%p183 bra BB11_235;

cvt.u64.u32	%rd1161, %r46;
add.s64 %rd1163, %rd65, %rd1161;
ld.shared.u8 %rs365, [%rd1163];
setp.ne.s16	%p184, %rs365, 0;
@%p184 bra BB11_237;

BB11_235:
add.s32 %r1076, %r46, 16;
cvt.u64.u32	%rd1164, %r1076;
add.s64 %rd1166, %rd65, %rd1164;
ld.shared.u8 %rs12, [%rd1166];
setp.eq.s16	%p185, %rs12, 0;
@%p185 bra BB11_237;

add.s32 %r1077, %r46, 16;
cvt.u64.u32	%rd1167, %r46;
ld.shared.u16 %rs366, [%rd323];
ld.shared.u16 %rs367, [%rd321];
st.shared.u16 [%rd323], %rs367;
st.shared.u16 [%rd321], %rs366;
mul.wide.u32 %rd1174, %r46, 8;
add.s64 %rd1176, %rd64, %rd1174;
ld.shared.u64 %rd1177, [%rd1176];
mul.wide.u32 %rd1178, %r1077, 8;
add.s64 %rd1179, %rd64, %rd1178;
ld.shared.u64 %rd1180, [%rd1179];
st.shared.u64 [%rd1176], %rd1180;
st.shared.u64 [%rd1179], %rd1177;
add.s64 %rd1182, %rd65, %rd1167;
ld.shared.u8 %rs368, [%rd1182];
st.shared.u8 [%rd1182], %rs12;
st.shared.u8 [%rd1166], %rs368;

BB11_237:
bar.sync 0;
ld.shared.u16 %rs369, [%rd219];
ld.shared.u16 %rs370, [%rd217];

	{ cvt.f32.f16 %f93, %rs369;}


	
	{ cvt.f32.f16 %f94, %rs370;}


	setp.geu.f32	%p186, %f93, %f94;
@%p186 bra BB11_239;

cvt.u64.u32	%rd1189, %r36;
add.s64 %rd1191, %rd65, %rd1189;
ld.shared.u8 %rs371, [%rd1191];
setp.ne.s16	%p187, %rs371, 0;
@%p187 bra BB11_241;

BB11_239:
add.s32 %r1064, %r36, 8;
cvt.u64.u32	%rd1192, %r1064;
add.s64 %rd1194, %rd65, %rd1192;
ld.shared.u8 %rs13, [%rd1194];
setp.eq.s16	%p188, %rs13, 0;
@%p188 bra BB11_241;

add.s32 %r1065, %r36, 8;
cvt.u64.u32	%rd1195, %r36;
ld.shared.u16 %rs372, [%rd219];
ld.shared.u16 %rs373, [%rd217];
st.shared.u16 [%rd219], %rs373;
st.shared.u16 [%rd217], %rs372;
mul.wide.u32 %rd1202, %r36, 8;
add.s64 %rd1204, %rd64, %rd1202;
ld.shared.u64 %rd1205, [%rd1204];
mul.wide.u32 %rd1206, %r1065, 8;
add.s64 %rd1207, %rd64, %rd1206;
ld.shared.u64 %rd1208, [%rd1207];
st.shared.u64 [%rd1204], %rd1208;
st.shared.u64 [%rd1207], %rd1205;
add.s64 %rd1210, %rd65, %rd1195;
ld.shared.u8 %rs374, [%rd1210];
st.shared.u8 [%rd1210], %rs13;
st.shared.u8 [%rd1194], %rs374;

BB11_241:
bar.sync 0;
ld.shared.u16 %rs375, [%rd143];
ld.shared.u16 %rs376, [%rd141];

	{ cvt.f32.f16 %f95, %rs375;}


	
	{ cvt.f32.f16 %f96, %rs376;}


	setp.geu.f32	%p189, %f95, %f96;
@%p189 bra BB11_243;

cvt.u64.u32	%rd1217, %r28;
add.s64 %rd1219, %rd65, %rd1217;
ld.shared.u8 %rs377, [%rd1219];
setp.ne.s16	%p190, %rs377, 0;
@%p190 bra BB11_245;

BB11_243:
add.s32 %r1066, %r28, 4;
cvt.u64.u32	%rd1220, %r1066;
add.s64 %rd1222, %rd65, %rd1220;
ld.shared.u8 %rs14, [%rd1222];
setp.eq.s16	%p191, %rs14, 0;
@%p191 bra BB11_245;

add.s32 %r1067, %r28, 4;
cvt.u64.u32	%rd1223, %r28;
ld.shared.u16 %rs378, [%rd143];
ld.shared.u16 %rs379, [%rd141];
st.shared.u16 [%rd143], %rs379;
st.shared.u16 [%rd141], %rs378;
mul.wide.u32 %rd1230, %r28, 8;
add.s64 %rd1232, %rd64, %rd1230;
ld.shared.u64 %rd1233, [%rd1232];
mul.wide.u32 %rd1234, %r1067, 8;
add.s64 %rd1235, %rd64, %rd1234;
ld.shared.u64 %rd1236, [%rd1235];
st.shared.u64 [%rd1232], %rd1236;
st.shared.u64 [%rd1235], %rd1233;
add.s64 %rd1238, %rd65, %rd1223;
ld.shared.u8 %rs380, [%rd1238];
st.shared.u8 [%rd1238], %rs14;
st.shared.u8 [%rd1222], %rs380;

BB11_245:
bar.sync 0;
ld.shared.u16 %rs381, [%rd95];
ld.shared.u16 %rs382, [%rd93];

	{ cvt.f32.f16 %f97, %rs381;}


	
	{ cvt.f32.f16 %f98, %rs382;}


	setp.geu.f32	%p192, %f97, %f98;
@%p192 bra BB11_247;

cvt.u64.u32	%rd1245, %r22;
add.s64 %rd1247, %rd65, %rd1245;
ld.shared.u8 %rs383, [%rd1247];
setp.ne.s16	%p193, %rs383, 0;
@%p193 bra BB11_249;

BB11_247:
add.s32 %r1068, %r22, 2;
cvt.u64.u32	%rd1248, %r1068;
add.s64 %rd1250, %rd65, %rd1248;
ld.shared.u8 %rs15, [%rd1250];
setp.eq.s16	%p194, %rs15, 0;
@%p194 bra BB11_249;

add.s32 %r1069, %r22, 2;
cvt.u64.u32	%rd1251, %r22;
ld.shared.u16 %rs384, [%rd95];
ld.shared.u16 %rs385, [%rd93];
st.shared.u16 [%rd95], %rs385;
st.shared.u16 [%rd93], %rs384;
mul.wide.u32 %rd1258, %r22, 8;
add.s64 %rd1260, %rd64, %rd1258;
ld.shared.u64 %rd1261, [%rd1260];
mul.wide.u32 %rd1262, %r1069, 8;
add.s64 %rd1263, %rd64, %rd1262;
ld.shared.u64 %rd1264, [%rd1263];
st.shared.u64 [%rd1260], %rd1264;
st.shared.u64 [%rd1263], %rd1261;
add.s64 %rd1266, %rd65, %rd1251;
ld.shared.u8 %rs386, [%rd1266];
st.shared.u8 [%rd1266], %rs15;
st.shared.u8 [%rd1250], %rs386;

BB11_249:
bar.sync 0;
ld.shared.u16 %rs387, [%rd73];
ld.shared.u16 %rs388, [%rd73+2];

	{ cvt.f32.f16 %f99, %rs387;}


	
	{ cvt.f32.f16 %f100, %rs388;}


	setp.geu.f32	%p195, %f99, %f100;
@%p195 bra BB11_251;

cvt.u64.u32	%rd1271, %r144;
add.s64 %rd1273, %rd65, %rd1271;
ld.shared.u8 %rs389, [%rd1273];
setp.ne.s16	%p196, %rs389, 0;
@%p196 bra BB11_253;

BB11_251:
cvt.u64.u32	%rd1274, %r144;
add.s64 %rd1276, %rd65, %rd1274;
ld.shared.u8 %rs16, [%rd1276+1];
setp.eq.s16	%p197, %rs16, 0;
@%p197 bra BB11_253;

ld.shared.u16 %rs390, [%rd73];
ld.shared.u16 %rs391, [%rd73+2];
st.shared.u16 [%rd73], %rs391;
st.shared.u16 [%rd73+2], %rs390;
mul.wide.u32 %rd1281, %r144, 8;
add.s64 %rd1283, %rd64, %rd1281;
ld.shared.u64 %rd1284, [%rd1283];
ld.shared.u64 %rd1285, [%rd1283+8];
st.shared.u64 [%rd1283], %rd1285;
st.shared.u64 [%rd1283+8], %rd1284;
ld.shared.u8 %rs392, [%rd1276];
st.shared.u8 [%rd1276], %rs16;
st.shared.u8 [%rd1276+1], %rs392;

BB11_253:
mov.u32 %r1078, %tid.x;
ld.param.u32 %r1025, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
setp.lt.u32	%p199, %r1078, %r1025;
bar.sync 0;
@!%p199 bra BB11_255;
bra.uni BB11_254;

BB11_254:
mov.u64 %rd1317, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
ld.param.u32 %r1063, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.param.u64 %rd1316, [%rd1317];
mov.u32 %r1062, %ctaid.y;
mov.u32 %r1061, %ctaid.z;
mov.u32 %r1060, %nctaid.y;
mov.u32 %r1059, %ctaid.x;
mov.u32 %r1058, %nctaid.x;
mad.lo.s32 %r1057, %r1060, %r1061, %r1062;
ld.param.u32 %r1056, [%rd1317+12];
mad.lo.s32 %r1055, %r1057, %r1058, %r1059;
rem.u32 %r1054, %r1055, %r1056;
ld.param.u32 %r1053, [%rd1317+112];
mul.lo.s32 %r1052, %r1053, %r1054;
div.u32 %r1051, %r1055, %r1056;
ld.param.u32 %r1050, [%rd1317+108];
mad.lo.s32 %r1049, %r1050, %r1051, %r1052;
ld.param.u32 %r1048, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mov.u32 %r1047, %tid.x;
mad.lo.s32 %r1046, %r1047, %r1048, %r1049;
mul.wide.u32 %rd1315, %r1046, 2;
cvta.to.global.u64 %rd1314, %rd1316;
add.s64 %rd1313, %rd1314, %rd1315;
ld.shared.u16 %rs393, [%rd12];
st.global.u16 [%rd1313], %rs393;
ld.shared.u64 %rd1294, [%rd13];
mad.lo.s32 %r1019, %r1047, %r1063, %r15;
ld.local.u64 %rd1295, [%rd2];
mul.wide.u32 %rd1296, %r1019, 8;
add.s64 %rd1297, %rd1295, %rd1296;
st.u64 [%rd1297], %rd1294;

BB11_255:
mov.u32 %r1079, %tid.x;
ld.param.u32 %r1027, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
add.s32 %r1026, %r1079, 512;
setp.ge.u32	%p200, %r1026, %r1027;
@%p200 bra BB11_257;

add.s32 %r1045, %r16, 512;
mov.u64 %rd1312, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
ld.param.u64 %rd1311, [%rd1312];
mov.u32 %r1044, %ctaid.y;
mov.u32 %r1043, %ctaid.z;
mov.u32 %r1042, %nctaid.y;
mov.u32 %r1041, %ctaid.x;
mov.u32 %r1040, %nctaid.x;
mad.lo.s32 %r1039, %r1042, %r1043, %r1044;
ld.param.u32 %r1038, [%rd1312+12];
mad.lo.s32 %r1037, %r1039, %r1040, %r1041;
rem.u32 %r1036, %r1037, %r1038;
ld.param.u32 %r1035, [%rd1312+112];
mul.lo.s32 %r1034, %r1035, %r1036;
div.u32 %r1033, %r1037, %r1038;
ld.param.u32 %r1032, [%rd1312+108];
mad.lo.s32 %r1031, %r1032, %r1033, %r1034;
ld.param.u32 %r1030, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mad.lo.s32 %r1029, %r1045, %r1030, %r1031;
mul.wide.u32 %rd1310, %r1029, 2;
cvta.to.global.u64 %rd1309, %rd1311;
add.s64 %rd1308, %rd1309, %rd1310;
ld.param.u32 %r1028, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.shared.u16 %rs394, [%rd12+1024];
st.global.u16 [%rd1308], %rs394;
ld.shared.u64 %rd1304, [%rd13+4096];
mad.lo.s32 %r1024, %r1045, %r1028, %r15;
ld.local.u64 %rd1305, [%rd2];
mul.wide.u32 %rd1306, %r1024, 8;
add.s64 %rd1307, %rd1305, %rd1306;
st.u64 [%rd1307], %rd1304;

BB11_257:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot12[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<117>;
.reg .b16 %rs<232>;
.reg .f32 %f<59>;
.reg .b32 %r<645>;
.reg .b64 %rd<793>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd792, __local_depot12;
cvta.local.u64 %SP, %rd792;
ld.param.u32 %r74, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r75, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r76, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r77, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd2, %rd18;
ld.param.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd3, %rd19;
mov.u32 %r620, 0;
mov.pred %p4, 0;
@%p4 bra BB12_2;

BB12_1:
mul.wide.s32 %rd20, %r620, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r620, %r620, 1;
setp.lt.u32	%p5, %r620, 27;
@%p5 bra BB12_1;

BB12_2:
mov.u32 %r79, %nctaid.y;
mov.u32 %r80, %ctaid.z;
mov.u32 %r81, %ctaid.y;
mad.lo.s32 %r82, %r79, %r80, %r81;
mov.u32 %r83, %nctaid.x;
mov.u32 %r84, %ctaid.x;
mad.lo.s32 %r622, %r82, %r83, %r84;
setp.ge.u32	%p6, %r622, %r74;
@%p6 bra BB12_153;

ld.param.u32 %r86, [%rd1+12];
ld.param.u32 %r87, [%rd1+112];
rem.u32 %r88, %r622, %r86;
mul.lo.s32 %r89, %r87, %r88;
div.u32 %r90, %r622, %r86;
ld.param.u32 %r91, [%rd1+108];
mad.lo.s32 %r4, %r91, %r90, %r89;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r621, %r5, -1;
mov.u32 %r623, 0;
setp.lt.s32	%p7, %r621, 1;
@%p7 bra BB12_6;

mul.wide.s32 %rd24, %r5, 4;
add.s64 %rd789, %rd2, %rd24;
mov.u32 %r623, 0;

BB12_5:
ld.local.u32 %r93, [%rd789+4];
rem.u32 %r94, %r622, %r93;
ld.local.u32 %r95, [%rd789+104];
mad.lo.s32 %r623, %r95, %r94, %r623;
div.u32 %r622, %r622, %r93;
add.s64 %rd789, %rd789, -4;
add.s32 %r621, %r621, -1;
setp.gt.s32	%p8, %r621, 0;
@%p8 bra BB12_5;

BB12_6:
ld.local.u32 %r96, [%rd2+108];
mad.lo.s32 %r15, %r96, %r622, %r623;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 64;
setp.lt.u32	%p1, %r16, %r75;
mad.lo.s32 %r97, %r16, %r76, %r4;
mul.wide.u32 %rd25, %r97, 2;
add.s64 %rd9, %rd3, %rd25;
@%p1 bra BB12_8;
bra.uni BB12_7;

BB12_8:
ld.global.u16 %rs230, [%rd9];
bra.uni BB12_9;

BB12_7:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs230, %f1;}



BB12_9:
mov.u64 %rd790, 0;
setp.ge.u32	%p9, %r16, %r75;
@%p9 bra BB12_11;

mad.lo.s32 %r98, %r16, %r77, %r15;
ld.local.u64 %rd27, [%rd2];
mul.wide.u32 %rd28, %r98, 8;
add.s64 %rd29, %rd27, %rd28;
ld.u64 %rd790, [%rd29];

BB12_11:
selp.u16	%rs15, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 2;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd12, %rd32, %rd31;
st.shared.u16 [%rd12], %rs230;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd13, %rd34, %rd33;
st.shared.u64 [%rd13], %rd790;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd14, %rd35, %rd30;
st.shared.u8 [%rd14], %rs15;
setp.lt.u32	%p2, %r17, %r75;
mad.lo.s32 %r99, %r17, %r76, %r4;
mul.wide.u32 %rd36, %r99, 2;
add.s64 %rd15, %rd3, %rd36;
@%p2 bra BB12_13;
bra.uni BB12_12;

BB12_13:
ld.global.u16 %rs231, [%rd15];
bra.uni BB12_14;

BB12_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs231, %f2;}



BB12_14:
mov.u64 %rd791, 0;
setp.ge.u32	%p10, %r17, %r75;
@%p10 bra BB12_16;

mad.lo.s32 %r100, %r17, %r77, %r15;
ld.local.u64 %rd38, [%rd2];
mul.wide.u32 %rd39, %r100, 8;
add.s64 %rd40, %rd38, %rd39;
ld.u64 %rd791, [%rd40];

BB12_16:
selp.u16	%rs17, 1, 0, %p2;
st.shared.u16 [%rd12+128], %rs231;
st.shared.u64 [%rd13+512], %rd791;
st.shared.u8 [%rd14+64], %rs17;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd41, %r18, 2;
add.s64 %rd43, %rd32, %rd41;
ld.shared.u16 %rs18, [%rd43];
ld.shared.u16 %rs19, [%rd43+2];

	{ cvt.f32.f16 %f3, %rs18;}


	
	{ cvt.f32.f16 %f4, %rs19;}


	setp.leu.f32	%p11, %f3, %f4;
@%p11 bra BB12_18;

cvt.u64.u32	%rd44, %r18;
add.s64 %rd46, %rd35, %rd44;
ld.shared.u8 %rs20, [%rd46];
mov.u32 %r624, 1;
setp.ne.s16	%p12, %rs20, 0;
@%p12 bra BB12_19;

BB12_18:
cvt.u64.u32	%rd47, %r18;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs21, [%rd49+1];
setp.eq.s16	%p13, %rs21, 0;
selp.u32	%r624, 1, 0, %p13;

BB12_19:
and.b32 %r107, %r16, 1;
setp.ne.s32	%p14, %r624, %r107;
@%p14 bra BB12_21;

mul.wide.u32 %rd50, %r18, 8;
add.s64 %rd52, %rd34, %rd50;
cvt.u64.u32	%rd53, %r18;
ld.shared.u16 %rs22, [%rd43];
ld.shared.u16 %rs23, [%rd43+2];
st.shared.u16 [%rd43], %rs23;
st.shared.u16 [%rd43+2], %rs22;
ld.shared.u64 %rd57, [%rd52];
ld.shared.u64 %rd58, [%rd52+8];
st.shared.u64 [%rd52], %rd58;
st.shared.u64 [%rd52+8], %rd57;
add.s64 %rd60, %rd35, %rd53;
ld.shared.u8 %rs24, [%rd60];
ld.shared.u8 %rs25, [%rd60+1];
st.shared.u8 [%rd60], %rs25;
st.shared.u8 [%rd60+1], %rs24;

BB12_21:
bar.sync 0;
sub.s32 %r23, %r18, %r107;
add.s32 %r113, %r23, 2;
mul.wide.u32 %rd61, %r113, 2;
add.s64 %rd63, %rd32, %rd61;
mul.wide.u32 %rd64, %r23, 2;
add.s64 %rd65, %rd32, %rd64;
ld.shared.u16 %rs26, [%rd65];
ld.shared.u16 %rs27, [%rd63];

	{ cvt.f32.f16 %f5, %rs26;}


	
	{ cvt.f32.f16 %f6, %rs27;}


	setp.leu.f32	%p15, %f5, %f6;
@%p15 bra BB12_23;

cvt.u64.u32	%rd66, %r23;
add.s64 %rd68, %rd35, %rd66;
ld.shared.u8 %rs28, [%rd68];
mov.u32 %r625, 1;
setp.ne.s16	%p16, %rs28, 0;
@%p16 bra BB12_24;

BB12_23:
cvt.u64.u32	%rd69, %r113;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs29, [%rd71];
setp.eq.s16	%p17, %rs29, 0;
selp.u32	%r625, 1, 0, %p17;

BB12_24:
bfe.u32 %r125, %r16, 1, 1;
setp.ne.s32	%p18, %r625, %r125;
@%p18 bra BB12_26;

mul.wide.u32 %rd72, %r23, 8;
add.s64 %rd74, %rd34, %rd72;
mul.wide.u32 %rd75, %r113, 8;
add.s64 %rd76, %rd34, %rd75;
cvt.u64.u32	%rd77, %r23;
ld.shared.u16 %rs30, [%rd65];
cvt.u64.u32	%rd81, %r113;
ld.shared.u16 %rs31, [%rd63];
st.shared.u16 [%rd65], %rs31;
st.shared.u16 [%rd63], %rs30;
ld.shared.u64 %rd84, [%rd74];
ld.shared.u64 %rd85, [%rd76];
st.shared.u64 [%rd74], %rd85;
st.shared.u64 [%rd76], %rd84;
add.s64 %rd87, %rd35, %rd77;
ld.shared.u8 %rs32, [%rd87];
add.s64 %rd88, %rd35, %rd81;
ld.shared.u8 %rs33, [%rd88];
st.shared.u8 [%rd87], %rs33;
st.shared.u8 [%rd88], %rs32;

BB12_26:
bar.sync 0;
ld.shared.u16 %rs34, [%rd43];
ld.shared.u16 %rs35, [%rd43+2];

	{ cvt.f32.f16 %f7, %rs34;}


	
	{ cvt.f32.f16 %f8, %rs35;}


	setp.leu.f32	%p19, %f7, %f8;
@%p19 bra BB12_28;

cvt.u64.u32	%rd92, %r18;
add.s64 %rd94, %rd35, %rd92;
ld.shared.u8 %rs36, [%rd94];
mov.u32 %r626, 1;
setp.ne.s16	%p20, %rs36, 0;
@%p20 bra BB12_29;

BB12_28:
cvt.u64.u32	%rd95, %r18;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs37, [%rd97+1];
setp.eq.s16	%p21, %rs37, 0;
selp.u32	%r626, 1, 0, %p21;

BB12_29:
bfe.u32 %r140, %r16, 1, 1;
setp.ne.s32	%p22, %r626, %r140;
@%p22 bra BB12_31;

cvt.u64.u32	%rd98, %r18;
ld.shared.u16 %rs38, [%rd43];
ld.shared.u16 %rs39, [%rd43+2];
st.shared.u16 [%rd43], %rs39;
st.shared.u16 [%rd43+2], %rs38;
mul.wide.u32 %rd102, %r18, 8;
add.s64 %rd104, %rd34, %rd102;
ld.shared.u64 %rd105, [%rd104];
ld.shared.u64 %rd106, [%rd104+8];
st.shared.u64 [%rd104], %rd106;
st.shared.u64 [%rd104+8], %rd105;
add.s64 %rd108, %rd35, %rd98;
ld.shared.u8 %rs40, [%rd108];
ld.shared.u8 %rs41, [%rd108+1];
st.shared.u8 [%rd108], %rs41;
st.shared.u8 [%rd108+1], %rs40;

BB12_31:
bar.sync 0;
and.b32 %r143, %r16, 3;
sub.s32 %r29, %r18, %r143;
add.s32 %r145, %r29, 4;
mul.wide.u32 %rd109, %r145, 2;
add.s64 %rd111, %rd32, %rd109;
mul.wide.u32 %rd112, %r29, 2;
add.s64 %rd113, %rd32, %rd112;
ld.shared.u16 %rs42, [%rd113];
ld.shared.u16 %rs43, [%rd111];

	{ cvt.f32.f16 %f9, %rs42;}


	
	{ cvt.f32.f16 %f10, %rs43;}


	setp.leu.f32	%p23, %f9, %f10;
@%p23 bra BB12_33;

cvt.u64.u32	%rd114, %r29;
add.s64 %rd116, %rd35, %rd114;
ld.shared.u8 %rs44, [%rd116];
mov.u32 %r627, 1;
setp.ne.s16	%p24, %rs44, 0;
@%p24 bra BB12_34;

BB12_33:
cvt.u64.u32	%rd117, %r145;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs45, [%rd119];
setp.eq.s16	%p25, %rs45, 0;
selp.u32	%r627, 1, 0, %p25;

BB12_34:
bfe.u32 %r157, %r16, 2, 1;
setp.ne.s32	%p26, %r627, %r157;
@%p26 bra BB12_36;

mul.wide.u32 %rd120, %r29, 8;
add.s64 %rd122, %rd34, %rd120;
mul.wide.u32 %rd123, %r145, 8;
add.s64 %rd124, %rd34, %rd123;
cvt.u64.u32	%rd125, %r29;
ld.shared.u16 %rs46, [%rd113];
cvt.u64.u32	%rd129, %r145;
ld.shared.u16 %rs47, [%rd111];
st.shared.u16 [%rd113], %rs47;
st.shared.u16 [%rd111], %rs46;
ld.shared.u64 %rd132, [%rd122];
ld.shared.u64 %rd133, [%rd124];
st.shared.u64 [%rd122], %rd133;
st.shared.u64 [%rd124], %rd132;
add.s64 %rd135, %rd35, %rd125;
ld.shared.u8 %rs48, [%rd135];
add.s64 %rd136, %rd35, %rd129;
ld.shared.u8 %rs49, [%rd136];
st.shared.u8 [%rd135], %rs49;
st.shared.u8 [%rd136], %rs48;

BB12_36:
bar.sync 0;
ld.shared.u16 %rs50, [%rd65];
ld.shared.u16 %rs51, [%rd63];

	{ cvt.f32.f16 %f11, %rs50;}


	
	{ cvt.f32.f16 %f12, %rs51;}


	setp.leu.f32	%p27, %f11, %f12;
@%p27 bra BB12_38;

cvt.u64.u32	%rd142, %r23;
add.s64 %rd144, %rd35, %rd142;
ld.shared.u8 %rs52, [%rd144];
mov.u32 %r628, 1;
setp.ne.s16	%p28, %rs52, 0;
@%p28 bra BB12_39;

BB12_38:
cvt.u64.u32	%rd145, %r113;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs53, [%rd147];
setp.eq.s16	%p29, %rs53, 0;
selp.u32	%r628, 1, 0, %p29;

BB12_39:
bfe.u32 %r180, %r16, 2, 1;
setp.ne.s32	%p30, %r628, %r180;
@%p30 bra BB12_41;

cvt.u64.u32	%rd148, %r23;
ld.shared.u16 %rs54, [%rd65];
cvt.u64.u32	%rd152, %r113;
ld.shared.u16 %rs55, [%rd63];
st.shared.u16 [%rd65], %rs55;
st.shared.u16 [%rd63], %rs54;
mul.wide.u32 %rd155, %r23, 8;
add.s64 %rd157, %rd34, %rd155;
ld.shared.u64 %rd158, [%rd157];
mul.wide.u32 %rd159, %r113, 8;
add.s64 %rd160, %rd34, %rd159;
ld.shared.u64 %rd161, [%rd160];
st.shared.u64 [%rd157], %rd161;
st.shared.u64 [%rd160], %rd158;
add.s64 %rd163, %rd35, %rd148;
ld.shared.u8 %rs56, [%rd163];
add.s64 %rd164, %rd35, %rd152;
ld.shared.u8 %rs57, [%rd164];
st.shared.u8 [%rd163], %rs57;
st.shared.u8 [%rd164], %rs56;

BB12_41:
bar.sync 0;
ld.shared.u16 %rs58, [%rd43];
ld.shared.u16 %rs59, [%rd43+2];

	{ cvt.f32.f16 %f13, %rs58;}


	
	{ cvt.f32.f16 %f14, %rs59;}


	setp.leu.f32	%p31, %f13, %f14;
@%p31 bra BB12_43;

cvt.u64.u32	%rd168, %r18;
add.s64 %rd170, %rd35, %rd168;
ld.shared.u8 %rs60, [%rd170];
mov.u32 %r629, 1;
setp.ne.s16	%p32, %rs60, 0;
@%p32 bra BB12_44;

BB12_43:
cvt.u64.u32	%rd171, %r18;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs61, [%rd173+1];
setp.eq.s16	%p33, %rs61, 0;
selp.u32	%r629, 1, 0, %p33;

BB12_44:
bfe.u32 %r194, %r16, 2, 1;
setp.ne.s32	%p34, %r629, %r194;
@%p34 bra BB12_46;

cvt.u64.u32	%rd174, %r18;
ld.shared.u16 %rs62, [%rd43];
ld.shared.u16 %rs63, [%rd43+2];
st.shared.u16 [%rd43], %rs63;
st.shared.u16 [%rd43+2], %rs62;
mul.wide.u32 %rd178, %r18, 8;
add.s64 %rd180, %rd34, %rd178;
ld.shared.u64 %rd181, [%rd180];
ld.shared.u64 %rd182, [%rd180+8];
st.shared.u64 [%rd180], %rd182;
st.shared.u64 [%rd180+8], %rd181;
add.s64 %rd184, %rd35, %rd174;
ld.shared.u8 %rs64, [%rd184];
ld.shared.u8 %rs65, [%rd184+1];
st.shared.u8 [%rd184], %rs65;
st.shared.u8 [%rd184+1], %rs64;

BB12_46:
bar.sync 0;
and.b32 %r197, %r16, 7;
sub.s32 %r37, %r18, %r197;
add.s32 %r199, %r37, 8;
mul.wide.u32 %rd185, %r199, 2;
add.s64 %rd187, %rd32, %rd185;
mul.wide.u32 %rd188, %r37, 2;
add.s64 %rd189, %rd32, %rd188;
ld.shared.u16 %rs66, [%rd189];
ld.shared.u16 %rs67, [%rd187];

	{ cvt.f32.f16 %f15, %rs66;}


	
	{ cvt.f32.f16 %f16, %rs67;}


	setp.leu.f32	%p35, %f15, %f16;
@%p35 bra BB12_48;

cvt.u64.u32	%rd190, %r37;
add.s64 %rd192, %rd35, %rd190;
ld.shared.u8 %rs68, [%rd192];
mov.u32 %r630, 1;
setp.ne.s16	%p36, %rs68, 0;
@%p36 bra BB12_49;

BB12_48:
cvt.u64.u32	%rd193, %r199;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs69, [%rd195];
setp.eq.s16	%p37, %rs69, 0;
selp.u32	%r630, 1, 0, %p37;

BB12_49:
bfe.u32 %r211, %r16, 3, 1;
setp.ne.s32	%p38, %r630, %r211;
@%p38 bra BB12_51;

mul.wide.u32 %rd196, %r37, 8;
add.s64 %rd198, %rd34, %rd196;
mul.wide.u32 %rd199, %r199, 8;
add.s64 %rd200, %rd34, %rd199;
cvt.u64.u32	%rd201, %r37;
ld.shared.u16 %rs70, [%rd189];
cvt.u64.u32	%rd205, %r199;
ld.shared.u16 %rs71, [%rd187];
st.shared.u16 [%rd189], %rs71;
st.shared.u16 [%rd187], %rs70;
ld.shared.u64 %rd208, [%rd198];
ld.shared.u64 %rd209, [%rd200];
st.shared.u64 [%rd198], %rd209;
st.shared.u64 [%rd200], %rd208;
add.s64 %rd211, %rd35, %rd201;
ld.shared.u8 %rs72, [%rd211];
add.s64 %rd212, %rd35, %rd205;
ld.shared.u8 %rs73, [%rd212];
st.shared.u8 [%rd211], %rs73;
st.shared.u8 [%rd212], %rs72;

BB12_51:
bar.sync 0;
ld.shared.u16 %rs74, [%rd113];
ld.shared.u16 %rs75, [%rd111];

	{ cvt.f32.f16 %f17, %rs74;}


	
	{ cvt.f32.f16 %f18, %rs75;}


	setp.leu.f32	%p39, %f17, %f18;
@%p39 bra BB12_53;

cvt.u64.u32	%rd218, %r29;
add.s64 %rd220, %rd35, %rd218;
ld.shared.u8 %rs76, [%rd220];
mov.u32 %r631, 1;
setp.ne.s16	%p40, %rs76, 0;
@%p40 bra BB12_54;

BB12_53:
cvt.u64.u32	%rd221, %r145;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs77, [%rd223];
setp.eq.s16	%p41, %rs77, 0;
selp.u32	%r631, 1, 0, %p41;

BB12_54:
bfe.u32 %r234, %r16, 3, 1;
setp.ne.s32	%p42, %r631, %r234;
@%p42 bra BB12_56;

cvt.u64.u32	%rd224, %r29;
ld.shared.u16 %rs78, [%rd113];
cvt.u64.u32	%rd228, %r145;
ld.shared.u16 %rs79, [%rd111];
st.shared.u16 [%rd113], %rs79;
st.shared.u16 [%rd111], %rs78;
mul.wide.u32 %rd231, %r29, 8;
add.s64 %rd233, %rd34, %rd231;
ld.shared.u64 %rd234, [%rd233];
mul.wide.u32 %rd235, %r145, 8;
add.s64 %rd236, %rd34, %rd235;
ld.shared.u64 %rd237, [%rd236];
st.shared.u64 [%rd233], %rd237;
st.shared.u64 [%rd236], %rd234;
add.s64 %rd239, %rd35, %rd224;
ld.shared.u8 %rs80, [%rd239];
add.s64 %rd240, %rd35, %rd228;
ld.shared.u8 %rs81, [%rd240];
st.shared.u8 [%rd239], %rs81;
st.shared.u8 [%rd240], %rs80;

BB12_56:
bar.sync 0;
ld.shared.u16 %rs82, [%rd65];
ld.shared.u16 %rs83, [%rd63];

	{ cvt.f32.f16 %f19, %rs82;}


	
	{ cvt.f32.f16 %f20, %rs83;}


	setp.leu.f32	%p43, %f19, %f20;
@%p43 bra BB12_58;

cvt.u64.u32	%rd246, %r23;
add.s64 %rd248, %rd35, %rd246;
ld.shared.u8 %rs84, [%rd248];
mov.u32 %r632, 1;
setp.ne.s16	%p44, %rs84, 0;
@%p44 bra BB12_59;

BB12_58:
cvt.u64.u32	%rd249, %r113;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs85, [%rd251];
setp.eq.s16	%p45, %rs85, 0;
selp.u32	%r632, 1, 0, %p45;

BB12_59:
bfe.u32 %r256, %r16, 3, 1;
setp.ne.s32	%p46, %r632, %r256;
@%p46 bra BB12_61;

cvt.u64.u32	%rd252, %r23;
ld.shared.u16 %rs86, [%rd65];
cvt.u64.u32	%rd256, %r113;
ld.shared.u16 %rs87, [%rd63];
st.shared.u16 [%rd65], %rs87;
st.shared.u16 [%rd63], %rs86;
mul.wide.u32 %rd259, %r23, 8;
add.s64 %rd261, %rd34, %rd259;
ld.shared.u64 %rd262, [%rd261];
mul.wide.u32 %rd263, %r113, 8;
add.s64 %rd264, %rd34, %rd263;
ld.shared.u64 %rd265, [%rd264];
st.shared.u64 [%rd261], %rd265;
st.shared.u64 [%rd264], %rd262;
add.s64 %rd267, %rd35, %rd252;
ld.shared.u8 %rs88, [%rd267];
add.s64 %rd268, %rd35, %rd256;
ld.shared.u8 %rs89, [%rd268];
st.shared.u8 [%rd267], %rs89;
st.shared.u8 [%rd268], %rs88;

BB12_61:
bar.sync 0;
ld.shared.u16 %rs90, [%rd43];
ld.shared.u16 %rs91, [%rd43+2];

	{ cvt.f32.f16 %f21, %rs90;}


	
	{ cvt.f32.f16 %f22, %rs91;}


	setp.leu.f32	%p47, %f21, %f22;
@%p47 bra BB12_63;

cvt.u64.u32	%rd272, %r18;
add.s64 %rd274, %rd35, %rd272;
ld.shared.u8 %rs92, [%rd274];
mov.u32 %r633, 1;
setp.ne.s16	%p48, %rs92, 0;
@%p48 bra BB12_64;

BB12_63:
cvt.u64.u32	%rd275, %r18;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs93, [%rd277+1];
setp.eq.s16	%p49, %rs93, 0;
selp.u32	%r633, 1, 0, %p49;

BB12_64:
bfe.u32 %r270, %r16, 3, 1;
setp.ne.s32	%p50, %r633, %r270;
@%p50 bra BB12_66;

cvt.u64.u32	%rd278, %r18;
ld.shared.u16 %rs94, [%rd43];
ld.shared.u16 %rs95, [%rd43+2];
st.shared.u16 [%rd43], %rs95;
st.shared.u16 [%rd43+2], %rs94;
mul.wide.u32 %rd282, %r18, 8;
add.s64 %rd284, %rd34, %rd282;
ld.shared.u64 %rd285, [%rd284];
ld.shared.u64 %rd286, [%rd284+8];
st.shared.u64 [%rd284], %rd286;
st.shared.u64 [%rd284+8], %rd285;
add.s64 %rd288, %rd35, %rd278;
ld.shared.u8 %rs96, [%rd288];
ld.shared.u8 %rs97, [%rd288+1];
st.shared.u8 [%rd288], %rs97;
st.shared.u8 [%rd288+1], %rs96;

BB12_66:
bar.sync 0;
and.b32 %r273, %r16, 15;
sub.s32 %r47, %r18, %r273;
add.s32 %r275, %r47, 16;
mul.wide.u32 %rd289, %r275, 2;
add.s64 %rd291, %rd32, %rd289;
mul.wide.u32 %rd292, %r47, 2;
add.s64 %rd293, %rd32, %rd292;
ld.shared.u16 %rs98, [%rd293];
ld.shared.u16 %rs99, [%rd291];

	{ cvt.f32.f16 %f23, %rs98;}


	
	{ cvt.f32.f16 %f24, %rs99;}


	setp.leu.f32	%p51, %f23, %f24;
@%p51 bra BB12_68;

cvt.u64.u32	%rd294, %r47;
add.s64 %rd296, %rd35, %rd294;
ld.shared.u8 %rs100, [%rd296];
mov.u32 %r634, 1;
setp.ne.s16	%p52, %rs100, 0;
@%p52 bra BB12_69;

BB12_68:
cvt.u64.u32	%rd297, %r275;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs101, [%rd299];
setp.eq.s16	%p53, %rs101, 0;
selp.u32	%r634, 1, 0, %p53;

BB12_69:
bfe.u32 %r287, %r16, 4, 1;
setp.ne.s32	%p54, %r634, %r287;
@%p54 bra BB12_71;

mul.wide.u32 %rd300, %r47, 8;
add.s64 %rd302, %rd34, %rd300;
mul.wide.u32 %rd303, %r275, 8;
add.s64 %rd304, %rd34, %rd303;
cvt.u64.u32	%rd305, %r47;
ld.shared.u16 %rs102, [%rd293];
cvt.u64.u32	%rd309, %r275;
ld.shared.u16 %rs103, [%rd291];
st.shared.u16 [%rd293], %rs103;
st.shared.u16 [%rd291], %rs102;
ld.shared.u64 %rd312, [%rd302];
ld.shared.u64 %rd313, [%rd304];
st.shared.u64 [%rd302], %rd313;
st.shared.u64 [%rd304], %rd312;
add.s64 %rd315, %rd35, %rd305;
ld.shared.u8 %rs104, [%rd315];
add.s64 %rd316, %rd35, %rd309;
ld.shared.u8 %rs105, [%rd316];
st.shared.u8 [%rd315], %rs105;
st.shared.u8 [%rd316], %rs104;

BB12_71:
bar.sync 0;
ld.shared.u16 %rs106, [%rd189];
ld.shared.u16 %rs107, [%rd187];

	{ cvt.f32.f16 %f25, %rs106;}


	
	{ cvt.f32.f16 %f26, %rs107;}


	setp.leu.f32	%p55, %f25, %f26;
@%p55 bra BB12_73;

cvt.u64.u32	%rd322, %r37;
add.s64 %rd324, %rd35, %rd322;
ld.shared.u8 %rs108, [%rd324];
mov.u32 %r635, 1;
setp.ne.s16	%p56, %rs108, 0;
@%p56 bra BB12_74;

BB12_73:
cvt.u64.u32	%rd325, %r199;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs109, [%rd327];
setp.eq.s16	%p57, %rs109, 0;
selp.u32	%r635, 1, 0, %p57;

BB12_74:
bfe.u32 %r310, %r16, 4, 1;
setp.ne.s32	%p58, %r635, %r310;
@%p58 bra BB12_76;

cvt.u64.u32	%rd328, %r37;
ld.shared.u16 %rs110, [%rd189];
cvt.u64.u32	%rd332, %r199;
ld.shared.u16 %rs111, [%rd187];
st.shared.u16 [%rd189], %rs111;
st.shared.u16 [%rd187], %rs110;
mul.wide.u32 %rd335, %r37, 8;
add.s64 %rd337, %rd34, %rd335;
ld.shared.u64 %rd338, [%rd337];
mul.wide.u32 %rd339, %r199, 8;
add.s64 %rd340, %rd34, %rd339;
ld.shared.u64 %rd341, [%rd340];
st.shared.u64 [%rd337], %rd341;
st.shared.u64 [%rd340], %rd338;
add.s64 %rd343, %rd35, %rd328;
ld.shared.u8 %rs112, [%rd343];
add.s64 %rd344, %rd35, %rd332;
ld.shared.u8 %rs113, [%rd344];
st.shared.u8 [%rd343], %rs113;
st.shared.u8 [%rd344], %rs112;

BB12_76:
bar.sync 0;
ld.shared.u16 %rs114, [%rd113];
ld.shared.u16 %rs115, [%rd111];

	{ cvt.f32.f16 %f27, %rs114;}


	
	{ cvt.f32.f16 %f28, %rs115;}


	setp.leu.f32	%p59, %f27, %f28;
@%p59 bra BB12_78;

cvt.u64.u32	%rd350, %r29;
add.s64 %rd352, %rd35, %rd350;
ld.shared.u8 %rs116, [%rd352];
mov.u32 %r636, 1;
setp.ne.s16	%p60, %rs116, 0;
@%p60 bra BB12_79;

BB12_78:
cvt.u64.u32	%rd353, %r145;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs117, [%rd355];
setp.eq.s16	%p61, %rs117, 0;
selp.u32	%r636, 1, 0, %p61;

BB12_79:
bfe.u32 %r332, %r16, 4, 1;
setp.ne.s32	%p62, %r636, %r332;
@%p62 bra BB12_81;

cvt.u64.u32	%rd356, %r29;
ld.shared.u16 %rs118, [%rd113];
cvt.u64.u32	%rd360, %r145;
ld.shared.u16 %rs119, [%rd111];
st.shared.u16 [%rd113], %rs119;
st.shared.u16 [%rd111], %rs118;
mul.wide.u32 %rd363, %r29, 8;
add.s64 %rd365, %rd34, %rd363;
ld.shared.u64 %rd366, [%rd365];
mul.wide.u32 %rd367, %r145, 8;
add.s64 %rd368, %rd34, %rd367;
ld.shared.u64 %rd369, [%rd368];
st.shared.u64 [%rd365], %rd369;
st.shared.u64 [%rd368], %rd366;
add.s64 %rd371, %rd35, %rd356;
ld.shared.u8 %rs120, [%rd371];
add.s64 %rd372, %rd35, %rd360;
ld.shared.u8 %rs121, [%rd372];
st.shared.u8 [%rd371], %rs121;
st.shared.u8 [%rd372], %rs120;

BB12_81:
bar.sync 0;
ld.shared.u16 %rs122, [%rd65];
ld.shared.u16 %rs123, [%rd63];

	{ cvt.f32.f16 %f29, %rs122;}


	
	{ cvt.f32.f16 %f30, %rs123;}


	setp.leu.f32	%p63, %f29, %f30;
@%p63 bra BB12_83;

cvt.u64.u32	%rd378, %r23;
add.s64 %rd380, %rd35, %rd378;
ld.shared.u8 %rs124, [%rd380];
mov.u32 %r637, 1;
setp.ne.s16	%p64, %rs124, 0;
@%p64 bra BB12_84;

BB12_83:
cvt.u64.u32	%rd381, %r113;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs125, [%rd383];
setp.eq.s16	%p65, %rs125, 0;
selp.u32	%r637, 1, 0, %p65;

BB12_84:
bfe.u32 %r354, %r16, 4, 1;
setp.ne.s32	%p66, %r637, %r354;
@%p66 bra BB12_86;

cvt.u64.u32	%rd384, %r23;
ld.shared.u16 %rs126, [%rd65];
cvt.u64.u32	%rd388, %r113;
ld.shared.u16 %rs127, [%rd63];
st.shared.u16 [%rd65], %rs127;
st.shared.u16 [%rd63], %rs126;
mul.wide.u32 %rd391, %r23, 8;
add.s64 %rd393, %rd34, %rd391;
ld.shared.u64 %rd394, [%rd393];
mul.wide.u32 %rd395, %r113, 8;
add.s64 %rd396, %rd34, %rd395;
ld.shared.u64 %rd397, [%rd396];
st.shared.u64 [%rd393], %rd397;
st.shared.u64 [%rd396], %rd394;
add.s64 %rd399, %rd35, %rd384;
ld.shared.u8 %rs128, [%rd399];
add.s64 %rd400, %rd35, %rd388;
ld.shared.u8 %rs129, [%rd400];
st.shared.u8 [%rd399], %rs129;
st.shared.u8 [%rd400], %rs128;

BB12_86:
bar.sync 0;
ld.shared.u16 %rs130, [%rd43];
ld.shared.u16 %rs131, [%rd43+2];

	{ cvt.f32.f16 %f31, %rs130;}


	
	{ cvt.f32.f16 %f32, %rs131;}


	setp.leu.f32	%p67, %f31, %f32;
@%p67 bra BB12_88;

cvt.u64.u32	%rd404, %r18;
add.s64 %rd406, %rd35, %rd404;
ld.shared.u8 %rs132, [%rd406];
mov.u32 %r638, 1;
setp.ne.s16	%p68, %rs132, 0;
@%p68 bra BB12_89;

BB12_88:
cvt.u64.u32	%rd407, %r18;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs133, [%rd409+1];
setp.eq.s16	%p69, %rs133, 0;
selp.u32	%r638, 1, 0, %p69;

BB12_89:
bfe.u32 %r368, %r16, 4, 1;
setp.ne.s32	%p70, %r638, %r368;
@%p70 bra BB12_91;

cvt.u64.u32	%rd410, %r18;
ld.shared.u16 %rs134, [%rd43];
ld.shared.u16 %rs135, [%rd43+2];
st.shared.u16 [%rd43], %rs135;
st.shared.u16 [%rd43+2], %rs134;
mul.wide.u32 %rd414, %r18, 8;
add.s64 %rd416, %rd34, %rd414;
ld.shared.u64 %rd417, [%rd416];
ld.shared.u64 %rd418, [%rd416+8];
st.shared.u64 [%rd416], %rd418;
st.shared.u64 [%rd416+8], %rd417;
add.s64 %rd420, %rd35, %rd410;
ld.shared.u8 %rs136, [%rd420];
ld.shared.u8 %rs137, [%rd420+1];
st.shared.u8 [%rd420], %rs137;
st.shared.u8 [%rd420+1], %rs136;

BB12_91:
bar.sync 0;
and.b32 %r371, %r16, 31;
sub.s32 %r59, %r18, %r371;
add.s32 %r373, %r59, 32;
mul.wide.u32 %rd421, %r373, 2;
add.s64 %rd423, %rd32, %rd421;
mul.wide.u32 %rd424, %r59, 2;
add.s64 %rd425, %rd32, %rd424;
ld.shared.u16 %rs138, [%rd425];
ld.shared.u16 %rs139, [%rd423];

	{ cvt.f32.f16 %f33, %rs138;}


	
	{ cvt.f32.f16 %f34, %rs139;}


	setp.leu.f32	%p71, %f33, %f34;
@%p71 bra BB12_93;

cvt.u64.u32	%rd426, %r59;
add.s64 %rd428, %rd35, %rd426;
ld.shared.u8 %rs140, [%rd428];
mov.u32 %r639, 1;
setp.ne.s16	%p72, %rs140, 0;
@%p72 bra BB12_94;

BB12_93:
cvt.u64.u32	%rd429, %r373;
add.s64 %rd431, %rd35, %rd429;
ld.shared.u8 %rs141, [%rd431];
setp.eq.s16	%p73, %rs141, 0;
selp.u32	%r639, 1, 0, %p73;

BB12_94:
bfe.u32 %r385, %r16, 5, 1;
setp.ne.s32	%p74, %r639, %r385;
@%p74 bra BB12_96;

mul.wide.u32 %rd432, %r59, 8;
add.s64 %rd434, %rd34, %rd432;
mul.wide.u32 %rd435, %r373, 8;
add.s64 %rd436, %rd34, %rd435;
cvt.u64.u32	%rd437, %r59;
ld.shared.u16 %rs142, [%rd425];
cvt.u64.u32	%rd441, %r373;
ld.shared.u16 %rs143, [%rd423];
st.shared.u16 [%rd425], %rs143;
st.shared.u16 [%rd423], %rs142;
ld.shared.u64 %rd444, [%rd434];
ld.shared.u64 %rd445, [%rd436];
st.shared.u64 [%rd434], %rd445;
st.shared.u64 [%rd436], %rd444;
add.s64 %rd447, %rd35, %rd437;
ld.shared.u8 %rs144, [%rd447];
add.s64 %rd448, %rd35, %rd441;
ld.shared.u8 %rs145, [%rd448];
st.shared.u8 [%rd447], %rs145;
st.shared.u8 [%rd448], %rs144;

BB12_96:
bar.sync 0;
ld.shared.u16 %rs146, [%rd293];
ld.shared.u16 %rs147, [%rd291];

	{ cvt.f32.f16 %f35, %rs146;}


	
	{ cvt.f32.f16 %f36, %rs147;}


	setp.leu.f32	%p75, %f35, %f36;
@%p75 bra BB12_98;

cvt.u64.u32	%rd454, %r47;
add.s64 %rd456, %rd35, %rd454;
ld.shared.u8 %rs148, [%rd456];
mov.u32 %r640, 1;
setp.ne.s16	%p76, %rs148, 0;
@%p76 bra BB12_99;

BB12_98:
cvt.u64.u32	%rd457, %r275;
add.s64 %rd459, %rd35, %rd457;
ld.shared.u8 %rs149, [%rd459];
setp.eq.s16	%p77, %rs149, 0;
selp.u32	%r640, 1, 0, %p77;

BB12_99:
bfe.u32 %r408, %r16, 5, 1;
setp.ne.s32	%p78, %r640, %r408;
@%p78 bra BB12_101;

cvt.u64.u32	%rd460, %r47;
ld.shared.u16 %rs150, [%rd293];
cvt.u64.u32	%rd464, %r275;
ld.shared.u16 %rs151, [%rd291];
st.shared.u16 [%rd293], %rs151;
st.shared.u16 [%rd291], %rs150;
mul.wide.u32 %rd467, %r47, 8;
add.s64 %rd469, %rd34, %rd467;
ld.shared.u64 %rd470, [%rd469];
mul.wide.u32 %rd471, %r275, 8;
add.s64 %rd472, %rd34, %rd471;
ld.shared.u64 %rd473, [%rd472];
st.shared.u64 [%rd469], %rd473;
st.shared.u64 [%rd472], %rd470;
add.s64 %rd475, %rd35, %rd460;
ld.shared.u8 %rs152, [%rd475];
add.s64 %rd476, %rd35, %rd464;
ld.shared.u8 %rs153, [%rd476];
st.shared.u8 [%rd475], %rs153;
st.shared.u8 [%rd476], %rs152;

BB12_101:
bar.sync 0;
ld.shared.u16 %rs154, [%rd189];
ld.shared.u16 %rs155, [%rd187];

	{ cvt.f32.f16 %f37, %rs154;}


	
	{ cvt.f32.f16 %f38, %rs155;}


	setp.leu.f32	%p79, %f37, %f38;
@%p79 bra BB12_103;

cvt.u64.u32	%rd482, %r37;
add.s64 %rd484, %rd35, %rd482;
ld.shared.u8 %rs156, [%rd484];
mov.u32 %r641, 1;
setp.ne.s16	%p80, %rs156, 0;
@%p80 bra BB12_104;

BB12_103:
cvt.u64.u32	%rd485, %r199;
add.s64 %rd487, %rd35, %rd485;
ld.shared.u8 %rs157, [%rd487];
setp.eq.s16	%p81, %rs157, 0;
selp.u32	%r641, 1, 0, %p81;

BB12_104:
bfe.u32 %r430, %r16, 5, 1;
setp.ne.s32	%p82, %r641, %r430;
@%p82 bra BB12_106;

cvt.u64.u32	%rd488, %r37;
ld.shared.u16 %rs158, [%rd189];
cvt.u64.u32	%rd492, %r199;
ld.shared.u16 %rs159, [%rd187];
st.shared.u16 [%rd189], %rs159;
st.shared.u16 [%rd187], %rs158;
mul.wide.u32 %rd495, %r37, 8;
add.s64 %rd497, %rd34, %rd495;
ld.shared.u64 %rd498, [%rd497];
mul.wide.u32 %rd499, %r199, 8;
add.s64 %rd500, %rd34, %rd499;
ld.shared.u64 %rd501, [%rd500];
st.shared.u64 [%rd497], %rd501;
st.shared.u64 [%rd500], %rd498;
add.s64 %rd503, %rd35, %rd488;
ld.shared.u8 %rs160, [%rd503];
add.s64 %rd504, %rd35, %rd492;
ld.shared.u8 %rs161, [%rd504];
st.shared.u8 [%rd503], %rs161;
st.shared.u8 [%rd504], %rs160;

BB12_106:
bar.sync 0;
ld.shared.u16 %rs162, [%rd113];
ld.shared.u16 %rs163, [%rd111];

	{ cvt.f32.f16 %f39, %rs162;}


	
	{ cvt.f32.f16 %f40, %rs163;}


	setp.leu.f32	%p83, %f39, %f40;
@%p83 bra BB12_108;

cvt.u64.u32	%rd510, %r29;
add.s64 %rd512, %rd35, %rd510;
ld.shared.u8 %rs164, [%rd512];
mov.u32 %r642, 1;
setp.ne.s16	%p84, %rs164, 0;
@%p84 bra BB12_109;

BB12_108:
cvt.u64.u32	%rd513, %r145;
add.s64 %rd515, %rd35, %rd513;
ld.shared.u8 %rs165, [%rd515];
setp.eq.s16	%p85, %rs165, 0;
selp.u32	%r642, 1, 0, %p85;

BB12_109:
bfe.u32 %r452, %r16, 5, 1;
setp.ne.s32	%p86, %r642, %r452;
@%p86 bra BB12_111;

cvt.u64.u32	%rd516, %r29;
ld.shared.u16 %rs166, [%rd113];
cvt.u64.u32	%rd520, %r145;
ld.shared.u16 %rs167, [%rd111];
st.shared.u16 [%rd113], %rs167;
st.shared.u16 [%rd111], %rs166;
mul.wide.u32 %rd523, %r29, 8;
add.s64 %rd525, %rd34, %rd523;
ld.shared.u64 %rd526, [%rd525];
mul.wide.u32 %rd527, %r145, 8;
add.s64 %rd528, %rd34, %rd527;
ld.shared.u64 %rd529, [%rd528];
st.shared.u64 [%rd525], %rd529;
st.shared.u64 [%rd528], %rd526;
add.s64 %rd531, %rd35, %rd516;
ld.shared.u8 %rs168, [%rd531];
add.s64 %rd532, %rd35, %rd520;
ld.shared.u8 %rs169, [%rd532];
st.shared.u8 [%rd531], %rs169;
st.shared.u8 [%rd532], %rs168;

BB12_111:
bar.sync 0;
ld.shared.u16 %rs170, [%rd65];
ld.shared.u16 %rs171, [%rd63];

	{ cvt.f32.f16 %f41, %rs170;}


	
	{ cvt.f32.f16 %f42, %rs171;}


	setp.leu.f32	%p87, %f41, %f42;
@%p87 bra BB12_113;

cvt.u64.u32	%rd538, %r23;
add.s64 %rd540, %rd35, %rd538;
ld.shared.u8 %rs172, [%rd540];
mov.u32 %r643, 1;
setp.ne.s16	%p88, %rs172, 0;
@%p88 bra BB12_114;

BB12_113:
cvt.u64.u32	%rd541, %r113;
add.s64 %rd543, %rd35, %rd541;
ld.shared.u8 %rs173, [%rd543];
setp.eq.s16	%p89, %rs173, 0;
selp.u32	%r643, 1, 0, %p89;

BB12_114:
bfe.u32 %r474, %r16, 5, 1;
setp.ne.s32	%p90, %r643, %r474;
@%p90 bra BB12_116;

cvt.u64.u32	%rd544, %r23;
ld.shared.u16 %rs174, [%rd65];
cvt.u64.u32	%rd548, %r113;
ld.shared.u16 %rs175, [%rd63];
st.shared.u16 [%rd65], %rs175;
st.shared.u16 [%rd63], %rs174;
mul.wide.u32 %rd551, %r23, 8;
add.s64 %rd553, %rd34, %rd551;
ld.shared.u64 %rd554, [%rd553];
mul.wide.u32 %rd555, %r113, 8;
add.s64 %rd556, %rd34, %rd555;
ld.shared.u64 %rd557, [%rd556];
st.shared.u64 [%rd553], %rd557;
st.shared.u64 [%rd556], %rd554;
add.s64 %rd559, %rd35, %rd544;
ld.shared.u8 %rs176, [%rd559];
add.s64 %rd560, %rd35, %rd548;
ld.shared.u8 %rs177, [%rd560];
st.shared.u8 [%rd559], %rs177;
st.shared.u8 [%rd560], %rs176;

BB12_116:
bar.sync 0;
ld.shared.u16 %rs178, [%rd43];
ld.shared.u16 %rs179, [%rd43+2];

	{ cvt.f32.f16 %f43, %rs178;}


	
	{ cvt.f32.f16 %f44, %rs179;}


	setp.leu.f32	%p91, %f43, %f44;
@%p91 bra BB12_118;

cvt.u64.u32	%rd564, %r18;
add.s64 %rd566, %rd35, %rd564;
ld.shared.u8 %rs180, [%rd566];
mov.u32 %r644, 1;
setp.ne.s16	%p92, %rs180, 0;
@%p92 bra BB12_119;

BB12_118:
cvt.u64.u32	%rd567, %r18;
add.s64 %rd569, %rd35, %rd567;
ld.shared.u8 %rs181, [%rd569+1];
setp.eq.s16	%p93, %rs181, 0;
selp.u32	%r644, 1, 0, %p93;

BB12_119:
bfe.u32 %r488, %r16, 5, 1;
setp.ne.s32	%p94, %r644, %r488;
@%p94 bra BB12_121;

cvt.u64.u32	%rd570, %r18;
ld.shared.u16 %rs182, [%rd43];
ld.shared.u16 %rs183, [%rd43+2];
st.shared.u16 [%rd43], %rs183;
st.shared.u16 [%rd43+2], %rs182;
mul.wide.u32 %rd574, %r18, 8;
add.s64 %rd576, %rd34, %rd574;
ld.shared.u64 %rd577, [%rd576];
ld.shared.u64 %rd578, [%rd576+8];
st.shared.u64 [%rd576], %rd578;
st.shared.u64 [%rd576+8], %rd577;
add.s64 %rd580, %rd35, %rd570;
ld.shared.u8 %rs184, [%rd580];
ld.shared.u8 %rs185, [%rd580+1];
st.shared.u8 [%rd580], %rs185;
st.shared.u8 [%rd580+1], %rs184;

BB12_121:
bar.sync 0;
and.b32 %r491, %r16, 63;
sub.s32 %r492, %r18, %r491;
add.s32 %r493, %r492, 64;
mul.wide.u32 %rd581, %r493, 2;
add.s64 %rd583, %rd32, %rd581;
mul.wide.u32 %rd584, %r492, 2;
add.s64 %rd585, %rd32, %rd584;
ld.shared.u16 %rs186, [%rd585];
ld.shared.u16 %rs187, [%rd583];

	{ cvt.f32.f16 %f45, %rs186;}


	
	{ cvt.f32.f16 %f46, %rs187;}


	setp.leu.f32	%p95, %f45, %f46;
@%p95 bra BB12_123;

cvt.u64.u32	%rd586, %r492;
add.s64 %rd588, %rd35, %rd586;
ld.shared.u8 %rs188, [%rd588];
setp.ne.s16	%p96, %rs188, 0;
@%p96 bra BB12_125;

BB12_123:
cvt.u64.u32	%rd589, %r493;
add.s64 %rd591, %rd35, %rd589;
ld.shared.u8 %rs7, [%rd591];
setp.eq.s16	%p97, %rs7, 0;
@%p97 bra BB12_125;

cvt.u64.u32	%rd592, %r492;
ld.shared.u16 %rs189, [%rd585];
ld.shared.u16 %rs190, [%rd583];
st.shared.u16 [%rd585], %rs190;
st.shared.u16 [%rd583], %rs189;
mul.wide.u32 %rd599, %r492, 8;
add.s64 %rd601, %rd34, %rd599;
ld.shared.u64 %rd602, [%rd601];
mul.wide.u32 %rd603, %r493, 8;
add.s64 %rd604, %rd34, %rd603;
ld.shared.u64 %rd605, [%rd604];
st.shared.u64 [%rd601], %rd605;
st.shared.u64 [%rd604], %rd602;
add.s64 %rd607, %rd35, %rd592;
ld.shared.u8 %rs191, [%rd607];
st.shared.u8 [%rd607], %rs7;
st.shared.u8 [%rd591], %rs191;

BB12_125:
bar.sync 0;
ld.shared.u16 %rs192, [%rd425];
ld.shared.u16 %rs193, [%rd423];

	{ cvt.f32.f16 %f47, %rs192;}


	
	{ cvt.f32.f16 %f48, %rs193;}


	setp.leu.f32	%p98, %f47, %f48;
@%p98 bra BB12_127;

cvt.u64.u32	%rd614, %r59;
add.s64 %rd616, %rd35, %rd614;
ld.shared.u8 %rs194, [%rd616];
setp.ne.s16	%p99, %rs194, 0;
@%p99 bra BB12_129;

BB12_127:
cvt.u64.u32	%rd617, %r373;
add.s64 %rd619, %rd35, %rd617;
ld.shared.u8 %rs8, [%rd619];
setp.eq.s16	%p100, %rs8, 0;
@%p100 bra BB12_129;

cvt.u64.u32	%rd620, %r59;
ld.shared.u16 %rs195, [%rd425];
ld.shared.u16 %rs196, [%rd423];
st.shared.u16 [%rd425], %rs196;
st.shared.u16 [%rd423], %rs195;
mul.wide.u32 %rd627, %r59, 8;
add.s64 %rd629, %rd34, %rd627;
ld.shared.u64 %rd630, [%rd629];
mul.wide.u32 %rd631, %r373, 8;
add.s64 %rd632, %rd34, %rd631;
ld.shared.u64 %rd633, [%rd632];
st.shared.u64 [%rd629], %rd633;
st.shared.u64 [%rd632], %rd630;
add.s64 %rd635, %rd35, %rd620;
ld.shared.u8 %rs197, [%rd635];
st.shared.u8 [%rd635], %rs8;
st.shared.u8 [%rd619], %rs197;

BB12_129:
bar.sync 0;
ld.shared.u16 %rs198, [%rd293];
ld.shared.u16 %rs199, [%rd291];

	{ cvt.f32.f16 %f49, %rs198;}


	
	{ cvt.f32.f16 %f50, %rs199;}


	setp.leu.f32	%p101, %f49, %f50;
@%p101 bra BB12_131;

cvt.u64.u32	%rd642, %r47;
add.s64 %rd644, %rd35, %rd642;
ld.shared.u8 %rs200, [%rd644];
setp.ne.s16	%p102, %rs200, 0;
@%p102 bra BB12_133;

BB12_131:
cvt.u64.u32	%rd645, %r275;
add.s64 %rd647, %rd35, %rd645;
ld.shared.u8 %rs9, [%rd647];
setp.eq.s16	%p103, %rs9, 0;
@%p103 bra BB12_133;

cvt.u64.u32	%rd648, %r47;
ld.shared.u16 %rs201, [%rd293];
ld.shared.u16 %rs202, [%rd291];
st.shared.u16 [%rd293], %rs202;
st.shared.u16 [%rd291], %rs201;
mul.wide.u32 %rd655, %r47, 8;
add.s64 %rd657, %rd34, %rd655;
ld.shared.u64 %rd658, [%rd657];
mul.wide.u32 %rd659, %r275, 8;
add.s64 %rd660, %rd34, %rd659;
ld.shared.u64 %rd661, [%rd660];
st.shared.u64 [%rd657], %rd661;
st.shared.u64 [%rd660], %rd658;
add.s64 %rd663, %rd35, %rd648;
ld.shared.u8 %rs203, [%rd663];
st.shared.u8 [%rd663], %rs9;
st.shared.u8 [%rd647], %rs203;

BB12_133:
bar.sync 0;
ld.shared.u16 %rs204, [%rd189];
ld.shared.u16 %rs205, [%rd187];

	{ cvt.f32.f16 %f51, %rs204;}


	
	{ cvt.f32.f16 %f52, %rs205;}


	setp.leu.f32	%p104, %f51, %f52;
@%p104 bra BB12_135;

cvt.u64.u32	%rd670, %r37;
add.s64 %rd672, %rd35, %rd670;
ld.shared.u8 %rs206, [%rd672];
setp.ne.s16	%p105, %rs206, 0;
@%p105 bra BB12_137;

BB12_135:
cvt.u64.u32	%rd673, %r199;
add.s64 %rd675, %rd35, %rd673;
ld.shared.u8 %rs10, [%rd675];
setp.eq.s16	%p106, %rs10, 0;
@%p106 bra BB12_137;

cvt.u64.u32	%rd676, %r37;
ld.shared.u16 %rs207, [%rd189];
ld.shared.u16 %rs208, [%rd187];
st.shared.u16 [%rd189], %rs208;
st.shared.u16 [%rd187], %rs207;
mul.wide.u32 %rd683, %r37, 8;
add.s64 %rd685, %rd34, %rd683;
ld.shared.u64 %rd686, [%rd685];
mul.wide.u32 %rd687, %r199, 8;
add.s64 %rd688, %rd34, %rd687;
ld.shared.u64 %rd689, [%rd688];
st.shared.u64 [%rd685], %rd689;
st.shared.u64 [%rd688], %rd686;
add.s64 %rd691, %rd35, %rd676;
ld.shared.u8 %rs209, [%rd691];
st.shared.u8 [%rd691], %rs10;
st.shared.u8 [%rd675], %rs209;

BB12_137:
bar.sync 0;
ld.shared.u16 %rs210, [%rd113];
ld.shared.u16 %rs211, [%rd111];

	{ cvt.f32.f16 %f53, %rs210;}


	
	{ cvt.f32.f16 %f54, %rs211;}


	setp.leu.f32	%p107, %f53, %f54;
@%p107 bra BB12_139;

cvt.u64.u32	%rd698, %r29;
add.s64 %rd700, %rd35, %rd698;
ld.shared.u8 %rs212, [%rd700];
setp.ne.s16	%p108, %rs212, 0;
@%p108 bra BB12_141;

BB12_139:
cvt.u64.u32	%rd701, %r145;
add.s64 %rd703, %rd35, %rd701;
ld.shared.u8 %rs11, [%rd703];
setp.eq.s16	%p109, %rs11, 0;
@%p109 bra BB12_141;

cvt.u64.u32	%rd704, %r29;
ld.shared.u16 %rs213, [%rd113];
ld.shared.u16 %rs214, [%rd111];
st.shared.u16 [%rd113], %rs214;
st.shared.u16 [%rd111], %rs213;
mul.wide.u32 %rd711, %r29, 8;
add.s64 %rd713, %rd34, %rd711;
ld.shared.u64 %rd714, [%rd713];
mul.wide.u32 %rd715, %r145, 8;
add.s64 %rd716, %rd34, %rd715;
ld.shared.u64 %rd717, [%rd716];
st.shared.u64 [%rd713], %rd717;
st.shared.u64 [%rd716], %rd714;
add.s64 %rd719, %rd35, %rd704;
ld.shared.u8 %rs215, [%rd719];
st.shared.u8 [%rd719], %rs11;
st.shared.u8 [%rd703], %rs215;

BB12_141:
bar.sync 0;
ld.shared.u16 %rs216, [%rd65];
ld.shared.u16 %rs217, [%rd63];

	{ cvt.f32.f16 %f55, %rs216;}


	
	{ cvt.f32.f16 %f56, %rs217;}


	setp.leu.f32	%p110, %f55, %f56;
@%p110 bra BB12_143;

cvt.u64.u32	%rd726, %r23;
add.s64 %rd728, %rd35, %rd726;
ld.shared.u8 %rs218, [%rd728];
setp.ne.s16	%p111, %rs218, 0;
@%p111 bra BB12_145;

BB12_143:
cvt.u64.u32	%rd729, %r113;
add.s64 %rd731, %rd35, %rd729;
ld.shared.u8 %rs12, [%rd731];
setp.eq.s16	%p112, %rs12, 0;
@%p112 bra BB12_145;

cvt.u64.u32	%rd732, %r23;
ld.shared.u16 %rs219, [%rd65];
ld.shared.u16 %rs220, [%rd63];
st.shared.u16 [%rd65], %rs220;
st.shared.u16 [%rd63], %rs219;
mul.wide.u32 %rd739, %r23, 8;
add.s64 %rd741, %rd34, %rd739;
ld.shared.u64 %rd742, [%rd741];
mul.wide.u32 %rd743, %r113, 8;
add.s64 %rd744, %rd34, %rd743;
ld.shared.u64 %rd745, [%rd744];
st.shared.u64 [%rd741], %rd745;
st.shared.u64 [%rd744], %rd742;
add.s64 %rd747, %rd35, %rd732;
ld.shared.u8 %rs221, [%rd747];
st.shared.u8 [%rd747], %rs12;
st.shared.u8 [%rd731], %rs221;

BB12_145:
bar.sync 0;
ld.shared.u16 %rs222, [%rd43];
ld.shared.u16 %rs223, [%rd43+2];

	{ cvt.f32.f16 %f57, %rs222;}


	
	{ cvt.f32.f16 %f58, %rs223;}


	setp.leu.f32	%p113, %f57, %f58;
@%p113 bra BB12_147;

cvt.u64.u32	%rd752, %r18;
add.s64 %rd754, %rd35, %rd752;
ld.shared.u8 %rs224, [%rd754];
setp.ne.s16	%p114, %rs224, 0;
@%p114 bra BB12_149;

BB12_147:
cvt.u64.u32	%rd755, %r18;
add.s64 %rd757, %rd35, %rd755;
ld.shared.u8 %rs13, [%rd757+1];
setp.eq.s16	%p115, %rs13, 0;
@%p115 bra BB12_149;

ld.shared.u16 %rs225, [%rd43];
ld.shared.u16 %rs226, [%rd43+2];
st.shared.u16 [%rd43], %rs226;
st.shared.u16 [%rd43+2], %rs225;
mul.wide.u32 %rd762, %r18, 8;
add.s64 %rd764, %rd34, %rd762;
ld.shared.u64 %rd765, [%rd764];
ld.shared.u64 %rd766, [%rd764+8];
st.shared.u64 [%rd764], %rd766;
st.shared.u64 [%rd764+8], %rd765;
ld.shared.u8 %rs227, [%rd757];
st.shared.u8 [%rd757], %rs13;
st.shared.u8 [%rd757+1], %rs227;

BB12_149:
bar.sync 0;
@!%p1 bra BB12_151;
bra.uni BB12_150;

BB12_150:
mov.u32 %r619, %tid.x;
ld.shared.u16 %rs228, [%rd12];
st.global.u16 [%rd9], %rs228;
ld.shared.u64 %rd775, [%rd13];
mad.lo.s32 %r613, %r619, %r77, %r15;
ld.local.u64 %rd776, [%rd2];
mul.wide.u32 %rd777, %r613, 8;
add.s64 %rd778, %rd776, %rd777;
st.u64 [%rd778], %rd775;

BB12_151:
@%p10 bra BB12_153;

ld.shared.u16 %rs229, [%rd12+128];
st.global.u16 [%rd15], %rs229;
ld.shared.u64 %rd785, [%rd13+512];
mad.lo.s32 %r618, %r17, %r77, %r15;
ld.local.u64 %rd786, [%rd2];
mul.wide.u32 %rd787, %r618, 8;
add.s64 %rd788, %rd786, %rd787;
st.u64 [%rd788], %rd785;

BB12_153:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot13[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<117>;
.reg .b16 %rs<232>;
.reg .f32 %f<59>;
.reg .b32 %r<645>;
.reg .b64 %rd<793>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd792, __local_depot13;
cvta.local.u64 %SP, %rd792;
ld.param.u32 %r74, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r75, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r76, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r77, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd2, %rd18;
ld.param.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd3, %rd19;
mov.u32 %r620, 0;
mov.pred %p4, 0;
@%p4 bra BB13_2;

BB13_1:
mul.wide.s32 %rd20, %r620, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r620, %r620, 1;
setp.lt.u32	%p5, %r620, 27;
@%p5 bra BB13_1;

BB13_2:
mov.u32 %r79, %nctaid.y;
mov.u32 %r80, %ctaid.z;
mov.u32 %r81, %ctaid.y;
mad.lo.s32 %r82, %r79, %r80, %r81;
mov.u32 %r83, %nctaid.x;
mov.u32 %r84, %ctaid.x;
mad.lo.s32 %r622, %r82, %r83, %r84;
setp.ge.u32	%p6, %r622, %r74;
@%p6 bra BB13_153;

ld.param.u32 %r86, [%rd1+12];
ld.param.u32 %r87, [%rd1+112];
rem.u32 %r88, %r622, %r86;
mul.lo.s32 %r89, %r87, %r88;
div.u32 %r90, %r622, %r86;
ld.param.u32 %r91, [%rd1+108];
mad.lo.s32 %r4, %r91, %r90, %r89;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r621, %r5, -1;
mov.u32 %r623, 0;
setp.lt.s32	%p7, %r621, 1;
@%p7 bra BB13_6;

mul.wide.s32 %rd24, %r5, 4;
add.s64 %rd789, %rd2, %rd24;
mov.u32 %r623, 0;

BB13_5:
ld.local.u32 %r93, [%rd789+4];
rem.u32 %r94, %r622, %r93;
ld.local.u32 %r95, [%rd789+104];
mad.lo.s32 %r623, %r95, %r94, %r623;
div.u32 %r622, %r622, %r93;
add.s64 %rd789, %rd789, -4;
add.s32 %r621, %r621, -1;
setp.gt.s32	%p8, %r621, 0;
@%p8 bra BB13_5;

BB13_6:
ld.local.u32 %r96, [%rd2+108];
mad.lo.s32 %r15, %r96, %r622, %r623;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 64;
setp.lt.u32	%p1, %r16, %r75;
mad.lo.s32 %r97, %r16, %r76, %r4;
mul.wide.u32 %rd25, %r97, 2;
add.s64 %rd9, %rd3, %rd25;
@%p1 bra BB13_8;
bra.uni BB13_7;

BB13_8:
ld.global.u16 %rs230, [%rd9];
bra.uni BB13_9;

BB13_7:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs230, %f1;}



BB13_9:
mov.u64 %rd790, 0;
setp.ge.u32	%p9, %r16, %r75;
@%p9 bra BB13_11;

mad.lo.s32 %r98, %r16, %r77, %r15;
ld.local.u64 %rd27, [%rd2];
mul.wide.u32 %rd28, %r98, 8;
add.s64 %rd29, %rd27, %rd28;
ld.u64 %rd790, [%rd29];

BB13_11:
selp.u16	%rs15, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 2;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd12, %rd32, %rd31;
st.shared.u16 [%rd12], %rs230;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd13, %rd34, %rd33;
st.shared.u64 [%rd13], %rd790;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd14, %rd35, %rd30;
st.shared.u8 [%rd14], %rs15;
setp.lt.u32	%p2, %r17, %r75;
mad.lo.s32 %r99, %r17, %r76, %r4;
mul.wide.u32 %rd36, %r99, 2;
add.s64 %rd15, %rd3, %rd36;
@%p2 bra BB13_13;
bra.uni BB13_12;

BB13_13:
ld.global.u16 %rs231, [%rd15];
bra.uni BB13_14;

BB13_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs231, %f2;}



BB13_14:
mov.u64 %rd791, 0;
setp.ge.u32	%p10, %r17, %r75;
@%p10 bra BB13_16;

mad.lo.s32 %r100, %r17, %r77, %r15;
ld.local.u64 %rd38, [%rd2];
mul.wide.u32 %rd39, %r100, 8;
add.s64 %rd40, %rd38, %rd39;
ld.u64 %rd791, [%rd40];

BB13_16:
selp.u16	%rs17, 1, 0, %p2;
st.shared.u16 [%rd12+128], %rs231;
st.shared.u64 [%rd13+512], %rd791;
st.shared.u8 [%rd14+64], %rs17;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd41, %r18, 2;
add.s64 %rd43, %rd32, %rd41;
ld.shared.u16 %rs18, [%rd43];
ld.shared.u16 %rs19, [%rd43+2];

	{ cvt.f32.f16 %f3, %rs18;}


	
	{ cvt.f32.f16 %f4, %rs19;}


	setp.geu.f32	%p11, %f3, %f4;
@%p11 bra BB13_18;

cvt.u64.u32	%rd44, %r18;
add.s64 %rd46, %rd35, %rd44;
ld.shared.u8 %rs20, [%rd46];
mov.u32 %r624, 1;
setp.ne.s16	%p12, %rs20, 0;
@%p12 bra BB13_19;

BB13_18:
cvt.u64.u32	%rd47, %r18;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs21, [%rd49+1];
setp.eq.s16	%p13, %rs21, 0;
selp.u32	%r624, 1, 0, %p13;

BB13_19:
and.b32 %r107, %r16, 1;
setp.ne.s32	%p14, %r624, %r107;
@%p14 bra BB13_21;

mul.wide.u32 %rd50, %r18, 8;
add.s64 %rd52, %rd34, %rd50;
cvt.u64.u32	%rd53, %r18;
ld.shared.u16 %rs22, [%rd43];
ld.shared.u16 %rs23, [%rd43+2];
st.shared.u16 [%rd43], %rs23;
st.shared.u16 [%rd43+2], %rs22;
ld.shared.u64 %rd57, [%rd52];
ld.shared.u64 %rd58, [%rd52+8];
st.shared.u64 [%rd52], %rd58;
st.shared.u64 [%rd52+8], %rd57;
add.s64 %rd60, %rd35, %rd53;
ld.shared.u8 %rs24, [%rd60];
ld.shared.u8 %rs25, [%rd60+1];
st.shared.u8 [%rd60], %rs25;
st.shared.u8 [%rd60+1], %rs24;

BB13_21:
bar.sync 0;
sub.s32 %r23, %r18, %r107;
add.s32 %r113, %r23, 2;
mul.wide.u32 %rd61, %r113, 2;
add.s64 %rd63, %rd32, %rd61;
mul.wide.u32 %rd64, %r23, 2;
add.s64 %rd65, %rd32, %rd64;
ld.shared.u16 %rs26, [%rd65];
ld.shared.u16 %rs27, [%rd63];

	{ cvt.f32.f16 %f5, %rs26;}


	
	{ cvt.f32.f16 %f6, %rs27;}


	setp.geu.f32	%p15, %f5, %f6;
@%p15 bra BB13_23;

cvt.u64.u32	%rd66, %r23;
add.s64 %rd68, %rd35, %rd66;
ld.shared.u8 %rs28, [%rd68];
mov.u32 %r625, 1;
setp.ne.s16	%p16, %rs28, 0;
@%p16 bra BB13_24;

BB13_23:
cvt.u64.u32	%rd69, %r113;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs29, [%rd71];
setp.eq.s16	%p17, %rs29, 0;
selp.u32	%r625, 1, 0, %p17;

BB13_24:
bfe.u32 %r125, %r16, 1, 1;
setp.ne.s32	%p18, %r625, %r125;
@%p18 bra BB13_26;

mul.wide.u32 %rd72, %r23, 8;
add.s64 %rd74, %rd34, %rd72;
mul.wide.u32 %rd75, %r113, 8;
add.s64 %rd76, %rd34, %rd75;
cvt.u64.u32	%rd77, %r23;
ld.shared.u16 %rs30, [%rd65];
cvt.u64.u32	%rd81, %r113;
ld.shared.u16 %rs31, [%rd63];
st.shared.u16 [%rd65], %rs31;
st.shared.u16 [%rd63], %rs30;
ld.shared.u64 %rd84, [%rd74];
ld.shared.u64 %rd85, [%rd76];
st.shared.u64 [%rd74], %rd85;
st.shared.u64 [%rd76], %rd84;
add.s64 %rd87, %rd35, %rd77;
ld.shared.u8 %rs32, [%rd87];
add.s64 %rd88, %rd35, %rd81;
ld.shared.u8 %rs33, [%rd88];
st.shared.u8 [%rd87], %rs33;
st.shared.u8 [%rd88], %rs32;

BB13_26:
bar.sync 0;
ld.shared.u16 %rs34, [%rd43];
ld.shared.u16 %rs35, [%rd43+2];

	{ cvt.f32.f16 %f7, %rs34;}


	
	{ cvt.f32.f16 %f8, %rs35;}


	setp.geu.f32	%p19, %f7, %f8;
@%p19 bra BB13_28;

cvt.u64.u32	%rd92, %r18;
add.s64 %rd94, %rd35, %rd92;
ld.shared.u8 %rs36, [%rd94];
mov.u32 %r626, 1;
setp.ne.s16	%p20, %rs36, 0;
@%p20 bra BB13_29;

BB13_28:
cvt.u64.u32	%rd95, %r18;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs37, [%rd97+1];
setp.eq.s16	%p21, %rs37, 0;
selp.u32	%r626, 1, 0, %p21;

BB13_29:
bfe.u32 %r140, %r16, 1, 1;
setp.ne.s32	%p22, %r626, %r140;
@%p22 bra BB13_31;

cvt.u64.u32	%rd98, %r18;
ld.shared.u16 %rs38, [%rd43];
ld.shared.u16 %rs39, [%rd43+2];
st.shared.u16 [%rd43], %rs39;
st.shared.u16 [%rd43+2], %rs38;
mul.wide.u32 %rd102, %r18, 8;
add.s64 %rd104, %rd34, %rd102;
ld.shared.u64 %rd105, [%rd104];
ld.shared.u64 %rd106, [%rd104+8];
st.shared.u64 [%rd104], %rd106;
st.shared.u64 [%rd104+8], %rd105;
add.s64 %rd108, %rd35, %rd98;
ld.shared.u8 %rs40, [%rd108];
ld.shared.u8 %rs41, [%rd108+1];
st.shared.u8 [%rd108], %rs41;
st.shared.u8 [%rd108+1], %rs40;

BB13_31:
bar.sync 0;
and.b32 %r143, %r16, 3;
sub.s32 %r29, %r18, %r143;
add.s32 %r145, %r29, 4;
mul.wide.u32 %rd109, %r145, 2;
add.s64 %rd111, %rd32, %rd109;
mul.wide.u32 %rd112, %r29, 2;
add.s64 %rd113, %rd32, %rd112;
ld.shared.u16 %rs42, [%rd113];
ld.shared.u16 %rs43, [%rd111];

	{ cvt.f32.f16 %f9, %rs42;}


	
	{ cvt.f32.f16 %f10, %rs43;}


	setp.geu.f32	%p23, %f9, %f10;
@%p23 bra BB13_33;

cvt.u64.u32	%rd114, %r29;
add.s64 %rd116, %rd35, %rd114;
ld.shared.u8 %rs44, [%rd116];
mov.u32 %r627, 1;
setp.ne.s16	%p24, %rs44, 0;
@%p24 bra BB13_34;

BB13_33:
cvt.u64.u32	%rd117, %r145;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs45, [%rd119];
setp.eq.s16	%p25, %rs45, 0;
selp.u32	%r627, 1, 0, %p25;

BB13_34:
bfe.u32 %r157, %r16, 2, 1;
setp.ne.s32	%p26, %r627, %r157;
@%p26 bra BB13_36;

mul.wide.u32 %rd120, %r29, 8;
add.s64 %rd122, %rd34, %rd120;
mul.wide.u32 %rd123, %r145, 8;
add.s64 %rd124, %rd34, %rd123;
cvt.u64.u32	%rd125, %r29;
ld.shared.u16 %rs46, [%rd113];
cvt.u64.u32	%rd129, %r145;
ld.shared.u16 %rs47, [%rd111];
st.shared.u16 [%rd113], %rs47;
st.shared.u16 [%rd111], %rs46;
ld.shared.u64 %rd132, [%rd122];
ld.shared.u64 %rd133, [%rd124];
st.shared.u64 [%rd122], %rd133;
st.shared.u64 [%rd124], %rd132;
add.s64 %rd135, %rd35, %rd125;
ld.shared.u8 %rs48, [%rd135];
add.s64 %rd136, %rd35, %rd129;
ld.shared.u8 %rs49, [%rd136];
st.shared.u8 [%rd135], %rs49;
st.shared.u8 [%rd136], %rs48;

BB13_36:
bar.sync 0;
ld.shared.u16 %rs50, [%rd65];
ld.shared.u16 %rs51, [%rd63];

	{ cvt.f32.f16 %f11, %rs50;}


	
	{ cvt.f32.f16 %f12, %rs51;}


	setp.geu.f32	%p27, %f11, %f12;
@%p27 bra BB13_38;

cvt.u64.u32	%rd142, %r23;
add.s64 %rd144, %rd35, %rd142;
ld.shared.u8 %rs52, [%rd144];
mov.u32 %r628, 1;
setp.ne.s16	%p28, %rs52, 0;
@%p28 bra BB13_39;

BB13_38:
cvt.u64.u32	%rd145, %r113;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs53, [%rd147];
setp.eq.s16	%p29, %rs53, 0;
selp.u32	%r628, 1, 0, %p29;

BB13_39:
bfe.u32 %r180, %r16, 2, 1;
setp.ne.s32	%p30, %r628, %r180;
@%p30 bra BB13_41;

cvt.u64.u32	%rd148, %r23;
ld.shared.u16 %rs54, [%rd65];
cvt.u64.u32	%rd152, %r113;
ld.shared.u16 %rs55, [%rd63];
st.shared.u16 [%rd65], %rs55;
st.shared.u16 [%rd63], %rs54;
mul.wide.u32 %rd155, %r23, 8;
add.s64 %rd157, %rd34, %rd155;
ld.shared.u64 %rd158, [%rd157];
mul.wide.u32 %rd159, %r113, 8;
add.s64 %rd160, %rd34, %rd159;
ld.shared.u64 %rd161, [%rd160];
st.shared.u64 [%rd157], %rd161;
st.shared.u64 [%rd160], %rd158;
add.s64 %rd163, %rd35, %rd148;
ld.shared.u8 %rs56, [%rd163];
add.s64 %rd164, %rd35, %rd152;
ld.shared.u8 %rs57, [%rd164];
st.shared.u8 [%rd163], %rs57;
st.shared.u8 [%rd164], %rs56;

BB13_41:
bar.sync 0;
ld.shared.u16 %rs58, [%rd43];
ld.shared.u16 %rs59, [%rd43+2];

	{ cvt.f32.f16 %f13, %rs58;}


	
	{ cvt.f32.f16 %f14, %rs59;}


	setp.geu.f32	%p31, %f13, %f14;
@%p31 bra BB13_43;

cvt.u64.u32	%rd168, %r18;
add.s64 %rd170, %rd35, %rd168;
ld.shared.u8 %rs60, [%rd170];
mov.u32 %r629, 1;
setp.ne.s16	%p32, %rs60, 0;
@%p32 bra BB13_44;

BB13_43:
cvt.u64.u32	%rd171, %r18;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs61, [%rd173+1];
setp.eq.s16	%p33, %rs61, 0;
selp.u32	%r629, 1, 0, %p33;

BB13_44:
bfe.u32 %r194, %r16, 2, 1;
setp.ne.s32	%p34, %r629, %r194;
@%p34 bra BB13_46;

cvt.u64.u32	%rd174, %r18;
ld.shared.u16 %rs62, [%rd43];
ld.shared.u16 %rs63, [%rd43+2];
st.shared.u16 [%rd43], %rs63;
st.shared.u16 [%rd43+2], %rs62;
mul.wide.u32 %rd178, %r18, 8;
add.s64 %rd180, %rd34, %rd178;
ld.shared.u64 %rd181, [%rd180];
ld.shared.u64 %rd182, [%rd180+8];
st.shared.u64 [%rd180], %rd182;
st.shared.u64 [%rd180+8], %rd181;
add.s64 %rd184, %rd35, %rd174;
ld.shared.u8 %rs64, [%rd184];
ld.shared.u8 %rs65, [%rd184+1];
st.shared.u8 [%rd184], %rs65;
st.shared.u8 [%rd184+1], %rs64;

BB13_46:
bar.sync 0;
and.b32 %r197, %r16, 7;
sub.s32 %r37, %r18, %r197;
add.s32 %r199, %r37, 8;
mul.wide.u32 %rd185, %r199, 2;
add.s64 %rd187, %rd32, %rd185;
mul.wide.u32 %rd188, %r37, 2;
add.s64 %rd189, %rd32, %rd188;
ld.shared.u16 %rs66, [%rd189];
ld.shared.u16 %rs67, [%rd187];

	{ cvt.f32.f16 %f15, %rs66;}


	
	{ cvt.f32.f16 %f16, %rs67;}


	setp.geu.f32	%p35, %f15, %f16;
@%p35 bra BB13_48;

cvt.u64.u32	%rd190, %r37;
add.s64 %rd192, %rd35, %rd190;
ld.shared.u8 %rs68, [%rd192];
mov.u32 %r630, 1;
setp.ne.s16	%p36, %rs68, 0;
@%p36 bra BB13_49;

BB13_48:
cvt.u64.u32	%rd193, %r199;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs69, [%rd195];
setp.eq.s16	%p37, %rs69, 0;
selp.u32	%r630, 1, 0, %p37;

BB13_49:
bfe.u32 %r211, %r16, 3, 1;
setp.ne.s32	%p38, %r630, %r211;
@%p38 bra BB13_51;

mul.wide.u32 %rd196, %r37, 8;
add.s64 %rd198, %rd34, %rd196;
mul.wide.u32 %rd199, %r199, 8;
add.s64 %rd200, %rd34, %rd199;
cvt.u64.u32	%rd201, %r37;
ld.shared.u16 %rs70, [%rd189];
cvt.u64.u32	%rd205, %r199;
ld.shared.u16 %rs71, [%rd187];
st.shared.u16 [%rd189], %rs71;
st.shared.u16 [%rd187], %rs70;
ld.shared.u64 %rd208, [%rd198];
ld.shared.u64 %rd209, [%rd200];
st.shared.u64 [%rd198], %rd209;
st.shared.u64 [%rd200], %rd208;
add.s64 %rd211, %rd35, %rd201;
ld.shared.u8 %rs72, [%rd211];
add.s64 %rd212, %rd35, %rd205;
ld.shared.u8 %rs73, [%rd212];
st.shared.u8 [%rd211], %rs73;
st.shared.u8 [%rd212], %rs72;

BB13_51:
bar.sync 0;
ld.shared.u16 %rs74, [%rd113];
ld.shared.u16 %rs75, [%rd111];

	{ cvt.f32.f16 %f17, %rs74;}


	
	{ cvt.f32.f16 %f18, %rs75;}


	setp.geu.f32	%p39, %f17, %f18;
@%p39 bra BB13_53;

cvt.u64.u32	%rd218, %r29;
add.s64 %rd220, %rd35, %rd218;
ld.shared.u8 %rs76, [%rd220];
mov.u32 %r631, 1;
setp.ne.s16	%p40, %rs76, 0;
@%p40 bra BB13_54;

BB13_53:
cvt.u64.u32	%rd221, %r145;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs77, [%rd223];
setp.eq.s16	%p41, %rs77, 0;
selp.u32	%r631, 1, 0, %p41;

BB13_54:
bfe.u32 %r234, %r16, 3, 1;
setp.ne.s32	%p42, %r631, %r234;
@%p42 bra BB13_56;

cvt.u64.u32	%rd224, %r29;
ld.shared.u16 %rs78, [%rd113];
cvt.u64.u32	%rd228, %r145;
ld.shared.u16 %rs79, [%rd111];
st.shared.u16 [%rd113], %rs79;
st.shared.u16 [%rd111], %rs78;
mul.wide.u32 %rd231, %r29, 8;
add.s64 %rd233, %rd34, %rd231;
ld.shared.u64 %rd234, [%rd233];
mul.wide.u32 %rd235, %r145, 8;
add.s64 %rd236, %rd34, %rd235;
ld.shared.u64 %rd237, [%rd236];
st.shared.u64 [%rd233], %rd237;
st.shared.u64 [%rd236], %rd234;
add.s64 %rd239, %rd35, %rd224;
ld.shared.u8 %rs80, [%rd239];
add.s64 %rd240, %rd35, %rd228;
ld.shared.u8 %rs81, [%rd240];
st.shared.u8 [%rd239], %rs81;
st.shared.u8 [%rd240], %rs80;

BB13_56:
bar.sync 0;
ld.shared.u16 %rs82, [%rd65];
ld.shared.u16 %rs83, [%rd63];

	{ cvt.f32.f16 %f19, %rs82;}


	
	{ cvt.f32.f16 %f20, %rs83;}


	setp.geu.f32	%p43, %f19, %f20;
@%p43 bra BB13_58;

cvt.u64.u32	%rd246, %r23;
add.s64 %rd248, %rd35, %rd246;
ld.shared.u8 %rs84, [%rd248];
mov.u32 %r632, 1;
setp.ne.s16	%p44, %rs84, 0;
@%p44 bra BB13_59;

BB13_58:
cvt.u64.u32	%rd249, %r113;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs85, [%rd251];
setp.eq.s16	%p45, %rs85, 0;
selp.u32	%r632, 1, 0, %p45;

BB13_59:
bfe.u32 %r256, %r16, 3, 1;
setp.ne.s32	%p46, %r632, %r256;
@%p46 bra BB13_61;

cvt.u64.u32	%rd252, %r23;
ld.shared.u16 %rs86, [%rd65];
cvt.u64.u32	%rd256, %r113;
ld.shared.u16 %rs87, [%rd63];
st.shared.u16 [%rd65], %rs87;
st.shared.u16 [%rd63], %rs86;
mul.wide.u32 %rd259, %r23, 8;
add.s64 %rd261, %rd34, %rd259;
ld.shared.u64 %rd262, [%rd261];
mul.wide.u32 %rd263, %r113, 8;
add.s64 %rd264, %rd34, %rd263;
ld.shared.u64 %rd265, [%rd264];
st.shared.u64 [%rd261], %rd265;
st.shared.u64 [%rd264], %rd262;
add.s64 %rd267, %rd35, %rd252;
ld.shared.u8 %rs88, [%rd267];
add.s64 %rd268, %rd35, %rd256;
ld.shared.u8 %rs89, [%rd268];
st.shared.u8 [%rd267], %rs89;
st.shared.u8 [%rd268], %rs88;

BB13_61:
bar.sync 0;
ld.shared.u16 %rs90, [%rd43];
ld.shared.u16 %rs91, [%rd43+2];

	{ cvt.f32.f16 %f21, %rs90;}


	
	{ cvt.f32.f16 %f22, %rs91;}


	setp.geu.f32	%p47, %f21, %f22;
@%p47 bra BB13_63;

cvt.u64.u32	%rd272, %r18;
add.s64 %rd274, %rd35, %rd272;
ld.shared.u8 %rs92, [%rd274];
mov.u32 %r633, 1;
setp.ne.s16	%p48, %rs92, 0;
@%p48 bra BB13_64;

BB13_63:
cvt.u64.u32	%rd275, %r18;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs93, [%rd277+1];
setp.eq.s16	%p49, %rs93, 0;
selp.u32	%r633, 1, 0, %p49;

BB13_64:
bfe.u32 %r270, %r16, 3, 1;
setp.ne.s32	%p50, %r633, %r270;
@%p50 bra BB13_66;

cvt.u64.u32	%rd278, %r18;
ld.shared.u16 %rs94, [%rd43];
ld.shared.u16 %rs95, [%rd43+2];
st.shared.u16 [%rd43], %rs95;
st.shared.u16 [%rd43+2], %rs94;
mul.wide.u32 %rd282, %r18, 8;
add.s64 %rd284, %rd34, %rd282;
ld.shared.u64 %rd285, [%rd284];
ld.shared.u64 %rd286, [%rd284+8];
st.shared.u64 [%rd284], %rd286;
st.shared.u64 [%rd284+8], %rd285;
add.s64 %rd288, %rd35, %rd278;
ld.shared.u8 %rs96, [%rd288];
ld.shared.u8 %rs97, [%rd288+1];
st.shared.u8 [%rd288], %rs97;
st.shared.u8 [%rd288+1], %rs96;

BB13_66:
bar.sync 0;
and.b32 %r273, %r16, 15;
sub.s32 %r47, %r18, %r273;
add.s32 %r275, %r47, 16;
mul.wide.u32 %rd289, %r275, 2;
add.s64 %rd291, %rd32, %rd289;
mul.wide.u32 %rd292, %r47, 2;
add.s64 %rd293, %rd32, %rd292;
ld.shared.u16 %rs98, [%rd293];
ld.shared.u16 %rs99, [%rd291];

	{ cvt.f32.f16 %f23, %rs98;}


	
	{ cvt.f32.f16 %f24, %rs99;}


	setp.geu.f32	%p51, %f23, %f24;
@%p51 bra BB13_68;

cvt.u64.u32	%rd294, %r47;
add.s64 %rd296, %rd35, %rd294;
ld.shared.u8 %rs100, [%rd296];
mov.u32 %r634, 1;
setp.ne.s16	%p52, %rs100, 0;
@%p52 bra BB13_69;

BB13_68:
cvt.u64.u32	%rd297, %r275;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs101, [%rd299];
setp.eq.s16	%p53, %rs101, 0;
selp.u32	%r634, 1, 0, %p53;

BB13_69:
bfe.u32 %r287, %r16, 4, 1;
setp.ne.s32	%p54, %r634, %r287;
@%p54 bra BB13_71;

mul.wide.u32 %rd300, %r47, 8;
add.s64 %rd302, %rd34, %rd300;
mul.wide.u32 %rd303, %r275, 8;
add.s64 %rd304, %rd34, %rd303;
cvt.u64.u32	%rd305, %r47;
ld.shared.u16 %rs102, [%rd293];
cvt.u64.u32	%rd309, %r275;
ld.shared.u16 %rs103, [%rd291];
st.shared.u16 [%rd293], %rs103;
st.shared.u16 [%rd291], %rs102;
ld.shared.u64 %rd312, [%rd302];
ld.shared.u64 %rd313, [%rd304];
st.shared.u64 [%rd302], %rd313;
st.shared.u64 [%rd304], %rd312;
add.s64 %rd315, %rd35, %rd305;
ld.shared.u8 %rs104, [%rd315];
add.s64 %rd316, %rd35, %rd309;
ld.shared.u8 %rs105, [%rd316];
st.shared.u8 [%rd315], %rs105;
st.shared.u8 [%rd316], %rs104;

BB13_71:
bar.sync 0;
ld.shared.u16 %rs106, [%rd189];
ld.shared.u16 %rs107, [%rd187];

	{ cvt.f32.f16 %f25, %rs106;}


	
	{ cvt.f32.f16 %f26, %rs107;}


	setp.geu.f32	%p55, %f25, %f26;
@%p55 bra BB13_73;

cvt.u64.u32	%rd322, %r37;
add.s64 %rd324, %rd35, %rd322;
ld.shared.u8 %rs108, [%rd324];
mov.u32 %r635, 1;
setp.ne.s16	%p56, %rs108, 0;
@%p56 bra BB13_74;

BB13_73:
cvt.u64.u32	%rd325, %r199;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs109, [%rd327];
setp.eq.s16	%p57, %rs109, 0;
selp.u32	%r635, 1, 0, %p57;

BB13_74:
bfe.u32 %r310, %r16, 4, 1;
setp.ne.s32	%p58, %r635, %r310;
@%p58 bra BB13_76;

cvt.u64.u32	%rd328, %r37;
ld.shared.u16 %rs110, [%rd189];
cvt.u64.u32	%rd332, %r199;
ld.shared.u16 %rs111, [%rd187];
st.shared.u16 [%rd189], %rs111;
st.shared.u16 [%rd187], %rs110;
mul.wide.u32 %rd335, %r37, 8;
add.s64 %rd337, %rd34, %rd335;
ld.shared.u64 %rd338, [%rd337];
mul.wide.u32 %rd339, %r199, 8;
add.s64 %rd340, %rd34, %rd339;
ld.shared.u64 %rd341, [%rd340];
st.shared.u64 [%rd337], %rd341;
st.shared.u64 [%rd340], %rd338;
add.s64 %rd343, %rd35, %rd328;
ld.shared.u8 %rs112, [%rd343];
add.s64 %rd344, %rd35, %rd332;
ld.shared.u8 %rs113, [%rd344];
st.shared.u8 [%rd343], %rs113;
st.shared.u8 [%rd344], %rs112;

BB13_76:
bar.sync 0;
ld.shared.u16 %rs114, [%rd113];
ld.shared.u16 %rs115, [%rd111];

	{ cvt.f32.f16 %f27, %rs114;}


	
	{ cvt.f32.f16 %f28, %rs115;}


	setp.geu.f32	%p59, %f27, %f28;
@%p59 bra BB13_78;

cvt.u64.u32	%rd350, %r29;
add.s64 %rd352, %rd35, %rd350;
ld.shared.u8 %rs116, [%rd352];
mov.u32 %r636, 1;
setp.ne.s16	%p60, %rs116, 0;
@%p60 bra BB13_79;

BB13_78:
cvt.u64.u32	%rd353, %r145;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs117, [%rd355];
setp.eq.s16	%p61, %rs117, 0;
selp.u32	%r636, 1, 0, %p61;

BB13_79:
bfe.u32 %r332, %r16, 4, 1;
setp.ne.s32	%p62, %r636, %r332;
@%p62 bra BB13_81;

cvt.u64.u32	%rd356, %r29;
ld.shared.u16 %rs118, [%rd113];
cvt.u64.u32	%rd360, %r145;
ld.shared.u16 %rs119, [%rd111];
st.shared.u16 [%rd113], %rs119;
st.shared.u16 [%rd111], %rs118;
mul.wide.u32 %rd363, %r29, 8;
add.s64 %rd365, %rd34, %rd363;
ld.shared.u64 %rd366, [%rd365];
mul.wide.u32 %rd367, %r145, 8;
add.s64 %rd368, %rd34, %rd367;
ld.shared.u64 %rd369, [%rd368];
st.shared.u64 [%rd365], %rd369;
st.shared.u64 [%rd368], %rd366;
add.s64 %rd371, %rd35, %rd356;
ld.shared.u8 %rs120, [%rd371];
add.s64 %rd372, %rd35, %rd360;
ld.shared.u8 %rs121, [%rd372];
st.shared.u8 [%rd371], %rs121;
st.shared.u8 [%rd372], %rs120;

BB13_81:
bar.sync 0;
ld.shared.u16 %rs122, [%rd65];
ld.shared.u16 %rs123, [%rd63];

	{ cvt.f32.f16 %f29, %rs122;}


	
	{ cvt.f32.f16 %f30, %rs123;}


	setp.geu.f32	%p63, %f29, %f30;
@%p63 bra BB13_83;

cvt.u64.u32	%rd378, %r23;
add.s64 %rd380, %rd35, %rd378;
ld.shared.u8 %rs124, [%rd380];
mov.u32 %r637, 1;
setp.ne.s16	%p64, %rs124, 0;
@%p64 bra BB13_84;

BB13_83:
cvt.u64.u32	%rd381, %r113;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs125, [%rd383];
setp.eq.s16	%p65, %rs125, 0;
selp.u32	%r637, 1, 0, %p65;

BB13_84:
bfe.u32 %r354, %r16, 4, 1;
setp.ne.s32	%p66, %r637, %r354;
@%p66 bra BB13_86;

cvt.u64.u32	%rd384, %r23;
ld.shared.u16 %rs126, [%rd65];
cvt.u64.u32	%rd388, %r113;
ld.shared.u16 %rs127, [%rd63];
st.shared.u16 [%rd65], %rs127;
st.shared.u16 [%rd63], %rs126;
mul.wide.u32 %rd391, %r23, 8;
add.s64 %rd393, %rd34, %rd391;
ld.shared.u64 %rd394, [%rd393];
mul.wide.u32 %rd395, %r113, 8;
add.s64 %rd396, %rd34, %rd395;
ld.shared.u64 %rd397, [%rd396];
st.shared.u64 [%rd393], %rd397;
st.shared.u64 [%rd396], %rd394;
add.s64 %rd399, %rd35, %rd384;
ld.shared.u8 %rs128, [%rd399];
add.s64 %rd400, %rd35, %rd388;
ld.shared.u8 %rs129, [%rd400];
st.shared.u8 [%rd399], %rs129;
st.shared.u8 [%rd400], %rs128;

BB13_86:
bar.sync 0;
ld.shared.u16 %rs130, [%rd43];
ld.shared.u16 %rs131, [%rd43+2];

	{ cvt.f32.f16 %f31, %rs130;}


	
	{ cvt.f32.f16 %f32, %rs131;}


	setp.geu.f32	%p67, %f31, %f32;
@%p67 bra BB13_88;

cvt.u64.u32	%rd404, %r18;
add.s64 %rd406, %rd35, %rd404;
ld.shared.u8 %rs132, [%rd406];
mov.u32 %r638, 1;
setp.ne.s16	%p68, %rs132, 0;
@%p68 bra BB13_89;

BB13_88:
cvt.u64.u32	%rd407, %r18;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs133, [%rd409+1];
setp.eq.s16	%p69, %rs133, 0;
selp.u32	%r638, 1, 0, %p69;

BB13_89:
bfe.u32 %r368, %r16, 4, 1;
setp.ne.s32	%p70, %r638, %r368;
@%p70 bra BB13_91;

cvt.u64.u32	%rd410, %r18;
ld.shared.u16 %rs134, [%rd43];
ld.shared.u16 %rs135, [%rd43+2];
st.shared.u16 [%rd43], %rs135;
st.shared.u16 [%rd43+2], %rs134;
mul.wide.u32 %rd414, %r18, 8;
add.s64 %rd416, %rd34, %rd414;
ld.shared.u64 %rd417, [%rd416];
ld.shared.u64 %rd418, [%rd416+8];
st.shared.u64 [%rd416], %rd418;
st.shared.u64 [%rd416+8], %rd417;
add.s64 %rd420, %rd35, %rd410;
ld.shared.u8 %rs136, [%rd420];
ld.shared.u8 %rs137, [%rd420+1];
st.shared.u8 [%rd420], %rs137;
st.shared.u8 [%rd420+1], %rs136;

BB13_91:
bar.sync 0;
and.b32 %r371, %r16, 31;
sub.s32 %r59, %r18, %r371;
add.s32 %r373, %r59, 32;
mul.wide.u32 %rd421, %r373, 2;
add.s64 %rd423, %rd32, %rd421;
mul.wide.u32 %rd424, %r59, 2;
add.s64 %rd425, %rd32, %rd424;
ld.shared.u16 %rs138, [%rd425];
ld.shared.u16 %rs139, [%rd423];

	{ cvt.f32.f16 %f33, %rs138;}


	
	{ cvt.f32.f16 %f34, %rs139;}


	setp.geu.f32	%p71, %f33, %f34;
@%p71 bra BB13_93;

cvt.u64.u32	%rd426, %r59;
add.s64 %rd428, %rd35, %rd426;
ld.shared.u8 %rs140, [%rd428];
mov.u32 %r639, 1;
setp.ne.s16	%p72, %rs140, 0;
@%p72 bra BB13_94;

BB13_93:
cvt.u64.u32	%rd429, %r373;
add.s64 %rd431, %rd35, %rd429;
ld.shared.u8 %rs141, [%rd431];
setp.eq.s16	%p73, %rs141, 0;
selp.u32	%r639, 1, 0, %p73;

BB13_94:
bfe.u32 %r385, %r16, 5, 1;
setp.ne.s32	%p74, %r639, %r385;
@%p74 bra BB13_96;

mul.wide.u32 %rd432, %r59, 8;
add.s64 %rd434, %rd34, %rd432;
mul.wide.u32 %rd435, %r373, 8;
add.s64 %rd436, %rd34, %rd435;
cvt.u64.u32	%rd437, %r59;
ld.shared.u16 %rs142, [%rd425];
cvt.u64.u32	%rd441, %r373;
ld.shared.u16 %rs143, [%rd423];
st.shared.u16 [%rd425], %rs143;
st.shared.u16 [%rd423], %rs142;
ld.shared.u64 %rd444, [%rd434];
ld.shared.u64 %rd445, [%rd436];
st.shared.u64 [%rd434], %rd445;
st.shared.u64 [%rd436], %rd444;
add.s64 %rd447, %rd35, %rd437;
ld.shared.u8 %rs144, [%rd447];
add.s64 %rd448, %rd35, %rd441;
ld.shared.u8 %rs145, [%rd448];
st.shared.u8 [%rd447], %rs145;
st.shared.u8 [%rd448], %rs144;

BB13_96:
bar.sync 0;
ld.shared.u16 %rs146, [%rd293];
ld.shared.u16 %rs147, [%rd291];

	{ cvt.f32.f16 %f35, %rs146;}


	
	{ cvt.f32.f16 %f36, %rs147;}


	setp.geu.f32	%p75, %f35, %f36;
@%p75 bra BB13_98;

cvt.u64.u32	%rd454, %r47;
add.s64 %rd456, %rd35, %rd454;
ld.shared.u8 %rs148, [%rd456];
mov.u32 %r640, 1;
setp.ne.s16	%p76, %rs148, 0;
@%p76 bra BB13_99;

BB13_98:
cvt.u64.u32	%rd457, %r275;
add.s64 %rd459, %rd35, %rd457;
ld.shared.u8 %rs149, [%rd459];
setp.eq.s16	%p77, %rs149, 0;
selp.u32	%r640, 1, 0, %p77;

BB13_99:
bfe.u32 %r408, %r16, 5, 1;
setp.ne.s32	%p78, %r640, %r408;
@%p78 bra BB13_101;

cvt.u64.u32	%rd460, %r47;
ld.shared.u16 %rs150, [%rd293];
cvt.u64.u32	%rd464, %r275;
ld.shared.u16 %rs151, [%rd291];
st.shared.u16 [%rd293], %rs151;
st.shared.u16 [%rd291], %rs150;
mul.wide.u32 %rd467, %r47, 8;
add.s64 %rd469, %rd34, %rd467;
ld.shared.u64 %rd470, [%rd469];
mul.wide.u32 %rd471, %r275, 8;
add.s64 %rd472, %rd34, %rd471;
ld.shared.u64 %rd473, [%rd472];
st.shared.u64 [%rd469], %rd473;
st.shared.u64 [%rd472], %rd470;
add.s64 %rd475, %rd35, %rd460;
ld.shared.u8 %rs152, [%rd475];
add.s64 %rd476, %rd35, %rd464;
ld.shared.u8 %rs153, [%rd476];
st.shared.u8 [%rd475], %rs153;
st.shared.u8 [%rd476], %rs152;

BB13_101:
bar.sync 0;
ld.shared.u16 %rs154, [%rd189];
ld.shared.u16 %rs155, [%rd187];

	{ cvt.f32.f16 %f37, %rs154;}


	
	{ cvt.f32.f16 %f38, %rs155;}


	setp.geu.f32	%p79, %f37, %f38;
@%p79 bra BB13_103;

cvt.u64.u32	%rd482, %r37;
add.s64 %rd484, %rd35, %rd482;
ld.shared.u8 %rs156, [%rd484];
mov.u32 %r641, 1;
setp.ne.s16	%p80, %rs156, 0;
@%p80 bra BB13_104;

BB13_103:
cvt.u64.u32	%rd485, %r199;
add.s64 %rd487, %rd35, %rd485;
ld.shared.u8 %rs157, [%rd487];
setp.eq.s16	%p81, %rs157, 0;
selp.u32	%r641, 1, 0, %p81;

BB13_104:
bfe.u32 %r430, %r16, 5, 1;
setp.ne.s32	%p82, %r641, %r430;
@%p82 bra BB13_106;

cvt.u64.u32	%rd488, %r37;
ld.shared.u16 %rs158, [%rd189];
cvt.u64.u32	%rd492, %r199;
ld.shared.u16 %rs159, [%rd187];
st.shared.u16 [%rd189], %rs159;
st.shared.u16 [%rd187], %rs158;
mul.wide.u32 %rd495, %r37, 8;
add.s64 %rd497, %rd34, %rd495;
ld.shared.u64 %rd498, [%rd497];
mul.wide.u32 %rd499, %r199, 8;
add.s64 %rd500, %rd34, %rd499;
ld.shared.u64 %rd501, [%rd500];
st.shared.u64 [%rd497], %rd501;
st.shared.u64 [%rd500], %rd498;
add.s64 %rd503, %rd35, %rd488;
ld.shared.u8 %rs160, [%rd503];
add.s64 %rd504, %rd35, %rd492;
ld.shared.u8 %rs161, [%rd504];
st.shared.u8 [%rd503], %rs161;
st.shared.u8 [%rd504], %rs160;

BB13_106:
bar.sync 0;
ld.shared.u16 %rs162, [%rd113];
ld.shared.u16 %rs163, [%rd111];

	{ cvt.f32.f16 %f39, %rs162;}


	
	{ cvt.f32.f16 %f40, %rs163;}


	setp.geu.f32	%p83, %f39, %f40;
@%p83 bra BB13_108;

cvt.u64.u32	%rd510, %r29;
add.s64 %rd512, %rd35, %rd510;
ld.shared.u8 %rs164, [%rd512];
mov.u32 %r642, 1;
setp.ne.s16	%p84, %rs164, 0;
@%p84 bra BB13_109;

BB13_108:
cvt.u64.u32	%rd513, %r145;
add.s64 %rd515, %rd35, %rd513;
ld.shared.u8 %rs165, [%rd515];
setp.eq.s16	%p85, %rs165, 0;
selp.u32	%r642, 1, 0, %p85;

BB13_109:
bfe.u32 %r452, %r16, 5, 1;
setp.ne.s32	%p86, %r642, %r452;
@%p86 bra BB13_111;

cvt.u64.u32	%rd516, %r29;
ld.shared.u16 %rs166, [%rd113];
cvt.u64.u32	%rd520, %r145;
ld.shared.u16 %rs167, [%rd111];
st.shared.u16 [%rd113], %rs167;
st.shared.u16 [%rd111], %rs166;
mul.wide.u32 %rd523, %r29, 8;
add.s64 %rd525, %rd34, %rd523;
ld.shared.u64 %rd526, [%rd525];
mul.wide.u32 %rd527, %r145, 8;
add.s64 %rd528, %rd34, %rd527;
ld.shared.u64 %rd529, [%rd528];
st.shared.u64 [%rd525], %rd529;
st.shared.u64 [%rd528], %rd526;
add.s64 %rd531, %rd35, %rd516;
ld.shared.u8 %rs168, [%rd531];
add.s64 %rd532, %rd35, %rd520;
ld.shared.u8 %rs169, [%rd532];
st.shared.u8 [%rd531], %rs169;
st.shared.u8 [%rd532], %rs168;

BB13_111:
bar.sync 0;
ld.shared.u16 %rs170, [%rd65];
ld.shared.u16 %rs171, [%rd63];

	{ cvt.f32.f16 %f41, %rs170;}


	
	{ cvt.f32.f16 %f42, %rs171;}


	setp.geu.f32	%p87, %f41, %f42;
@%p87 bra BB13_113;

cvt.u64.u32	%rd538, %r23;
add.s64 %rd540, %rd35, %rd538;
ld.shared.u8 %rs172, [%rd540];
mov.u32 %r643, 1;
setp.ne.s16	%p88, %rs172, 0;
@%p88 bra BB13_114;

BB13_113:
cvt.u64.u32	%rd541, %r113;
add.s64 %rd543, %rd35, %rd541;
ld.shared.u8 %rs173, [%rd543];
setp.eq.s16	%p89, %rs173, 0;
selp.u32	%r643, 1, 0, %p89;

BB13_114:
bfe.u32 %r474, %r16, 5, 1;
setp.ne.s32	%p90, %r643, %r474;
@%p90 bra BB13_116;

cvt.u64.u32	%rd544, %r23;
ld.shared.u16 %rs174, [%rd65];
cvt.u64.u32	%rd548, %r113;
ld.shared.u16 %rs175, [%rd63];
st.shared.u16 [%rd65], %rs175;
st.shared.u16 [%rd63], %rs174;
mul.wide.u32 %rd551, %r23, 8;
add.s64 %rd553, %rd34, %rd551;
ld.shared.u64 %rd554, [%rd553];
mul.wide.u32 %rd555, %r113, 8;
add.s64 %rd556, %rd34, %rd555;
ld.shared.u64 %rd557, [%rd556];
st.shared.u64 [%rd553], %rd557;
st.shared.u64 [%rd556], %rd554;
add.s64 %rd559, %rd35, %rd544;
ld.shared.u8 %rs176, [%rd559];
add.s64 %rd560, %rd35, %rd548;
ld.shared.u8 %rs177, [%rd560];
st.shared.u8 [%rd559], %rs177;
st.shared.u8 [%rd560], %rs176;

BB13_116:
bar.sync 0;
ld.shared.u16 %rs178, [%rd43];
ld.shared.u16 %rs179, [%rd43+2];

	{ cvt.f32.f16 %f43, %rs178;}


	
	{ cvt.f32.f16 %f44, %rs179;}


	setp.geu.f32	%p91, %f43, %f44;
@%p91 bra BB13_118;

cvt.u64.u32	%rd564, %r18;
add.s64 %rd566, %rd35, %rd564;
ld.shared.u8 %rs180, [%rd566];
mov.u32 %r644, 1;
setp.ne.s16	%p92, %rs180, 0;
@%p92 bra BB13_119;

BB13_118:
cvt.u64.u32	%rd567, %r18;
add.s64 %rd569, %rd35, %rd567;
ld.shared.u8 %rs181, [%rd569+1];
setp.eq.s16	%p93, %rs181, 0;
selp.u32	%r644, 1, 0, %p93;

BB13_119:
bfe.u32 %r488, %r16, 5, 1;
setp.ne.s32	%p94, %r644, %r488;
@%p94 bra BB13_121;

cvt.u64.u32	%rd570, %r18;
ld.shared.u16 %rs182, [%rd43];
ld.shared.u16 %rs183, [%rd43+2];
st.shared.u16 [%rd43], %rs183;
st.shared.u16 [%rd43+2], %rs182;
mul.wide.u32 %rd574, %r18, 8;
add.s64 %rd576, %rd34, %rd574;
ld.shared.u64 %rd577, [%rd576];
ld.shared.u64 %rd578, [%rd576+8];
st.shared.u64 [%rd576], %rd578;
st.shared.u64 [%rd576+8], %rd577;
add.s64 %rd580, %rd35, %rd570;
ld.shared.u8 %rs184, [%rd580];
ld.shared.u8 %rs185, [%rd580+1];
st.shared.u8 [%rd580], %rs185;
st.shared.u8 [%rd580+1], %rs184;

BB13_121:
bar.sync 0;
and.b32 %r491, %r16, 63;
sub.s32 %r492, %r18, %r491;
add.s32 %r493, %r492, 64;
mul.wide.u32 %rd581, %r493, 2;
add.s64 %rd583, %rd32, %rd581;
mul.wide.u32 %rd584, %r492, 2;
add.s64 %rd585, %rd32, %rd584;
ld.shared.u16 %rs186, [%rd585];
ld.shared.u16 %rs187, [%rd583];

	{ cvt.f32.f16 %f45, %rs186;}


	
	{ cvt.f32.f16 %f46, %rs187;}


	setp.geu.f32	%p95, %f45, %f46;
@%p95 bra BB13_123;

cvt.u64.u32	%rd586, %r492;
add.s64 %rd588, %rd35, %rd586;
ld.shared.u8 %rs188, [%rd588];
setp.ne.s16	%p96, %rs188, 0;
@%p96 bra BB13_125;

BB13_123:
cvt.u64.u32	%rd589, %r493;
add.s64 %rd591, %rd35, %rd589;
ld.shared.u8 %rs7, [%rd591];
setp.eq.s16	%p97, %rs7, 0;
@%p97 bra BB13_125;

cvt.u64.u32	%rd592, %r492;
ld.shared.u16 %rs189, [%rd585];
ld.shared.u16 %rs190, [%rd583];
st.shared.u16 [%rd585], %rs190;
st.shared.u16 [%rd583], %rs189;
mul.wide.u32 %rd599, %r492, 8;
add.s64 %rd601, %rd34, %rd599;
ld.shared.u64 %rd602, [%rd601];
mul.wide.u32 %rd603, %r493, 8;
add.s64 %rd604, %rd34, %rd603;
ld.shared.u64 %rd605, [%rd604];
st.shared.u64 [%rd601], %rd605;
st.shared.u64 [%rd604], %rd602;
add.s64 %rd607, %rd35, %rd592;
ld.shared.u8 %rs191, [%rd607];
st.shared.u8 [%rd607], %rs7;
st.shared.u8 [%rd591], %rs191;

BB13_125:
bar.sync 0;
ld.shared.u16 %rs192, [%rd425];
ld.shared.u16 %rs193, [%rd423];

	{ cvt.f32.f16 %f47, %rs192;}


	
	{ cvt.f32.f16 %f48, %rs193;}


	setp.geu.f32	%p98, %f47, %f48;
@%p98 bra BB13_127;

cvt.u64.u32	%rd614, %r59;
add.s64 %rd616, %rd35, %rd614;
ld.shared.u8 %rs194, [%rd616];
setp.ne.s16	%p99, %rs194, 0;
@%p99 bra BB13_129;

BB13_127:
cvt.u64.u32	%rd617, %r373;
add.s64 %rd619, %rd35, %rd617;
ld.shared.u8 %rs8, [%rd619];
setp.eq.s16	%p100, %rs8, 0;
@%p100 bra BB13_129;

cvt.u64.u32	%rd620, %r59;
ld.shared.u16 %rs195, [%rd425];
ld.shared.u16 %rs196, [%rd423];
st.shared.u16 [%rd425], %rs196;
st.shared.u16 [%rd423], %rs195;
mul.wide.u32 %rd627, %r59, 8;
add.s64 %rd629, %rd34, %rd627;
ld.shared.u64 %rd630, [%rd629];
mul.wide.u32 %rd631, %r373, 8;
add.s64 %rd632, %rd34, %rd631;
ld.shared.u64 %rd633, [%rd632];
st.shared.u64 [%rd629], %rd633;
st.shared.u64 [%rd632], %rd630;
add.s64 %rd635, %rd35, %rd620;
ld.shared.u8 %rs197, [%rd635];
st.shared.u8 [%rd635], %rs8;
st.shared.u8 [%rd619], %rs197;

BB13_129:
bar.sync 0;
ld.shared.u16 %rs198, [%rd293];
ld.shared.u16 %rs199, [%rd291];

	{ cvt.f32.f16 %f49, %rs198;}


	
	{ cvt.f32.f16 %f50, %rs199;}


	setp.geu.f32	%p101, %f49, %f50;
@%p101 bra BB13_131;

cvt.u64.u32	%rd642, %r47;
add.s64 %rd644, %rd35, %rd642;
ld.shared.u8 %rs200, [%rd644];
setp.ne.s16	%p102, %rs200, 0;
@%p102 bra BB13_133;

BB13_131:
cvt.u64.u32	%rd645, %r275;
add.s64 %rd647, %rd35, %rd645;
ld.shared.u8 %rs9, [%rd647];
setp.eq.s16	%p103, %rs9, 0;
@%p103 bra BB13_133;

cvt.u64.u32	%rd648, %r47;
ld.shared.u16 %rs201, [%rd293];
ld.shared.u16 %rs202, [%rd291];
st.shared.u16 [%rd293], %rs202;
st.shared.u16 [%rd291], %rs201;
mul.wide.u32 %rd655, %r47, 8;
add.s64 %rd657, %rd34, %rd655;
ld.shared.u64 %rd658, [%rd657];
mul.wide.u32 %rd659, %r275, 8;
add.s64 %rd660, %rd34, %rd659;
ld.shared.u64 %rd661, [%rd660];
st.shared.u64 [%rd657], %rd661;
st.shared.u64 [%rd660], %rd658;
add.s64 %rd663, %rd35, %rd648;
ld.shared.u8 %rs203, [%rd663];
st.shared.u8 [%rd663], %rs9;
st.shared.u8 [%rd647], %rs203;

BB13_133:
bar.sync 0;
ld.shared.u16 %rs204, [%rd189];
ld.shared.u16 %rs205, [%rd187];

	{ cvt.f32.f16 %f51, %rs204;}


	
	{ cvt.f32.f16 %f52, %rs205;}


	setp.geu.f32	%p104, %f51, %f52;
@%p104 bra BB13_135;

cvt.u64.u32	%rd670, %r37;
add.s64 %rd672, %rd35, %rd670;
ld.shared.u8 %rs206, [%rd672];
setp.ne.s16	%p105, %rs206, 0;
@%p105 bra BB13_137;

BB13_135:
cvt.u64.u32	%rd673, %r199;
add.s64 %rd675, %rd35, %rd673;
ld.shared.u8 %rs10, [%rd675];
setp.eq.s16	%p106, %rs10, 0;
@%p106 bra BB13_137;

cvt.u64.u32	%rd676, %r37;
ld.shared.u16 %rs207, [%rd189];
ld.shared.u16 %rs208, [%rd187];
st.shared.u16 [%rd189], %rs208;
st.shared.u16 [%rd187], %rs207;
mul.wide.u32 %rd683, %r37, 8;
add.s64 %rd685, %rd34, %rd683;
ld.shared.u64 %rd686, [%rd685];
mul.wide.u32 %rd687, %r199, 8;
add.s64 %rd688, %rd34, %rd687;
ld.shared.u64 %rd689, [%rd688];
st.shared.u64 [%rd685], %rd689;
st.shared.u64 [%rd688], %rd686;
add.s64 %rd691, %rd35, %rd676;
ld.shared.u8 %rs209, [%rd691];
st.shared.u8 [%rd691], %rs10;
st.shared.u8 [%rd675], %rs209;

BB13_137:
bar.sync 0;
ld.shared.u16 %rs210, [%rd113];
ld.shared.u16 %rs211, [%rd111];

	{ cvt.f32.f16 %f53, %rs210;}


	
	{ cvt.f32.f16 %f54, %rs211;}


	setp.geu.f32	%p107, %f53, %f54;
@%p107 bra BB13_139;

cvt.u64.u32	%rd698, %r29;
add.s64 %rd700, %rd35, %rd698;
ld.shared.u8 %rs212, [%rd700];
setp.ne.s16	%p108, %rs212, 0;
@%p108 bra BB13_141;

BB13_139:
cvt.u64.u32	%rd701, %r145;
add.s64 %rd703, %rd35, %rd701;
ld.shared.u8 %rs11, [%rd703];
setp.eq.s16	%p109, %rs11, 0;
@%p109 bra BB13_141;

cvt.u64.u32	%rd704, %r29;
ld.shared.u16 %rs213, [%rd113];
ld.shared.u16 %rs214, [%rd111];
st.shared.u16 [%rd113], %rs214;
st.shared.u16 [%rd111], %rs213;
mul.wide.u32 %rd711, %r29, 8;
add.s64 %rd713, %rd34, %rd711;
ld.shared.u64 %rd714, [%rd713];
mul.wide.u32 %rd715, %r145, 8;
add.s64 %rd716, %rd34, %rd715;
ld.shared.u64 %rd717, [%rd716];
st.shared.u64 [%rd713], %rd717;
st.shared.u64 [%rd716], %rd714;
add.s64 %rd719, %rd35, %rd704;
ld.shared.u8 %rs215, [%rd719];
st.shared.u8 [%rd719], %rs11;
st.shared.u8 [%rd703], %rs215;

BB13_141:
bar.sync 0;
ld.shared.u16 %rs216, [%rd65];
ld.shared.u16 %rs217, [%rd63];

	{ cvt.f32.f16 %f55, %rs216;}


	
	{ cvt.f32.f16 %f56, %rs217;}


	setp.geu.f32	%p110, %f55, %f56;
@%p110 bra BB13_143;

cvt.u64.u32	%rd726, %r23;
add.s64 %rd728, %rd35, %rd726;
ld.shared.u8 %rs218, [%rd728];
setp.ne.s16	%p111, %rs218, 0;
@%p111 bra BB13_145;

BB13_143:
cvt.u64.u32	%rd729, %r113;
add.s64 %rd731, %rd35, %rd729;
ld.shared.u8 %rs12, [%rd731];
setp.eq.s16	%p112, %rs12, 0;
@%p112 bra BB13_145;

cvt.u64.u32	%rd732, %r23;
ld.shared.u16 %rs219, [%rd65];
ld.shared.u16 %rs220, [%rd63];
st.shared.u16 [%rd65], %rs220;
st.shared.u16 [%rd63], %rs219;
mul.wide.u32 %rd739, %r23, 8;
add.s64 %rd741, %rd34, %rd739;
ld.shared.u64 %rd742, [%rd741];
mul.wide.u32 %rd743, %r113, 8;
add.s64 %rd744, %rd34, %rd743;
ld.shared.u64 %rd745, [%rd744];
st.shared.u64 [%rd741], %rd745;
st.shared.u64 [%rd744], %rd742;
add.s64 %rd747, %rd35, %rd732;
ld.shared.u8 %rs221, [%rd747];
st.shared.u8 [%rd747], %rs12;
st.shared.u8 [%rd731], %rs221;

BB13_145:
bar.sync 0;
ld.shared.u16 %rs222, [%rd43];
ld.shared.u16 %rs223, [%rd43+2];

	{ cvt.f32.f16 %f57, %rs222;}


	
	{ cvt.f32.f16 %f58, %rs223;}


	setp.geu.f32	%p113, %f57, %f58;
@%p113 bra BB13_147;

cvt.u64.u32	%rd752, %r18;
add.s64 %rd754, %rd35, %rd752;
ld.shared.u8 %rs224, [%rd754];
setp.ne.s16	%p114, %rs224, 0;
@%p114 bra BB13_149;

BB13_147:
cvt.u64.u32	%rd755, %r18;
add.s64 %rd757, %rd35, %rd755;
ld.shared.u8 %rs13, [%rd757+1];
setp.eq.s16	%p115, %rs13, 0;
@%p115 bra BB13_149;

ld.shared.u16 %rs225, [%rd43];
ld.shared.u16 %rs226, [%rd43+2];
st.shared.u16 [%rd43], %rs226;
st.shared.u16 [%rd43+2], %rs225;
mul.wide.u32 %rd762, %r18, 8;
add.s64 %rd764, %rd34, %rd762;
ld.shared.u64 %rd765, [%rd764];
ld.shared.u64 %rd766, [%rd764+8];
st.shared.u64 [%rd764], %rd766;
st.shared.u64 [%rd764+8], %rd765;
ld.shared.u8 %rs227, [%rd757];
st.shared.u8 [%rd757], %rs13;
st.shared.u8 [%rd757+1], %rs227;

BB13_149:
bar.sync 0;
@!%p1 bra BB13_151;
bra.uni BB13_150;

BB13_150:
mov.u32 %r619, %tid.x;
ld.shared.u16 %rs228, [%rd12];
st.global.u16 [%rd9], %rs228;
ld.shared.u64 %rd775, [%rd13];
mad.lo.s32 %r613, %r619, %r77, %r15;
ld.local.u64 %rd776, [%rd2];
mul.wide.u32 %rd777, %r613, 8;
add.s64 %rd778, %rd776, %rd777;
st.u64 [%rd778], %rd775;

BB13_151:
@%p10 bra BB13_153;

ld.shared.u16 %rs229, [%rd12+128];
st.global.u16 [%rd15], %rs229;
ld.shared.u64 %rd785, [%rd13+512];
mad.lo.s32 %r618, %r17, %r77, %r15;
ld.local.u64 %rd786, [%rd2];
mul.wide.u32 %rd787, %r618, 8;
add.s64 %rd788, %rd786, %rd787;
st.u64 [%rd788], %rd785;

BB13_153:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot14[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<67>;
.reg .b16 %rs<130>;
.reg .f32 %f<33>;
.reg .b32 %r<351>;
.reg .b64 %rd<445>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[64];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd444, __local_depot14;
cvta.local.u64 %SP, %rd444;
ld.param.u32 %r48, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r49, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r50, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r51, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd2, %rd18;
ld.param.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd3, %rd19;
mov.u32 %r337, 0;
mov.pred %p4, 0;
@%p4 bra BB14_2;

BB14_1:
mul.wide.s32 %rd20, %r337, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r337, %r337, 1;
setp.lt.u32	%p5, %r337, 27;
@%p5 bra BB14_1;

BB14_2:
mov.u32 %r53, %nctaid.y;
mov.u32 %r54, %ctaid.z;
mov.u32 %r55, %ctaid.y;
mad.lo.s32 %r56, %r53, %r54, %r55;
mov.u32 %r57, %nctaid.x;
mov.u32 %r58, %ctaid.x;
mad.lo.s32 %r339, %r56, %r57, %r58;
setp.ge.u32	%p6, %r339, %r48;
@%p6 bra BB14_90;

ld.param.u32 %r60, [%rd1+12];
ld.param.u32 %r61, [%rd1+112];
rem.u32 %r62, %r339, %r60;
mul.lo.s32 %r63, %r61, %r62;
div.u32 %r64, %r339, %r60;
ld.param.u32 %r65, [%rd1+108];
mad.lo.s32 %r4, %r65, %r64, %r63;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r338, %r5, -1;
mov.u32 %r340, 0;
setp.lt.s32	%p7, %r338, 1;
@%p7 bra BB14_6;

mul.wide.s32 %rd24, %r5, 4;
add.s64 %rd441, %rd2, %rd24;
mov.u32 %r340, 0;

BB14_5:
ld.local.u32 %r67, [%rd441+4];
rem.u32 %r68, %r339, %r67;
ld.local.u32 %r69, [%rd441+104];
mad.lo.s32 %r340, %r69, %r68, %r340;
div.u32 %r339, %r339, %r67;
add.s64 %rd441, %rd441, -4;
add.s32 %r338, %r338, -1;
setp.gt.s32	%p8, %r338, 0;
@%p8 bra BB14_5;

BB14_6:
ld.local.u32 %r70, [%rd2+108];
mad.lo.s32 %r15, %r70, %r339, %r340;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 16;
setp.lt.u32	%p1, %r16, %r49;
mad.lo.s32 %r71, %r16, %r50, %r4;
mul.wide.u32 %rd25, %r71, 2;
add.s64 %rd9, %rd3, %rd25;
@%p1 bra BB14_8;
bra.uni BB14_7;

BB14_8:
ld.global.u16 %rs128, [%rd9];
bra.uni BB14_9;

BB14_7:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs128, %f1;}



BB14_9:
mov.u64 %rd442, 0;
setp.ge.u32	%p9, %r16, %r49;
@%p9 bra BB14_11;

mad.lo.s32 %r72, %r16, %r51, %r15;
ld.local.u64 %rd27, [%rd2];
mul.wide.u32 %rd28, %r72, 8;
add.s64 %rd29, %rd27, %rd28;
ld.u64 %rd442, [%rd29];

BB14_11:
selp.u16	%rs13, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 2;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd12, %rd32, %rd31;
st.shared.u16 [%rd12], %rs128;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd13, %rd34, %rd33;
st.shared.u64 [%rd13], %rd442;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd14, %rd35, %rd30;
st.shared.u8 [%rd14], %rs13;
setp.lt.u32	%p2, %r17, %r49;
mad.lo.s32 %r73, %r17, %r50, %r4;
mul.wide.u32 %rd36, %r73, 2;
add.s64 %rd15, %rd3, %rd36;
@%p2 bra BB14_13;
bra.uni BB14_12;

BB14_13:
ld.global.u16 %rs129, [%rd15];
bra.uni BB14_14;

BB14_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs129, %f2;}



BB14_14:
mov.u64 %rd443, 0;
setp.ge.u32	%p10, %r17, %r49;
@%p10 bra BB14_16;

mad.lo.s32 %r74, %r17, %r51, %r15;
ld.local.u64 %rd38, [%rd2];
mul.wide.u32 %rd39, %r74, 8;
add.s64 %rd40, %rd38, %rd39;
ld.u64 %rd443, [%rd40];

BB14_16:
selp.u16	%rs15, 1, 0, %p2;
st.shared.u16 [%rd12+32], %rs129;
st.shared.u64 [%rd13+128], %rd443;
st.shared.u8 [%rd14+16], %rs15;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd41, %r18, 2;
add.s64 %rd43, %rd32, %rd41;
ld.shared.u16 %rs16, [%rd43];
ld.shared.u16 %rs17, [%rd43+2];

	{ cvt.f32.f16 %f3, %rs16;}


	
	{ cvt.f32.f16 %f4, %rs17;}


	setp.leu.f32	%p11, %f3, %f4;
@%p11 bra BB14_18;

cvt.u64.u32	%rd44, %r18;
add.s64 %rd46, %rd35, %rd44;
ld.shared.u8 %rs18, [%rd46];
mov.u32 %r341, 1;
setp.ne.s16	%p12, %rs18, 0;
@%p12 bra BB14_19;

BB14_18:
cvt.u64.u32	%rd47, %r18;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs19, [%rd49+1];
setp.eq.s16	%p13, %rs19, 0;
selp.u32	%r341, 1, 0, %p13;

BB14_19:
and.b32 %r81, %r16, 1;
setp.ne.s32	%p14, %r341, %r81;
@%p14 bra BB14_21;

mul.wide.u32 %rd50, %r18, 8;
add.s64 %rd52, %rd34, %rd50;
cvt.u64.u32	%rd53, %r18;
ld.shared.u16 %rs20, [%rd43];
ld.shared.u16 %rs21, [%rd43+2];
st.shared.u16 [%rd43], %rs21;
st.shared.u16 [%rd43+2], %rs20;
ld.shared.u64 %rd57, [%rd52];
ld.shared.u64 %rd58, [%rd52+8];
st.shared.u64 [%rd52], %rd58;
st.shared.u64 [%rd52+8], %rd57;
add.s64 %rd60, %rd35, %rd53;
ld.shared.u8 %rs22, [%rd60];
ld.shared.u8 %rs23, [%rd60+1];
st.shared.u8 [%rd60], %rs23;
st.shared.u8 [%rd60+1], %rs22;

BB14_21:
bar.sync 0;
sub.s32 %r23, %r18, %r81;
add.s32 %r87, %r23, 2;
mul.wide.u32 %rd61, %r87, 2;
add.s64 %rd63, %rd32, %rd61;
mul.wide.u32 %rd64, %r23, 2;
add.s64 %rd65, %rd32, %rd64;
ld.shared.u16 %rs24, [%rd65];
ld.shared.u16 %rs25, [%rd63];

	{ cvt.f32.f16 %f5, %rs24;}


	
	{ cvt.f32.f16 %f6, %rs25;}


	setp.leu.f32	%p15, %f5, %f6;
@%p15 bra BB14_23;

cvt.u64.u32	%rd66, %r23;
add.s64 %rd68, %rd35, %rd66;
ld.shared.u8 %rs26, [%rd68];
mov.u32 %r342, 1;
setp.ne.s16	%p16, %rs26, 0;
@%p16 bra BB14_24;

BB14_23:
cvt.u64.u32	%rd69, %r87;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs27, [%rd71];
setp.eq.s16	%p17, %rs27, 0;
selp.u32	%r342, 1, 0, %p17;

BB14_24:
bfe.u32 %r99, %r16, 1, 1;
setp.ne.s32	%p18, %r342, %r99;
@%p18 bra BB14_26;

mul.wide.u32 %rd72, %r23, 8;
add.s64 %rd74, %rd34, %rd72;
mul.wide.u32 %rd75, %r87, 8;
add.s64 %rd76, %rd34, %rd75;
cvt.u64.u32	%rd77, %r23;
ld.shared.u16 %rs28, [%rd65];
cvt.u64.u32	%rd81, %r87;
ld.shared.u16 %rs29, [%rd63];
st.shared.u16 [%rd65], %rs29;
st.shared.u16 [%rd63], %rs28;
ld.shared.u64 %rd84, [%rd74];
ld.shared.u64 %rd85, [%rd76];
st.shared.u64 [%rd74], %rd85;
st.shared.u64 [%rd76], %rd84;
add.s64 %rd87, %rd35, %rd77;
ld.shared.u8 %rs30, [%rd87];
add.s64 %rd88, %rd35, %rd81;
ld.shared.u8 %rs31, [%rd88];
st.shared.u8 [%rd87], %rs31;
st.shared.u8 [%rd88], %rs30;

BB14_26:
bar.sync 0;
ld.shared.u16 %rs32, [%rd43];
ld.shared.u16 %rs33, [%rd43+2];

	{ cvt.f32.f16 %f7, %rs32;}


	
	{ cvt.f32.f16 %f8, %rs33;}


	setp.leu.f32	%p19, %f7, %f8;
@%p19 bra BB14_28;

cvt.u64.u32	%rd92, %r18;
add.s64 %rd94, %rd35, %rd92;
ld.shared.u8 %rs34, [%rd94];
mov.u32 %r343, 1;
setp.ne.s16	%p20, %rs34, 0;
@%p20 bra BB14_29;

BB14_28:
cvt.u64.u32	%rd95, %r18;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs35, [%rd97+1];
setp.eq.s16	%p21, %rs35, 0;
selp.u32	%r343, 1, 0, %p21;

BB14_29:
bfe.u32 %r114, %r16, 1, 1;
setp.ne.s32	%p22, %r343, %r114;
@%p22 bra BB14_31;

cvt.u64.u32	%rd98, %r18;
ld.shared.u16 %rs36, [%rd43];
ld.shared.u16 %rs37, [%rd43+2];
st.shared.u16 [%rd43], %rs37;
st.shared.u16 [%rd43+2], %rs36;
mul.wide.u32 %rd102, %r18, 8;
add.s64 %rd104, %rd34, %rd102;
ld.shared.u64 %rd105, [%rd104];
ld.shared.u64 %rd106, [%rd104+8];
st.shared.u64 [%rd104], %rd106;
st.shared.u64 [%rd104+8], %rd105;
add.s64 %rd108, %rd35, %rd98;
ld.shared.u8 %rs38, [%rd108];
ld.shared.u8 %rs39, [%rd108+1];
st.shared.u8 [%rd108], %rs39;
st.shared.u8 [%rd108+1], %rs38;

BB14_31:
bar.sync 0;
and.b32 %r117, %r16, 3;
sub.s32 %r29, %r18, %r117;
add.s32 %r119, %r29, 4;
mul.wide.u32 %rd109, %r119, 2;
add.s64 %rd111, %rd32, %rd109;
mul.wide.u32 %rd112, %r29, 2;
add.s64 %rd113, %rd32, %rd112;
ld.shared.u16 %rs40, [%rd113];
ld.shared.u16 %rs41, [%rd111];

	{ cvt.f32.f16 %f9, %rs40;}


	
	{ cvt.f32.f16 %f10, %rs41;}


	setp.leu.f32	%p23, %f9, %f10;
@%p23 bra BB14_33;

cvt.u64.u32	%rd114, %r29;
add.s64 %rd116, %rd35, %rd114;
ld.shared.u8 %rs42, [%rd116];
mov.u32 %r344, 1;
setp.ne.s16	%p24, %rs42, 0;
@%p24 bra BB14_34;

BB14_33:
cvt.u64.u32	%rd117, %r119;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs43, [%rd119];
setp.eq.s16	%p25, %rs43, 0;
selp.u32	%r344, 1, 0, %p25;

BB14_34:
bfe.u32 %r131, %r16, 2, 1;
setp.ne.s32	%p26, %r344, %r131;
@%p26 bra BB14_36;

mul.wide.u32 %rd120, %r29, 8;
add.s64 %rd122, %rd34, %rd120;
mul.wide.u32 %rd123, %r119, 8;
add.s64 %rd124, %rd34, %rd123;
cvt.u64.u32	%rd125, %r29;
ld.shared.u16 %rs44, [%rd113];
cvt.u64.u32	%rd129, %r119;
ld.shared.u16 %rs45, [%rd111];
st.shared.u16 [%rd113], %rs45;
st.shared.u16 [%rd111], %rs44;
ld.shared.u64 %rd132, [%rd122];
ld.shared.u64 %rd133, [%rd124];
st.shared.u64 [%rd122], %rd133;
st.shared.u64 [%rd124], %rd132;
add.s64 %rd135, %rd35, %rd125;
ld.shared.u8 %rs46, [%rd135];
add.s64 %rd136, %rd35, %rd129;
ld.shared.u8 %rs47, [%rd136];
st.shared.u8 [%rd135], %rs47;
st.shared.u8 [%rd136], %rs46;

BB14_36:
bar.sync 0;
ld.shared.u16 %rs48, [%rd65];
ld.shared.u16 %rs49, [%rd63];

	{ cvt.f32.f16 %f11, %rs48;}


	
	{ cvt.f32.f16 %f12, %rs49;}


	setp.leu.f32	%p27, %f11, %f12;
@%p27 bra BB14_38;

cvt.u64.u32	%rd142, %r23;
add.s64 %rd144, %rd35, %rd142;
ld.shared.u8 %rs50, [%rd144];
mov.u32 %r345, 1;
setp.ne.s16	%p28, %rs50, 0;
@%p28 bra BB14_39;

BB14_38:
cvt.u64.u32	%rd145, %r87;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs51, [%rd147];
setp.eq.s16	%p29, %rs51, 0;
selp.u32	%r345, 1, 0, %p29;

BB14_39:
bfe.u32 %r154, %r16, 2, 1;
setp.ne.s32	%p30, %r345, %r154;
@%p30 bra BB14_41;

cvt.u64.u32	%rd148, %r23;
ld.shared.u16 %rs52, [%rd65];
cvt.u64.u32	%rd152, %r87;
ld.shared.u16 %rs53, [%rd63];
st.shared.u16 [%rd65], %rs53;
st.shared.u16 [%rd63], %rs52;
mul.wide.u32 %rd155, %r23, 8;
add.s64 %rd157, %rd34, %rd155;
ld.shared.u64 %rd158, [%rd157];
mul.wide.u32 %rd159, %r87, 8;
add.s64 %rd160, %rd34, %rd159;
ld.shared.u64 %rd161, [%rd160];
st.shared.u64 [%rd157], %rd161;
st.shared.u64 [%rd160], %rd158;
add.s64 %rd163, %rd35, %rd148;
ld.shared.u8 %rs54, [%rd163];
add.s64 %rd164, %rd35, %rd152;
ld.shared.u8 %rs55, [%rd164];
st.shared.u8 [%rd163], %rs55;
st.shared.u8 [%rd164], %rs54;

BB14_41:
bar.sync 0;
ld.shared.u16 %rs56, [%rd43];
ld.shared.u16 %rs57, [%rd43+2];

	{ cvt.f32.f16 %f13, %rs56;}


	
	{ cvt.f32.f16 %f14, %rs57;}


	setp.leu.f32	%p31, %f13, %f14;
@%p31 bra BB14_43;

cvt.u64.u32	%rd168, %r18;
add.s64 %rd170, %rd35, %rd168;
ld.shared.u8 %rs58, [%rd170];
mov.u32 %r346, 1;
setp.ne.s16	%p32, %rs58, 0;
@%p32 bra BB14_44;

BB14_43:
cvt.u64.u32	%rd171, %r18;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs59, [%rd173+1];
setp.eq.s16	%p33, %rs59, 0;
selp.u32	%r346, 1, 0, %p33;

BB14_44:
bfe.u32 %r168, %r16, 2, 1;
setp.ne.s32	%p34, %r346, %r168;
@%p34 bra BB14_46;

cvt.u64.u32	%rd174, %r18;
ld.shared.u16 %rs60, [%rd43];
ld.shared.u16 %rs61, [%rd43+2];
st.shared.u16 [%rd43], %rs61;
st.shared.u16 [%rd43+2], %rs60;
mul.wide.u32 %rd178, %r18, 8;
add.s64 %rd180, %rd34, %rd178;
ld.shared.u64 %rd181, [%rd180];
ld.shared.u64 %rd182, [%rd180+8];
st.shared.u64 [%rd180], %rd182;
st.shared.u64 [%rd180+8], %rd181;
add.s64 %rd184, %rd35, %rd174;
ld.shared.u8 %rs62, [%rd184];
ld.shared.u8 %rs63, [%rd184+1];
st.shared.u8 [%rd184], %rs63;
st.shared.u8 [%rd184+1], %rs62;

BB14_46:
bar.sync 0;
and.b32 %r171, %r16, 7;
sub.s32 %r37, %r18, %r171;
add.s32 %r173, %r37, 8;
mul.wide.u32 %rd185, %r173, 2;
add.s64 %rd187, %rd32, %rd185;
mul.wide.u32 %rd188, %r37, 2;
add.s64 %rd189, %rd32, %rd188;
ld.shared.u16 %rs64, [%rd189];
ld.shared.u16 %rs65, [%rd187];

	{ cvt.f32.f16 %f15, %rs64;}


	
	{ cvt.f32.f16 %f16, %rs65;}


	setp.leu.f32	%p35, %f15, %f16;
@%p35 bra BB14_48;

cvt.u64.u32	%rd190, %r37;
add.s64 %rd192, %rd35, %rd190;
ld.shared.u8 %rs66, [%rd192];
mov.u32 %r347, 1;
setp.ne.s16	%p36, %rs66, 0;
@%p36 bra BB14_49;

BB14_48:
cvt.u64.u32	%rd193, %r173;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs67, [%rd195];
setp.eq.s16	%p37, %rs67, 0;
selp.u32	%r347, 1, 0, %p37;

BB14_49:
bfe.u32 %r185, %r16, 3, 1;
setp.ne.s32	%p38, %r347, %r185;
@%p38 bra BB14_51;

mul.wide.u32 %rd196, %r37, 8;
add.s64 %rd198, %rd34, %rd196;
mul.wide.u32 %rd199, %r173, 8;
add.s64 %rd200, %rd34, %rd199;
cvt.u64.u32	%rd201, %r37;
ld.shared.u16 %rs68, [%rd189];
cvt.u64.u32	%rd205, %r173;
ld.shared.u16 %rs69, [%rd187];
st.shared.u16 [%rd189], %rs69;
st.shared.u16 [%rd187], %rs68;
ld.shared.u64 %rd208, [%rd198];
ld.shared.u64 %rd209, [%rd200];
st.shared.u64 [%rd198], %rd209;
st.shared.u64 [%rd200], %rd208;
add.s64 %rd211, %rd35, %rd201;
ld.shared.u8 %rs70, [%rd211];
add.s64 %rd212, %rd35, %rd205;
ld.shared.u8 %rs71, [%rd212];
st.shared.u8 [%rd211], %rs71;
st.shared.u8 [%rd212], %rs70;

BB14_51:
bar.sync 0;
ld.shared.u16 %rs72, [%rd113];
ld.shared.u16 %rs73, [%rd111];

	{ cvt.f32.f16 %f17, %rs72;}


	
	{ cvt.f32.f16 %f18, %rs73;}


	setp.leu.f32	%p39, %f17, %f18;
@%p39 bra BB14_53;

cvt.u64.u32	%rd218, %r29;
add.s64 %rd220, %rd35, %rd218;
ld.shared.u8 %rs74, [%rd220];
mov.u32 %r348, 1;
setp.ne.s16	%p40, %rs74, 0;
@%p40 bra BB14_54;

BB14_53:
cvt.u64.u32	%rd221, %r119;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs75, [%rd223];
setp.eq.s16	%p41, %rs75, 0;
selp.u32	%r348, 1, 0, %p41;

BB14_54:
bfe.u32 %r208, %r16, 3, 1;
setp.ne.s32	%p42, %r348, %r208;
@%p42 bra BB14_56;

cvt.u64.u32	%rd224, %r29;
ld.shared.u16 %rs76, [%rd113];
cvt.u64.u32	%rd228, %r119;
ld.shared.u16 %rs77, [%rd111];
st.shared.u16 [%rd113], %rs77;
st.shared.u16 [%rd111], %rs76;
mul.wide.u32 %rd231, %r29, 8;
add.s64 %rd233, %rd34, %rd231;
ld.shared.u64 %rd234, [%rd233];
mul.wide.u32 %rd235, %r119, 8;
add.s64 %rd236, %rd34, %rd235;
ld.shared.u64 %rd237, [%rd236];
st.shared.u64 [%rd233], %rd237;
st.shared.u64 [%rd236], %rd234;
add.s64 %rd239, %rd35, %rd224;
ld.shared.u8 %rs78, [%rd239];
add.s64 %rd240, %rd35, %rd228;
ld.shared.u8 %rs79, [%rd240];
st.shared.u8 [%rd239], %rs79;
st.shared.u8 [%rd240], %rs78;

BB14_56:
bar.sync 0;
ld.shared.u16 %rs80, [%rd65];
ld.shared.u16 %rs81, [%rd63];

	{ cvt.f32.f16 %f19, %rs80;}


	
	{ cvt.f32.f16 %f20, %rs81;}


	setp.leu.f32	%p43, %f19, %f20;
@%p43 bra BB14_58;

cvt.u64.u32	%rd246, %r23;
add.s64 %rd248, %rd35, %rd246;
ld.shared.u8 %rs82, [%rd248];
mov.u32 %r349, 1;
setp.ne.s16	%p44, %rs82, 0;
@%p44 bra BB14_59;

BB14_58:
cvt.u64.u32	%rd249, %r87;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs83, [%rd251];
setp.eq.s16	%p45, %rs83, 0;
selp.u32	%r349, 1, 0, %p45;

BB14_59:
bfe.u32 %r230, %r16, 3, 1;
setp.ne.s32	%p46, %r349, %r230;
@%p46 bra BB14_61;

cvt.u64.u32	%rd252, %r23;
ld.shared.u16 %rs84, [%rd65];
cvt.u64.u32	%rd256, %r87;
ld.shared.u16 %rs85, [%rd63];
st.shared.u16 [%rd65], %rs85;
st.shared.u16 [%rd63], %rs84;
mul.wide.u32 %rd259, %r23, 8;
add.s64 %rd261, %rd34, %rd259;
ld.shared.u64 %rd262, [%rd261];
mul.wide.u32 %rd263, %r87, 8;
add.s64 %rd264, %rd34, %rd263;
ld.shared.u64 %rd265, [%rd264];
st.shared.u64 [%rd261], %rd265;
st.shared.u64 [%rd264], %rd262;
add.s64 %rd267, %rd35, %rd252;
ld.shared.u8 %rs86, [%rd267];
add.s64 %rd268, %rd35, %rd256;
ld.shared.u8 %rs87, [%rd268];
st.shared.u8 [%rd267], %rs87;
st.shared.u8 [%rd268], %rs86;

BB14_61:
bar.sync 0;
ld.shared.u16 %rs88, [%rd43];
ld.shared.u16 %rs89, [%rd43+2];

	{ cvt.f32.f16 %f21, %rs88;}


	
	{ cvt.f32.f16 %f22, %rs89;}


	setp.leu.f32	%p47, %f21, %f22;
@%p47 bra BB14_63;

cvt.u64.u32	%rd272, %r18;
add.s64 %rd274, %rd35, %rd272;
ld.shared.u8 %rs90, [%rd274];
mov.u32 %r350, 1;
setp.ne.s16	%p48, %rs90, 0;
@%p48 bra BB14_64;

BB14_63:
cvt.u64.u32	%rd275, %r18;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs91, [%rd277+1];
setp.eq.s16	%p49, %rs91, 0;
selp.u32	%r350, 1, 0, %p49;

BB14_64:
bfe.u32 %r244, %r16, 3, 1;
setp.ne.s32	%p50, %r350, %r244;
@%p50 bra BB14_66;

cvt.u64.u32	%rd278, %r18;
ld.shared.u16 %rs92, [%rd43];
ld.shared.u16 %rs93, [%rd43+2];
st.shared.u16 [%rd43], %rs93;
st.shared.u16 [%rd43+2], %rs92;
mul.wide.u32 %rd282, %r18, 8;
add.s64 %rd284, %rd34, %rd282;
ld.shared.u64 %rd285, [%rd284];
ld.shared.u64 %rd286, [%rd284+8];
st.shared.u64 [%rd284], %rd286;
st.shared.u64 [%rd284+8], %rd285;
add.s64 %rd288, %rd35, %rd278;
ld.shared.u8 %rs94, [%rd288];
ld.shared.u8 %rs95, [%rd288+1];
st.shared.u8 [%rd288], %rs95;
st.shared.u8 [%rd288+1], %rs94;

BB14_66:
bar.sync 0;
and.b32 %r247, %r16, 15;
sub.s32 %r248, %r18, %r247;
add.s32 %r249, %r248, 16;
mul.wide.u32 %rd289, %r249, 2;
add.s64 %rd291, %rd32, %rd289;
mul.wide.u32 %rd292, %r248, 2;
add.s64 %rd293, %rd32, %rd292;
ld.shared.u16 %rs96, [%rd293];
ld.shared.u16 %rs97, [%rd291];

	{ cvt.f32.f16 %f23, %rs96;}


	
	{ cvt.f32.f16 %f24, %rs97;}


	setp.leu.f32	%p51, %f23, %f24;
@%p51 bra BB14_68;

cvt.u64.u32	%rd294, %r248;
add.s64 %rd296, %rd35, %rd294;
ld.shared.u8 %rs98, [%rd296];
setp.ne.s16	%p52, %rs98, 0;
@%p52 bra BB14_70;

BB14_68:
cvt.u64.u32	%rd297, %r249;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs7, [%rd299];
setp.eq.s16	%p53, %rs7, 0;
@%p53 bra BB14_70;

cvt.u64.u32	%rd300, %r248;
ld.shared.u16 %rs99, [%rd293];
ld.shared.u16 %rs100, [%rd291];
st.shared.u16 [%rd293], %rs100;
st.shared.u16 [%rd291], %rs99;
mul.wide.u32 %rd307, %r248, 8;
add.s64 %rd309, %rd34, %rd307;
ld.shared.u64 %rd310, [%rd309];
mul.wide.u32 %rd311, %r249, 8;
add.s64 %rd312, %rd34, %rd311;
ld.shared.u64 %rd313, [%rd312];
st.shared.u64 [%rd309], %rd313;
st.shared.u64 [%rd312], %rd310;
add.s64 %rd315, %rd35, %rd300;
ld.shared.u8 %rs101, [%rd315];
st.shared.u8 [%rd315], %rs7;
st.shared.u8 [%rd299], %rs101;

BB14_70:
bar.sync 0;
ld.shared.u16 %rs102, [%rd189];
ld.shared.u16 %rs103, [%rd187];

	{ cvt.f32.f16 %f25, %rs102;}


	
	{ cvt.f32.f16 %f26, %rs103;}


	setp.leu.f32	%p54, %f25, %f26;
@%p54 bra BB14_72;

cvt.u64.u32	%rd322, %r37;
add.s64 %rd324, %rd35, %rd322;
ld.shared.u8 %rs104, [%rd324];
setp.ne.s16	%p55, %rs104, 0;
@%p55 bra BB14_74;

BB14_72:
cvt.u64.u32	%rd325, %r173;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs8, [%rd327];
setp.eq.s16	%p56, %rs8, 0;
@%p56 bra BB14_74;

cvt.u64.u32	%rd328, %r37;
ld.shared.u16 %rs105, [%rd189];
ld.shared.u16 %rs106, [%rd187];
st.shared.u16 [%rd189], %rs106;
st.shared.u16 [%rd187], %rs105;
mul.wide.u32 %rd335, %r37, 8;
add.s64 %rd337, %rd34, %rd335;
ld.shared.u64 %rd338, [%rd337];
mul.wide.u32 %rd339, %r173, 8;
add.s64 %rd340, %rd34, %rd339;
ld.shared.u64 %rd341, [%rd340];
st.shared.u64 [%rd337], %rd341;
st.shared.u64 [%rd340], %rd338;
add.s64 %rd343, %rd35, %rd328;
ld.shared.u8 %rs107, [%rd343];
st.shared.u8 [%rd343], %rs8;
st.shared.u8 [%rd327], %rs107;

BB14_74:
bar.sync 0;
ld.shared.u16 %rs108, [%rd113];
ld.shared.u16 %rs109, [%rd111];

	{ cvt.f32.f16 %f27, %rs108;}


	
	{ cvt.f32.f16 %f28, %rs109;}


	setp.leu.f32	%p57, %f27, %f28;
@%p57 bra BB14_76;

cvt.u64.u32	%rd350, %r29;
add.s64 %rd352, %rd35, %rd350;
ld.shared.u8 %rs110, [%rd352];
setp.ne.s16	%p58, %rs110, 0;
@%p58 bra BB14_78;

BB14_76:
cvt.u64.u32	%rd353, %r119;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs9, [%rd355];
setp.eq.s16	%p59, %rs9, 0;
@%p59 bra BB14_78;

cvt.u64.u32	%rd356, %r29;
ld.shared.u16 %rs111, [%rd113];
ld.shared.u16 %rs112, [%rd111];
st.shared.u16 [%rd113], %rs112;
st.shared.u16 [%rd111], %rs111;
mul.wide.u32 %rd363, %r29, 8;
add.s64 %rd365, %rd34, %rd363;
ld.shared.u64 %rd366, [%rd365];
mul.wide.u32 %rd367, %r119, 8;
add.s64 %rd368, %rd34, %rd367;
ld.shared.u64 %rd369, [%rd368];
st.shared.u64 [%rd365], %rd369;
st.shared.u64 [%rd368], %rd366;
add.s64 %rd371, %rd35, %rd356;
ld.shared.u8 %rs113, [%rd371];
st.shared.u8 [%rd371], %rs9;
st.shared.u8 [%rd355], %rs113;

BB14_78:
bar.sync 0;
ld.shared.u16 %rs114, [%rd65];
ld.shared.u16 %rs115, [%rd63];

	{ cvt.f32.f16 %f29, %rs114;}


	
	{ cvt.f32.f16 %f30, %rs115;}


	setp.leu.f32	%p60, %f29, %f30;
@%p60 bra BB14_80;

cvt.u64.u32	%rd378, %r23;
add.s64 %rd380, %rd35, %rd378;
ld.shared.u8 %rs116, [%rd380];
setp.ne.s16	%p61, %rs116, 0;
@%p61 bra BB14_82;

BB14_80:
cvt.u64.u32	%rd381, %r87;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs10, [%rd383];
setp.eq.s16	%p62, %rs10, 0;
@%p62 bra BB14_82;

cvt.u64.u32	%rd384, %r23;
ld.shared.u16 %rs117, [%rd65];
ld.shared.u16 %rs118, [%rd63];
st.shared.u16 [%rd65], %rs118;
st.shared.u16 [%rd63], %rs117;
mul.wide.u32 %rd391, %r23, 8;
add.s64 %rd393, %rd34, %rd391;
ld.shared.u64 %rd394, [%rd393];
mul.wide.u32 %rd395, %r87, 8;
add.s64 %rd396, %rd34, %rd395;
ld.shared.u64 %rd397, [%rd396];
st.shared.u64 [%rd393], %rd397;
st.shared.u64 [%rd396], %rd394;
add.s64 %rd399, %rd35, %rd384;
ld.shared.u8 %rs119, [%rd399];
st.shared.u8 [%rd399], %rs10;
st.shared.u8 [%rd383], %rs119;

BB14_82:
bar.sync 0;
ld.shared.u16 %rs120, [%rd43];
ld.shared.u16 %rs121, [%rd43+2];

	{ cvt.f32.f16 %f31, %rs120;}


	
	{ cvt.f32.f16 %f32, %rs121;}


	setp.leu.f32	%p63, %f31, %f32;
@%p63 bra BB14_84;

cvt.u64.u32	%rd404, %r18;
add.s64 %rd406, %rd35, %rd404;
ld.shared.u8 %rs122, [%rd406];
setp.ne.s16	%p64, %rs122, 0;
@%p64 bra BB14_86;

BB14_84:
cvt.u64.u32	%rd407, %r18;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs11, [%rd409+1];
setp.eq.s16	%p65, %rs11, 0;
@%p65 bra BB14_86;

ld.shared.u16 %rs123, [%rd43];
ld.shared.u16 %rs124, [%rd43+2];
st.shared.u16 [%rd43], %rs124;
st.shared.u16 [%rd43+2], %rs123;
mul.wide.u32 %rd414, %r18, 8;
add.s64 %rd416, %rd34, %rd414;
ld.shared.u64 %rd417, [%rd416];
ld.shared.u64 %rd418, [%rd416+8];
st.shared.u64 [%rd416], %rd418;
st.shared.u64 [%rd416+8], %rd417;
ld.shared.u8 %rs125, [%rd409];
st.shared.u8 [%rd409], %rs11;
st.shared.u8 [%rd409+1], %rs125;

BB14_86:
bar.sync 0;
@!%p1 bra BB14_88;
bra.uni BB14_87;

BB14_87:
ld.shared.u16 %rs126, [%rd12];
st.global.u16 [%rd9], %rs126;
ld.shared.u64 %rd427, [%rd13];
mad.lo.s32 %r331, %r16, %r51, %r15;
ld.local.u64 %rd428, [%rd2];
mul.wide.u32 %rd429, %r331, 8;
add.s64 %rd430, %rd428, %rd429;
st.u64 [%rd430], %rd427;

BB14_88:
@%p10 bra BB14_90;

ld.shared.u16 %rs127, [%rd12+32];
st.global.u16 [%rd15], %rs127;
ld.shared.u64 %rd437, [%rd13+128];
mad.lo.s32 %r336, %r17, %r51, %r15;
ld.local.u64 %rd438, [%rd2];
mul.wide.u32 %rd439, %r336, 8;
add.s64 %rd440, %rd438, %rd439;
st.u64 [%rd440], %rd437;

BB14_90:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot15[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<67>;
.reg .b16 %rs<130>;
.reg .f32 %f<33>;
.reg .b32 %r<351>;
.reg .b64 %rd<445>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[64];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd444, __local_depot15;
cvta.local.u64 %SP, %rd444;
ld.param.u32 %r48, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r49, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r50, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r51, [_Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd2, %rd18;
ld.param.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd3, %rd19;
mov.u32 %r337, 0;
mov.pred %p4, 0;
@%p4 bra BB15_2;

BB15_1:
mul.wide.s32 %rd20, %r337, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r337, %r337, 1;
setp.lt.u32	%p5, %r337, 27;
@%p5 bra BB15_1;

BB15_2:
mov.u32 %r53, %nctaid.y;
mov.u32 %r54, %ctaid.z;
mov.u32 %r55, %ctaid.y;
mad.lo.s32 %r56, %r53, %r54, %r55;
mov.u32 %r57, %nctaid.x;
mov.u32 %r58, %ctaid.x;
mad.lo.s32 %r339, %r56, %r57, %r58;
setp.ge.u32	%p6, %r339, %r48;
@%p6 bra BB15_90;

ld.param.u32 %r60, [%rd1+12];
ld.param.u32 %r61, [%rd1+112];
rem.u32 %r62, %r339, %r60;
mul.lo.s32 %r63, %r61, %r62;
div.u32 %r64, %r339, %r60;
ld.param.u32 %r65, [%rd1+108];
mad.lo.s32 %r4, %r65, %r64, %r63;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r338, %r5, -1;
mov.u32 %r340, 0;
setp.lt.s32	%p7, %r338, 1;
@%p7 bra BB15_6;

mul.wide.s32 %rd24, %r5, 4;
add.s64 %rd441, %rd2, %rd24;
mov.u32 %r340, 0;

BB15_5:
ld.local.u32 %r67, [%rd441+4];
rem.u32 %r68, %r339, %r67;
ld.local.u32 %r69, [%rd441+104];
mad.lo.s32 %r340, %r69, %r68, %r340;
div.u32 %r339, %r339, %r67;
add.s64 %rd441, %rd441, -4;
add.s32 %r338, %r338, -1;
setp.gt.s32	%p8, %r338, 0;
@%p8 bra BB15_5;

BB15_6:
ld.local.u32 %r70, [%rd2+108];
mad.lo.s32 %r15, %r70, %r339, %r340;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 16;
setp.lt.u32	%p1, %r16, %r49;
mad.lo.s32 %r71, %r16, %r50, %r4;
mul.wide.u32 %rd25, %r71, 2;
add.s64 %rd9, %rd3, %rd25;
@%p1 bra BB15_8;
bra.uni BB15_7;

BB15_8:
ld.global.u16 %rs128, [%rd9];
bra.uni BB15_9;

BB15_7:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs128, %f1;}



BB15_9:
mov.u64 %rd442, 0;
setp.ge.u32	%p9, %r16, %r49;
@%p9 bra BB15_11;

mad.lo.s32 %r72, %r16, %r51, %r15;
ld.local.u64 %rd27, [%rd2];
mul.wide.u32 %rd28, %r72, 8;
add.s64 %rd29, %rd27, %rd28;
ld.u64 %rd442, [%rd29];

BB15_11:
selp.u16	%rs13, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 2;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd12, %rd32, %rd31;
st.shared.u16 [%rd12], %rs128;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd13, %rd34, %rd33;
st.shared.u64 [%rd13], %rd442;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIN3c104HalfElLi2ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd14, %rd35, %rd30;
st.shared.u8 [%rd14], %rs13;
setp.lt.u32	%p2, %r17, %r49;
mad.lo.s32 %r73, %r17, %r50, %r4;
mul.wide.u32 %rd36, %r73, 2;
add.s64 %rd15, %rd3, %rd36;
@%p2 bra BB15_13;
bra.uni BB15_12;

BB15_13:
ld.global.u16 %rs129, [%rd15];
bra.uni BB15_14;

BB15_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs129, %f2;}



BB15_14:
mov.u64 %rd443, 0;
setp.ge.u32	%p10, %r17, %r49;
@%p10 bra BB15_16;

mad.lo.s32 %r74, %r17, %r51, %r15;
ld.local.u64 %rd38, [%rd2];
mul.wide.u32 %rd39, %r74, 8;
add.s64 %rd40, %rd38, %rd39;
ld.u64 %rd443, [%rd40];

BB15_16:
selp.u16	%rs15, 1, 0, %p2;
st.shared.u16 [%rd12+32], %rs129;
st.shared.u64 [%rd13+128], %rd443;
st.shared.u8 [%rd14+16], %rs15;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd41, %r18, 2;
add.s64 %rd43, %rd32, %rd41;
ld.shared.u16 %rs16, [%rd43];
ld.shared.u16 %rs17, [%rd43+2];

	{ cvt.f32.f16 %f3, %rs16;}


	
	{ cvt.f32.f16 %f4, %rs17;}


	setp.geu.f32	%p11, %f3, %f4;
@%p11 bra BB15_18;

cvt.u64.u32	%rd44, %r18;
add.s64 %rd46, %rd35, %rd44;
ld.shared.u8 %rs18, [%rd46];
mov.u32 %r341, 1;
setp.ne.s16	%p12, %rs18, 0;
@%p12 bra BB15_19;

BB15_18:
cvt.u64.u32	%rd47, %r18;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs19, [%rd49+1];
setp.eq.s16	%p13, %rs19, 0;
selp.u32	%r341, 1, 0, %p13;

BB15_19:
and.b32 %r81, %r16, 1;
setp.ne.s32	%p14, %r341, %r81;
@%p14 bra BB15_21;

mul.wide.u32 %rd50, %r18, 8;
add.s64 %rd52, %rd34, %rd50;
cvt.u64.u32	%rd53, %r18;
ld.shared.u16 %rs20, [%rd43];
ld.shared.u16 %rs21, [%rd43+2];
st.shared.u16 [%rd43], %rs21;
st.shared.u16 [%rd43+2], %rs20;
ld.shared.u64 %rd57, [%rd52];
ld.shared.u64 %rd58, [%rd52+8];
st.shared.u64 [%rd52], %rd58;
st.shared.u64 [%rd52+8], %rd57;
add.s64 %rd60, %rd35, %rd53;
ld.shared.u8 %rs22, [%rd60];
ld.shared.u8 %rs23, [%rd60+1];
st.shared.u8 [%rd60], %rs23;
st.shared.u8 [%rd60+1], %rs22;

BB15_21:
bar.sync 0;
sub.s32 %r23, %r18, %r81;
add.s32 %r87, %r23, 2;
mul.wide.u32 %rd61, %r87, 2;
add.s64 %rd63, %rd32, %rd61;
mul.wide.u32 %rd64, %r23, 2;
add.s64 %rd65, %rd32, %rd64;
ld.shared.u16 %rs24, [%rd65];
ld.shared.u16 %rs25, [%rd63];

	{ cvt.f32.f16 %f5, %rs24;}


	
	{ cvt.f32.f16 %f6, %rs25;}


	setp.geu.f32	%p15, %f5, %f6;
@%p15 bra BB15_23;

cvt.u64.u32	%rd66, %r23;
add.s64 %rd68, %rd35, %rd66;
ld.shared.u8 %rs26, [%rd68];
mov.u32 %r342, 1;
setp.ne.s16	%p16, %rs26, 0;
@%p16 bra BB15_24;

BB15_23:
cvt.u64.u32	%rd69, %r87;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs27, [%rd71];
setp.eq.s16	%p17, %rs27, 0;
selp.u32	%r342, 1, 0, %p17;

BB15_24:
bfe.u32 %r99, %r16, 1, 1;
setp.ne.s32	%p18, %r342, %r99;
@%p18 bra BB15_26;

mul.wide.u32 %rd72, %r23, 8;
add.s64 %rd74, %rd34, %rd72;
mul.wide.u32 %rd75, %r87, 8;
add.s64 %rd76, %rd34, %rd75;
cvt.u64.u32	%rd77, %r23;
ld.shared.u16 %rs28, [%rd65];
cvt.u64.u32	%rd81, %r87;
ld.shared.u16 %rs29, [%rd63];
st.shared.u16 [%rd65], %rs29;
st.shared.u16 [%rd63], %rs28;
ld.shared.u64 %rd84, [%rd74];
ld.shared.u64 %rd85, [%rd76];
st.shared.u64 [%rd74], %rd85;
st.shared.u64 [%rd76], %rd84;
add.s64 %rd87, %rd35, %rd77;
ld.shared.u8 %rs30, [%rd87];
add.s64 %rd88, %rd35, %rd81;
ld.shared.u8 %rs31, [%rd88];
st.shared.u8 [%rd87], %rs31;
st.shared.u8 [%rd88], %rs30;

BB15_26:
bar.sync 0;
ld.shared.u16 %rs32, [%rd43];
ld.shared.u16 %rs33, [%rd43+2];

	{ cvt.f32.f16 %f7, %rs32;}


	
	{ cvt.f32.f16 %f8, %rs33;}


	setp.geu.f32	%p19, %f7, %f8;
@%p19 bra BB15_28;

cvt.u64.u32	%rd92, %r18;
add.s64 %rd94, %rd35, %rd92;
ld.shared.u8 %rs34, [%rd94];
mov.u32 %r343, 1;
setp.ne.s16	%p20, %rs34, 0;
@%p20 bra BB15_29;

BB15_28:
cvt.u64.u32	%rd95, %r18;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs35, [%rd97+1];
setp.eq.s16	%p21, %rs35, 0;
selp.u32	%r343, 1, 0, %p21;

BB15_29:
bfe.u32 %r114, %r16, 1, 1;
setp.ne.s32	%p22, %r343, %r114;
@%p22 bra BB15_31;

cvt.u64.u32	%rd98, %r18;
ld.shared.u16 %rs36, [%rd43];
ld.shared.u16 %rs37, [%rd43+2];
st.shared.u16 [%rd43], %rs37;
st.shared.u16 [%rd43+2], %rs36;
mul.wide.u32 %rd102, %r18, 8;
add.s64 %rd104, %rd34, %rd102;
ld.shared.u64 %rd105, [%rd104];
ld.shared.u64 %rd106, [%rd104+8];
st.shared.u64 [%rd104], %rd106;
st.shared.u64 [%rd104+8], %rd105;
add.s64 %rd108, %rd35, %rd98;
ld.shared.u8 %rs38, [%rd108];
ld.shared.u8 %rs39, [%rd108+1];
st.shared.u8 [%rd108], %rs39;
st.shared.u8 [%rd108+1], %rs38;

BB15_31:
bar.sync 0;
and.b32 %r117, %r16, 3;
sub.s32 %r29, %r18, %r117;
add.s32 %r119, %r29, 4;
mul.wide.u32 %rd109, %r119, 2;
add.s64 %rd111, %rd32, %rd109;
mul.wide.u32 %rd112, %r29, 2;
add.s64 %rd113, %rd32, %rd112;
ld.shared.u16 %rs40, [%rd113];
ld.shared.u16 %rs41, [%rd111];

	{ cvt.f32.f16 %f9, %rs40;}


	
	{ cvt.f32.f16 %f10, %rs41;}


	setp.geu.f32	%p23, %f9, %f10;
@%p23 bra BB15_33;

cvt.u64.u32	%rd114, %r29;
add.s64 %rd116, %rd35, %rd114;
ld.shared.u8 %rs42, [%rd116];
mov.u32 %r344, 1;
setp.ne.s16	%p24, %rs42, 0;
@%p24 bra BB15_34;

BB15_33:
cvt.u64.u32	%rd117, %r119;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs43, [%rd119];
setp.eq.s16	%p25, %rs43, 0;
selp.u32	%r344, 1, 0, %p25;

BB15_34:
bfe.u32 %r131, %r16, 2, 1;
setp.ne.s32	%p26, %r344, %r131;
@%p26 bra BB15_36;

mul.wide.u32 %rd120, %r29, 8;
add.s64 %rd122, %rd34, %rd120;
mul.wide.u32 %rd123, %r119, 8;
add.s64 %rd124, %rd34, %rd123;
cvt.u64.u32	%rd125, %r29;
ld.shared.u16 %rs44, [%rd113];
cvt.u64.u32	%rd129, %r119;
ld.shared.u16 %rs45, [%rd111];
st.shared.u16 [%rd113], %rs45;
st.shared.u16 [%rd111], %rs44;
ld.shared.u64 %rd132, [%rd122];
ld.shared.u64 %rd133, [%rd124];
st.shared.u64 [%rd122], %rd133;
st.shared.u64 [%rd124], %rd132;
add.s64 %rd135, %rd35, %rd125;
ld.shared.u8 %rs46, [%rd135];
add.s64 %rd136, %rd35, %rd129;
ld.shared.u8 %rs47, [%rd136];
st.shared.u8 [%rd135], %rs47;
st.shared.u8 [%rd136], %rs46;

BB15_36:
bar.sync 0;
ld.shared.u16 %rs48, [%rd65];
ld.shared.u16 %rs49, [%rd63];

	{ cvt.f32.f16 %f11, %rs48;}


	
	{ cvt.f32.f16 %f12, %rs49;}


	setp.geu.f32	%p27, %f11, %f12;
@%p27 bra BB15_38;

cvt.u64.u32	%rd142, %r23;
add.s64 %rd144, %rd35, %rd142;
ld.shared.u8 %rs50, [%rd144];
mov.u32 %r345, 1;
setp.ne.s16	%p28, %rs50, 0;
@%p28 bra BB15_39;

BB15_38:
cvt.u64.u32	%rd145, %r87;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs51, [%rd147];
setp.eq.s16	%p29, %rs51, 0;
selp.u32	%r345, 1, 0, %p29;

BB15_39:
bfe.u32 %r154, %r16, 2, 1;
setp.ne.s32	%p30, %r345, %r154;
@%p30 bra BB15_41;

cvt.u64.u32	%rd148, %r23;
ld.shared.u16 %rs52, [%rd65];
cvt.u64.u32	%rd152, %r87;
ld.shared.u16 %rs53, [%rd63];
st.shared.u16 [%rd65], %rs53;
st.shared.u16 [%rd63], %rs52;
mul.wide.u32 %rd155, %r23, 8;
add.s64 %rd157, %rd34, %rd155;
ld.shared.u64 %rd158, [%rd157];
mul.wide.u32 %rd159, %r87, 8;
add.s64 %rd160, %rd34, %rd159;
ld.shared.u64 %rd161, [%rd160];
st.shared.u64 [%rd157], %rd161;
st.shared.u64 [%rd160], %rd158;
add.s64 %rd163, %rd35, %rd148;
ld.shared.u8 %rs54, [%rd163];
add.s64 %rd164, %rd35, %rd152;
ld.shared.u8 %rs55, [%rd164];
st.shared.u8 [%rd163], %rs55;
st.shared.u8 [%rd164], %rs54;

BB15_41:
bar.sync 0;
ld.shared.u16 %rs56, [%rd43];
ld.shared.u16 %rs57, [%rd43+2];

	{ cvt.f32.f16 %f13, %rs56;}


	
	{ cvt.f32.f16 %f14, %rs57;}


	setp.geu.f32	%p31, %f13, %f14;
@%p31 bra BB15_43;

cvt.u64.u32	%rd168, %r18;
add.s64 %rd170, %rd35, %rd168;
ld.shared.u8 %rs58, [%rd170];
mov.u32 %r346, 1;
setp.ne.s16	%p32, %rs58, 0;
@%p32 bra BB15_44;

BB15_43:
cvt.u64.u32	%rd171, %r18;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs59, [%rd173+1];
setp.eq.s16	%p33, %rs59, 0;
selp.u32	%r346, 1, 0, %p33;

BB15_44:
bfe.u32 %r168, %r16, 2, 1;
setp.ne.s32	%p34, %r346, %r168;
@%p34 bra BB15_46;

cvt.u64.u32	%rd174, %r18;
ld.shared.u16 %rs60, [%rd43];
ld.shared.u16 %rs61, [%rd43+2];
st.shared.u16 [%rd43], %rs61;
st.shared.u16 [%rd43+2], %rs60;
mul.wide.u32 %rd178, %r18, 8;
add.s64 %rd180, %rd34, %rd178;
ld.shared.u64 %rd181, [%rd180];
ld.shared.u64 %rd182, [%rd180+8];
st.shared.u64 [%rd180], %rd182;
st.shared.u64 [%rd180+8], %rd181;
add.s64 %rd184, %rd35, %rd174;
ld.shared.u8 %rs62, [%rd184];
ld.shared.u8 %rs63, [%rd184+1];
st.shared.u8 [%rd184], %rs63;
st.shared.u8 [%rd184+1], %rs62;

BB15_46:
bar.sync 0;
and.b32 %r171, %r16, 7;
sub.s32 %r37, %r18, %r171;
add.s32 %r173, %r37, 8;
mul.wide.u32 %rd185, %r173, 2;
add.s64 %rd187, %rd32, %rd185;
mul.wide.u32 %rd188, %r37, 2;
add.s64 %rd189, %rd32, %rd188;
ld.shared.u16 %rs64, [%rd189];
ld.shared.u16 %rs65, [%rd187];

	{ cvt.f32.f16 %f15, %rs64;}


	
	{ cvt.f32.f16 %f16, %rs65;}


	setp.geu.f32	%p35, %f15, %f16;
@%p35 bra BB15_48;

cvt.u64.u32	%rd190, %r37;
add.s64 %rd192, %rd35, %rd190;
ld.shared.u8 %rs66, [%rd192];
mov.u32 %r347, 1;
setp.ne.s16	%p36, %rs66, 0;
@%p36 bra BB15_49;

BB15_48:
cvt.u64.u32	%rd193, %r173;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs67, [%rd195];
setp.eq.s16	%p37, %rs67, 0;
selp.u32	%r347, 1, 0, %p37;

BB15_49:
bfe.u32 %r185, %r16, 3, 1;
setp.ne.s32	%p38, %r347, %r185;
@%p38 bra BB15_51;

mul.wide.u32 %rd196, %r37, 8;
add.s64 %rd198, %rd34, %rd196;
mul.wide.u32 %rd199, %r173, 8;
add.s64 %rd200, %rd34, %rd199;
cvt.u64.u32	%rd201, %r37;
ld.shared.u16 %rs68, [%rd189];
cvt.u64.u32	%rd205, %r173;
ld.shared.u16 %rs69, [%rd187];
st.shared.u16 [%rd189], %rs69;
st.shared.u16 [%rd187], %rs68;
ld.shared.u64 %rd208, [%rd198];
ld.shared.u64 %rd209, [%rd200];
st.shared.u64 [%rd198], %rd209;
st.shared.u64 [%rd200], %rd208;
add.s64 %rd211, %rd35, %rd201;
ld.shared.u8 %rs70, [%rd211];
add.s64 %rd212, %rd35, %rd205;
ld.shared.u8 %rs71, [%rd212];
st.shared.u8 [%rd211], %rs71;
st.shared.u8 [%rd212], %rs70;

BB15_51:
bar.sync 0;
ld.shared.u16 %rs72, [%rd113];
ld.shared.u16 %rs73, [%rd111];

	{ cvt.f32.f16 %f17, %rs72;}


	
	{ cvt.f32.f16 %f18, %rs73;}


	setp.geu.f32	%p39, %f17, %f18;
@%p39 bra BB15_53;

cvt.u64.u32	%rd218, %r29;
add.s64 %rd220, %rd35, %rd218;
ld.shared.u8 %rs74, [%rd220];
mov.u32 %r348, 1;
setp.ne.s16	%p40, %rs74, 0;
@%p40 bra BB15_54;

BB15_53:
cvt.u64.u32	%rd221, %r119;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs75, [%rd223];
setp.eq.s16	%p41, %rs75, 0;
selp.u32	%r348, 1, 0, %p41;

BB15_54:
bfe.u32 %r208, %r16, 3, 1;
setp.ne.s32	%p42, %r348, %r208;
@%p42 bra BB15_56;

cvt.u64.u32	%rd224, %r29;
ld.shared.u16 %rs76, [%rd113];
cvt.u64.u32	%rd228, %r119;
ld.shared.u16 %rs77, [%rd111];
st.shared.u16 [%rd113], %rs77;
st.shared.u16 [%rd111], %rs76;
mul.wide.u32 %rd231, %r29, 8;
add.s64 %rd233, %rd34, %rd231;
ld.shared.u64 %rd234, [%rd233];
mul.wide.u32 %rd235, %r119, 8;
add.s64 %rd236, %rd34, %rd235;
ld.shared.u64 %rd237, [%rd236];
st.shared.u64 [%rd233], %rd237;
st.shared.u64 [%rd236], %rd234;
add.s64 %rd239, %rd35, %rd224;
ld.shared.u8 %rs78, [%rd239];
add.s64 %rd240, %rd35, %rd228;
ld.shared.u8 %rs79, [%rd240];
st.shared.u8 [%rd239], %rs79;
st.shared.u8 [%rd240], %rs78;

BB15_56:
bar.sync 0;
ld.shared.u16 %rs80, [%rd65];
ld.shared.u16 %rs81, [%rd63];

	{ cvt.f32.f16 %f19, %rs80;}


	
	{ cvt.f32.f16 %f20, %rs81;}


	setp.geu.f32	%p43, %f19, %f20;
@%p43 bra BB15_58;

cvt.u64.u32	%rd246, %r23;
add.s64 %rd248, %rd35, %rd246;
ld.shared.u8 %rs82, [%rd248];
mov.u32 %r349, 1;
setp.ne.s16	%p44, %rs82, 0;
@%p44 bra BB15_59;

BB15_58:
cvt.u64.u32	%rd249, %r87;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs83, [%rd251];
setp.eq.s16	%p45, %rs83, 0;
selp.u32	%r349, 1, 0, %p45;

BB15_59:
bfe.u32 %r230, %r16, 3, 1;
setp.ne.s32	%p46, %r349, %r230;
@%p46 bra BB15_61;

cvt.u64.u32	%rd252, %r23;
ld.shared.u16 %rs84, [%rd65];
cvt.u64.u32	%rd256, %r87;
ld.shared.u16 %rs85, [%rd63];
st.shared.u16 [%rd65], %rs85;
st.shared.u16 [%rd63], %rs84;
mul.wide.u32 %rd259, %r23, 8;
add.s64 %rd261, %rd34, %rd259;
ld.shared.u64 %rd262, [%rd261];
mul.wide.u32 %rd263, %r87, 8;
add.s64 %rd264, %rd34, %rd263;
ld.shared.u64 %rd265, [%rd264];
st.shared.u64 [%rd261], %rd265;
st.shared.u64 [%rd264], %rd262;
add.s64 %rd267, %rd35, %rd252;
ld.shared.u8 %rs86, [%rd267];
add.s64 %rd268, %rd35, %rd256;
ld.shared.u8 %rs87, [%rd268];
st.shared.u8 [%rd267], %rs87;
st.shared.u8 [%rd268], %rs86;

BB15_61:
bar.sync 0;
ld.shared.u16 %rs88, [%rd43];
ld.shared.u16 %rs89, [%rd43+2];

	{ cvt.f32.f16 %f21, %rs88;}


	
	{ cvt.f32.f16 %f22, %rs89;}


	setp.geu.f32	%p47, %f21, %f22;
@%p47 bra BB15_63;

cvt.u64.u32	%rd272, %r18;
add.s64 %rd274, %rd35, %rd272;
ld.shared.u8 %rs90, [%rd274];
mov.u32 %r350, 1;
setp.ne.s16	%p48, %rs90, 0;
@%p48 bra BB15_64;

BB15_63:
cvt.u64.u32	%rd275, %r18;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs91, [%rd277+1];
setp.eq.s16	%p49, %rs91, 0;
selp.u32	%r350, 1, 0, %p49;

BB15_64:
bfe.u32 %r244, %r16, 3, 1;
setp.ne.s32	%p50, %r350, %r244;
@%p50 bra BB15_66;

cvt.u64.u32	%rd278, %r18;
ld.shared.u16 %rs92, [%rd43];
ld.shared.u16 %rs93, [%rd43+2];
st.shared.u16 [%rd43], %rs93;
st.shared.u16 [%rd43+2], %rs92;
mul.wide.u32 %rd282, %r18, 8;
add.s64 %rd284, %rd34, %rd282;
ld.shared.u64 %rd285, [%rd284];
ld.shared.u64 %rd286, [%rd284+8];
st.shared.u64 [%rd284], %rd286;
st.shared.u64 [%rd284+8], %rd285;
add.s64 %rd288, %rd35, %rd278;
ld.shared.u8 %rs94, [%rd288];
ld.shared.u8 %rs95, [%rd288+1];
st.shared.u8 [%rd288], %rs95;
st.shared.u8 [%rd288+1], %rs94;

BB15_66:
bar.sync 0;
and.b32 %r247, %r16, 15;
sub.s32 %r248, %r18, %r247;
add.s32 %r249, %r248, 16;
mul.wide.u32 %rd289, %r249, 2;
add.s64 %rd291, %rd32, %rd289;
mul.wide.u32 %rd292, %r248, 2;
add.s64 %rd293, %rd32, %rd292;
ld.shared.u16 %rs96, [%rd293];
ld.shared.u16 %rs97, [%rd291];

	{ cvt.f32.f16 %f23, %rs96;}


	
	{ cvt.f32.f16 %f24, %rs97;}


	setp.geu.f32	%p51, %f23, %f24;
@%p51 bra BB15_68;

cvt.u64.u32	%rd294, %r248;
add.s64 %rd296, %rd35, %rd294;
ld.shared.u8 %rs98, [%rd296];
setp.ne.s16	%p52, %rs98, 0;
@%p52 bra BB15_70;

BB15_68:
cvt.u64.u32	%rd297, %r249;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs7, [%rd299];
setp.eq.s16	%p53, %rs7, 0;
@%p53 bra BB15_70;

cvt.u64.u32	%rd300, %r248;
ld.shared.u16 %rs99, [%rd293];
ld.shared.u16 %rs100, [%rd291];
st.shared.u16 [%rd293], %rs100;
st.shared.u16 [%rd291], %rs99;
mul.wide.u32 %rd307, %r248, 8;
add.s64 %rd309, %rd34, %rd307;
ld.shared.u64 %rd310, [%rd309];
mul.wide.u32 %rd311, %r249, 8;
add.s64 %rd312, %rd34, %rd311;
ld.shared.u64 %rd313, [%rd312];
st.shared.u64 [%rd309], %rd313;
st.shared.u64 [%rd312], %rd310;
add.s64 %rd315, %rd35, %rd300;
ld.shared.u8 %rs101, [%rd315];
st.shared.u8 [%rd315], %rs7;
st.shared.u8 [%rd299], %rs101;

BB15_70:
bar.sync 0;
ld.shared.u16 %rs102, [%rd189];
ld.shared.u16 %rs103, [%rd187];

	{ cvt.f32.f16 %f25, %rs102;}


	
	{ cvt.f32.f16 %f26, %rs103;}


	setp.geu.f32	%p54, %f25, %f26;
@%p54 bra BB15_72;

cvt.u64.u32	%rd322, %r37;
add.s64 %rd324, %rd35, %rd322;
ld.shared.u8 %rs104, [%rd324];
setp.ne.s16	%p55, %rs104, 0;
@%p55 bra BB15_74;

BB15_72:
cvt.u64.u32	%rd325, %r173;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs8, [%rd327];
setp.eq.s16	%p56, %rs8, 0;
@%p56 bra BB15_74;

cvt.u64.u32	%rd328, %r37;
ld.shared.u16 %rs105, [%rd189];
ld.shared.u16 %rs106, [%rd187];
st.shared.u16 [%rd189], %rs106;
st.shared.u16 [%rd187], %rs105;
mul.wide.u32 %rd335, %r37, 8;
add.s64 %rd337, %rd34, %rd335;
ld.shared.u64 %rd338, [%rd337];
mul.wide.u32 %rd339, %r173, 8;
add.s64 %rd340, %rd34, %rd339;
ld.shared.u64 %rd341, [%rd340];
st.shared.u64 [%rd337], %rd341;
st.shared.u64 [%rd340], %rd338;
add.s64 %rd343, %rd35, %rd328;
ld.shared.u8 %rs107, [%rd343];
st.shared.u8 [%rd343], %rs8;
st.shared.u8 [%rd327], %rs107;

BB15_74:
bar.sync 0;
ld.shared.u16 %rs108, [%rd113];
ld.shared.u16 %rs109, [%rd111];

	{ cvt.f32.f16 %f27, %rs108;}


	
	{ cvt.f32.f16 %f28, %rs109;}


	setp.geu.f32	%p57, %f27, %f28;
@%p57 bra BB15_76;

cvt.u64.u32	%rd350, %r29;
add.s64 %rd352, %rd35, %rd350;
ld.shared.u8 %rs110, [%rd352];
setp.ne.s16	%p58, %rs110, 0;
@%p58 bra BB15_78;

BB15_76:
cvt.u64.u32	%rd353, %r119;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs9, [%rd355];
setp.eq.s16	%p59, %rs9, 0;
@%p59 bra BB15_78;

cvt.u64.u32	%rd356, %r29;
ld.shared.u16 %rs111, [%rd113];
ld.shared.u16 %rs112, [%rd111];
st.shared.u16 [%rd113], %rs112;
st.shared.u16 [%rd111], %rs111;
mul.wide.u32 %rd363, %r29, 8;
add.s64 %rd365, %rd34, %rd363;
ld.shared.u64 %rd366, [%rd365];
mul.wide.u32 %rd367, %r119, 8;
add.s64 %rd368, %rd34, %rd367;
ld.shared.u64 %rd369, [%rd368];
st.shared.u64 [%rd365], %rd369;
st.shared.u64 [%rd368], %rd366;
add.s64 %rd371, %rd35, %rd356;
ld.shared.u8 %rs113, [%rd371];
st.shared.u8 [%rd371], %rs9;
st.shared.u8 [%rd355], %rs113;

BB15_78:
bar.sync 0;
ld.shared.u16 %rs114, [%rd65];
ld.shared.u16 %rs115, [%rd63];

	{ cvt.f32.f16 %f29, %rs114;}


	
	{ cvt.f32.f16 %f30, %rs115;}


	setp.geu.f32	%p60, %f29, %f30;
@%p60 bra BB15_80;

cvt.u64.u32	%rd378, %r23;
add.s64 %rd380, %rd35, %rd378;
ld.shared.u8 %rs116, [%rd380];
setp.ne.s16	%p61, %rs116, 0;
@%p61 bra BB15_82;

BB15_80:
cvt.u64.u32	%rd381, %r87;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs10, [%rd383];
setp.eq.s16	%p62, %rs10, 0;
@%p62 bra BB15_82;

cvt.u64.u32	%rd384, %r23;
ld.shared.u16 %rs117, [%rd65];
ld.shared.u16 %rs118, [%rd63];
st.shared.u16 [%rd65], %rs118;
st.shared.u16 [%rd63], %rs117;
mul.wide.u32 %rd391, %r23, 8;
add.s64 %rd393, %rd34, %rd391;
ld.shared.u64 %rd394, [%rd393];
mul.wide.u32 %rd395, %r87, 8;
add.s64 %rd396, %rd34, %rd395;
ld.shared.u64 %rd397, [%rd396];
st.shared.u64 [%rd393], %rd397;
st.shared.u64 [%rd396], %rd394;
add.s64 %rd399, %rd35, %rd384;
ld.shared.u8 %rs119, [%rd399];
st.shared.u8 [%rd399], %rs10;
st.shared.u8 [%rd383], %rs119;

BB15_82:
bar.sync 0;
ld.shared.u16 %rs120, [%rd43];
ld.shared.u16 %rs121, [%rd43+2];

	{ cvt.f32.f16 %f31, %rs120;}


	
	{ cvt.f32.f16 %f32, %rs121;}


	setp.geu.f32	%p63, %f31, %f32;
@%p63 bra BB15_84;

cvt.u64.u32	%rd404, %r18;
add.s64 %rd406, %rd35, %rd404;
ld.shared.u8 %rs122, [%rd406];
setp.ne.s16	%p64, %rs122, 0;
@%p64 bra BB15_86;

BB15_84:
cvt.u64.u32	%rd407, %r18;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs11, [%rd409+1];
setp.eq.s16	%p65, %rs11, 0;
@%p65 bra BB15_86;

ld.shared.u16 %rs123, [%rd43];
ld.shared.u16 %rs124, [%rd43+2];
st.shared.u16 [%rd43], %rs124;
st.shared.u16 [%rd43+2], %rs123;
mul.wide.u32 %rd414, %r18, 8;
add.s64 %rd416, %rd34, %rd414;
ld.shared.u64 %rd417, [%rd416];
ld.shared.u64 %rd418, [%rd416+8];
st.shared.u64 [%rd416], %rd418;
st.shared.u64 [%rd416+8], %rd417;
ld.shared.u8 %rs125, [%rd409];
st.shared.u8 [%rd409], %rs11;
st.shared.u8 [%rd409+1], %rs125;

BB15_86:
bar.sync 0;
@!%p1 bra BB15_88;
bra.uni BB15_87;

BB15_87:
ld.shared.u16 %rs126, [%rd12];
st.global.u16 [%rd9], %rs126;
ld.shared.u64 %rd427, [%rd13];
mad.lo.s32 %r331, %r16, %r51, %r15;
ld.local.u64 %rd428, [%rd2];
mul.wide.u32 %rd429, %r331, 8;
add.s64 %rd430, %rd428, %rd429;
st.u64 [%rd430], %rd427;

BB15_88:
@%p10 bra BB15_90;

ld.shared.u16 %rs127, [%rd12+32];
st.global.u16 [%rd15], %rs127;
ld.shared.u64 %rd437, [%rd13+128];
mad.lo.s32 %r336, %r17, %r51, %r15;
ld.local.u64 %rd438, [%rd2];
mul.wide.u32 %rd439, %r336, 8;
add.s64 %rd440, %rd438, %rd439;
st.u64 [%rd440], %rd437;

BB15_90:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot16[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<217>;
.reg .b16 %rs<420>;
.reg .f32 %f<107>;
.reg .b32 %r<914>;
.reg .b64 %rd<1372>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[4096];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1371, __local_depot16;
cvta.local.u64 %SP, %rd1371;
ld.param.u32 %r129, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r130, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r131, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r132, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd74, %SP, 0;
cvta.to.local.u64 %rd2, %rd74;
add.u64 %rd75, %SP, 216;
cvta.to.local.u64 %rd3, %rd75;
mov.u32 %r851, 0;
mov.pred %p4, 0;
@%p4 bra BB16_2;

BB16_1:
mul.wide.s32 %rd76, %r851, 8;
add.s64 %rd77, %rd4, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd2, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r851, %r851, 1;
setp.lt.u32	%p5, %r851, 27;
@%p5 bra BB16_1;

BB16_2:
mov.u32 %r852, 0;
@%p4 bra BB16_4;

BB16_3:
mul.wide.s32 %rd80, %r852, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd3, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r852, %r852, 1;
setp.lt.u32	%p7, %r852, 27;
@%p7 bra BB16_3;

BB16_4:
mov.u32 %r135, %nctaid.y;
mov.u32 %r136, %ctaid.z;
mov.u32 %r137, %ctaid.y;
mad.lo.s32 %r138, %r135, %r136, %r137;
mov.u32 %r139, %nctaid.x;
mov.u32 %r140, %ctaid.x;
mad.lo.s32 %r5, %r138, %r139, %r140;
setp.ge.u32	%p8, %r5, %r129;
@%p8 bra BB16_278;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r853, %r6, -1;
mov.u32 %r141, 0;
setp.lt.s32	%p9, %r853, 1;
mov.u32 %r862, %r5;
mov.u32 %r869, %r141;
@%p9 bra BB16_8;

mul.wide.s32 %rd84, %r6, 4;
add.s64 %rd1367, %rd2, %rd84;
mov.u32 %r870, 0;
mov.u32 %r863, %r5;

BB16_7:
ld.local.u32 %r143, [%rd1367+4];
rem.u32 %r144, %r863, %r143;
ld.local.u32 %r145, [%rd1367+104];
mad.lo.s32 %r870, %r145, %r144, %r870;
div.u32 %r863, %r863, %r143;
add.s64 %rd1367, %rd1367, -4;
add.s32 %r853, %r853, -1;
setp.gt.s32	%p10, %r853, 0;
mov.u32 %r858, %r863;
mov.u32 %r862, %r858;
mov.u32 %r864, %r870;
mov.u32 %r869, %r864;
@%p10 bra BB16_7;

BB16_8:
mov.u32 %r15, %r869;
mov.u32 %r14, %r862;
ld.local.u32 %r147, [%rd2+108];
mad.lo.s32 %r16, %r147, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r854, %r17, -1;
setp.lt.s32	%p11, %r854, 1;
mov.u32 %r860, %r5;
mov.u32 %r867, %r141;
@%p11 bra BB16_11;

mul.wide.s32 %rd85, %r17, 4;
add.s64 %rd1368, %rd3, %rd85;
mov.u32 %r868, 0;
mov.u32 %r861, %r5;

BB16_10:
ld.local.u32 %r149, [%rd1368+4];
rem.u32 %r150, %r861, %r149;
ld.local.u32 %r151, [%rd1368+104];
mad.lo.s32 %r868, %r151, %r150, %r868;
div.u32 %r861, %r861, %r149;
add.s64 %rd1368, %rd1368, -4;
add.s32 %r854, %r854, -1;
setp.gt.s32	%p12, %r854, 0;
mov.u32 %r860, %r861;
mov.u32 %r867, %r868;
@%p12 bra BB16_10;

BB16_11:
ld.local.u32 %r152, [%rd3+108];
mad.lo.s32 %r27, %r152, %r860, %r867;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 1024;
setp.lt.u32	%p1, %r28, %r130;
@%p1 bra BB16_13;
bra.uni BB16_12;

BB16_13:
mad.lo.s32 %r153, %r28, %r131, %r16;
ld.local.u64 %rd86, [%rd2];
mul.wide.u32 %rd87, %r153, 2;
add.s64 %rd88, %rd86, %rd87;
ld.u16 %rs418, [%rd88];
bra.uni BB16_14;

BB16_12:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs418, %f1;}



BB16_14:
mov.u64 %rd1369, 0;
setp.ge.u32	%p13, %r28, %r130;
@%p13 bra BB16_16;

mad.lo.s32 %r154, %r28, %r132, %r27;
ld.local.u64 %rd90, [%rd3];
mul.wide.u32 %rd91, %r154, 8;
add.s64 %rd92, %rd90, %rd91;
ld.u64 %rd1369, [%rd92];

BB16_16:
selp.u16	%rs19, 1, 0, %p1;
cvt.s64.s32	%rd93, %r28;
mul.wide.s32 %rd94, %r28, 2;
mov.u64 %rd95, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd95, %rd94;
st.shared.u16 [%rd16], %rs418;
mul.wide.s32 %rd96, %r28, 8;
mov.u64 %rd97, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd97, %rd96;
st.shared.u64 [%rd17], %rd1369;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd98, %rd93;
st.shared.u8 [%rd18], %rs19;
setp.lt.u32	%p2, %r29, %r130;
@%p2 bra BB16_18;
bra.uni BB16_17;

BB16_18:
mad.lo.s32 %r155, %r29, %r131, %r16;
ld.local.u64 %rd99, [%rd2];
mul.wide.u32 %rd100, %r155, 2;
add.s64 %rd101, %rd99, %rd100;
ld.u16 %rs419, [%rd101];
bra.uni BB16_19;

BB16_17:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs419, %f2;}



BB16_19:
mov.u64 %rd1370, 0;
setp.ge.u32	%p14, %r29, %r130;
@%p14 bra BB16_21;

mad.lo.s32 %r156, %r29, %r132, %r27;
ld.local.u64 %rd103, [%rd3];
mul.wide.u32 %rd104, %r156, 8;
add.s64 %rd105, %rd103, %rd104;
ld.u64 %rd1370, [%rd105];

BB16_21:
selp.u16	%rs21, 1, 0, %p2;
st.shared.u16 [%rd16+2048], %rs419;
st.shared.u64 [%rd17+8192], %rd1370;
st.shared.u8 [%rd18+1024], %rs21;
bar.sync 0;
shl.b32 %r30, %r28, 1;
cvt.u64.u32	%rd24, %r30;
mul.wide.u32 %rd106, %r30, 2;
add.s64 %rd23, %rd95, %rd106;
ld.shared.u16 %rs22, [%rd23];
ld.shared.u16 %rs23, [%rd23+2];

	{ cvt.f32.f16 %f3, %rs22;}


	
	{ cvt.f32.f16 %f4, %rs23;}


	add.s64 %rd25, %rd98, %rd24;
setp.leu.f32	%p15, %f3, %f4;
@%p15 bra BB16_23;

ld.shared.u8 %rs24, [%rd25];
mov.u32 %r871, 1;
setp.ne.s16	%p16, %rs24, 0;
@%p16 bra BB16_24;

BB16_23:
ld.shared.u8 %rs25, [%rd25+1];
setp.eq.s16	%p17, %rs25, 0;
selp.u32	%r871, 1, 0, %p17;

BB16_24:
and.b32 %r158, %r28, 1;
setp.ne.s32	%p18, %r871, %r158;
@%p18 bra BB16_26;

shl.b64 %rd109, %rd24, 3;
add.s64 %rd111, %rd97, %rd109;
ld.shared.u16 %rs26, [%rd23];
ld.shared.u16 %rs27, [%rd23+2];
st.shared.u16 [%rd23], %rs27;
st.shared.u16 [%rd23+2], %rs26;
ld.shared.u64 %rd112, [%rd111];
ld.shared.u64 %rd113, [%rd111+8];
st.shared.u64 [%rd111], %rd113;
st.shared.u64 [%rd111+8], %rd112;
ld.shared.u8 %rs28, [%rd25];
ld.shared.u8 %rs29, [%rd25+1];
st.shared.u8 [%rd25], %rs29;
st.shared.u8 [%rd25+1], %rs28;

BB16_26:
bar.sync 0;
sub.s32 %r160, %r30, %r158;
add.s32 %r161, %r160, 2;
mul.wide.u32 %rd114, %r161, 2;
add.s64 %rd116, %rd95, %rd114;
mul.wide.u32 %rd117, %r160, 2;
add.s64 %rd118, %rd95, %rd117;
ld.shared.u16 %rs30, [%rd118];
ld.shared.u16 %rs31, [%rd116];

	{ cvt.f32.f16 %f5, %rs30;}


	
	{ cvt.f32.f16 %f6, %rs31;}


	setp.leu.f32	%p19, %f5, %f6;
@%p19 bra BB16_28;

cvt.u64.u32	%rd119, %r160;
add.s64 %rd121, %rd98, %rd119;
ld.shared.u8 %rs32, [%rd121];
mov.u32 %r872, 1;
setp.ne.s16	%p20, %rs32, 0;
@%p20 bra BB16_29;

BB16_28:
cvt.u64.u32	%rd122, %r161;
add.s64 %rd124, %rd98, %rd122;
ld.shared.u8 %rs33, [%rd124];
setp.eq.s16	%p21, %rs33, 0;
selp.u32	%r872, 1, 0, %p21;

BB16_29:
bfe.u32 %r170, %r28, 1, 1;
setp.ne.s32	%p22, %r872, %r170;
@%p22 bra BB16_31;

mul.wide.u32 %rd125, %r160, 8;
add.s64 %rd127, %rd97, %rd125;
mul.wide.u32 %rd128, %r161, 8;
add.s64 %rd129, %rd97, %rd128;
cvt.u64.u32	%rd130, %r160;
ld.shared.u16 %rs34, [%rd118];
cvt.u64.u32	%rd134, %r161;
ld.shared.u16 %rs35, [%rd116];
st.shared.u16 [%rd118], %rs35;
st.shared.u16 [%rd116], %rs34;
ld.shared.u64 %rd137, [%rd127];
ld.shared.u64 %rd138, [%rd129];
st.shared.u64 [%rd127], %rd138;
st.shared.u64 [%rd129], %rd137;
add.s64 %rd140, %rd98, %rd130;
ld.shared.u8 %rs36, [%rd140];
add.s64 %rd141, %rd98, %rd134;
ld.shared.u8 %rs37, [%rd141];
st.shared.u8 [%rd140], %rs37;
st.shared.u8 [%rd141], %rs36;

BB16_31:
bar.sync 0;
ld.shared.u16 %rs38, [%rd23];
ld.shared.u16 %rs39, [%rd23+2];

	{ cvt.f32.f16 %f7, %rs38;}


	
	{ cvt.f32.f16 %f8, %rs39;}


	setp.leu.f32	%p23, %f7, %f8;
@%p23 bra BB16_33;

ld.shared.u8 %rs40, [%rd25];
mov.u32 %r873, 1;
setp.ne.s16	%p24, %rs40, 0;
@%p24 bra BB16_34;

BB16_33:
ld.shared.u8 %rs41, [%rd25+1];
setp.eq.s16	%p25, %rs41, 0;
selp.u32	%r873, 1, 0, %p25;

BB16_34:
bfe.u32 %r181, %r28, 1, 1;
setp.ne.s32	%p26, %r873, %r181;
@%p26 bra BB16_36;

ld.shared.u16 %rs42, [%rd23];
ld.shared.u16 %rs43, [%rd23+2];
st.shared.u16 [%rd23], %rs43;
st.shared.u16 [%rd23+2], %rs42;
mul.wide.u32 %rd155, %r30, 8;
add.s64 %rd157, %rd97, %rd155;
ld.shared.u64 %rd158, [%rd157];
ld.shared.u64 %rd159, [%rd157+8];
st.shared.u64 [%rd157], %rd159;
st.shared.u64 [%rd157+8], %rd158;
ld.shared.u8 %rs44, [%rd25];
ld.shared.u8 %rs45, [%rd25+1];
st.shared.u8 [%rd25], %rs45;
st.shared.u8 [%rd25+1], %rs44;

BB16_36:
bar.sync 0;
and.b32 %r183, %r28, 3;
sub.s32 %r184, %r30, %r183;
add.s32 %r185, %r184, 4;
mul.wide.u32 %rd162, %r185, 2;
add.s64 %rd164, %rd95, %rd162;
mul.wide.u32 %rd165, %r184, 2;
add.s64 %rd166, %rd95, %rd165;
ld.shared.u16 %rs46, [%rd166];
ld.shared.u16 %rs47, [%rd164];

	{ cvt.f32.f16 %f9, %rs46;}


	
	{ cvt.f32.f16 %f10, %rs47;}


	setp.leu.f32	%p27, %f9, %f10;
@%p27 bra BB16_38;

cvt.u64.u32	%rd167, %r184;
add.s64 %rd169, %rd98, %rd167;
ld.shared.u8 %rs48, [%rd169];
mov.u32 %r874, 1;
setp.ne.s16	%p28, %rs48, 0;
@%p28 bra BB16_39;

BB16_38:
cvt.u64.u32	%rd170, %r185;
add.s64 %rd172, %rd98, %rd170;
ld.shared.u8 %rs49, [%rd172];
setp.eq.s16	%p29, %rs49, 0;
selp.u32	%r874, 1, 0, %p29;

BB16_39:
bfe.u32 %r194, %r28, 2, 1;
setp.ne.s32	%p30, %r874, %r194;
@%p30 bra BB16_41;

mul.wide.u32 %rd173, %r184, 8;
add.s64 %rd175, %rd97, %rd173;
mul.wide.u32 %rd176, %r185, 8;
add.s64 %rd177, %rd97, %rd176;
cvt.u64.u32	%rd178, %r184;
ld.shared.u16 %rs50, [%rd166];
cvt.u64.u32	%rd182, %r185;
ld.shared.u16 %rs51, [%rd164];
st.shared.u16 [%rd166], %rs51;
st.shared.u16 [%rd164], %rs50;
ld.shared.u64 %rd185, [%rd175];
ld.shared.u64 %rd186, [%rd177];
st.shared.u64 [%rd175], %rd186;
st.shared.u64 [%rd177], %rd185;
add.s64 %rd188, %rd98, %rd178;
ld.shared.u8 %rs52, [%rd188];
add.s64 %rd189, %rd98, %rd182;
ld.shared.u8 %rs53, [%rd189];
st.shared.u8 [%rd188], %rs53;
st.shared.u8 [%rd189], %rs52;

BB16_41:
bar.sync 0;
ld.shared.u16 %rs54, [%rd118];
ld.shared.u16 %rs55, [%rd116];

	{ cvt.f32.f16 %f11, %rs54;}


	
	{ cvt.f32.f16 %f12, %rs55;}


	setp.leu.f32	%p31, %f11, %f12;
@%p31 bra BB16_43;

cvt.u64.u32	%rd195, %r160;
add.s64 %rd197, %rd98, %rd195;
ld.shared.u8 %rs56, [%rd197];
mov.u32 %r875, 1;
setp.ne.s16	%p32, %rs56, 0;
@%p32 bra BB16_44;

BB16_43:
cvt.u64.u32	%rd198, %r161;
add.s64 %rd200, %rd98, %rd198;
ld.shared.u8 %rs57, [%rd200];
setp.eq.s16	%p33, %rs57, 0;
selp.u32	%r875, 1, 0, %p33;

BB16_44:
bfe.u32 %r213, %r28, 2, 1;
setp.ne.s32	%p34, %r875, %r213;
@%p34 bra BB16_46;

cvt.u64.u32	%rd201, %r160;
ld.shared.u16 %rs58, [%rd118];
cvt.u64.u32	%rd205, %r161;
ld.shared.u16 %rs59, [%rd116];
st.shared.u16 [%rd118], %rs59;
st.shared.u16 [%rd116], %rs58;
mul.wide.u32 %rd208, %r160, 8;
add.s64 %rd210, %rd97, %rd208;
ld.shared.u64 %rd211, [%rd210];
mul.wide.u32 %rd212, %r161, 8;
add.s64 %rd213, %rd97, %rd212;
ld.shared.u64 %rd214, [%rd213];
st.shared.u64 [%rd210], %rd214;
st.shared.u64 [%rd213], %rd211;
add.s64 %rd216, %rd98, %rd201;
ld.shared.u8 %rs60, [%rd216];
add.s64 %rd217, %rd98, %rd205;
ld.shared.u8 %rs61, [%rd217];
st.shared.u8 [%rd216], %rs61;
st.shared.u8 [%rd217], %rs60;

BB16_46:
bar.sync 0;
ld.shared.u16 %rs62, [%rd23];
ld.shared.u16 %rs63, [%rd23+2];

	{ cvt.f32.f16 %f13, %rs62;}


	
	{ cvt.f32.f16 %f14, %rs63;}


	setp.leu.f32	%p35, %f13, %f14;
@%p35 bra BB16_48;

ld.shared.u8 %rs64, [%rd25];
mov.u32 %r876, 1;
setp.ne.s16	%p36, %rs64, 0;
@%p36 bra BB16_49;

BB16_48:
ld.shared.u8 %rs65, [%rd25+1];
setp.eq.s16	%p37, %rs65, 0;
selp.u32	%r876, 1, 0, %p37;

BB16_49:
bfe.u32 %r222, %r28, 2, 1;
setp.ne.s32	%p38, %r876, %r222;
@%p38 bra BB16_51;

ld.shared.u16 %rs66, [%rd23];
ld.shared.u16 %rs67, [%rd23+2];
st.shared.u16 [%rd23], %rs67;
st.shared.u16 [%rd23+2], %rs66;
mul.wide.u32 %rd231, %r30, 8;
add.s64 %rd233, %rd97, %rd231;
ld.shared.u64 %rd234, [%rd233];
ld.shared.u64 %rd235, [%rd233+8];
st.shared.u64 [%rd233], %rd235;
st.shared.u64 [%rd233+8], %rd234;
ld.shared.u8 %rs68, [%rd25];
ld.shared.u8 %rs69, [%rd25+1];
st.shared.u8 [%rd25], %rs69;
st.shared.u8 [%rd25+1], %rs68;

BB16_51:
bar.sync 0;
and.b32 %r224, %r28, 7;
sub.s32 %r225, %r30, %r224;
add.s32 %r226, %r225, 8;
mul.wide.u32 %rd238, %r226, 2;
add.s64 %rd240, %rd95, %rd238;
mul.wide.u32 %rd241, %r225, 2;
add.s64 %rd242, %rd95, %rd241;
ld.shared.u16 %rs70, [%rd242];
ld.shared.u16 %rs71, [%rd240];

	{ cvt.f32.f16 %f15, %rs70;}


	
	{ cvt.f32.f16 %f16, %rs71;}


	setp.leu.f32	%p39, %f15, %f16;
@%p39 bra BB16_53;

cvt.u64.u32	%rd243, %r225;
add.s64 %rd245, %rd98, %rd243;
ld.shared.u8 %rs72, [%rd245];
mov.u32 %r877, 1;
setp.ne.s16	%p40, %rs72, 0;
@%p40 bra BB16_54;

BB16_53:
cvt.u64.u32	%rd246, %r226;
add.s64 %rd248, %rd98, %rd246;
ld.shared.u8 %rs73, [%rd248];
setp.eq.s16	%p41, %rs73, 0;
selp.u32	%r877, 1, 0, %p41;

BB16_54:
bfe.u32 %r235, %r28, 3, 1;
setp.ne.s32	%p42, %r877, %r235;
@%p42 bra BB16_56;

mul.wide.u32 %rd249, %r225, 8;
add.s64 %rd251, %rd97, %rd249;
mul.wide.u32 %rd252, %r226, 8;
add.s64 %rd253, %rd97, %rd252;
cvt.u64.u32	%rd254, %r225;
ld.shared.u16 %rs74, [%rd242];
cvt.u64.u32	%rd258, %r226;
ld.shared.u16 %rs75, [%rd240];
st.shared.u16 [%rd242], %rs75;
st.shared.u16 [%rd240], %rs74;
ld.shared.u64 %rd261, [%rd251];
ld.shared.u64 %rd262, [%rd253];
st.shared.u64 [%rd251], %rd262;
st.shared.u64 [%rd253], %rd261;
add.s64 %rd264, %rd98, %rd254;
ld.shared.u8 %rs76, [%rd264];
add.s64 %rd265, %rd98, %rd258;
ld.shared.u8 %rs77, [%rd265];
st.shared.u8 [%rd264], %rs77;
st.shared.u8 [%rd265], %rs76;

BB16_56:
bar.sync 0;
ld.shared.u16 %rs78, [%rd166];
ld.shared.u16 %rs79, [%rd164];

	{ cvt.f32.f16 %f17, %rs78;}


	
	{ cvt.f32.f16 %f18, %rs79;}


	setp.leu.f32	%p43, %f17, %f18;
@%p43 bra BB16_58;

cvt.u64.u32	%rd271, %r184;
add.s64 %rd273, %rd98, %rd271;
ld.shared.u8 %rs80, [%rd273];
mov.u32 %r878, 1;
setp.ne.s16	%p44, %rs80, 0;
@%p44 bra BB16_59;

BB16_58:
cvt.u64.u32	%rd274, %r185;
add.s64 %rd276, %rd98, %rd274;
ld.shared.u8 %rs81, [%rd276];
setp.eq.s16	%p45, %rs81, 0;
selp.u32	%r878, 1, 0, %p45;

BB16_59:
bfe.u32 %r254, %r28, 3, 1;
setp.ne.s32	%p46, %r878, %r254;
@%p46 bra BB16_61;

cvt.u64.u32	%rd277, %r184;
ld.shared.u16 %rs82, [%rd166];
cvt.u64.u32	%rd281, %r185;
ld.shared.u16 %rs83, [%rd164];
st.shared.u16 [%rd166], %rs83;
st.shared.u16 [%rd164], %rs82;
mul.wide.u32 %rd284, %r184, 8;
add.s64 %rd286, %rd97, %rd284;
ld.shared.u64 %rd287, [%rd286];
mul.wide.u32 %rd288, %r185, 8;
add.s64 %rd289, %rd97, %rd288;
ld.shared.u64 %rd290, [%rd289];
st.shared.u64 [%rd286], %rd290;
st.shared.u64 [%rd289], %rd287;
add.s64 %rd292, %rd98, %rd277;
ld.shared.u8 %rs84, [%rd292];
add.s64 %rd293, %rd98, %rd281;
ld.shared.u8 %rs85, [%rd293];
st.shared.u8 [%rd292], %rs85;
st.shared.u8 [%rd293], %rs84;

BB16_61:
bar.sync 0;
ld.shared.u16 %rs86, [%rd118];
ld.shared.u16 %rs87, [%rd116];

	{ cvt.f32.f16 %f19, %rs86;}


	
	{ cvt.f32.f16 %f20, %rs87;}


	setp.leu.f32	%p47, %f19, %f20;
@%p47 bra BB16_63;

cvt.u64.u32	%rd299, %r160;
add.s64 %rd301, %rd98, %rd299;
ld.shared.u8 %rs88, [%rd301];
mov.u32 %r879, 1;
setp.ne.s16	%p48, %rs88, 0;
@%p48 bra BB16_64;

BB16_63:
cvt.u64.u32	%rd302, %r161;
add.s64 %rd304, %rd98, %rd302;
ld.shared.u8 %rs89, [%rd304];
setp.eq.s16	%p49, %rs89, 0;
selp.u32	%r879, 1, 0, %p49;

BB16_64:
bfe.u32 %r271, %r28, 3, 1;
setp.ne.s32	%p50, %r879, %r271;
@%p50 bra BB16_66;

cvt.u64.u32	%rd305, %r160;
ld.shared.u16 %rs90, [%rd118];
cvt.u64.u32	%rd309, %r161;
ld.shared.u16 %rs91, [%rd116];
st.shared.u16 [%rd118], %rs91;
st.shared.u16 [%rd116], %rs90;
mul.wide.u32 %rd312, %r160, 8;
add.s64 %rd314, %rd97, %rd312;
ld.shared.u64 %rd315, [%rd314];
mul.wide.u32 %rd316, %r161, 8;
add.s64 %rd317, %rd97, %rd316;
ld.shared.u64 %rd318, [%rd317];
st.shared.u64 [%rd314], %rd318;
st.shared.u64 [%rd317], %rd315;
add.s64 %rd320, %rd98, %rd305;
ld.shared.u8 %rs92, [%rd320];
add.s64 %rd321, %rd98, %rd309;
ld.shared.u8 %rs93, [%rd321];
st.shared.u8 [%rd320], %rs93;
st.shared.u8 [%rd321], %rs92;

BB16_66:
bar.sync 0;
ld.shared.u16 %rs94, [%rd23];
ld.shared.u16 %rs95, [%rd23+2];

	{ cvt.f32.f16 %f21, %rs94;}


	
	{ cvt.f32.f16 %f22, %rs95;}


	setp.leu.f32	%p51, %f21, %f22;
@%p51 bra BB16_68;

ld.shared.u8 %rs96, [%rd25];
mov.u32 %r880, 1;
setp.ne.s16	%p52, %rs96, 0;
@%p52 bra BB16_69;

BB16_68:
ld.shared.u8 %rs97, [%rd25+1];
setp.eq.s16	%p53, %rs97, 0;
selp.u32	%r880, 1, 0, %p53;

BB16_69:
bfe.u32 %r280, %r28, 3, 1;
setp.ne.s32	%p54, %r880, %r280;
@%p54 bra BB16_71;

ld.shared.u16 %rs98, [%rd23];
ld.shared.u16 %rs99, [%rd23+2];
st.shared.u16 [%rd23], %rs99;
st.shared.u16 [%rd23+2], %rs98;
mul.wide.u32 %rd335, %r30, 8;
add.s64 %rd337, %rd97, %rd335;
ld.shared.u64 %rd338, [%rd337];
ld.shared.u64 %rd339, [%rd337+8];
st.shared.u64 [%rd337], %rd339;
st.shared.u64 [%rd337+8], %rd338;
ld.shared.u8 %rs100, [%rd25];
ld.shared.u8 %rs101, [%rd25+1];
st.shared.u8 [%rd25], %rs101;
st.shared.u8 [%rd25+1], %rs100;

BB16_71:
bar.sync 0;
and.b32 %r282, %r28, 15;
sub.s32 %r283, %r30, %r282;
add.s32 %r284, %r283, 16;
mul.wide.u32 %rd342, %r284, 2;
add.s64 %rd344, %rd95, %rd342;
mul.wide.u32 %rd345, %r283, 2;
add.s64 %rd346, %rd95, %rd345;
ld.shared.u16 %rs102, [%rd346];
ld.shared.u16 %rs103, [%rd344];

	{ cvt.f32.f16 %f23, %rs102;}


	
	{ cvt.f32.f16 %f24, %rs103;}


	setp.leu.f32	%p55, %f23, %f24;
@%p55 bra BB16_73;

cvt.u64.u32	%rd347, %r283;
add.s64 %rd349, %rd98, %rd347;
ld.shared.u8 %rs104, [%rd349];
mov.u32 %r881, 1;
setp.ne.s16	%p56, %rs104, 0;
@%p56 bra BB16_74;

BB16_73:
cvt.u64.u32	%rd350, %r284;
add.s64 %rd352, %rd98, %rd350;
ld.shared.u8 %rs105, [%rd352];
setp.eq.s16	%p57, %rs105, 0;
selp.u32	%r881, 1, 0, %p57;

BB16_74:
bfe.u32 %r293, %r28, 4, 1;
setp.ne.s32	%p58, %r881, %r293;
@%p58 bra BB16_76;

mul.wide.u32 %rd353, %r283, 8;
add.s64 %rd355, %rd97, %rd353;
mul.wide.u32 %rd356, %r284, 8;
add.s64 %rd357, %rd97, %rd356;
cvt.u64.u32	%rd358, %r283;
ld.shared.u16 %rs106, [%rd346];
cvt.u64.u32	%rd362, %r284;
ld.shared.u16 %rs107, [%rd344];
st.shared.u16 [%rd346], %rs107;
st.shared.u16 [%rd344], %rs106;
ld.shared.u64 %rd365, [%rd355];
ld.shared.u64 %rd366, [%rd357];
st.shared.u64 [%rd355], %rd366;
st.shared.u64 [%rd357], %rd365;
add.s64 %rd368, %rd98, %rd358;
ld.shared.u8 %rs108, [%rd368];
add.s64 %rd369, %rd98, %rd362;
ld.shared.u8 %rs109, [%rd369];
st.shared.u8 [%rd368], %rs109;
st.shared.u8 [%rd369], %rs108;

BB16_76:
bar.sync 0;
ld.shared.u16 %rs110, [%rd242];
ld.shared.u16 %rs111, [%rd240];

	{ cvt.f32.f16 %f25, %rs110;}


	
	{ cvt.f32.f16 %f26, %rs111;}


	setp.leu.f32	%p59, %f25, %f26;
@%p59 bra BB16_78;

cvt.u64.u32	%rd375, %r225;
add.s64 %rd377, %rd98, %rd375;
ld.shared.u8 %rs112, [%rd377];
mov.u32 %r882, 1;
setp.ne.s16	%p60, %rs112, 0;
@%p60 bra BB16_79;

BB16_78:
cvt.u64.u32	%rd378, %r226;
add.s64 %rd380, %rd98, %rd378;
ld.shared.u8 %rs113, [%rd380];
setp.eq.s16	%p61, %rs113, 0;
selp.u32	%r882, 1, 0, %p61;

BB16_79:
bfe.u32 %r312, %r28, 4, 1;
setp.ne.s32	%p62, %r882, %r312;
@%p62 bra BB16_81;

cvt.u64.u32	%rd381, %r225;
ld.shared.u16 %rs114, [%rd242];
cvt.u64.u32	%rd385, %r226;
ld.shared.u16 %rs115, [%rd240];
st.shared.u16 [%rd242], %rs115;
st.shared.u16 [%rd240], %rs114;
mul.wide.u32 %rd388, %r225, 8;
add.s64 %rd390, %rd97, %rd388;
ld.shared.u64 %rd391, [%rd390];
mul.wide.u32 %rd392, %r226, 8;
add.s64 %rd393, %rd97, %rd392;
ld.shared.u64 %rd394, [%rd393];
st.shared.u64 [%rd390], %rd394;
st.shared.u64 [%rd393], %rd391;
add.s64 %rd396, %rd98, %rd381;
ld.shared.u8 %rs116, [%rd396];
add.s64 %rd397, %rd98, %rd385;
ld.shared.u8 %rs117, [%rd397];
st.shared.u8 [%rd396], %rs117;
st.shared.u8 [%rd397], %rs116;

BB16_81:
bar.sync 0;
ld.shared.u16 %rs118, [%rd166];
ld.shared.u16 %rs119, [%rd164];

	{ cvt.f32.f16 %f27, %rs118;}


	
	{ cvt.f32.f16 %f28, %rs119;}


	setp.leu.f32	%p63, %f27, %f28;
@%p63 bra BB16_83;

cvt.u64.u32	%rd403, %r184;
add.s64 %rd405, %rd98, %rd403;
ld.shared.u8 %rs120, [%rd405];
mov.u32 %r883, 1;
setp.ne.s16	%p64, %rs120, 0;
@%p64 bra BB16_84;

BB16_83:
cvt.u64.u32	%rd406, %r185;
add.s64 %rd408, %rd98, %rd406;
ld.shared.u8 %rs121, [%rd408];
setp.eq.s16	%p65, %rs121, 0;
selp.u32	%r883, 1, 0, %p65;

BB16_84:
bfe.u32 %r329, %r28, 4, 1;
setp.ne.s32	%p66, %r883, %r329;
@%p66 bra BB16_86;

cvt.u64.u32	%rd409, %r184;
ld.shared.u16 %rs122, [%rd166];
cvt.u64.u32	%rd413, %r185;
ld.shared.u16 %rs123, [%rd164];
st.shared.u16 [%rd166], %rs123;
st.shared.u16 [%rd164], %rs122;
mul.wide.u32 %rd416, %r184, 8;
add.s64 %rd418, %rd97, %rd416;
ld.shared.u64 %rd419, [%rd418];
mul.wide.u32 %rd420, %r185, 8;
add.s64 %rd421, %rd97, %rd420;
ld.shared.u64 %rd422, [%rd421];
st.shared.u64 [%rd418], %rd422;
st.shared.u64 [%rd421], %rd419;
add.s64 %rd424, %rd98, %rd409;
ld.shared.u8 %rs124, [%rd424];
add.s64 %rd425, %rd98, %rd413;
ld.shared.u8 %rs125, [%rd425];
st.shared.u8 [%rd424], %rs125;
st.shared.u8 [%rd425], %rs124;

BB16_86:
bar.sync 0;
ld.shared.u16 %rs126, [%rd118];
ld.shared.u16 %rs127, [%rd116];

	{ cvt.f32.f16 %f29, %rs126;}


	
	{ cvt.f32.f16 %f30, %rs127;}


	setp.leu.f32	%p67, %f29, %f30;
@%p67 bra BB16_88;

cvt.u64.u32	%rd431, %r160;
add.s64 %rd433, %rd98, %rd431;
ld.shared.u8 %rs128, [%rd433];
mov.u32 %r884, 1;
setp.ne.s16	%p68, %rs128, 0;
@%p68 bra BB16_89;

BB16_88:
cvt.u64.u32	%rd434, %r161;
add.s64 %rd436, %rd98, %rd434;
ld.shared.u8 %rs129, [%rd436];
setp.eq.s16	%p69, %rs129, 0;
selp.u32	%r884, 1, 0, %p69;

BB16_89:
bfe.u32 %r346, %r28, 4, 1;
setp.ne.s32	%p70, %r884, %r346;
@%p70 bra BB16_91;

cvt.u64.u32	%rd437, %r160;
ld.shared.u16 %rs130, [%rd118];
cvt.u64.u32	%rd441, %r161;
ld.shared.u16 %rs131, [%rd116];
st.shared.u16 [%rd118], %rs131;
st.shared.u16 [%rd116], %rs130;
mul.wide.u32 %rd444, %r160, 8;
add.s64 %rd446, %rd97, %rd444;
ld.shared.u64 %rd447, [%rd446];
mul.wide.u32 %rd448, %r161, 8;
add.s64 %rd449, %rd97, %rd448;
ld.shared.u64 %rd450, [%rd449];
st.shared.u64 [%rd446], %rd450;
st.shared.u64 [%rd449], %rd447;
add.s64 %rd452, %rd98, %rd437;
ld.shared.u8 %rs132, [%rd452];
add.s64 %rd453, %rd98, %rd441;
ld.shared.u8 %rs133, [%rd453];
st.shared.u8 [%rd452], %rs133;
st.shared.u8 [%rd453], %rs132;

BB16_91:
bar.sync 0;
ld.shared.u16 %rs134, [%rd23];
ld.shared.u16 %rs135, [%rd23+2];

	{ cvt.f32.f16 %f31, %rs134;}


	
	{ cvt.f32.f16 %f32, %rs135;}


	setp.leu.f32	%p71, %f31, %f32;
@%p71 bra BB16_93;

ld.shared.u8 %rs136, [%rd25];
mov.u32 %r885, 1;
setp.ne.s16	%p72, %rs136, 0;
@%p72 bra BB16_94;

BB16_93:
ld.shared.u8 %rs137, [%rd25+1];
setp.eq.s16	%p73, %rs137, 0;
selp.u32	%r885, 1, 0, %p73;

BB16_94:
bfe.u32 %r355, %r28, 4, 1;
setp.ne.s32	%p74, %r885, %r355;
@%p74 bra BB16_96;

ld.shared.u16 %rs138, [%rd23];
ld.shared.u16 %rs139, [%rd23+2];
st.shared.u16 [%rd23], %rs139;
st.shared.u16 [%rd23+2], %rs138;
mul.wide.u32 %rd467, %r30, 8;
add.s64 %rd469, %rd97, %rd467;
ld.shared.u64 %rd470, [%rd469];
ld.shared.u64 %rd471, [%rd469+8];
st.shared.u64 [%rd469], %rd471;
st.shared.u64 [%rd469+8], %rd470;
ld.shared.u8 %rs140, [%rd25];
ld.shared.u8 %rs141, [%rd25+1];
st.shared.u8 [%rd25], %rs141;
st.shared.u8 [%rd25+1], %rs140;

BB16_96:
bar.sync 0;
and.b32 %r357, %r28, 31;
sub.s32 %r358, %r30, %r357;
add.s32 %r359, %r358, 32;
mul.wide.u32 %rd474, %r359, 2;
add.s64 %rd476, %rd95, %rd474;
mul.wide.u32 %rd477, %r358, 2;
add.s64 %rd478, %rd95, %rd477;
ld.shared.u16 %rs142, [%rd478];
ld.shared.u16 %rs143, [%rd476];

	{ cvt.f32.f16 %f33, %rs142;}


	
	{ cvt.f32.f16 %f34, %rs143;}


	setp.leu.f32	%p75, %f33, %f34;
@%p75 bra BB16_98;

cvt.u64.u32	%rd479, %r358;
add.s64 %rd481, %rd98, %rd479;
ld.shared.u8 %rs144, [%rd481];
mov.u32 %r886, 1;
setp.ne.s16	%p76, %rs144, 0;
@%p76 bra BB16_99;

BB16_98:
cvt.u64.u32	%rd482, %r359;
add.s64 %rd484, %rd98, %rd482;
ld.shared.u8 %rs145, [%rd484];
setp.eq.s16	%p77, %rs145, 0;
selp.u32	%r886, 1, 0, %p77;

BB16_99:
bfe.u32 %r368, %r28, 5, 1;
setp.ne.s32	%p78, %r886, %r368;
@%p78 bra BB16_101;

mul.wide.u32 %rd485, %r358, 8;
add.s64 %rd487, %rd97, %rd485;
mul.wide.u32 %rd488, %r359, 8;
add.s64 %rd489, %rd97, %rd488;
cvt.u64.u32	%rd490, %r358;
ld.shared.u16 %rs146, [%rd478];
cvt.u64.u32	%rd494, %r359;
ld.shared.u16 %rs147, [%rd476];
st.shared.u16 [%rd478], %rs147;
st.shared.u16 [%rd476], %rs146;
ld.shared.u64 %rd497, [%rd487];
ld.shared.u64 %rd498, [%rd489];
st.shared.u64 [%rd487], %rd498;
st.shared.u64 [%rd489], %rd497;
add.s64 %rd500, %rd98, %rd490;
ld.shared.u8 %rs148, [%rd500];
add.s64 %rd501, %rd98, %rd494;
ld.shared.u8 %rs149, [%rd501];
st.shared.u8 [%rd500], %rs149;
st.shared.u8 [%rd501], %rs148;

BB16_101:
bar.sync 0;
ld.shared.u16 %rs150, [%rd346];
ld.shared.u16 %rs151, [%rd344];

	{ cvt.f32.f16 %f35, %rs150;}


	
	{ cvt.f32.f16 %f36, %rs151;}


	setp.leu.f32	%p79, %f35, %f36;
@%p79 bra BB16_103;

cvt.u64.u32	%rd507, %r283;
add.s64 %rd509, %rd98, %rd507;
ld.shared.u8 %rs152, [%rd509];
mov.u32 %r887, 1;
setp.ne.s16	%p80, %rs152, 0;
@%p80 bra BB16_104;

BB16_103:
cvt.u64.u32	%rd510, %r284;
add.s64 %rd512, %rd98, %rd510;
ld.shared.u8 %rs153, [%rd512];
setp.eq.s16	%p81, %rs153, 0;
selp.u32	%r887, 1, 0, %p81;

BB16_104:
bfe.u32 %r387, %r28, 5, 1;
setp.ne.s32	%p82, %r887, %r387;
@%p82 bra BB16_106;

cvt.u64.u32	%rd513, %r283;
ld.shared.u16 %rs154, [%rd346];
cvt.u64.u32	%rd517, %r284;
ld.shared.u16 %rs155, [%rd344];
st.shared.u16 [%rd346], %rs155;
st.shared.u16 [%rd344], %rs154;
mul.wide.u32 %rd520, %r283, 8;
add.s64 %rd522, %rd97, %rd520;
ld.shared.u64 %rd523, [%rd522];
mul.wide.u32 %rd524, %r284, 8;
add.s64 %rd525, %rd97, %rd524;
ld.shared.u64 %rd526, [%rd525];
st.shared.u64 [%rd522], %rd526;
st.shared.u64 [%rd525], %rd523;
add.s64 %rd528, %rd98, %rd513;
ld.shared.u8 %rs156, [%rd528];
add.s64 %rd529, %rd98, %rd517;
ld.shared.u8 %rs157, [%rd529];
st.shared.u8 [%rd528], %rs157;
st.shared.u8 [%rd529], %rs156;

BB16_106:
bar.sync 0;
ld.shared.u16 %rs158, [%rd242];
ld.shared.u16 %rs159, [%rd240];

	{ cvt.f32.f16 %f37, %rs158;}


	
	{ cvt.f32.f16 %f38, %rs159;}


	setp.leu.f32	%p83, %f37, %f38;
@%p83 bra BB16_108;

cvt.u64.u32	%rd535, %r225;
add.s64 %rd537, %rd98, %rd535;
ld.shared.u8 %rs160, [%rd537];
mov.u32 %r888, 1;
setp.ne.s16	%p84, %rs160, 0;
@%p84 bra BB16_109;

BB16_108:
cvt.u64.u32	%rd538, %r226;
add.s64 %rd540, %rd98, %rd538;
ld.shared.u8 %rs161, [%rd540];
setp.eq.s16	%p85, %rs161, 0;
selp.u32	%r888, 1, 0, %p85;

BB16_109:
bfe.u32 %r404, %r28, 5, 1;
setp.ne.s32	%p86, %r888, %r404;
@%p86 bra BB16_111;

cvt.u64.u32	%rd541, %r225;
ld.shared.u16 %rs162, [%rd242];
cvt.u64.u32	%rd545, %r226;
ld.shared.u16 %rs163, [%rd240];
st.shared.u16 [%rd242], %rs163;
st.shared.u16 [%rd240], %rs162;
mul.wide.u32 %rd548, %r225, 8;
add.s64 %rd550, %rd97, %rd548;
ld.shared.u64 %rd551, [%rd550];
mul.wide.u32 %rd552, %r226, 8;
add.s64 %rd553, %rd97, %rd552;
ld.shared.u64 %rd554, [%rd553];
st.shared.u64 [%rd550], %rd554;
st.shared.u64 [%rd553], %rd551;
add.s64 %rd556, %rd98, %rd541;
ld.shared.u8 %rs164, [%rd556];
add.s64 %rd557, %rd98, %rd545;
ld.shared.u8 %rs165, [%rd557];
st.shared.u8 [%rd556], %rs165;
st.shared.u8 [%rd557], %rs164;

BB16_111:
bar.sync 0;
ld.shared.u16 %rs166, [%rd166];
ld.shared.u16 %rs167, [%rd164];

	{ cvt.f32.f16 %f39, %rs166;}


	
	{ cvt.f32.f16 %f40, %rs167;}


	setp.leu.f32	%p87, %f39, %f40;
@%p87 bra BB16_113;

cvt.u64.u32	%rd563, %r184;
add.s64 %rd565, %rd98, %rd563;
ld.shared.u8 %rs168, [%rd565];
mov.u32 %r889, 1;
setp.ne.s16	%p88, %rs168, 0;
@%p88 bra BB16_114;

BB16_113:
cvt.u64.u32	%rd566, %r185;
add.s64 %rd568, %rd98, %rd566;
ld.shared.u8 %rs169, [%rd568];
setp.eq.s16	%p89, %rs169, 0;
selp.u32	%r889, 1, 0, %p89;

BB16_114:
bfe.u32 %r421, %r28, 5, 1;
setp.ne.s32	%p90, %r889, %r421;
@%p90 bra BB16_116;

cvt.u64.u32	%rd569, %r184;
ld.shared.u16 %rs170, [%rd166];
cvt.u64.u32	%rd573, %r185;
ld.shared.u16 %rs171, [%rd164];
st.shared.u16 [%rd166], %rs171;
st.shared.u16 [%rd164], %rs170;
mul.wide.u32 %rd576, %r184, 8;
add.s64 %rd578, %rd97, %rd576;
ld.shared.u64 %rd579, [%rd578];
mul.wide.u32 %rd580, %r185, 8;
add.s64 %rd581, %rd97, %rd580;
ld.shared.u64 %rd582, [%rd581];
st.shared.u64 [%rd578], %rd582;
st.shared.u64 [%rd581], %rd579;
add.s64 %rd584, %rd98, %rd569;
ld.shared.u8 %rs172, [%rd584];
add.s64 %rd585, %rd98, %rd573;
ld.shared.u8 %rs173, [%rd585];
st.shared.u8 [%rd584], %rs173;
st.shared.u8 [%rd585], %rs172;

BB16_116:
bar.sync 0;
ld.shared.u16 %rs174, [%rd118];
ld.shared.u16 %rs175, [%rd116];

	{ cvt.f32.f16 %f41, %rs174;}


	
	{ cvt.f32.f16 %f42, %rs175;}


	setp.leu.f32	%p91, %f41, %f42;
@%p91 bra BB16_118;

cvt.u64.u32	%rd591, %r160;
add.s64 %rd593, %rd98, %rd591;
ld.shared.u8 %rs176, [%rd593];
mov.u32 %r890, 1;
setp.ne.s16	%p92, %rs176, 0;
@%p92 bra BB16_119;

BB16_118:
cvt.u64.u32	%rd594, %r161;
add.s64 %rd596, %rd98, %rd594;
ld.shared.u8 %rs177, [%rd596];
setp.eq.s16	%p93, %rs177, 0;
selp.u32	%r890, 1, 0, %p93;

BB16_119:
bfe.u32 %r438, %r28, 5, 1;
setp.ne.s32	%p94, %r890, %r438;
@%p94 bra BB16_121;

cvt.u64.u32	%rd597, %r160;
ld.shared.u16 %rs178, [%rd118];
cvt.u64.u32	%rd601, %r161;
ld.shared.u16 %rs179, [%rd116];
st.shared.u16 [%rd118], %rs179;
st.shared.u16 [%rd116], %rs178;
mul.wide.u32 %rd604, %r160, 8;
add.s64 %rd606, %rd97, %rd604;
ld.shared.u64 %rd607, [%rd606];
mul.wide.u32 %rd608, %r161, 8;
add.s64 %rd609, %rd97, %rd608;
ld.shared.u64 %rd610, [%rd609];
st.shared.u64 [%rd606], %rd610;
st.shared.u64 [%rd609], %rd607;
add.s64 %rd612, %rd98, %rd597;
ld.shared.u8 %rs180, [%rd612];
add.s64 %rd613, %rd98, %rd601;
ld.shared.u8 %rs181, [%rd613];
st.shared.u8 [%rd612], %rs181;
st.shared.u8 [%rd613], %rs180;

BB16_121:
bar.sync 0;
ld.shared.u16 %rs182, [%rd23];
ld.shared.u16 %rs183, [%rd23+2];

	{ cvt.f32.f16 %f43, %rs182;}


	
	{ cvt.f32.f16 %f44, %rs183;}


	setp.leu.f32	%p95, %f43, %f44;
@%p95 bra BB16_123;

ld.shared.u8 %rs184, [%rd25];
mov.u32 %r891, 1;
setp.ne.s16	%p96, %rs184, 0;
@%p96 bra BB16_124;

BB16_123:
ld.shared.u8 %rs185, [%rd25+1];
setp.eq.s16	%p97, %rs185, 0;
selp.u32	%r891, 1, 0, %p97;

BB16_124:
bfe.u32 %r447, %r28, 5, 1;
setp.ne.s32	%p98, %r891, %r447;
@%p98 bra BB16_126;

ld.shared.u16 %rs186, [%rd23];
ld.shared.u16 %rs187, [%rd23+2];
st.shared.u16 [%rd23], %rs187;
st.shared.u16 [%rd23+2], %rs186;
mul.wide.u32 %rd627, %r30, 8;
add.s64 %rd629, %rd97, %rd627;
ld.shared.u64 %rd630, [%rd629];
ld.shared.u64 %rd631, [%rd629+8];
st.shared.u64 [%rd629], %rd631;
st.shared.u64 [%rd629+8], %rd630;
ld.shared.u8 %rs188, [%rd25];
ld.shared.u8 %rs189, [%rd25+1];
st.shared.u8 [%rd25], %rs189;
st.shared.u8 [%rd25+1], %rs188;

BB16_126:
bar.sync 0;
and.b32 %r449, %r28, 63;
sub.s32 %r450, %r30, %r449;
add.s32 %r451, %r450, 64;
mul.wide.u32 %rd634, %r451, 2;
add.s64 %rd636, %rd95, %rd634;
mul.wide.u32 %rd637, %r450, 2;
add.s64 %rd638, %rd95, %rd637;
ld.shared.u16 %rs190, [%rd638];
ld.shared.u16 %rs191, [%rd636];

	{ cvt.f32.f16 %f45, %rs190;}


	
	{ cvt.f32.f16 %f46, %rs191;}


	setp.leu.f32	%p99, %f45, %f46;
@%p99 bra BB16_128;

cvt.u64.u32	%rd639, %r450;
add.s64 %rd641, %rd98, %rd639;
ld.shared.u8 %rs192, [%rd641];
mov.u32 %r892, 1;
setp.ne.s16	%p100, %rs192, 0;
@%p100 bra BB16_129;

BB16_128:
cvt.u64.u32	%rd642, %r451;
add.s64 %rd644, %rd98, %rd642;
ld.shared.u8 %rs193, [%rd644];
setp.eq.s16	%p101, %rs193, 0;
selp.u32	%r892, 1, 0, %p101;

BB16_129:
bfe.u32 %r460, %r28, 6, 1;
setp.ne.s32	%p102, %r892, %r460;
@%p102 bra BB16_131;

mul.wide.u32 %rd645, %r450, 8;
add.s64 %rd647, %rd97, %rd645;
mul.wide.u32 %rd648, %r451, 8;
add.s64 %rd649, %rd97, %rd648;
cvt.u64.u32	%rd650, %r450;
ld.shared.u16 %rs194, [%rd638];
cvt.u64.u32	%rd654, %r451;
ld.shared.u16 %rs195, [%rd636];
st.shared.u16 [%rd638], %rs195;
st.shared.u16 [%rd636], %rs194;
ld.shared.u64 %rd657, [%rd647];
ld.shared.u64 %rd658, [%rd649];
st.shared.u64 [%rd647], %rd658;
st.shared.u64 [%rd649], %rd657;
add.s64 %rd660, %rd98, %rd650;
ld.shared.u8 %rs196, [%rd660];
add.s64 %rd661, %rd98, %rd654;
ld.shared.u8 %rs197, [%rd661];
st.shared.u8 [%rd660], %rs197;
st.shared.u8 [%rd661], %rs196;

BB16_131:
bar.sync 0;
ld.shared.u16 %rs198, [%rd478];
ld.shared.u16 %rs199, [%rd476];

	{ cvt.f32.f16 %f47, %rs198;}


	
	{ cvt.f32.f16 %f48, %rs199;}


	setp.leu.f32	%p103, %f47, %f48;
@%p103 bra BB16_133;

cvt.u64.u32	%rd667, %r358;
add.s64 %rd669, %rd98, %rd667;
ld.shared.u8 %rs200, [%rd669];
mov.u32 %r893, 1;
setp.ne.s16	%p104, %rs200, 0;
@%p104 bra BB16_134;

BB16_133:
cvt.u64.u32	%rd670, %r359;
add.s64 %rd672, %rd98, %rd670;
ld.shared.u8 %rs201, [%rd672];
setp.eq.s16	%p105, %rs201, 0;
selp.u32	%r893, 1, 0, %p105;

BB16_134:
bfe.u32 %r479, %r28, 6, 1;
setp.ne.s32	%p106, %r893, %r479;
@%p106 bra BB16_136;

cvt.u64.u32	%rd673, %r358;
ld.shared.u16 %rs202, [%rd478];
cvt.u64.u32	%rd677, %r359;
ld.shared.u16 %rs203, [%rd476];
st.shared.u16 [%rd478], %rs203;
st.shared.u16 [%rd476], %rs202;
mul.wide.u32 %rd680, %r358, 8;
add.s64 %rd682, %rd97, %rd680;
ld.shared.u64 %rd683, [%rd682];
mul.wide.u32 %rd684, %r359, 8;
add.s64 %rd685, %rd97, %rd684;
ld.shared.u64 %rd686, [%rd685];
st.shared.u64 [%rd682], %rd686;
st.shared.u64 [%rd685], %rd683;
add.s64 %rd688, %rd98, %rd673;
ld.shared.u8 %rs204, [%rd688];
add.s64 %rd689, %rd98, %rd677;
ld.shared.u8 %rs205, [%rd689];
st.shared.u8 [%rd688], %rs205;
st.shared.u8 [%rd689], %rs204;

BB16_136:
bar.sync 0;
ld.shared.u16 %rs206, [%rd346];
ld.shared.u16 %rs207, [%rd344];

	{ cvt.f32.f16 %f49, %rs206;}


	
	{ cvt.f32.f16 %f50, %rs207;}


	setp.leu.f32	%p107, %f49, %f50;
@%p107 bra BB16_138;

cvt.u64.u32	%rd695, %r283;
add.s64 %rd697, %rd98, %rd695;
ld.shared.u8 %rs208, [%rd697];
mov.u32 %r894, 1;
setp.ne.s16	%p108, %rs208, 0;
@%p108 bra BB16_139;

BB16_138:
cvt.u64.u32	%rd698, %r284;
add.s64 %rd700, %rd98, %rd698;
ld.shared.u8 %rs209, [%rd700];
setp.eq.s16	%p109, %rs209, 0;
selp.u32	%r894, 1, 0, %p109;

BB16_139:
bfe.u32 %r496, %r28, 6, 1;
setp.ne.s32	%p110, %r894, %r496;
@%p110 bra BB16_141;

cvt.u64.u32	%rd701, %r283;
ld.shared.u16 %rs210, [%rd346];
cvt.u64.u32	%rd705, %r284;
ld.shared.u16 %rs211, [%rd344];
st.shared.u16 [%rd346], %rs211;
st.shared.u16 [%rd344], %rs210;
mul.wide.u32 %rd708, %r283, 8;
add.s64 %rd710, %rd97, %rd708;
ld.shared.u64 %rd711, [%rd710];
mul.wide.u32 %rd712, %r284, 8;
add.s64 %rd713, %rd97, %rd712;
ld.shared.u64 %rd714, [%rd713];
st.shared.u64 [%rd710], %rd714;
st.shared.u64 [%rd713], %rd711;
add.s64 %rd716, %rd98, %rd701;
ld.shared.u8 %rs212, [%rd716];
add.s64 %rd717, %rd98, %rd705;
ld.shared.u8 %rs213, [%rd717];
st.shared.u8 [%rd716], %rs213;
st.shared.u8 [%rd717], %rs212;

BB16_141:
bar.sync 0;
ld.shared.u16 %rs214, [%rd242];
ld.shared.u16 %rs215, [%rd240];

	{ cvt.f32.f16 %f51, %rs214;}


	
	{ cvt.f32.f16 %f52, %rs215;}


	setp.leu.f32	%p111, %f51, %f52;
@%p111 bra BB16_143;

cvt.u64.u32	%rd723, %r225;
add.s64 %rd725, %rd98, %rd723;
ld.shared.u8 %rs216, [%rd725];
mov.u32 %r895, 1;
setp.ne.s16	%p112, %rs216, 0;
@%p112 bra BB16_144;

BB16_143:
cvt.u64.u32	%rd726, %r226;
add.s64 %rd728, %rd98, %rd726;
ld.shared.u8 %rs217, [%rd728];
setp.eq.s16	%p113, %rs217, 0;
selp.u32	%r895, 1, 0, %p113;

BB16_144:
bfe.u32 %r513, %r28, 6, 1;
setp.ne.s32	%p114, %r895, %r513;
@%p114 bra BB16_146;

cvt.u64.u32	%rd729, %r225;
ld.shared.u16 %rs218, [%rd242];
cvt.u64.u32	%rd733, %r226;
ld.shared.u16 %rs219, [%rd240];
st.shared.u16 [%rd242], %rs219;
st.shared.u16 [%rd240], %rs218;
mul.wide.u32 %rd736, %r225, 8;
add.s64 %rd738, %rd97, %rd736;
ld.shared.u64 %rd739, [%rd738];
mul.wide.u32 %rd740, %r226, 8;
add.s64 %rd741, %rd97, %rd740;
ld.shared.u64 %rd742, [%rd741];
st.shared.u64 [%rd738], %rd742;
st.shared.u64 [%rd741], %rd739;
add.s64 %rd744, %rd98, %rd729;
ld.shared.u8 %rs220, [%rd744];
add.s64 %rd745, %rd98, %rd733;
ld.shared.u8 %rs221, [%rd745];
st.shared.u8 [%rd744], %rs221;
st.shared.u8 [%rd745], %rs220;

BB16_146:
bar.sync 0;
ld.shared.u16 %rs222, [%rd166];
ld.shared.u16 %rs223, [%rd164];

	{ cvt.f32.f16 %f53, %rs222;}


	
	{ cvt.f32.f16 %f54, %rs223;}


	setp.leu.f32	%p115, %f53, %f54;
@%p115 bra BB16_148;

cvt.u64.u32	%rd751, %r184;
add.s64 %rd753, %rd98, %rd751;
ld.shared.u8 %rs224, [%rd753];
mov.u32 %r896, 1;
setp.ne.s16	%p116, %rs224, 0;
@%p116 bra BB16_149;

BB16_148:
cvt.u64.u32	%rd754, %r185;
add.s64 %rd756, %rd98, %rd754;
ld.shared.u8 %rs225, [%rd756];
setp.eq.s16	%p117, %rs225, 0;
selp.u32	%r896, 1, 0, %p117;

BB16_149:
bfe.u32 %r530, %r28, 6, 1;
setp.ne.s32	%p118, %r896, %r530;
@%p118 bra BB16_151;

cvt.u64.u32	%rd757, %r184;
ld.shared.u16 %rs226, [%rd166];
cvt.u64.u32	%rd761, %r185;
ld.shared.u16 %rs227, [%rd164];
st.shared.u16 [%rd166], %rs227;
st.shared.u16 [%rd164], %rs226;
mul.wide.u32 %rd764, %r184, 8;
add.s64 %rd766, %rd97, %rd764;
ld.shared.u64 %rd767, [%rd766];
mul.wide.u32 %rd768, %r185, 8;
add.s64 %rd769, %rd97, %rd768;
ld.shared.u64 %rd770, [%rd769];
st.shared.u64 [%rd766], %rd770;
st.shared.u64 [%rd769], %rd767;
add.s64 %rd772, %rd98, %rd757;
ld.shared.u8 %rs228, [%rd772];
add.s64 %rd773, %rd98, %rd761;
ld.shared.u8 %rs229, [%rd773];
st.shared.u8 [%rd772], %rs229;
st.shared.u8 [%rd773], %rs228;

BB16_151:
bar.sync 0;
ld.shared.u16 %rs230, [%rd118];
ld.shared.u16 %rs231, [%rd116];

	{ cvt.f32.f16 %f55, %rs230;}


	
	{ cvt.f32.f16 %f56, %rs231;}


	setp.leu.f32	%p119, %f55, %f56;
@%p119 bra BB16_153;

cvt.u64.u32	%rd779, %r160;
add.s64 %rd781, %rd98, %rd779;
ld.shared.u8 %rs232, [%rd781];
mov.u32 %r897, 1;
setp.ne.s16	%p120, %rs232, 0;
@%p120 bra BB16_154;

BB16_153:
cvt.u64.u32	%rd782, %r161;
add.s64 %rd784, %rd98, %rd782;
ld.shared.u8 %rs233, [%rd784];
setp.eq.s16	%p121, %rs233, 0;
selp.u32	%r897, 1, 0, %p121;

BB16_154:
bfe.u32 %r547, %r28, 6, 1;
setp.ne.s32	%p122, %r897, %r547;
@%p122 bra BB16_156;

cvt.u64.u32	%rd785, %r160;
ld.shared.u16 %rs234, [%rd118];
cvt.u64.u32	%rd789, %r161;
ld.shared.u16 %rs235, [%rd116];
st.shared.u16 [%rd118], %rs235;
st.shared.u16 [%rd116], %rs234;
mul.wide.u32 %rd792, %r160, 8;
add.s64 %rd794, %rd97, %rd792;
ld.shared.u64 %rd795, [%rd794];
mul.wide.u32 %rd796, %r161, 8;
add.s64 %rd797, %rd97, %rd796;
ld.shared.u64 %rd798, [%rd797];
st.shared.u64 [%rd794], %rd798;
st.shared.u64 [%rd797], %rd795;
add.s64 %rd800, %rd98, %rd785;
ld.shared.u8 %rs236, [%rd800];
add.s64 %rd801, %rd98, %rd789;
ld.shared.u8 %rs237, [%rd801];
st.shared.u8 [%rd800], %rs237;
st.shared.u8 [%rd801], %rs236;

BB16_156:
bar.sync 0;
ld.shared.u16 %rs238, [%rd23];
ld.shared.u16 %rs239, [%rd23+2];

	{ cvt.f32.f16 %f57, %rs238;}


	
	{ cvt.f32.f16 %f58, %rs239;}


	setp.leu.f32	%p123, %f57, %f58;
@%p123 bra BB16_158;

ld.shared.u8 %rs240, [%rd25];
mov.u32 %r898, 1;
setp.ne.s16	%p124, %rs240, 0;
@%p124 bra BB16_159;

BB16_158:
ld.shared.u8 %rs241, [%rd25+1];
setp.eq.s16	%p125, %rs241, 0;
selp.u32	%r898, 1, 0, %p125;

BB16_159:
bfe.u32 %r556, %r28, 6, 1;
setp.ne.s32	%p126, %r898, %r556;
@%p126 bra BB16_161;

ld.shared.u16 %rs242, [%rd23];
ld.shared.u16 %rs243, [%rd23+2];
st.shared.u16 [%rd23], %rs243;
st.shared.u16 [%rd23+2], %rs242;
mul.wide.u32 %rd815, %r30, 8;
add.s64 %rd817, %rd97, %rd815;
ld.shared.u64 %rd818, [%rd817];
ld.shared.u64 %rd819, [%rd817+8];
st.shared.u64 [%rd817], %rd819;
st.shared.u64 [%rd817+8], %rd818;
ld.shared.u8 %rs244, [%rd25];
ld.shared.u8 %rs245, [%rd25+1];
st.shared.u8 [%rd25], %rs245;
st.shared.u8 [%rd25+1], %rs244;

BB16_161:
bar.sync 0;
and.b32 %r558, %r28, 127;
sub.s32 %r559, %r30, %r558;
add.s32 %r560, %r559, 128;
mul.wide.u32 %rd822, %r560, 2;
add.s64 %rd824, %rd95, %rd822;
mul.wide.u32 %rd825, %r559, 2;
add.s64 %rd826, %rd95, %rd825;
ld.shared.u16 %rs246, [%rd826];
ld.shared.u16 %rs247, [%rd824];

	{ cvt.f32.f16 %f59, %rs246;}


	
	{ cvt.f32.f16 %f60, %rs247;}


	setp.leu.f32	%p127, %f59, %f60;
@%p127 bra BB16_163;

cvt.u64.u32	%rd827, %r559;
add.s64 %rd829, %rd98, %rd827;
ld.shared.u8 %rs248, [%rd829];
mov.u32 %r899, 1;
setp.ne.s16	%p128, %rs248, 0;
@%p128 bra BB16_164;

BB16_163:
cvt.u64.u32	%rd830, %r560;
add.s64 %rd832, %rd98, %rd830;
ld.shared.u8 %rs249, [%rd832];
setp.eq.s16	%p129, %rs249, 0;
selp.u32	%r899, 1, 0, %p129;

BB16_164:
bfe.u32 %r569, %r28, 7, 1;
setp.ne.s32	%p130, %r899, %r569;
@%p130 bra BB16_166;

mul.wide.u32 %rd833, %r559, 8;
add.s64 %rd835, %rd97, %rd833;
mul.wide.u32 %rd836, %r560, 8;
add.s64 %rd837, %rd97, %rd836;
cvt.u64.u32	%rd838, %r559;
ld.shared.u16 %rs250, [%rd826];
cvt.u64.u32	%rd842, %r560;
ld.shared.u16 %rs251, [%rd824];
st.shared.u16 [%rd826], %rs251;
st.shared.u16 [%rd824], %rs250;
ld.shared.u64 %rd845, [%rd835];
ld.shared.u64 %rd846, [%rd837];
st.shared.u64 [%rd835], %rd846;
st.shared.u64 [%rd837], %rd845;
add.s64 %rd848, %rd98, %rd838;
ld.shared.u8 %rs252, [%rd848];
add.s64 %rd849, %rd98, %rd842;
ld.shared.u8 %rs253, [%rd849];
st.shared.u8 [%rd848], %rs253;
st.shared.u8 [%rd849], %rs252;

BB16_166:
bar.sync 0;
ld.shared.u16 %rs254, [%rd638];
ld.shared.u16 %rs255, [%rd636];

	{ cvt.f32.f16 %f61, %rs254;}


	
	{ cvt.f32.f16 %f62, %rs255;}


	setp.leu.f32	%p131, %f61, %f62;
@%p131 bra BB16_168;

cvt.u64.u32	%rd855, %r450;
add.s64 %rd857, %rd98, %rd855;
ld.shared.u8 %rs256, [%rd857];
mov.u32 %r900, 1;
setp.ne.s16	%p132, %rs256, 0;
@%p132 bra BB16_169;

BB16_168:
cvt.u64.u32	%rd858, %r451;
add.s64 %rd860, %rd98, %rd858;
ld.shared.u8 %rs257, [%rd860];
setp.eq.s16	%p133, %rs257, 0;
selp.u32	%r900, 1, 0, %p133;

BB16_169:
bfe.u32 %r588, %r28, 7, 1;
setp.ne.s32	%p134, %r900, %r588;
@%p134 bra BB16_171;

cvt.u64.u32	%rd861, %r450;
ld.shared.u16 %rs258, [%rd638];
cvt.u64.u32	%rd865, %r451;
ld.shared.u16 %rs259, [%rd636];
st.shared.u16 [%rd638], %rs259;
st.shared.u16 [%rd636], %rs258;
mul.wide.u32 %rd868, %r450, 8;
add.s64 %rd870, %rd97, %rd868;
ld.shared.u64 %rd871, [%rd870];
mul.wide.u32 %rd872, %r451, 8;
add.s64 %rd873, %rd97, %rd872;
ld.shared.u64 %rd874, [%rd873];
st.shared.u64 [%rd870], %rd874;
st.shared.u64 [%rd873], %rd871;
add.s64 %rd876, %rd98, %rd861;
ld.shared.u8 %rs260, [%rd876];
add.s64 %rd877, %rd98, %rd865;
ld.shared.u8 %rs261, [%rd877];
st.shared.u8 [%rd876], %rs261;
st.shared.u8 [%rd877], %rs260;

BB16_171:
bar.sync 0;
ld.shared.u16 %rs262, [%rd478];
ld.shared.u16 %rs263, [%rd476];

	{ cvt.f32.f16 %f63, %rs262;}


	
	{ cvt.f32.f16 %f64, %rs263;}


	setp.leu.f32	%p135, %f63, %f64;
@%p135 bra BB16_173;

cvt.u64.u32	%rd883, %r358;
add.s64 %rd885, %rd98, %rd883;
ld.shared.u8 %rs264, [%rd885];
mov.u32 %r901, 1;
setp.ne.s16	%p136, %rs264, 0;
@%p136 bra BB16_174;

BB16_173:
cvt.u64.u32	%rd886, %r359;
add.s64 %rd888, %rd98, %rd886;
ld.shared.u8 %rs265, [%rd888];
setp.eq.s16	%p137, %rs265, 0;
selp.u32	%r901, 1, 0, %p137;

BB16_174:
bfe.u32 %r605, %r28, 7, 1;
setp.ne.s32	%p138, %r901, %r605;
@%p138 bra BB16_176;

cvt.u64.u32	%rd889, %r358;
ld.shared.u16 %rs266, [%rd478];
cvt.u64.u32	%rd893, %r359;
ld.shared.u16 %rs267, [%rd476];
st.shared.u16 [%rd478], %rs267;
st.shared.u16 [%rd476], %rs266;
mul.wide.u32 %rd896, %r358, 8;
add.s64 %rd898, %rd97, %rd896;
ld.shared.u64 %rd899, [%rd898];
mul.wide.u32 %rd900, %r359, 8;
add.s64 %rd901, %rd97, %rd900;
ld.shared.u64 %rd902, [%rd901];
st.shared.u64 [%rd898], %rd902;
st.shared.u64 [%rd901], %rd899;
add.s64 %rd904, %rd98, %rd889;
ld.shared.u8 %rs268, [%rd904];
add.s64 %rd905, %rd98, %rd893;
ld.shared.u8 %rs269, [%rd905];
st.shared.u8 [%rd904], %rs269;
st.shared.u8 [%rd905], %rs268;

BB16_176:
bar.sync 0;
ld.shared.u16 %rs270, [%rd346];
ld.shared.u16 %rs271, [%rd344];

	{ cvt.f32.f16 %f65, %rs270;}


	
	{ cvt.f32.f16 %f66, %rs271;}


	setp.leu.f32	%p139, %f65, %f66;
@%p139 bra BB16_178;

cvt.u64.u32	%rd911, %r283;
add.s64 %rd913, %rd98, %rd911;
ld.shared.u8 %rs272, [%rd913];
mov.u32 %r902, 1;
setp.ne.s16	%p140, %rs272, 0;
@%p140 bra BB16_179;

BB16_178:
cvt.u64.u32	%rd914, %r284;
add.s64 %rd916, %rd98, %rd914;
ld.shared.u8 %rs273, [%rd916];
setp.eq.s16	%p141, %rs273, 0;
selp.u32	%r902, 1, 0, %p141;

BB16_179:
bfe.u32 %r622, %r28, 7, 1;
setp.ne.s32	%p142, %r902, %r622;
@%p142 bra BB16_181;

cvt.u64.u32	%rd917, %r283;
ld.shared.u16 %rs274, [%rd346];
cvt.u64.u32	%rd921, %r284;
ld.shared.u16 %rs275, [%rd344];
st.shared.u16 [%rd346], %rs275;
st.shared.u16 [%rd344], %rs274;
mul.wide.u32 %rd924, %r283, 8;
add.s64 %rd926, %rd97, %rd924;
ld.shared.u64 %rd927, [%rd926];
mul.wide.u32 %rd928, %r284, 8;
add.s64 %rd929, %rd97, %rd928;
ld.shared.u64 %rd930, [%rd929];
st.shared.u64 [%rd926], %rd930;
st.shared.u64 [%rd929], %rd927;
add.s64 %rd932, %rd98, %rd917;
ld.shared.u8 %rs276, [%rd932];
add.s64 %rd933, %rd98, %rd921;
ld.shared.u8 %rs277, [%rd933];
st.shared.u8 [%rd932], %rs277;
st.shared.u8 [%rd933], %rs276;

BB16_181:
bar.sync 0;
ld.shared.u16 %rs278, [%rd242];
ld.shared.u16 %rs279, [%rd240];

	{ cvt.f32.f16 %f67, %rs278;}


	
	{ cvt.f32.f16 %f68, %rs279;}


	setp.leu.f32	%p143, %f67, %f68;
@%p143 bra BB16_183;

cvt.u64.u32	%rd939, %r225;
add.s64 %rd941, %rd98, %rd939;
ld.shared.u8 %rs280, [%rd941];
mov.u32 %r903, 1;
setp.ne.s16	%p144, %rs280, 0;
@%p144 bra BB16_184;

BB16_183:
cvt.u64.u32	%rd942, %r226;
add.s64 %rd944, %rd98, %rd942;
ld.shared.u8 %rs281, [%rd944];
setp.eq.s16	%p145, %rs281, 0;
selp.u32	%r903, 1, 0, %p145;

BB16_184:
bfe.u32 %r639, %r28, 7, 1;
setp.ne.s32	%p146, %r903, %r639;
@%p146 bra BB16_186;

cvt.u64.u32	%rd945, %r225;
ld.shared.u16 %rs282, [%rd242];
cvt.u64.u32	%rd949, %r226;
ld.shared.u16 %rs283, [%rd240];
st.shared.u16 [%rd242], %rs283;
st.shared.u16 [%rd240], %rs282;
mul.wide.u32 %rd952, %r225, 8;
add.s64 %rd954, %rd97, %rd952;
ld.shared.u64 %rd955, [%rd954];
mul.wide.u32 %rd956, %r226, 8;
add.s64 %rd957, %rd97, %rd956;
ld.shared.u64 %rd958, [%rd957];
st.shared.u64 [%rd954], %rd958;
st.shared.u64 [%rd957], %rd955;
add.s64 %rd960, %rd98, %rd945;
ld.shared.u8 %rs284, [%rd960];
add.s64 %rd961, %rd98, %rd949;
ld.shared.u8 %rs285, [%rd961];
st.shared.u8 [%rd960], %rs285;
st.shared.u8 [%rd961], %rs284;

BB16_186:
bar.sync 0;
ld.shared.u16 %rs286, [%rd166];
ld.shared.u16 %rs287, [%rd164];

	{ cvt.f32.f16 %f69, %rs286;}


	
	{ cvt.f32.f16 %f70, %rs287;}


	setp.leu.f32	%p147, %f69, %f70;
@%p147 bra BB16_188;

cvt.u64.u32	%rd967, %r184;
add.s64 %rd969, %rd98, %rd967;
ld.shared.u8 %rs288, [%rd969];
mov.u32 %r904, 1;
setp.ne.s16	%p148, %rs288, 0;
@%p148 bra BB16_189;

BB16_188:
cvt.u64.u32	%rd970, %r185;
add.s64 %rd972, %rd98, %rd970;
ld.shared.u8 %rs289, [%rd972];
setp.eq.s16	%p149, %rs289, 0;
selp.u32	%r904, 1, 0, %p149;

BB16_189:
bfe.u32 %r656, %r28, 7, 1;
setp.ne.s32	%p150, %r904, %r656;
@%p150 bra BB16_191;

cvt.u64.u32	%rd973, %r184;
ld.shared.u16 %rs290, [%rd166];
cvt.u64.u32	%rd977, %r185;
ld.shared.u16 %rs291, [%rd164];
st.shared.u16 [%rd166], %rs291;
st.shared.u16 [%rd164], %rs290;
mul.wide.u32 %rd980, %r184, 8;
add.s64 %rd982, %rd97, %rd980;
ld.shared.u64 %rd983, [%rd982];
mul.wide.u32 %rd984, %r185, 8;
add.s64 %rd985, %rd97, %rd984;
ld.shared.u64 %rd986, [%rd985];
st.shared.u64 [%rd982], %rd986;
st.shared.u64 [%rd985], %rd983;
add.s64 %rd988, %rd98, %rd973;
ld.shared.u8 %rs292, [%rd988];
add.s64 %rd989, %rd98, %rd977;
ld.shared.u8 %rs293, [%rd989];
st.shared.u8 [%rd988], %rs293;
st.shared.u8 [%rd989], %rs292;

BB16_191:
bar.sync 0;
ld.shared.u16 %rs294, [%rd118];
ld.shared.u16 %rs295, [%rd116];

	{ cvt.f32.f16 %f71, %rs294;}


	
	{ cvt.f32.f16 %f72, %rs295;}


	setp.leu.f32	%p151, %f71, %f72;
@%p151 bra BB16_193;

cvt.u64.u32	%rd995, %r160;
add.s64 %rd997, %rd98, %rd995;
ld.shared.u8 %rs296, [%rd997];
mov.u32 %r905, 1;
setp.ne.s16	%p152, %rs296, 0;
@%p152 bra BB16_194;

BB16_193:
cvt.u64.u32	%rd998, %r161;
add.s64 %rd1000, %rd98, %rd998;
ld.shared.u8 %rs297, [%rd1000];
setp.eq.s16	%p153, %rs297, 0;
selp.u32	%r905, 1, 0, %p153;

BB16_194:
bfe.u32 %r673, %r28, 7, 1;
setp.ne.s32	%p154, %r905, %r673;
@%p154 bra BB16_196;

cvt.u64.u32	%rd1001, %r160;
ld.shared.u16 %rs298, [%rd118];
cvt.u64.u32	%rd1005, %r161;
ld.shared.u16 %rs299, [%rd116];
st.shared.u16 [%rd118], %rs299;
st.shared.u16 [%rd116], %rs298;
mul.wide.u32 %rd1008, %r160, 8;
add.s64 %rd1010, %rd97, %rd1008;
ld.shared.u64 %rd1011, [%rd1010];
mul.wide.u32 %rd1012, %r161, 8;
add.s64 %rd1013, %rd97, %rd1012;
ld.shared.u64 %rd1014, [%rd1013];
st.shared.u64 [%rd1010], %rd1014;
st.shared.u64 [%rd1013], %rd1011;
add.s64 %rd1016, %rd98, %rd1001;
ld.shared.u8 %rs300, [%rd1016];
add.s64 %rd1017, %rd98, %rd1005;
ld.shared.u8 %rs301, [%rd1017];
st.shared.u8 [%rd1016], %rs301;
st.shared.u8 [%rd1017], %rs300;

BB16_196:
bar.sync 0;
ld.shared.u16 %rs302, [%rd23];
ld.shared.u16 %rs303, [%rd23+2];

	{ cvt.f32.f16 %f73, %rs302;}


	
	{ cvt.f32.f16 %f74, %rs303;}


	setp.leu.f32	%p155, %f73, %f74;
@%p155 bra BB16_198;

ld.shared.u8 %rs304, [%rd25];
mov.u32 %r906, 1;
setp.ne.s16	%p156, %rs304, 0;
@%p156 bra BB16_199;

BB16_198:
ld.shared.u8 %rs305, [%rd25+1];
setp.eq.s16	%p157, %rs305, 0;
selp.u32	%r906, 1, 0, %p157;

BB16_199:
bfe.u32 %r682, %r28, 7, 1;
setp.ne.s32	%p158, %r906, %r682;
@%p158 bra BB16_201;

ld.shared.u16 %rs306, [%rd23];
ld.shared.u16 %rs307, [%rd23+2];
st.shared.u16 [%rd23], %rs307;
st.shared.u16 [%rd23+2], %rs306;
mul.wide.u32 %rd1031, %r30, 8;
add.s64 %rd1033, %rd97, %rd1031;
ld.shared.u64 %rd1034, [%rd1033];
ld.shared.u64 %rd1035, [%rd1033+8];
st.shared.u64 [%rd1033], %rd1035;
st.shared.u64 [%rd1033+8], %rd1034;
ld.shared.u8 %rs308, [%rd25];
ld.shared.u8 %rs309, [%rd25+1];
st.shared.u8 [%rd25], %rs309;
st.shared.u8 [%rd25+1], %rs308;

BB16_201:
bfe.u32 %r109, %r28, 8, 1;
mov.u32 %r907, 256;

BB16_202:
bar.sync 0;
add.s32 %r685, %r907, -1;
and.b32 %r686, %r685, %r28;
sub.s32 %r688, %r30, %r686;
add.s32 %r689, %r688, %r907;
cvt.u64.u32	%rd26, %r689;
mul.wide.u32 %rd1038, %r689, 2;
add.s64 %rd30, %rd95, %rd1038;
add.s64 %rd27, %rd98, %rd26;
cvt.u64.u32	%rd28, %r688;
mul.wide.u32 %rd1041, %r688, 2;
add.s64 %rd29, %rd95, %rd1041;
ld.shared.u16 %rs310, [%rd29];
ld.shared.u16 %rs311, [%rd30];

	{ cvt.f32.f16 %f75, %rs310;}


	
	{ cvt.f32.f16 %f76, %rs311;}


	add.s64 %rd31, %rd98, %rd28;
setp.leu.f32	%p159, %f75, %f76;
@%p159 bra BB16_204;

ld.shared.u8 %rs312, [%rd31];
mov.u32 %r908, 1;
setp.ne.s16	%p160, %rs312, 0;
@%p160 bra BB16_205;

BB16_204:
ld.shared.u8 %rs313, [%rd27];
setp.eq.s16	%p161, %rs313, 0;
selp.u32	%r908, 1, 0, %p161;

BB16_205:
setp.ne.s32	%p162, %r908, %r109;
@%p162 bra BB16_207;

shl.b64 %rd1042, %rd26, 3;
add.s64 %rd1044, %rd97, %rd1042;
ld.shared.u16 %rs314, [%rd29];
ld.shared.u16 %rs315, [%rd30];
st.shared.u16 [%rd29], %rs315;
st.shared.u16 [%rd30], %rs314;
shl.b64 %rd1045, %rd28, 3;
add.s64 %rd1046, %rd97, %rd1045;
ld.shared.u64 %rd1047, [%rd1046];
ld.shared.u64 %rd1048, [%rd1044];
st.shared.u64 [%rd1046], %rd1048;
st.shared.u64 [%rd1044], %rd1047;
ld.shared.u8 %rs316, [%rd31];
ld.shared.u8 %rs317, [%rd27];
st.shared.u8 [%rd31], %rs317;
st.shared.u8 [%rd27], %rs316;

BB16_207:
shr.u32 %r113, %r907, 1;
bar.sync 0;
add.s32 %r691, %r113, -1;
and.b32 %r692, %r691, %r28;
sub.s32 %r694, %r30, %r692;
add.s32 %r695, %r694, %r113;
cvt.u64.u32	%rd32, %r695;
mul.wide.u32 %rd1049, %r695, 2;
add.s64 %rd36, %rd95, %rd1049;
add.s64 %rd33, %rd98, %rd32;
cvt.u64.u32	%rd34, %r694;
mul.wide.u32 %rd1052, %r694, 2;
add.s64 %rd35, %rd95, %rd1052;
ld.shared.u16 %rs318, [%rd35];
ld.shared.u16 %rs319, [%rd36];

	{ cvt.f32.f16 %f77, %rs318;}


	
	{ cvt.f32.f16 %f78, %rs319;}


	add.s64 %rd37, %rd98, %rd34;
setp.leu.f32	%p163, %f77, %f78;
@%p163 bra BB16_209;

ld.shared.u8 %rs320, [%rd37];
mov.u32 %r909, 1;
setp.ne.s16	%p164, %rs320, 0;
@%p164 bra BB16_210;

BB16_209:
ld.shared.u8 %rs321, [%rd33];
setp.eq.s16	%p165, %rs321, 0;
selp.u32	%r909, 1, 0, %p165;

BB16_210:
setp.ne.s32	%p166, %r909, %r109;
@%p166 bra BB16_212;

shl.b64 %rd1053, %rd32, 3;
add.s64 %rd1055, %rd97, %rd1053;
ld.shared.u16 %rs322, [%rd35];
ld.shared.u16 %rs323, [%rd36];
st.shared.u16 [%rd35], %rs323;
st.shared.u16 [%rd36], %rs322;
shl.b64 %rd1056, %rd34, 3;
add.s64 %rd1057, %rd97, %rd1056;
ld.shared.u64 %rd1058, [%rd1057];
ld.shared.u64 %rd1059, [%rd1055];
st.shared.u64 [%rd1057], %rd1059;
st.shared.u64 [%rd1055], %rd1058;
ld.shared.u8 %rs324, [%rd37];
ld.shared.u8 %rs325, [%rd33];
st.shared.u8 [%rd37], %rs325;
st.shared.u8 [%rd33], %rs324;

BB16_212:
shr.u32 %r116, %r907, 2;
bar.sync 0;
add.s32 %r697, %r116, -1;
and.b32 %r698, %r697, %r28;
sub.s32 %r700, %r30, %r698;
add.s32 %r701, %r700, %r116;
cvt.u64.u32	%rd38, %r701;
mul.wide.u32 %rd1060, %r701, 2;
add.s64 %rd42, %rd95, %rd1060;
add.s64 %rd39, %rd98, %rd38;
cvt.u64.u32	%rd40, %r700;
mul.wide.u32 %rd1063, %r700, 2;
add.s64 %rd41, %rd95, %rd1063;
ld.shared.u16 %rs326, [%rd41];
ld.shared.u16 %rs327, [%rd42];

	{ cvt.f32.f16 %f79, %rs326;}


	
	{ cvt.f32.f16 %f80, %rs327;}


	add.s64 %rd43, %rd98, %rd40;
setp.leu.f32	%p167, %f79, %f80;
@%p167 bra BB16_214;

ld.shared.u8 %rs328, [%rd43];
mov.u32 %r910, 1;
setp.ne.s16	%p168, %rs328, 0;
@%p168 bra BB16_215;

BB16_214:
ld.shared.u8 %rs329, [%rd39];
setp.eq.s16	%p169, %rs329, 0;
selp.u32	%r910, 1, 0, %p169;

BB16_215:
setp.ne.s32	%p170, %r910, %r109;
@%p170 bra BB16_217;

shl.b64 %rd1064, %rd38, 3;
add.s64 %rd1066, %rd97, %rd1064;
ld.shared.u16 %rs330, [%rd41];
ld.shared.u16 %rs331, [%rd42];
st.shared.u16 [%rd41], %rs331;
st.shared.u16 [%rd42], %rs330;
shl.b64 %rd1067, %rd40, 3;
add.s64 %rd1068, %rd97, %rd1067;
ld.shared.u64 %rd1069, [%rd1068];
ld.shared.u64 %rd1070, [%rd1066];
st.shared.u64 [%rd1068], %rd1070;
st.shared.u64 [%rd1066], %rd1069;
ld.shared.u8 %rs332, [%rd43];
ld.shared.u8 %rs333, [%rd39];
st.shared.u8 [%rd43], %rs333;
st.shared.u8 [%rd39], %rs332;

BB16_217:
shr.u32 %r907, %r907, 3;
setp.ne.s32	%p171, %r907, 0;
@%p171 bra BB16_202;

bfe.u32 %r120, %r28, 9, 1;
mov.u32 %r911, 512;

BB16_219:
bar.sync 0;
add.s32 %r704, %r911, -1;
and.b32 %r705, %r704, %r28;
sub.s32 %r707, %r30, %r705;
add.s32 %r708, %r707, %r911;
cvt.u64.u32	%rd44, %r708;
mul.wide.u32 %rd1071, %r708, 2;
add.s64 %rd48, %rd95, %rd1071;
add.s64 %rd45, %rd98, %rd44;
cvt.u64.u32	%rd46, %r707;
mul.wide.u32 %rd1074, %r707, 2;
add.s64 %rd47, %rd95, %rd1074;
ld.shared.u16 %rs334, [%rd47];
ld.shared.u16 %rs335, [%rd48];

	{ cvt.f32.f16 %f81, %rs334;}


	
	{ cvt.f32.f16 %f82, %rs335;}


	add.s64 %rd49, %rd98, %rd46;
setp.leu.f32	%p172, %f81, %f82;
@%p172 bra BB16_221;

ld.shared.u8 %rs336, [%rd49];
mov.u32 %r912, 1;
setp.ne.s16	%p173, %rs336, 0;
@%p173 bra BB16_222;

BB16_221:
ld.shared.u8 %rs337, [%rd45];
setp.eq.s16	%p174, %rs337, 0;
selp.u32	%r912, 1, 0, %p174;

BB16_222:
setp.ne.s32	%p175, %r912, %r120;
@%p175 bra BB16_224;

shl.b64 %rd1075, %rd44, 3;
add.s64 %rd1077, %rd97, %rd1075;
ld.shared.u16 %rs338, [%rd47];
ld.shared.u16 %rs339, [%rd48];
st.shared.u16 [%rd47], %rs339;
st.shared.u16 [%rd48], %rs338;
shl.b64 %rd1078, %rd46, 3;
add.s64 %rd1079, %rd97, %rd1078;
ld.shared.u64 %rd1080, [%rd1079];
ld.shared.u64 %rd1081, [%rd1077];
st.shared.u64 [%rd1079], %rd1081;
st.shared.u64 [%rd1077], %rd1080;
ld.shared.u8 %rs340, [%rd49];
ld.shared.u8 %rs341, [%rd45];
st.shared.u8 [%rd49], %rs341;
st.shared.u8 [%rd45], %rs340;

BB16_224:
shr.u32 %r124, %r911, 1;
bar.sync 0;
add.s32 %r710, %r124, -1;
and.b32 %r711, %r710, %r28;
sub.s32 %r713, %r30, %r711;
add.s32 %r714, %r713, %r124;
cvt.u64.u32	%rd50, %r714;
mul.wide.u32 %rd1082, %r714, 2;
add.s64 %rd54, %rd95, %rd1082;
add.s64 %rd51, %rd98, %rd50;
cvt.u64.u32	%rd52, %r713;
mul.wide.u32 %rd1085, %r713, 2;
add.s64 %rd53, %rd95, %rd1085;
ld.shared.u16 %rs342, [%rd53];
ld.shared.u16 %rs343, [%rd54];

	{ cvt.f32.f16 %f83, %rs342;}


	
	{ cvt.f32.f16 %f84, %rs343;}


	add.s64 %rd55, %rd98, %rd52;
setp.leu.f32	%p176, %f83, %f84;
@%p176 bra BB16_226;

ld.shared.u8 %rs344, [%rd55];
mov.u32 %r913, 1;
setp.ne.s16	%p177, %rs344, 0;
@%p177 bra BB16_227;

BB16_226:
ld.shared.u8 %rs345, [%rd51];
setp.eq.s16	%p178, %rs345, 0;
selp.u32	%r913, 1, 0, %p178;

BB16_227:
setp.ne.s32	%p179, %r913, %r120;
@%p179 bra BB16_229;

shl.b64 %rd1086, %rd50, 3;
add.s64 %rd1088, %rd97, %rd1086;
ld.shared.u16 %rs346, [%rd53];
ld.shared.u16 %rs347, [%rd54];
st.shared.u16 [%rd53], %rs347;
st.shared.u16 [%rd54], %rs346;
shl.b64 %rd1089, %rd52, 3;
add.s64 %rd1090, %rd97, %rd1089;
ld.shared.u64 %rd1091, [%rd1090];
ld.shared.u64 %rd1092, [%rd1088];
st.shared.u64 [%rd1090], %rd1092;
st.shared.u64 [%rd1088], %rd1091;
ld.shared.u8 %rs348, [%rd55];
ld.shared.u8 %rs349, [%rd51];
st.shared.u8 [%rd55], %rs349;
st.shared.u8 [%rd51], %rs348;

BB16_229:
shr.u32 %r911, %r911, 2;
setp.ne.s32	%p180, %r911, 0;
@%p180 bra BB16_219;

bar.sync 0;
and.b32 %r716, %r28, 1023;
sub.s32 %r717, %r30, %r716;
add.s32 %r718, %r717, 1024;
cvt.u64.u32	%rd56, %r718;
mul.wide.u32 %rd1093, %r718, 2;
add.s64 %rd59, %rd95, %rd1093;
cvt.u64.u32	%rd57, %r717;
mul.wide.u32 %rd1095, %r717, 2;
add.s64 %rd58, %rd95, %rd1095;
ld.shared.u16 %rs350, [%rd58];
ld.shared.u16 %rs351, [%rd59];

	{ cvt.f32.f16 %f85, %rs350;}


	
	{ cvt.f32.f16 %f86, %rs351;}


	add.s64 %rd60, %rd98, %rd57;
setp.leu.f32	%p181, %f85, %f86;
@%p181 bra BB16_232;

ld.shared.u8 %rs352, [%rd60];
setp.ne.s16	%p182, %rs352, 0;
@%p182 bra BB16_234;

BB16_232:
add.s64 %rd61, %rd98, %rd56;
ld.shared.u8 %rs7, [%rd61];
setp.eq.s16	%p183, %rs7, 0;
@%p183 bra BB16_234;

shl.b64 %rd1098, %rd56, 3;
add.s64 %rd1100, %rd97, %rd1098;
ld.shared.u16 %rs353, [%rd58];
ld.shared.u16 %rs354, [%rd59];
st.shared.u16 [%rd58], %rs354;
st.shared.u16 [%rd59], %rs353;
shl.b64 %rd1101, %rd57, 3;
add.s64 %rd1102, %rd97, %rd1101;
ld.shared.u64 %rd1103, [%rd1102];
ld.shared.u64 %rd1104, [%rd1100];
st.shared.u64 [%rd1102], %rd1104;
st.shared.u64 [%rd1100], %rd1103;
ld.shared.u8 %rs355, [%rd60];
st.shared.u8 [%rd60], %rs7;
st.shared.u8 [%rd61], %rs355;

BB16_234:
bar.sync 0;
shl.b32 %r848, %r28, 1;
mov.u64 %rd1365, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r720, %r28, 511;
sub.s32 %r721, %r848, %r720;
add.s32 %r722, %r721, 512;
cvt.u64.u32	%rd62, %r722;
mul.wide.u32 %rd1105, %r722, 2;
add.s64 %rd65, %rd1365, %rd1105;
cvt.u64.u32	%rd63, %r721;
mul.wide.u32 %rd1107, %r721, 2;
add.s64 %rd64, %rd1365, %rd1107;
ld.shared.u16 %rs356, [%rd64];
ld.shared.u16 %rs357, [%rd65];

	{ cvt.f32.f16 %f87, %rs356;}


	
	{ cvt.f32.f16 %f88, %rs357;}


	add.s64 %rd66, %rd98, %rd63;
setp.leu.f32	%p184, %f87, %f88;
@%p184 bra BB16_236;

ld.shared.u8 %rs358, [%rd66];
setp.ne.s16	%p185, %rs358, 0;
@%p185 bra BB16_238;

BB16_236:
add.s64 %rd67, %rd98, %rd62;
ld.shared.u8 %rs8, [%rd67];
setp.eq.s16	%p186, %rs8, 0;
@%p186 bra BB16_238;

shl.b64 %rd1110, %rd62, 3;
add.s64 %rd1112, %rd97, %rd1110;
ld.shared.u16 %rs359, [%rd64];
ld.shared.u16 %rs360, [%rd65];
st.shared.u16 [%rd64], %rs360;
st.shared.u16 [%rd65], %rs359;
shl.b64 %rd1113, %rd63, 3;
add.s64 %rd1114, %rd97, %rd1113;
ld.shared.u64 %rd1115, [%rd1114];
ld.shared.u64 %rd1116, [%rd1112];
st.shared.u64 [%rd1114], %rd1116;
st.shared.u64 [%rd1112], %rd1115;
ld.shared.u8 %rs361, [%rd66];
st.shared.u8 [%rd66], %rs8;
st.shared.u8 [%rd67], %rs361;

BB16_238:
bar.sync 0;
shl.b32 %r849, %r28, 1;
mov.u64 %rd1366, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r724, %r28, 255;
sub.s32 %r725, %r849, %r724;
add.s32 %r726, %r725, 256;
cvt.u64.u32	%rd68, %r726;
mul.wide.u32 %rd1117, %r726, 2;
add.s64 %rd71, %rd1366, %rd1117;
cvt.u64.u32	%rd69, %r725;
mul.wide.u32 %rd1119, %r725, 2;
add.s64 %rd70, %rd1366, %rd1119;
ld.shared.u16 %rs362, [%rd70];
ld.shared.u16 %rs363, [%rd71];

	{ cvt.f32.f16 %f89, %rs362;}


	
	{ cvt.f32.f16 %f90, %rs363;}


	add.s64 %rd72, %rd98, %rd69;
setp.leu.f32	%p187, %f89, %f90;
@%p187 bra BB16_240;

ld.shared.u8 %rs364, [%rd72];
setp.ne.s16	%p188, %rs364, 0;
@%p188 bra BB16_242;

BB16_240:
add.s64 %rd73, %rd98, %rd68;
ld.shared.u8 %rs9, [%rd73];
setp.eq.s16	%p189, %rs9, 0;
@%p189 bra BB16_242;

shl.b64 %rd1122, %rd68, 3;
add.s64 %rd1124, %rd97, %rd1122;
ld.shared.u16 %rs365, [%rd70];
ld.shared.u16 %rs366, [%rd71];
st.shared.u16 [%rd70], %rs366;
st.shared.u16 [%rd71], %rs365;
shl.b64 %rd1125, %rd69, 3;
add.s64 %rd1126, %rd97, %rd1125;
ld.shared.u64 %rd1127, [%rd1126];
ld.shared.u64 %rd1128, [%rd1124];
st.shared.u64 [%rd1126], %rd1128;
st.shared.u64 [%rd1124], %rd1127;
ld.shared.u8 %rs367, [%rd72];
st.shared.u8 [%rd72], %rs9;
st.shared.u8 [%rd73], %rs367;

BB16_242:
bar.sync 0;
ld.shared.u16 %rs368, [%rd826];
ld.shared.u16 %rs369, [%rd824];

	{ cvt.f32.f16 %f91, %rs368;}


	
	{ cvt.f32.f16 %f92, %rs369;}


	setp.leu.f32	%p190, %f91, %f92;
@%p190 bra BB16_244;

cvt.u64.u32	%rd1134, %r559;
add.s64 %rd1136, %rd98, %rd1134;
ld.shared.u8 %rs370, [%rd1136];
setp.ne.s16	%p191, %rs370, 0;
@%p191 bra BB16_246;

BB16_244:
cvt.u64.u32	%rd1137, %r560;
add.s64 %rd1139, %rd98, %rd1137;
ld.shared.u8 %rs10, [%rd1139];
setp.eq.s16	%p192, %rs10, 0;
@%p192 bra BB16_246;

cvt.u64.u32	%rd1140, %r559;
ld.shared.u16 %rs371, [%rd826];
ld.shared.u16 %rs372, [%rd824];
st.shared.u16 [%rd826], %rs372;
st.shared.u16 [%rd824], %rs371;
mul.wide.u32 %rd1147, %r559, 8;
add.s64 %rd1149, %rd97, %rd1147;
ld.shared.u64 %rd1150, [%rd1149];
mul.wide.u32 %rd1151, %r560, 8;
add.s64 %rd1152, %rd97, %rd1151;
ld.shared.u64 %rd1153, [%rd1152];
st.shared.u64 [%rd1149], %rd1153;
st.shared.u64 [%rd1152], %rd1150;
add.s64 %rd1155, %rd98, %rd1140;
ld.shared.u8 %rs373, [%rd1155];
st.shared.u8 [%rd1155], %rs10;
st.shared.u8 [%rd1139], %rs373;

BB16_246:
bar.sync 0;
ld.shared.u16 %rs374, [%rd638];
ld.shared.u16 %rs375, [%rd636];

	{ cvt.f32.f16 %f93, %rs374;}


	
	{ cvt.f32.f16 %f94, %rs375;}


	setp.leu.f32	%p193, %f93, %f94;
@%p193 bra BB16_248;

cvt.u64.u32	%rd1162, %r450;
add.s64 %rd1164, %rd98, %rd1162;
ld.shared.u8 %rs376, [%rd1164];
setp.ne.s16	%p194, %rs376, 0;
@%p194 bra BB16_250;

BB16_248:
cvt.u64.u32	%rd1165, %r451;
add.s64 %rd1167, %rd98, %rd1165;
ld.shared.u8 %rs11, [%rd1167];
setp.eq.s16	%p195, %rs11, 0;
@%p195 bra BB16_250;

cvt.u64.u32	%rd1168, %r450;
ld.shared.u16 %rs377, [%rd638];
ld.shared.u16 %rs378, [%rd636];
st.shared.u16 [%rd638], %rs378;
st.shared.u16 [%rd636], %rs377;
mul.wide.u32 %rd1175, %r450, 8;
add.s64 %rd1177, %rd97, %rd1175;
ld.shared.u64 %rd1178, [%rd1177];
mul.wide.u32 %rd1179, %r451, 8;
add.s64 %rd1180, %rd97, %rd1179;
ld.shared.u64 %rd1181, [%rd1180];
st.shared.u64 [%rd1177], %rd1181;
st.shared.u64 [%rd1180], %rd1178;
add.s64 %rd1183, %rd98, %rd1168;
ld.shared.u8 %rs379, [%rd1183];
st.shared.u8 [%rd1183], %rs11;
st.shared.u8 [%rd1167], %rs379;

BB16_250:
bar.sync 0;
ld.shared.u16 %rs380, [%rd478];
ld.shared.u16 %rs381, [%rd476];

	{ cvt.f32.f16 %f95, %rs380;}


	
	{ cvt.f32.f16 %f96, %rs381;}


	setp.leu.f32	%p196, %f95, %f96;
@%p196 bra BB16_252;

cvt.u64.u32	%rd1190, %r358;
add.s64 %rd1192, %rd98, %rd1190;
ld.shared.u8 %rs382, [%rd1192];
setp.ne.s16	%p197, %rs382, 0;
@%p197 bra BB16_254;

BB16_252:
cvt.u64.u32	%rd1193, %r359;
add.s64 %rd1195, %rd98, %rd1193;
ld.shared.u8 %rs12, [%rd1195];
setp.eq.s16	%p198, %rs12, 0;
@%p198 bra BB16_254;

cvt.u64.u32	%rd1196, %r358;
ld.shared.u16 %rs383, [%rd478];
ld.shared.u16 %rs384, [%rd476];
st.shared.u16 [%rd478], %rs384;
st.shared.u16 [%rd476], %rs383;
mul.wide.u32 %rd1203, %r358, 8;
add.s64 %rd1205, %rd97, %rd1203;
ld.shared.u64 %rd1206, [%rd1205];
mul.wide.u32 %rd1207, %r359, 8;
add.s64 %rd1208, %rd97, %rd1207;
ld.shared.u64 %rd1209, [%rd1208];
st.shared.u64 [%rd1205], %rd1209;
st.shared.u64 [%rd1208], %rd1206;
add.s64 %rd1211, %rd98, %rd1196;
ld.shared.u8 %rs385, [%rd1211];
st.shared.u8 [%rd1211], %rs12;
st.shared.u8 [%rd1195], %rs385;

BB16_254:
bar.sync 0;
ld.shared.u16 %rs386, [%rd346];
ld.shared.u16 %rs387, [%rd344];

	{ cvt.f32.f16 %f97, %rs386;}


	
	{ cvt.f32.f16 %f98, %rs387;}


	setp.leu.f32	%p199, %f97, %f98;
@%p199 bra BB16_256;

cvt.u64.u32	%rd1218, %r283;
add.s64 %rd1220, %rd98, %rd1218;
ld.shared.u8 %rs388, [%rd1220];
setp.ne.s16	%p200, %rs388, 0;
@%p200 bra BB16_258;

BB16_256:
cvt.u64.u32	%rd1221, %r284;
add.s64 %rd1223, %rd98, %rd1221;
ld.shared.u8 %rs13, [%rd1223];
setp.eq.s16	%p201, %rs13, 0;
@%p201 bra BB16_258;

cvt.u64.u32	%rd1224, %r283;
ld.shared.u16 %rs389, [%rd346];
ld.shared.u16 %rs390, [%rd344];
st.shared.u16 [%rd346], %rs390;
st.shared.u16 [%rd344], %rs389;
mul.wide.u32 %rd1231, %r283, 8;
add.s64 %rd1233, %rd97, %rd1231;
ld.shared.u64 %rd1234, [%rd1233];
mul.wide.u32 %rd1235, %r284, 8;
add.s64 %rd1236, %rd97, %rd1235;
ld.shared.u64 %rd1237, [%rd1236];
st.shared.u64 [%rd1233], %rd1237;
st.shared.u64 [%rd1236], %rd1234;
add.s64 %rd1239, %rd98, %rd1224;
ld.shared.u8 %rs391, [%rd1239];
st.shared.u8 [%rd1239], %rs13;
st.shared.u8 [%rd1223], %rs391;

BB16_258:
bar.sync 0;
ld.shared.u16 %rs392, [%rd242];
ld.shared.u16 %rs393, [%rd240];

	{ cvt.f32.f16 %f99, %rs392;}


	
	{ cvt.f32.f16 %f100, %rs393;}


	setp.leu.f32	%p202, %f99, %f100;
@%p202 bra BB16_260;

cvt.u64.u32	%rd1246, %r225;
add.s64 %rd1248, %rd98, %rd1246;
ld.shared.u8 %rs394, [%rd1248];
setp.ne.s16	%p203, %rs394, 0;
@%p203 bra BB16_262;

BB16_260:
cvt.u64.u32	%rd1249, %r226;
add.s64 %rd1251, %rd98, %rd1249;
ld.shared.u8 %rs14, [%rd1251];
setp.eq.s16	%p204, %rs14, 0;
@%p204 bra BB16_262;

cvt.u64.u32	%rd1252, %r225;
ld.shared.u16 %rs395, [%rd242];
ld.shared.u16 %rs396, [%rd240];
st.shared.u16 [%rd242], %rs396;
st.shared.u16 [%rd240], %rs395;
mul.wide.u32 %rd1259, %r225, 8;
add.s64 %rd1261, %rd97, %rd1259;
ld.shared.u64 %rd1262, [%rd1261];
mul.wide.u32 %rd1263, %r226, 8;
add.s64 %rd1264, %rd97, %rd1263;
ld.shared.u64 %rd1265, [%rd1264];
st.shared.u64 [%rd1261], %rd1265;
st.shared.u64 [%rd1264], %rd1262;
add.s64 %rd1267, %rd98, %rd1252;
ld.shared.u8 %rs397, [%rd1267];
st.shared.u8 [%rd1267], %rs14;
st.shared.u8 [%rd1251], %rs397;

BB16_262:
bar.sync 0;
ld.shared.u16 %rs398, [%rd166];
ld.shared.u16 %rs399, [%rd164];

	{ cvt.f32.f16 %f101, %rs398;}


	
	{ cvt.f32.f16 %f102, %rs399;}


	setp.leu.f32	%p205, %f101, %f102;
@%p205 bra BB16_264;

cvt.u64.u32	%rd1274, %r184;
add.s64 %rd1276, %rd98, %rd1274;
ld.shared.u8 %rs400, [%rd1276];
setp.ne.s16	%p206, %rs400, 0;
@%p206 bra BB16_266;

BB16_264:
cvt.u64.u32	%rd1277, %r185;
add.s64 %rd1279, %rd98, %rd1277;
ld.shared.u8 %rs15, [%rd1279];
setp.eq.s16	%p207, %rs15, 0;
@%p207 bra BB16_266;

cvt.u64.u32	%rd1280, %r184;
ld.shared.u16 %rs401, [%rd166];
ld.shared.u16 %rs402, [%rd164];
st.shared.u16 [%rd166], %rs402;
st.shared.u16 [%rd164], %rs401;
mul.wide.u32 %rd1287, %r184, 8;
add.s64 %rd1289, %rd97, %rd1287;
ld.shared.u64 %rd1290, [%rd1289];
mul.wide.u32 %rd1291, %r185, 8;
add.s64 %rd1292, %rd97, %rd1291;
ld.shared.u64 %rd1293, [%rd1292];
st.shared.u64 [%rd1289], %rd1293;
st.shared.u64 [%rd1292], %rd1290;
add.s64 %rd1295, %rd98, %rd1280;
ld.shared.u8 %rs403, [%rd1295];
st.shared.u8 [%rd1295], %rs15;
st.shared.u8 [%rd1279], %rs403;

BB16_266:
bar.sync 0;
ld.shared.u16 %rs404, [%rd118];
ld.shared.u16 %rs405, [%rd116];

	{ cvt.f32.f16 %f103, %rs404;}


	
	{ cvt.f32.f16 %f104, %rs405;}


	setp.leu.f32	%p208, %f103, %f104;
@%p208 bra BB16_268;

cvt.u64.u32	%rd1302, %r160;
add.s64 %rd1304, %rd98, %rd1302;
ld.shared.u8 %rs406, [%rd1304];
setp.ne.s16	%p209, %rs406, 0;
@%p209 bra BB16_270;

BB16_268:
cvt.u64.u32	%rd1305, %r161;
add.s64 %rd1307, %rd98, %rd1305;
ld.shared.u8 %rs16, [%rd1307];
setp.eq.s16	%p210, %rs16, 0;
@%p210 bra BB16_270;

cvt.u64.u32	%rd1308, %r160;
ld.shared.u16 %rs407, [%rd118];
ld.shared.u16 %rs408, [%rd116];
st.shared.u16 [%rd118], %rs408;
st.shared.u16 [%rd116], %rs407;
mul.wide.u32 %rd1315, %r160, 8;
add.s64 %rd1317, %rd97, %rd1315;
ld.shared.u64 %rd1318, [%rd1317];
mul.wide.u32 %rd1319, %r161, 8;
add.s64 %rd1320, %rd97, %rd1319;
ld.shared.u64 %rd1321, [%rd1320];
st.shared.u64 [%rd1317], %rd1321;
st.shared.u64 [%rd1320], %rd1318;
add.s64 %rd1323, %rd98, %rd1308;
ld.shared.u8 %rs409, [%rd1323];
st.shared.u8 [%rd1323], %rs16;
st.shared.u8 [%rd1307], %rs409;

BB16_270:
bar.sync 0;
ld.shared.u16 %rs410, [%rd23];
ld.shared.u16 %rs411, [%rd23+2];

	{ cvt.f32.f16 %f105, %rs410;}


	
	{ cvt.f32.f16 %f106, %rs411;}


	setp.leu.f32	%p211, %f105, %f106;
@%p211 bra BB16_272;

ld.shared.u8 %rs412, [%rd25];
setp.ne.s16	%p212, %rs412, 0;
@%p212 bra BB16_274;

BB16_272:
ld.shared.u8 %rs17, [%rd25+1];
setp.eq.s16	%p213, %rs17, 0;
@%p213 bra BB16_274;

shl.b32 %r850, %r28, 1;
ld.shared.u16 %rs413, [%rd23];
ld.shared.u16 %rs414, [%rd23+2];
st.shared.u16 [%rd23], %rs414;
st.shared.u16 [%rd23+2], %rs413;
mul.wide.u32 %rd1338, %r850, 8;
add.s64 %rd1340, %rd97, %rd1338;
ld.shared.u64 %rd1341, [%rd1340];
ld.shared.u64 %rd1342, [%rd1340+8];
st.shared.u64 [%rd1340], %rd1342;
st.shared.u64 [%rd1340+8], %rd1341;
ld.shared.u8 %rs415, [%rd25];
st.shared.u8 [%rd25], %rs17;
st.shared.u8 [%rd25+1], %rs415;

BB16_274:
ld.param.u32 %r840, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
setp.lt.u32	%p215, %r28, %r840;
bar.sync 0;
@!%p215 bra BB16_276;
bra.uni BB16_275;

BB16_275:
ld.param.u32 %r847, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.param.u32 %r846, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mad.lo.s32 %r836, %r28, %r846, %r16;
ld.local.u64 %rd1345, [%rd2];
mul.wide.u32 %rd1346, %r836, 2;
add.s64 %rd1347, %rd1345, %rd1346;
ld.shared.u16 %rs416, [%rd16];
st.u16 [%rd1347], %rs416;
ld.shared.u64 %rd1354, [%rd17];
mad.lo.s32 %r837, %r28, %r847, %r27;
ld.local.u64 %rd1355, [%rd3];
mul.wide.u32 %rd1356, %r837, 8;
add.s64 %rd1357, %rd1355, %rd1356;
st.u64 [%rd1357], %rd1354;

BB16_276:
ld.param.u32 %r842, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
add.s32 %r841, %r28, 1024;
setp.ge.u32	%p216, %r841, %r842;
@%p216 bra BB16_278;

add.s32 %r845, %r28, 1024;
ld.param.u32 %r844, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.param.u32 %r843, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mad.lo.s32 %r838, %r845, %r843, %r16;
ld.local.u64 %rd1358, [%rd2];
mul.wide.u32 %rd1359, %r838, 2;
add.s64 %rd1360, %rd1358, %rd1359;
ld.shared.u16 %rs417, [%rd16+2048];
st.u16 [%rd1360], %rs417;
ld.shared.u64 %rd1361, [%rd17+8192];
mad.lo.s32 %r839, %r845, %r844, %r27;
ld.local.u64 %rd1362, [%rd3];
mul.wide.u32 %rd1363, %r839, 8;
add.s64 %rd1364, %rd1362, %rd1363;
st.u64 [%rd1364], %rd1361;

BB16_278:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot17[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<217>;
.reg .b16 %rs<420>;
.reg .f32 %f<107>;
.reg .b32 %r<914>;
.reg .b64 %rd<1372>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[4096];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1371, __local_depot17;
cvta.local.u64 %SP, %rd1371;
ld.param.u32 %r129, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r130, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r131, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r132, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd74, %SP, 0;
cvta.to.local.u64 %rd2, %rd74;
add.u64 %rd75, %SP, 216;
cvta.to.local.u64 %rd3, %rd75;
mov.u32 %r851, 0;
mov.pred %p4, 0;
@%p4 bra BB17_2;

BB17_1:
mul.wide.s32 %rd76, %r851, 8;
add.s64 %rd77, %rd4, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd2, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r851, %r851, 1;
setp.lt.u32	%p5, %r851, 27;
@%p5 bra BB17_1;

BB17_2:
mov.u32 %r852, 0;
@%p4 bra BB17_4;

BB17_3:
mul.wide.s32 %rd80, %r852, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd3, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r852, %r852, 1;
setp.lt.u32	%p7, %r852, 27;
@%p7 bra BB17_3;

BB17_4:
mov.u32 %r135, %nctaid.y;
mov.u32 %r136, %ctaid.z;
mov.u32 %r137, %ctaid.y;
mad.lo.s32 %r138, %r135, %r136, %r137;
mov.u32 %r139, %nctaid.x;
mov.u32 %r140, %ctaid.x;
mad.lo.s32 %r5, %r138, %r139, %r140;
setp.ge.u32	%p8, %r5, %r129;
@%p8 bra BB17_278;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r853, %r6, -1;
mov.u32 %r141, 0;
setp.lt.s32	%p9, %r853, 1;
mov.u32 %r862, %r5;
mov.u32 %r869, %r141;
@%p9 bra BB17_8;

mul.wide.s32 %rd84, %r6, 4;
add.s64 %rd1367, %rd2, %rd84;
mov.u32 %r870, 0;
mov.u32 %r863, %r5;

BB17_7:
ld.local.u32 %r143, [%rd1367+4];
rem.u32 %r144, %r863, %r143;
ld.local.u32 %r145, [%rd1367+104];
mad.lo.s32 %r870, %r145, %r144, %r870;
div.u32 %r863, %r863, %r143;
add.s64 %rd1367, %rd1367, -4;
add.s32 %r853, %r853, -1;
setp.gt.s32	%p10, %r853, 0;
mov.u32 %r858, %r863;
mov.u32 %r862, %r858;
mov.u32 %r864, %r870;
mov.u32 %r869, %r864;
@%p10 bra BB17_7;

BB17_8:
mov.u32 %r15, %r869;
mov.u32 %r14, %r862;
ld.local.u32 %r147, [%rd2+108];
mad.lo.s32 %r16, %r147, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r854, %r17, -1;
setp.lt.s32	%p11, %r854, 1;
mov.u32 %r860, %r5;
mov.u32 %r867, %r141;
@%p11 bra BB17_11;

mul.wide.s32 %rd85, %r17, 4;
add.s64 %rd1368, %rd3, %rd85;
mov.u32 %r868, 0;
mov.u32 %r861, %r5;

BB17_10:
ld.local.u32 %r149, [%rd1368+4];
rem.u32 %r150, %r861, %r149;
ld.local.u32 %r151, [%rd1368+104];
mad.lo.s32 %r868, %r151, %r150, %r868;
div.u32 %r861, %r861, %r149;
add.s64 %rd1368, %rd1368, -4;
add.s32 %r854, %r854, -1;
setp.gt.s32	%p12, %r854, 0;
mov.u32 %r860, %r861;
mov.u32 %r867, %r868;
@%p12 bra BB17_10;

BB17_11:
ld.local.u32 %r152, [%rd3+108];
mad.lo.s32 %r27, %r152, %r860, %r867;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 1024;
setp.lt.u32	%p1, %r28, %r130;
@%p1 bra BB17_13;
bra.uni BB17_12;

BB17_13:
mad.lo.s32 %r153, %r28, %r131, %r16;
ld.local.u64 %rd86, [%rd2];
mul.wide.u32 %rd87, %r153, 2;
add.s64 %rd88, %rd86, %rd87;
ld.u16 %rs418, [%rd88];
bra.uni BB17_14;

BB17_12:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs418, %f1;}



BB17_14:
mov.u64 %rd1369, 0;
setp.ge.u32	%p13, %r28, %r130;
@%p13 bra BB17_16;

mad.lo.s32 %r154, %r28, %r132, %r27;
ld.local.u64 %rd90, [%rd3];
mul.wide.u32 %rd91, %r154, 8;
add.s64 %rd92, %rd90, %rd91;
ld.u64 %rd1369, [%rd92];

BB17_16:
selp.u16	%rs19, 1, 0, %p1;
cvt.s64.s32	%rd93, %r28;
mul.wide.s32 %rd94, %r28, 2;
mov.u64 %rd95, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd95, %rd94;
st.shared.u16 [%rd16], %rs418;
mul.wide.s32 %rd96, %r28, 8;
mov.u64 %rd97, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd97, %rd96;
st.shared.u64 [%rd17], %rd1369;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd98, %rd93;
st.shared.u8 [%rd18], %rs19;
setp.lt.u32	%p2, %r29, %r130;
@%p2 bra BB17_18;
bra.uni BB17_17;

BB17_18:
mad.lo.s32 %r155, %r29, %r131, %r16;
ld.local.u64 %rd99, [%rd2];
mul.wide.u32 %rd100, %r155, 2;
add.s64 %rd101, %rd99, %rd100;
ld.u16 %rs419, [%rd101];
bra.uni BB17_19;

BB17_17:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs419, %f2;}



BB17_19:
mov.u64 %rd1370, 0;
setp.ge.u32	%p14, %r29, %r130;
@%p14 bra BB17_21;

mad.lo.s32 %r156, %r29, %r132, %r27;
ld.local.u64 %rd103, [%rd3];
mul.wide.u32 %rd104, %r156, 8;
add.s64 %rd105, %rd103, %rd104;
ld.u64 %rd1370, [%rd105];

BB17_21:
selp.u16	%rs21, 1, 0, %p2;
st.shared.u16 [%rd16+2048], %rs419;
st.shared.u64 [%rd17+8192], %rd1370;
st.shared.u8 [%rd18+1024], %rs21;
bar.sync 0;
shl.b32 %r30, %r28, 1;
cvt.u64.u32	%rd24, %r30;
mul.wide.u32 %rd106, %r30, 2;
add.s64 %rd23, %rd95, %rd106;
ld.shared.u16 %rs22, [%rd23];
ld.shared.u16 %rs23, [%rd23+2];

	{ cvt.f32.f16 %f3, %rs22;}


	
	{ cvt.f32.f16 %f4, %rs23;}


	add.s64 %rd25, %rd98, %rd24;
setp.geu.f32	%p15, %f3, %f4;
@%p15 bra BB17_23;

ld.shared.u8 %rs24, [%rd25];
mov.u32 %r871, 1;
setp.ne.s16	%p16, %rs24, 0;
@%p16 bra BB17_24;

BB17_23:
ld.shared.u8 %rs25, [%rd25+1];
setp.eq.s16	%p17, %rs25, 0;
selp.u32	%r871, 1, 0, %p17;

BB17_24:
and.b32 %r158, %r28, 1;
setp.ne.s32	%p18, %r871, %r158;
@%p18 bra BB17_26;

shl.b64 %rd109, %rd24, 3;
add.s64 %rd111, %rd97, %rd109;
ld.shared.u16 %rs26, [%rd23];
ld.shared.u16 %rs27, [%rd23+2];
st.shared.u16 [%rd23], %rs27;
st.shared.u16 [%rd23+2], %rs26;
ld.shared.u64 %rd112, [%rd111];
ld.shared.u64 %rd113, [%rd111+8];
st.shared.u64 [%rd111], %rd113;
st.shared.u64 [%rd111+8], %rd112;
ld.shared.u8 %rs28, [%rd25];
ld.shared.u8 %rs29, [%rd25+1];
st.shared.u8 [%rd25], %rs29;
st.shared.u8 [%rd25+1], %rs28;

BB17_26:
bar.sync 0;
sub.s32 %r160, %r30, %r158;
add.s32 %r161, %r160, 2;
mul.wide.u32 %rd114, %r161, 2;
add.s64 %rd116, %rd95, %rd114;
mul.wide.u32 %rd117, %r160, 2;
add.s64 %rd118, %rd95, %rd117;
ld.shared.u16 %rs30, [%rd118];
ld.shared.u16 %rs31, [%rd116];

	{ cvt.f32.f16 %f5, %rs30;}


	
	{ cvt.f32.f16 %f6, %rs31;}


	setp.geu.f32	%p19, %f5, %f6;
@%p19 bra BB17_28;

cvt.u64.u32	%rd119, %r160;
add.s64 %rd121, %rd98, %rd119;
ld.shared.u8 %rs32, [%rd121];
mov.u32 %r872, 1;
setp.ne.s16	%p20, %rs32, 0;
@%p20 bra BB17_29;

BB17_28:
cvt.u64.u32	%rd122, %r161;
add.s64 %rd124, %rd98, %rd122;
ld.shared.u8 %rs33, [%rd124];
setp.eq.s16	%p21, %rs33, 0;
selp.u32	%r872, 1, 0, %p21;

BB17_29:
bfe.u32 %r170, %r28, 1, 1;
setp.ne.s32	%p22, %r872, %r170;
@%p22 bra BB17_31;

mul.wide.u32 %rd125, %r160, 8;
add.s64 %rd127, %rd97, %rd125;
mul.wide.u32 %rd128, %r161, 8;
add.s64 %rd129, %rd97, %rd128;
cvt.u64.u32	%rd130, %r160;
ld.shared.u16 %rs34, [%rd118];
cvt.u64.u32	%rd134, %r161;
ld.shared.u16 %rs35, [%rd116];
st.shared.u16 [%rd118], %rs35;
st.shared.u16 [%rd116], %rs34;
ld.shared.u64 %rd137, [%rd127];
ld.shared.u64 %rd138, [%rd129];
st.shared.u64 [%rd127], %rd138;
st.shared.u64 [%rd129], %rd137;
add.s64 %rd140, %rd98, %rd130;
ld.shared.u8 %rs36, [%rd140];
add.s64 %rd141, %rd98, %rd134;
ld.shared.u8 %rs37, [%rd141];
st.shared.u8 [%rd140], %rs37;
st.shared.u8 [%rd141], %rs36;

BB17_31:
bar.sync 0;
ld.shared.u16 %rs38, [%rd23];
ld.shared.u16 %rs39, [%rd23+2];

	{ cvt.f32.f16 %f7, %rs38;}


	
	{ cvt.f32.f16 %f8, %rs39;}


	setp.geu.f32	%p23, %f7, %f8;
@%p23 bra BB17_33;

ld.shared.u8 %rs40, [%rd25];
mov.u32 %r873, 1;
setp.ne.s16	%p24, %rs40, 0;
@%p24 bra BB17_34;

BB17_33:
ld.shared.u8 %rs41, [%rd25+1];
setp.eq.s16	%p25, %rs41, 0;
selp.u32	%r873, 1, 0, %p25;

BB17_34:
bfe.u32 %r181, %r28, 1, 1;
setp.ne.s32	%p26, %r873, %r181;
@%p26 bra BB17_36;

ld.shared.u16 %rs42, [%rd23];
ld.shared.u16 %rs43, [%rd23+2];
st.shared.u16 [%rd23], %rs43;
st.shared.u16 [%rd23+2], %rs42;
mul.wide.u32 %rd155, %r30, 8;
add.s64 %rd157, %rd97, %rd155;
ld.shared.u64 %rd158, [%rd157];
ld.shared.u64 %rd159, [%rd157+8];
st.shared.u64 [%rd157], %rd159;
st.shared.u64 [%rd157+8], %rd158;
ld.shared.u8 %rs44, [%rd25];
ld.shared.u8 %rs45, [%rd25+1];
st.shared.u8 [%rd25], %rs45;
st.shared.u8 [%rd25+1], %rs44;

BB17_36:
bar.sync 0;
and.b32 %r183, %r28, 3;
sub.s32 %r184, %r30, %r183;
add.s32 %r185, %r184, 4;
mul.wide.u32 %rd162, %r185, 2;
add.s64 %rd164, %rd95, %rd162;
mul.wide.u32 %rd165, %r184, 2;
add.s64 %rd166, %rd95, %rd165;
ld.shared.u16 %rs46, [%rd166];
ld.shared.u16 %rs47, [%rd164];

	{ cvt.f32.f16 %f9, %rs46;}


	
	{ cvt.f32.f16 %f10, %rs47;}


	setp.geu.f32	%p27, %f9, %f10;
@%p27 bra BB17_38;

cvt.u64.u32	%rd167, %r184;
add.s64 %rd169, %rd98, %rd167;
ld.shared.u8 %rs48, [%rd169];
mov.u32 %r874, 1;
setp.ne.s16	%p28, %rs48, 0;
@%p28 bra BB17_39;

BB17_38:
cvt.u64.u32	%rd170, %r185;
add.s64 %rd172, %rd98, %rd170;
ld.shared.u8 %rs49, [%rd172];
setp.eq.s16	%p29, %rs49, 0;
selp.u32	%r874, 1, 0, %p29;

BB17_39:
bfe.u32 %r194, %r28, 2, 1;
setp.ne.s32	%p30, %r874, %r194;
@%p30 bra BB17_41;

mul.wide.u32 %rd173, %r184, 8;
add.s64 %rd175, %rd97, %rd173;
mul.wide.u32 %rd176, %r185, 8;
add.s64 %rd177, %rd97, %rd176;
cvt.u64.u32	%rd178, %r184;
ld.shared.u16 %rs50, [%rd166];
cvt.u64.u32	%rd182, %r185;
ld.shared.u16 %rs51, [%rd164];
st.shared.u16 [%rd166], %rs51;
st.shared.u16 [%rd164], %rs50;
ld.shared.u64 %rd185, [%rd175];
ld.shared.u64 %rd186, [%rd177];
st.shared.u64 [%rd175], %rd186;
st.shared.u64 [%rd177], %rd185;
add.s64 %rd188, %rd98, %rd178;
ld.shared.u8 %rs52, [%rd188];
add.s64 %rd189, %rd98, %rd182;
ld.shared.u8 %rs53, [%rd189];
st.shared.u8 [%rd188], %rs53;
st.shared.u8 [%rd189], %rs52;

BB17_41:
bar.sync 0;
ld.shared.u16 %rs54, [%rd118];
ld.shared.u16 %rs55, [%rd116];

	{ cvt.f32.f16 %f11, %rs54;}


	
	{ cvt.f32.f16 %f12, %rs55;}


	setp.geu.f32	%p31, %f11, %f12;
@%p31 bra BB17_43;

cvt.u64.u32	%rd195, %r160;
add.s64 %rd197, %rd98, %rd195;
ld.shared.u8 %rs56, [%rd197];
mov.u32 %r875, 1;
setp.ne.s16	%p32, %rs56, 0;
@%p32 bra BB17_44;

BB17_43:
cvt.u64.u32	%rd198, %r161;
add.s64 %rd200, %rd98, %rd198;
ld.shared.u8 %rs57, [%rd200];
setp.eq.s16	%p33, %rs57, 0;
selp.u32	%r875, 1, 0, %p33;

BB17_44:
bfe.u32 %r213, %r28, 2, 1;
setp.ne.s32	%p34, %r875, %r213;
@%p34 bra BB17_46;

cvt.u64.u32	%rd201, %r160;
ld.shared.u16 %rs58, [%rd118];
cvt.u64.u32	%rd205, %r161;
ld.shared.u16 %rs59, [%rd116];
st.shared.u16 [%rd118], %rs59;
st.shared.u16 [%rd116], %rs58;
mul.wide.u32 %rd208, %r160, 8;
add.s64 %rd210, %rd97, %rd208;
ld.shared.u64 %rd211, [%rd210];
mul.wide.u32 %rd212, %r161, 8;
add.s64 %rd213, %rd97, %rd212;
ld.shared.u64 %rd214, [%rd213];
st.shared.u64 [%rd210], %rd214;
st.shared.u64 [%rd213], %rd211;
add.s64 %rd216, %rd98, %rd201;
ld.shared.u8 %rs60, [%rd216];
add.s64 %rd217, %rd98, %rd205;
ld.shared.u8 %rs61, [%rd217];
st.shared.u8 [%rd216], %rs61;
st.shared.u8 [%rd217], %rs60;

BB17_46:
bar.sync 0;
ld.shared.u16 %rs62, [%rd23];
ld.shared.u16 %rs63, [%rd23+2];

	{ cvt.f32.f16 %f13, %rs62;}


	
	{ cvt.f32.f16 %f14, %rs63;}


	setp.geu.f32	%p35, %f13, %f14;
@%p35 bra BB17_48;

ld.shared.u8 %rs64, [%rd25];
mov.u32 %r876, 1;
setp.ne.s16	%p36, %rs64, 0;
@%p36 bra BB17_49;

BB17_48:
ld.shared.u8 %rs65, [%rd25+1];
setp.eq.s16	%p37, %rs65, 0;
selp.u32	%r876, 1, 0, %p37;

BB17_49:
bfe.u32 %r222, %r28, 2, 1;
setp.ne.s32	%p38, %r876, %r222;
@%p38 bra BB17_51;

ld.shared.u16 %rs66, [%rd23];
ld.shared.u16 %rs67, [%rd23+2];
st.shared.u16 [%rd23], %rs67;
st.shared.u16 [%rd23+2], %rs66;
mul.wide.u32 %rd231, %r30, 8;
add.s64 %rd233, %rd97, %rd231;
ld.shared.u64 %rd234, [%rd233];
ld.shared.u64 %rd235, [%rd233+8];
st.shared.u64 [%rd233], %rd235;
st.shared.u64 [%rd233+8], %rd234;
ld.shared.u8 %rs68, [%rd25];
ld.shared.u8 %rs69, [%rd25+1];
st.shared.u8 [%rd25], %rs69;
st.shared.u8 [%rd25+1], %rs68;

BB17_51:
bar.sync 0;
and.b32 %r224, %r28, 7;
sub.s32 %r225, %r30, %r224;
add.s32 %r226, %r225, 8;
mul.wide.u32 %rd238, %r226, 2;
add.s64 %rd240, %rd95, %rd238;
mul.wide.u32 %rd241, %r225, 2;
add.s64 %rd242, %rd95, %rd241;
ld.shared.u16 %rs70, [%rd242];
ld.shared.u16 %rs71, [%rd240];

	{ cvt.f32.f16 %f15, %rs70;}


	
	{ cvt.f32.f16 %f16, %rs71;}


	setp.geu.f32	%p39, %f15, %f16;
@%p39 bra BB17_53;

cvt.u64.u32	%rd243, %r225;
add.s64 %rd245, %rd98, %rd243;
ld.shared.u8 %rs72, [%rd245];
mov.u32 %r877, 1;
setp.ne.s16	%p40, %rs72, 0;
@%p40 bra BB17_54;

BB17_53:
cvt.u64.u32	%rd246, %r226;
add.s64 %rd248, %rd98, %rd246;
ld.shared.u8 %rs73, [%rd248];
setp.eq.s16	%p41, %rs73, 0;
selp.u32	%r877, 1, 0, %p41;

BB17_54:
bfe.u32 %r235, %r28, 3, 1;
setp.ne.s32	%p42, %r877, %r235;
@%p42 bra BB17_56;

mul.wide.u32 %rd249, %r225, 8;
add.s64 %rd251, %rd97, %rd249;
mul.wide.u32 %rd252, %r226, 8;
add.s64 %rd253, %rd97, %rd252;
cvt.u64.u32	%rd254, %r225;
ld.shared.u16 %rs74, [%rd242];
cvt.u64.u32	%rd258, %r226;
ld.shared.u16 %rs75, [%rd240];
st.shared.u16 [%rd242], %rs75;
st.shared.u16 [%rd240], %rs74;
ld.shared.u64 %rd261, [%rd251];
ld.shared.u64 %rd262, [%rd253];
st.shared.u64 [%rd251], %rd262;
st.shared.u64 [%rd253], %rd261;
add.s64 %rd264, %rd98, %rd254;
ld.shared.u8 %rs76, [%rd264];
add.s64 %rd265, %rd98, %rd258;
ld.shared.u8 %rs77, [%rd265];
st.shared.u8 [%rd264], %rs77;
st.shared.u8 [%rd265], %rs76;

BB17_56:
bar.sync 0;
ld.shared.u16 %rs78, [%rd166];
ld.shared.u16 %rs79, [%rd164];

	{ cvt.f32.f16 %f17, %rs78;}


	
	{ cvt.f32.f16 %f18, %rs79;}


	setp.geu.f32	%p43, %f17, %f18;
@%p43 bra BB17_58;

cvt.u64.u32	%rd271, %r184;
add.s64 %rd273, %rd98, %rd271;
ld.shared.u8 %rs80, [%rd273];
mov.u32 %r878, 1;
setp.ne.s16	%p44, %rs80, 0;
@%p44 bra BB17_59;

BB17_58:
cvt.u64.u32	%rd274, %r185;
add.s64 %rd276, %rd98, %rd274;
ld.shared.u8 %rs81, [%rd276];
setp.eq.s16	%p45, %rs81, 0;
selp.u32	%r878, 1, 0, %p45;

BB17_59:
bfe.u32 %r254, %r28, 3, 1;
setp.ne.s32	%p46, %r878, %r254;
@%p46 bra BB17_61;

cvt.u64.u32	%rd277, %r184;
ld.shared.u16 %rs82, [%rd166];
cvt.u64.u32	%rd281, %r185;
ld.shared.u16 %rs83, [%rd164];
st.shared.u16 [%rd166], %rs83;
st.shared.u16 [%rd164], %rs82;
mul.wide.u32 %rd284, %r184, 8;
add.s64 %rd286, %rd97, %rd284;
ld.shared.u64 %rd287, [%rd286];
mul.wide.u32 %rd288, %r185, 8;
add.s64 %rd289, %rd97, %rd288;
ld.shared.u64 %rd290, [%rd289];
st.shared.u64 [%rd286], %rd290;
st.shared.u64 [%rd289], %rd287;
add.s64 %rd292, %rd98, %rd277;
ld.shared.u8 %rs84, [%rd292];
add.s64 %rd293, %rd98, %rd281;
ld.shared.u8 %rs85, [%rd293];
st.shared.u8 [%rd292], %rs85;
st.shared.u8 [%rd293], %rs84;

BB17_61:
bar.sync 0;
ld.shared.u16 %rs86, [%rd118];
ld.shared.u16 %rs87, [%rd116];

	{ cvt.f32.f16 %f19, %rs86;}


	
	{ cvt.f32.f16 %f20, %rs87;}


	setp.geu.f32	%p47, %f19, %f20;
@%p47 bra BB17_63;

cvt.u64.u32	%rd299, %r160;
add.s64 %rd301, %rd98, %rd299;
ld.shared.u8 %rs88, [%rd301];
mov.u32 %r879, 1;
setp.ne.s16	%p48, %rs88, 0;
@%p48 bra BB17_64;

BB17_63:
cvt.u64.u32	%rd302, %r161;
add.s64 %rd304, %rd98, %rd302;
ld.shared.u8 %rs89, [%rd304];
setp.eq.s16	%p49, %rs89, 0;
selp.u32	%r879, 1, 0, %p49;

BB17_64:
bfe.u32 %r271, %r28, 3, 1;
setp.ne.s32	%p50, %r879, %r271;
@%p50 bra BB17_66;

cvt.u64.u32	%rd305, %r160;
ld.shared.u16 %rs90, [%rd118];
cvt.u64.u32	%rd309, %r161;
ld.shared.u16 %rs91, [%rd116];
st.shared.u16 [%rd118], %rs91;
st.shared.u16 [%rd116], %rs90;
mul.wide.u32 %rd312, %r160, 8;
add.s64 %rd314, %rd97, %rd312;
ld.shared.u64 %rd315, [%rd314];
mul.wide.u32 %rd316, %r161, 8;
add.s64 %rd317, %rd97, %rd316;
ld.shared.u64 %rd318, [%rd317];
st.shared.u64 [%rd314], %rd318;
st.shared.u64 [%rd317], %rd315;
add.s64 %rd320, %rd98, %rd305;
ld.shared.u8 %rs92, [%rd320];
add.s64 %rd321, %rd98, %rd309;
ld.shared.u8 %rs93, [%rd321];
st.shared.u8 [%rd320], %rs93;
st.shared.u8 [%rd321], %rs92;

BB17_66:
bar.sync 0;
ld.shared.u16 %rs94, [%rd23];
ld.shared.u16 %rs95, [%rd23+2];

	{ cvt.f32.f16 %f21, %rs94;}


	
	{ cvt.f32.f16 %f22, %rs95;}


	setp.geu.f32	%p51, %f21, %f22;
@%p51 bra BB17_68;

ld.shared.u8 %rs96, [%rd25];
mov.u32 %r880, 1;
setp.ne.s16	%p52, %rs96, 0;
@%p52 bra BB17_69;

BB17_68:
ld.shared.u8 %rs97, [%rd25+1];
setp.eq.s16	%p53, %rs97, 0;
selp.u32	%r880, 1, 0, %p53;

BB17_69:
bfe.u32 %r280, %r28, 3, 1;
setp.ne.s32	%p54, %r880, %r280;
@%p54 bra BB17_71;

ld.shared.u16 %rs98, [%rd23];
ld.shared.u16 %rs99, [%rd23+2];
st.shared.u16 [%rd23], %rs99;
st.shared.u16 [%rd23+2], %rs98;
mul.wide.u32 %rd335, %r30, 8;
add.s64 %rd337, %rd97, %rd335;
ld.shared.u64 %rd338, [%rd337];
ld.shared.u64 %rd339, [%rd337+8];
st.shared.u64 [%rd337], %rd339;
st.shared.u64 [%rd337+8], %rd338;
ld.shared.u8 %rs100, [%rd25];
ld.shared.u8 %rs101, [%rd25+1];
st.shared.u8 [%rd25], %rs101;
st.shared.u8 [%rd25+1], %rs100;

BB17_71:
bar.sync 0;
and.b32 %r282, %r28, 15;
sub.s32 %r283, %r30, %r282;
add.s32 %r284, %r283, 16;
mul.wide.u32 %rd342, %r284, 2;
add.s64 %rd344, %rd95, %rd342;
mul.wide.u32 %rd345, %r283, 2;
add.s64 %rd346, %rd95, %rd345;
ld.shared.u16 %rs102, [%rd346];
ld.shared.u16 %rs103, [%rd344];

	{ cvt.f32.f16 %f23, %rs102;}


	
	{ cvt.f32.f16 %f24, %rs103;}


	setp.geu.f32	%p55, %f23, %f24;
@%p55 bra BB17_73;

cvt.u64.u32	%rd347, %r283;
add.s64 %rd349, %rd98, %rd347;
ld.shared.u8 %rs104, [%rd349];
mov.u32 %r881, 1;
setp.ne.s16	%p56, %rs104, 0;
@%p56 bra BB17_74;

BB17_73:
cvt.u64.u32	%rd350, %r284;
add.s64 %rd352, %rd98, %rd350;
ld.shared.u8 %rs105, [%rd352];
setp.eq.s16	%p57, %rs105, 0;
selp.u32	%r881, 1, 0, %p57;

BB17_74:
bfe.u32 %r293, %r28, 4, 1;
setp.ne.s32	%p58, %r881, %r293;
@%p58 bra BB17_76;

mul.wide.u32 %rd353, %r283, 8;
add.s64 %rd355, %rd97, %rd353;
mul.wide.u32 %rd356, %r284, 8;
add.s64 %rd357, %rd97, %rd356;
cvt.u64.u32	%rd358, %r283;
ld.shared.u16 %rs106, [%rd346];
cvt.u64.u32	%rd362, %r284;
ld.shared.u16 %rs107, [%rd344];
st.shared.u16 [%rd346], %rs107;
st.shared.u16 [%rd344], %rs106;
ld.shared.u64 %rd365, [%rd355];
ld.shared.u64 %rd366, [%rd357];
st.shared.u64 [%rd355], %rd366;
st.shared.u64 [%rd357], %rd365;
add.s64 %rd368, %rd98, %rd358;
ld.shared.u8 %rs108, [%rd368];
add.s64 %rd369, %rd98, %rd362;
ld.shared.u8 %rs109, [%rd369];
st.shared.u8 [%rd368], %rs109;
st.shared.u8 [%rd369], %rs108;

BB17_76:
bar.sync 0;
ld.shared.u16 %rs110, [%rd242];
ld.shared.u16 %rs111, [%rd240];

	{ cvt.f32.f16 %f25, %rs110;}


	
	{ cvt.f32.f16 %f26, %rs111;}


	setp.geu.f32	%p59, %f25, %f26;
@%p59 bra BB17_78;

cvt.u64.u32	%rd375, %r225;
add.s64 %rd377, %rd98, %rd375;
ld.shared.u8 %rs112, [%rd377];
mov.u32 %r882, 1;
setp.ne.s16	%p60, %rs112, 0;
@%p60 bra BB17_79;

BB17_78:
cvt.u64.u32	%rd378, %r226;
add.s64 %rd380, %rd98, %rd378;
ld.shared.u8 %rs113, [%rd380];
setp.eq.s16	%p61, %rs113, 0;
selp.u32	%r882, 1, 0, %p61;

BB17_79:
bfe.u32 %r312, %r28, 4, 1;
setp.ne.s32	%p62, %r882, %r312;
@%p62 bra BB17_81;

cvt.u64.u32	%rd381, %r225;
ld.shared.u16 %rs114, [%rd242];
cvt.u64.u32	%rd385, %r226;
ld.shared.u16 %rs115, [%rd240];
st.shared.u16 [%rd242], %rs115;
st.shared.u16 [%rd240], %rs114;
mul.wide.u32 %rd388, %r225, 8;
add.s64 %rd390, %rd97, %rd388;
ld.shared.u64 %rd391, [%rd390];
mul.wide.u32 %rd392, %r226, 8;
add.s64 %rd393, %rd97, %rd392;
ld.shared.u64 %rd394, [%rd393];
st.shared.u64 [%rd390], %rd394;
st.shared.u64 [%rd393], %rd391;
add.s64 %rd396, %rd98, %rd381;
ld.shared.u8 %rs116, [%rd396];
add.s64 %rd397, %rd98, %rd385;
ld.shared.u8 %rs117, [%rd397];
st.shared.u8 [%rd396], %rs117;
st.shared.u8 [%rd397], %rs116;

BB17_81:
bar.sync 0;
ld.shared.u16 %rs118, [%rd166];
ld.shared.u16 %rs119, [%rd164];

	{ cvt.f32.f16 %f27, %rs118;}


	
	{ cvt.f32.f16 %f28, %rs119;}


	setp.geu.f32	%p63, %f27, %f28;
@%p63 bra BB17_83;

cvt.u64.u32	%rd403, %r184;
add.s64 %rd405, %rd98, %rd403;
ld.shared.u8 %rs120, [%rd405];
mov.u32 %r883, 1;
setp.ne.s16	%p64, %rs120, 0;
@%p64 bra BB17_84;

BB17_83:
cvt.u64.u32	%rd406, %r185;
add.s64 %rd408, %rd98, %rd406;
ld.shared.u8 %rs121, [%rd408];
setp.eq.s16	%p65, %rs121, 0;
selp.u32	%r883, 1, 0, %p65;

BB17_84:
bfe.u32 %r329, %r28, 4, 1;
setp.ne.s32	%p66, %r883, %r329;
@%p66 bra BB17_86;

cvt.u64.u32	%rd409, %r184;
ld.shared.u16 %rs122, [%rd166];
cvt.u64.u32	%rd413, %r185;
ld.shared.u16 %rs123, [%rd164];
st.shared.u16 [%rd166], %rs123;
st.shared.u16 [%rd164], %rs122;
mul.wide.u32 %rd416, %r184, 8;
add.s64 %rd418, %rd97, %rd416;
ld.shared.u64 %rd419, [%rd418];
mul.wide.u32 %rd420, %r185, 8;
add.s64 %rd421, %rd97, %rd420;
ld.shared.u64 %rd422, [%rd421];
st.shared.u64 [%rd418], %rd422;
st.shared.u64 [%rd421], %rd419;
add.s64 %rd424, %rd98, %rd409;
ld.shared.u8 %rs124, [%rd424];
add.s64 %rd425, %rd98, %rd413;
ld.shared.u8 %rs125, [%rd425];
st.shared.u8 [%rd424], %rs125;
st.shared.u8 [%rd425], %rs124;

BB17_86:
bar.sync 0;
ld.shared.u16 %rs126, [%rd118];
ld.shared.u16 %rs127, [%rd116];

	{ cvt.f32.f16 %f29, %rs126;}


	
	{ cvt.f32.f16 %f30, %rs127;}


	setp.geu.f32	%p67, %f29, %f30;
@%p67 bra BB17_88;

cvt.u64.u32	%rd431, %r160;
add.s64 %rd433, %rd98, %rd431;
ld.shared.u8 %rs128, [%rd433];
mov.u32 %r884, 1;
setp.ne.s16	%p68, %rs128, 0;
@%p68 bra BB17_89;

BB17_88:
cvt.u64.u32	%rd434, %r161;
add.s64 %rd436, %rd98, %rd434;
ld.shared.u8 %rs129, [%rd436];
setp.eq.s16	%p69, %rs129, 0;
selp.u32	%r884, 1, 0, %p69;

BB17_89:
bfe.u32 %r346, %r28, 4, 1;
setp.ne.s32	%p70, %r884, %r346;
@%p70 bra BB17_91;

cvt.u64.u32	%rd437, %r160;
ld.shared.u16 %rs130, [%rd118];
cvt.u64.u32	%rd441, %r161;
ld.shared.u16 %rs131, [%rd116];
st.shared.u16 [%rd118], %rs131;
st.shared.u16 [%rd116], %rs130;
mul.wide.u32 %rd444, %r160, 8;
add.s64 %rd446, %rd97, %rd444;
ld.shared.u64 %rd447, [%rd446];
mul.wide.u32 %rd448, %r161, 8;
add.s64 %rd449, %rd97, %rd448;
ld.shared.u64 %rd450, [%rd449];
st.shared.u64 [%rd446], %rd450;
st.shared.u64 [%rd449], %rd447;
add.s64 %rd452, %rd98, %rd437;
ld.shared.u8 %rs132, [%rd452];
add.s64 %rd453, %rd98, %rd441;
ld.shared.u8 %rs133, [%rd453];
st.shared.u8 [%rd452], %rs133;
st.shared.u8 [%rd453], %rs132;

BB17_91:
bar.sync 0;
ld.shared.u16 %rs134, [%rd23];
ld.shared.u16 %rs135, [%rd23+2];

	{ cvt.f32.f16 %f31, %rs134;}


	
	{ cvt.f32.f16 %f32, %rs135;}


	setp.geu.f32	%p71, %f31, %f32;
@%p71 bra BB17_93;

ld.shared.u8 %rs136, [%rd25];
mov.u32 %r885, 1;
setp.ne.s16	%p72, %rs136, 0;
@%p72 bra BB17_94;

BB17_93:
ld.shared.u8 %rs137, [%rd25+1];
setp.eq.s16	%p73, %rs137, 0;
selp.u32	%r885, 1, 0, %p73;

BB17_94:
bfe.u32 %r355, %r28, 4, 1;
setp.ne.s32	%p74, %r885, %r355;
@%p74 bra BB17_96;

ld.shared.u16 %rs138, [%rd23];
ld.shared.u16 %rs139, [%rd23+2];
st.shared.u16 [%rd23], %rs139;
st.shared.u16 [%rd23+2], %rs138;
mul.wide.u32 %rd467, %r30, 8;
add.s64 %rd469, %rd97, %rd467;
ld.shared.u64 %rd470, [%rd469];
ld.shared.u64 %rd471, [%rd469+8];
st.shared.u64 [%rd469], %rd471;
st.shared.u64 [%rd469+8], %rd470;
ld.shared.u8 %rs140, [%rd25];
ld.shared.u8 %rs141, [%rd25+1];
st.shared.u8 [%rd25], %rs141;
st.shared.u8 [%rd25+1], %rs140;

BB17_96:
bar.sync 0;
and.b32 %r357, %r28, 31;
sub.s32 %r358, %r30, %r357;
add.s32 %r359, %r358, 32;
mul.wide.u32 %rd474, %r359, 2;
add.s64 %rd476, %rd95, %rd474;
mul.wide.u32 %rd477, %r358, 2;
add.s64 %rd478, %rd95, %rd477;
ld.shared.u16 %rs142, [%rd478];
ld.shared.u16 %rs143, [%rd476];

	{ cvt.f32.f16 %f33, %rs142;}


	
	{ cvt.f32.f16 %f34, %rs143;}


	setp.geu.f32	%p75, %f33, %f34;
@%p75 bra BB17_98;

cvt.u64.u32	%rd479, %r358;
add.s64 %rd481, %rd98, %rd479;
ld.shared.u8 %rs144, [%rd481];
mov.u32 %r886, 1;
setp.ne.s16	%p76, %rs144, 0;
@%p76 bra BB17_99;

BB17_98:
cvt.u64.u32	%rd482, %r359;
add.s64 %rd484, %rd98, %rd482;
ld.shared.u8 %rs145, [%rd484];
setp.eq.s16	%p77, %rs145, 0;
selp.u32	%r886, 1, 0, %p77;

BB17_99:
bfe.u32 %r368, %r28, 5, 1;
setp.ne.s32	%p78, %r886, %r368;
@%p78 bra BB17_101;

mul.wide.u32 %rd485, %r358, 8;
add.s64 %rd487, %rd97, %rd485;
mul.wide.u32 %rd488, %r359, 8;
add.s64 %rd489, %rd97, %rd488;
cvt.u64.u32	%rd490, %r358;
ld.shared.u16 %rs146, [%rd478];
cvt.u64.u32	%rd494, %r359;
ld.shared.u16 %rs147, [%rd476];
st.shared.u16 [%rd478], %rs147;
st.shared.u16 [%rd476], %rs146;
ld.shared.u64 %rd497, [%rd487];
ld.shared.u64 %rd498, [%rd489];
st.shared.u64 [%rd487], %rd498;
st.shared.u64 [%rd489], %rd497;
add.s64 %rd500, %rd98, %rd490;
ld.shared.u8 %rs148, [%rd500];
add.s64 %rd501, %rd98, %rd494;
ld.shared.u8 %rs149, [%rd501];
st.shared.u8 [%rd500], %rs149;
st.shared.u8 [%rd501], %rs148;

BB17_101:
bar.sync 0;
ld.shared.u16 %rs150, [%rd346];
ld.shared.u16 %rs151, [%rd344];

	{ cvt.f32.f16 %f35, %rs150;}


	
	{ cvt.f32.f16 %f36, %rs151;}


	setp.geu.f32	%p79, %f35, %f36;
@%p79 bra BB17_103;

cvt.u64.u32	%rd507, %r283;
add.s64 %rd509, %rd98, %rd507;
ld.shared.u8 %rs152, [%rd509];
mov.u32 %r887, 1;
setp.ne.s16	%p80, %rs152, 0;
@%p80 bra BB17_104;

BB17_103:
cvt.u64.u32	%rd510, %r284;
add.s64 %rd512, %rd98, %rd510;
ld.shared.u8 %rs153, [%rd512];
setp.eq.s16	%p81, %rs153, 0;
selp.u32	%r887, 1, 0, %p81;

BB17_104:
bfe.u32 %r387, %r28, 5, 1;
setp.ne.s32	%p82, %r887, %r387;
@%p82 bra BB17_106;

cvt.u64.u32	%rd513, %r283;
ld.shared.u16 %rs154, [%rd346];
cvt.u64.u32	%rd517, %r284;
ld.shared.u16 %rs155, [%rd344];
st.shared.u16 [%rd346], %rs155;
st.shared.u16 [%rd344], %rs154;
mul.wide.u32 %rd520, %r283, 8;
add.s64 %rd522, %rd97, %rd520;
ld.shared.u64 %rd523, [%rd522];
mul.wide.u32 %rd524, %r284, 8;
add.s64 %rd525, %rd97, %rd524;
ld.shared.u64 %rd526, [%rd525];
st.shared.u64 [%rd522], %rd526;
st.shared.u64 [%rd525], %rd523;
add.s64 %rd528, %rd98, %rd513;
ld.shared.u8 %rs156, [%rd528];
add.s64 %rd529, %rd98, %rd517;
ld.shared.u8 %rs157, [%rd529];
st.shared.u8 [%rd528], %rs157;
st.shared.u8 [%rd529], %rs156;

BB17_106:
bar.sync 0;
ld.shared.u16 %rs158, [%rd242];
ld.shared.u16 %rs159, [%rd240];

	{ cvt.f32.f16 %f37, %rs158;}


	
	{ cvt.f32.f16 %f38, %rs159;}


	setp.geu.f32	%p83, %f37, %f38;
@%p83 bra BB17_108;

cvt.u64.u32	%rd535, %r225;
add.s64 %rd537, %rd98, %rd535;
ld.shared.u8 %rs160, [%rd537];
mov.u32 %r888, 1;
setp.ne.s16	%p84, %rs160, 0;
@%p84 bra BB17_109;

BB17_108:
cvt.u64.u32	%rd538, %r226;
add.s64 %rd540, %rd98, %rd538;
ld.shared.u8 %rs161, [%rd540];
setp.eq.s16	%p85, %rs161, 0;
selp.u32	%r888, 1, 0, %p85;

BB17_109:
bfe.u32 %r404, %r28, 5, 1;
setp.ne.s32	%p86, %r888, %r404;
@%p86 bra BB17_111;

cvt.u64.u32	%rd541, %r225;
ld.shared.u16 %rs162, [%rd242];
cvt.u64.u32	%rd545, %r226;
ld.shared.u16 %rs163, [%rd240];
st.shared.u16 [%rd242], %rs163;
st.shared.u16 [%rd240], %rs162;
mul.wide.u32 %rd548, %r225, 8;
add.s64 %rd550, %rd97, %rd548;
ld.shared.u64 %rd551, [%rd550];
mul.wide.u32 %rd552, %r226, 8;
add.s64 %rd553, %rd97, %rd552;
ld.shared.u64 %rd554, [%rd553];
st.shared.u64 [%rd550], %rd554;
st.shared.u64 [%rd553], %rd551;
add.s64 %rd556, %rd98, %rd541;
ld.shared.u8 %rs164, [%rd556];
add.s64 %rd557, %rd98, %rd545;
ld.shared.u8 %rs165, [%rd557];
st.shared.u8 [%rd556], %rs165;
st.shared.u8 [%rd557], %rs164;

BB17_111:
bar.sync 0;
ld.shared.u16 %rs166, [%rd166];
ld.shared.u16 %rs167, [%rd164];

	{ cvt.f32.f16 %f39, %rs166;}


	
	{ cvt.f32.f16 %f40, %rs167;}


	setp.geu.f32	%p87, %f39, %f40;
@%p87 bra BB17_113;

cvt.u64.u32	%rd563, %r184;
add.s64 %rd565, %rd98, %rd563;
ld.shared.u8 %rs168, [%rd565];
mov.u32 %r889, 1;
setp.ne.s16	%p88, %rs168, 0;
@%p88 bra BB17_114;

BB17_113:
cvt.u64.u32	%rd566, %r185;
add.s64 %rd568, %rd98, %rd566;
ld.shared.u8 %rs169, [%rd568];
setp.eq.s16	%p89, %rs169, 0;
selp.u32	%r889, 1, 0, %p89;

BB17_114:
bfe.u32 %r421, %r28, 5, 1;
setp.ne.s32	%p90, %r889, %r421;
@%p90 bra BB17_116;

cvt.u64.u32	%rd569, %r184;
ld.shared.u16 %rs170, [%rd166];
cvt.u64.u32	%rd573, %r185;
ld.shared.u16 %rs171, [%rd164];
st.shared.u16 [%rd166], %rs171;
st.shared.u16 [%rd164], %rs170;
mul.wide.u32 %rd576, %r184, 8;
add.s64 %rd578, %rd97, %rd576;
ld.shared.u64 %rd579, [%rd578];
mul.wide.u32 %rd580, %r185, 8;
add.s64 %rd581, %rd97, %rd580;
ld.shared.u64 %rd582, [%rd581];
st.shared.u64 [%rd578], %rd582;
st.shared.u64 [%rd581], %rd579;
add.s64 %rd584, %rd98, %rd569;
ld.shared.u8 %rs172, [%rd584];
add.s64 %rd585, %rd98, %rd573;
ld.shared.u8 %rs173, [%rd585];
st.shared.u8 [%rd584], %rs173;
st.shared.u8 [%rd585], %rs172;

BB17_116:
bar.sync 0;
ld.shared.u16 %rs174, [%rd118];
ld.shared.u16 %rs175, [%rd116];

	{ cvt.f32.f16 %f41, %rs174;}


	
	{ cvt.f32.f16 %f42, %rs175;}


	setp.geu.f32	%p91, %f41, %f42;
@%p91 bra BB17_118;

cvt.u64.u32	%rd591, %r160;
add.s64 %rd593, %rd98, %rd591;
ld.shared.u8 %rs176, [%rd593];
mov.u32 %r890, 1;
setp.ne.s16	%p92, %rs176, 0;
@%p92 bra BB17_119;

BB17_118:
cvt.u64.u32	%rd594, %r161;
add.s64 %rd596, %rd98, %rd594;
ld.shared.u8 %rs177, [%rd596];
setp.eq.s16	%p93, %rs177, 0;
selp.u32	%r890, 1, 0, %p93;

BB17_119:
bfe.u32 %r438, %r28, 5, 1;
setp.ne.s32	%p94, %r890, %r438;
@%p94 bra BB17_121;

cvt.u64.u32	%rd597, %r160;
ld.shared.u16 %rs178, [%rd118];
cvt.u64.u32	%rd601, %r161;
ld.shared.u16 %rs179, [%rd116];
st.shared.u16 [%rd118], %rs179;
st.shared.u16 [%rd116], %rs178;
mul.wide.u32 %rd604, %r160, 8;
add.s64 %rd606, %rd97, %rd604;
ld.shared.u64 %rd607, [%rd606];
mul.wide.u32 %rd608, %r161, 8;
add.s64 %rd609, %rd97, %rd608;
ld.shared.u64 %rd610, [%rd609];
st.shared.u64 [%rd606], %rd610;
st.shared.u64 [%rd609], %rd607;
add.s64 %rd612, %rd98, %rd597;
ld.shared.u8 %rs180, [%rd612];
add.s64 %rd613, %rd98, %rd601;
ld.shared.u8 %rs181, [%rd613];
st.shared.u8 [%rd612], %rs181;
st.shared.u8 [%rd613], %rs180;

BB17_121:
bar.sync 0;
ld.shared.u16 %rs182, [%rd23];
ld.shared.u16 %rs183, [%rd23+2];

	{ cvt.f32.f16 %f43, %rs182;}


	
	{ cvt.f32.f16 %f44, %rs183;}


	setp.geu.f32	%p95, %f43, %f44;
@%p95 bra BB17_123;

ld.shared.u8 %rs184, [%rd25];
mov.u32 %r891, 1;
setp.ne.s16	%p96, %rs184, 0;
@%p96 bra BB17_124;

BB17_123:
ld.shared.u8 %rs185, [%rd25+1];
setp.eq.s16	%p97, %rs185, 0;
selp.u32	%r891, 1, 0, %p97;

BB17_124:
bfe.u32 %r447, %r28, 5, 1;
setp.ne.s32	%p98, %r891, %r447;
@%p98 bra BB17_126;

ld.shared.u16 %rs186, [%rd23];
ld.shared.u16 %rs187, [%rd23+2];
st.shared.u16 [%rd23], %rs187;
st.shared.u16 [%rd23+2], %rs186;
mul.wide.u32 %rd627, %r30, 8;
add.s64 %rd629, %rd97, %rd627;
ld.shared.u64 %rd630, [%rd629];
ld.shared.u64 %rd631, [%rd629+8];
st.shared.u64 [%rd629], %rd631;
st.shared.u64 [%rd629+8], %rd630;
ld.shared.u8 %rs188, [%rd25];
ld.shared.u8 %rs189, [%rd25+1];
st.shared.u8 [%rd25], %rs189;
st.shared.u8 [%rd25+1], %rs188;

BB17_126:
bar.sync 0;
and.b32 %r449, %r28, 63;
sub.s32 %r450, %r30, %r449;
add.s32 %r451, %r450, 64;
mul.wide.u32 %rd634, %r451, 2;
add.s64 %rd636, %rd95, %rd634;
mul.wide.u32 %rd637, %r450, 2;
add.s64 %rd638, %rd95, %rd637;
ld.shared.u16 %rs190, [%rd638];
ld.shared.u16 %rs191, [%rd636];

	{ cvt.f32.f16 %f45, %rs190;}


	
	{ cvt.f32.f16 %f46, %rs191;}


	setp.geu.f32	%p99, %f45, %f46;
@%p99 bra BB17_128;

cvt.u64.u32	%rd639, %r450;
add.s64 %rd641, %rd98, %rd639;
ld.shared.u8 %rs192, [%rd641];
mov.u32 %r892, 1;
setp.ne.s16	%p100, %rs192, 0;
@%p100 bra BB17_129;

BB17_128:
cvt.u64.u32	%rd642, %r451;
add.s64 %rd644, %rd98, %rd642;
ld.shared.u8 %rs193, [%rd644];
setp.eq.s16	%p101, %rs193, 0;
selp.u32	%r892, 1, 0, %p101;

BB17_129:
bfe.u32 %r460, %r28, 6, 1;
setp.ne.s32	%p102, %r892, %r460;
@%p102 bra BB17_131;

mul.wide.u32 %rd645, %r450, 8;
add.s64 %rd647, %rd97, %rd645;
mul.wide.u32 %rd648, %r451, 8;
add.s64 %rd649, %rd97, %rd648;
cvt.u64.u32	%rd650, %r450;
ld.shared.u16 %rs194, [%rd638];
cvt.u64.u32	%rd654, %r451;
ld.shared.u16 %rs195, [%rd636];
st.shared.u16 [%rd638], %rs195;
st.shared.u16 [%rd636], %rs194;
ld.shared.u64 %rd657, [%rd647];
ld.shared.u64 %rd658, [%rd649];
st.shared.u64 [%rd647], %rd658;
st.shared.u64 [%rd649], %rd657;
add.s64 %rd660, %rd98, %rd650;
ld.shared.u8 %rs196, [%rd660];
add.s64 %rd661, %rd98, %rd654;
ld.shared.u8 %rs197, [%rd661];
st.shared.u8 [%rd660], %rs197;
st.shared.u8 [%rd661], %rs196;

BB17_131:
bar.sync 0;
ld.shared.u16 %rs198, [%rd478];
ld.shared.u16 %rs199, [%rd476];

	{ cvt.f32.f16 %f47, %rs198;}


	
	{ cvt.f32.f16 %f48, %rs199;}


	setp.geu.f32	%p103, %f47, %f48;
@%p103 bra BB17_133;

cvt.u64.u32	%rd667, %r358;
add.s64 %rd669, %rd98, %rd667;
ld.shared.u8 %rs200, [%rd669];
mov.u32 %r893, 1;
setp.ne.s16	%p104, %rs200, 0;
@%p104 bra BB17_134;

BB17_133:
cvt.u64.u32	%rd670, %r359;
add.s64 %rd672, %rd98, %rd670;
ld.shared.u8 %rs201, [%rd672];
setp.eq.s16	%p105, %rs201, 0;
selp.u32	%r893, 1, 0, %p105;

BB17_134:
bfe.u32 %r479, %r28, 6, 1;
setp.ne.s32	%p106, %r893, %r479;
@%p106 bra BB17_136;

cvt.u64.u32	%rd673, %r358;
ld.shared.u16 %rs202, [%rd478];
cvt.u64.u32	%rd677, %r359;
ld.shared.u16 %rs203, [%rd476];
st.shared.u16 [%rd478], %rs203;
st.shared.u16 [%rd476], %rs202;
mul.wide.u32 %rd680, %r358, 8;
add.s64 %rd682, %rd97, %rd680;
ld.shared.u64 %rd683, [%rd682];
mul.wide.u32 %rd684, %r359, 8;
add.s64 %rd685, %rd97, %rd684;
ld.shared.u64 %rd686, [%rd685];
st.shared.u64 [%rd682], %rd686;
st.shared.u64 [%rd685], %rd683;
add.s64 %rd688, %rd98, %rd673;
ld.shared.u8 %rs204, [%rd688];
add.s64 %rd689, %rd98, %rd677;
ld.shared.u8 %rs205, [%rd689];
st.shared.u8 [%rd688], %rs205;
st.shared.u8 [%rd689], %rs204;

BB17_136:
bar.sync 0;
ld.shared.u16 %rs206, [%rd346];
ld.shared.u16 %rs207, [%rd344];

	{ cvt.f32.f16 %f49, %rs206;}


	
	{ cvt.f32.f16 %f50, %rs207;}


	setp.geu.f32	%p107, %f49, %f50;
@%p107 bra BB17_138;

cvt.u64.u32	%rd695, %r283;
add.s64 %rd697, %rd98, %rd695;
ld.shared.u8 %rs208, [%rd697];
mov.u32 %r894, 1;
setp.ne.s16	%p108, %rs208, 0;
@%p108 bra BB17_139;

BB17_138:
cvt.u64.u32	%rd698, %r284;
add.s64 %rd700, %rd98, %rd698;
ld.shared.u8 %rs209, [%rd700];
setp.eq.s16	%p109, %rs209, 0;
selp.u32	%r894, 1, 0, %p109;

BB17_139:
bfe.u32 %r496, %r28, 6, 1;
setp.ne.s32	%p110, %r894, %r496;
@%p110 bra BB17_141;

cvt.u64.u32	%rd701, %r283;
ld.shared.u16 %rs210, [%rd346];
cvt.u64.u32	%rd705, %r284;
ld.shared.u16 %rs211, [%rd344];
st.shared.u16 [%rd346], %rs211;
st.shared.u16 [%rd344], %rs210;
mul.wide.u32 %rd708, %r283, 8;
add.s64 %rd710, %rd97, %rd708;
ld.shared.u64 %rd711, [%rd710];
mul.wide.u32 %rd712, %r284, 8;
add.s64 %rd713, %rd97, %rd712;
ld.shared.u64 %rd714, [%rd713];
st.shared.u64 [%rd710], %rd714;
st.shared.u64 [%rd713], %rd711;
add.s64 %rd716, %rd98, %rd701;
ld.shared.u8 %rs212, [%rd716];
add.s64 %rd717, %rd98, %rd705;
ld.shared.u8 %rs213, [%rd717];
st.shared.u8 [%rd716], %rs213;
st.shared.u8 [%rd717], %rs212;

BB17_141:
bar.sync 0;
ld.shared.u16 %rs214, [%rd242];
ld.shared.u16 %rs215, [%rd240];

	{ cvt.f32.f16 %f51, %rs214;}


	
	{ cvt.f32.f16 %f52, %rs215;}


	setp.geu.f32	%p111, %f51, %f52;
@%p111 bra BB17_143;

cvt.u64.u32	%rd723, %r225;
add.s64 %rd725, %rd98, %rd723;
ld.shared.u8 %rs216, [%rd725];
mov.u32 %r895, 1;
setp.ne.s16	%p112, %rs216, 0;
@%p112 bra BB17_144;

BB17_143:
cvt.u64.u32	%rd726, %r226;
add.s64 %rd728, %rd98, %rd726;
ld.shared.u8 %rs217, [%rd728];
setp.eq.s16	%p113, %rs217, 0;
selp.u32	%r895, 1, 0, %p113;

BB17_144:
bfe.u32 %r513, %r28, 6, 1;
setp.ne.s32	%p114, %r895, %r513;
@%p114 bra BB17_146;

cvt.u64.u32	%rd729, %r225;
ld.shared.u16 %rs218, [%rd242];
cvt.u64.u32	%rd733, %r226;
ld.shared.u16 %rs219, [%rd240];
st.shared.u16 [%rd242], %rs219;
st.shared.u16 [%rd240], %rs218;
mul.wide.u32 %rd736, %r225, 8;
add.s64 %rd738, %rd97, %rd736;
ld.shared.u64 %rd739, [%rd738];
mul.wide.u32 %rd740, %r226, 8;
add.s64 %rd741, %rd97, %rd740;
ld.shared.u64 %rd742, [%rd741];
st.shared.u64 [%rd738], %rd742;
st.shared.u64 [%rd741], %rd739;
add.s64 %rd744, %rd98, %rd729;
ld.shared.u8 %rs220, [%rd744];
add.s64 %rd745, %rd98, %rd733;
ld.shared.u8 %rs221, [%rd745];
st.shared.u8 [%rd744], %rs221;
st.shared.u8 [%rd745], %rs220;

BB17_146:
bar.sync 0;
ld.shared.u16 %rs222, [%rd166];
ld.shared.u16 %rs223, [%rd164];

	{ cvt.f32.f16 %f53, %rs222;}


	
	{ cvt.f32.f16 %f54, %rs223;}


	setp.geu.f32	%p115, %f53, %f54;
@%p115 bra BB17_148;

cvt.u64.u32	%rd751, %r184;
add.s64 %rd753, %rd98, %rd751;
ld.shared.u8 %rs224, [%rd753];
mov.u32 %r896, 1;
setp.ne.s16	%p116, %rs224, 0;
@%p116 bra BB17_149;

BB17_148:
cvt.u64.u32	%rd754, %r185;
add.s64 %rd756, %rd98, %rd754;
ld.shared.u8 %rs225, [%rd756];
setp.eq.s16	%p117, %rs225, 0;
selp.u32	%r896, 1, 0, %p117;

BB17_149:
bfe.u32 %r530, %r28, 6, 1;
setp.ne.s32	%p118, %r896, %r530;
@%p118 bra BB17_151;

cvt.u64.u32	%rd757, %r184;
ld.shared.u16 %rs226, [%rd166];
cvt.u64.u32	%rd761, %r185;
ld.shared.u16 %rs227, [%rd164];
st.shared.u16 [%rd166], %rs227;
st.shared.u16 [%rd164], %rs226;
mul.wide.u32 %rd764, %r184, 8;
add.s64 %rd766, %rd97, %rd764;
ld.shared.u64 %rd767, [%rd766];
mul.wide.u32 %rd768, %r185, 8;
add.s64 %rd769, %rd97, %rd768;
ld.shared.u64 %rd770, [%rd769];
st.shared.u64 [%rd766], %rd770;
st.shared.u64 [%rd769], %rd767;
add.s64 %rd772, %rd98, %rd757;
ld.shared.u8 %rs228, [%rd772];
add.s64 %rd773, %rd98, %rd761;
ld.shared.u8 %rs229, [%rd773];
st.shared.u8 [%rd772], %rs229;
st.shared.u8 [%rd773], %rs228;

BB17_151:
bar.sync 0;
ld.shared.u16 %rs230, [%rd118];
ld.shared.u16 %rs231, [%rd116];

	{ cvt.f32.f16 %f55, %rs230;}


	
	{ cvt.f32.f16 %f56, %rs231;}


	setp.geu.f32	%p119, %f55, %f56;
@%p119 bra BB17_153;

cvt.u64.u32	%rd779, %r160;
add.s64 %rd781, %rd98, %rd779;
ld.shared.u8 %rs232, [%rd781];
mov.u32 %r897, 1;
setp.ne.s16	%p120, %rs232, 0;
@%p120 bra BB17_154;

BB17_153:
cvt.u64.u32	%rd782, %r161;
add.s64 %rd784, %rd98, %rd782;
ld.shared.u8 %rs233, [%rd784];
setp.eq.s16	%p121, %rs233, 0;
selp.u32	%r897, 1, 0, %p121;

BB17_154:
bfe.u32 %r547, %r28, 6, 1;
setp.ne.s32	%p122, %r897, %r547;
@%p122 bra BB17_156;

cvt.u64.u32	%rd785, %r160;
ld.shared.u16 %rs234, [%rd118];
cvt.u64.u32	%rd789, %r161;
ld.shared.u16 %rs235, [%rd116];
st.shared.u16 [%rd118], %rs235;
st.shared.u16 [%rd116], %rs234;
mul.wide.u32 %rd792, %r160, 8;
add.s64 %rd794, %rd97, %rd792;
ld.shared.u64 %rd795, [%rd794];
mul.wide.u32 %rd796, %r161, 8;
add.s64 %rd797, %rd97, %rd796;
ld.shared.u64 %rd798, [%rd797];
st.shared.u64 [%rd794], %rd798;
st.shared.u64 [%rd797], %rd795;
add.s64 %rd800, %rd98, %rd785;
ld.shared.u8 %rs236, [%rd800];
add.s64 %rd801, %rd98, %rd789;
ld.shared.u8 %rs237, [%rd801];
st.shared.u8 [%rd800], %rs237;
st.shared.u8 [%rd801], %rs236;

BB17_156:
bar.sync 0;
ld.shared.u16 %rs238, [%rd23];
ld.shared.u16 %rs239, [%rd23+2];

	{ cvt.f32.f16 %f57, %rs238;}


	
	{ cvt.f32.f16 %f58, %rs239;}


	setp.geu.f32	%p123, %f57, %f58;
@%p123 bra BB17_158;

ld.shared.u8 %rs240, [%rd25];
mov.u32 %r898, 1;
setp.ne.s16	%p124, %rs240, 0;
@%p124 bra BB17_159;

BB17_158:
ld.shared.u8 %rs241, [%rd25+1];
setp.eq.s16	%p125, %rs241, 0;
selp.u32	%r898, 1, 0, %p125;

BB17_159:
bfe.u32 %r556, %r28, 6, 1;
setp.ne.s32	%p126, %r898, %r556;
@%p126 bra BB17_161;

ld.shared.u16 %rs242, [%rd23];
ld.shared.u16 %rs243, [%rd23+2];
st.shared.u16 [%rd23], %rs243;
st.shared.u16 [%rd23+2], %rs242;
mul.wide.u32 %rd815, %r30, 8;
add.s64 %rd817, %rd97, %rd815;
ld.shared.u64 %rd818, [%rd817];
ld.shared.u64 %rd819, [%rd817+8];
st.shared.u64 [%rd817], %rd819;
st.shared.u64 [%rd817+8], %rd818;
ld.shared.u8 %rs244, [%rd25];
ld.shared.u8 %rs245, [%rd25+1];
st.shared.u8 [%rd25], %rs245;
st.shared.u8 [%rd25+1], %rs244;

BB17_161:
bar.sync 0;
and.b32 %r558, %r28, 127;
sub.s32 %r559, %r30, %r558;
add.s32 %r560, %r559, 128;
mul.wide.u32 %rd822, %r560, 2;
add.s64 %rd824, %rd95, %rd822;
mul.wide.u32 %rd825, %r559, 2;
add.s64 %rd826, %rd95, %rd825;
ld.shared.u16 %rs246, [%rd826];
ld.shared.u16 %rs247, [%rd824];

	{ cvt.f32.f16 %f59, %rs246;}


	
	{ cvt.f32.f16 %f60, %rs247;}


	setp.geu.f32	%p127, %f59, %f60;
@%p127 bra BB17_163;

cvt.u64.u32	%rd827, %r559;
add.s64 %rd829, %rd98, %rd827;
ld.shared.u8 %rs248, [%rd829];
mov.u32 %r899, 1;
setp.ne.s16	%p128, %rs248, 0;
@%p128 bra BB17_164;

BB17_163:
cvt.u64.u32	%rd830, %r560;
add.s64 %rd832, %rd98, %rd830;
ld.shared.u8 %rs249, [%rd832];
setp.eq.s16	%p129, %rs249, 0;
selp.u32	%r899, 1, 0, %p129;

BB17_164:
bfe.u32 %r569, %r28, 7, 1;
setp.ne.s32	%p130, %r899, %r569;
@%p130 bra BB17_166;

mul.wide.u32 %rd833, %r559, 8;
add.s64 %rd835, %rd97, %rd833;
mul.wide.u32 %rd836, %r560, 8;
add.s64 %rd837, %rd97, %rd836;
cvt.u64.u32	%rd838, %r559;
ld.shared.u16 %rs250, [%rd826];
cvt.u64.u32	%rd842, %r560;
ld.shared.u16 %rs251, [%rd824];
st.shared.u16 [%rd826], %rs251;
st.shared.u16 [%rd824], %rs250;
ld.shared.u64 %rd845, [%rd835];
ld.shared.u64 %rd846, [%rd837];
st.shared.u64 [%rd835], %rd846;
st.shared.u64 [%rd837], %rd845;
add.s64 %rd848, %rd98, %rd838;
ld.shared.u8 %rs252, [%rd848];
add.s64 %rd849, %rd98, %rd842;
ld.shared.u8 %rs253, [%rd849];
st.shared.u8 [%rd848], %rs253;
st.shared.u8 [%rd849], %rs252;

BB17_166:
bar.sync 0;
ld.shared.u16 %rs254, [%rd638];
ld.shared.u16 %rs255, [%rd636];

	{ cvt.f32.f16 %f61, %rs254;}


	
	{ cvt.f32.f16 %f62, %rs255;}


	setp.geu.f32	%p131, %f61, %f62;
@%p131 bra BB17_168;

cvt.u64.u32	%rd855, %r450;
add.s64 %rd857, %rd98, %rd855;
ld.shared.u8 %rs256, [%rd857];
mov.u32 %r900, 1;
setp.ne.s16	%p132, %rs256, 0;
@%p132 bra BB17_169;

BB17_168:
cvt.u64.u32	%rd858, %r451;
add.s64 %rd860, %rd98, %rd858;
ld.shared.u8 %rs257, [%rd860];
setp.eq.s16	%p133, %rs257, 0;
selp.u32	%r900, 1, 0, %p133;

BB17_169:
bfe.u32 %r588, %r28, 7, 1;
setp.ne.s32	%p134, %r900, %r588;
@%p134 bra BB17_171;

cvt.u64.u32	%rd861, %r450;
ld.shared.u16 %rs258, [%rd638];
cvt.u64.u32	%rd865, %r451;
ld.shared.u16 %rs259, [%rd636];
st.shared.u16 [%rd638], %rs259;
st.shared.u16 [%rd636], %rs258;
mul.wide.u32 %rd868, %r450, 8;
add.s64 %rd870, %rd97, %rd868;
ld.shared.u64 %rd871, [%rd870];
mul.wide.u32 %rd872, %r451, 8;
add.s64 %rd873, %rd97, %rd872;
ld.shared.u64 %rd874, [%rd873];
st.shared.u64 [%rd870], %rd874;
st.shared.u64 [%rd873], %rd871;
add.s64 %rd876, %rd98, %rd861;
ld.shared.u8 %rs260, [%rd876];
add.s64 %rd877, %rd98, %rd865;
ld.shared.u8 %rs261, [%rd877];
st.shared.u8 [%rd876], %rs261;
st.shared.u8 [%rd877], %rs260;

BB17_171:
bar.sync 0;
ld.shared.u16 %rs262, [%rd478];
ld.shared.u16 %rs263, [%rd476];

	{ cvt.f32.f16 %f63, %rs262;}


	
	{ cvt.f32.f16 %f64, %rs263;}


	setp.geu.f32	%p135, %f63, %f64;
@%p135 bra BB17_173;

cvt.u64.u32	%rd883, %r358;
add.s64 %rd885, %rd98, %rd883;
ld.shared.u8 %rs264, [%rd885];
mov.u32 %r901, 1;
setp.ne.s16	%p136, %rs264, 0;
@%p136 bra BB17_174;

BB17_173:
cvt.u64.u32	%rd886, %r359;
add.s64 %rd888, %rd98, %rd886;
ld.shared.u8 %rs265, [%rd888];
setp.eq.s16	%p137, %rs265, 0;
selp.u32	%r901, 1, 0, %p137;

BB17_174:
bfe.u32 %r605, %r28, 7, 1;
setp.ne.s32	%p138, %r901, %r605;
@%p138 bra BB17_176;

cvt.u64.u32	%rd889, %r358;
ld.shared.u16 %rs266, [%rd478];
cvt.u64.u32	%rd893, %r359;
ld.shared.u16 %rs267, [%rd476];
st.shared.u16 [%rd478], %rs267;
st.shared.u16 [%rd476], %rs266;
mul.wide.u32 %rd896, %r358, 8;
add.s64 %rd898, %rd97, %rd896;
ld.shared.u64 %rd899, [%rd898];
mul.wide.u32 %rd900, %r359, 8;
add.s64 %rd901, %rd97, %rd900;
ld.shared.u64 %rd902, [%rd901];
st.shared.u64 [%rd898], %rd902;
st.shared.u64 [%rd901], %rd899;
add.s64 %rd904, %rd98, %rd889;
ld.shared.u8 %rs268, [%rd904];
add.s64 %rd905, %rd98, %rd893;
ld.shared.u8 %rs269, [%rd905];
st.shared.u8 [%rd904], %rs269;
st.shared.u8 [%rd905], %rs268;

BB17_176:
bar.sync 0;
ld.shared.u16 %rs270, [%rd346];
ld.shared.u16 %rs271, [%rd344];

	{ cvt.f32.f16 %f65, %rs270;}


	
	{ cvt.f32.f16 %f66, %rs271;}


	setp.geu.f32	%p139, %f65, %f66;
@%p139 bra BB17_178;

cvt.u64.u32	%rd911, %r283;
add.s64 %rd913, %rd98, %rd911;
ld.shared.u8 %rs272, [%rd913];
mov.u32 %r902, 1;
setp.ne.s16	%p140, %rs272, 0;
@%p140 bra BB17_179;

BB17_178:
cvt.u64.u32	%rd914, %r284;
add.s64 %rd916, %rd98, %rd914;
ld.shared.u8 %rs273, [%rd916];
setp.eq.s16	%p141, %rs273, 0;
selp.u32	%r902, 1, 0, %p141;

BB17_179:
bfe.u32 %r622, %r28, 7, 1;
setp.ne.s32	%p142, %r902, %r622;
@%p142 bra BB17_181;

cvt.u64.u32	%rd917, %r283;
ld.shared.u16 %rs274, [%rd346];
cvt.u64.u32	%rd921, %r284;
ld.shared.u16 %rs275, [%rd344];
st.shared.u16 [%rd346], %rs275;
st.shared.u16 [%rd344], %rs274;
mul.wide.u32 %rd924, %r283, 8;
add.s64 %rd926, %rd97, %rd924;
ld.shared.u64 %rd927, [%rd926];
mul.wide.u32 %rd928, %r284, 8;
add.s64 %rd929, %rd97, %rd928;
ld.shared.u64 %rd930, [%rd929];
st.shared.u64 [%rd926], %rd930;
st.shared.u64 [%rd929], %rd927;
add.s64 %rd932, %rd98, %rd917;
ld.shared.u8 %rs276, [%rd932];
add.s64 %rd933, %rd98, %rd921;
ld.shared.u8 %rs277, [%rd933];
st.shared.u8 [%rd932], %rs277;
st.shared.u8 [%rd933], %rs276;

BB17_181:
bar.sync 0;
ld.shared.u16 %rs278, [%rd242];
ld.shared.u16 %rs279, [%rd240];

	{ cvt.f32.f16 %f67, %rs278;}


	
	{ cvt.f32.f16 %f68, %rs279;}


	setp.geu.f32	%p143, %f67, %f68;
@%p143 bra BB17_183;

cvt.u64.u32	%rd939, %r225;
add.s64 %rd941, %rd98, %rd939;
ld.shared.u8 %rs280, [%rd941];
mov.u32 %r903, 1;
setp.ne.s16	%p144, %rs280, 0;
@%p144 bra BB17_184;

BB17_183:
cvt.u64.u32	%rd942, %r226;
add.s64 %rd944, %rd98, %rd942;
ld.shared.u8 %rs281, [%rd944];
setp.eq.s16	%p145, %rs281, 0;
selp.u32	%r903, 1, 0, %p145;

BB17_184:
bfe.u32 %r639, %r28, 7, 1;
setp.ne.s32	%p146, %r903, %r639;
@%p146 bra BB17_186;

cvt.u64.u32	%rd945, %r225;
ld.shared.u16 %rs282, [%rd242];
cvt.u64.u32	%rd949, %r226;
ld.shared.u16 %rs283, [%rd240];
st.shared.u16 [%rd242], %rs283;
st.shared.u16 [%rd240], %rs282;
mul.wide.u32 %rd952, %r225, 8;
add.s64 %rd954, %rd97, %rd952;
ld.shared.u64 %rd955, [%rd954];
mul.wide.u32 %rd956, %r226, 8;
add.s64 %rd957, %rd97, %rd956;
ld.shared.u64 %rd958, [%rd957];
st.shared.u64 [%rd954], %rd958;
st.shared.u64 [%rd957], %rd955;
add.s64 %rd960, %rd98, %rd945;
ld.shared.u8 %rs284, [%rd960];
add.s64 %rd961, %rd98, %rd949;
ld.shared.u8 %rs285, [%rd961];
st.shared.u8 [%rd960], %rs285;
st.shared.u8 [%rd961], %rs284;

BB17_186:
bar.sync 0;
ld.shared.u16 %rs286, [%rd166];
ld.shared.u16 %rs287, [%rd164];

	{ cvt.f32.f16 %f69, %rs286;}


	
	{ cvt.f32.f16 %f70, %rs287;}


	setp.geu.f32	%p147, %f69, %f70;
@%p147 bra BB17_188;

cvt.u64.u32	%rd967, %r184;
add.s64 %rd969, %rd98, %rd967;
ld.shared.u8 %rs288, [%rd969];
mov.u32 %r904, 1;
setp.ne.s16	%p148, %rs288, 0;
@%p148 bra BB17_189;

BB17_188:
cvt.u64.u32	%rd970, %r185;
add.s64 %rd972, %rd98, %rd970;
ld.shared.u8 %rs289, [%rd972];
setp.eq.s16	%p149, %rs289, 0;
selp.u32	%r904, 1, 0, %p149;

BB17_189:
bfe.u32 %r656, %r28, 7, 1;
setp.ne.s32	%p150, %r904, %r656;
@%p150 bra BB17_191;

cvt.u64.u32	%rd973, %r184;
ld.shared.u16 %rs290, [%rd166];
cvt.u64.u32	%rd977, %r185;
ld.shared.u16 %rs291, [%rd164];
st.shared.u16 [%rd166], %rs291;
st.shared.u16 [%rd164], %rs290;
mul.wide.u32 %rd980, %r184, 8;
add.s64 %rd982, %rd97, %rd980;
ld.shared.u64 %rd983, [%rd982];
mul.wide.u32 %rd984, %r185, 8;
add.s64 %rd985, %rd97, %rd984;
ld.shared.u64 %rd986, [%rd985];
st.shared.u64 [%rd982], %rd986;
st.shared.u64 [%rd985], %rd983;
add.s64 %rd988, %rd98, %rd973;
ld.shared.u8 %rs292, [%rd988];
add.s64 %rd989, %rd98, %rd977;
ld.shared.u8 %rs293, [%rd989];
st.shared.u8 [%rd988], %rs293;
st.shared.u8 [%rd989], %rs292;

BB17_191:
bar.sync 0;
ld.shared.u16 %rs294, [%rd118];
ld.shared.u16 %rs295, [%rd116];

	{ cvt.f32.f16 %f71, %rs294;}


	
	{ cvt.f32.f16 %f72, %rs295;}


	setp.geu.f32	%p151, %f71, %f72;
@%p151 bra BB17_193;

cvt.u64.u32	%rd995, %r160;
add.s64 %rd997, %rd98, %rd995;
ld.shared.u8 %rs296, [%rd997];
mov.u32 %r905, 1;
setp.ne.s16	%p152, %rs296, 0;
@%p152 bra BB17_194;

BB17_193:
cvt.u64.u32	%rd998, %r161;
add.s64 %rd1000, %rd98, %rd998;
ld.shared.u8 %rs297, [%rd1000];
setp.eq.s16	%p153, %rs297, 0;
selp.u32	%r905, 1, 0, %p153;

BB17_194:
bfe.u32 %r673, %r28, 7, 1;
setp.ne.s32	%p154, %r905, %r673;
@%p154 bra BB17_196;

cvt.u64.u32	%rd1001, %r160;
ld.shared.u16 %rs298, [%rd118];
cvt.u64.u32	%rd1005, %r161;
ld.shared.u16 %rs299, [%rd116];
st.shared.u16 [%rd118], %rs299;
st.shared.u16 [%rd116], %rs298;
mul.wide.u32 %rd1008, %r160, 8;
add.s64 %rd1010, %rd97, %rd1008;
ld.shared.u64 %rd1011, [%rd1010];
mul.wide.u32 %rd1012, %r161, 8;
add.s64 %rd1013, %rd97, %rd1012;
ld.shared.u64 %rd1014, [%rd1013];
st.shared.u64 [%rd1010], %rd1014;
st.shared.u64 [%rd1013], %rd1011;
add.s64 %rd1016, %rd98, %rd1001;
ld.shared.u8 %rs300, [%rd1016];
add.s64 %rd1017, %rd98, %rd1005;
ld.shared.u8 %rs301, [%rd1017];
st.shared.u8 [%rd1016], %rs301;
st.shared.u8 [%rd1017], %rs300;

BB17_196:
bar.sync 0;
ld.shared.u16 %rs302, [%rd23];
ld.shared.u16 %rs303, [%rd23+2];

	{ cvt.f32.f16 %f73, %rs302;}


	
	{ cvt.f32.f16 %f74, %rs303;}


	setp.geu.f32	%p155, %f73, %f74;
@%p155 bra BB17_198;

ld.shared.u8 %rs304, [%rd25];
mov.u32 %r906, 1;
setp.ne.s16	%p156, %rs304, 0;
@%p156 bra BB17_199;

BB17_198:
ld.shared.u8 %rs305, [%rd25+1];
setp.eq.s16	%p157, %rs305, 0;
selp.u32	%r906, 1, 0, %p157;

BB17_199:
bfe.u32 %r682, %r28, 7, 1;
setp.ne.s32	%p158, %r906, %r682;
@%p158 bra BB17_201;

ld.shared.u16 %rs306, [%rd23];
ld.shared.u16 %rs307, [%rd23+2];
st.shared.u16 [%rd23], %rs307;
st.shared.u16 [%rd23+2], %rs306;
mul.wide.u32 %rd1031, %r30, 8;
add.s64 %rd1033, %rd97, %rd1031;
ld.shared.u64 %rd1034, [%rd1033];
ld.shared.u64 %rd1035, [%rd1033+8];
st.shared.u64 [%rd1033], %rd1035;
st.shared.u64 [%rd1033+8], %rd1034;
ld.shared.u8 %rs308, [%rd25];
ld.shared.u8 %rs309, [%rd25+1];
st.shared.u8 [%rd25], %rs309;
st.shared.u8 [%rd25+1], %rs308;

BB17_201:
bfe.u32 %r109, %r28, 8, 1;
mov.u32 %r907, 256;

BB17_202:
bar.sync 0;
add.s32 %r685, %r907, -1;
and.b32 %r686, %r685, %r28;
sub.s32 %r688, %r30, %r686;
add.s32 %r689, %r688, %r907;
cvt.u64.u32	%rd26, %r689;
mul.wide.u32 %rd1038, %r689, 2;
add.s64 %rd30, %rd95, %rd1038;
add.s64 %rd27, %rd98, %rd26;
cvt.u64.u32	%rd28, %r688;
mul.wide.u32 %rd1041, %r688, 2;
add.s64 %rd29, %rd95, %rd1041;
ld.shared.u16 %rs310, [%rd29];
ld.shared.u16 %rs311, [%rd30];

	{ cvt.f32.f16 %f75, %rs310;}


	
	{ cvt.f32.f16 %f76, %rs311;}


	add.s64 %rd31, %rd98, %rd28;
setp.geu.f32	%p159, %f75, %f76;
@%p159 bra BB17_204;

ld.shared.u8 %rs312, [%rd31];
mov.u32 %r908, 1;
setp.ne.s16	%p160, %rs312, 0;
@%p160 bra BB17_205;

BB17_204:
ld.shared.u8 %rs313, [%rd27];
setp.eq.s16	%p161, %rs313, 0;
selp.u32	%r908, 1, 0, %p161;

BB17_205:
setp.ne.s32	%p162, %r908, %r109;
@%p162 bra BB17_207;

shl.b64 %rd1042, %rd26, 3;
add.s64 %rd1044, %rd97, %rd1042;
ld.shared.u16 %rs314, [%rd29];
ld.shared.u16 %rs315, [%rd30];
st.shared.u16 [%rd29], %rs315;
st.shared.u16 [%rd30], %rs314;
shl.b64 %rd1045, %rd28, 3;
add.s64 %rd1046, %rd97, %rd1045;
ld.shared.u64 %rd1047, [%rd1046];
ld.shared.u64 %rd1048, [%rd1044];
st.shared.u64 [%rd1046], %rd1048;
st.shared.u64 [%rd1044], %rd1047;
ld.shared.u8 %rs316, [%rd31];
ld.shared.u8 %rs317, [%rd27];
st.shared.u8 [%rd31], %rs317;
st.shared.u8 [%rd27], %rs316;

BB17_207:
shr.u32 %r113, %r907, 1;
bar.sync 0;
add.s32 %r691, %r113, -1;
and.b32 %r692, %r691, %r28;
sub.s32 %r694, %r30, %r692;
add.s32 %r695, %r694, %r113;
cvt.u64.u32	%rd32, %r695;
mul.wide.u32 %rd1049, %r695, 2;
add.s64 %rd36, %rd95, %rd1049;
add.s64 %rd33, %rd98, %rd32;
cvt.u64.u32	%rd34, %r694;
mul.wide.u32 %rd1052, %r694, 2;
add.s64 %rd35, %rd95, %rd1052;
ld.shared.u16 %rs318, [%rd35];
ld.shared.u16 %rs319, [%rd36];

	{ cvt.f32.f16 %f77, %rs318;}


	
	{ cvt.f32.f16 %f78, %rs319;}


	add.s64 %rd37, %rd98, %rd34;
setp.geu.f32	%p163, %f77, %f78;
@%p163 bra BB17_209;

ld.shared.u8 %rs320, [%rd37];
mov.u32 %r909, 1;
setp.ne.s16	%p164, %rs320, 0;
@%p164 bra BB17_210;

BB17_209:
ld.shared.u8 %rs321, [%rd33];
setp.eq.s16	%p165, %rs321, 0;
selp.u32	%r909, 1, 0, %p165;

BB17_210:
setp.ne.s32	%p166, %r909, %r109;
@%p166 bra BB17_212;

shl.b64 %rd1053, %rd32, 3;
add.s64 %rd1055, %rd97, %rd1053;
ld.shared.u16 %rs322, [%rd35];
ld.shared.u16 %rs323, [%rd36];
st.shared.u16 [%rd35], %rs323;
st.shared.u16 [%rd36], %rs322;
shl.b64 %rd1056, %rd34, 3;
add.s64 %rd1057, %rd97, %rd1056;
ld.shared.u64 %rd1058, [%rd1057];
ld.shared.u64 %rd1059, [%rd1055];
st.shared.u64 [%rd1057], %rd1059;
st.shared.u64 [%rd1055], %rd1058;
ld.shared.u8 %rs324, [%rd37];
ld.shared.u8 %rs325, [%rd33];
st.shared.u8 [%rd37], %rs325;
st.shared.u8 [%rd33], %rs324;

BB17_212:
shr.u32 %r116, %r907, 2;
bar.sync 0;
add.s32 %r697, %r116, -1;
and.b32 %r698, %r697, %r28;
sub.s32 %r700, %r30, %r698;
add.s32 %r701, %r700, %r116;
cvt.u64.u32	%rd38, %r701;
mul.wide.u32 %rd1060, %r701, 2;
add.s64 %rd42, %rd95, %rd1060;
add.s64 %rd39, %rd98, %rd38;
cvt.u64.u32	%rd40, %r700;
mul.wide.u32 %rd1063, %r700, 2;
add.s64 %rd41, %rd95, %rd1063;
ld.shared.u16 %rs326, [%rd41];
ld.shared.u16 %rs327, [%rd42];

	{ cvt.f32.f16 %f79, %rs326;}


	
	{ cvt.f32.f16 %f80, %rs327;}


	add.s64 %rd43, %rd98, %rd40;
setp.geu.f32	%p167, %f79, %f80;
@%p167 bra BB17_214;

ld.shared.u8 %rs328, [%rd43];
mov.u32 %r910, 1;
setp.ne.s16	%p168, %rs328, 0;
@%p168 bra BB17_215;

BB17_214:
ld.shared.u8 %rs329, [%rd39];
setp.eq.s16	%p169, %rs329, 0;
selp.u32	%r910, 1, 0, %p169;

BB17_215:
setp.ne.s32	%p170, %r910, %r109;
@%p170 bra BB17_217;

shl.b64 %rd1064, %rd38, 3;
add.s64 %rd1066, %rd97, %rd1064;
ld.shared.u16 %rs330, [%rd41];
ld.shared.u16 %rs331, [%rd42];
st.shared.u16 [%rd41], %rs331;
st.shared.u16 [%rd42], %rs330;
shl.b64 %rd1067, %rd40, 3;
add.s64 %rd1068, %rd97, %rd1067;
ld.shared.u64 %rd1069, [%rd1068];
ld.shared.u64 %rd1070, [%rd1066];
st.shared.u64 [%rd1068], %rd1070;
st.shared.u64 [%rd1066], %rd1069;
ld.shared.u8 %rs332, [%rd43];
ld.shared.u8 %rs333, [%rd39];
st.shared.u8 [%rd43], %rs333;
st.shared.u8 [%rd39], %rs332;

BB17_217:
shr.u32 %r907, %r907, 3;
setp.ne.s32	%p171, %r907, 0;
@%p171 bra BB17_202;

bfe.u32 %r120, %r28, 9, 1;
mov.u32 %r911, 512;

BB17_219:
bar.sync 0;
add.s32 %r704, %r911, -1;
and.b32 %r705, %r704, %r28;
sub.s32 %r707, %r30, %r705;
add.s32 %r708, %r707, %r911;
cvt.u64.u32	%rd44, %r708;
mul.wide.u32 %rd1071, %r708, 2;
add.s64 %rd48, %rd95, %rd1071;
add.s64 %rd45, %rd98, %rd44;
cvt.u64.u32	%rd46, %r707;
mul.wide.u32 %rd1074, %r707, 2;
add.s64 %rd47, %rd95, %rd1074;
ld.shared.u16 %rs334, [%rd47];
ld.shared.u16 %rs335, [%rd48];

	{ cvt.f32.f16 %f81, %rs334;}


	
	{ cvt.f32.f16 %f82, %rs335;}


	add.s64 %rd49, %rd98, %rd46;
setp.geu.f32	%p172, %f81, %f82;
@%p172 bra BB17_221;

ld.shared.u8 %rs336, [%rd49];
mov.u32 %r912, 1;
setp.ne.s16	%p173, %rs336, 0;
@%p173 bra BB17_222;

BB17_221:
ld.shared.u8 %rs337, [%rd45];
setp.eq.s16	%p174, %rs337, 0;
selp.u32	%r912, 1, 0, %p174;

BB17_222:
setp.ne.s32	%p175, %r912, %r120;
@%p175 bra BB17_224;

shl.b64 %rd1075, %rd44, 3;
add.s64 %rd1077, %rd97, %rd1075;
ld.shared.u16 %rs338, [%rd47];
ld.shared.u16 %rs339, [%rd48];
st.shared.u16 [%rd47], %rs339;
st.shared.u16 [%rd48], %rs338;
shl.b64 %rd1078, %rd46, 3;
add.s64 %rd1079, %rd97, %rd1078;
ld.shared.u64 %rd1080, [%rd1079];
ld.shared.u64 %rd1081, [%rd1077];
st.shared.u64 [%rd1079], %rd1081;
st.shared.u64 [%rd1077], %rd1080;
ld.shared.u8 %rs340, [%rd49];
ld.shared.u8 %rs341, [%rd45];
st.shared.u8 [%rd49], %rs341;
st.shared.u8 [%rd45], %rs340;

BB17_224:
shr.u32 %r124, %r911, 1;
bar.sync 0;
add.s32 %r710, %r124, -1;
and.b32 %r711, %r710, %r28;
sub.s32 %r713, %r30, %r711;
add.s32 %r714, %r713, %r124;
cvt.u64.u32	%rd50, %r714;
mul.wide.u32 %rd1082, %r714, 2;
add.s64 %rd54, %rd95, %rd1082;
add.s64 %rd51, %rd98, %rd50;
cvt.u64.u32	%rd52, %r713;
mul.wide.u32 %rd1085, %r713, 2;
add.s64 %rd53, %rd95, %rd1085;
ld.shared.u16 %rs342, [%rd53];
ld.shared.u16 %rs343, [%rd54];

	{ cvt.f32.f16 %f83, %rs342;}


	
	{ cvt.f32.f16 %f84, %rs343;}


	add.s64 %rd55, %rd98, %rd52;
setp.geu.f32	%p176, %f83, %f84;
@%p176 bra BB17_226;

ld.shared.u8 %rs344, [%rd55];
mov.u32 %r913, 1;
setp.ne.s16	%p177, %rs344, 0;
@%p177 bra BB17_227;

BB17_226:
ld.shared.u8 %rs345, [%rd51];
setp.eq.s16	%p178, %rs345, 0;
selp.u32	%r913, 1, 0, %p178;

BB17_227:
setp.ne.s32	%p179, %r913, %r120;
@%p179 bra BB17_229;

shl.b64 %rd1086, %rd50, 3;
add.s64 %rd1088, %rd97, %rd1086;
ld.shared.u16 %rs346, [%rd53];
ld.shared.u16 %rs347, [%rd54];
st.shared.u16 [%rd53], %rs347;
st.shared.u16 [%rd54], %rs346;
shl.b64 %rd1089, %rd52, 3;
add.s64 %rd1090, %rd97, %rd1089;
ld.shared.u64 %rd1091, [%rd1090];
ld.shared.u64 %rd1092, [%rd1088];
st.shared.u64 [%rd1090], %rd1092;
st.shared.u64 [%rd1088], %rd1091;
ld.shared.u8 %rs348, [%rd55];
ld.shared.u8 %rs349, [%rd51];
st.shared.u8 [%rd55], %rs349;
st.shared.u8 [%rd51], %rs348;

BB17_229:
shr.u32 %r911, %r911, 2;
setp.ne.s32	%p180, %r911, 0;
@%p180 bra BB17_219;

bar.sync 0;
and.b32 %r716, %r28, 1023;
sub.s32 %r717, %r30, %r716;
add.s32 %r718, %r717, 1024;
cvt.u64.u32	%rd56, %r718;
mul.wide.u32 %rd1093, %r718, 2;
add.s64 %rd59, %rd95, %rd1093;
cvt.u64.u32	%rd57, %r717;
mul.wide.u32 %rd1095, %r717, 2;
add.s64 %rd58, %rd95, %rd1095;
ld.shared.u16 %rs350, [%rd58];
ld.shared.u16 %rs351, [%rd59];

	{ cvt.f32.f16 %f85, %rs350;}


	
	{ cvt.f32.f16 %f86, %rs351;}


	add.s64 %rd60, %rd98, %rd57;
setp.geu.f32	%p181, %f85, %f86;
@%p181 bra BB17_232;

ld.shared.u8 %rs352, [%rd60];
setp.ne.s16	%p182, %rs352, 0;
@%p182 bra BB17_234;

BB17_232:
add.s64 %rd61, %rd98, %rd56;
ld.shared.u8 %rs7, [%rd61];
setp.eq.s16	%p183, %rs7, 0;
@%p183 bra BB17_234;

shl.b64 %rd1098, %rd56, 3;
add.s64 %rd1100, %rd97, %rd1098;
ld.shared.u16 %rs353, [%rd58];
ld.shared.u16 %rs354, [%rd59];
st.shared.u16 [%rd58], %rs354;
st.shared.u16 [%rd59], %rs353;
shl.b64 %rd1101, %rd57, 3;
add.s64 %rd1102, %rd97, %rd1101;
ld.shared.u64 %rd1103, [%rd1102];
ld.shared.u64 %rd1104, [%rd1100];
st.shared.u64 [%rd1102], %rd1104;
st.shared.u64 [%rd1100], %rd1103;
ld.shared.u8 %rs355, [%rd60];
st.shared.u8 [%rd60], %rs7;
st.shared.u8 [%rd61], %rs355;

BB17_234:
bar.sync 0;
shl.b32 %r848, %r28, 1;
mov.u64 %rd1365, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r720, %r28, 511;
sub.s32 %r721, %r848, %r720;
add.s32 %r722, %r721, 512;
cvt.u64.u32	%rd62, %r722;
mul.wide.u32 %rd1105, %r722, 2;
add.s64 %rd65, %rd1365, %rd1105;
cvt.u64.u32	%rd63, %r721;
mul.wide.u32 %rd1107, %r721, 2;
add.s64 %rd64, %rd1365, %rd1107;
ld.shared.u16 %rs356, [%rd64];
ld.shared.u16 %rs357, [%rd65];

	{ cvt.f32.f16 %f87, %rs356;}


	
	{ cvt.f32.f16 %f88, %rs357;}


	add.s64 %rd66, %rd98, %rd63;
setp.geu.f32	%p184, %f87, %f88;
@%p184 bra BB17_236;

ld.shared.u8 %rs358, [%rd66];
setp.ne.s16	%p185, %rs358, 0;
@%p185 bra BB17_238;

BB17_236:
add.s64 %rd67, %rd98, %rd62;
ld.shared.u8 %rs8, [%rd67];
setp.eq.s16	%p186, %rs8, 0;
@%p186 bra BB17_238;

shl.b64 %rd1110, %rd62, 3;
add.s64 %rd1112, %rd97, %rd1110;
ld.shared.u16 %rs359, [%rd64];
ld.shared.u16 %rs360, [%rd65];
st.shared.u16 [%rd64], %rs360;
st.shared.u16 [%rd65], %rs359;
shl.b64 %rd1113, %rd63, 3;
add.s64 %rd1114, %rd97, %rd1113;
ld.shared.u64 %rd1115, [%rd1114];
ld.shared.u64 %rd1116, [%rd1112];
st.shared.u64 [%rd1114], %rd1116;
st.shared.u64 [%rd1112], %rd1115;
ld.shared.u8 %rs361, [%rd66];
st.shared.u8 [%rd66], %rs8;
st.shared.u8 [%rd67], %rs361;

BB17_238:
bar.sync 0;
shl.b32 %r849, %r28, 1;
mov.u64 %rd1366, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r724, %r28, 255;
sub.s32 %r725, %r849, %r724;
add.s32 %r726, %r725, 256;
cvt.u64.u32	%rd68, %r726;
mul.wide.u32 %rd1117, %r726, 2;
add.s64 %rd71, %rd1366, %rd1117;
cvt.u64.u32	%rd69, %r725;
mul.wide.u32 %rd1119, %r725, 2;
add.s64 %rd70, %rd1366, %rd1119;
ld.shared.u16 %rs362, [%rd70];
ld.shared.u16 %rs363, [%rd71];

	{ cvt.f32.f16 %f89, %rs362;}


	
	{ cvt.f32.f16 %f90, %rs363;}


	add.s64 %rd72, %rd98, %rd69;
setp.geu.f32	%p187, %f89, %f90;
@%p187 bra BB17_240;

ld.shared.u8 %rs364, [%rd72];
setp.ne.s16	%p188, %rs364, 0;
@%p188 bra BB17_242;

BB17_240:
add.s64 %rd73, %rd98, %rd68;
ld.shared.u8 %rs9, [%rd73];
setp.eq.s16	%p189, %rs9, 0;
@%p189 bra BB17_242;

shl.b64 %rd1122, %rd68, 3;
add.s64 %rd1124, %rd97, %rd1122;
ld.shared.u16 %rs365, [%rd70];
ld.shared.u16 %rs366, [%rd71];
st.shared.u16 [%rd70], %rs366;
st.shared.u16 [%rd71], %rs365;
shl.b64 %rd1125, %rd69, 3;
add.s64 %rd1126, %rd97, %rd1125;
ld.shared.u64 %rd1127, [%rd1126];
ld.shared.u64 %rd1128, [%rd1124];
st.shared.u64 [%rd1126], %rd1128;
st.shared.u64 [%rd1124], %rd1127;
ld.shared.u8 %rs367, [%rd72];
st.shared.u8 [%rd72], %rs9;
st.shared.u8 [%rd73], %rs367;

BB17_242:
bar.sync 0;
ld.shared.u16 %rs368, [%rd826];
ld.shared.u16 %rs369, [%rd824];

	{ cvt.f32.f16 %f91, %rs368;}


	
	{ cvt.f32.f16 %f92, %rs369;}


	setp.geu.f32	%p190, %f91, %f92;
@%p190 bra BB17_244;

cvt.u64.u32	%rd1134, %r559;
add.s64 %rd1136, %rd98, %rd1134;
ld.shared.u8 %rs370, [%rd1136];
setp.ne.s16	%p191, %rs370, 0;
@%p191 bra BB17_246;

BB17_244:
cvt.u64.u32	%rd1137, %r560;
add.s64 %rd1139, %rd98, %rd1137;
ld.shared.u8 %rs10, [%rd1139];
setp.eq.s16	%p192, %rs10, 0;
@%p192 bra BB17_246;

cvt.u64.u32	%rd1140, %r559;
ld.shared.u16 %rs371, [%rd826];
ld.shared.u16 %rs372, [%rd824];
st.shared.u16 [%rd826], %rs372;
st.shared.u16 [%rd824], %rs371;
mul.wide.u32 %rd1147, %r559, 8;
add.s64 %rd1149, %rd97, %rd1147;
ld.shared.u64 %rd1150, [%rd1149];
mul.wide.u32 %rd1151, %r560, 8;
add.s64 %rd1152, %rd97, %rd1151;
ld.shared.u64 %rd1153, [%rd1152];
st.shared.u64 [%rd1149], %rd1153;
st.shared.u64 [%rd1152], %rd1150;
add.s64 %rd1155, %rd98, %rd1140;
ld.shared.u8 %rs373, [%rd1155];
st.shared.u8 [%rd1155], %rs10;
st.shared.u8 [%rd1139], %rs373;

BB17_246:
bar.sync 0;
ld.shared.u16 %rs374, [%rd638];
ld.shared.u16 %rs375, [%rd636];

	{ cvt.f32.f16 %f93, %rs374;}


	
	{ cvt.f32.f16 %f94, %rs375;}


	setp.geu.f32	%p193, %f93, %f94;
@%p193 bra BB17_248;

cvt.u64.u32	%rd1162, %r450;
add.s64 %rd1164, %rd98, %rd1162;
ld.shared.u8 %rs376, [%rd1164];
setp.ne.s16	%p194, %rs376, 0;
@%p194 bra BB17_250;

BB17_248:
cvt.u64.u32	%rd1165, %r451;
add.s64 %rd1167, %rd98, %rd1165;
ld.shared.u8 %rs11, [%rd1167];
setp.eq.s16	%p195, %rs11, 0;
@%p195 bra BB17_250;

cvt.u64.u32	%rd1168, %r450;
ld.shared.u16 %rs377, [%rd638];
ld.shared.u16 %rs378, [%rd636];
st.shared.u16 [%rd638], %rs378;
st.shared.u16 [%rd636], %rs377;
mul.wide.u32 %rd1175, %r450, 8;
add.s64 %rd1177, %rd97, %rd1175;
ld.shared.u64 %rd1178, [%rd1177];
mul.wide.u32 %rd1179, %r451, 8;
add.s64 %rd1180, %rd97, %rd1179;
ld.shared.u64 %rd1181, [%rd1180];
st.shared.u64 [%rd1177], %rd1181;
st.shared.u64 [%rd1180], %rd1178;
add.s64 %rd1183, %rd98, %rd1168;
ld.shared.u8 %rs379, [%rd1183];
st.shared.u8 [%rd1183], %rs11;
st.shared.u8 [%rd1167], %rs379;

BB17_250:
bar.sync 0;
ld.shared.u16 %rs380, [%rd478];
ld.shared.u16 %rs381, [%rd476];

	{ cvt.f32.f16 %f95, %rs380;}


	
	{ cvt.f32.f16 %f96, %rs381;}


	setp.geu.f32	%p196, %f95, %f96;
@%p196 bra BB17_252;

cvt.u64.u32	%rd1190, %r358;
add.s64 %rd1192, %rd98, %rd1190;
ld.shared.u8 %rs382, [%rd1192];
setp.ne.s16	%p197, %rs382, 0;
@%p197 bra BB17_254;

BB17_252:
cvt.u64.u32	%rd1193, %r359;
add.s64 %rd1195, %rd98, %rd1193;
ld.shared.u8 %rs12, [%rd1195];
setp.eq.s16	%p198, %rs12, 0;
@%p198 bra BB17_254;

cvt.u64.u32	%rd1196, %r358;
ld.shared.u16 %rs383, [%rd478];
ld.shared.u16 %rs384, [%rd476];
st.shared.u16 [%rd478], %rs384;
st.shared.u16 [%rd476], %rs383;
mul.wide.u32 %rd1203, %r358, 8;
add.s64 %rd1205, %rd97, %rd1203;
ld.shared.u64 %rd1206, [%rd1205];
mul.wide.u32 %rd1207, %r359, 8;
add.s64 %rd1208, %rd97, %rd1207;
ld.shared.u64 %rd1209, [%rd1208];
st.shared.u64 [%rd1205], %rd1209;
st.shared.u64 [%rd1208], %rd1206;
add.s64 %rd1211, %rd98, %rd1196;
ld.shared.u8 %rs385, [%rd1211];
st.shared.u8 [%rd1211], %rs12;
st.shared.u8 [%rd1195], %rs385;

BB17_254:
bar.sync 0;
ld.shared.u16 %rs386, [%rd346];
ld.shared.u16 %rs387, [%rd344];

	{ cvt.f32.f16 %f97, %rs386;}


	
	{ cvt.f32.f16 %f98, %rs387;}


	setp.geu.f32	%p199, %f97, %f98;
@%p199 bra BB17_256;

cvt.u64.u32	%rd1218, %r283;
add.s64 %rd1220, %rd98, %rd1218;
ld.shared.u8 %rs388, [%rd1220];
setp.ne.s16	%p200, %rs388, 0;
@%p200 bra BB17_258;

BB17_256:
cvt.u64.u32	%rd1221, %r284;
add.s64 %rd1223, %rd98, %rd1221;
ld.shared.u8 %rs13, [%rd1223];
setp.eq.s16	%p201, %rs13, 0;
@%p201 bra BB17_258;

cvt.u64.u32	%rd1224, %r283;
ld.shared.u16 %rs389, [%rd346];
ld.shared.u16 %rs390, [%rd344];
st.shared.u16 [%rd346], %rs390;
st.shared.u16 [%rd344], %rs389;
mul.wide.u32 %rd1231, %r283, 8;
add.s64 %rd1233, %rd97, %rd1231;
ld.shared.u64 %rd1234, [%rd1233];
mul.wide.u32 %rd1235, %r284, 8;
add.s64 %rd1236, %rd97, %rd1235;
ld.shared.u64 %rd1237, [%rd1236];
st.shared.u64 [%rd1233], %rd1237;
st.shared.u64 [%rd1236], %rd1234;
add.s64 %rd1239, %rd98, %rd1224;
ld.shared.u8 %rs391, [%rd1239];
st.shared.u8 [%rd1239], %rs13;
st.shared.u8 [%rd1223], %rs391;

BB17_258:
bar.sync 0;
ld.shared.u16 %rs392, [%rd242];
ld.shared.u16 %rs393, [%rd240];

	{ cvt.f32.f16 %f99, %rs392;}


	
	{ cvt.f32.f16 %f100, %rs393;}


	setp.geu.f32	%p202, %f99, %f100;
@%p202 bra BB17_260;

cvt.u64.u32	%rd1246, %r225;
add.s64 %rd1248, %rd98, %rd1246;
ld.shared.u8 %rs394, [%rd1248];
setp.ne.s16	%p203, %rs394, 0;
@%p203 bra BB17_262;

BB17_260:
cvt.u64.u32	%rd1249, %r226;
add.s64 %rd1251, %rd98, %rd1249;
ld.shared.u8 %rs14, [%rd1251];
setp.eq.s16	%p204, %rs14, 0;
@%p204 bra BB17_262;

cvt.u64.u32	%rd1252, %r225;
ld.shared.u16 %rs395, [%rd242];
ld.shared.u16 %rs396, [%rd240];
st.shared.u16 [%rd242], %rs396;
st.shared.u16 [%rd240], %rs395;
mul.wide.u32 %rd1259, %r225, 8;
add.s64 %rd1261, %rd97, %rd1259;
ld.shared.u64 %rd1262, [%rd1261];
mul.wide.u32 %rd1263, %r226, 8;
add.s64 %rd1264, %rd97, %rd1263;
ld.shared.u64 %rd1265, [%rd1264];
st.shared.u64 [%rd1261], %rd1265;
st.shared.u64 [%rd1264], %rd1262;
add.s64 %rd1267, %rd98, %rd1252;
ld.shared.u8 %rs397, [%rd1267];
st.shared.u8 [%rd1267], %rs14;
st.shared.u8 [%rd1251], %rs397;

BB17_262:
bar.sync 0;
ld.shared.u16 %rs398, [%rd166];
ld.shared.u16 %rs399, [%rd164];

	{ cvt.f32.f16 %f101, %rs398;}


	
	{ cvt.f32.f16 %f102, %rs399;}


	setp.geu.f32	%p205, %f101, %f102;
@%p205 bra BB17_264;

cvt.u64.u32	%rd1274, %r184;
add.s64 %rd1276, %rd98, %rd1274;
ld.shared.u8 %rs400, [%rd1276];
setp.ne.s16	%p206, %rs400, 0;
@%p206 bra BB17_266;

BB17_264:
cvt.u64.u32	%rd1277, %r185;
add.s64 %rd1279, %rd98, %rd1277;
ld.shared.u8 %rs15, [%rd1279];
setp.eq.s16	%p207, %rs15, 0;
@%p207 bra BB17_266;

cvt.u64.u32	%rd1280, %r184;
ld.shared.u16 %rs401, [%rd166];
ld.shared.u16 %rs402, [%rd164];
st.shared.u16 [%rd166], %rs402;
st.shared.u16 [%rd164], %rs401;
mul.wide.u32 %rd1287, %r184, 8;
add.s64 %rd1289, %rd97, %rd1287;
ld.shared.u64 %rd1290, [%rd1289];
mul.wide.u32 %rd1291, %r185, 8;
add.s64 %rd1292, %rd97, %rd1291;
ld.shared.u64 %rd1293, [%rd1292];
st.shared.u64 [%rd1289], %rd1293;
st.shared.u64 [%rd1292], %rd1290;
add.s64 %rd1295, %rd98, %rd1280;
ld.shared.u8 %rs403, [%rd1295];
st.shared.u8 [%rd1295], %rs15;
st.shared.u8 [%rd1279], %rs403;

BB17_266:
bar.sync 0;
ld.shared.u16 %rs404, [%rd118];
ld.shared.u16 %rs405, [%rd116];

	{ cvt.f32.f16 %f103, %rs404;}


	
	{ cvt.f32.f16 %f104, %rs405;}


	setp.geu.f32	%p208, %f103, %f104;
@%p208 bra BB17_268;

cvt.u64.u32	%rd1302, %r160;
add.s64 %rd1304, %rd98, %rd1302;
ld.shared.u8 %rs406, [%rd1304];
setp.ne.s16	%p209, %rs406, 0;
@%p209 bra BB17_270;

BB17_268:
cvt.u64.u32	%rd1305, %r161;
add.s64 %rd1307, %rd98, %rd1305;
ld.shared.u8 %rs16, [%rd1307];
setp.eq.s16	%p210, %rs16, 0;
@%p210 bra BB17_270;

cvt.u64.u32	%rd1308, %r160;
ld.shared.u16 %rs407, [%rd118];
ld.shared.u16 %rs408, [%rd116];
st.shared.u16 [%rd118], %rs408;
st.shared.u16 [%rd116], %rs407;
mul.wide.u32 %rd1315, %r160, 8;
add.s64 %rd1317, %rd97, %rd1315;
ld.shared.u64 %rd1318, [%rd1317];
mul.wide.u32 %rd1319, %r161, 8;
add.s64 %rd1320, %rd97, %rd1319;
ld.shared.u64 %rd1321, [%rd1320];
st.shared.u64 [%rd1317], %rd1321;
st.shared.u64 [%rd1320], %rd1318;
add.s64 %rd1323, %rd98, %rd1308;
ld.shared.u8 %rs409, [%rd1323];
st.shared.u8 [%rd1323], %rs16;
st.shared.u8 [%rd1307], %rs409;

BB17_270:
bar.sync 0;
ld.shared.u16 %rs410, [%rd23];
ld.shared.u16 %rs411, [%rd23+2];

	{ cvt.f32.f16 %f105, %rs410;}


	
	{ cvt.f32.f16 %f106, %rs411;}


	setp.geu.f32	%p211, %f105, %f106;
@%p211 bra BB17_272;

ld.shared.u8 %rs412, [%rd25];
setp.ne.s16	%p212, %rs412, 0;
@%p212 bra BB17_274;

BB17_272:
ld.shared.u8 %rs17, [%rd25+1];
setp.eq.s16	%p213, %rs17, 0;
@%p213 bra BB17_274;

shl.b32 %r850, %r28, 1;
ld.shared.u16 %rs413, [%rd23];
ld.shared.u16 %rs414, [%rd23+2];
st.shared.u16 [%rd23], %rs414;
st.shared.u16 [%rd23+2], %rs413;
mul.wide.u32 %rd1338, %r850, 8;
add.s64 %rd1340, %rd97, %rd1338;
ld.shared.u64 %rd1341, [%rd1340];
ld.shared.u64 %rd1342, [%rd1340+8];
st.shared.u64 [%rd1340], %rd1342;
st.shared.u64 [%rd1340+8], %rd1341;
ld.shared.u8 %rs415, [%rd25];
st.shared.u8 [%rd25], %rs17;
st.shared.u8 [%rd25+1], %rs415;

BB17_274:
ld.param.u32 %r840, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
setp.lt.u32	%p215, %r28, %r840;
bar.sync 0;
@!%p215 bra BB17_276;
bra.uni BB17_275;

BB17_275:
ld.param.u32 %r847, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.param.u32 %r846, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mad.lo.s32 %r836, %r28, %r846, %r16;
ld.local.u64 %rd1345, [%rd2];
mul.wide.u32 %rd1346, %r836, 2;
add.s64 %rd1347, %rd1345, %rd1346;
ld.shared.u16 %rs416, [%rd16];
st.u16 [%rd1347], %rs416;
ld.shared.u64 %rd1354, [%rd17];
mad.lo.s32 %r837, %r28, %r847, %r27;
ld.local.u64 %rd1355, [%rd3];
mul.wide.u32 %rd1356, %r837, 8;
add.s64 %rd1357, %rd1355, %rd1356;
st.u64 [%rd1357], %rd1354;

BB17_276:
ld.param.u32 %r842, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
add.s32 %r841, %r28, 1024;
setp.ge.u32	%p216, %r841, %r842;
@%p216 bra BB17_278;

add.s32 %r845, %r28, 1024;
ld.param.u32 %r844, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.param.u32 %r843, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mad.lo.s32 %r838, %r845, %r843, %r16;
ld.local.u64 %rd1358, [%rd2];
mul.wide.u32 %rd1359, %r838, 2;
add.s64 %rd1360, %rd1358, %rd1359;
ld.shared.u16 %rs417, [%rd16+2048];
st.u16 [%rd1360], %rs417;
ld.shared.u64 %rd1361, [%rd17+8192];
mad.lo.s32 %r839, %r845, %r844, %r27;
ld.local.u64 %rd1362, [%rd3];
mul.wide.u32 %rd1363, %r839, 8;
add.s64 %rd1364, %rd1362, %rd1363;
st.u64 [%rd1364], %rd1361;

BB17_278:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot18[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<397>;
.reg .f32 %f<101>;
.reg .b32 %r<1112>;
.reg .b64 %rd<1340>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[2048];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1339, __local_depot18;
cvta.local.u64 %SP, %rd1339;
ld.param.u32 %r129, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r130, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r131, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r132, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd51, %SP, 0;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 216;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r1052, 0;
mov.pred %p4, 0;
@%p4 bra BB18_2;

BB18_1:
mul.wide.s32 %rd53, %r1052, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r1052, %r1052, 1;
setp.lt.u32	%p5, %r1052, 27;
@%p5 bra BB18_1;

BB18_2:
mov.u32 %r1053, 0;
@%p4 bra BB18_4;

BB18_3:
mul.wide.s32 %rd57, %r1053, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r1053, %r1053, 1;
setp.lt.u32	%p7, %r1053, 27;
@%p7 bra BB18_3;

BB18_4:
mov.u32 %r135, %nctaid.y;
mov.u32 %r136, %ctaid.z;
mov.u32 %r137, %ctaid.y;
mad.lo.s32 %r138, %r135, %r136, %r137;
mov.u32 %r139, %nctaid.x;
mov.u32 %r140, %ctaid.x;
mad.lo.s32 %r5, %r138, %r139, %r140;
setp.ge.u32	%p8, %r5, %r129;
@%p8 bra BB18_262;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r1054, %r6, -1;
mov.u32 %r141, 0;
setp.lt.s32	%p9, %r1054, 1;
mov.u32 %r1063, %r5;
mov.u32 %r1070, %r141;
@%p9 bra BB18_8;

mul.wide.s32 %rd61, %r6, 4;
add.s64 %rd1335, %rd2, %rd61;
mov.u32 %r1071, 0;
mov.u32 %r1064, %r5;

BB18_7:
ld.local.u32 %r143, [%rd1335+4];
rem.u32 %r144, %r1064, %r143;
ld.local.u32 %r145, [%rd1335+104];
mad.lo.s32 %r1071, %r145, %r144, %r1071;
div.u32 %r1064, %r1064, %r143;
add.s64 %rd1335, %rd1335, -4;
add.s32 %r1054, %r1054, -1;
setp.gt.s32	%p10, %r1054, 0;
mov.u32 %r1059, %r1064;
mov.u32 %r1063, %r1059;
mov.u32 %r1065, %r1071;
mov.u32 %r1070, %r1065;
@%p10 bra BB18_7;

BB18_8:
mov.u32 %r15, %r1070;
mov.u32 %r14, %r1063;
ld.local.u32 %r147, [%rd2+108];
mad.lo.s32 %r16, %r147, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r1055, %r17, -1;
setp.lt.s32	%p11, %r1055, 1;
mov.u32 %r1061, %r5;
mov.u32 %r1068, %r141;
@%p11 bra BB18_11;

mul.wide.s32 %rd62, %r17, 4;
add.s64 %rd1336, %rd3, %rd62;
mov.u32 %r1069, 0;
mov.u32 %r1062, %r5;

BB18_10:
ld.local.u32 %r149, [%rd1336+4];
rem.u32 %r150, %r1062, %r149;
ld.local.u32 %r151, [%rd1336+104];
mad.lo.s32 %r1069, %r151, %r150, %r1069;
div.u32 %r1062, %r1062, %r149;
add.s64 %rd1336, %rd1336, -4;
add.s32 %r1055, %r1055, -1;
setp.gt.s32	%p12, %r1055, 0;
mov.u32 %r1061, %r1062;
mov.u32 %r1068, %r1069;
@%p12 bra BB18_10;

BB18_11:
ld.local.u32 %r152, [%rd3+108];
mad.lo.s32 %r27, %r152, %r1061, %r1068;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 512;
setp.lt.u32	%p1, %r28, %r130;
@%p1 bra BB18_13;
bra.uni BB18_12;

BB18_13:
mad.lo.s32 %r153, %r28, %r131, %r16;
ld.local.u64 %rd63, [%rd2];
mul.wide.u32 %rd64, %r153, 2;
add.s64 %rd65, %rd63, %rd64;
ld.u16 %rs395, [%rd65];
bra.uni BB18_14;

BB18_12:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs395, %f1;}



BB18_14:
mov.u64 %rd1337, 0;
setp.ge.u32	%p13, %r28, %r130;
@%p13 bra BB18_16;

mad.lo.s32 %r154, %r28, %r132, %r27;
ld.local.u64 %rd67, [%rd3];
mul.wide.u32 %rd68, %r154, 8;
add.s64 %rd69, %rd67, %rd68;
ld.u64 %rd1337, [%rd69];

BB18_16:
selp.u16	%rs18, 1, 0, %p1;
cvt.s64.s32	%rd70, %r28;
mul.wide.s32 %rd71, %r28, 2;
mov.u64 %rd72, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd72, %rd71;
st.shared.u16 [%rd16], %rs395;
mul.wide.s32 %rd73, %r28, 8;
mov.u64 %rd74, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd74, %rd73;
st.shared.u64 [%rd17], %rd1337;
mov.u64 %rd75, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd75, %rd70;
st.shared.u8 [%rd18], %rs18;
setp.lt.u32	%p2, %r29, %r130;
@%p2 bra BB18_18;
bra.uni BB18_17;

BB18_18:
mad.lo.s32 %r155, %r29, %r131, %r16;
ld.local.u64 %rd76, [%rd2];
mul.wide.u32 %rd77, %r155, 2;
add.s64 %rd78, %rd76, %rd77;
ld.u16 %rs396, [%rd78];
bra.uni BB18_19;

BB18_17:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs396, %f2;}



BB18_19:
mov.u64 %rd1338, 0;
setp.ge.u32	%p14, %r29, %r130;
@%p14 bra BB18_21;

mad.lo.s32 %r156, %r29, %r132, %r27;
ld.local.u64 %rd80, [%rd3];
mul.wide.u32 %rd81, %r156, 8;
add.s64 %rd82, %rd80, %rd81;
ld.u64 %rd1338, [%rd82];

BB18_21:
selp.u16	%rs20, 1, 0, %p2;
st.shared.u16 [%rd16+1024], %rs396;
st.shared.u64 [%rd17+4096], %rd1338;
st.shared.u8 [%rd18+512], %rs20;
bar.sync 0;
shl.b32 %r157, %r28, 1;
mul.wide.u32 %rd83, %r157, 2;
add.s64 %rd85, %rd72, %rd83;
ld.shared.u16 %rs21, [%rd85];
ld.shared.u16 %rs22, [%rd85+2];

	{ cvt.f32.f16 %f3, %rs21;}


	
	{ cvt.f32.f16 %f4, %rs22;}


	setp.leu.f32	%p15, %f3, %f4;
@%p15 bra BB18_23;

cvt.u64.u32	%rd86, %r157;
add.s64 %rd88, %rd75, %rd86;
ld.shared.u8 %rs23, [%rd88];
mov.u32 %r1072, 1;
setp.ne.s16	%p16, %rs23, 0;
@%p16 bra BB18_24;

BB18_23:
cvt.u64.u32	%rd89, %r157;
add.s64 %rd91, %rd75, %rd89;
ld.shared.u8 %rs24, [%rd91+1];
setp.eq.s16	%p17, %rs24, 0;
selp.u32	%r1072, 1, 0, %p17;

BB18_24:
and.b32 %r163, %r28, 1;
setp.ne.s32	%p18, %r1072, %r163;
@%p18 bra BB18_26;

mul.wide.u32 %rd92, %r157, 8;
add.s64 %rd94, %rd74, %rd92;
cvt.u64.u32	%rd95, %r157;
ld.shared.u16 %rs25, [%rd85];
ld.shared.u16 %rs26, [%rd85+2];
st.shared.u16 [%rd85], %rs26;
st.shared.u16 [%rd85+2], %rs25;
ld.shared.u64 %rd99, [%rd94];
ld.shared.u64 %rd100, [%rd94+8];
st.shared.u64 [%rd94], %rd100;
st.shared.u64 [%rd94+8], %rd99;
add.s64 %rd102, %rd75, %rd95;
ld.shared.u8 %rs27, [%rd102];
ld.shared.u8 %rs28, [%rd102+1];
st.shared.u8 [%rd102], %rs28;
st.shared.u8 [%rd102+1], %rs27;

BB18_26:
bar.sync 0;
sub.s32 %r34, %r157, %r163;
add.s32 %r169, %r34, 2;
mul.wide.u32 %rd103, %r169, 2;
add.s64 %rd105, %rd72, %rd103;
mul.wide.u32 %rd106, %r34, 2;
add.s64 %rd107, %rd72, %rd106;
ld.shared.u16 %rs29, [%rd107];
ld.shared.u16 %rs30, [%rd105];

	{ cvt.f32.f16 %f5, %rs29;}


	
	{ cvt.f32.f16 %f6, %rs30;}


	setp.leu.f32	%p19, %f5, %f6;
@%p19 bra BB18_28;

cvt.u64.u32	%rd108, %r34;
add.s64 %rd110, %rd75, %rd108;
ld.shared.u8 %rs31, [%rd110];
mov.u32 %r1073, 1;
setp.ne.s16	%p20, %rs31, 0;
@%p20 bra BB18_29;

BB18_28:
cvt.u64.u32	%rd111, %r169;
add.s64 %rd113, %rd75, %rd111;
ld.shared.u8 %rs32, [%rd113];
setp.eq.s16	%p21, %rs32, 0;
selp.u32	%r1073, 1, 0, %p21;

BB18_29:
bfe.u32 %r181, %r28, 1, 1;
setp.ne.s32	%p22, %r1073, %r181;
@%p22 bra BB18_31;

mul.wide.u32 %rd114, %r34, 8;
add.s64 %rd116, %rd74, %rd114;
mul.wide.u32 %rd117, %r169, 8;
add.s64 %rd118, %rd74, %rd117;
cvt.u64.u32	%rd119, %r34;
ld.shared.u16 %rs33, [%rd107];
cvt.u64.u32	%rd123, %r169;
ld.shared.u16 %rs34, [%rd105];
st.shared.u16 [%rd107], %rs34;
st.shared.u16 [%rd105], %rs33;
ld.shared.u64 %rd126, [%rd116];
ld.shared.u64 %rd127, [%rd118];
st.shared.u64 [%rd116], %rd127;
st.shared.u64 [%rd118], %rd126;
add.s64 %rd129, %rd75, %rd119;
ld.shared.u8 %rs35, [%rd129];
add.s64 %rd130, %rd75, %rd123;
ld.shared.u8 %rs36, [%rd130];
st.shared.u8 [%rd129], %rs36;
st.shared.u8 [%rd130], %rs35;

BB18_31:
bar.sync 0;
ld.shared.u16 %rs37, [%rd85];
ld.shared.u16 %rs38, [%rd85+2];

	{ cvt.f32.f16 %f7, %rs37;}


	
	{ cvt.f32.f16 %f8, %rs38;}


	setp.leu.f32	%p23, %f7, %f8;
@%p23 bra BB18_33;

cvt.u64.u32	%rd134, %r157;
add.s64 %rd136, %rd75, %rd134;
ld.shared.u8 %rs39, [%rd136];
mov.u32 %r1074, 1;
setp.ne.s16	%p24, %rs39, 0;
@%p24 bra BB18_34;

BB18_33:
cvt.u64.u32	%rd137, %r157;
add.s64 %rd139, %rd75, %rd137;
ld.shared.u8 %rs40, [%rd139+1];
setp.eq.s16	%p25, %rs40, 0;
selp.u32	%r1074, 1, 0, %p25;

BB18_34:
bfe.u32 %r196, %r28, 1, 1;
setp.ne.s32	%p26, %r1074, %r196;
@%p26 bra BB18_36;

cvt.u64.u32	%rd140, %r157;
ld.shared.u16 %rs41, [%rd85];
ld.shared.u16 %rs42, [%rd85+2];
st.shared.u16 [%rd85], %rs42;
st.shared.u16 [%rd85+2], %rs41;
mul.wide.u32 %rd144, %r157, 8;
add.s64 %rd146, %rd74, %rd144;
ld.shared.u64 %rd147, [%rd146];
ld.shared.u64 %rd148, [%rd146+8];
st.shared.u64 [%rd146], %rd148;
st.shared.u64 [%rd146+8], %rd147;
add.s64 %rd150, %rd75, %rd140;
ld.shared.u8 %rs43, [%rd150];
ld.shared.u8 %rs44, [%rd150+1];
st.shared.u8 [%rd150], %rs44;
st.shared.u8 [%rd150+1], %rs43;

BB18_36:
bar.sync 0;
and.b32 %r199, %r28, 3;
sub.s32 %r40, %r157, %r199;
add.s32 %r201, %r40, 4;
mul.wide.u32 %rd151, %r201, 2;
add.s64 %rd153, %rd72, %rd151;
mul.wide.u32 %rd154, %r40, 2;
add.s64 %rd155, %rd72, %rd154;
ld.shared.u16 %rs45, [%rd155];
ld.shared.u16 %rs46, [%rd153];

	{ cvt.f32.f16 %f9, %rs45;}


	
	{ cvt.f32.f16 %f10, %rs46;}


	setp.leu.f32	%p27, %f9, %f10;
@%p27 bra BB18_38;

cvt.u64.u32	%rd156, %r40;
add.s64 %rd158, %rd75, %rd156;
ld.shared.u8 %rs47, [%rd158];
mov.u32 %r1075, 1;
setp.ne.s16	%p28, %rs47, 0;
@%p28 bra BB18_39;

BB18_38:
cvt.u64.u32	%rd159, %r201;
add.s64 %rd161, %rd75, %rd159;
ld.shared.u8 %rs48, [%rd161];
setp.eq.s16	%p29, %rs48, 0;
selp.u32	%r1075, 1, 0, %p29;

BB18_39:
bfe.u32 %r213, %r28, 2, 1;
setp.ne.s32	%p30, %r1075, %r213;
@%p30 bra BB18_41;

mul.wide.u32 %rd162, %r40, 8;
add.s64 %rd164, %rd74, %rd162;
mul.wide.u32 %rd165, %r201, 8;
add.s64 %rd166, %rd74, %rd165;
cvt.u64.u32	%rd167, %r40;
ld.shared.u16 %rs49, [%rd155];
cvt.u64.u32	%rd171, %r201;
ld.shared.u16 %rs50, [%rd153];
st.shared.u16 [%rd155], %rs50;
st.shared.u16 [%rd153], %rs49;
ld.shared.u64 %rd174, [%rd164];
ld.shared.u64 %rd175, [%rd166];
st.shared.u64 [%rd164], %rd175;
st.shared.u64 [%rd166], %rd174;
add.s64 %rd177, %rd75, %rd167;
ld.shared.u8 %rs51, [%rd177];
add.s64 %rd178, %rd75, %rd171;
ld.shared.u8 %rs52, [%rd178];
st.shared.u8 [%rd177], %rs52;
st.shared.u8 [%rd178], %rs51;

BB18_41:
bar.sync 0;
ld.shared.u16 %rs53, [%rd107];
ld.shared.u16 %rs54, [%rd105];

	{ cvt.f32.f16 %f11, %rs53;}


	
	{ cvt.f32.f16 %f12, %rs54;}


	setp.leu.f32	%p31, %f11, %f12;
@%p31 bra BB18_43;

cvt.u64.u32	%rd184, %r34;
add.s64 %rd186, %rd75, %rd184;
ld.shared.u8 %rs55, [%rd186];
mov.u32 %r1076, 1;
setp.ne.s16	%p32, %rs55, 0;
@%p32 bra BB18_44;

BB18_43:
cvt.u64.u32	%rd187, %r169;
add.s64 %rd189, %rd75, %rd187;
ld.shared.u8 %rs56, [%rd189];
setp.eq.s16	%p33, %rs56, 0;
selp.u32	%r1076, 1, 0, %p33;

BB18_44:
bfe.u32 %r236, %r28, 2, 1;
setp.ne.s32	%p34, %r1076, %r236;
@%p34 bra BB18_46;

cvt.u64.u32	%rd190, %r34;
ld.shared.u16 %rs57, [%rd107];
cvt.u64.u32	%rd194, %r169;
ld.shared.u16 %rs58, [%rd105];
st.shared.u16 [%rd107], %rs58;
st.shared.u16 [%rd105], %rs57;
mul.wide.u32 %rd197, %r34, 8;
add.s64 %rd199, %rd74, %rd197;
ld.shared.u64 %rd200, [%rd199];
mul.wide.u32 %rd201, %r169, 8;
add.s64 %rd202, %rd74, %rd201;
ld.shared.u64 %rd203, [%rd202];
st.shared.u64 [%rd199], %rd203;
st.shared.u64 [%rd202], %rd200;
add.s64 %rd205, %rd75, %rd190;
ld.shared.u8 %rs59, [%rd205];
add.s64 %rd206, %rd75, %rd194;
ld.shared.u8 %rs60, [%rd206];
st.shared.u8 [%rd205], %rs60;
st.shared.u8 [%rd206], %rs59;

BB18_46:
bar.sync 0;
ld.shared.u16 %rs61, [%rd85];
ld.shared.u16 %rs62, [%rd85+2];

	{ cvt.f32.f16 %f13, %rs61;}


	
	{ cvt.f32.f16 %f14, %rs62;}


	setp.leu.f32	%p35, %f13, %f14;
@%p35 bra BB18_48;

cvt.u64.u32	%rd210, %r157;
add.s64 %rd212, %rd75, %rd210;
ld.shared.u8 %rs63, [%rd212];
mov.u32 %r1077, 1;
setp.ne.s16	%p36, %rs63, 0;
@%p36 bra BB18_49;

BB18_48:
cvt.u64.u32	%rd213, %r157;
add.s64 %rd215, %rd75, %rd213;
ld.shared.u8 %rs64, [%rd215+1];
setp.eq.s16	%p37, %rs64, 0;
selp.u32	%r1077, 1, 0, %p37;

BB18_49:
bfe.u32 %r250, %r28, 2, 1;
setp.ne.s32	%p38, %r1077, %r250;
@%p38 bra BB18_51;

cvt.u64.u32	%rd216, %r157;
ld.shared.u16 %rs65, [%rd85];
ld.shared.u16 %rs66, [%rd85+2];
st.shared.u16 [%rd85], %rs66;
st.shared.u16 [%rd85+2], %rs65;
mul.wide.u32 %rd220, %r157, 8;
add.s64 %rd222, %rd74, %rd220;
ld.shared.u64 %rd223, [%rd222];
ld.shared.u64 %rd224, [%rd222+8];
st.shared.u64 [%rd222], %rd224;
st.shared.u64 [%rd222+8], %rd223;
add.s64 %rd226, %rd75, %rd216;
ld.shared.u8 %rs67, [%rd226];
ld.shared.u8 %rs68, [%rd226+1];
st.shared.u8 [%rd226], %rs68;
st.shared.u8 [%rd226+1], %rs67;

BB18_51:
bar.sync 0;
and.b32 %r253, %r28, 7;
sub.s32 %r48, %r157, %r253;
add.s32 %r255, %r48, 8;
mul.wide.u32 %rd227, %r255, 2;
add.s64 %rd229, %rd72, %rd227;
mul.wide.u32 %rd230, %r48, 2;
add.s64 %rd231, %rd72, %rd230;
ld.shared.u16 %rs69, [%rd231];
ld.shared.u16 %rs70, [%rd229];

	{ cvt.f32.f16 %f15, %rs69;}


	
	{ cvt.f32.f16 %f16, %rs70;}


	setp.leu.f32	%p39, %f15, %f16;
@%p39 bra BB18_53;

cvt.u64.u32	%rd232, %r48;
add.s64 %rd234, %rd75, %rd232;
ld.shared.u8 %rs71, [%rd234];
mov.u32 %r1078, 1;
setp.ne.s16	%p40, %rs71, 0;
@%p40 bra BB18_54;

BB18_53:
cvt.u64.u32	%rd235, %r255;
add.s64 %rd237, %rd75, %rd235;
ld.shared.u8 %rs72, [%rd237];
setp.eq.s16	%p41, %rs72, 0;
selp.u32	%r1078, 1, 0, %p41;

BB18_54:
bfe.u32 %r267, %r28, 3, 1;
setp.ne.s32	%p42, %r1078, %r267;
@%p42 bra BB18_56;

mul.wide.u32 %rd238, %r48, 8;
add.s64 %rd240, %rd74, %rd238;
mul.wide.u32 %rd241, %r255, 8;
add.s64 %rd242, %rd74, %rd241;
cvt.u64.u32	%rd243, %r48;
ld.shared.u16 %rs73, [%rd231];
cvt.u64.u32	%rd247, %r255;
ld.shared.u16 %rs74, [%rd229];
st.shared.u16 [%rd231], %rs74;
st.shared.u16 [%rd229], %rs73;
ld.shared.u64 %rd250, [%rd240];
ld.shared.u64 %rd251, [%rd242];
st.shared.u64 [%rd240], %rd251;
st.shared.u64 [%rd242], %rd250;
add.s64 %rd253, %rd75, %rd243;
ld.shared.u8 %rs75, [%rd253];
add.s64 %rd254, %rd75, %rd247;
ld.shared.u8 %rs76, [%rd254];
st.shared.u8 [%rd253], %rs76;
st.shared.u8 [%rd254], %rs75;

BB18_56:
bar.sync 0;
ld.shared.u16 %rs77, [%rd155];
ld.shared.u16 %rs78, [%rd153];

	{ cvt.f32.f16 %f17, %rs77;}


	
	{ cvt.f32.f16 %f18, %rs78;}


	setp.leu.f32	%p43, %f17, %f18;
@%p43 bra BB18_58;

cvt.u64.u32	%rd260, %r40;
add.s64 %rd262, %rd75, %rd260;
ld.shared.u8 %rs79, [%rd262];
mov.u32 %r1079, 1;
setp.ne.s16	%p44, %rs79, 0;
@%p44 bra BB18_59;

BB18_58:
cvt.u64.u32	%rd263, %r201;
add.s64 %rd265, %rd75, %rd263;
ld.shared.u8 %rs80, [%rd265];
setp.eq.s16	%p45, %rs80, 0;
selp.u32	%r1079, 1, 0, %p45;

BB18_59:
bfe.u32 %r290, %r28, 3, 1;
setp.ne.s32	%p46, %r1079, %r290;
@%p46 bra BB18_61;

cvt.u64.u32	%rd266, %r40;
ld.shared.u16 %rs81, [%rd155];
cvt.u64.u32	%rd270, %r201;
ld.shared.u16 %rs82, [%rd153];
st.shared.u16 [%rd155], %rs82;
st.shared.u16 [%rd153], %rs81;
mul.wide.u32 %rd273, %r40, 8;
add.s64 %rd275, %rd74, %rd273;
ld.shared.u64 %rd276, [%rd275];
mul.wide.u32 %rd277, %r201, 8;
add.s64 %rd278, %rd74, %rd277;
ld.shared.u64 %rd279, [%rd278];
st.shared.u64 [%rd275], %rd279;
st.shared.u64 [%rd278], %rd276;
add.s64 %rd281, %rd75, %rd266;
ld.shared.u8 %rs83, [%rd281];
add.s64 %rd282, %rd75, %rd270;
ld.shared.u8 %rs84, [%rd282];
st.shared.u8 [%rd281], %rs84;
st.shared.u8 [%rd282], %rs83;

BB18_61:
bar.sync 0;
ld.shared.u16 %rs85, [%rd107];
ld.shared.u16 %rs86, [%rd105];

	{ cvt.f32.f16 %f19, %rs85;}


	
	{ cvt.f32.f16 %f20, %rs86;}


	setp.leu.f32	%p47, %f19, %f20;
@%p47 bra BB18_63;

cvt.u64.u32	%rd288, %r34;
add.s64 %rd290, %rd75, %rd288;
ld.shared.u8 %rs87, [%rd290];
mov.u32 %r1080, 1;
setp.ne.s16	%p48, %rs87, 0;
@%p48 bra BB18_64;

BB18_63:
cvt.u64.u32	%rd291, %r169;
add.s64 %rd293, %rd75, %rd291;
ld.shared.u8 %rs88, [%rd293];
setp.eq.s16	%p49, %rs88, 0;
selp.u32	%r1080, 1, 0, %p49;

BB18_64:
bfe.u32 %r312, %r28, 3, 1;
setp.ne.s32	%p50, %r1080, %r312;
@%p50 bra BB18_66;

cvt.u64.u32	%rd294, %r34;
ld.shared.u16 %rs89, [%rd107];
cvt.u64.u32	%rd298, %r169;
ld.shared.u16 %rs90, [%rd105];
st.shared.u16 [%rd107], %rs90;
st.shared.u16 [%rd105], %rs89;
mul.wide.u32 %rd301, %r34, 8;
add.s64 %rd303, %rd74, %rd301;
ld.shared.u64 %rd304, [%rd303];
mul.wide.u32 %rd305, %r169, 8;
add.s64 %rd306, %rd74, %rd305;
ld.shared.u64 %rd307, [%rd306];
st.shared.u64 [%rd303], %rd307;
st.shared.u64 [%rd306], %rd304;
add.s64 %rd309, %rd75, %rd294;
ld.shared.u8 %rs91, [%rd309];
add.s64 %rd310, %rd75, %rd298;
ld.shared.u8 %rs92, [%rd310];
st.shared.u8 [%rd309], %rs92;
st.shared.u8 [%rd310], %rs91;

BB18_66:
bar.sync 0;
ld.shared.u16 %rs93, [%rd85];
ld.shared.u16 %rs94, [%rd85+2];

	{ cvt.f32.f16 %f21, %rs93;}


	
	{ cvt.f32.f16 %f22, %rs94;}


	setp.leu.f32	%p51, %f21, %f22;
@%p51 bra BB18_68;

cvt.u64.u32	%rd314, %r157;
add.s64 %rd316, %rd75, %rd314;
ld.shared.u8 %rs95, [%rd316];
mov.u32 %r1081, 1;
setp.ne.s16	%p52, %rs95, 0;
@%p52 bra BB18_69;

BB18_68:
cvt.u64.u32	%rd317, %r157;
add.s64 %rd319, %rd75, %rd317;
ld.shared.u8 %rs96, [%rd319+1];
setp.eq.s16	%p53, %rs96, 0;
selp.u32	%r1081, 1, 0, %p53;

BB18_69:
bfe.u32 %r326, %r28, 3, 1;
setp.ne.s32	%p54, %r1081, %r326;
@%p54 bra BB18_71;

cvt.u64.u32	%rd320, %r157;
ld.shared.u16 %rs97, [%rd85];
ld.shared.u16 %rs98, [%rd85+2];
st.shared.u16 [%rd85], %rs98;
st.shared.u16 [%rd85+2], %rs97;
mul.wide.u32 %rd324, %r157, 8;
add.s64 %rd326, %rd74, %rd324;
ld.shared.u64 %rd327, [%rd326];
ld.shared.u64 %rd328, [%rd326+8];
st.shared.u64 [%rd326], %rd328;
st.shared.u64 [%rd326+8], %rd327;
add.s64 %rd330, %rd75, %rd320;
ld.shared.u8 %rs99, [%rd330];
ld.shared.u8 %rs100, [%rd330+1];
st.shared.u8 [%rd330], %rs100;
st.shared.u8 [%rd330+1], %rs99;

BB18_71:
bar.sync 0;
and.b32 %r329, %r28, 15;
sub.s32 %r58, %r157, %r329;
add.s32 %r331, %r58, 16;
mul.wide.u32 %rd331, %r331, 2;
add.s64 %rd333, %rd72, %rd331;
mul.wide.u32 %rd334, %r58, 2;
add.s64 %rd335, %rd72, %rd334;
ld.shared.u16 %rs101, [%rd335];
ld.shared.u16 %rs102, [%rd333];

	{ cvt.f32.f16 %f23, %rs101;}


	
	{ cvt.f32.f16 %f24, %rs102;}


	setp.leu.f32	%p55, %f23, %f24;
@%p55 bra BB18_73;

cvt.u64.u32	%rd336, %r58;
add.s64 %rd338, %rd75, %rd336;
ld.shared.u8 %rs103, [%rd338];
mov.u32 %r1082, 1;
setp.ne.s16	%p56, %rs103, 0;
@%p56 bra BB18_74;

BB18_73:
cvt.u64.u32	%rd339, %r331;
add.s64 %rd341, %rd75, %rd339;
ld.shared.u8 %rs104, [%rd341];
setp.eq.s16	%p57, %rs104, 0;
selp.u32	%r1082, 1, 0, %p57;

BB18_74:
bfe.u32 %r343, %r28, 4, 1;
setp.ne.s32	%p58, %r1082, %r343;
@%p58 bra BB18_76;

mul.wide.u32 %rd342, %r58, 8;
add.s64 %rd344, %rd74, %rd342;
mul.wide.u32 %rd345, %r331, 8;
add.s64 %rd346, %rd74, %rd345;
cvt.u64.u32	%rd347, %r58;
ld.shared.u16 %rs105, [%rd335];
cvt.u64.u32	%rd351, %r331;
ld.shared.u16 %rs106, [%rd333];
st.shared.u16 [%rd335], %rs106;
st.shared.u16 [%rd333], %rs105;
ld.shared.u64 %rd354, [%rd344];
ld.shared.u64 %rd355, [%rd346];
st.shared.u64 [%rd344], %rd355;
st.shared.u64 [%rd346], %rd354;
add.s64 %rd357, %rd75, %rd347;
ld.shared.u8 %rs107, [%rd357];
add.s64 %rd358, %rd75, %rd351;
ld.shared.u8 %rs108, [%rd358];
st.shared.u8 [%rd357], %rs108;
st.shared.u8 [%rd358], %rs107;

BB18_76:
bar.sync 0;
ld.shared.u16 %rs109, [%rd231];
ld.shared.u16 %rs110, [%rd229];

	{ cvt.f32.f16 %f25, %rs109;}


	
	{ cvt.f32.f16 %f26, %rs110;}


	setp.leu.f32	%p59, %f25, %f26;
@%p59 bra BB18_78;

cvt.u64.u32	%rd364, %r48;
add.s64 %rd366, %rd75, %rd364;
ld.shared.u8 %rs111, [%rd366];
mov.u32 %r1083, 1;
setp.ne.s16	%p60, %rs111, 0;
@%p60 bra BB18_79;

BB18_78:
cvt.u64.u32	%rd367, %r255;
add.s64 %rd369, %rd75, %rd367;
ld.shared.u8 %rs112, [%rd369];
setp.eq.s16	%p61, %rs112, 0;
selp.u32	%r1083, 1, 0, %p61;

BB18_79:
bfe.u32 %r366, %r28, 4, 1;
setp.ne.s32	%p62, %r1083, %r366;
@%p62 bra BB18_81;

cvt.u64.u32	%rd370, %r48;
ld.shared.u16 %rs113, [%rd231];
cvt.u64.u32	%rd374, %r255;
ld.shared.u16 %rs114, [%rd229];
st.shared.u16 [%rd231], %rs114;
st.shared.u16 [%rd229], %rs113;
mul.wide.u32 %rd377, %r48, 8;
add.s64 %rd379, %rd74, %rd377;
ld.shared.u64 %rd380, [%rd379];
mul.wide.u32 %rd381, %r255, 8;
add.s64 %rd382, %rd74, %rd381;
ld.shared.u64 %rd383, [%rd382];
st.shared.u64 [%rd379], %rd383;
st.shared.u64 [%rd382], %rd380;
add.s64 %rd385, %rd75, %rd370;
ld.shared.u8 %rs115, [%rd385];
add.s64 %rd386, %rd75, %rd374;
ld.shared.u8 %rs116, [%rd386];
st.shared.u8 [%rd385], %rs116;
st.shared.u8 [%rd386], %rs115;

BB18_81:
bar.sync 0;
ld.shared.u16 %rs117, [%rd155];
ld.shared.u16 %rs118, [%rd153];

	{ cvt.f32.f16 %f27, %rs117;}


	
	{ cvt.f32.f16 %f28, %rs118;}


	setp.leu.f32	%p63, %f27, %f28;
@%p63 bra BB18_83;

cvt.u64.u32	%rd392, %r40;
add.s64 %rd394, %rd75, %rd392;
ld.shared.u8 %rs119, [%rd394];
mov.u32 %r1084, 1;
setp.ne.s16	%p64, %rs119, 0;
@%p64 bra BB18_84;

BB18_83:
cvt.u64.u32	%rd395, %r201;
add.s64 %rd397, %rd75, %rd395;
ld.shared.u8 %rs120, [%rd397];
setp.eq.s16	%p65, %rs120, 0;
selp.u32	%r1084, 1, 0, %p65;

BB18_84:
bfe.u32 %r388, %r28, 4, 1;
setp.ne.s32	%p66, %r1084, %r388;
@%p66 bra BB18_86;

cvt.u64.u32	%rd398, %r40;
ld.shared.u16 %rs121, [%rd155];
cvt.u64.u32	%rd402, %r201;
ld.shared.u16 %rs122, [%rd153];
st.shared.u16 [%rd155], %rs122;
st.shared.u16 [%rd153], %rs121;
mul.wide.u32 %rd405, %r40, 8;
add.s64 %rd407, %rd74, %rd405;
ld.shared.u64 %rd408, [%rd407];
mul.wide.u32 %rd409, %r201, 8;
add.s64 %rd410, %rd74, %rd409;
ld.shared.u64 %rd411, [%rd410];
st.shared.u64 [%rd407], %rd411;
st.shared.u64 [%rd410], %rd408;
add.s64 %rd413, %rd75, %rd398;
ld.shared.u8 %rs123, [%rd413];
add.s64 %rd414, %rd75, %rd402;
ld.shared.u8 %rs124, [%rd414];
st.shared.u8 [%rd413], %rs124;
st.shared.u8 [%rd414], %rs123;

BB18_86:
bar.sync 0;
ld.shared.u16 %rs125, [%rd107];
ld.shared.u16 %rs126, [%rd105];

	{ cvt.f32.f16 %f29, %rs125;}


	
	{ cvt.f32.f16 %f30, %rs126;}


	setp.leu.f32	%p67, %f29, %f30;
@%p67 bra BB18_88;

cvt.u64.u32	%rd420, %r34;
add.s64 %rd422, %rd75, %rd420;
ld.shared.u8 %rs127, [%rd422];
mov.u32 %r1085, 1;
setp.ne.s16	%p68, %rs127, 0;
@%p68 bra BB18_89;

BB18_88:
cvt.u64.u32	%rd423, %r169;
add.s64 %rd425, %rd75, %rd423;
ld.shared.u8 %rs128, [%rd425];
setp.eq.s16	%p69, %rs128, 0;
selp.u32	%r1085, 1, 0, %p69;

BB18_89:
bfe.u32 %r410, %r28, 4, 1;
setp.ne.s32	%p70, %r1085, %r410;
@%p70 bra BB18_91;

cvt.u64.u32	%rd426, %r34;
ld.shared.u16 %rs129, [%rd107];
cvt.u64.u32	%rd430, %r169;
ld.shared.u16 %rs130, [%rd105];
st.shared.u16 [%rd107], %rs130;
st.shared.u16 [%rd105], %rs129;
mul.wide.u32 %rd433, %r34, 8;
add.s64 %rd435, %rd74, %rd433;
ld.shared.u64 %rd436, [%rd435];
mul.wide.u32 %rd437, %r169, 8;
add.s64 %rd438, %rd74, %rd437;
ld.shared.u64 %rd439, [%rd438];
st.shared.u64 [%rd435], %rd439;
st.shared.u64 [%rd438], %rd436;
add.s64 %rd441, %rd75, %rd426;
ld.shared.u8 %rs131, [%rd441];
add.s64 %rd442, %rd75, %rd430;
ld.shared.u8 %rs132, [%rd442];
st.shared.u8 [%rd441], %rs132;
st.shared.u8 [%rd442], %rs131;

BB18_91:
bar.sync 0;
ld.shared.u16 %rs133, [%rd85];
ld.shared.u16 %rs134, [%rd85+2];

	{ cvt.f32.f16 %f31, %rs133;}


	
	{ cvt.f32.f16 %f32, %rs134;}


	setp.leu.f32	%p71, %f31, %f32;
@%p71 bra BB18_93;

cvt.u64.u32	%rd446, %r157;
add.s64 %rd448, %rd75, %rd446;
ld.shared.u8 %rs135, [%rd448];
mov.u32 %r1086, 1;
setp.ne.s16	%p72, %rs135, 0;
@%p72 bra BB18_94;

BB18_93:
cvt.u64.u32	%rd449, %r157;
add.s64 %rd451, %rd75, %rd449;
ld.shared.u8 %rs136, [%rd451+1];
setp.eq.s16	%p73, %rs136, 0;
selp.u32	%r1086, 1, 0, %p73;

BB18_94:
bfe.u32 %r424, %r28, 4, 1;
setp.ne.s32	%p74, %r1086, %r424;
@%p74 bra BB18_96;

cvt.u64.u32	%rd452, %r157;
ld.shared.u16 %rs137, [%rd85];
ld.shared.u16 %rs138, [%rd85+2];
st.shared.u16 [%rd85], %rs138;
st.shared.u16 [%rd85+2], %rs137;
mul.wide.u32 %rd456, %r157, 8;
add.s64 %rd458, %rd74, %rd456;
ld.shared.u64 %rd459, [%rd458];
ld.shared.u64 %rd460, [%rd458+8];
st.shared.u64 [%rd458], %rd460;
st.shared.u64 [%rd458+8], %rd459;
add.s64 %rd462, %rd75, %rd452;
ld.shared.u8 %rs139, [%rd462];
ld.shared.u8 %rs140, [%rd462+1];
st.shared.u8 [%rd462], %rs140;
st.shared.u8 [%rd462+1], %rs139;

BB18_96:
bar.sync 0;
and.b32 %r427, %r28, 31;
sub.s32 %r70, %r157, %r427;
add.s32 %r429, %r70, 32;
mul.wide.u32 %rd463, %r429, 2;
add.s64 %rd465, %rd72, %rd463;
mul.wide.u32 %rd466, %r70, 2;
add.s64 %rd467, %rd72, %rd466;
ld.shared.u16 %rs141, [%rd467];
ld.shared.u16 %rs142, [%rd465];

	{ cvt.f32.f16 %f33, %rs141;}


	
	{ cvt.f32.f16 %f34, %rs142;}


	setp.leu.f32	%p75, %f33, %f34;
@%p75 bra BB18_98;

cvt.u64.u32	%rd468, %r70;
add.s64 %rd470, %rd75, %rd468;
ld.shared.u8 %rs143, [%rd470];
mov.u32 %r1087, 1;
setp.ne.s16	%p76, %rs143, 0;
@%p76 bra BB18_99;

BB18_98:
cvt.u64.u32	%rd471, %r429;
add.s64 %rd473, %rd75, %rd471;
ld.shared.u8 %rs144, [%rd473];
setp.eq.s16	%p77, %rs144, 0;
selp.u32	%r1087, 1, 0, %p77;

BB18_99:
bfe.u32 %r441, %r28, 5, 1;
setp.ne.s32	%p78, %r1087, %r441;
@%p78 bra BB18_101;

mul.wide.u32 %rd474, %r70, 8;
add.s64 %rd476, %rd74, %rd474;
mul.wide.u32 %rd477, %r429, 8;
add.s64 %rd478, %rd74, %rd477;
cvt.u64.u32	%rd479, %r70;
ld.shared.u16 %rs145, [%rd467];
cvt.u64.u32	%rd483, %r429;
ld.shared.u16 %rs146, [%rd465];
st.shared.u16 [%rd467], %rs146;
st.shared.u16 [%rd465], %rs145;
ld.shared.u64 %rd486, [%rd476];
ld.shared.u64 %rd487, [%rd478];
st.shared.u64 [%rd476], %rd487;
st.shared.u64 [%rd478], %rd486;
add.s64 %rd489, %rd75, %rd479;
ld.shared.u8 %rs147, [%rd489];
add.s64 %rd490, %rd75, %rd483;
ld.shared.u8 %rs148, [%rd490];
st.shared.u8 [%rd489], %rs148;
st.shared.u8 [%rd490], %rs147;

BB18_101:
bar.sync 0;
ld.shared.u16 %rs149, [%rd335];
ld.shared.u16 %rs150, [%rd333];

	{ cvt.f32.f16 %f35, %rs149;}


	
	{ cvt.f32.f16 %f36, %rs150;}


	setp.leu.f32	%p79, %f35, %f36;
@%p79 bra BB18_103;

cvt.u64.u32	%rd496, %r58;
add.s64 %rd498, %rd75, %rd496;
ld.shared.u8 %rs151, [%rd498];
mov.u32 %r1088, 1;
setp.ne.s16	%p80, %rs151, 0;
@%p80 bra BB18_104;

BB18_103:
cvt.u64.u32	%rd499, %r331;
add.s64 %rd501, %rd75, %rd499;
ld.shared.u8 %rs152, [%rd501];
setp.eq.s16	%p81, %rs152, 0;
selp.u32	%r1088, 1, 0, %p81;

BB18_104:
bfe.u32 %r464, %r28, 5, 1;
setp.ne.s32	%p82, %r1088, %r464;
@%p82 bra BB18_106;

cvt.u64.u32	%rd502, %r58;
ld.shared.u16 %rs153, [%rd335];
cvt.u64.u32	%rd506, %r331;
ld.shared.u16 %rs154, [%rd333];
st.shared.u16 [%rd335], %rs154;
st.shared.u16 [%rd333], %rs153;
mul.wide.u32 %rd509, %r58, 8;
add.s64 %rd511, %rd74, %rd509;
ld.shared.u64 %rd512, [%rd511];
mul.wide.u32 %rd513, %r331, 8;
add.s64 %rd514, %rd74, %rd513;
ld.shared.u64 %rd515, [%rd514];
st.shared.u64 [%rd511], %rd515;
st.shared.u64 [%rd514], %rd512;
add.s64 %rd517, %rd75, %rd502;
ld.shared.u8 %rs155, [%rd517];
add.s64 %rd518, %rd75, %rd506;
ld.shared.u8 %rs156, [%rd518];
st.shared.u8 [%rd517], %rs156;
st.shared.u8 [%rd518], %rs155;

BB18_106:
bar.sync 0;
ld.shared.u16 %rs157, [%rd231];
ld.shared.u16 %rs158, [%rd229];

	{ cvt.f32.f16 %f37, %rs157;}


	
	{ cvt.f32.f16 %f38, %rs158;}


	setp.leu.f32	%p83, %f37, %f38;
@%p83 bra BB18_108;

cvt.u64.u32	%rd524, %r48;
add.s64 %rd526, %rd75, %rd524;
ld.shared.u8 %rs159, [%rd526];
mov.u32 %r1089, 1;
setp.ne.s16	%p84, %rs159, 0;
@%p84 bra BB18_109;

BB18_108:
cvt.u64.u32	%rd527, %r255;
add.s64 %rd529, %rd75, %rd527;
ld.shared.u8 %rs160, [%rd529];
setp.eq.s16	%p85, %rs160, 0;
selp.u32	%r1089, 1, 0, %p85;

BB18_109:
bfe.u32 %r486, %r28, 5, 1;
setp.ne.s32	%p86, %r1089, %r486;
@%p86 bra BB18_111;

cvt.u64.u32	%rd530, %r48;
ld.shared.u16 %rs161, [%rd231];
cvt.u64.u32	%rd534, %r255;
ld.shared.u16 %rs162, [%rd229];
st.shared.u16 [%rd231], %rs162;
st.shared.u16 [%rd229], %rs161;
mul.wide.u32 %rd537, %r48, 8;
add.s64 %rd539, %rd74, %rd537;
ld.shared.u64 %rd540, [%rd539];
mul.wide.u32 %rd541, %r255, 8;
add.s64 %rd542, %rd74, %rd541;
ld.shared.u64 %rd543, [%rd542];
st.shared.u64 [%rd539], %rd543;
st.shared.u64 [%rd542], %rd540;
add.s64 %rd545, %rd75, %rd530;
ld.shared.u8 %rs163, [%rd545];
add.s64 %rd546, %rd75, %rd534;
ld.shared.u8 %rs164, [%rd546];
st.shared.u8 [%rd545], %rs164;
st.shared.u8 [%rd546], %rs163;

BB18_111:
bar.sync 0;
ld.shared.u16 %rs165, [%rd155];
ld.shared.u16 %rs166, [%rd153];

	{ cvt.f32.f16 %f39, %rs165;}


	
	{ cvt.f32.f16 %f40, %rs166;}


	setp.leu.f32	%p87, %f39, %f40;
@%p87 bra BB18_113;

cvt.u64.u32	%rd552, %r40;
add.s64 %rd554, %rd75, %rd552;
ld.shared.u8 %rs167, [%rd554];
mov.u32 %r1090, 1;
setp.ne.s16	%p88, %rs167, 0;
@%p88 bra BB18_114;

BB18_113:
cvt.u64.u32	%rd555, %r201;
add.s64 %rd557, %rd75, %rd555;
ld.shared.u8 %rs168, [%rd557];
setp.eq.s16	%p89, %rs168, 0;
selp.u32	%r1090, 1, 0, %p89;

BB18_114:
bfe.u32 %r508, %r28, 5, 1;
setp.ne.s32	%p90, %r1090, %r508;
@%p90 bra BB18_116;

cvt.u64.u32	%rd558, %r40;
ld.shared.u16 %rs169, [%rd155];
cvt.u64.u32	%rd562, %r201;
ld.shared.u16 %rs170, [%rd153];
st.shared.u16 [%rd155], %rs170;
st.shared.u16 [%rd153], %rs169;
mul.wide.u32 %rd565, %r40, 8;
add.s64 %rd567, %rd74, %rd565;
ld.shared.u64 %rd568, [%rd567];
mul.wide.u32 %rd569, %r201, 8;
add.s64 %rd570, %rd74, %rd569;
ld.shared.u64 %rd571, [%rd570];
st.shared.u64 [%rd567], %rd571;
st.shared.u64 [%rd570], %rd568;
add.s64 %rd573, %rd75, %rd558;
ld.shared.u8 %rs171, [%rd573];
add.s64 %rd574, %rd75, %rd562;
ld.shared.u8 %rs172, [%rd574];
st.shared.u8 [%rd573], %rs172;
st.shared.u8 [%rd574], %rs171;

BB18_116:
bar.sync 0;
ld.shared.u16 %rs173, [%rd107];
ld.shared.u16 %rs174, [%rd105];

	{ cvt.f32.f16 %f41, %rs173;}


	
	{ cvt.f32.f16 %f42, %rs174;}


	setp.leu.f32	%p91, %f41, %f42;
@%p91 bra BB18_118;

cvt.u64.u32	%rd580, %r34;
add.s64 %rd582, %rd75, %rd580;
ld.shared.u8 %rs175, [%rd582];
mov.u32 %r1091, 1;
setp.ne.s16	%p92, %rs175, 0;
@%p92 bra BB18_119;

BB18_118:
cvt.u64.u32	%rd583, %r169;
add.s64 %rd585, %rd75, %rd583;
ld.shared.u8 %rs176, [%rd585];
setp.eq.s16	%p93, %rs176, 0;
selp.u32	%r1091, 1, 0, %p93;

BB18_119:
bfe.u32 %r530, %r28, 5, 1;
setp.ne.s32	%p94, %r1091, %r530;
@%p94 bra BB18_121;

cvt.u64.u32	%rd586, %r34;
ld.shared.u16 %rs177, [%rd107];
cvt.u64.u32	%rd590, %r169;
ld.shared.u16 %rs178, [%rd105];
st.shared.u16 [%rd107], %rs178;
st.shared.u16 [%rd105], %rs177;
mul.wide.u32 %rd593, %r34, 8;
add.s64 %rd595, %rd74, %rd593;
ld.shared.u64 %rd596, [%rd595];
mul.wide.u32 %rd597, %r169, 8;
add.s64 %rd598, %rd74, %rd597;
ld.shared.u64 %rd599, [%rd598];
st.shared.u64 [%rd595], %rd599;
st.shared.u64 [%rd598], %rd596;
add.s64 %rd601, %rd75, %rd586;
ld.shared.u8 %rs179, [%rd601];
add.s64 %rd602, %rd75, %rd590;
ld.shared.u8 %rs180, [%rd602];
st.shared.u8 [%rd601], %rs180;
st.shared.u8 [%rd602], %rs179;

BB18_121:
bar.sync 0;
ld.shared.u16 %rs181, [%rd85];
ld.shared.u16 %rs182, [%rd85+2];

	{ cvt.f32.f16 %f43, %rs181;}


	
	{ cvt.f32.f16 %f44, %rs182;}


	setp.leu.f32	%p95, %f43, %f44;
@%p95 bra BB18_123;

cvt.u64.u32	%rd606, %r157;
add.s64 %rd608, %rd75, %rd606;
ld.shared.u8 %rs183, [%rd608];
mov.u32 %r1092, 1;
setp.ne.s16	%p96, %rs183, 0;
@%p96 bra BB18_124;

BB18_123:
cvt.u64.u32	%rd609, %r157;
add.s64 %rd611, %rd75, %rd609;
ld.shared.u8 %rs184, [%rd611+1];
setp.eq.s16	%p97, %rs184, 0;
selp.u32	%r1092, 1, 0, %p97;

BB18_124:
bfe.u32 %r544, %r28, 5, 1;
setp.ne.s32	%p98, %r1092, %r544;
@%p98 bra BB18_126;

cvt.u64.u32	%rd612, %r157;
ld.shared.u16 %rs185, [%rd85];
ld.shared.u16 %rs186, [%rd85+2];
st.shared.u16 [%rd85], %rs186;
st.shared.u16 [%rd85+2], %rs185;
mul.wide.u32 %rd616, %r157, 8;
add.s64 %rd618, %rd74, %rd616;
ld.shared.u64 %rd619, [%rd618];
ld.shared.u64 %rd620, [%rd618+8];
st.shared.u64 [%rd618], %rd620;
st.shared.u64 [%rd618+8], %rd619;
add.s64 %rd622, %rd75, %rd612;
ld.shared.u8 %rs187, [%rd622];
ld.shared.u8 %rs188, [%rd622+1];
st.shared.u8 [%rd622], %rs188;
st.shared.u8 [%rd622+1], %rs187;

BB18_126:
bar.sync 0;
and.b32 %r547, %r28, 63;
sub.s32 %r84, %r157, %r547;
add.s32 %r549, %r84, 64;
mul.wide.u32 %rd623, %r549, 2;
add.s64 %rd625, %rd72, %rd623;
mul.wide.u32 %rd626, %r84, 2;
add.s64 %rd627, %rd72, %rd626;
ld.shared.u16 %rs189, [%rd627];
ld.shared.u16 %rs190, [%rd625];

	{ cvt.f32.f16 %f45, %rs189;}


	
	{ cvt.f32.f16 %f46, %rs190;}


	setp.leu.f32	%p99, %f45, %f46;
@%p99 bra BB18_128;

cvt.u64.u32	%rd628, %r84;
add.s64 %rd630, %rd75, %rd628;
ld.shared.u8 %rs191, [%rd630];
mov.u32 %r1093, 1;
setp.ne.s16	%p100, %rs191, 0;
@%p100 bra BB18_129;

BB18_128:
cvt.u64.u32	%rd631, %r549;
add.s64 %rd633, %rd75, %rd631;
ld.shared.u8 %rs192, [%rd633];
setp.eq.s16	%p101, %rs192, 0;
selp.u32	%r1093, 1, 0, %p101;

BB18_129:
bfe.u32 %r561, %r28, 6, 1;
setp.ne.s32	%p102, %r1093, %r561;
@%p102 bra BB18_131;

mul.wide.u32 %rd634, %r84, 8;
add.s64 %rd636, %rd74, %rd634;
mul.wide.u32 %rd637, %r549, 8;
add.s64 %rd638, %rd74, %rd637;
cvt.u64.u32	%rd639, %r84;
ld.shared.u16 %rs193, [%rd627];
cvt.u64.u32	%rd643, %r549;
ld.shared.u16 %rs194, [%rd625];
st.shared.u16 [%rd627], %rs194;
st.shared.u16 [%rd625], %rs193;
ld.shared.u64 %rd646, [%rd636];
ld.shared.u64 %rd647, [%rd638];
st.shared.u64 [%rd636], %rd647;
st.shared.u64 [%rd638], %rd646;
add.s64 %rd649, %rd75, %rd639;
ld.shared.u8 %rs195, [%rd649];
add.s64 %rd650, %rd75, %rd643;
ld.shared.u8 %rs196, [%rd650];
st.shared.u8 [%rd649], %rs196;
st.shared.u8 [%rd650], %rs195;

BB18_131:
bar.sync 0;
ld.shared.u16 %rs197, [%rd467];
ld.shared.u16 %rs198, [%rd465];

	{ cvt.f32.f16 %f47, %rs197;}


	
	{ cvt.f32.f16 %f48, %rs198;}


	setp.leu.f32	%p103, %f47, %f48;
@%p103 bra BB18_133;

cvt.u64.u32	%rd656, %r70;
add.s64 %rd658, %rd75, %rd656;
ld.shared.u8 %rs199, [%rd658];
mov.u32 %r1094, 1;
setp.ne.s16	%p104, %rs199, 0;
@%p104 bra BB18_134;

BB18_133:
cvt.u64.u32	%rd659, %r429;
add.s64 %rd661, %rd75, %rd659;
ld.shared.u8 %rs200, [%rd661];
setp.eq.s16	%p105, %rs200, 0;
selp.u32	%r1094, 1, 0, %p105;

BB18_134:
bfe.u32 %r584, %r28, 6, 1;
setp.ne.s32	%p106, %r1094, %r584;
@%p106 bra BB18_136;

cvt.u64.u32	%rd662, %r70;
ld.shared.u16 %rs201, [%rd467];
cvt.u64.u32	%rd666, %r429;
ld.shared.u16 %rs202, [%rd465];
st.shared.u16 [%rd467], %rs202;
st.shared.u16 [%rd465], %rs201;
mul.wide.u32 %rd669, %r70, 8;
add.s64 %rd671, %rd74, %rd669;
ld.shared.u64 %rd672, [%rd671];
mul.wide.u32 %rd673, %r429, 8;
add.s64 %rd674, %rd74, %rd673;
ld.shared.u64 %rd675, [%rd674];
st.shared.u64 [%rd671], %rd675;
st.shared.u64 [%rd674], %rd672;
add.s64 %rd677, %rd75, %rd662;
ld.shared.u8 %rs203, [%rd677];
add.s64 %rd678, %rd75, %rd666;
ld.shared.u8 %rs204, [%rd678];
st.shared.u8 [%rd677], %rs204;
st.shared.u8 [%rd678], %rs203;

BB18_136:
bar.sync 0;
ld.shared.u16 %rs205, [%rd335];
ld.shared.u16 %rs206, [%rd333];

	{ cvt.f32.f16 %f49, %rs205;}


	
	{ cvt.f32.f16 %f50, %rs206;}


	setp.leu.f32	%p107, %f49, %f50;
@%p107 bra BB18_138;

cvt.u64.u32	%rd684, %r58;
add.s64 %rd686, %rd75, %rd684;
ld.shared.u8 %rs207, [%rd686];
mov.u32 %r1095, 1;
setp.ne.s16	%p108, %rs207, 0;
@%p108 bra BB18_139;

BB18_138:
cvt.u64.u32	%rd687, %r331;
add.s64 %rd689, %rd75, %rd687;
ld.shared.u8 %rs208, [%rd689];
setp.eq.s16	%p109, %rs208, 0;
selp.u32	%r1095, 1, 0, %p109;

BB18_139:
bfe.u32 %r606, %r28, 6, 1;
setp.ne.s32	%p110, %r1095, %r606;
@%p110 bra BB18_141;

cvt.u64.u32	%rd690, %r58;
ld.shared.u16 %rs209, [%rd335];
cvt.u64.u32	%rd694, %r331;
ld.shared.u16 %rs210, [%rd333];
st.shared.u16 [%rd335], %rs210;
st.shared.u16 [%rd333], %rs209;
mul.wide.u32 %rd697, %r58, 8;
add.s64 %rd699, %rd74, %rd697;
ld.shared.u64 %rd700, [%rd699];
mul.wide.u32 %rd701, %r331, 8;
add.s64 %rd702, %rd74, %rd701;
ld.shared.u64 %rd703, [%rd702];
st.shared.u64 [%rd699], %rd703;
st.shared.u64 [%rd702], %rd700;
add.s64 %rd705, %rd75, %rd690;
ld.shared.u8 %rs211, [%rd705];
add.s64 %rd706, %rd75, %rd694;
ld.shared.u8 %rs212, [%rd706];
st.shared.u8 [%rd705], %rs212;
st.shared.u8 [%rd706], %rs211;

BB18_141:
bar.sync 0;
ld.shared.u16 %rs213, [%rd231];
ld.shared.u16 %rs214, [%rd229];

	{ cvt.f32.f16 %f51, %rs213;}


	
	{ cvt.f32.f16 %f52, %rs214;}


	setp.leu.f32	%p111, %f51, %f52;
@%p111 bra BB18_143;

cvt.u64.u32	%rd712, %r48;
add.s64 %rd714, %rd75, %rd712;
ld.shared.u8 %rs215, [%rd714];
mov.u32 %r1096, 1;
setp.ne.s16	%p112, %rs215, 0;
@%p112 bra BB18_144;

BB18_143:
cvt.u64.u32	%rd715, %r255;
add.s64 %rd717, %rd75, %rd715;
ld.shared.u8 %rs216, [%rd717];
setp.eq.s16	%p113, %rs216, 0;
selp.u32	%r1096, 1, 0, %p113;

BB18_144:
bfe.u32 %r628, %r28, 6, 1;
setp.ne.s32	%p114, %r1096, %r628;
@%p114 bra BB18_146;

cvt.u64.u32	%rd718, %r48;
ld.shared.u16 %rs217, [%rd231];
cvt.u64.u32	%rd722, %r255;
ld.shared.u16 %rs218, [%rd229];
st.shared.u16 [%rd231], %rs218;
st.shared.u16 [%rd229], %rs217;
mul.wide.u32 %rd725, %r48, 8;
add.s64 %rd727, %rd74, %rd725;
ld.shared.u64 %rd728, [%rd727];
mul.wide.u32 %rd729, %r255, 8;
add.s64 %rd730, %rd74, %rd729;
ld.shared.u64 %rd731, [%rd730];
st.shared.u64 [%rd727], %rd731;
st.shared.u64 [%rd730], %rd728;
add.s64 %rd733, %rd75, %rd718;
ld.shared.u8 %rs219, [%rd733];
add.s64 %rd734, %rd75, %rd722;
ld.shared.u8 %rs220, [%rd734];
st.shared.u8 [%rd733], %rs220;
st.shared.u8 [%rd734], %rs219;

BB18_146:
bar.sync 0;
ld.shared.u16 %rs221, [%rd155];
ld.shared.u16 %rs222, [%rd153];

	{ cvt.f32.f16 %f53, %rs221;}


	
	{ cvt.f32.f16 %f54, %rs222;}


	setp.leu.f32	%p115, %f53, %f54;
@%p115 bra BB18_148;

cvt.u64.u32	%rd740, %r40;
add.s64 %rd742, %rd75, %rd740;
ld.shared.u8 %rs223, [%rd742];
mov.u32 %r1097, 1;
setp.ne.s16	%p116, %rs223, 0;
@%p116 bra BB18_149;

BB18_148:
cvt.u64.u32	%rd743, %r201;
add.s64 %rd745, %rd75, %rd743;
ld.shared.u8 %rs224, [%rd745];
setp.eq.s16	%p117, %rs224, 0;
selp.u32	%r1097, 1, 0, %p117;

BB18_149:
bfe.u32 %r650, %r28, 6, 1;
setp.ne.s32	%p118, %r1097, %r650;
@%p118 bra BB18_151;

cvt.u64.u32	%rd746, %r40;
ld.shared.u16 %rs225, [%rd155];
cvt.u64.u32	%rd750, %r201;
ld.shared.u16 %rs226, [%rd153];
st.shared.u16 [%rd155], %rs226;
st.shared.u16 [%rd153], %rs225;
mul.wide.u32 %rd753, %r40, 8;
add.s64 %rd755, %rd74, %rd753;
ld.shared.u64 %rd756, [%rd755];
mul.wide.u32 %rd757, %r201, 8;
add.s64 %rd758, %rd74, %rd757;
ld.shared.u64 %rd759, [%rd758];
st.shared.u64 [%rd755], %rd759;
st.shared.u64 [%rd758], %rd756;
add.s64 %rd761, %rd75, %rd746;
ld.shared.u8 %rs227, [%rd761];
add.s64 %rd762, %rd75, %rd750;
ld.shared.u8 %rs228, [%rd762];
st.shared.u8 [%rd761], %rs228;
st.shared.u8 [%rd762], %rs227;

BB18_151:
bar.sync 0;
ld.shared.u16 %rs229, [%rd107];
ld.shared.u16 %rs230, [%rd105];

	{ cvt.f32.f16 %f55, %rs229;}


	
	{ cvt.f32.f16 %f56, %rs230;}


	setp.leu.f32	%p119, %f55, %f56;
@%p119 bra BB18_153;

cvt.u64.u32	%rd768, %r34;
add.s64 %rd770, %rd75, %rd768;
ld.shared.u8 %rs231, [%rd770];
mov.u32 %r1098, 1;
setp.ne.s16	%p120, %rs231, 0;
@%p120 bra BB18_154;

BB18_153:
cvt.u64.u32	%rd771, %r169;
add.s64 %rd773, %rd75, %rd771;
ld.shared.u8 %rs232, [%rd773];
setp.eq.s16	%p121, %rs232, 0;
selp.u32	%r1098, 1, 0, %p121;

BB18_154:
bfe.u32 %r672, %r28, 6, 1;
setp.ne.s32	%p122, %r1098, %r672;
@%p122 bra BB18_156;

cvt.u64.u32	%rd774, %r34;
ld.shared.u16 %rs233, [%rd107];
cvt.u64.u32	%rd778, %r169;
ld.shared.u16 %rs234, [%rd105];
st.shared.u16 [%rd107], %rs234;
st.shared.u16 [%rd105], %rs233;
mul.wide.u32 %rd781, %r34, 8;
add.s64 %rd783, %rd74, %rd781;
ld.shared.u64 %rd784, [%rd783];
mul.wide.u32 %rd785, %r169, 8;
add.s64 %rd786, %rd74, %rd785;
ld.shared.u64 %rd787, [%rd786];
st.shared.u64 [%rd783], %rd787;
st.shared.u64 [%rd786], %rd784;
add.s64 %rd789, %rd75, %rd774;
ld.shared.u8 %rs235, [%rd789];
add.s64 %rd790, %rd75, %rd778;
ld.shared.u8 %rs236, [%rd790];
st.shared.u8 [%rd789], %rs236;
st.shared.u8 [%rd790], %rs235;

BB18_156:
bar.sync 0;
ld.shared.u16 %rs237, [%rd85];
ld.shared.u16 %rs238, [%rd85+2];

	{ cvt.f32.f16 %f57, %rs237;}


	
	{ cvt.f32.f16 %f58, %rs238;}


	setp.leu.f32	%p123, %f57, %f58;
@%p123 bra BB18_158;

cvt.u64.u32	%rd794, %r157;
add.s64 %rd796, %rd75, %rd794;
ld.shared.u8 %rs239, [%rd796];
mov.u32 %r1099, 1;
setp.ne.s16	%p124, %rs239, 0;
@%p124 bra BB18_159;

BB18_158:
cvt.u64.u32	%rd797, %r157;
add.s64 %rd799, %rd75, %rd797;
ld.shared.u8 %rs240, [%rd799+1];
setp.eq.s16	%p125, %rs240, 0;
selp.u32	%r1099, 1, 0, %p125;

BB18_159:
bfe.u32 %r686, %r28, 6, 1;
setp.ne.s32	%p126, %r1099, %r686;
@%p126 bra BB18_161;

cvt.u64.u32	%rd800, %r157;
ld.shared.u16 %rs241, [%rd85];
ld.shared.u16 %rs242, [%rd85+2];
st.shared.u16 [%rd85], %rs242;
st.shared.u16 [%rd85+2], %rs241;
mul.wide.u32 %rd804, %r157, 8;
add.s64 %rd806, %rd74, %rd804;
ld.shared.u64 %rd807, [%rd806];
ld.shared.u64 %rd808, [%rd806+8];
st.shared.u64 [%rd806], %rd808;
st.shared.u64 [%rd806+8], %rd807;
add.s64 %rd810, %rd75, %rd800;
ld.shared.u8 %rs243, [%rd810];
ld.shared.u8 %rs244, [%rd810+1];
st.shared.u8 [%rd810], %rs244;
st.shared.u8 [%rd810+1], %rs243;

BB18_161:
bar.sync 0;
and.b32 %r689, %r28, 127;
sub.s32 %r100, %r157, %r689;
add.s32 %r691, %r100, 128;
mul.wide.u32 %rd811, %r691, 2;
add.s64 %rd813, %rd72, %rd811;
mul.wide.u32 %rd814, %r100, 2;
add.s64 %rd815, %rd72, %rd814;
ld.shared.u16 %rs245, [%rd815];
ld.shared.u16 %rs246, [%rd813];

	{ cvt.f32.f16 %f59, %rs245;}


	
	{ cvt.f32.f16 %f60, %rs246;}


	setp.leu.f32	%p127, %f59, %f60;
@%p127 bra BB18_163;

cvt.u64.u32	%rd816, %r100;
add.s64 %rd818, %rd75, %rd816;
ld.shared.u8 %rs247, [%rd818];
mov.u32 %r1100, 1;
setp.ne.s16	%p128, %rs247, 0;
@%p128 bra BB18_164;

BB18_163:
cvt.u64.u32	%rd819, %r691;
add.s64 %rd821, %rd75, %rd819;
ld.shared.u8 %rs248, [%rd821];
setp.eq.s16	%p129, %rs248, 0;
selp.u32	%r1100, 1, 0, %p129;

BB18_164:
bfe.u32 %r703, %r28, 7, 1;
setp.ne.s32	%p130, %r1100, %r703;
@%p130 bra BB18_166;

mul.wide.u32 %rd1334, %r691, 2;
add.s64 %rd1333, %rd72, %rd1334;
mul.wide.u32 %rd822, %r100, 8;
add.s64 %rd824, %rd74, %rd822;
mul.wide.u32 %rd825, %r691, 8;
add.s64 %rd826, %rd74, %rd825;
cvt.u64.u32	%rd827, %r100;
ld.shared.u16 %rs249, [%rd815];
cvt.u64.u32	%rd831, %r691;
ld.shared.u16 %rs250, [%rd1333];
st.shared.u16 [%rd815], %rs250;
st.shared.u16 [%rd1333], %rs249;
ld.shared.u64 %rd834, [%rd824];
ld.shared.u64 %rd835, [%rd826];
st.shared.u64 [%rd824], %rd835;
st.shared.u64 [%rd826], %rd834;
add.s64 %rd837, %rd75, %rd827;
ld.shared.u8 %rs251, [%rd837];
add.s64 %rd838, %rd75, %rd831;
ld.shared.u8 %rs252, [%rd838];
st.shared.u8 [%rd837], %rs252;
st.shared.u8 [%rd838], %rs251;

BB18_166:
bar.sync 0;
ld.shared.u16 %rs253, [%rd627];
ld.shared.u16 %rs254, [%rd625];

	{ cvt.f32.f16 %f61, %rs253;}


	
	{ cvt.f32.f16 %f62, %rs254;}


	setp.leu.f32	%p131, %f61, %f62;
@%p131 bra BB18_168;

cvt.u64.u32	%rd844, %r84;
add.s64 %rd846, %rd75, %rd844;
ld.shared.u8 %rs255, [%rd846];
mov.u32 %r1101, 1;
setp.ne.s16	%p132, %rs255, 0;
@%p132 bra BB18_169;

BB18_168:
cvt.u64.u32	%rd847, %r549;
add.s64 %rd849, %rd75, %rd847;
ld.shared.u8 %rs256, [%rd849];
setp.eq.s16	%p133, %rs256, 0;
selp.u32	%r1101, 1, 0, %p133;

BB18_169:
bfe.u32 %r726, %r28, 7, 1;
setp.ne.s32	%p134, %r1101, %r726;
@%p134 bra BB18_171;

cvt.u64.u32	%rd850, %r84;
ld.shared.u16 %rs257, [%rd627];
cvt.u64.u32	%rd854, %r549;
ld.shared.u16 %rs258, [%rd625];
st.shared.u16 [%rd627], %rs258;
st.shared.u16 [%rd625], %rs257;
mul.wide.u32 %rd857, %r84, 8;
add.s64 %rd859, %rd74, %rd857;
ld.shared.u64 %rd860, [%rd859];
mul.wide.u32 %rd861, %r549, 8;
add.s64 %rd862, %rd74, %rd861;
ld.shared.u64 %rd863, [%rd862];
st.shared.u64 [%rd859], %rd863;
st.shared.u64 [%rd862], %rd860;
add.s64 %rd865, %rd75, %rd850;
ld.shared.u8 %rs259, [%rd865];
add.s64 %rd866, %rd75, %rd854;
ld.shared.u8 %rs260, [%rd866];
st.shared.u8 [%rd865], %rs260;
st.shared.u8 [%rd866], %rs259;

BB18_171:
bar.sync 0;
ld.shared.u16 %rs261, [%rd467];
ld.shared.u16 %rs262, [%rd465];

	{ cvt.f32.f16 %f63, %rs261;}


	
	{ cvt.f32.f16 %f64, %rs262;}


	setp.leu.f32	%p135, %f63, %f64;
@%p135 bra BB18_173;

cvt.u64.u32	%rd872, %r70;
add.s64 %rd874, %rd75, %rd872;
ld.shared.u8 %rs263, [%rd874];
mov.u32 %r1102, 1;
setp.ne.s16	%p136, %rs263, 0;
@%p136 bra BB18_174;

BB18_173:
cvt.u64.u32	%rd875, %r429;
add.s64 %rd877, %rd75, %rd875;
ld.shared.u8 %rs264, [%rd877];
setp.eq.s16	%p137, %rs264, 0;
selp.u32	%r1102, 1, 0, %p137;

BB18_174:
bfe.u32 %r748, %r28, 7, 1;
setp.ne.s32	%p138, %r1102, %r748;
@%p138 bra BB18_176;

cvt.u64.u32	%rd878, %r70;
ld.shared.u16 %rs265, [%rd467];
cvt.u64.u32	%rd882, %r429;
ld.shared.u16 %rs266, [%rd465];
st.shared.u16 [%rd467], %rs266;
st.shared.u16 [%rd465], %rs265;
mul.wide.u32 %rd885, %r70, 8;
add.s64 %rd887, %rd74, %rd885;
ld.shared.u64 %rd888, [%rd887];
mul.wide.u32 %rd889, %r429, 8;
add.s64 %rd890, %rd74, %rd889;
ld.shared.u64 %rd891, [%rd890];
st.shared.u64 [%rd887], %rd891;
st.shared.u64 [%rd890], %rd888;
add.s64 %rd893, %rd75, %rd878;
ld.shared.u8 %rs267, [%rd893];
add.s64 %rd894, %rd75, %rd882;
ld.shared.u8 %rs268, [%rd894];
st.shared.u8 [%rd893], %rs268;
st.shared.u8 [%rd894], %rs267;

BB18_176:
bar.sync 0;
ld.shared.u16 %rs269, [%rd335];
ld.shared.u16 %rs270, [%rd333];

	{ cvt.f32.f16 %f65, %rs269;}


	
	{ cvt.f32.f16 %f66, %rs270;}


	setp.leu.f32	%p139, %f65, %f66;
@%p139 bra BB18_178;

cvt.u64.u32	%rd900, %r58;
add.s64 %rd902, %rd75, %rd900;
ld.shared.u8 %rs271, [%rd902];
mov.u32 %r1103, 1;
setp.ne.s16	%p140, %rs271, 0;
@%p140 bra BB18_179;

BB18_178:
cvt.u64.u32	%rd903, %r331;
add.s64 %rd905, %rd75, %rd903;
ld.shared.u8 %rs272, [%rd905];
setp.eq.s16	%p141, %rs272, 0;
selp.u32	%r1103, 1, 0, %p141;

BB18_179:
bfe.u32 %r770, %r28, 7, 1;
setp.ne.s32	%p142, %r1103, %r770;
@%p142 bra BB18_181;

cvt.u64.u32	%rd906, %r58;
ld.shared.u16 %rs273, [%rd335];
cvt.u64.u32	%rd910, %r331;
ld.shared.u16 %rs274, [%rd333];
st.shared.u16 [%rd335], %rs274;
st.shared.u16 [%rd333], %rs273;
mul.wide.u32 %rd913, %r58, 8;
add.s64 %rd915, %rd74, %rd913;
ld.shared.u64 %rd916, [%rd915];
mul.wide.u32 %rd917, %r331, 8;
add.s64 %rd918, %rd74, %rd917;
ld.shared.u64 %rd919, [%rd918];
st.shared.u64 [%rd915], %rd919;
st.shared.u64 [%rd918], %rd916;
add.s64 %rd921, %rd75, %rd906;
ld.shared.u8 %rs275, [%rd921];
add.s64 %rd922, %rd75, %rd910;
ld.shared.u8 %rs276, [%rd922];
st.shared.u8 [%rd921], %rs276;
st.shared.u8 [%rd922], %rs275;

BB18_181:
bar.sync 0;
ld.shared.u16 %rs277, [%rd231];
ld.shared.u16 %rs278, [%rd229];

	{ cvt.f32.f16 %f67, %rs277;}


	
	{ cvt.f32.f16 %f68, %rs278;}


	setp.leu.f32	%p143, %f67, %f68;
@%p143 bra BB18_183;

cvt.u64.u32	%rd928, %r48;
add.s64 %rd930, %rd75, %rd928;
ld.shared.u8 %rs279, [%rd930];
mov.u32 %r1104, 1;
setp.ne.s16	%p144, %rs279, 0;
@%p144 bra BB18_184;

BB18_183:
cvt.u64.u32	%rd931, %r255;
add.s64 %rd933, %rd75, %rd931;
ld.shared.u8 %rs280, [%rd933];
setp.eq.s16	%p145, %rs280, 0;
selp.u32	%r1104, 1, 0, %p145;

BB18_184:
bfe.u32 %r792, %r28, 7, 1;
setp.ne.s32	%p146, %r1104, %r792;
@%p146 bra BB18_186;

cvt.u64.u32	%rd934, %r48;
ld.shared.u16 %rs281, [%rd231];
cvt.u64.u32	%rd938, %r255;
ld.shared.u16 %rs282, [%rd229];
st.shared.u16 [%rd231], %rs282;
st.shared.u16 [%rd229], %rs281;
mul.wide.u32 %rd941, %r48, 8;
add.s64 %rd943, %rd74, %rd941;
ld.shared.u64 %rd944, [%rd943];
mul.wide.u32 %rd945, %r255, 8;
add.s64 %rd946, %rd74, %rd945;
ld.shared.u64 %rd947, [%rd946];
st.shared.u64 [%rd943], %rd947;
st.shared.u64 [%rd946], %rd944;
add.s64 %rd949, %rd75, %rd934;
ld.shared.u8 %rs283, [%rd949];
add.s64 %rd950, %rd75, %rd938;
ld.shared.u8 %rs284, [%rd950];
st.shared.u8 [%rd949], %rs284;
st.shared.u8 [%rd950], %rs283;

BB18_186:
bar.sync 0;
ld.shared.u16 %rs285, [%rd155];
ld.shared.u16 %rs286, [%rd153];

	{ cvt.f32.f16 %f69, %rs285;}


	
	{ cvt.f32.f16 %f70, %rs286;}


	setp.leu.f32	%p147, %f69, %f70;
@%p147 bra BB18_188;

cvt.u64.u32	%rd956, %r40;
add.s64 %rd958, %rd75, %rd956;
ld.shared.u8 %rs287, [%rd958];
mov.u32 %r1105, 1;
setp.ne.s16	%p148, %rs287, 0;
@%p148 bra BB18_189;

BB18_188:
cvt.u64.u32	%rd959, %r201;
add.s64 %rd961, %rd75, %rd959;
ld.shared.u8 %rs288, [%rd961];
setp.eq.s16	%p149, %rs288, 0;
selp.u32	%r1105, 1, 0, %p149;

BB18_189:
bfe.u32 %r814, %r28, 7, 1;
setp.ne.s32	%p150, %r1105, %r814;
@%p150 bra BB18_191;

cvt.u64.u32	%rd962, %r40;
ld.shared.u16 %rs289, [%rd155];
cvt.u64.u32	%rd966, %r201;
ld.shared.u16 %rs290, [%rd153];
st.shared.u16 [%rd155], %rs290;
st.shared.u16 [%rd153], %rs289;
mul.wide.u32 %rd969, %r40, 8;
add.s64 %rd971, %rd74, %rd969;
ld.shared.u64 %rd972, [%rd971];
mul.wide.u32 %rd973, %r201, 8;
add.s64 %rd974, %rd74, %rd973;
ld.shared.u64 %rd975, [%rd974];
st.shared.u64 [%rd971], %rd975;
st.shared.u64 [%rd974], %rd972;
add.s64 %rd977, %rd75, %rd962;
ld.shared.u8 %rs291, [%rd977];
add.s64 %rd978, %rd75, %rd966;
ld.shared.u8 %rs292, [%rd978];
st.shared.u8 [%rd977], %rs292;
st.shared.u8 [%rd978], %rs291;

BB18_191:
bar.sync 0;
ld.shared.u16 %rs293, [%rd107];
ld.shared.u16 %rs294, [%rd105];

	{ cvt.f32.f16 %f71, %rs293;}


	
	{ cvt.f32.f16 %f72, %rs294;}


	setp.leu.f32	%p151, %f71, %f72;
@%p151 bra BB18_193;

cvt.u64.u32	%rd984, %r34;
add.s64 %rd986, %rd75, %rd984;
ld.shared.u8 %rs295, [%rd986];
mov.u32 %r1106, 1;
setp.ne.s16	%p152, %rs295, 0;
@%p152 bra BB18_194;

BB18_193:
cvt.u64.u32	%rd987, %r169;
add.s64 %rd989, %rd75, %rd987;
ld.shared.u8 %rs296, [%rd989];
setp.eq.s16	%p153, %rs296, 0;
selp.u32	%r1106, 1, 0, %p153;

BB18_194:
bfe.u32 %r836, %r28, 7, 1;
setp.ne.s32	%p154, %r1106, %r836;
@%p154 bra BB18_196;

cvt.u64.u32	%rd990, %r34;
ld.shared.u16 %rs297, [%rd107];
cvt.u64.u32	%rd994, %r169;
ld.shared.u16 %rs298, [%rd105];
st.shared.u16 [%rd107], %rs298;
st.shared.u16 [%rd105], %rs297;
mul.wide.u32 %rd997, %r34, 8;
add.s64 %rd999, %rd74, %rd997;
ld.shared.u64 %rd1000, [%rd999];
mul.wide.u32 %rd1001, %r169, 8;
add.s64 %rd1002, %rd74, %rd1001;
ld.shared.u64 %rd1003, [%rd1002];
st.shared.u64 [%rd999], %rd1003;
st.shared.u64 [%rd1002], %rd1000;
add.s64 %rd1005, %rd75, %rd990;
ld.shared.u8 %rs299, [%rd1005];
add.s64 %rd1006, %rd75, %rd994;
ld.shared.u8 %rs300, [%rd1006];
st.shared.u8 [%rd1005], %rs300;
st.shared.u8 [%rd1006], %rs299;

BB18_196:
bar.sync 0;
ld.shared.u16 %rs301, [%rd85];
ld.shared.u16 %rs302, [%rd85+2];

	{ cvt.f32.f16 %f73, %rs301;}


	
	{ cvt.f32.f16 %f74, %rs302;}


	setp.leu.f32	%p155, %f73, %f74;
@%p155 bra BB18_198;

cvt.u64.u32	%rd1010, %r157;
add.s64 %rd1012, %rd75, %rd1010;
ld.shared.u8 %rs303, [%rd1012];
mov.u32 %r1107, 1;
setp.ne.s16	%p156, %rs303, 0;
@%p156 bra BB18_199;

BB18_198:
cvt.u64.u32	%rd1013, %r157;
add.s64 %rd1015, %rd75, %rd1013;
ld.shared.u8 %rs304, [%rd1015+1];
setp.eq.s16	%p157, %rs304, 0;
selp.u32	%r1107, 1, 0, %p157;

BB18_199:
bfe.u32 %r850, %r28, 7, 1;
setp.ne.s32	%p158, %r1107, %r850;
@%p158 bra BB18_201;

cvt.u64.u32	%rd1016, %r157;
ld.shared.u16 %rs305, [%rd85];
ld.shared.u16 %rs306, [%rd85+2];
st.shared.u16 [%rd85], %rs306;
st.shared.u16 [%rd85+2], %rs305;
mul.wide.u32 %rd1020, %r157, 8;
add.s64 %rd1022, %rd74, %rd1020;
ld.shared.u64 %rd1023, [%rd1022];
ld.shared.u64 %rd1024, [%rd1022+8];
st.shared.u64 [%rd1022], %rd1024;
st.shared.u64 [%rd1022+8], %rd1023;
add.s64 %rd1026, %rd75, %rd1016;
ld.shared.u8 %rs307, [%rd1026];
ld.shared.u8 %rs308, [%rd1026+1];
st.shared.u8 [%rd1026], %rs308;
st.shared.u8 [%rd1026+1], %rs307;

BB18_201:
mov.u32 %r1108, 256;

BB18_202:
bar.sync 0;
add.s32 %r855, %r1108, -1;
and.b32 %r856, %r855, %r28;
sub.s32 %r858, %r157, %r856;
add.s32 %r859, %r858, %r1108;
cvt.u64.u32	%rd21, %r859;
mul.wide.u32 %rd1027, %r859, 2;
add.s64 %rd25, %rd72, %rd1027;
add.s64 %rd22, %rd75, %rd21;
cvt.u64.u32	%rd23, %r858;
mul.wide.u32 %rd1030, %r858, 2;
add.s64 %rd24, %rd72, %rd1030;
ld.shared.u16 %rs309, [%rd24];
ld.shared.u16 %rs310, [%rd25];

	{ cvt.f32.f16 %f75, %rs309;}


	
	{ cvt.f32.f16 %f76, %rs310;}


	add.s64 %rd26, %rd75, %rd23;
setp.leu.f32	%p159, %f75, %f76;
@%p159 bra BB18_204;

ld.shared.u8 %rs311, [%rd26];
mov.u32 %r1109, 1;
setp.ne.s16	%p160, %rs311, 0;
@%p160 bra BB18_205;

BB18_204:
ld.shared.u8 %rs312, [%rd22];
setp.eq.s16	%p161, %rs312, 0;
selp.u32	%r1109, 1, 0, %p161;

BB18_205:
bfe.u32 %r862, %r28, 8, 1;
setp.ne.s32	%p162, %r1109, %r862;
@%p162 bra BB18_207;

shl.b64 %rd1031, %rd21, 3;
add.s64 %rd1033, %rd74, %rd1031;
ld.shared.u16 %rs313, [%rd24];
ld.shared.u16 %rs314, [%rd25];
st.shared.u16 [%rd24], %rs314;
st.shared.u16 [%rd25], %rs313;
shl.b64 %rd1034, %rd23, 3;
add.s64 %rd1035, %rd74, %rd1034;
ld.shared.u64 %rd1036, [%rd1035];
ld.shared.u64 %rd1037, [%rd1033];
st.shared.u64 [%rd1035], %rd1037;
st.shared.u64 [%rd1033], %rd1036;
ld.shared.u8 %rs315, [%rd26];
ld.shared.u8 %rs316, [%rd22];
st.shared.u8 [%rd26], %rs316;
st.shared.u8 [%rd22], %rs315;

BB18_207:
shr.u32 %r120, %r1108, 1;
bar.sync 0;
add.s32 %r863, %r120, -1;
and.b32 %r865, %r863, %r28;
sub.s32 %r867, %r157, %r865;
add.s32 %r868, %r867, %r120;
cvt.u64.u32	%rd27, %r868;
mul.wide.u32 %rd1038, %r868, 2;
add.s64 %rd31, %rd72, %rd1038;
add.s64 %rd28, %rd75, %rd27;
cvt.u64.u32	%rd29, %r867;
mul.wide.u32 %rd1041, %r867, 2;
add.s64 %rd30, %rd72, %rd1041;
ld.shared.u16 %rs317, [%rd30];
ld.shared.u16 %rs318, [%rd31];

	{ cvt.f32.f16 %f77, %rs317;}


	
	{ cvt.f32.f16 %f78, %rs318;}


	add.s64 %rd32, %rd75, %rd29;
setp.leu.f32	%p163, %f77, %f78;
@%p163 bra BB18_209;

ld.shared.u8 %rs319, [%rd32];
mov.u32 %r1110, 1;
setp.ne.s16	%p164, %rs319, 0;
@%p164 bra BB18_210;

BB18_209:
ld.shared.u8 %rs320, [%rd28];
setp.eq.s16	%p165, %rs320, 0;
selp.u32	%r1110, 1, 0, %p165;

BB18_210:
bfe.u32 %r871, %r28, 8, 1;
setp.ne.s32	%p166, %r1110, %r871;
@%p166 bra BB18_212;

shl.b64 %rd1042, %rd27, 3;
add.s64 %rd1044, %rd74, %rd1042;
ld.shared.u16 %rs321, [%rd30];
ld.shared.u16 %rs322, [%rd31];
st.shared.u16 [%rd30], %rs322;
st.shared.u16 [%rd31], %rs321;
shl.b64 %rd1045, %rd29, 3;
add.s64 %rd1046, %rd74, %rd1045;
ld.shared.u64 %rd1047, [%rd1046];
ld.shared.u64 %rd1048, [%rd1044];
st.shared.u64 [%rd1046], %rd1048;
st.shared.u64 [%rd1044], %rd1047;
ld.shared.u8 %rs323, [%rd32];
ld.shared.u8 %rs324, [%rd28];
st.shared.u8 [%rd32], %rs324;
st.shared.u8 [%rd28], %rs323;

BB18_212:
shr.u32 %r123, %r1108, 2;
bar.sync 0;
add.s32 %r872, %r123, -1;
and.b32 %r874, %r872, %r28;
sub.s32 %r876, %r157, %r874;
add.s32 %r877, %r876, %r123;
cvt.u64.u32	%rd33, %r877;
mul.wide.u32 %rd1049, %r877, 2;
add.s64 %rd37, %rd72, %rd1049;
add.s64 %rd34, %rd75, %rd33;
cvt.u64.u32	%rd35, %r876;
mul.wide.u32 %rd1052, %r876, 2;
add.s64 %rd36, %rd72, %rd1052;
ld.shared.u16 %rs325, [%rd36];
ld.shared.u16 %rs326, [%rd37];

	{ cvt.f32.f16 %f79, %rs325;}


	
	{ cvt.f32.f16 %f80, %rs326;}


	add.s64 %rd38, %rd75, %rd35;
setp.leu.f32	%p167, %f79, %f80;
@%p167 bra BB18_214;

ld.shared.u8 %rs327, [%rd38];
mov.u32 %r1111, 1;
setp.ne.s16	%p168, %rs327, 0;
@%p168 bra BB18_215;

BB18_214:
ld.shared.u8 %rs328, [%rd34];
setp.eq.s16	%p169, %rs328, 0;
selp.u32	%r1111, 1, 0, %p169;

BB18_215:
bfe.u32 %r880, %r28, 8, 1;
setp.ne.s32	%p170, %r1111, %r880;
@%p170 bra BB18_217;

shl.b64 %rd1053, %rd33, 3;
add.s64 %rd1055, %rd74, %rd1053;
ld.shared.u16 %rs329, [%rd36];
ld.shared.u16 %rs330, [%rd37];
st.shared.u16 [%rd36], %rs330;
st.shared.u16 [%rd37], %rs329;
shl.b64 %rd1056, %rd35, 3;
add.s64 %rd1057, %rd74, %rd1056;
ld.shared.u64 %rd1058, [%rd1057];
ld.shared.u64 %rd1059, [%rd1055];
st.shared.u64 [%rd1057], %rd1059;
st.shared.u64 [%rd1055], %rd1058;
ld.shared.u8 %rs331, [%rd38];
ld.shared.u8 %rs332, [%rd34];
st.shared.u8 [%rd38], %rs332;
st.shared.u8 [%rd34], %rs331;

BB18_217:
shr.u32 %r1108, %r1108, 3;
setp.ne.s32	%p171, %r1108, 0;
@%p171 bra BB18_202;

bar.sync 0;
and.b32 %r881, %r28, 511;
sub.s32 %r882, %r157, %r881;
add.s32 %r883, %r882, 512;
cvt.u64.u32	%rd39, %r883;
mul.wide.u32 %rd1060, %r883, 2;
add.s64 %rd42, %rd72, %rd1060;
cvt.u64.u32	%rd40, %r882;
mul.wide.u32 %rd1062, %r882, 2;
add.s64 %rd41, %rd72, %rd1062;
ld.shared.u16 %rs333, [%rd41];
ld.shared.u16 %rs334, [%rd42];

	{ cvt.f32.f16 %f81, %rs333;}


	
	{ cvt.f32.f16 %f82, %rs334;}


	add.s64 %rd43, %rd75, %rd40;
setp.leu.f32	%p172, %f81, %f82;
@%p172 bra BB18_220;

ld.shared.u8 %rs335, [%rd43];
setp.ne.s16	%p173, %rs335, 0;
@%p173 bra BB18_222;

BB18_220:
add.s64 %rd44, %rd75, %rd39;
ld.shared.u8 %rs7, [%rd44];
setp.eq.s16	%p174, %rs7, 0;
@%p174 bra BB18_222;

shl.b64 %rd1065, %rd39, 3;
add.s64 %rd1067, %rd74, %rd1065;
ld.shared.u16 %rs336, [%rd41];
ld.shared.u16 %rs337, [%rd42];
st.shared.u16 [%rd41], %rs337;
st.shared.u16 [%rd42], %rs336;
shl.b64 %rd1068, %rd40, 3;
add.s64 %rd1069, %rd74, %rd1068;
ld.shared.u64 %rd1070, [%rd1069];
ld.shared.u64 %rd1071, [%rd1067];
st.shared.u64 [%rd1069], %rd1071;
st.shared.u64 [%rd1067], %rd1070;
ld.shared.u8 %rs338, [%rd43];
st.shared.u8 [%rd43], %rs7;
st.shared.u8 [%rd44], %rs338;

BB18_222:
bar.sync 0;
shl.b32 %r1051, %r28, 1;
mov.u64 %rd1326, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r885, %r28, 255;
sub.s32 %r887, %r1051, %r885;
add.s32 %r888, %r887, 256;
cvt.u64.u32	%rd45, %r888;
mul.wide.u32 %rd1072, %r888, 2;
add.s64 %rd48, %rd1326, %rd1072;
cvt.u64.u32	%rd46, %r887;
mul.wide.u32 %rd1074, %r887, 2;
add.s64 %rd47, %rd1326, %rd1074;
ld.shared.u16 %rs339, [%rd47];
ld.shared.u16 %rs340, [%rd48];

	{ cvt.f32.f16 %f83, %rs339;}


	
	{ cvt.f32.f16 %f84, %rs340;}


	add.s64 %rd49, %rd75, %rd46;
setp.leu.f32	%p175, %f83, %f84;
@%p175 bra BB18_224;

ld.shared.u8 %rs341, [%rd49];
setp.ne.s16	%p176, %rs341, 0;
@%p176 bra BB18_226;

BB18_224:
add.s64 %rd50, %rd75, %rd45;
ld.shared.u8 %rs8, [%rd50];
setp.eq.s16	%p177, %rs8, 0;
@%p177 bra BB18_226;

shl.b64 %rd1077, %rd45, 3;
add.s64 %rd1079, %rd74, %rd1077;
ld.shared.u16 %rs342, [%rd47];
ld.shared.u16 %rs343, [%rd48];
st.shared.u16 [%rd47], %rs343;
st.shared.u16 [%rd48], %rs342;
shl.b64 %rd1080, %rd46, 3;
add.s64 %rd1081, %rd74, %rd1080;
ld.shared.u64 %rd1082, [%rd1081];
ld.shared.u64 %rd1083, [%rd1079];
st.shared.u64 [%rd1081], %rd1083;
st.shared.u64 [%rd1079], %rd1082;
ld.shared.u8 %rs344, [%rd49];
st.shared.u8 [%rd49], %rs8;
st.shared.u8 [%rd50], %rs344;

BB18_226:
bar.sync 0;
mul.wide.u32 %rd1332, %r691, 2;
mov.u64 %rd1331, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1330, %rd1331, %rd1332;
ld.shared.u16 %rs345, [%rd815];
ld.shared.u16 %rs346, [%rd1330];

	{ cvt.f32.f16 %f85, %rs345;}


	
	{ cvt.f32.f16 %f86, %rs346;}


	setp.leu.f32	%p178, %f85, %f86;
@%p178 bra BB18_228;

cvt.u64.u32	%rd1089, %r100;
add.s64 %rd1091, %rd75, %rd1089;
ld.shared.u8 %rs347, [%rd1091];
setp.ne.s16	%p179, %rs347, 0;
@%p179 bra BB18_230;

BB18_228:
cvt.u64.u32	%rd1092, %r691;
add.s64 %rd1094, %rd75, %rd1092;
ld.shared.u8 %rs9, [%rd1094];
setp.eq.s16	%p180, %rs9, 0;
@%p180 bra BB18_230;

mul.wide.u32 %rd1329, %r691, 2;
mov.u64 %rd1328, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1327, %rd1328, %rd1329;
cvt.u64.u32	%rd1095, %r100;
ld.shared.u16 %rs348, [%rd815];
ld.shared.u16 %rs349, [%rd1327];
st.shared.u16 [%rd815], %rs349;
st.shared.u16 [%rd1327], %rs348;
mul.wide.u32 %rd1102, %r100, 8;
add.s64 %rd1104, %rd74, %rd1102;
ld.shared.u64 %rd1105, [%rd1104];
mul.wide.u32 %rd1106, %r691, 8;
add.s64 %rd1107, %rd74, %rd1106;
ld.shared.u64 %rd1108, [%rd1107];
st.shared.u64 [%rd1104], %rd1108;
st.shared.u64 [%rd1107], %rd1105;
add.s64 %rd1110, %rd75, %rd1095;
ld.shared.u8 %rs350, [%rd1110];
st.shared.u8 [%rd1110], %rs9;
st.shared.u8 [%rd1094], %rs350;

BB18_230:
bar.sync 0;
ld.shared.u16 %rs351, [%rd627];
ld.shared.u16 %rs352, [%rd625];

	{ cvt.f32.f16 %f87, %rs351;}


	
	{ cvt.f32.f16 %f88, %rs352;}


	setp.leu.f32	%p181, %f87, %f88;
@%p181 bra BB18_232;

cvt.u64.u32	%rd1117, %r84;
add.s64 %rd1119, %rd75, %rd1117;
ld.shared.u8 %rs353, [%rd1119];
setp.ne.s16	%p182, %rs353, 0;
@%p182 bra BB18_234;

BB18_232:
cvt.u64.u32	%rd1120, %r549;
add.s64 %rd1122, %rd75, %rd1120;
ld.shared.u8 %rs10, [%rd1122];
setp.eq.s16	%p183, %rs10, 0;
@%p183 bra BB18_234;

cvt.u64.u32	%rd1123, %r84;
ld.shared.u16 %rs354, [%rd627];
ld.shared.u16 %rs355, [%rd625];
st.shared.u16 [%rd627], %rs355;
st.shared.u16 [%rd625], %rs354;
mul.wide.u32 %rd1130, %r84, 8;
add.s64 %rd1132, %rd74, %rd1130;
ld.shared.u64 %rd1133, [%rd1132];
mul.wide.u32 %rd1134, %r549, 8;
add.s64 %rd1135, %rd74, %rd1134;
ld.shared.u64 %rd1136, [%rd1135];
st.shared.u64 [%rd1132], %rd1136;
st.shared.u64 [%rd1135], %rd1133;
add.s64 %rd1138, %rd75, %rd1123;
ld.shared.u8 %rs356, [%rd1138];
st.shared.u8 [%rd1138], %rs10;
st.shared.u8 [%rd1122], %rs356;

BB18_234:
bar.sync 0;
ld.shared.u16 %rs357, [%rd467];
ld.shared.u16 %rs358, [%rd465];

	{ cvt.f32.f16 %f89, %rs357;}


	
	{ cvt.f32.f16 %f90, %rs358;}


	setp.leu.f32	%p184, %f89, %f90;
@%p184 bra BB18_236;

cvt.u64.u32	%rd1145, %r70;
add.s64 %rd1147, %rd75, %rd1145;
ld.shared.u8 %rs359, [%rd1147];
setp.ne.s16	%p185, %rs359, 0;
@%p185 bra BB18_238;

BB18_236:
cvt.u64.u32	%rd1148, %r429;
add.s64 %rd1150, %rd75, %rd1148;
ld.shared.u8 %rs11, [%rd1150];
setp.eq.s16	%p186, %rs11, 0;
@%p186 bra BB18_238;

cvt.u64.u32	%rd1151, %r70;
ld.shared.u16 %rs360, [%rd467];
ld.shared.u16 %rs361, [%rd465];
st.shared.u16 [%rd467], %rs361;
st.shared.u16 [%rd465], %rs360;
mul.wide.u32 %rd1158, %r70, 8;
add.s64 %rd1160, %rd74, %rd1158;
ld.shared.u64 %rd1161, [%rd1160];
mul.wide.u32 %rd1162, %r429, 8;
add.s64 %rd1163, %rd74, %rd1162;
ld.shared.u64 %rd1164, [%rd1163];
st.shared.u64 [%rd1160], %rd1164;
st.shared.u64 [%rd1163], %rd1161;
add.s64 %rd1166, %rd75, %rd1151;
ld.shared.u8 %rs362, [%rd1166];
st.shared.u8 [%rd1166], %rs11;
st.shared.u8 [%rd1150], %rs362;

BB18_238:
bar.sync 0;
ld.shared.u16 %rs363, [%rd335];
ld.shared.u16 %rs364, [%rd333];

	{ cvt.f32.f16 %f91, %rs363;}


	
	{ cvt.f32.f16 %f92, %rs364;}


	setp.leu.f32	%p187, %f91, %f92;
@%p187 bra BB18_240;

cvt.u64.u32	%rd1173, %r58;
add.s64 %rd1175, %rd75, %rd1173;
ld.shared.u8 %rs365, [%rd1175];
setp.ne.s16	%p188, %rs365, 0;
@%p188 bra BB18_242;

BB18_240:
cvt.u64.u32	%rd1176, %r331;
add.s64 %rd1178, %rd75, %rd1176;
ld.shared.u8 %rs12, [%rd1178];
setp.eq.s16	%p189, %rs12, 0;
@%p189 bra BB18_242;

cvt.u64.u32	%rd1179, %r58;
ld.shared.u16 %rs366, [%rd335];
ld.shared.u16 %rs367, [%rd333];
st.shared.u16 [%rd335], %rs367;
st.shared.u16 [%rd333], %rs366;
mul.wide.u32 %rd1186, %r58, 8;
add.s64 %rd1188, %rd74, %rd1186;
ld.shared.u64 %rd1189, [%rd1188];
mul.wide.u32 %rd1190, %r331, 8;
add.s64 %rd1191, %rd74, %rd1190;
ld.shared.u64 %rd1192, [%rd1191];
st.shared.u64 [%rd1188], %rd1192;
st.shared.u64 [%rd1191], %rd1189;
add.s64 %rd1194, %rd75, %rd1179;
ld.shared.u8 %rs368, [%rd1194];
st.shared.u8 [%rd1194], %rs12;
st.shared.u8 [%rd1178], %rs368;

BB18_242:
bar.sync 0;
ld.shared.u16 %rs369, [%rd231];
ld.shared.u16 %rs370, [%rd229];

	{ cvt.f32.f16 %f93, %rs369;}


	
	{ cvt.f32.f16 %f94, %rs370;}


	setp.leu.f32	%p190, %f93, %f94;
@%p190 bra BB18_244;

cvt.u64.u32	%rd1201, %r48;
add.s64 %rd1203, %rd75, %rd1201;
ld.shared.u8 %rs371, [%rd1203];
setp.ne.s16	%p191, %rs371, 0;
@%p191 bra BB18_246;

BB18_244:
cvt.u64.u32	%rd1204, %r255;
add.s64 %rd1206, %rd75, %rd1204;
ld.shared.u8 %rs13, [%rd1206];
setp.eq.s16	%p192, %rs13, 0;
@%p192 bra BB18_246;

cvt.u64.u32	%rd1207, %r48;
ld.shared.u16 %rs372, [%rd231];
ld.shared.u16 %rs373, [%rd229];
st.shared.u16 [%rd231], %rs373;
st.shared.u16 [%rd229], %rs372;
mul.wide.u32 %rd1214, %r48, 8;
add.s64 %rd1216, %rd74, %rd1214;
ld.shared.u64 %rd1217, [%rd1216];
mul.wide.u32 %rd1218, %r255, 8;
add.s64 %rd1219, %rd74, %rd1218;
ld.shared.u64 %rd1220, [%rd1219];
st.shared.u64 [%rd1216], %rd1220;
st.shared.u64 [%rd1219], %rd1217;
add.s64 %rd1222, %rd75, %rd1207;
ld.shared.u8 %rs374, [%rd1222];
st.shared.u8 [%rd1222], %rs13;
st.shared.u8 [%rd1206], %rs374;

BB18_246:
bar.sync 0;
ld.shared.u16 %rs375, [%rd155];
ld.shared.u16 %rs376, [%rd153];

	{ cvt.f32.f16 %f95, %rs375;}


	
	{ cvt.f32.f16 %f96, %rs376;}


	setp.leu.f32	%p193, %f95, %f96;
@%p193 bra BB18_248;

cvt.u64.u32	%rd1229, %r40;
add.s64 %rd1231, %rd75, %rd1229;
ld.shared.u8 %rs377, [%rd1231];
setp.ne.s16	%p194, %rs377, 0;
@%p194 bra BB18_250;

BB18_248:
cvt.u64.u32	%rd1232, %r201;
add.s64 %rd1234, %rd75, %rd1232;
ld.shared.u8 %rs14, [%rd1234];
setp.eq.s16	%p195, %rs14, 0;
@%p195 bra BB18_250;

cvt.u64.u32	%rd1235, %r40;
ld.shared.u16 %rs378, [%rd155];
ld.shared.u16 %rs379, [%rd153];
st.shared.u16 [%rd155], %rs379;
st.shared.u16 [%rd153], %rs378;
mul.wide.u32 %rd1242, %r40, 8;
add.s64 %rd1244, %rd74, %rd1242;
ld.shared.u64 %rd1245, [%rd1244];
mul.wide.u32 %rd1246, %r201, 8;
add.s64 %rd1247, %rd74, %rd1246;
ld.shared.u64 %rd1248, [%rd1247];
st.shared.u64 [%rd1244], %rd1248;
st.shared.u64 [%rd1247], %rd1245;
add.s64 %rd1250, %rd75, %rd1235;
ld.shared.u8 %rs380, [%rd1250];
st.shared.u8 [%rd1250], %rs14;
st.shared.u8 [%rd1234], %rs380;

BB18_250:
bar.sync 0;
ld.shared.u16 %rs381, [%rd107];
ld.shared.u16 %rs382, [%rd105];

	{ cvt.f32.f16 %f97, %rs381;}


	
	{ cvt.f32.f16 %f98, %rs382;}


	setp.leu.f32	%p196, %f97, %f98;
@%p196 bra BB18_252;

cvt.u64.u32	%rd1257, %r34;
add.s64 %rd1259, %rd75, %rd1257;
ld.shared.u8 %rs383, [%rd1259];
setp.ne.s16	%p197, %rs383, 0;
@%p197 bra BB18_254;

BB18_252:
cvt.u64.u32	%rd1260, %r169;
add.s64 %rd1262, %rd75, %rd1260;
ld.shared.u8 %rs15, [%rd1262];
setp.eq.s16	%p198, %rs15, 0;
@%p198 bra BB18_254;

cvt.u64.u32	%rd1263, %r34;
ld.shared.u16 %rs384, [%rd107];
ld.shared.u16 %rs385, [%rd105];
st.shared.u16 [%rd107], %rs385;
st.shared.u16 [%rd105], %rs384;
mul.wide.u32 %rd1270, %r34, 8;
add.s64 %rd1272, %rd74, %rd1270;
ld.shared.u64 %rd1273, [%rd1272];
mul.wide.u32 %rd1274, %r169, 8;
add.s64 %rd1275, %rd74, %rd1274;
ld.shared.u64 %rd1276, [%rd1275];
st.shared.u64 [%rd1272], %rd1276;
st.shared.u64 [%rd1275], %rd1273;
add.s64 %rd1278, %rd75, %rd1263;
ld.shared.u8 %rs386, [%rd1278];
st.shared.u8 [%rd1278], %rs15;
st.shared.u8 [%rd1262], %rs386;

BB18_254:
bar.sync 0;
ld.shared.u16 %rs387, [%rd85];
ld.shared.u16 %rs388, [%rd85+2];

	{ cvt.f32.f16 %f99, %rs387;}


	
	{ cvt.f32.f16 %f100, %rs388;}


	setp.leu.f32	%p199, %f99, %f100;
@%p199 bra BB18_256;

shl.b32 %r1050, %r28, 1;
cvt.u64.u32	%rd1283, %r1050;
add.s64 %rd1285, %rd75, %rd1283;
ld.shared.u8 %rs389, [%rd1285];
setp.ne.s16	%p200, %rs389, 0;
@%p200 bra BB18_258;

BB18_256:
shl.b32 %r1048, %r28, 1;
cvt.u64.u32	%rd1286, %r1048;
add.s64 %rd1288, %rd75, %rd1286;
ld.shared.u8 %rs16, [%rd1288+1];
setp.eq.s16	%p201, %rs16, 0;
@%p201 bra BB18_258;

shl.b32 %r1049, %r28, 1;
ld.shared.u16 %rs390, [%rd85];
ld.shared.u16 %rs391, [%rd85+2];
st.shared.u16 [%rd85], %rs391;
st.shared.u16 [%rd85+2], %rs390;
mul.wide.u32 %rd1293, %r1049, 8;
add.s64 %rd1295, %rd74, %rd1293;
ld.shared.u64 %rd1296, [%rd1295];
ld.shared.u64 %rd1297, [%rd1295+8];
st.shared.u64 [%rd1295], %rd1297;
st.shared.u64 [%rd1295+8], %rd1296;
ld.shared.u8 %rs392, [%rd1288];
st.shared.u8 [%rd1288], %rs16;
st.shared.u8 [%rd1288+1], %rs392;

BB18_258:
ld.param.u32 %r1040, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
setp.lt.u32	%p203, %r28, %r1040;
bar.sync 0;
@!%p203 bra BB18_260;
bra.uni BB18_259;

BB18_259:
ld.param.u32 %r1047, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.param.u32 %r1046, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mad.lo.s32 %r1032, %r28, %r1046, %r16;
ld.local.u64 %rd1300, [%rd2];
mul.wide.u32 %rd1301, %r1032, 2;
add.s64 %rd1302, %rd1300, %rd1301;
ld.shared.u16 %rs393, [%rd16];
st.u16 [%rd1302], %rs393;
ld.shared.u64 %rd1309, [%rd17];
mad.lo.s32 %r1033, %r28, %r1047, %r27;
ld.local.u64 %rd1310, [%rd3];
mul.wide.u32 %rd1311, %r1033, 8;
add.s64 %rd1312, %rd1310, %rd1311;
st.u64 [%rd1312], %rd1309;

BB18_260:
ld.param.u32 %r1042, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
add.s32 %r1041, %r28, 512;
setp.ge.u32	%p204, %r1041, %r1042;
@%p204 bra BB18_262;

add.s32 %r1045, %r28, 512;
ld.param.u32 %r1044, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.param.u32 %r1043, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mad.lo.s32 %r1038, %r1045, %r1043, %r16;
ld.local.u64 %rd1313, [%rd2];
mul.wide.u32 %rd1314, %r1038, 2;
add.s64 %rd1315, %rd1313, %rd1314;
ld.shared.u16 %rs394, [%rd16+1024];
st.u16 [%rd1315], %rs394;
ld.shared.u64 %rd1322, [%rd17+4096];
mad.lo.s32 %r1039, %r1045, %r1044, %r27;
ld.local.u64 %rd1323, [%rd3];
mul.wide.u32 %rd1324, %r1039, 8;
add.s64 %rd1325, %rd1323, %rd1324;
st.u64 [%rd1325], %rd1322;

BB18_262:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot19[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<397>;
.reg .f32 %f<101>;
.reg .b32 %r<1112>;
.reg .b64 %rd<1340>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[2048];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1339, __local_depot19;
cvta.local.u64 %SP, %rd1339;
ld.param.u32 %r129, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r130, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r131, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r132, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd51, %SP, 0;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 216;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r1052, 0;
mov.pred %p4, 0;
@%p4 bra BB19_2;

BB19_1:
mul.wide.s32 %rd53, %r1052, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r1052, %r1052, 1;
setp.lt.u32	%p5, %r1052, 27;
@%p5 bra BB19_1;

BB19_2:
mov.u32 %r1053, 0;
@%p4 bra BB19_4;

BB19_3:
mul.wide.s32 %rd57, %r1053, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r1053, %r1053, 1;
setp.lt.u32	%p7, %r1053, 27;
@%p7 bra BB19_3;

BB19_4:
mov.u32 %r135, %nctaid.y;
mov.u32 %r136, %ctaid.z;
mov.u32 %r137, %ctaid.y;
mad.lo.s32 %r138, %r135, %r136, %r137;
mov.u32 %r139, %nctaid.x;
mov.u32 %r140, %ctaid.x;
mad.lo.s32 %r5, %r138, %r139, %r140;
setp.ge.u32	%p8, %r5, %r129;
@%p8 bra BB19_262;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r1054, %r6, -1;
mov.u32 %r141, 0;
setp.lt.s32	%p9, %r1054, 1;
mov.u32 %r1063, %r5;
mov.u32 %r1070, %r141;
@%p9 bra BB19_8;

mul.wide.s32 %rd61, %r6, 4;
add.s64 %rd1335, %rd2, %rd61;
mov.u32 %r1071, 0;
mov.u32 %r1064, %r5;

BB19_7:
ld.local.u32 %r143, [%rd1335+4];
rem.u32 %r144, %r1064, %r143;
ld.local.u32 %r145, [%rd1335+104];
mad.lo.s32 %r1071, %r145, %r144, %r1071;
div.u32 %r1064, %r1064, %r143;
add.s64 %rd1335, %rd1335, -4;
add.s32 %r1054, %r1054, -1;
setp.gt.s32	%p10, %r1054, 0;
mov.u32 %r1059, %r1064;
mov.u32 %r1063, %r1059;
mov.u32 %r1065, %r1071;
mov.u32 %r1070, %r1065;
@%p10 bra BB19_7;

BB19_8:
mov.u32 %r15, %r1070;
mov.u32 %r14, %r1063;
ld.local.u32 %r147, [%rd2+108];
mad.lo.s32 %r16, %r147, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r1055, %r17, -1;
setp.lt.s32	%p11, %r1055, 1;
mov.u32 %r1061, %r5;
mov.u32 %r1068, %r141;
@%p11 bra BB19_11;

mul.wide.s32 %rd62, %r17, 4;
add.s64 %rd1336, %rd3, %rd62;
mov.u32 %r1069, 0;
mov.u32 %r1062, %r5;

BB19_10:
ld.local.u32 %r149, [%rd1336+4];
rem.u32 %r150, %r1062, %r149;
ld.local.u32 %r151, [%rd1336+104];
mad.lo.s32 %r1069, %r151, %r150, %r1069;
div.u32 %r1062, %r1062, %r149;
add.s64 %rd1336, %rd1336, -4;
add.s32 %r1055, %r1055, -1;
setp.gt.s32	%p12, %r1055, 0;
mov.u32 %r1061, %r1062;
mov.u32 %r1068, %r1069;
@%p12 bra BB19_10;

BB19_11:
ld.local.u32 %r152, [%rd3+108];
mad.lo.s32 %r27, %r152, %r1061, %r1068;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 512;
setp.lt.u32	%p1, %r28, %r130;
@%p1 bra BB19_13;
bra.uni BB19_12;

BB19_13:
mad.lo.s32 %r153, %r28, %r131, %r16;
ld.local.u64 %rd63, [%rd2];
mul.wide.u32 %rd64, %r153, 2;
add.s64 %rd65, %rd63, %rd64;
ld.u16 %rs395, [%rd65];
bra.uni BB19_14;

BB19_12:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs395, %f1;}



BB19_14:
mov.u64 %rd1337, 0;
setp.ge.u32	%p13, %r28, %r130;
@%p13 bra BB19_16;

mad.lo.s32 %r154, %r28, %r132, %r27;
ld.local.u64 %rd67, [%rd3];
mul.wide.u32 %rd68, %r154, 8;
add.s64 %rd69, %rd67, %rd68;
ld.u64 %rd1337, [%rd69];

BB19_16:
selp.u16	%rs18, 1, 0, %p1;
cvt.s64.s32	%rd70, %r28;
mul.wide.s32 %rd71, %r28, 2;
mov.u64 %rd72, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd72, %rd71;
st.shared.u16 [%rd16], %rs395;
mul.wide.s32 %rd73, %r28, 8;
mov.u64 %rd74, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd74, %rd73;
st.shared.u64 [%rd17], %rd1337;
mov.u64 %rd75, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd75, %rd70;
st.shared.u8 [%rd18], %rs18;
setp.lt.u32	%p2, %r29, %r130;
@%p2 bra BB19_18;
bra.uni BB19_17;

BB19_18:
mad.lo.s32 %r155, %r29, %r131, %r16;
ld.local.u64 %rd76, [%rd2];
mul.wide.u32 %rd77, %r155, 2;
add.s64 %rd78, %rd76, %rd77;
ld.u16 %rs396, [%rd78];
bra.uni BB19_19;

BB19_17:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs396, %f2;}



BB19_19:
mov.u64 %rd1338, 0;
setp.ge.u32	%p14, %r29, %r130;
@%p14 bra BB19_21;

mad.lo.s32 %r156, %r29, %r132, %r27;
ld.local.u64 %rd80, [%rd3];
mul.wide.u32 %rd81, %r156, 8;
add.s64 %rd82, %rd80, %rd81;
ld.u64 %rd1338, [%rd82];

BB19_21:
selp.u16	%rs20, 1, 0, %p2;
st.shared.u16 [%rd16+1024], %rs396;
st.shared.u64 [%rd17+4096], %rd1338;
st.shared.u8 [%rd18+512], %rs20;
bar.sync 0;
shl.b32 %r157, %r28, 1;
mul.wide.u32 %rd83, %r157, 2;
add.s64 %rd85, %rd72, %rd83;
ld.shared.u16 %rs21, [%rd85];
ld.shared.u16 %rs22, [%rd85+2];

	{ cvt.f32.f16 %f3, %rs21;}


	
	{ cvt.f32.f16 %f4, %rs22;}


	setp.geu.f32	%p15, %f3, %f4;
@%p15 bra BB19_23;

cvt.u64.u32	%rd86, %r157;
add.s64 %rd88, %rd75, %rd86;
ld.shared.u8 %rs23, [%rd88];
mov.u32 %r1072, 1;
setp.ne.s16	%p16, %rs23, 0;
@%p16 bra BB19_24;

BB19_23:
cvt.u64.u32	%rd89, %r157;
add.s64 %rd91, %rd75, %rd89;
ld.shared.u8 %rs24, [%rd91+1];
setp.eq.s16	%p17, %rs24, 0;
selp.u32	%r1072, 1, 0, %p17;

BB19_24:
and.b32 %r163, %r28, 1;
setp.ne.s32	%p18, %r1072, %r163;
@%p18 bra BB19_26;

mul.wide.u32 %rd92, %r157, 8;
add.s64 %rd94, %rd74, %rd92;
cvt.u64.u32	%rd95, %r157;
ld.shared.u16 %rs25, [%rd85];
ld.shared.u16 %rs26, [%rd85+2];
st.shared.u16 [%rd85], %rs26;
st.shared.u16 [%rd85+2], %rs25;
ld.shared.u64 %rd99, [%rd94];
ld.shared.u64 %rd100, [%rd94+8];
st.shared.u64 [%rd94], %rd100;
st.shared.u64 [%rd94+8], %rd99;
add.s64 %rd102, %rd75, %rd95;
ld.shared.u8 %rs27, [%rd102];
ld.shared.u8 %rs28, [%rd102+1];
st.shared.u8 [%rd102], %rs28;
st.shared.u8 [%rd102+1], %rs27;

BB19_26:
bar.sync 0;
sub.s32 %r34, %r157, %r163;
add.s32 %r169, %r34, 2;
mul.wide.u32 %rd103, %r169, 2;
add.s64 %rd105, %rd72, %rd103;
mul.wide.u32 %rd106, %r34, 2;
add.s64 %rd107, %rd72, %rd106;
ld.shared.u16 %rs29, [%rd107];
ld.shared.u16 %rs30, [%rd105];

	{ cvt.f32.f16 %f5, %rs29;}


	
	{ cvt.f32.f16 %f6, %rs30;}


	setp.geu.f32	%p19, %f5, %f6;
@%p19 bra BB19_28;

cvt.u64.u32	%rd108, %r34;
add.s64 %rd110, %rd75, %rd108;
ld.shared.u8 %rs31, [%rd110];
mov.u32 %r1073, 1;
setp.ne.s16	%p20, %rs31, 0;
@%p20 bra BB19_29;

BB19_28:
cvt.u64.u32	%rd111, %r169;
add.s64 %rd113, %rd75, %rd111;
ld.shared.u8 %rs32, [%rd113];
setp.eq.s16	%p21, %rs32, 0;
selp.u32	%r1073, 1, 0, %p21;

BB19_29:
bfe.u32 %r181, %r28, 1, 1;
setp.ne.s32	%p22, %r1073, %r181;
@%p22 bra BB19_31;

mul.wide.u32 %rd114, %r34, 8;
add.s64 %rd116, %rd74, %rd114;
mul.wide.u32 %rd117, %r169, 8;
add.s64 %rd118, %rd74, %rd117;
cvt.u64.u32	%rd119, %r34;
ld.shared.u16 %rs33, [%rd107];
cvt.u64.u32	%rd123, %r169;
ld.shared.u16 %rs34, [%rd105];
st.shared.u16 [%rd107], %rs34;
st.shared.u16 [%rd105], %rs33;
ld.shared.u64 %rd126, [%rd116];
ld.shared.u64 %rd127, [%rd118];
st.shared.u64 [%rd116], %rd127;
st.shared.u64 [%rd118], %rd126;
add.s64 %rd129, %rd75, %rd119;
ld.shared.u8 %rs35, [%rd129];
add.s64 %rd130, %rd75, %rd123;
ld.shared.u8 %rs36, [%rd130];
st.shared.u8 [%rd129], %rs36;
st.shared.u8 [%rd130], %rs35;

BB19_31:
bar.sync 0;
ld.shared.u16 %rs37, [%rd85];
ld.shared.u16 %rs38, [%rd85+2];

	{ cvt.f32.f16 %f7, %rs37;}


	
	{ cvt.f32.f16 %f8, %rs38;}


	setp.geu.f32	%p23, %f7, %f8;
@%p23 bra BB19_33;

cvt.u64.u32	%rd134, %r157;
add.s64 %rd136, %rd75, %rd134;
ld.shared.u8 %rs39, [%rd136];
mov.u32 %r1074, 1;
setp.ne.s16	%p24, %rs39, 0;
@%p24 bra BB19_34;

BB19_33:
cvt.u64.u32	%rd137, %r157;
add.s64 %rd139, %rd75, %rd137;
ld.shared.u8 %rs40, [%rd139+1];
setp.eq.s16	%p25, %rs40, 0;
selp.u32	%r1074, 1, 0, %p25;

BB19_34:
bfe.u32 %r196, %r28, 1, 1;
setp.ne.s32	%p26, %r1074, %r196;
@%p26 bra BB19_36;

cvt.u64.u32	%rd140, %r157;
ld.shared.u16 %rs41, [%rd85];
ld.shared.u16 %rs42, [%rd85+2];
st.shared.u16 [%rd85], %rs42;
st.shared.u16 [%rd85+2], %rs41;
mul.wide.u32 %rd144, %r157, 8;
add.s64 %rd146, %rd74, %rd144;
ld.shared.u64 %rd147, [%rd146];
ld.shared.u64 %rd148, [%rd146+8];
st.shared.u64 [%rd146], %rd148;
st.shared.u64 [%rd146+8], %rd147;
add.s64 %rd150, %rd75, %rd140;
ld.shared.u8 %rs43, [%rd150];
ld.shared.u8 %rs44, [%rd150+1];
st.shared.u8 [%rd150], %rs44;
st.shared.u8 [%rd150+1], %rs43;

BB19_36:
bar.sync 0;
and.b32 %r199, %r28, 3;
sub.s32 %r40, %r157, %r199;
add.s32 %r201, %r40, 4;
mul.wide.u32 %rd151, %r201, 2;
add.s64 %rd153, %rd72, %rd151;
mul.wide.u32 %rd154, %r40, 2;
add.s64 %rd155, %rd72, %rd154;
ld.shared.u16 %rs45, [%rd155];
ld.shared.u16 %rs46, [%rd153];

	{ cvt.f32.f16 %f9, %rs45;}


	
	{ cvt.f32.f16 %f10, %rs46;}


	setp.geu.f32	%p27, %f9, %f10;
@%p27 bra BB19_38;

cvt.u64.u32	%rd156, %r40;
add.s64 %rd158, %rd75, %rd156;
ld.shared.u8 %rs47, [%rd158];
mov.u32 %r1075, 1;
setp.ne.s16	%p28, %rs47, 0;
@%p28 bra BB19_39;

BB19_38:
cvt.u64.u32	%rd159, %r201;
add.s64 %rd161, %rd75, %rd159;
ld.shared.u8 %rs48, [%rd161];
setp.eq.s16	%p29, %rs48, 0;
selp.u32	%r1075, 1, 0, %p29;

BB19_39:
bfe.u32 %r213, %r28, 2, 1;
setp.ne.s32	%p30, %r1075, %r213;
@%p30 bra BB19_41;

mul.wide.u32 %rd162, %r40, 8;
add.s64 %rd164, %rd74, %rd162;
mul.wide.u32 %rd165, %r201, 8;
add.s64 %rd166, %rd74, %rd165;
cvt.u64.u32	%rd167, %r40;
ld.shared.u16 %rs49, [%rd155];
cvt.u64.u32	%rd171, %r201;
ld.shared.u16 %rs50, [%rd153];
st.shared.u16 [%rd155], %rs50;
st.shared.u16 [%rd153], %rs49;
ld.shared.u64 %rd174, [%rd164];
ld.shared.u64 %rd175, [%rd166];
st.shared.u64 [%rd164], %rd175;
st.shared.u64 [%rd166], %rd174;
add.s64 %rd177, %rd75, %rd167;
ld.shared.u8 %rs51, [%rd177];
add.s64 %rd178, %rd75, %rd171;
ld.shared.u8 %rs52, [%rd178];
st.shared.u8 [%rd177], %rs52;
st.shared.u8 [%rd178], %rs51;

BB19_41:
bar.sync 0;
ld.shared.u16 %rs53, [%rd107];
ld.shared.u16 %rs54, [%rd105];

	{ cvt.f32.f16 %f11, %rs53;}


	
	{ cvt.f32.f16 %f12, %rs54;}


	setp.geu.f32	%p31, %f11, %f12;
@%p31 bra BB19_43;

cvt.u64.u32	%rd184, %r34;
add.s64 %rd186, %rd75, %rd184;
ld.shared.u8 %rs55, [%rd186];
mov.u32 %r1076, 1;
setp.ne.s16	%p32, %rs55, 0;
@%p32 bra BB19_44;

BB19_43:
cvt.u64.u32	%rd187, %r169;
add.s64 %rd189, %rd75, %rd187;
ld.shared.u8 %rs56, [%rd189];
setp.eq.s16	%p33, %rs56, 0;
selp.u32	%r1076, 1, 0, %p33;

BB19_44:
bfe.u32 %r236, %r28, 2, 1;
setp.ne.s32	%p34, %r1076, %r236;
@%p34 bra BB19_46;

cvt.u64.u32	%rd190, %r34;
ld.shared.u16 %rs57, [%rd107];
cvt.u64.u32	%rd194, %r169;
ld.shared.u16 %rs58, [%rd105];
st.shared.u16 [%rd107], %rs58;
st.shared.u16 [%rd105], %rs57;
mul.wide.u32 %rd197, %r34, 8;
add.s64 %rd199, %rd74, %rd197;
ld.shared.u64 %rd200, [%rd199];
mul.wide.u32 %rd201, %r169, 8;
add.s64 %rd202, %rd74, %rd201;
ld.shared.u64 %rd203, [%rd202];
st.shared.u64 [%rd199], %rd203;
st.shared.u64 [%rd202], %rd200;
add.s64 %rd205, %rd75, %rd190;
ld.shared.u8 %rs59, [%rd205];
add.s64 %rd206, %rd75, %rd194;
ld.shared.u8 %rs60, [%rd206];
st.shared.u8 [%rd205], %rs60;
st.shared.u8 [%rd206], %rs59;

BB19_46:
bar.sync 0;
ld.shared.u16 %rs61, [%rd85];
ld.shared.u16 %rs62, [%rd85+2];

	{ cvt.f32.f16 %f13, %rs61;}


	
	{ cvt.f32.f16 %f14, %rs62;}


	setp.geu.f32	%p35, %f13, %f14;
@%p35 bra BB19_48;

cvt.u64.u32	%rd210, %r157;
add.s64 %rd212, %rd75, %rd210;
ld.shared.u8 %rs63, [%rd212];
mov.u32 %r1077, 1;
setp.ne.s16	%p36, %rs63, 0;
@%p36 bra BB19_49;

BB19_48:
cvt.u64.u32	%rd213, %r157;
add.s64 %rd215, %rd75, %rd213;
ld.shared.u8 %rs64, [%rd215+1];
setp.eq.s16	%p37, %rs64, 0;
selp.u32	%r1077, 1, 0, %p37;

BB19_49:
bfe.u32 %r250, %r28, 2, 1;
setp.ne.s32	%p38, %r1077, %r250;
@%p38 bra BB19_51;

cvt.u64.u32	%rd216, %r157;
ld.shared.u16 %rs65, [%rd85];
ld.shared.u16 %rs66, [%rd85+2];
st.shared.u16 [%rd85], %rs66;
st.shared.u16 [%rd85+2], %rs65;
mul.wide.u32 %rd220, %r157, 8;
add.s64 %rd222, %rd74, %rd220;
ld.shared.u64 %rd223, [%rd222];
ld.shared.u64 %rd224, [%rd222+8];
st.shared.u64 [%rd222], %rd224;
st.shared.u64 [%rd222+8], %rd223;
add.s64 %rd226, %rd75, %rd216;
ld.shared.u8 %rs67, [%rd226];
ld.shared.u8 %rs68, [%rd226+1];
st.shared.u8 [%rd226], %rs68;
st.shared.u8 [%rd226+1], %rs67;

BB19_51:
bar.sync 0;
and.b32 %r253, %r28, 7;
sub.s32 %r48, %r157, %r253;
add.s32 %r255, %r48, 8;
mul.wide.u32 %rd227, %r255, 2;
add.s64 %rd229, %rd72, %rd227;
mul.wide.u32 %rd230, %r48, 2;
add.s64 %rd231, %rd72, %rd230;
ld.shared.u16 %rs69, [%rd231];
ld.shared.u16 %rs70, [%rd229];

	{ cvt.f32.f16 %f15, %rs69;}


	
	{ cvt.f32.f16 %f16, %rs70;}


	setp.geu.f32	%p39, %f15, %f16;
@%p39 bra BB19_53;

cvt.u64.u32	%rd232, %r48;
add.s64 %rd234, %rd75, %rd232;
ld.shared.u8 %rs71, [%rd234];
mov.u32 %r1078, 1;
setp.ne.s16	%p40, %rs71, 0;
@%p40 bra BB19_54;

BB19_53:
cvt.u64.u32	%rd235, %r255;
add.s64 %rd237, %rd75, %rd235;
ld.shared.u8 %rs72, [%rd237];
setp.eq.s16	%p41, %rs72, 0;
selp.u32	%r1078, 1, 0, %p41;

BB19_54:
bfe.u32 %r267, %r28, 3, 1;
setp.ne.s32	%p42, %r1078, %r267;
@%p42 bra BB19_56;

mul.wide.u32 %rd238, %r48, 8;
add.s64 %rd240, %rd74, %rd238;
mul.wide.u32 %rd241, %r255, 8;
add.s64 %rd242, %rd74, %rd241;
cvt.u64.u32	%rd243, %r48;
ld.shared.u16 %rs73, [%rd231];
cvt.u64.u32	%rd247, %r255;
ld.shared.u16 %rs74, [%rd229];
st.shared.u16 [%rd231], %rs74;
st.shared.u16 [%rd229], %rs73;
ld.shared.u64 %rd250, [%rd240];
ld.shared.u64 %rd251, [%rd242];
st.shared.u64 [%rd240], %rd251;
st.shared.u64 [%rd242], %rd250;
add.s64 %rd253, %rd75, %rd243;
ld.shared.u8 %rs75, [%rd253];
add.s64 %rd254, %rd75, %rd247;
ld.shared.u8 %rs76, [%rd254];
st.shared.u8 [%rd253], %rs76;
st.shared.u8 [%rd254], %rs75;

BB19_56:
bar.sync 0;
ld.shared.u16 %rs77, [%rd155];
ld.shared.u16 %rs78, [%rd153];

	{ cvt.f32.f16 %f17, %rs77;}


	
	{ cvt.f32.f16 %f18, %rs78;}


	setp.geu.f32	%p43, %f17, %f18;
@%p43 bra BB19_58;

cvt.u64.u32	%rd260, %r40;
add.s64 %rd262, %rd75, %rd260;
ld.shared.u8 %rs79, [%rd262];
mov.u32 %r1079, 1;
setp.ne.s16	%p44, %rs79, 0;
@%p44 bra BB19_59;

BB19_58:
cvt.u64.u32	%rd263, %r201;
add.s64 %rd265, %rd75, %rd263;
ld.shared.u8 %rs80, [%rd265];
setp.eq.s16	%p45, %rs80, 0;
selp.u32	%r1079, 1, 0, %p45;

BB19_59:
bfe.u32 %r290, %r28, 3, 1;
setp.ne.s32	%p46, %r1079, %r290;
@%p46 bra BB19_61;

cvt.u64.u32	%rd266, %r40;
ld.shared.u16 %rs81, [%rd155];
cvt.u64.u32	%rd270, %r201;
ld.shared.u16 %rs82, [%rd153];
st.shared.u16 [%rd155], %rs82;
st.shared.u16 [%rd153], %rs81;
mul.wide.u32 %rd273, %r40, 8;
add.s64 %rd275, %rd74, %rd273;
ld.shared.u64 %rd276, [%rd275];
mul.wide.u32 %rd277, %r201, 8;
add.s64 %rd278, %rd74, %rd277;
ld.shared.u64 %rd279, [%rd278];
st.shared.u64 [%rd275], %rd279;
st.shared.u64 [%rd278], %rd276;
add.s64 %rd281, %rd75, %rd266;
ld.shared.u8 %rs83, [%rd281];
add.s64 %rd282, %rd75, %rd270;
ld.shared.u8 %rs84, [%rd282];
st.shared.u8 [%rd281], %rs84;
st.shared.u8 [%rd282], %rs83;

BB19_61:
bar.sync 0;
ld.shared.u16 %rs85, [%rd107];
ld.shared.u16 %rs86, [%rd105];

	{ cvt.f32.f16 %f19, %rs85;}


	
	{ cvt.f32.f16 %f20, %rs86;}


	setp.geu.f32	%p47, %f19, %f20;
@%p47 bra BB19_63;

cvt.u64.u32	%rd288, %r34;
add.s64 %rd290, %rd75, %rd288;
ld.shared.u8 %rs87, [%rd290];
mov.u32 %r1080, 1;
setp.ne.s16	%p48, %rs87, 0;
@%p48 bra BB19_64;

BB19_63:
cvt.u64.u32	%rd291, %r169;
add.s64 %rd293, %rd75, %rd291;
ld.shared.u8 %rs88, [%rd293];
setp.eq.s16	%p49, %rs88, 0;
selp.u32	%r1080, 1, 0, %p49;

BB19_64:
bfe.u32 %r312, %r28, 3, 1;
setp.ne.s32	%p50, %r1080, %r312;
@%p50 bra BB19_66;

cvt.u64.u32	%rd294, %r34;
ld.shared.u16 %rs89, [%rd107];
cvt.u64.u32	%rd298, %r169;
ld.shared.u16 %rs90, [%rd105];
st.shared.u16 [%rd107], %rs90;
st.shared.u16 [%rd105], %rs89;
mul.wide.u32 %rd301, %r34, 8;
add.s64 %rd303, %rd74, %rd301;
ld.shared.u64 %rd304, [%rd303];
mul.wide.u32 %rd305, %r169, 8;
add.s64 %rd306, %rd74, %rd305;
ld.shared.u64 %rd307, [%rd306];
st.shared.u64 [%rd303], %rd307;
st.shared.u64 [%rd306], %rd304;
add.s64 %rd309, %rd75, %rd294;
ld.shared.u8 %rs91, [%rd309];
add.s64 %rd310, %rd75, %rd298;
ld.shared.u8 %rs92, [%rd310];
st.shared.u8 [%rd309], %rs92;
st.shared.u8 [%rd310], %rs91;

BB19_66:
bar.sync 0;
ld.shared.u16 %rs93, [%rd85];
ld.shared.u16 %rs94, [%rd85+2];

	{ cvt.f32.f16 %f21, %rs93;}


	
	{ cvt.f32.f16 %f22, %rs94;}


	setp.geu.f32	%p51, %f21, %f22;
@%p51 bra BB19_68;

cvt.u64.u32	%rd314, %r157;
add.s64 %rd316, %rd75, %rd314;
ld.shared.u8 %rs95, [%rd316];
mov.u32 %r1081, 1;
setp.ne.s16	%p52, %rs95, 0;
@%p52 bra BB19_69;

BB19_68:
cvt.u64.u32	%rd317, %r157;
add.s64 %rd319, %rd75, %rd317;
ld.shared.u8 %rs96, [%rd319+1];
setp.eq.s16	%p53, %rs96, 0;
selp.u32	%r1081, 1, 0, %p53;

BB19_69:
bfe.u32 %r326, %r28, 3, 1;
setp.ne.s32	%p54, %r1081, %r326;
@%p54 bra BB19_71;

cvt.u64.u32	%rd320, %r157;
ld.shared.u16 %rs97, [%rd85];
ld.shared.u16 %rs98, [%rd85+2];
st.shared.u16 [%rd85], %rs98;
st.shared.u16 [%rd85+2], %rs97;
mul.wide.u32 %rd324, %r157, 8;
add.s64 %rd326, %rd74, %rd324;
ld.shared.u64 %rd327, [%rd326];
ld.shared.u64 %rd328, [%rd326+8];
st.shared.u64 [%rd326], %rd328;
st.shared.u64 [%rd326+8], %rd327;
add.s64 %rd330, %rd75, %rd320;
ld.shared.u8 %rs99, [%rd330];
ld.shared.u8 %rs100, [%rd330+1];
st.shared.u8 [%rd330], %rs100;
st.shared.u8 [%rd330+1], %rs99;

BB19_71:
bar.sync 0;
and.b32 %r329, %r28, 15;
sub.s32 %r58, %r157, %r329;
add.s32 %r331, %r58, 16;
mul.wide.u32 %rd331, %r331, 2;
add.s64 %rd333, %rd72, %rd331;
mul.wide.u32 %rd334, %r58, 2;
add.s64 %rd335, %rd72, %rd334;
ld.shared.u16 %rs101, [%rd335];
ld.shared.u16 %rs102, [%rd333];

	{ cvt.f32.f16 %f23, %rs101;}


	
	{ cvt.f32.f16 %f24, %rs102;}


	setp.geu.f32	%p55, %f23, %f24;
@%p55 bra BB19_73;

cvt.u64.u32	%rd336, %r58;
add.s64 %rd338, %rd75, %rd336;
ld.shared.u8 %rs103, [%rd338];
mov.u32 %r1082, 1;
setp.ne.s16	%p56, %rs103, 0;
@%p56 bra BB19_74;

BB19_73:
cvt.u64.u32	%rd339, %r331;
add.s64 %rd341, %rd75, %rd339;
ld.shared.u8 %rs104, [%rd341];
setp.eq.s16	%p57, %rs104, 0;
selp.u32	%r1082, 1, 0, %p57;

BB19_74:
bfe.u32 %r343, %r28, 4, 1;
setp.ne.s32	%p58, %r1082, %r343;
@%p58 bra BB19_76;

mul.wide.u32 %rd342, %r58, 8;
add.s64 %rd344, %rd74, %rd342;
mul.wide.u32 %rd345, %r331, 8;
add.s64 %rd346, %rd74, %rd345;
cvt.u64.u32	%rd347, %r58;
ld.shared.u16 %rs105, [%rd335];
cvt.u64.u32	%rd351, %r331;
ld.shared.u16 %rs106, [%rd333];
st.shared.u16 [%rd335], %rs106;
st.shared.u16 [%rd333], %rs105;
ld.shared.u64 %rd354, [%rd344];
ld.shared.u64 %rd355, [%rd346];
st.shared.u64 [%rd344], %rd355;
st.shared.u64 [%rd346], %rd354;
add.s64 %rd357, %rd75, %rd347;
ld.shared.u8 %rs107, [%rd357];
add.s64 %rd358, %rd75, %rd351;
ld.shared.u8 %rs108, [%rd358];
st.shared.u8 [%rd357], %rs108;
st.shared.u8 [%rd358], %rs107;

BB19_76:
bar.sync 0;
ld.shared.u16 %rs109, [%rd231];
ld.shared.u16 %rs110, [%rd229];

	{ cvt.f32.f16 %f25, %rs109;}


	
	{ cvt.f32.f16 %f26, %rs110;}


	setp.geu.f32	%p59, %f25, %f26;
@%p59 bra BB19_78;

cvt.u64.u32	%rd364, %r48;
add.s64 %rd366, %rd75, %rd364;
ld.shared.u8 %rs111, [%rd366];
mov.u32 %r1083, 1;
setp.ne.s16	%p60, %rs111, 0;
@%p60 bra BB19_79;

BB19_78:
cvt.u64.u32	%rd367, %r255;
add.s64 %rd369, %rd75, %rd367;
ld.shared.u8 %rs112, [%rd369];
setp.eq.s16	%p61, %rs112, 0;
selp.u32	%r1083, 1, 0, %p61;

BB19_79:
bfe.u32 %r366, %r28, 4, 1;
setp.ne.s32	%p62, %r1083, %r366;
@%p62 bra BB19_81;

cvt.u64.u32	%rd370, %r48;
ld.shared.u16 %rs113, [%rd231];
cvt.u64.u32	%rd374, %r255;
ld.shared.u16 %rs114, [%rd229];
st.shared.u16 [%rd231], %rs114;
st.shared.u16 [%rd229], %rs113;
mul.wide.u32 %rd377, %r48, 8;
add.s64 %rd379, %rd74, %rd377;
ld.shared.u64 %rd380, [%rd379];
mul.wide.u32 %rd381, %r255, 8;
add.s64 %rd382, %rd74, %rd381;
ld.shared.u64 %rd383, [%rd382];
st.shared.u64 [%rd379], %rd383;
st.shared.u64 [%rd382], %rd380;
add.s64 %rd385, %rd75, %rd370;
ld.shared.u8 %rs115, [%rd385];
add.s64 %rd386, %rd75, %rd374;
ld.shared.u8 %rs116, [%rd386];
st.shared.u8 [%rd385], %rs116;
st.shared.u8 [%rd386], %rs115;

BB19_81:
bar.sync 0;
ld.shared.u16 %rs117, [%rd155];
ld.shared.u16 %rs118, [%rd153];

	{ cvt.f32.f16 %f27, %rs117;}


	
	{ cvt.f32.f16 %f28, %rs118;}


	setp.geu.f32	%p63, %f27, %f28;
@%p63 bra BB19_83;

cvt.u64.u32	%rd392, %r40;
add.s64 %rd394, %rd75, %rd392;
ld.shared.u8 %rs119, [%rd394];
mov.u32 %r1084, 1;
setp.ne.s16	%p64, %rs119, 0;
@%p64 bra BB19_84;

BB19_83:
cvt.u64.u32	%rd395, %r201;
add.s64 %rd397, %rd75, %rd395;
ld.shared.u8 %rs120, [%rd397];
setp.eq.s16	%p65, %rs120, 0;
selp.u32	%r1084, 1, 0, %p65;

BB19_84:
bfe.u32 %r388, %r28, 4, 1;
setp.ne.s32	%p66, %r1084, %r388;
@%p66 bra BB19_86;

cvt.u64.u32	%rd398, %r40;
ld.shared.u16 %rs121, [%rd155];
cvt.u64.u32	%rd402, %r201;
ld.shared.u16 %rs122, [%rd153];
st.shared.u16 [%rd155], %rs122;
st.shared.u16 [%rd153], %rs121;
mul.wide.u32 %rd405, %r40, 8;
add.s64 %rd407, %rd74, %rd405;
ld.shared.u64 %rd408, [%rd407];
mul.wide.u32 %rd409, %r201, 8;
add.s64 %rd410, %rd74, %rd409;
ld.shared.u64 %rd411, [%rd410];
st.shared.u64 [%rd407], %rd411;
st.shared.u64 [%rd410], %rd408;
add.s64 %rd413, %rd75, %rd398;
ld.shared.u8 %rs123, [%rd413];
add.s64 %rd414, %rd75, %rd402;
ld.shared.u8 %rs124, [%rd414];
st.shared.u8 [%rd413], %rs124;
st.shared.u8 [%rd414], %rs123;

BB19_86:
bar.sync 0;
ld.shared.u16 %rs125, [%rd107];
ld.shared.u16 %rs126, [%rd105];

	{ cvt.f32.f16 %f29, %rs125;}


	
	{ cvt.f32.f16 %f30, %rs126;}


	setp.geu.f32	%p67, %f29, %f30;
@%p67 bra BB19_88;

cvt.u64.u32	%rd420, %r34;
add.s64 %rd422, %rd75, %rd420;
ld.shared.u8 %rs127, [%rd422];
mov.u32 %r1085, 1;
setp.ne.s16	%p68, %rs127, 0;
@%p68 bra BB19_89;

BB19_88:
cvt.u64.u32	%rd423, %r169;
add.s64 %rd425, %rd75, %rd423;
ld.shared.u8 %rs128, [%rd425];
setp.eq.s16	%p69, %rs128, 0;
selp.u32	%r1085, 1, 0, %p69;

BB19_89:
bfe.u32 %r410, %r28, 4, 1;
setp.ne.s32	%p70, %r1085, %r410;
@%p70 bra BB19_91;

cvt.u64.u32	%rd426, %r34;
ld.shared.u16 %rs129, [%rd107];
cvt.u64.u32	%rd430, %r169;
ld.shared.u16 %rs130, [%rd105];
st.shared.u16 [%rd107], %rs130;
st.shared.u16 [%rd105], %rs129;
mul.wide.u32 %rd433, %r34, 8;
add.s64 %rd435, %rd74, %rd433;
ld.shared.u64 %rd436, [%rd435];
mul.wide.u32 %rd437, %r169, 8;
add.s64 %rd438, %rd74, %rd437;
ld.shared.u64 %rd439, [%rd438];
st.shared.u64 [%rd435], %rd439;
st.shared.u64 [%rd438], %rd436;
add.s64 %rd441, %rd75, %rd426;
ld.shared.u8 %rs131, [%rd441];
add.s64 %rd442, %rd75, %rd430;
ld.shared.u8 %rs132, [%rd442];
st.shared.u8 [%rd441], %rs132;
st.shared.u8 [%rd442], %rs131;

BB19_91:
bar.sync 0;
ld.shared.u16 %rs133, [%rd85];
ld.shared.u16 %rs134, [%rd85+2];

	{ cvt.f32.f16 %f31, %rs133;}


	
	{ cvt.f32.f16 %f32, %rs134;}


	setp.geu.f32	%p71, %f31, %f32;
@%p71 bra BB19_93;

cvt.u64.u32	%rd446, %r157;
add.s64 %rd448, %rd75, %rd446;
ld.shared.u8 %rs135, [%rd448];
mov.u32 %r1086, 1;
setp.ne.s16	%p72, %rs135, 0;
@%p72 bra BB19_94;

BB19_93:
cvt.u64.u32	%rd449, %r157;
add.s64 %rd451, %rd75, %rd449;
ld.shared.u8 %rs136, [%rd451+1];
setp.eq.s16	%p73, %rs136, 0;
selp.u32	%r1086, 1, 0, %p73;

BB19_94:
bfe.u32 %r424, %r28, 4, 1;
setp.ne.s32	%p74, %r1086, %r424;
@%p74 bra BB19_96;

cvt.u64.u32	%rd452, %r157;
ld.shared.u16 %rs137, [%rd85];
ld.shared.u16 %rs138, [%rd85+2];
st.shared.u16 [%rd85], %rs138;
st.shared.u16 [%rd85+2], %rs137;
mul.wide.u32 %rd456, %r157, 8;
add.s64 %rd458, %rd74, %rd456;
ld.shared.u64 %rd459, [%rd458];
ld.shared.u64 %rd460, [%rd458+8];
st.shared.u64 [%rd458], %rd460;
st.shared.u64 [%rd458+8], %rd459;
add.s64 %rd462, %rd75, %rd452;
ld.shared.u8 %rs139, [%rd462];
ld.shared.u8 %rs140, [%rd462+1];
st.shared.u8 [%rd462], %rs140;
st.shared.u8 [%rd462+1], %rs139;

BB19_96:
bar.sync 0;
and.b32 %r427, %r28, 31;
sub.s32 %r70, %r157, %r427;
add.s32 %r429, %r70, 32;
mul.wide.u32 %rd463, %r429, 2;
add.s64 %rd465, %rd72, %rd463;
mul.wide.u32 %rd466, %r70, 2;
add.s64 %rd467, %rd72, %rd466;
ld.shared.u16 %rs141, [%rd467];
ld.shared.u16 %rs142, [%rd465];

	{ cvt.f32.f16 %f33, %rs141;}


	
	{ cvt.f32.f16 %f34, %rs142;}


	setp.geu.f32	%p75, %f33, %f34;
@%p75 bra BB19_98;

cvt.u64.u32	%rd468, %r70;
add.s64 %rd470, %rd75, %rd468;
ld.shared.u8 %rs143, [%rd470];
mov.u32 %r1087, 1;
setp.ne.s16	%p76, %rs143, 0;
@%p76 bra BB19_99;

BB19_98:
cvt.u64.u32	%rd471, %r429;
add.s64 %rd473, %rd75, %rd471;
ld.shared.u8 %rs144, [%rd473];
setp.eq.s16	%p77, %rs144, 0;
selp.u32	%r1087, 1, 0, %p77;

BB19_99:
bfe.u32 %r441, %r28, 5, 1;
setp.ne.s32	%p78, %r1087, %r441;
@%p78 bra BB19_101;

mul.wide.u32 %rd474, %r70, 8;
add.s64 %rd476, %rd74, %rd474;
mul.wide.u32 %rd477, %r429, 8;
add.s64 %rd478, %rd74, %rd477;
cvt.u64.u32	%rd479, %r70;
ld.shared.u16 %rs145, [%rd467];
cvt.u64.u32	%rd483, %r429;
ld.shared.u16 %rs146, [%rd465];
st.shared.u16 [%rd467], %rs146;
st.shared.u16 [%rd465], %rs145;
ld.shared.u64 %rd486, [%rd476];
ld.shared.u64 %rd487, [%rd478];
st.shared.u64 [%rd476], %rd487;
st.shared.u64 [%rd478], %rd486;
add.s64 %rd489, %rd75, %rd479;
ld.shared.u8 %rs147, [%rd489];
add.s64 %rd490, %rd75, %rd483;
ld.shared.u8 %rs148, [%rd490];
st.shared.u8 [%rd489], %rs148;
st.shared.u8 [%rd490], %rs147;

BB19_101:
bar.sync 0;
ld.shared.u16 %rs149, [%rd335];
ld.shared.u16 %rs150, [%rd333];

	{ cvt.f32.f16 %f35, %rs149;}


	
	{ cvt.f32.f16 %f36, %rs150;}


	setp.geu.f32	%p79, %f35, %f36;
@%p79 bra BB19_103;

cvt.u64.u32	%rd496, %r58;
add.s64 %rd498, %rd75, %rd496;
ld.shared.u8 %rs151, [%rd498];
mov.u32 %r1088, 1;
setp.ne.s16	%p80, %rs151, 0;
@%p80 bra BB19_104;

BB19_103:
cvt.u64.u32	%rd499, %r331;
add.s64 %rd501, %rd75, %rd499;
ld.shared.u8 %rs152, [%rd501];
setp.eq.s16	%p81, %rs152, 0;
selp.u32	%r1088, 1, 0, %p81;

BB19_104:
bfe.u32 %r464, %r28, 5, 1;
setp.ne.s32	%p82, %r1088, %r464;
@%p82 bra BB19_106;

cvt.u64.u32	%rd502, %r58;
ld.shared.u16 %rs153, [%rd335];
cvt.u64.u32	%rd506, %r331;
ld.shared.u16 %rs154, [%rd333];
st.shared.u16 [%rd335], %rs154;
st.shared.u16 [%rd333], %rs153;
mul.wide.u32 %rd509, %r58, 8;
add.s64 %rd511, %rd74, %rd509;
ld.shared.u64 %rd512, [%rd511];
mul.wide.u32 %rd513, %r331, 8;
add.s64 %rd514, %rd74, %rd513;
ld.shared.u64 %rd515, [%rd514];
st.shared.u64 [%rd511], %rd515;
st.shared.u64 [%rd514], %rd512;
add.s64 %rd517, %rd75, %rd502;
ld.shared.u8 %rs155, [%rd517];
add.s64 %rd518, %rd75, %rd506;
ld.shared.u8 %rs156, [%rd518];
st.shared.u8 [%rd517], %rs156;
st.shared.u8 [%rd518], %rs155;

BB19_106:
bar.sync 0;
ld.shared.u16 %rs157, [%rd231];
ld.shared.u16 %rs158, [%rd229];

	{ cvt.f32.f16 %f37, %rs157;}


	
	{ cvt.f32.f16 %f38, %rs158;}


	setp.geu.f32	%p83, %f37, %f38;
@%p83 bra BB19_108;

cvt.u64.u32	%rd524, %r48;
add.s64 %rd526, %rd75, %rd524;
ld.shared.u8 %rs159, [%rd526];
mov.u32 %r1089, 1;
setp.ne.s16	%p84, %rs159, 0;
@%p84 bra BB19_109;

BB19_108:
cvt.u64.u32	%rd527, %r255;
add.s64 %rd529, %rd75, %rd527;
ld.shared.u8 %rs160, [%rd529];
setp.eq.s16	%p85, %rs160, 0;
selp.u32	%r1089, 1, 0, %p85;

BB19_109:
bfe.u32 %r486, %r28, 5, 1;
setp.ne.s32	%p86, %r1089, %r486;
@%p86 bra BB19_111;

cvt.u64.u32	%rd530, %r48;
ld.shared.u16 %rs161, [%rd231];
cvt.u64.u32	%rd534, %r255;
ld.shared.u16 %rs162, [%rd229];
st.shared.u16 [%rd231], %rs162;
st.shared.u16 [%rd229], %rs161;
mul.wide.u32 %rd537, %r48, 8;
add.s64 %rd539, %rd74, %rd537;
ld.shared.u64 %rd540, [%rd539];
mul.wide.u32 %rd541, %r255, 8;
add.s64 %rd542, %rd74, %rd541;
ld.shared.u64 %rd543, [%rd542];
st.shared.u64 [%rd539], %rd543;
st.shared.u64 [%rd542], %rd540;
add.s64 %rd545, %rd75, %rd530;
ld.shared.u8 %rs163, [%rd545];
add.s64 %rd546, %rd75, %rd534;
ld.shared.u8 %rs164, [%rd546];
st.shared.u8 [%rd545], %rs164;
st.shared.u8 [%rd546], %rs163;

BB19_111:
bar.sync 0;
ld.shared.u16 %rs165, [%rd155];
ld.shared.u16 %rs166, [%rd153];

	{ cvt.f32.f16 %f39, %rs165;}


	
	{ cvt.f32.f16 %f40, %rs166;}


	setp.geu.f32	%p87, %f39, %f40;
@%p87 bra BB19_113;

cvt.u64.u32	%rd552, %r40;
add.s64 %rd554, %rd75, %rd552;
ld.shared.u8 %rs167, [%rd554];
mov.u32 %r1090, 1;
setp.ne.s16	%p88, %rs167, 0;
@%p88 bra BB19_114;

BB19_113:
cvt.u64.u32	%rd555, %r201;
add.s64 %rd557, %rd75, %rd555;
ld.shared.u8 %rs168, [%rd557];
setp.eq.s16	%p89, %rs168, 0;
selp.u32	%r1090, 1, 0, %p89;

BB19_114:
bfe.u32 %r508, %r28, 5, 1;
setp.ne.s32	%p90, %r1090, %r508;
@%p90 bra BB19_116;

cvt.u64.u32	%rd558, %r40;
ld.shared.u16 %rs169, [%rd155];
cvt.u64.u32	%rd562, %r201;
ld.shared.u16 %rs170, [%rd153];
st.shared.u16 [%rd155], %rs170;
st.shared.u16 [%rd153], %rs169;
mul.wide.u32 %rd565, %r40, 8;
add.s64 %rd567, %rd74, %rd565;
ld.shared.u64 %rd568, [%rd567];
mul.wide.u32 %rd569, %r201, 8;
add.s64 %rd570, %rd74, %rd569;
ld.shared.u64 %rd571, [%rd570];
st.shared.u64 [%rd567], %rd571;
st.shared.u64 [%rd570], %rd568;
add.s64 %rd573, %rd75, %rd558;
ld.shared.u8 %rs171, [%rd573];
add.s64 %rd574, %rd75, %rd562;
ld.shared.u8 %rs172, [%rd574];
st.shared.u8 [%rd573], %rs172;
st.shared.u8 [%rd574], %rs171;

BB19_116:
bar.sync 0;
ld.shared.u16 %rs173, [%rd107];
ld.shared.u16 %rs174, [%rd105];

	{ cvt.f32.f16 %f41, %rs173;}


	
	{ cvt.f32.f16 %f42, %rs174;}


	setp.geu.f32	%p91, %f41, %f42;
@%p91 bra BB19_118;

cvt.u64.u32	%rd580, %r34;
add.s64 %rd582, %rd75, %rd580;
ld.shared.u8 %rs175, [%rd582];
mov.u32 %r1091, 1;
setp.ne.s16	%p92, %rs175, 0;
@%p92 bra BB19_119;

BB19_118:
cvt.u64.u32	%rd583, %r169;
add.s64 %rd585, %rd75, %rd583;
ld.shared.u8 %rs176, [%rd585];
setp.eq.s16	%p93, %rs176, 0;
selp.u32	%r1091, 1, 0, %p93;

BB19_119:
bfe.u32 %r530, %r28, 5, 1;
setp.ne.s32	%p94, %r1091, %r530;
@%p94 bra BB19_121;

cvt.u64.u32	%rd586, %r34;
ld.shared.u16 %rs177, [%rd107];
cvt.u64.u32	%rd590, %r169;
ld.shared.u16 %rs178, [%rd105];
st.shared.u16 [%rd107], %rs178;
st.shared.u16 [%rd105], %rs177;
mul.wide.u32 %rd593, %r34, 8;
add.s64 %rd595, %rd74, %rd593;
ld.shared.u64 %rd596, [%rd595];
mul.wide.u32 %rd597, %r169, 8;
add.s64 %rd598, %rd74, %rd597;
ld.shared.u64 %rd599, [%rd598];
st.shared.u64 [%rd595], %rd599;
st.shared.u64 [%rd598], %rd596;
add.s64 %rd601, %rd75, %rd586;
ld.shared.u8 %rs179, [%rd601];
add.s64 %rd602, %rd75, %rd590;
ld.shared.u8 %rs180, [%rd602];
st.shared.u8 [%rd601], %rs180;
st.shared.u8 [%rd602], %rs179;

BB19_121:
bar.sync 0;
ld.shared.u16 %rs181, [%rd85];
ld.shared.u16 %rs182, [%rd85+2];

	{ cvt.f32.f16 %f43, %rs181;}


	
	{ cvt.f32.f16 %f44, %rs182;}


	setp.geu.f32	%p95, %f43, %f44;
@%p95 bra BB19_123;

cvt.u64.u32	%rd606, %r157;
add.s64 %rd608, %rd75, %rd606;
ld.shared.u8 %rs183, [%rd608];
mov.u32 %r1092, 1;
setp.ne.s16	%p96, %rs183, 0;
@%p96 bra BB19_124;

BB19_123:
cvt.u64.u32	%rd609, %r157;
add.s64 %rd611, %rd75, %rd609;
ld.shared.u8 %rs184, [%rd611+1];
setp.eq.s16	%p97, %rs184, 0;
selp.u32	%r1092, 1, 0, %p97;

BB19_124:
bfe.u32 %r544, %r28, 5, 1;
setp.ne.s32	%p98, %r1092, %r544;
@%p98 bra BB19_126;

cvt.u64.u32	%rd612, %r157;
ld.shared.u16 %rs185, [%rd85];
ld.shared.u16 %rs186, [%rd85+2];
st.shared.u16 [%rd85], %rs186;
st.shared.u16 [%rd85+2], %rs185;
mul.wide.u32 %rd616, %r157, 8;
add.s64 %rd618, %rd74, %rd616;
ld.shared.u64 %rd619, [%rd618];
ld.shared.u64 %rd620, [%rd618+8];
st.shared.u64 [%rd618], %rd620;
st.shared.u64 [%rd618+8], %rd619;
add.s64 %rd622, %rd75, %rd612;
ld.shared.u8 %rs187, [%rd622];
ld.shared.u8 %rs188, [%rd622+1];
st.shared.u8 [%rd622], %rs188;
st.shared.u8 [%rd622+1], %rs187;

BB19_126:
bar.sync 0;
and.b32 %r547, %r28, 63;
sub.s32 %r84, %r157, %r547;
add.s32 %r549, %r84, 64;
mul.wide.u32 %rd623, %r549, 2;
add.s64 %rd625, %rd72, %rd623;
mul.wide.u32 %rd626, %r84, 2;
add.s64 %rd627, %rd72, %rd626;
ld.shared.u16 %rs189, [%rd627];
ld.shared.u16 %rs190, [%rd625];

	{ cvt.f32.f16 %f45, %rs189;}


	
	{ cvt.f32.f16 %f46, %rs190;}


	setp.geu.f32	%p99, %f45, %f46;
@%p99 bra BB19_128;

cvt.u64.u32	%rd628, %r84;
add.s64 %rd630, %rd75, %rd628;
ld.shared.u8 %rs191, [%rd630];
mov.u32 %r1093, 1;
setp.ne.s16	%p100, %rs191, 0;
@%p100 bra BB19_129;

BB19_128:
cvt.u64.u32	%rd631, %r549;
add.s64 %rd633, %rd75, %rd631;
ld.shared.u8 %rs192, [%rd633];
setp.eq.s16	%p101, %rs192, 0;
selp.u32	%r1093, 1, 0, %p101;

BB19_129:
bfe.u32 %r561, %r28, 6, 1;
setp.ne.s32	%p102, %r1093, %r561;
@%p102 bra BB19_131;

mul.wide.u32 %rd634, %r84, 8;
add.s64 %rd636, %rd74, %rd634;
mul.wide.u32 %rd637, %r549, 8;
add.s64 %rd638, %rd74, %rd637;
cvt.u64.u32	%rd639, %r84;
ld.shared.u16 %rs193, [%rd627];
cvt.u64.u32	%rd643, %r549;
ld.shared.u16 %rs194, [%rd625];
st.shared.u16 [%rd627], %rs194;
st.shared.u16 [%rd625], %rs193;
ld.shared.u64 %rd646, [%rd636];
ld.shared.u64 %rd647, [%rd638];
st.shared.u64 [%rd636], %rd647;
st.shared.u64 [%rd638], %rd646;
add.s64 %rd649, %rd75, %rd639;
ld.shared.u8 %rs195, [%rd649];
add.s64 %rd650, %rd75, %rd643;
ld.shared.u8 %rs196, [%rd650];
st.shared.u8 [%rd649], %rs196;
st.shared.u8 [%rd650], %rs195;

BB19_131:
bar.sync 0;
ld.shared.u16 %rs197, [%rd467];
ld.shared.u16 %rs198, [%rd465];

	{ cvt.f32.f16 %f47, %rs197;}


	
	{ cvt.f32.f16 %f48, %rs198;}


	setp.geu.f32	%p103, %f47, %f48;
@%p103 bra BB19_133;

cvt.u64.u32	%rd656, %r70;
add.s64 %rd658, %rd75, %rd656;
ld.shared.u8 %rs199, [%rd658];
mov.u32 %r1094, 1;
setp.ne.s16	%p104, %rs199, 0;
@%p104 bra BB19_134;

BB19_133:
cvt.u64.u32	%rd659, %r429;
add.s64 %rd661, %rd75, %rd659;
ld.shared.u8 %rs200, [%rd661];
setp.eq.s16	%p105, %rs200, 0;
selp.u32	%r1094, 1, 0, %p105;

BB19_134:
bfe.u32 %r584, %r28, 6, 1;
setp.ne.s32	%p106, %r1094, %r584;
@%p106 bra BB19_136;

cvt.u64.u32	%rd662, %r70;
ld.shared.u16 %rs201, [%rd467];
cvt.u64.u32	%rd666, %r429;
ld.shared.u16 %rs202, [%rd465];
st.shared.u16 [%rd467], %rs202;
st.shared.u16 [%rd465], %rs201;
mul.wide.u32 %rd669, %r70, 8;
add.s64 %rd671, %rd74, %rd669;
ld.shared.u64 %rd672, [%rd671];
mul.wide.u32 %rd673, %r429, 8;
add.s64 %rd674, %rd74, %rd673;
ld.shared.u64 %rd675, [%rd674];
st.shared.u64 [%rd671], %rd675;
st.shared.u64 [%rd674], %rd672;
add.s64 %rd677, %rd75, %rd662;
ld.shared.u8 %rs203, [%rd677];
add.s64 %rd678, %rd75, %rd666;
ld.shared.u8 %rs204, [%rd678];
st.shared.u8 [%rd677], %rs204;
st.shared.u8 [%rd678], %rs203;

BB19_136:
bar.sync 0;
ld.shared.u16 %rs205, [%rd335];
ld.shared.u16 %rs206, [%rd333];

	{ cvt.f32.f16 %f49, %rs205;}


	
	{ cvt.f32.f16 %f50, %rs206;}


	setp.geu.f32	%p107, %f49, %f50;
@%p107 bra BB19_138;

cvt.u64.u32	%rd684, %r58;
add.s64 %rd686, %rd75, %rd684;
ld.shared.u8 %rs207, [%rd686];
mov.u32 %r1095, 1;
setp.ne.s16	%p108, %rs207, 0;
@%p108 bra BB19_139;

BB19_138:
cvt.u64.u32	%rd687, %r331;
add.s64 %rd689, %rd75, %rd687;
ld.shared.u8 %rs208, [%rd689];
setp.eq.s16	%p109, %rs208, 0;
selp.u32	%r1095, 1, 0, %p109;

BB19_139:
bfe.u32 %r606, %r28, 6, 1;
setp.ne.s32	%p110, %r1095, %r606;
@%p110 bra BB19_141;

cvt.u64.u32	%rd690, %r58;
ld.shared.u16 %rs209, [%rd335];
cvt.u64.u32	%rd694, %r331;
ld.shared.u16 %rs210, [%rd333];
st.shared.u16 [%rd335], %rs210;
st.shared.u16 [%rd333], %rs209;
mul.wide.u32 %rd697, %r58, 8;
add.s64 %rd699, %rd74, %rd697;
ld.shared.u64 %rd700, [%rd699];
mul.wide.u32 %rd701, %r331, 8;
add.s64 %rd702, %rd74, %rd701;
ld.shared.u64 %rd703, [%rd702];
st.shared.u64 [%rd699], %rd703;
st.shared.u64 [%rd702], %rd700;
add.s64 %rd705, %rd75, %rd690;
ld.shared.u8 %rs211, [%rd705];
add.s64 %rd706, %rd75, %rd694;
ld.shared.u8 %rs212, [%rd706];
st.shared.u8 [%rd705], %rs212;
st.shared.u8 [%rd706], %rs211;

BB19_141:
bar.sync 0;
ld.shared.u16 %rs213, [%rd231];
ld.shared.u16 %rs214, [%rd229];

	{ cvt.f32.f16 %f51, %rs213;}


	
	{ cvt.f32.f16 %f52, %rs214;}


	setp.geu.f32	%p111, %f51, %f52;
@%p111 bra BB19_143;

cvt.u64.u32	%rd712, %r48;
add.s64 %rd714, %rd75, %rd712;
ld.shared.u8 %rs215, [%rd714];
mov.u32 %r1096, 1;
setp.ne.s16	%p112, %rs215, 0;
@%p112 bra BB19_144;

BB19_143:
cvt.u64.u32	%rd715, %r255;
add.s64 %rd717, %rd75, %rd715;
ld.shared.u8 %rs216, [%rd717];
setp.eq.s16	%p113, %rs216, 0;
selp.u32	%r1096, 1, 0, %p113;

BB19_144:
bfe.u32 %r628, %r28, 6, 1;
setp.ne.s32	%p114, %r1096, %r628;
@%p114 bra BB19_146;

cvt.u64.u32	%rd718, %r48;
ld.shared.u16 %rs217, [%rd231];
cvt.u64.u32	%rd722, %r255;
ld.shared.u16 %rs218, [%rd229];
st.shared.u16 [%rd231], %rs218;
st.shared.u16 [%rd229], %rs217;
mul.wide.u32 %rd725, %r48, 8;
add.s64 %rd727, %rd74, %rd725;
ld.shared.u64 %rd728, [%rd727];
mul.wide.u32 %rd729, %r255, 8;
add.s64 %rd730, %rd74, %rd729;
ld.shared.u64 %rd731, [%rd730];
st.shared.u64 [%rd727], %rd731;
st.shared.u64 [%rd730], %rd728;
add.s64 %rd733, %rd75, %rd718;
ld.shared.u8 %rs219, [%rd733];
add.s64 %rd734, %rd75, %rd722;
ld.shared.u8 %rs220, [%rd734];
st.shared.u8 [%rd733], %rs220;
st.shared.u8 [%rd734], %rs219;

BB19_146:
bar.sync 0;
ld.shared.u16 %rs221, [%rd155];
ld.shared.u16 %rs222, [%rd153];

	{ cvt.f32.f16 %f53, %rs221;}


	
	{ cvt.f32.f16 %f54, %rs222;}


	setp.geu.f32	%p115, %f53, %f54;
@%p115 bra BB19_148;

cvt.u64.u32	%rd740, %r40;
add.s64 %rd742, %rd75, %rd740;
ld.shared.u8 %rs223, [%rd742];
mov.u32 %r1097, 1;
setp.ne.s16	%p116, %rs223, 0;
@%p116 bra BB19_149;

BB19_148:
cvt.u64.u32	%rd743, %r201;
add.s64 %rd745, %rd75, %rd743;
ld.shared.u8 %rs224, [%rd745];
setp.eq.s16	%p117, %rs224, 0;
selp.u32	%r1097, 1, 0, %p117;

BB19_149:
bfe.u32 %r650, %r28, 6, 1;
setp.ne.s32	%p118, %r1097, %r650;
@%p118 bra BB19_151;

cvt.u64.u32	%rd746, %r40;
ld.shared.u16 %rs225, [%rd155];
cvt.u64.u32	%rd750, %r201;
ld.shared.u16 %rs226, [%rd153];
st.shared.u16 [%rd155], %rs226;
st.shared.u16 [%rd153], %rs225;
mul.wide.u32 %rd753, %r40, 8;
add.s64 %rd755, %rd74, %rd753;
ld.shared.u64 %rd756, [%rd755];
mul.wide.u32 %rd757, %r201, 8;
add.s64 %rd758, %rd74, %rd757;
ld.shared.u64 %rd759, [%rd758];
st.shared.u64 [%rd755], %rd759;
st.shared.u64 [%rd758], %rd756;
add.s64 %rd761, %rd75, %rd746;
ld.shared.u8 %rs227, [%rd761];
add.s64 %rd762, %rd75, %rd750;
ld.shared.u8 %rs228, [%rd762];
st.shared.u8 [%rd761], %rs228;
st.shared.u8 [%rd762], %rs227;

BB19_151:
bar.sync 0;
ld.shared.u16 %rs229, [%rd107];
ld.shared.u16 %rs230, [%rd105];

	{ cvt.f32.f16 %f55, %rs229;}


	
	{ cvt.f32.f16 %f56, %rs230;}


	setp.geu.f32	%p119, %f55, %f56;
@%p119 bra BB19_153;

cvt.u64.u32	%rd768, %r34;
add.s64 %rd770, %rd75, %rd768;
ld.shared.u8 %rs231, [%rd770];
mov.u32 %r1098, 1;
setp.ne.s16	%p120, %rs231, 0;
@%p120 bra BB19_154;

BB19_153:
cvt.u64.u32	%rd771, %r169;
add.s64 %rd773, %rd75, %rd771;
ld.shared.u8 %rs232, [%rd773];
setp.eq.s16	%p121, %rs232, 0;
selp.u32	%r1098, 1, 0, %p121;

BB19_154:
bfe.u32 %r672, %r28, 6, 1;
setp.ne.s32	%p122, %r1098, %r672;
@%p122 bra BB19_156;

cvt.u64.u32	%rd774, %r34;
ld.shared.u16 %rs233, [%rd107];
cvt.u64.u32	%rd778, %r169;
ld.shared.u16 %rs234, [%rd105];
st.shared.u16 [%rd107], %rs234;
st.shared.u16 [%rd105], %rs233;
mul.wide.u32 %rd781, %r34, 8;
add.s64 %rd783, %rd74, %rd781;
ld.shared.u64 %rd784, [%rd783];
mul.wide.u32 %rd785, %r169, 8;
add.s64 %rd786, %rd74, %rd785;
ld.shared.u64 %rd787, [%rd786];
st.shared.u64 [%rd783], %rd787;
st.shared.u64 [%rd786], %rd784;
add.s64 %rd789, %rd75, %rd774;
ld.shared.u8 %rs235, [%rd789];
add.s64 %rd790, %rd75, %rd778;
ld.shared.u8 %rs236, [%rd790];
st.shared.u8 [%rd789], %rs236;
st.shared.u8 [%rd790], %rs235;

BB19_156:
bar.sync 0;
ld.shared.u16 %rs237, [%rd85];
ld.shared.u16 %rs238, [%rd85+2];

	{ cvt.f32.f16 %f57, %rs237;}


	
	{ cvt.f32.f16 %f58, %rs238;}


	setp.geu.f32	%p123, %f57, %f58;
@%p123 bra BB19_158;

cvt.u64.u32	%rd794, %r157;
add.s64 %rd796, %rd75, %rd794;
ld.shared.u8 %rs239, [%rd796];
mov.u32 %r1099, 1;
setp.ne.s16	%p124, %rs239, 0;
@%p124 bra BB19_159;

BB19_158:
cvt.u64.u32	%rd797, %r157;
add.s64 %rd799, %rd75, %rd797;
ld.shared.u8 %rs240, [%rd799+1];
setp.eq.s16	%p125, %rs240, 0;
selp.u32	%r1099, 1, 0, %p125;

BB19_159:
bfe.u32 %r686, %r28, 6, 1;
setp.ne.s32	%p126, %r1099, %r686;
@%p126 bra BB19_161;

cvt.u64.u32	%rd800, %r157;
ld.shared.u16 %rs241, [%rd85];
ld.shared.u16 %rs242, [%rd85+2];
st.shared.u16 [%rd85], %rs242;
st.shared.u16 [%rd85+2], %rs241;
mul.wide.u32 %rd804, %r157, 8;
add.s64 %rd806, %rd74, %rd804;
ld.shared.u64 %rd807, [%rd806];
ld.shared.u64 %rd808, [%rd806+8];
st.shared.u64 [%rd806], %rd808;
st.shared.u64 [%rd806+8], %rd807;
add.s64 %rd810, %rd75, %rd800;
ld.shared.u8 %rs243, [%rd810];
ld.shared.u8 %rs244, [%rd810+1];
st.shared.u8 [%rd810], %rs244;
st.shared.u8 [%rd810+1], %rs243;

BB19_161:
bar.sync 0;
and.b32 %r689, %r28, 127;
sub.s32 %r100, %r157, %r689;
add.s32 %r691, %r100, 128;
mul.wide.u32 %rd811, %r691, 2;
add.s64 %rd813, %rd72, %rd811;
mul.wide.u32 %rd814, %r100, 2;
add.s64 %rd815, %rd72, %rd814;
ld.shared.u16 %rs245, [%rd815];
ld.shared.u16 %rs246, [%rd813];

	{ cvt.f32.f16 %f59, %rs245;}


	
	{ cvt.f32.f16 %f60, %rs246;}


	setp.geu.f32	%p127, %f59, %f60;
@%p127 bra BB19_163;

cvt.u64.u32	%rd816, %r100;
add.s64 %rd818, %rd75, %rd816;
ld.shared.u8 %rs247, [%rd818];
mov.u32 %r1100, 1;
setp.ne.s16	%p128, %rs247, 0;
@%p128 bra BB19_164;

BB19_163:
cvt.u64.u32	%rd819, %r691;
add.s64 %rd821, %rd75, %rd819;
ld.shared.u8 %rs248, [%rd821];
setp.eq.s16	%p129, %rs248, 0;
selp.u32	%r1100, 1, 0, %p129;

BB19_164:
bfe.u32 %r703, %r28, 7, 1;
setp.ne.s32	%p130, %r1100, %r703;
@%p130 bra BB19_166;

mul.wide.u32 %rd1334, %r691, 2;
add.s64 %rd1333, %rd72, %rd1334;
mul.wide.u32 %rd822, %r100, 8;
add.s64 %rd824, %rd74, %rd822;
mul.wide.u32 %rd825, %r691, 8;
add.s64 %rd826, %rd74, %rd825;
cvt.u64.u32	%rd827, %r100;
ld.shared.u16 %rs249, [%rd815];
cvt.u64.u32	%rd831, %r691;
ld.shared.u16 %rs250, [%rd1333];
st.shared.u16 [%rd815], %rs250;
st.shared.u16 [%rd1333], %rs249;
ld.shared.u64 %rd834, [%rd824];
ld.shared.u64 %rd835, [%rd826];
st.shared.u64 [%rd824], %rd835;
st.shared.u64 [%rd826], %rd834;
add.s64 %rd837, %rd75, %rd827;
ld.shared.u8 %rs251, [%rd837];
add.s64 %rd838, %rd75, %rd831;
ld.shared.u8 %rs252, [%rd838];
st.shared.u8 [%rd837], %rs252;
st.shared.u8 [%rd838], %rs251;

BB19_166:
bar.sync 0;
ld.shared.u16 %rs253, [%rd627];
ld.shared.u16 %rs254, [%rd625];

	{ cvt.f32.f16 %f61, %rs253;}


	
	{ cvt.f32.f16 %f62, %rs254;}


	setp.geu.f32	%p131, %f61, %f62;
@%p131 bra BB19_168;

cvt.u64.u32	%rd844, %r84;
add.s64 %rd846, %rd75, %rd844;
ld.shared.u8 %rs255, [%rd846];
mov.u32 %r1101, 1;
setp.ne.s16	%p132, %rs255, 0;
@%p132 bra BB19_169;

BB19_168:
cvt.u64.u32	%rd847, %r549;
add.s64 %rd849, %rd75, %rd847;
ld.shared.u8 %rs256, [%rd849];
setp.eq.s16	%p133, %rs256, 0;
selp.u32	%r1101, 1, 0, %p133;

BB19_169:
bfe.u32 %r726, %r28, 7, 1;
setp.ne.s32	%p134, %r1101, %r726;
@%p134 bra BB19_171;

cvt.u64.u32	%rd850, %r84;
ld.shared.u16 %rs257, [%rd627];
cvt.u64.u32	%rd854, %r549;
ld.shared.u16 %rs258, [%rd625];
st.shared.u16 [%rd627], %rs258;
st.shared.u16 [%rd625], %rs257;
mul.wide.u32 %rd857, %r84, 8;
add.s64 %rd859, %rd74, %rd857;
ld.shared.u64 %rd860, [%rd859];
mul.wide.u32 %rd861, %r549, 8;
add.s64 %rd862, %rd74, %rd861;
ld.shared.u64 %rd863, [%rd862];
st.shared.u64 [%rd859], %rd863;
st.shared.u64 [%rd862], %rd860;
add.s64 %rd865, %rd75, %rd850;
ld.shared.u8 %rs259, [%rd865];
add.s64 %rd866, %rd75, %rd854;
ld.shared.u8 %rs260, [%rd866];
st.shared.u8 [%rd865], %rs260;
st.shared.u8 [%rd866], %rs259;

BB19_171:
bar.sync 0;
ld.shared.u16 %rs261, [%rd467];
ld.shared.u16 %rs262, [%rd465];

	{ cvt.f32.f16 %f63, %rs261;}


	
	{ cvt.f32.f16 %f64, %rs262;}


	setp.geu.f32	%p135, %f63, %f64;
@%p135 bra BB19_173;

cvt.u64.u32	%rd872, %r70;
add.s64 %rd874, %rd75, %rd872;
ld.shared.u8 %rs263, [%rd874];
mov.u32 %r1102, 1;
setp.ne.s16	%p136, %rs263, 0;
@%p136 bra BB19_174;

BB19_173:
cvt.u64.u32	%rd875, %r429;
add.s64 %rd877, %rd75, %rd875;
ld.shared.u8 %rs264, [%rd877];
setp.eq.s16	%p137, %rs264, 0;
selp.u32	%r1102, 1, 0, %p137;

BB19_174:
bfe.u32 %r748, %r28, 7, 1;
setp.ne.s32	%p138, %r1102, %r748;
@%p138 bra BB19_176;

cvt.u64.u32	%rd878, %r70;
ld.shared.u16 %rs265, [%rd467];
cvt.u64.u32	%rd882, %r429;
ld.shared.u16 %rs266, [%rd465];
st.shared.u16 [%rd467], %rs266;
st.shared.u16 [%rd465], %rs265;
mul.wide.u32 %rd885, %r70, 8;
add.s64 %rd887, %rd74, %rd885;
ld.shared.u64 %rd888, [%rd887];
mul.wide.u32 %rd889, %r429, 8;
add.s64 %rd890, %rd74, %rd889;
ld.shared.u64 %rd891, [%rd890];
st.shared.u64 [%rd887], %rd891;
st.shared.u64 [%rd890], %rd888;
add.s64 %rd893, %rd75, %rd878;
ld.shared.u8 %rs267, [%rd893];
add.s64 %rd894, %rd75, %rd882;
ld.shared.u8 %rs268, [%rd894];
st.shared.u8 [%rd893], %rs268;
st.shared.u8 [%rd894], %rs267;

BB19_176:
bar.sync 0;
ld.shared.u16 %rs269, [%rd335];
ld.shared.u16 %rs270, [%rd333];

	{ cvt.f32.f16 %f65, %rs269;}


	
	{ cvt.f32.f16 %f66, %rs270;}


	setp.geu.f32	%p139, %f65, %f66;
@%p139 bra BB19_178;

cvt.u64.u32	%rd900, %r58;
add.s64 %rd902, %rd75, %rd900;
ld.shared.u8 %rs271, [%rd902];
mov.u32 %r1103, 1;
setp.ne.s16	%p140, %rs271, 0;
@%p140 bra BB19_179;

BB19_178:
cvt.u64.u32	%rd903, %r331;
add.s64 %rd905, %rd75, %rd903;
ld.shared.u8 %rs272, [%rd905];
setp.eq.s16	%p141, %rs272, 0;
selp.u32	%r1103, 1, 0, %p141;

BB19_179:
bfe.u32 %r770, %r28, 7, 1;
setp.ne.s32	%p142, %r1103, %r770;
@%p142 bra BB19_181;

cvt.u64.u32	%rd906, %r58;
ld.shared.u16 %rs273, [%rd335];
cvt.u64.u32	%rd910, %r331;
ld.shared.u16 %rs274, [%rd333];
st.shared.u16 [%rd335], %rs274;
st.shared.u16 [%rd333], %rs273;
mul.wide.u32 %rd913, %r58, 8;
add.s64 %rd915, %rd74, %rd913;
ld.shared.u64 %rd916, [%rd915];
mul.wide.u32 %rd917, %r331, 8;
add.s64 %rd918, %rd74, %rd917;
ld.shared.u64 %rd919, [%rd918];
st.shared.u64 [%rd915], %rd919;
st.shared.u64 [%rd918], %rd916;
add.s64 %rd921, %rd75, %rd906;
ld.shared.u8 %rs275, [%rd921];
add.s64 %rd922, %rd75, %rd910;
ld.shared.u8 %rs276, [%rd922];
st.shared.u8 [%rd921], %rs276;
st.shared.u8 [%rd922], %rs275;

BB19_181:
bar.sync 0;
ld.shared.u16 %rs277, [%rd231];
ld.shared.u16 %rs278, [%rd229];

	{ cvt.f32.f16 %f67, %rs277;}


	
	{ cvt.f32.f16 %f68, %rs278;}


	setp.geu.f32	%p143, %f67, %f68;
@%p143 bra BB19_183;

cvt.u64.u32	%rd928, %r48;
add.s64 %rd930, %rd75, %rd928;
ld.shared.u8 %rs279, [%rd930];
mov.u32 %r1104, 1;
setp.ne.s16	%p144, %rs279, 0;
@%p144 bra BB19_184;

BB19_183:
cvt.u64.u32	%rd931, %r255;
add.s64 %rd933, %rd75, %rd931;
ld.shared.u8 %rs280, [%rd933];
setp.eq.s16	%p145, %rs280, 0;
selp.u32	%r1104, 1, 0, %p145;

BB19_184:
bfe.u32 %r792, %r28, 7, 1;
setp.ne.s32	%p146, %r1104, %r792;
@%p146 bra BB19_186;

cvt.u64.u32	%rd934, %r48;
ld.shared.u16 %rs281, [%rd231];
cvt.u64.u32	%rd938, %r255;
ld.shared.u16 %rs282, [%rd229];
st.shared.u16 [%rd231], %rs282;
st.shared.u16 [%rd229], %rs281;
mul.wide.u32 %rd941, %r48, 8;
add.s64 %rd943, %rd74, %rd941;
ld.shared.u64 %rd944, [%rd943];
mul.wide.u32 %rd945, %r255, 8;
add.s64 %rd946, %rd74, %rd945;
ld.shared.u64 %rd947, [%rd946];
st.shared.u64 [%rd943], %rd947;
st.shared.u64 [%rd946], %rd944;
add.s64 %rd949, %rd75, %rd934;
ld.shared.u8 %rs283, [%rd949];
add.s64 %rd950, %rd75, %rd938;
ld.shared.u8 %rs284, [%rd950];
st.shared.u8 [%rd949], %rs284;
st.shared.u8 [%rd950], %rs283;

BB19_186:
bar.sync 0;
ld.shared.u16 %rs285, [%rd155];
ld.shared.u16 %rs286, [%rd153];

	{ cvt.f32.f16 %f69, %rs285;}


	
	{ cvt.f32.f16 %f70, %rs286;}


	setp.geu.f32	%p147, %f69, %f70;
@%p147 bra BB19_188;

cvt.u64.u32	%rd956, %r40;
add.s64 %rd958, %rd75, %rd956;
ld.shared.u8 %rs287, [%rd958];
mov.u32 %r1105, 1;
setp.ne.s16	%p148, %rs287, 0;
@%p148 bra BB19_189;

BB19_188:
cvt.u64.u32	%rd959, %r201;
add.s64 %rd961, %rd75, %rd959;
ld.shared.u8 %rs288, [%rd961];
setp.eq.s16	%p149, %rs288, 0;
selp.u32	%r1105, 1, 0, %p149;

BB19_189:
bfe.u32 %r814, %r28, 7, 1;
setp.ne.s32	%p150, %r1105, %r814;
@%p150 bra BB19_191;

cvt.u64.u32	%rd962, %r40;
ld.shared.u16 %rs289, [%rd155];
cvt.u64.u32	%rd966, %r201;
ld.shared.u16 %rs290, [%rd153];
st.shared.u16 [%rd155], %rs290;
st.shared.u16 [%rd153], %rs289;
mul.wide.u32 %rd969, %r40, 8;
add.s64 %rd971, %rd74, %rd969;
ld.shared.u64 %rd972, [%rd971];
mul.wide.u32 %rd973, %r201, 8;
add.s64 %rd974, %rd74, %rd973;
ld.shared.u64 %rd975, [%rd974];
st.shared.u64 [%rd971], %rd975;
st.shared.u64 [%rd974], %rd972;
add.s64 %rd977, %rd75, %rd962;
ld.shared.u8 %rs291, [%rd977];
add.s64 %rd978, %rd75, %rd966;
ld.shared.u8 %rs292, [%rd978];
st.shared.u8 [%rd977], %rs292;
st.shared.u8 [%rd978], %rs291;

BB19_191:
bar.sync 0;
ld.shared.u16 %rs293, [%rd107];
ld.shared.u16 %rs294, [%rd105];

	{ cvt.f32.f16 %f71, %rs293;}


	
	{ cvt.f32.f16 %f72, %rs294;}


	setp.geu.f32	%p151, %f71, %f72;
@%p151 bra BB19_193;

cvt.u64.u32	%rd984, %r34;
add.s64 %rd986, %rd75, %rd984;
ld.shared.u8 %rs295, [%rd986];
mov.u32 %r1106, 1;
setp.ne.s16	%p152, %rs295, 0;
@%p152 bra BB19_194;

BB19_193:
cvt.u64.u32	%rd987, %r169;
add.s64 %rd989, %rd75, %rd987;
ld.shared.u8 %rs296, [%rd989];
setp.eq.s16	%p153, %rs296, 0;
selp.u32	%r1106, 1, 0, %p153;

BB19_194:
bfe.u32 %r836, %r28, 7, 1;
setp.ne.s32	%p154, %r1106, %r836;
@%p154 bra BB19_196;

cvt.u64.u32	%rd990, %r34;
ld.shared.u16 %rs297, [%rd107];
cvt.u64.u32	%rd994, %r169;
ld.shared.u16 %rs298, [%rd105];
st.shared.u16 [%rd107], %rs298;
st.shared.u16 [%rd105], %rs297;
mul.wide.u32 %rd997, %r34, 8;
add.s64 %rd999, %rd74, %rd997;
ld.shared.u64 %rd1000, [%rd999];
mul.wide.u32 %rd1001, %r169, 8;
add.s64 %rd1002, %rd74, %rd1001;
ld.shared.u64 %rd1003, [%rd1002];
st.shared.u64 [%rd999], %rd1003;
st.shared.u64 [%rd1002], %rd1000;
add.s64 %rd1005, %rd75, %rd990;
ld.shared.u8 %rs299, [%rd1005];
add.s64 %rd1006, %rd75, %rd994;
ld.shared.u8 %rs300, [%rd1006];
st.shared.u8 [%rd1005], %rs300;
st.shared.u8 [%rd1006], %rs299;

BB19_196:
bar.sync 0;
ld.shared.u16 %rs301, [%rd85];
ld.shared.u16 %rs302, [%rd85+2];

	{ cvt.f32.f16 %f73, %rs301;}


	
	{ cvt.f32.f16 %f74, %rs302;}


	setp.geu.f32	%p155, %f73, %f74;
@%p155 bra BB19_198;

cvt.u64.u32	%rd1010, %r157;
add.s64 %rd1012, %rd75, %rd1010;
ld.shared.u8 %rs303, [%rd1012];
mov.u32 %r1107, 1;
setp.ne.s16	%p156, %rs303, 0;
@%p156 bra BB19_199;

BB19_198:
cvt.u64.u32	%rd1013, %r157;
add.s64 %rd1015, %rd75, %rd1013;
ld.shared.u8 %rs304, [%rd1015+1];
setp.eq.s16	%p157, %rs304, 0;
selp.u32	%r1107, 1, 0, %p157;

BB19_199:
bfe.u32 %r850, %r28, 7, 1;
setp.ne.s32	%p158, %r1107, %r850;
@%p158 bra BB19_201;

cvt.u64.u32	%rd1016, %r157;
ld.shared.u16 %rs305, [%rd85];
ld.shared.u16 %rs306, [%rd85+2];
st.shared.u16 [%rd85], %rs306;
st.shared.u16 [%rd85+2], %rs305;
mul.wide.u32 %rd1020, %r157, 8;
add.s64 %rd1022, %rd74, %rd1020;
ld.shared.u64 %rd1023, [%rd1022];
ld.shared.u64 %rd1024, [%rd1022+8];
st.shared.u64 [%rd1022], %rd1024;
st.shared.u64 [%rd1022+8], %rd1023;
add.s64 %rd1026, %rd75, %rd1016;
ld.shared.u8 %rs307, [%rd1026];
ld.shared.u8 %rs308, [%rd1026+1];
st.shared.u8 [%rd1026], %rs308;
st.shared.u8 [%rd1026+1], %rs307;

BB19_201:
mov.u32 %r1108, 256;

BB19_202:
bar.sync 0;
add.s32 %r855, %r1108, -1;
and.b32 %r856, %r855, %r28;
sub.s32 %r858, %r157, %r856;
add.s32 %r859, %r858, %r1108;
cvt.u64.u32	%rd21, %r859;
mul.wide.u32 %rd1027, %r859, 2;
add.s64 %rd25, %rd72, %rd1027;
add.s64 %rd22, %rd75, %rd21;
cvt.u64.u32	%rd23, %r858;
mul.wide.u32 %rd1030, %r858, 2;
add.s64 %rd24, %rd72, %rd1030;
ld.shared.u16 %rs309, [%rd24];
ld.shared.u16 %rs310, [%rd25];

	{ cvt.f32.f16 %f75, %rs309;}


	
	{ cvt.f32.f16 %f76, %rs310;}


	add.s64 %rd26, %rd75, %rd23;
setp.geu.f32	%p159, %f75, %f76;
@%p159 bra BB19_204;

ld.shared.u8 %rs311, [%rd26];
mov.u32 %r1109, 1;
setp.ne.s16	%p160, %rs311, 0;
@%p160 bra BB19_205;

BB19_204:
ld.shared.u8 %rs312, [%rd22];
setp.eq.s16	%p161, %rs312, 0;
selp.u32	%r1109, 1, 0, %p161;

BB19_205:
bfe.u32 %r862, %r28, 8, 1;
setp.ne.s32	%p162, %r1109, %r862;
@%p162 bra BB19_207;

shl.b64 %rd1031, %rd21, 3;
add.s64 %rd1033, %rd74, %rd1031;
ld.shared.u16 %rs313, [%rd24];
ld.shared.u16 %rs314, [%rd25];
st.shared.u16 [%rd24], %rs314;
st.shared.u16 [%rd25], %rs313;
shl.b64 %rd1034, %rd23, 3;
add.s64 %rd1035, %rd74, %rd1034;
ld.shared.u64 %rd1036, [%rd1035];
ld.shared.u64 %rd1037, [%rd1033];
st.shared.u64 [%rd1035], %rd1037;
st.shared.u64 [%rd1033], %rd1036;
ld.shared.u8 %rs315, [%rd26];
ld.shared.u8 %rs316, [%rd22];
st.shared.u8 [%rd26], %rs316;
st.shared.u8 [%rd22], %rs315;

BB19_207:
shr.u32 %r120, %r1108, 1;
bar.sync 0;
add.s32 %r863, %r120, -1;
and.b32 %r865, %r863, %r28;
sub.s32 %r867, %r157, %r865;
add.s32 %r868, %r867, %r120;
cvt.u64.u32	%rd27, %r868;
mul.wide.u32 %rd1038, %r868, 2;
add.s64 %rd31, %rd72, %rd1038;
add.s64 %rd28, %rd75, %rd27;
cvt.u64.u32	%rd29, %r867;
mul.wide.u32 %rd1041, %r867, 2;
add.s64 %rd30, %rd72, %rd1041;
ld.shared.u16 %rs317, [%rd30];
ld.shared.u16 %rs318, [%rd31];

	{ cvt.f32.f16 %f77, %rs317;}


	
	{ cvt.f32.f16 %f78, %rs318;}


	add.s64 %rd32, %rd75, %rd29;
setp.geu.f32	%p163, %f77, %f78;
@%p163 bra BB19_209;

ld.shared.u8 %rs319, [%rd32];
mov.u32 %r1110, 1;
setp.ne.s16	%p164, %rs319, 0;
@%p164 bra BB19_210;

BB19_209:
ld.shared.u8 %rs320, [%rd28];
setp.eq.s16	%p165, %rs320, 0;
selp.u32	%r1110, 1, 0, %p165;

BB19_210:
bfe.u32 %r871, %r28, 8, 1;
setp.ne.s32	%p166, %r1110, %r871;
@%p166 bra BB19_212;

shl.b64 %rd1042, %rd27, 3;
add.s64 %rd1044, %rd74, %rd1042;
ld.shared.u16 %rs321, [%rd30];
ld.shared.u16 %rs322, [%rd31];
st.shared.u16 [%rd30], %rs322;
st.shared.u16 [%rd31], %rs321;
shl.b64 %rd1045, %rd29, 3;
add.s64 %rd1046, %rd74, %rd1045;
ld.shared.u64 %rd1047, [%rd1046];
ld.shared.u64 %rd1048, [%rd1044];
st.shared.u64 [%rd1046], %rd1048;
st.shared.u64 [%rd1044], %rd1047;
ld.shared.u8 %rs323, [%rd32];
ld.shared.u8 %rs324, [%rd28];
st.shared.u8 [%rd32], %rs324;
st.shared.u8 [%rd28], %rs323;

BB19_212:
shr.u32 %r123, %r1108, 2;
bar.sync 0;
add.s32 %r872, %r123, -1;
and.b32 %r874, %r872, %r28;
sub.s32 %r876, %r157, %r874;
add.s32 %r877, %r876, %r123;
cvt.u64.u32	%rd33, %r877;
mul.wide.u32 %rd1049, %r877, 2;
add.s64 %rd37, %rd72, %rd1049;
add.s64 %rd34, %rd75, %rd33;
cvt.u64.u32	%rd35, %r876;
mul.wide.u32 %rd1052, %r876, 2;
add.s64 %rd36, %rd72, %rd1052;
ld.shared.u16 %rs325, [%rd36];
ld.shared.u16 %rs326, [%rd37];

	{ cvt.f32.f16 %f79, %rs325;}


	
	{ cvt.f32.f16 %f80, %rs326;}


	add.s64 %rd38, %rd75, %rd35;
setp.geu.f32	%p167, %f79, %f80;
@%p167 bra BB19_214;

ld.shared.u8 %rs327, [%rd38];
mov.u32 %r1111, 1;
setp.ne.s16	%p168, %rs327, 0;
@%p168 bra BB19_215;

BB19_214:
ld.shared.u8 %rs328, [%rd34];
setp.eq.s16	%p169, %rs328, 0;
selp.u32	%r1111, 1, 0, %p169;

BB19_215:
bfe.u32 %r880, %r28, 8, 1;
setp.ne.s32	%p170, %r1111, %r880;
@%p170 bra BB19_217;

shl.b64 %rd1053, %rd33, 3;
add.s64 %rd1055, %rd74, %rd1053;
ld.shared.u16 %rs329, [%rd36];
ld.shared.u16 %rs330, [%rd37];
st.shared.u16 [%rd36], %rs330;
st.shared.u16 [%rd37], %rs329;
shl.b64 %rd1056, %rd35, 3;
add.s64 %rd1057, %rd74, %rd1056;
ld.shared.u64 %rd1058, [%rd1057];
ld.shared.u64 %rd1059, [%rd1055];
st.shared.u64 [%rd1057], %rd1059;
st.shared.u64 [%rd1055], %rd1058;
ld.shared.u8 %rs331, [%rd38];
ld.shared.u8 %rs332, [%rd34];
st.shared.u8 [%rd38], %rs332;
st.shared.u8 [%rd34], %rs331;

BB19_217:
shr.u32 %r1108, %r1108, 3;
setp.ne.s32	%p171, %r1108, 0;
@%p171 bra BB19_202;

bar.sync 0;
and.b32 %r881, %r28, 511;
sub.s32 %r882, %r157, %r881;
add.s32 %r883, %r882, 512;
cvt.u64.u32	%rd39, %r883;
mul.wide.u32 %rd1060, %r883, 2;
add.s64 %rd42, %rd72, %rd1060;
cvt.u64.u32	%rd40, %r882;
mul.wide.u32 %rd1062, %r882, 2;
add.s64 %rd41, %rd72, %rd1062;
ld.shared.u16 %rs333, [%rd41];
ld.shared.u16 %rs334, [%rd42];

	{ cvt.f32.f16 %f81, %rs333;}


	
	{ cvt.f32.f16 %f82, %rs334;}


	add.s64 %rd43, %rd75, %rd40;
setp.geu.f32	%p172, %f81, %f82;
@%p172 bra BB19_220;

ld.shared.u8 %rs335, [%rd43];
setp.ne.s16	%p173, %rs335, 0;
@%p173 bra BB19_222;

BB19_220:
add.s64 %rd44, %rd75, %rd39;
ld.shared.u8 %rs7, [%rd44];
setp.eq.s16	%p174, %rs7, 0;
@%p174 bra BB19_222;

shl.b64 %rd1065, %rd39, 3;
add.s64 %rd1067, %rd74, %rd1065;
ld.shared.u16 %rs336, [%rd41];
ld.shared.u16 %rs337, [%rd42];
st.shared.u16 [%rd41], %rs337;
st.shared.u16 [%rd42], %rs336;
shl.b64 %rd1068, %rd40, 3;
add.s64 %rd1069, %rd74, %rd1068;
ld.shared.u64 %rd1070, [%rd1069];
ld.shared.u64 %rd1071, [%rd1067];
st.shared.u64 [%rd1069], %rd1071;
st.shared.u64 [%rd1067], %rd1070;
ld.shared.u8 %rs338, [%rd43];
st.shared.u8 [%rd43], %rs7;
st.shared.u8 [%rd44], %rs338;

BB19_222:
bar.sync 0;
shl.b32 %r1051, %r28, 1;
mov.u64 %rd1326, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r885, %r28, 255;
sub.s32 %r887, %r1051, %r885;
add.s32 %r888, %r887, 256;
cvt.u64.u32	%rd45, %r888;
mul.wide.u32 %rd1072, %r888, 2;
add.s64 %rd48, %rd1326, %rd1072;
cvt.u64.u32	%rd46, %r887;
mul.wide.u32 %rd1074, %r887, 2;
add.s64 %rd47, %rd1326, %rd1074;
ld.shared.u16 %rs339, [%rd47];
ld.shared.u16 %rs340, [%rd48];

	{ cvt.f32.f16 %f83, %rs339;}


	
	{ cvt.f32.f16 %f84, %rs340;}


	add.s64 %rd49, %rd75, %rd46;
setp.geu.f32	%p175, %f83, %f84;
@%p175 bra BB19_224;

ld.shared.u8 %rs341, [%rd49];
setp.ne.s16	%p176, %rs341, 0;
@%p176 bra BB19_226;

BB19_224:
add.s64 %rd50, %rd75, %rd45;
ld.shared.u8 %rs8, [%rd50];
setp.eq.s16	%p177, %rs8, 0;
@%p177 bra BB19_226;

shl.b64 %rd1077, %rd45, 3;
add.s64 %rd1079, %rd74, %rd1077;
ld.shared.u16 %rs342, [%rd47];
ld.shared.u16 %rs343, [%rd48];
st.shared.u16 [%rd47], %rs343;
st.shared.u16 [%rd48], %rs342;
shl.b64 %rd1080, %rd46, 3;
add.s64 %rd1081, %rd74, %rd1080;
ld.shared.u64 %rd1082, [%rd1081];
ld.shared.u64 %rd1083, [%rd1079];
st.shared.u64 [%rd1081], %rd1083;
st.shared.u64 [%rd1079], %rd1082;
ld.shared.u8 %rs344, [%rd49];
st.shared.u8 [%rd49], %rs8;
st.shared.u8 [%rd50], %rs344;

BB19_226:
bar.sync 0;
mul.wide.u32 %rd1332, %r691, 2;
mov.u64 %rd1331, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1330, %rd1331, %rd1332;
ld.shared.u16 %rs345, [%rd815];
ld.shared.u16 %rs346, [%rd1330];

	{ cvt.f32.f16 %f85, %rs345;}


	
	{ cvt.f32.f16 %f86, %rs346;}


	setp.geu.f32	%p178, %f85, %f86;
@%p178 bra BB19_228;

cvt.u64.u32	%rd1089, %r100;
add.s64 %rd1091, %rd75, %rd1089;
ld.shared.u8 %rs347, [%rd1091];
setp.ne.s16	%p179, %rs347, 0;
@%p179 bra BB19_230;

BB19_228:
cvt.u64.u32	%rd1092, %r691;
add.s64 %rd1094, %rd75, %rd1092;
ld.shared.u8 %rs9, [%rd1094];
setp.eq.s16	%p180, %rs9, 0;
@%p180 bra BB19_230;

mul.wide.u32 %rd1329, %r691, 2;
mov.u64 %rd1328, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1327, %rd1328, %rd1329;
cvt.u64.u32	%rd1095, %r100;
ld.shared.u16 %rs348, [%rd815];
ld.shared.u16 %rs349, [%rd1327];
st.shared.u16 [%rd815], %rs349;
st.shared.u16 [%rd1327], %rs348;
mul.wide.u32 %rd1102, %r100, 8;
add.s64 %rd1104, %rd74, %rd1102;
ld.shared.u64 %rd1105, [%rd1104];
mul.wide.u32 %rd1106, %r691, 8;
add.s64 %rd1107, %rd74, %rd1106;
ld.shared.u64 %rd1108, [%rd1107];
st.shared.u64 [%rd1104], %rd1108;
st.shared.u64 [%rd1107], %rd1105;
add.s64 %rd1110, %rd75, %rd1095;
ld.shared.u8 %rs350, [%rd1110];
st.shared.u8 [%rd1110], %rs9;
st.shared.u8 [%rd1094], %rs350;

BB19_230:
bar.sync 0;
ld.shared.u16 %rs351, [%rd627];
ld.shared.u16 %rs352, [%rd625];

	{ cvt.f32.f16 %f87, %rs351;}


	
	{ cvt.f32.f16 %f88, %rs352;}


	setp.geu.f32	%p181, %f87, %f88;
@%p181 bra BB19_232;

cvt.u64.u32	%rd1117, %r84;
add.s64 %rd1119, %rd75, %rd1117;
ld.shared.u8 %rs353, [%rd1119];
setp.ne.s16	%p182, %rs353, 0;
@%p182 bra BB19_234;

BB19_232:
cvt.u64.u32	%rd1120, %r549;
add.s64 %rd1122, %rd75, %rd1120;
ld.shared.u8 %rs10, [%rd1122];
setp.eq.s16	%p183, %rs10, 0;
@%p183 bra BB19_234;

cvt.u64.u32	%rd1123, %r84;
ld.shared.u16 %rs354, [%rd627];
ld.shared.u16 %rs355, [%rd625];
st.shared.u16 [%rd627], %rs355;
st.shared.u16 [%rd625], %rs354;
mul.wide.u32 %rd1130, %r84, 8;
add.s64 %rd1132, %rd74, %rd1130;
ld.shared.u64 %rd1133, [%rd1132];
mul.wide.u32 %rd1134, %r549, 8;
add.s64 %rd1135, %rd74, %rd1134;
ld.shared.u64 %rd1136, [%rd1135];
st.shared.u64 [%rd1132], %rd1136;
st.shared.u64 [%rd1135], %rd1133;
add.s64 %rd1138, %rd75, %rd1123;
ld.shared.u8 %rs356, [%rd1138];
st.shared.u8 [%rd1138], %rs10;
st.shared.u8 [%rd1122], %rs356;

BB19_234:
bar.sync 0;
ld.shared.u16 %rs357, [%rd467];
ld.shared.u16 %rs358, [%rd465];

	{ cvt.f32.f16 %f89, %rs357;}


	
	{ cvt.f32.f16 %f90, %rs358;}


	setp.geu.f32	%p184, %f89, %f90;
@%p184 bra BB19_236;

cvt.u64.u32	%rd1145, %r70;
add.s64 %rd1147, %rd75, %rd1145;
ld.shared.u8 %rs359, [%rd1147];
setp.ne.s16	%p185, %rs359, 0;
@%p185 bra BB19_238;

BB19_236:
cvt.u64.u32	%rd1148, %r429;
add.s64 %rd1150, %rd75, %rd1148;
ld.shared.u8 %rs11, [%rd1150];
setp.eq.s16	%p186, %rs11, 0;
@%p186 bra BB19_238;

cvt.u64.u32	%rd1151, %r70;
ld.shared.u16 %rs360, [%rd467];
ld.shared.u16 %rs361, [%rd465];
st.shared.u16 [%rd467], %rs361;
st.shared.u16 [%rd465], %rs360;
mul.wide.u32 %rd1158, %r70, 8;
add.s64 %rd1160, %rd74, %rd1158;
ld.shared.u64 %rd1161, [%rd1160];
mul.wide.u32 %rd1162, %r429, 8;
add.s64 %rd1163, %rd74, %rd1162;
ld.shared.u64 %rd1164, [%rd1163];
st.shared.u64 [%rd1160], %rd1164;
st.shared.u64 [%rd1163], %rd1161;
add.s64 %rd1166, %rd75, %rd1151;
ld.shared.u8 %rs362, [%rd1166];
st.shared.u8 [%rd1166], %rs11;
st.shared.u8 [%rd1150], %rs362;

BB19_238:
bar.sync 0;
ld.shared.u16 %rs363, [%rd335];
ld.shared.u16 %rs364, [%rd333];

	{ cvt.f32.f16 %f91, %rs363;}


	
	{ cvt.f32.f16 %f92, %rs364;}


	setp.geu.f32	%p187, %f91, %f92;
@%p187 bra BB19_240;

cvt.u64.u32	%rd1173, %r58;
add.s64 %rd1175, %rd75, %rd1173;
ld.shared.u8 %rs365, [%rd1175];
setp.ne.s16	%p188, %rs365, 0;
@%p188 bra BB19_242;

BB19_240:
cvt.u64.u32	%rd1176, %r331;
add.s64 %rd1178, %rd75, %rd1176;
ld.shared.u8 %rs12, [%rd1178];
setp.eq.s16	%p189, %rs12, 0;
@%p189 bra BB19_242;

cvt.u64.u32	%rd1179, %r58;
ld.shared.u16 %rs366, [%rd335];
ld.shared.u16 %rs367, [%rd333];
st.shared.u16 [%rd335], %rs367;
st.shared.u16 [%rd333], %rs366;
mul.wide.u32 %rd1186, %r58, 8;
add.s64 %rd1188, %rd74, %rd1186;
ld.shared.u64 %rd1189, [%rd1188];
mul.wide.u32 %rd1190, %r331, 8;
add.s64 %rd1191, %rd74, %rd1190;
ld.shared.u64 %rd1192, [%rd1191];
st.shared.u64 [%rd1188], %rd1192;
st.shared.u64 [%rd1191], %rd1189;
add.s64 %rd1194, %rd75, %rd1179;
ld.shared.u8 %rs368, [%rd1194];
st.shared.u8 [%rd1194], %rs12;
st.shared.u8 [%rd1178], %rs368;

BB19_242:
bar.sync 0;
ld.shared.u16 %rs369, [%rd231];
ld.shared.u16 %rs370, [%rd229];

	{ cvt.f32.f16 %f93, %rs369;}


	
	{ cvt.f32.f16 %f94, %rs370;}


	setp.geu.f32	%p190, %f93, %f94;
@%p190 bra BB19_244;

cvt.u64.u32	%rd1201, %r48;
add.s64 %rd1203, %rd75, %rd1201;
ld.shared.u8 %rs371, [%rd1203];
setp.ne.s16	%p191, %rs371, 0;
@%p191 bra BB19_246;

BB19_244:
cvt.u64.u32	%rd1204, %r255;
add.s64 %rd1206, %rd75, %rd1204;
ld.shared.u8 %rs13, [%rd1206];
setp.eq.s16	%p192, %rs13, 0;
@%p192 bra BB19_246;

cvt.u64.u32	%rd1207, %r48;
ld.shared.u16 %rs372, [%rd231];
ld.shared.u16 %rs373, [%rd229];
st.shared.u16 [%rd231], %rs373;
st.shared.u16 [%rd229], %rs372;
mul.wide.u32 %rd1214, %r48, 8;
add.s64 %rd1216, %rd74, %rd1214;
ld.shared.u64 %rd1217, [%rd1216];
mul.wide.u32 %rd1218, %r255, 8;
add.s64 %rd1219, %rd74, %rd1218;
ld.shared.u64 %rd1220, [%rd1219];
st.shared.u64 [%rd1216], %rd1220;
st.shared.u64 [%rd1219], %rd1217;
add.s64 %rd1222, %rd75, %rd1207;
ld.shared.u8 %rs374, [%rd1222];
st.shared.u8 [%rd1222], %rs13;
st.shared.u8 [%rd1206], %rs374;

BB19_246:
bar.sync 0;
ld.shared.u16 %rs375, [%rd155];
ld.shared.u16 %rs376, [%rd153];

	{ cvt.f32.f16 %f95, %rs375;}


	
	{ cvt.f32.f16 %f96, %rs376;}


	setp.geu.f32	%p193, %f95, %f96;
@%p193 bra BB19_248;

cvt.u64.u32	%rd1229, %r40;
add.s64 %rd1231, %rd75, %rd1229;
ld.shared.u8 %rs377, [%rd1231];
setp.ne.s16	%p194, %rs377, 0;
@%p194 bra BB19_250;

BB19_248:
cvt.u64.u32	%rd1232, %r201;
add.s64 %rd1234, %rd75, %rd1232;
ld.shared.u8 %rs14, [%rd1234];
setp.eq.s16	%p195, %rs14, 0;
@%p195 bra BB19_250;

cvt.u64.u32	%rd1235, %r40;
ld.shared.u16 %rs378, [%rd155];
ld.shared.u16 %rs379, [%rd153];
st.shared.u16 [%rd155], %rs379;
st.shared.u16 [%rd153], %rs378;
mul.wide.u32 %rd1242, %r40, 8;
add.s64 %rd1244, %rd74, %rd1242;
ld.shared.u64 %rd1245, [%rd1244];
mul.wide.u32 %rd1246, %r201, 8;
add.s64 %rd1247, %rd74, %rd1246;
ld.shared.u64 %rd1248, [%rd1247];
st.shared.u64 [%rd1244], %rd1248;
st.shared.u64 [%rd1247], %rd1245;
add.s64 %rd1250, %rd75, %rd1235;
ld.shared.u8 %rs380, [%rd1250];
st.shared.u8 [%rd1250], %rs14;
st.shared.u8 [%rd1234], %rs380;

BB19_250:
bar.sync 0;
ld.shared.u16 %rs381, [%rd107];
ld.shared.u16 %rs382, [%rd105];

	{ cvt.f32.f16 %f97, %rs381;}


	
	{ cvt.f32.f16 %f98, %rs382;}


	setp.geu.f32	%p196, %f97, %f98;
@%p196 bra BB19_252;

cvt.u64.u32	%rd1257, %r34;
add.s64 %rd1259, %rd75, %rd1257;
ld.shared.u8 %rs383, [%rd1259];
setp.ne.s16	%p197, %rs383, 0;
@%p197 bra BB19_254;

BB19_252:
cvt.u64.u32	%rd1260, %r169;
add.s64 %rd1262, %rd75, %rd1260;
ld.shared.u8 %rs15, [%rd1262];
setp.eq.s16	%p198, %rs15, 0;
@%p198 bra BB19_254;

cvt.u64.u32	%rd1263, %r34;
ld.shared.u16 %rs384, [%rd107];
ld.shared.u16 %rs385, [%rd105];
st.shared.u16 [%rd107], %rs385;
st.shared.u16 [%rd105], %rs384;
mul.wide.u32 %rd1270, %r34, 8;
add.s64 %rd1272, %rd74, %rd1270;
ld.shared.u64 %rd1273, [%rd1272];
mul.wide.u32 %rd1274, %r169, 8;
add.s64 %rd1275, %rd74, %rd1274;
ld.shared.u64 %rd1276, [%rd1275];
st.shared.u64 [%rd1272], %rd1276;
st.shared.u64 [%rd1275], %rd1273;
add.s64 %rd1278, %rd75, %rd1263;
ld.shared.u8 %rs386, [%rd1278];
st.shared.u8 [%rd1278], %rs15;
st.shared.u8 [%rd1262], %rs386;

BB19_254:
bar.sync 0;
ld.shared.u16 %rs387, [%rd85];
ld.shared.u16 %rs388, [%rd85+2];

	{ cvt.f32.f16 %f99, %rs387;}


	
	{ cvt.f32.f16 %f100, %rs388;}


	setp.geu.f32	%p199, %f99, %f100;
@%p199 bra BB19_256;

shl.b32 %r1050, %r28, 1;
cvt.u64.u32	%rd1283, %r1050;
add.s64 %rd1285, %rd75, %rd1283;
ld.shared.u8 %rs389, [%rd1285];
setp.ne.s16	%p200, %rs389, 0;
@%p200 bra BB19_258;

BB19_256:
shl.b32 %r1048, %r28, 1;
cvt.u64.u32	%rd1286, %r1048;
add.s64 %rd1288, %rd75, %rd1286;
ld.shared.u8 %rs16, [%rd1288+1];
setp.eq.s16	%p201, %rs16, 0;
@%p201 bra BB19_258;

shl.b32 %r1049, %r28, 1;
ld.shared.u16 %rs390, [%rd85];
ld.shared.u16 %rs391, [%rd85+2];
st.shared.u16 [%rd85], %rs391;
st.shared.u16 [%rd85+2], %rs390;
mul.wide.u32 %rd1293, %r1049, 8;
add.s64 %rd1295, %rd74, %rd1293;
ld.shared.u64 %rd1296, [%rd1295];
ld.shared.u64 %rd1297, [%rd1295+8];
st.shared.u64 [%rd1295], %rd1297;
st.shared.u64 [%rd1295+8], %rd1296;
ld.shared.u8 %rs392, [%rd1288];
st.shared.u8 [%rd1288], %rs16;
st.shared.u8 [%rd1288+1], %rs392;

BB19_258:
ld.param.u32 %r1040, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
setp.lt.u32	%p203, %r28, %r1040;
bar.sync 0;
@!%p203 bra BB19_260;
bra.uni BB19_259;

BB19_259:
ld.param.u32 %r1047, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.param.u32 %r1046, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mad.lo.s32 %r1032, %r28, %r1046, %r16;
ld.local.u64 %rd1300, [%rd2];
mul.wide.u32 %rd1301, %r1032, 2;
add.s64 %rd1302, %rd1300, %rd1301;
ld.shared.u16 %rs393, [%rd16];
st.u16 [%rd1302], %rs393;
ld.shared.u64 %rd1309, [%rd17];
mad.lo.s32 %r1033, %r28, %r1047, %r27;
ld.local.u64 %rd1310, [%rd3];
mul.wide.u32 %rd1311, %r1033, 8;
add.s64 %rd1312, %rd1310, %rd1311;
st.u64 [%rd1312], %rd1309;

BB19_260:
ld.param.u32 %r1042, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
add.s32 %r1041, %r28, 512;
setp.ge.u32	%p204, %r1041, %r1042;
@%p204 bra BB19_262;

add.s32 %r1045, %r28, 512;
ld.param.u32 %r1044, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
ld.param.u32 %r1043, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
mad.lo.s32 %r1038, %r1045, %r1043, %r16;
ld.local.u64 %rd1313, [%rd2];
mul.wide.u32 %rd1314, %r1038, 2;
add.s64 %rd1315, %rd1313, %rd1314;
ld.shared.u16 %rs394, [%rd16+1024];
st.u16 [%rd1315], %rs394;
ld.shared.u64 %rd1322, [%rd17+4096];
mad.lo.s32 %r1039, %r1045, %r1044, %r27;
ld.local.u64 %rd1323, [%rd3];
mul.wide.u32 %rd1324, %r1039, 8;
add.s64 %rd1325, %rd1323, %rd1324;
st.u64 [%rd1325], %rd1322;

BB19_262:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot20[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<121>;
.reg .b16 %rs<232>;
.reg .f32 %f<59>;
.reg .b32 %r<676>;
.reg .b64 %rd<812>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd811, __local_depot20;
cvta.local.u64 %SP, %rd811;
ld.param.u32 %r86, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r87, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r88, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r89, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r635, 0;
mov.pred %p4, 0;
@%p4 bra BB20_2;

BB20_1:
mul.wide.s32 %rd23, %r635, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r635, %r635, 1;
setp.lt.u32	%p5, %r635, 27;
@%p5 bra BB20_1;

BB20_2:
mov.u32 %r636, 0;
@%p4 bra BB20_4;

BB20_3:
mul.wide.s32 %rd27, %r636, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r636, %r636, 1;
setp.lt.u32	%p7, %r636, 27;
@%p7 bra BB20_3;

BB20_4:
mov.u32 %r92, %nctaid.y;
mov.u32 %r93, %ctaid.z;
mov.u32 %r94, %ctaid.y;
mad.lo.s32 %r95, %r92, %r93, %r94;
mov.u32 %r96, %nctaid.x;
mov.u32 %r97, %ctaid.x;
mad.lo.s32 %r5, %r95, %r96, %r97;
setp.ge.u32	%p8, %r5, %r86;
@%p8 bra BB20_158;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r637, %r6, -1;
mov.u32 %r98, 0;
setp.lt.s32	%p9, %r637, 1;
mov.u32 %r646, %r5;
mov.u32 %r653, %r98;
@%p9 bra BB20_8;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd807, %rd2, %rd31;
mov.u32 %r654, 0;
mov.u32 %r647, %r5;

BB20_7:
ld.local.u32 %r100, [%rd807+4];
rem.u32 %r101, %r647, %r100;
ld.local.u32 %r102, [%rd807+104];
mad.lo.s32 %r654, %r102, %r101, %r654;
div.u32 %r647, %r647, %r100;
add.s64 %rd807, %rd807, -4;
add.s32 %r637, %r637, -1;
setp.gt.s32	%p10, %r637, 0;
mov.u32 %r642, %r647;
mov.u32 %r646, %r642;
mov.u32 %r648, %r654;
mov.u32 %r653, %r648;
@%p10 bra BB20_7;

BB20_8:
mov.u32 %r15, %r653;
mov.u32 %r14, %r646;
ld.local.u32 %r104, [%rd2+108];
mad.lo.s32 %r16, %r104, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r638, %r17, -1;
setp.lt.s32	%p11, %r638, 1;
mov.u32 %r644, %r5;
mov.u32 %r651, %r98;
@%p11 bra BB20_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd808, %rd3, %rd32;
mov.u32 %r652, 0;
mov.u32 %r645, %r5;

BB20_10:
ld.local.u32 %r106, [%rd808+4];
rem.u32 %r107, %r645, %r106;
ld.local.u32 %r108, [%rd808+104];
mad.lo.s32 %r652, %r108, %r107, %r652;
div.u32 %r645, %r645, %r106;
add.s64 %rd808, %rd808, -4;
add.s32 %r638, %r638, -1;
setp.gt.s32	%p12, %r638, 0;
mov.u32 %r644, %r645;
mov.u32 %r651, %r652;
@%p12 bra BB20_10;

BB20_11:
ld.local.u32 %r109, [%rd3+108];
mad.lo.s32 %r27, %r109, %r644, %r651;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 64;
setp.lt.u32	%p1, %r28, %r87;
@%p1 bra BB20_13;
bra.uni BB20_12;

BB20_13:
mad.lo.s32 %r110, %r28, %r88, %r16;
ld.local.u64 %rd33, [%rd2];
mul.wide.u32 %rd34, %r110, 2;
add.s64 %rd35, %rd33, %rd34;
ld.u16 %rs230, [%rd35];
bra.uni BB20_14;

BB20_12:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs230, %f1;}



BB20_14:
mov.u64 %rd809, 0;
setp.ge.u32	%p13, %r28, %r87;
@%p13 bra BB20_16;

mad.lo.s32 %r111, %r28, %r89, %r27;
ld.local.u64 %rd37, [%rd3];
mul.wide.u32 %rd38, %r111, 8;
add.s64 %rd39, %rd37, %rd38;
ld.u64 %rd809, [%rd39];

BB20_16:
selp.u16	%rs15, 1, 0, %p1;
cvt.s64.s32	%rd40, %r28;
mul.wide.s32 %rd41, %r28, 2;
mov.u64 %rd42, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd42, %rd41;
st.shared.u16 [%rd16], %rs230;
mul.wide.s32 %rd43, %r28, 8;
mov.u64 %rd44, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd44, %rd43;
st.shared.u64 [%rd17], %rd809;
mov.u64 %rd45, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd45, %rd40;
st.shared.u8 [%rd18], %rs15;
setp.lt.u32	%p2, %r29, %r87;
@%p2 bra BB20_18;
bra.uni BB20_17;

BB20_18:
mad.lo.s32 %r112, %r29, %r88, %r16;
ld.local.u64 %rd46, [%rd2];
mul.wide.u32 %rd47, %r112, 2;
add.s64 %rd48, %rd46, %rd47;
ld.u16 %rs231, [%rd48];
bra.uni BB20_19;

BB20_17:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs231, %f2;}



BB20_19:
mov.u64 %rd810, 0;
setp.ge.u32	%p14, %r29, %r87;
@%p14 bra BB20_21;

mad.lo.s32 %r113, %r29, %r89, %r27;
ld.local.u64 %rd50, [%rd3];
mul.wide.u32 %rd51, %r113, 8;
add.s64 %rd52, %rd50, %rd51;
ld.u64 %rd810, [%rd52];

BB20_21:
selp.u16	%rs17, 1, 0, %p2;
st.shared.u16 [%rd16+128], %rs231;
st.shared.u64 [%rd17+512], %rd810;
st.shared.u8 [%rd18+64], %rs17;
shl.b32 %r30, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd53, %r30, 2;
add.s64 %rd55, %rd42, %rd53;
ld.shared.u16 %rs18, [%rd55];
ld.shared.u16 %rs19, [%rd55+2];

	{ cvt.f32.f16 %f3, %rs18;}


	
	{ cvt.f32.f16 %f4, %rs19;}


	setp.leu.f32	%p15, %f3, %f4;
@%p15 bra BB20_23;

cvt.u64.u32	%rd56, %r30;
add.s64 %rd58, %rd45, %rd56;
ld.shared.u8 %rs20, [%rd58];
mov.u32 %r655, 1;
setp.ne.s16	%p16, %rs20, 0;
@%p16 bra BB20_24;

BB20_23:
cvt.u64.u32	%rd59, %r30;
add.s64 %rd61, %rd45, %rd59;
ld.shared.u8 %rs21, [%rd61+1];
setp.eq.s16	%p17, %rs21, 0;
selp.u32	%r655, 1, 0, %p17;

BB20_24:
and.b32 %r120, %r28, 1;
setp.ne.s32	%p18, %r655, %r120;
@%p18 bra BB20_26;

mul.wide.u32 %rd62, %r30, 8;
add.s64 %rd64, %rd44, %rd62;
cvt.u64.u32	%rd65, %r30;
ld.shared.u16 %rs22, [%rd55];
ld.shared.u16 %rs23, [%rd55+2];
st.shared.u16 [%rd55], %rs23;
st.shared.u16 [%rd55+2], %rs22;
ld.shared.u64 %rd69, [%rd64];
ld.shared.u64 %rd70, [%rd64+8];
st.shared.u64 [%rd64], %rd70;
st.shared.u64 [%rd64+8], %rd69;
add.s64 %rd72, %rd45, %rd65;
ld.shared.u8 %rs24, [%rd72];
ld.shared.u8 %rs25, [%rd72+1];
st.shared.u8 [%rd72], %rs25;
st.shared.u8 [%rd72+1], %rs24;

BB20_26:
bar.sync 0;
sub.s32 %r35, %r30, %r120;
add.s32 %r126, %r35, 2;
mul.wide.u32 %rd73, %r126, 2;
add.s64 %rd75, %rd42, %rd73;
mul.wide.u32 %rd76, %r35, 2;
add.s64 %rd77, %rd42, %rd76;
ld.shared.u16 %rs26, [%rd77];
ld.shared.u16 %rs27, [%rd75];

	{ cvt.f32.f16 %f5, %rs26;}


	
	{ cvt.f32.f16 %f6, %rs27;}


	setp.leu.f32	%p19, %f5, %f6;
@%p19 bra BB20_28;

cvt.u64.u32	%rd78, %r35;
add.s64 %rd80, %rd45, %rd78;
ld.shared.u8 %rs28, [%rd80];
mov.u32 %r656, 1;
setp.ne.s16	%p20, %rs28, 0;
@%p20 bra BB20_29;

BB20_28:
cvt.u64.u32	%rd81, %r126;
add.s64 %rd83, %rd45, %rd81;
ld.shared.u8 %rs29, [%rd83];
setp.eq.s16	%p21, %rs29, 0;
selp.u32	%r656, 1, 0, %p21;

BB20_29:
bfe.u32 %r138, %r28, 1, 1;
setp.ne.s32	%p22, %r656, %r138;
@%p22 bra BB20_31;

mul.wide.u32 %rd84, %r35, 8;
add.s64 %rd86, %rd44, %rd84;
mul.wide.u32 %rd87, %r126, 8;
add.s64 %rd88, %rd44, %rd87;
cvt.u64.u32	%rd89, %r35;
ld.shared.u16 %rs30, [%rd77];
cvt.u64.u32	%rd93, %r126;
ld.shared.u16 %rs31, [%rd75];
st.shared.u16 [%rd77], %rs31;
st.shared.u16 [%rd75], %rs30;
ld.shared.u64 %rd96, [%rd86];
ld.shared.u64 %rd97, [%rd88];
st.shared.u64 [%rd86], %rd97;
st.shared.u64 [%rd88], %rd96;
add.s64 %rd99, %rd45, %rd89;
ld.shared.u8 %rs32, [%rd99];
add.s64 %rd100, %rd45, %rd93;
ld.shared.u8 %rs33, [%rd100];
st.shared.u8 [%rd99], %rs33;
st.shared.u8 [%rd100], %rs32;

BB20_31:
bar.sync 0;
ld.shared.u16 %rs34, [%rd55];
ld.shared.u16 %rs35, [%rd55+2];

	{ cvt.f32.f16 %f7, %rs34;}


	
	{ cvt.f32.f16 %f8, %rs35;}


	setp.leu.f32	%p23, %f7, %f8;
@%p23 bra BB20_33;

cvt.u64.u32	%rd104, %r30;
add.s64 %rd106, %rd45, %rd104;
ld.shared.u8 %rs36, [%rd106];
mov.u32 %r657, 1;
setp.ne.s16	%p24, %rs36, 0;
@%p24 bra BB20_34;

BB20_33:
cvt.u64.u32	%rd107, %r30;
add.s64 %rd109, %rd45, %rd107;
ld.shared.u8 %rs37, [%rd109+1];
setp.eq.s16	%p25, %rs37, 0;
selp.u32	%r657, 1, 0, %p25;

BB20_34:
bfe.u32 %r153, %r28, 1, 1;
setp.ne.s32	%p26, %r657, %r153;
@%p26 bra BB20_36;

cvt.u64.u32	%rd110, %r30;
ld.shared.u16 %rs38, [%rd55];
ld.shared.u16 %rs39, [%rd55+2];
st.shared.u16 [%rd55], %rs39;
st.shared.u16 [%rd55+2], %rs38;
mul.wide.u32 %rd114, %r30, 8;
add.s64 %rd116, %rd44, %rd114;
ld.shared.u64 %rd117, [%rd116];
ld.shared.u64 %rd118, [%rd116+8];
st.shared.u64 [%rd116], %rd118;
st.shared.u64 [%rd116+8], %rd117;
add.s64 %rd120, %rd45, %rd110;
ld.shared.u8 %rs40, [%rd120];
ld.shared.u8 %rs41, [%rd120+1];
st.shared.u8 [%rd120], %rs41;
st.shared.u8 [%rd120+1], %rs40;

BB20_36:
bar.sync 0;
and.b32 %r156, %r28, 3;
sub.s32 %r41, %r30, %r156;
add.s32 %r158, %r41, 4;
mul.wide.u32 %rd121, %r158, 2;
add.s64 %rd123, %rd42, %rd121;
mul.wide.u32 %rd124, %r41, 2;
add.s64 %rd125, %rd42, %rd124;
ld.shared.u16 %rs42, [%rd125];
ld.shared.u16 %rs43, [%rd123];

	{ cvt.f32.f16 %f9, %rs42;}


	
	{ cvt.f32.f16 %f10, %rs43;}


	setp.leu.f32	%p27, %f9, %f10;
@%p27 bra BB20_38;

cvt.u64.u32	%rd126, %r41;
add.s64 %rd128, %rd45, %rd126;
ld.shared.u8 %rs44, [%rd128];
mov.u32 %r658, 1;
setp.ne.s16	%p28, %rs44, 0;
@%p28 bra BB20_39;

BB20_38:
cvt.u64.u32	%rd129, %r158;
add.s64 %rd131, %rd45, %rd129;
ld.shared.u8 %rs45, [%rd131];
setp.eq.s16	%p29, %rs45, 0;
selp.u32	%r658, 1, 0, %p29;

BB20_39:
bfe.u32 %r170, %r28, 2, 1;
setp.ne.s32	%p30, %r658, %r170;
@%p30 bra BB20_41;

mul.wide.u32 %rd132, %r41, 8;
add.s64 %rd134, %rd44, %rd132;
mul.wide.u32 %rd135, %r158, 8;
add.s64 %rd136, %rd44, %rd135;
cvt.u64.u32	%rd137, %r41;
ld.shared.u16 %rs46, [%rd125];
cvt.u64.u32	%rd141, %r158;
ld.shared.u16 %rs47, [%rd123];
st.shared.u16 [%rd125], %rs47;
st.shared.u16 [%rd123], %rs46;
ld.shared.u64 %rd144, [%rd134];
ld.shared.u64 %rd145, [%rd136];
st.shared.u64 [%rd134], %rd145;
st.shared.u64 [%rd136], %rd144;
add.s64 %rd147, %rd45, %rd137;
ld.shared.u8 %rs48, [%rd147];
add.s64 %rd148, %rd45, %rd141;
ld.shared.u8 %rs49, [%rd148];
st.shared.u8 [%rd147], %rs49;
st.shared.u8 [%rd148], %rs48;

BB20_41:
bar.sync 0;
ld.shared.u16 %rs50, [%rd77];
ld.shared.u16 %rs51, [%rd75];

	{ cvt.f32.f16 %f11, %rs50;}


	
	{ cvt.f32.f16 %f12, %rs51;}


	setp.leu.f32	%p31, %f11, %f12;
@%p31 bra BB20_43;

cvt.u64.u32	%rd154, %r35;
add.s64 %rd156, %rd45, %rd154;
ld.shared.u8 %rs52, [%rd156];
mov.u32 %r659, 1;
setp.ne.s16	%p32, %rs52, 0;
@%p32 bra BB20_44;

BB20_43:
cvt.u64.u32	%rd157, %r126;
add.s64 %rd159, %rd45, %rd157;
ld.shared.u8 %rs53, [%rd159];
setp.eq.s16	%p33, %rs53, 0;
selp.u32	%r659, 1, 0, %p33;

BB20_44:
bfe.u32 %r193, %r28, 2, 1;
setp.ne.s32	%p34, %r659, %r193;
@%p34 bra BB20_46;

cvt.u64.u32	%rd160, %r35;
ld.shared.u16 %rs54, [%rd77];
cvt.u64.u32	%rd164, %r126;
ld.shared.u16 %rs55, [%rd75];
st.shared.u16 [%rd77], %rs55;
st.shared.u16 [%rd75], %rs54;
mul.wide.u32 %rd167, %r35, 8;
add.s64 %rd169, %rd44, %rd167;
ld.shared.u64 %rd170, [%rd169];
mul.wide.u32 %rd171, %r126, 8;
add.s64 %rd172, %rd44, %rd171;
ld.shared.u64 %rd173, [%rd172];
st.shared.u64 [%rd169], %rd173;
st.shared.u64 [%rd172], %rd170;
add.s64 %rd175, %rd45, %rd160;
ld.shared.u8 %rs56, [%rd175];
add.s64 %rd176, %rd45, %rd164;
ld.shared.u8 %rs57, [%rd176];
st.shared.u8 [%rd175], %rs57;
st.shared.u8 [%rd176], %rs56;

BB20_46:
bar.sync 0;
ld.shared.u16 %rs58, [%rd55];
ld.shared.u16 %rs59, [%rd55+2];

	{ cvt.f32.f16 %f13, %rs58;}


	
	{ cvt.f32.f16 %f14, %rs59;}


	setp.leu.f32	%p35, %f13, %f14;
@%p35 bra BB20_48;

cvt.u64.u32	%rd180, %r30;
add.s64 %rd182, %rd45, %rd180;
ld.shared.u8 %rs60, [%rd182];
mov.u32 %r660, 1;
setp.ne.s16	%p36, %rs60, 0;
@%p36 bra BB20_49;

BB20_48:
cvt.u64.u32	%rd183, %r30;
add.s64 %rd185, %rd45, %rd183;
ld.shared.u8 %rs61, [%rd185+1];
setp.eq.s16	%p37, %rs61, 0;
selp.u32	%r660, 1, 0, %p37;

BB20_49:
bfe.u32 %r207, %r28, 2, 1;
setp.ne.s32	%p38, %r660, %r207;
@%p38 bra BB20_51;

cvt.u64.u32	%rd186, %r30;
ld.shared.u16 %rs62, [%rd55];
ld.shared.u16 %rs63, [%rd55+2];
st.shared.u16 [%rd55], %rs63;
st.shared.u16 [%rd55+2], %rs62;
mul.wide.u32 %rd190, %r30, 8;
add.s64 %rd192, %rd44, %rd190;
ld.shared.u64 %rd193, [%rd192];
ld.shared.u64 %rd194, [%rd192+8];
st.shared.u64 [%rd192], %rd194;
st.shared.u64 [%rd192+8], %rd193;
add.s64 %rd196, %rd45, %rd186;
ld.shared.u8 %rs64, [%rd196];
ld.shared.u8 %rs65, [%rd196+1];
st.shared.u8 [%rd196], %rs65;
st.shared.u8 [%rd196+1], %rs64;

BB20_51:
bar.sync 0;
and.b32 %r210, %r28, 7;
sub.s32 %r49, %r30, %r210;
add.s32 %r212, %r49, 8;
mul.wide.u32 %rd197, %r212, 2;
add.s64 %rd199, %rd42, %rd197;
mul.wide.u32 %rd200, %r49, 2;
add.s64 %rd201, %rd42, %rd200;
ld.shared.u16 %rs66, [%rd201];
ld.shared.u16 %rs67, [%rd199];

	{ cvt.f32.f16 %f15, %rs66;}


	
	{ cvt.f32.f16 %f16, %rs67;}


	setp.leu.f32	%p39, %f15, %f16;
@%p39 bra BB20_53;

cvt.u64.u32	%rd202, %r49;
add.s64 %rd204, %rd45, %rd202;
ld.shared.u8 %rs68, [%rd204];
mov.u32 %r661, 1;
setp.ne.s16	%p40, %rs68, 0;
@%p40 bra BB20_54;

BB20_53:
cvt.u64.u32	%rd205, %r212;
add.s64 %rd207, %rd45, %rd205;
ld.shared.u8 %rs69, [%rd207];
setp.eq.s16	%p41, %rs69, 0;
selp.u32	%r661, 1, 0, %p41;

BB20_54:
bfe.u32 %r224, %r28, 3, 1;
setp.ne.s32	%p42, %r661, %r224;
@%p42 bra BB20_56;

mul.wide.u32 %rd208, %r49, 8;
add.s64 %rd210, %rd44, %rd208;
mul.wide.u32 %rd211, %r212, 8;
add.s64 %rd212, %rd44, %rd211;
cvt.u64.u32	%rd213, %r49;
ld.shared.u16 %rs70, [%rd201];
cvt.u64.u32	%rd217, %r212;
ld.shared.u16 %rs71, [%rd199];
st.shared.u16 [%rd201], %rs71;
st.shared.u16 [%rd199], %rs70;
ld.shared.u64 %rd220, [%rd210];
ld.shared.u64 %rd221, [%rd212];
st.shared.u64 [%rd210], %rd221;
st.shared.u64 [%rd212], %rd220;
add.s64 %rd223, %rd45, %rd213;
ld.shared.u8 %rs72, [%rd223];
add.s64 %rd224, %rd45, %rd217;
ld.shared.u8 %rs73, [%rd224];
st.shared.u8 [%rd223], %rs73;
st.shared.u8 [%rd224], %rs72;

BB20_56:
bar.sync 0;
ld.shared.u16 %rs74, [%rd125];
ld.shared.u16 %rs75, [%rd123];

	{ cvt.f32.f16 %f17, %rs74;}


	
	{ cvt.f32.f16 %f18, %rs75;}


	setp.leu.f32	%p43, %f17, %f18;
@%p43 bra BB20_58;

cvt.u64.u32	%rd230, %r41;
add.s64 %rd232, %rd45, %rd230;
ld.shared.u8 %rs76, [%rd232];
mov.u32 %r662, 1;
setp.ne.s16	%p44, %rs76, 0;
@%p44 bra BB20_59;

BB20_58:
cvt.u64.u32	%rd233, %r158;
add.s64 %rd235, %rd45, %rd233;
ld.shared.u8 %rs77, [%rd235];
setp.eq.s16	%p45, %rs77, 0;
selp.u32	%r662, 1, 0, %p45;

BB20_59:
bfe.u32 %r247, %r28, 3, 1;
setp.ne.s32	%p46, %r662, %r247;
@%p46 bra BB20_61;

cvt.u64.u32	%rd236, %r41;
ld.shared.u16 %rs78, [%rd125];
cvt.u64.u32	%rd240, %r158;
ld.shared.u16 %rs79, [%rd123];
st.shared.u16 [%rd125], %rs79;
st.shared.u16 [%rd123], %rs78;
mul.wide.u32 %rd243, %r41, 8;
add.s64 %rd245, %rd44, %rd243;
ld.shared.u64 %rd246, [%rd245];
mul.wide.u32 %rd247, %r158, 8;
add.s64 %rd248, %rd44, %rd247;
ld.shared.u64 %rd249, [%rd248];
st.shared.u64 [%rd245], %rd249;
st.shared.u64 [%rd248], %rd246;
add.s64 %rd251, %rd45, %rd236;
ld.shared.u8 %rs80, [%rd251];
add.s64 %rd252, %rd45, %rd240;
ld.shared.u8 %rs81, [%rd252];
st.shared.u8 [%rd251], %rs81;
st.shared.u8 [%rd252], %rs80;

BB20_61:
bar.sync 0;
ld.shared.u16 %rs82, [%rd77];
ld.shared.u16 %rs83, [%rd75];

	{ cvt.f32.f16 %f19, %rs82;}


	
	{ cvt.f32.f16 %f20, %rs83;}


	setp.leu.f32	%p47, %f19, %f20;
@%p47 bra BB20_63;

cvt.u64.u32	%rd258, %r35;
add.s64 %rd260, %rd45, %rd258;
ld.shared.u8 %rs84, [%rd260];
mov.u32 %r663, 1;
setp.ne.s16	%p48, %rs84, 0;
@%p48 bra BB20_64;

BB20_63:
cvt.u64.u32	%rd261, %r126;
add.s64 %rd263, %rd45, %rd261;
ld.shared.u8 %rs85, [%rd263];
setp.eq.s16	%p49, %rs85, 0;
selp.u32	%r663, 1, 0, %p49;

BB20_64:
bfe.u32 %r269, %r28, 3, 1;
setp.ne.s32	%p50, %r663, %r269;
@%p50 bra BB20_66;

cvt.u64.u32	%rd264, %r35;
ld.shared.u16 %rs86, [%rd77];
cvt.u64.u32	%rd268, %r126;
ld.shared.u16 %rs87, [%rd75];
st.shared.u16 [%rd77], %rs87;
st.shared.u16 [%rd75], %rs86;
mul.wide.u32 %rd271, %r35, 8;
add.s64 %rd273, %rd44, %rd271;
ld.shared.u64 %rd274, [%rd273];
mul.wide.u32 %rd275, %r126, 8;
add.s64 %rd276, %rd44, %rd275;
ld.shared.u64 %rd277, [%rd276];
st.shared.u64 [%rd273], %rd277;
st.shared.u64 [%rd276], %rd274;
add.s64 %rd279, %rd45, %rd264;
ld.shared.u8 %rs88, [%rd279];
add.s64 %rd280, %rd45, %rd268;
ld.shared.u8 %rs89, [%rd280];
st.shared.u8 [%rd279], %rs89;
st.shared.u8 [%rd280], %rs88;

BB20_66:
bar.sync 0;
ld.shared.u16 %rs90, [%rd55];
ld.shared.u16 %rs91, [%rd55+2];

	{ cvt.f32.f16 %f21, %rs90;}


	
	{ cvt.f32.f16 %f22, %rs91;}


	setp.leu.f32	%p51, %f21, %f22;
@%p51 bra BB20_68;

cvt.u64.u32	%rd284, %r30;
add.s64 %rd286, %rd45, %rd284;
ld.shared.u8 %rs92, [%rd286];
mov.u32 %r664, 1;
setp.ne.s16	%p52, %rs92, 0;
@%p52 bra BB20_69;

BB20_68:
cvt.u64.u32	%rd287, %r30;
add.s64 %rd289, %rd45, %rd287;
ld.shared.u8 %rs93, [%rd289+1];
setp.eq.s16	%p53, %rs93, 0;
selp.u32	%r664, 1, 0, %p53;

BB20_69:
bfe.u32 %r283, %r28, 3, 1;
setp.ne.s32	%p54, %r664, %r283;
@%p54 bra BB20_71;

cvt.u64.u32	%rd290, %r30;
ld.shared.u16 %rs94, [%rd55];
ld.shared.u16 %rs95, [%rd55+2];
st.shared.u16 [%rd55], %rs95;
st.shared.u16 [%rd55+2], %rs94;
mul.wide.u32 %rd294, %r30, 8;
add.s64 %rd296, %rd44, %rd294;
ld.shared.u64 %rd297, [%rd296];
ld.shared.u64 %rd298, [%rd296+8];
st.shared.u64 [%rd296], %rd298;
st.shared.u64 [%rd296+8], %rd297;
add.s64 %rd300, %rd45, %rd290;
ld.shared.u8 %rs96, [%rd300];
ld.shared.u8 %rs97, [%rd300+1];
st.shared.u8 [%rd300], %rs97;
st.shared.u8 [%rd300+1], %rs96;

BB20_71:
bar.sync 0;
and.b32 %r286, %r28, 15;
sub.s32 %r59, %r30, %r286;
add.s32 %r288, %r59, 16;
mul.wide.u32 %rd301, %r288, 2;
add.s64 %rd303, %rd42, %rd301;
mul.wide.u32 %rd304, %r59, 2;
add.s64 %rd305, %rd42, %rd304;
ld.shared.u16 %rs98, [%rd305];
ld.shared.u16 %rs99, [%rd303];

	{ cvt.f32.f16 %f23, %rs98;}


	
	{ cvt.f32.f16 %f24, %rs99;}


	setp.leu.f32	%p55, %f23, %f24;
@%p55 bra BB20_73;

cvt.u64.u32	%rd306, %r59;
add.s64 %rd308, %rd45, %rd306;
ld.shared.u8 %rs100, [%rd308];
mov.u32 %r665, 1;
setp.ne.s16	%p56, %rs100, 0;
@%p56 bra BB20_74;

BB20_73:
cvt.u64.u32	%rd309, %r288;
add.s64 %rd311, %rd45, %rd309;
ld.shared.u8 %rs101, [%rd311];
setp.eq.s16	%p57, %rs101, 0;
selp.u32	%r665, 1, 0, %p57;

BB20_74:
bfe.u32 %r300, %r28, 4, 1;
setp.ne.s32	%p58, %r665, %r300;
@%p58 bra BB20_76;

mul.wide.u32 %rd312, %r59, 8;
add.s64 %rd314, %rd44, %rd312;
mul.wide.u32 %rd315, %r288, 8;
add.s64 %rd316, %rd44, %rd315;
cvt.u64.u32	%rd317, %r59;
ld.shared.u16 %rs102, [%rd305];
cvt.u64.u32	%rd321, %r288;
ld.shared.u16 %rs103, [%rd303];
st.shared.u16 [%rd305], %rs103;
st.shared.u16 [%rd303], %rs102;
ld.shared.u64 %rd324, [%rd314];
ld.shared.u64 %rd325, [%rd316];
st.shared.u64 [%rd314], %rd325;
st.shared.u64 [%rd316], %rd324;
add.s64 %rd327, %rd45, %rd317;
ld.shared.u8 %rs104, [%rd327];
add.s64 %rd328, %rd45, %rd321;
ld.shared.u8 %rs105, [%rd328];
st.shared.u8 [%rd327], %rs105;
st.shared.u8 [%rd328], %rs104;

BB20_76:
bar.sync 0;
ld.shared.u16 %rs106, [%rd201];
ld.shared.u16 %rs107, [%rd199];

	{ cvt.f32.f16 %f25, %rs106;}


	
	{ cvt.f32.f16 %f26, %rs107;}


	setp.leu.f32	%p59, %f25, %f26;
@%p59 bra BB20_78;

cvt.u64.u32	%rd334, %r49;
add.s64 %rd336, %rd45, %rd334;
ld.shared.u8 %rs108, [%rd336];
mov.u32 %r666, 1;
setp.ne.s16	%p60, %rs108, 0;
@%p60 bra BB20_79;

BB20_78:
cvt.u64.u32	%rd337, %r212;
add.s64 %rd339, %rd45, %rd337;
ld.shared.u8 %rs109, [%rd339];
setp.eq.s16	%p61, %rs109, 0;
selp.u32	%r666, 1, 0, %p61;

BB20_79:
bfe.u32 %r323, %r28, 4, 1;
setp.ne.s32	%p62, %r666, %r323;
@%p62 bra BB20_81;

cvt.u64.u32	%rd340, %r49;
ld.shared.u16 %rs110, [%rd201];
cvt.u64.u32	%rd344, %r212;
ld.shared.u16 %rs111, [%rd199];
st.shared.u16 [%rd201], %rs111;
st.shared.u16 [%rd199], %rs110;
mul.wide.u32 %rd347, %r49, 8;
add.s64 %rd349, %rd44, %rd347;
ld.shared.u64 %rd350, [%rd349];
mul.wide.u32 %rd351, %r212, 8;
add.s64 %rd352, %rd44, %rd351;
ld.shared.u64 %rd353, [%rd352];
st.shared.u64 [%rd349], %rd353;
st.shared.u64 [%rd352], %rd350;
add.s64 %rd355, %rd45, %rd340;
ld.shared.u8 %rs112, [%rd355];
add.s64 %rd356, %rd45, %rd344;
ld.shared.u8 %rs113, [%rd356];
st.shared.u8 [%rd355], %rs113;
st.shared.u8 [%rd356], %rs112;

BB20_81:
bar.sync 0;
ld.shared.u16 %rs114, [%rd125];
ld.shared.u16 %rs115, [%rd123];

	{ cvt.f32.f16 %f27, %rs114;}


	
	{ cvt.f32.f16 %f28, %rs115;}


	setp.leu.f32	%p63, %f27, %f28;
@%p63 bra BB20_83;

cvt.u64.u32	%rd362, %r41;
add.s64 %rd364, %rd45, %rd362;
ld.shared.u8 %rs116, [%rd364];
mov.u32 %r667, 1;
setp.ne.s16	%p64, %rs116, 0;
@%p64 bra BB20_84;

BB20_83:
cvt.u64.u32	%rd365, %r158;
add.s64 %rd367, %rd45, %rd365;
ld.shared.u8 %rs117, [%rd367];
setp.eq.s16	%p65, %rs117, 0;
selp.u32	%r667, 1, 0, %p65;

BB20_84:
bfe.u32 %r345, %r28, 4, 1;
setp.ne.s32	%p66, %r667, %r345;
@%p66 bra BB20_86;

cvt.u64.u32	%rd368, %r41;
ld.shared.u16 %rs118, [%rd125];
cvt.u64.u32	%rd372, %r158;
ld.shared.u16 %rs119, [%rd123];
st.shared.u16 [%rd125], %rs119;
st.shared.u16 [%rd123], %rs118;
mul.wide.u32 %rd375, %r41, 8;
add.s64 %rd377, %rd44, %rd375;
ld.shared.u64 %rd378, [%rd377];
mul.wide.u32 %rd379, %r158, 8;
add.s64 %rd380, %rd44, %rd379;
ld.shared.u64 %rd381, [%rd380];
st.shared.u64 [%rd377], %rd381;
st.shared.u64 [%rd380], %rd378;
add.s64 %rd383, %rd45, %rd368;
ld.shared.u8 %rs120, [%rd383];
add.s64 %rd384, %rd45, %rd372;
ld.shared.u8 %rs121, [%rd384];
st.shared.u8 [%rd383], %rs121;
st.shared.u8 [%rd384], %rs120;

BB20_86:
bar.sync 0;
ld.shared.u16 %rs122, [%rd77];
ld.shared.u16 %rs123, [%rd75];

	{ cvt.f32.f16 %f29, %rs122;}


	
	{ cvt.f32.f16 %f30, %rs123;}


	setp.leu.f32	%p67, %f29, %f30;
@%p67 bra BB20_88;

cvt.u64.u32	%rd390, %r35;
add.s64 %rd392, %rd45, %rd390;
ld.shared.u8 %rs124, [%rd392];
mov.u32 %r668, 1;
setp.ne.s16	%p68, %rs124, 0;
@%p68 bra BB20_89;

BB20_88:
cvt.u64.u32	%rd393, %r126;
add.s64 %rd395, %rd45, %rd393;
ld.shared.u8 %rs125, [%rd395];
setp.eq.s16	%p69, %rs125, 0;
selp.u32	%r668, 1, 0, %p69;

BB20_89:
bfe.u32 %r367, %r28, 4, 1;
setp.ne.s32	%p70, %r668, %r367;
@%p70 bra BB20_91;

cvt.u64.u32	%rd396, %r35;
ld.shared.u16 %rs126, [%rd77];
cvt.u64.u32	%rd400, %r126;
ld.shared.u16 %rs127, [%rd75];
st.shared.u16 [%rd77], %rs127;
st.shared.u16 [%rd75], %rs126;
mul.wide.u32 %rd403, %r35, 8;
add.s64 %rd405, %rd44, %rd403;
ld.shared.u64 %rd406, [%rd405];
mul.wide.u32 %rd407, %r126, 8;
add.s64 %rd408, %rd44, %rd407;
ld.shared.u64 %rd409, [%rd408];
st.shared.u64 [%rd405], %rd409;
st.shared.u64 [%rd408], %rd406;
add.s64 %rd411, %rd45, %rd396;
ld.shared.u8 %rs128, [%rd411];
add.s64 %rd412, %rd45, %rd400;
ld.shared.u8 %rs129, [%rd412];
st.shared.u8 [%rd411], %rs129;
st.shared.u8 [%rd412], %rs128;

BB20_91:
bar.sync 0;
ld.shared.u16 %rs130, [%rd55];
ld.shared.u16 %rs131, [%rd55+2];

	{ cvt.f32.f16 %f31, %rs130;}


	
	{ cvt.f32.f16 %f32, %rs131;}


	setp.leu.f32	%p71, %f31, %f32;
@%p71 bra BB20_93;

cvt.u64.u32	%rd416, %r30;
add.s64 %rd418, %rd45, %rd416;
ld.shared.u8 %rs132, [%rd418];
mov.u32 %r669, 1;
setp.ne.s16	%p72, %rs132, 0;
@%p72 bra BB20_94;

BB20_93:
cvt.u64.u32	%rd419, %r30;
add.s64 %rd421, %rd45, %rd419;
ld.shared.u8 %rs133, [%rd421+1];
setp.eq.s16	%p73, %rs133, 0;
selp.u32	%r669, 1, 0, %p73;

BB20_94:
bfe.u32 %r381, %r28, 4, 1;
setp.ne.s32	%p74, %r669, %r381;
@%p74 bra BB20_96;

cvt.u64.u32	%rd422, %r30;
ld.shared.u16 %rs134, [%rd55];
ld.shared.u16 %rs135, [%rd55+2];
st.shared.u16 [%rd55], %rs135;
st.shared.u16 [%rd55+2], %rs134;
mul.wide.u32 %rd426, %r30, 8;
add.s64 %rd428, %rd44, %rd426;
ld.shared.u64 %rd429, [%rd428];
ld.shared.u64 %rd430, [%rd428+8];
st.shared.u64 [%rd428], %rd430;
st.shared.u64 [%rd428+8], %rd429;
add.s64 %rd432, %rd45, %rd422;
ld.shared.u8 %rs136, [%rd432];
ld.shared.u8 %rs137, [%rd432+1];
st.shared.u8 [%rd432], %rs137;
st.shared.u8 [%rd432+1], %rs136;

BB20_96:
bar.sync 0;
and.b32 %r384, %r28, 31;
sub.s32 %r71, %r30, %r384;
add.s32 %r386, %r71, 32;
mul.wide.u32 %rd433, %r386, 2;
add.s64 %rd435, %rd42, %rd433;
mul.wide.u32 %rd436, %r71, 2;
add.s64 %rd437, %rd42, %rd436;
ld.shared.u16 %rs138, [%rd437];
ld.shared.u16 %rs139, [%rd435];

	{ cvt.f32.f16 %f33, %rs138;}


	
	{ cvt.f32.f16 %f34, %rs139;}


	setp.leu.f32	%p75, %f33, %f34;
@%p75 bra BB20_98;

cvt.u64.u32	%rd438, %r71;
add.s64 %rd440, %rd45, %rd438;
ld.shared.u8 %rs140, [%rd440];
mov.u32 %r670, 1;
setp.ne.s16	%p76, %rs140, 0;
@%p76 bra BB20_99;

BB20_98:
cvt.u64.u32	%rd441, %r386;
add.s64 %rd443, %rd45, %rd441;
ld.shared.u8 %rs141, [%rd443];
setp.eq.s16	%p77, %rs141, 0;
selp.u32	%r670, 1, 0, %p77;

BB20_99:
bfe.u32 %r398, %r28, 5, 1;
setp.ne.s32	%p78, %r670, %r398;
@%p78 bra BB20_101;

mul.wide.u32 %rd444, %r71, 8;
add.s64 %rd446, %rd44, %rd444;
mul.wide.u32 %rd447, %r386, 8;
add.s64 %rd448, %rd44, %rd447;
cvt.u64.u32	%rd449, %r71;
ld.shared.u16 %rs142, [%rd437];
cvt.u64.u32	%rd453, %r386;
ld.shared.u16 %rs143, [%rd435];
st.shared.u16 [%rd437], %rs143;
st.shared.u16 [%rd435], %rs142;
ld.shared.u64 %rd456, [%rd446];
ld.shared.u64 %rd457, [%rd448];
st.shared.u64 [%rd446], %rd457;
st.shared.u64 [%rd448], %rd456;
add.s64 %rd459, %rd45, %rd449;
ld.shared.u8 %rs144, [%rd459];
add.s64 %rd460, %rd45, %rd453;
ld.shared.u8 %rs145, [%rd460];
st.shared.u8 [%rd459], %rs145;
st.shared.u8 [%rd460], %rs144;

BB20_101:
bar.sync 0;
ld.shared.u16 %rs146, [%rd305];
ld.shared.u16 %rs147, [%rd303];

	{ cvt.f32.f16 %f35, %rs146;}


	
	{ cvt.f32.f16 %f36, %rs147;}


	setp.leu.f32	%p79, %f35, %f36;
@%p79 bra BB20_103;

cvt.u64.u32	%rd466, %r59;
add.s64 %rd468, %rd45, %rd466;
ld.shared.u8 %rs148, [%rd468];
mov.u32 %r671, 1;
setp.ne.s16	%p80, %rs148, 0;
@%p80 bra BB20_104;

BB20_103:
cvt.u64.u32	%rd469, %r288;
add.s64 %rd471, %rd45, %rd469;
ld.shared.u8 %rs149, [%rd471];
setp.eq.s16	%p81, %rs149, 0;
selp.u32	%r671, 1, 0, %p81;

BB20_104:
bfe.u32 %r421, %r28, 5, 1;
setp.ne.s32	%p82, %r671, %r421;
@%p82 bra BB20_106;

cvt.u64.u32	%rd472, %r59;
ld.shared.u16 %rs150, [%rd305];
cvt.u64.u32	%rd476, %r288;
ld.shared.u16 %rs151, [%rd303];
st.shared.u16 [%rd305], %rs151;
st.shared.u16 [%rd303], %rs150;
mul.wide.u32 %rd479, %r59, 8;
add.s64 %rd481, %rd44, %rd479;
ld.shared.u64 %rd482, [%rd481];
mul.wide.u32 %rd483, %r288, 8;
add.s64 %rd484, %rd44, %rd483;
ld.shared.u64 %rd485, [%rd484];
st.shared.u64 [%rd481], %rd485;
st.shared.u64 [%rd484], %rd482;
add.s64 %rd487, %rd45, %rd472;
ld.shared.u8 %rs152, [%rd487];
add.s64 %rd488, %rd45, %rd476;
ld.shared.u8 %rs153, [%rd488];
st.shared.u8 [%rd487], %rs153;
st.shared.u8 [%rd488], %rs152;

BB20_106:
bar.sync 0;
ld.shared.u16 %rs154, [%rd201];
ld.shared.u16 %rs155, [%rd199];

	{ cvt.f32.f16 %f37, %rs154;}


	
	{ cvt.f32.f16 %f38, %rs155;}


	setp.leu.f32	%p83, %f37, %f38;
@%p83 bra BB20_108;

cvt.u64.u32	%rd494, %r49;
add.s64 %rd496, %rd45, %rd494;
ld.shared.u8 %rs156, [%rd496];
mov.u32 %r672, 1;
setp.ne.s16	%p84, %rs156, 0;
@%p84 bra BB20_109;

BB20_108:
cvt.u64.u32	%rd497, %r212;
add.s64 %rd499, %rd45, %rd497;
ld.shared.u8 %rs157, [%rd499];
setp.eq.s16	%p85, %rs157, 0;
selp.u32	%r672, 1, 0, %p85;

BB20_109:
bfe.u32 %r443, %r28, 5, 1;
setp.ne.s32	%p86, %r672, %r443;
@%p86 bra BB20_111;

cvt.u64.u32	%rd500, %r49;
ld.shared.u16 %rs158, [%rd201];
cvt.u64.u32	%rd504, %r212;
ld.shared.u16 %rs159, [%rd199];
st.shared.u16 [%rd201], %rs159;
st.shared.u16 [%rd199], %rs158;
mul.wide.u32 %rd507, %r49, 8;
add.s64 %rd509, %rd44, %rd507;
ld.shared.u64 %rd510, [%rd509];
mul.wide.u32 %rd511, %r212, 8;
add.s64 %rd512, %rd44, %rd511;
ld.shared.u64 %rd513, [%rd512];
st.shared.u64 [%rd509], %rd513;
st.shared.u64 [%rd512], %rd510;
add.s64 %rd515, %rd45, %rd500;
ld.shared.u8 %rs160, [%rd515];
add.s64 %rd516, %rd45, %rd504;
ld.shared.u8 %rs161, [%rd516];
st.shared.u8 [%rd515], %rs161;
st.shared.u8 [%rd516], %rs160;

BB20_111:
bar.sync 0;
ld.shared.u16 %rs162, [%rd125];
ld.shared.u16 %rs163, [%rd123];

	{ cvt.f32.f16 %f39, %rs162;}


	
	{ cvt.f32.f16 %f40, %rs163;}


	setp.leu.f32	%p87, %f39, %f40;
@%p87 bra BB20_113;

cvt.u64.u32	%rd522, %r41;
add.s64 %rd524, %rd45, %rd522;
ld.shared.u8 %rs164, [%rd524];
mov.u32 %r673, 1;
setp.ne.s16	%p88, %rs164, 0;
@%p88 bra BB20_114;

BB20_113:
cvt.u64.u32	%rd525, %r158;
add.s64 %rd527, %rd45, %rd525;
ld.shared.u8 %rs165, [%rd527];
setp.eq.s16	%p89, %rs165, 0;
selp.u32	%r673, 1, 0, %p89;

BB20_114:
bfe.u32 %r465, %r28, 5, 1;
setp.ne.s32	%p90, %r673, %r465;
@%p90 bra BB20_116;

cvt.u64.u32	%rd528, %r41;
ld.shared.u16 %rs166, [%rd125];
cvt.u64.u32	%rd532, %r158;
ld.shared.u16 %rs167, [%rd123];
st.shared.u16 [%rd125], %rs167;
st.shared.u16 [%rd123], %rs166;
mul.wide.u32 %rd535, %r41, 8;
add.s64 %rd537, %rd44, %rd535;
ld.shared.u64 %rd538, [%rd537];
mul.wide.u32 %rd539, %r158, 8;
add.s64 %rd540, %rd44, %rd539;
ld.shared.u64 %rd541, [%rd540];
st.shared.u64 [%rd537], %rd541;
st.shared.u64 [%rd540], %rd538;
add.s64 %rd543, %rd45, %rd528;
ld.shared.u8 %rs168, [%rd543];
add.s64 %rd544, %rd45, %rd532;
ld.shared.u8 %rs169, [%rd544];
st.shared.u8 [%rd543], %rs169;
st.shared.u8 [%rd544], %rs168;

BB20_116:
bar.sync 0;
ld.shared.u16 %rs170, [%rd77];
ld.shared.u16 %rs171, [%rd75];

	{ cvt.f32.f16 %f41, %rs170;}


	
	{ cvt.f32.f16 %f42, %rs171;}


	setp.leu.f32	%p91, %f41, %f42;
@%p91 bra BB20_118;

cvt.u64.u32	%rd550, %r35;
add.s64 %rd552, %rd45, %rd550;
ld.shared.u8 %rs172, [%rd552];
mov.u32 %r674, 1;
setp.ne.s16	%p92, %rs172, 0;
@%p92 bra BB20_119;

BB20_118:
cvt.u64.u32	%rd553, %r126;
add.s64 %rd555, %rd45, %rd553;
ld.shared.u8 %rs173, [%rd555];
setp.eq.s16	%p93, %rs173, 0;
selp.u32	%r674, 1, 0, %p93;

BB20_119:
bfe.u32 %r487, %r28, 5, 1;
setp.ne.s32	%p94, %r674, %r487;
@%p94 bra BB20_121;

cvt.u64.u32	%rd556, %r35;
ld.shared.u16 %rs174, [%rd77];
cvt.u64.u32	%rd560, %r126;
ld.shared.u16 %rs175, [%rd75];
st.shared.u16 [%rd77], %rs175;
st.shared.u16 [%rd75], %rs174;
mul.wide.u32 %rd563, %r35, 8;
add.s64 %rd565, %rd44, %rd563;
ld.shared.u64 %rd566, [%rd565];
mul.wide.u32 %rd567, %r126, 8;
add.s64 %rd568, %rd44, %rd567;
ld.shared.u64 %rd569, [%rd568];
st.shared.u64 [%rd565], %rd569;
st.shared.u64 [%rd568], %rd566;
add.s64 %rd571, %rd45, %rd556;
ld.shared.u8 %rs176, [%rd571];
add.s64 %rd572, %rd45, %rd560;
ld.shared.u8 %rs177, [%rd572];
st.shared.u8 [%rd571], %rs177;
st.shared.u8 [%rd572], %rs176;

BB20_121:
bar.sync 0;
ld.shared.u16 %rs178, [%rd55];
ld.shared.u16 %rs179, [%rd55+2];

	{ cvt.f32.f16 %f43, %rs178;}


	
	{ cvt.f32.f16 %f44, %rs179;}


	setp.leu.f32	%p95, %f43, %f44;
@%p95 bra BB20_123;

cvt.u64.u32	%rd576, %r30;
add.s64 %rd578, %rd45, %rd576;
ld.shared.u8 %rs180, [%rd578];
mov.u32 %r675, 1;
setp.ne.s16	%p96, %rs180, 0;
@%p96 bra BB20_124;

BB20_123:
cvt.u64.u32	%rd579, %r30;
add.s64 %rd581, %rd45, %rd579;
ld.shared.u8 %rs181, [%rd581+1];
setp.eq.s16	%p97, %rs181, 0;
selp.u32	%r675, 1, 0, %p97;

BB20_124:
bfe.u32 %r501, %r28, 5, 1;
setp.ne.s32	%p98, %r675, %r501;
@%p98 bra BB20_126;

cvt.u64.u32	%rd582, %r30;
ld.shared.u16 %rs182, [%rd55];
ld.shared.u16 %rs183, [%rd55+2];
st.shared.u16 [%rd55], %rs183;
st.shared.u16 [%rd55+2], %rs182;
mul.wide.u32 %rd586, %r30, 8;
add.s64 %rd588, %rd44, %rd586;
ld.shared.u64 %rd589, [%rd588];
ld.shared.u64 %rd590, [%rd588+8];
st.shared.u64 [%rd588], %rd590;
st.shared.u64 [%rd588+8], %rd589;
add.s64 %rd592, %rd45, %rd582;
ld.shared.u8 %rs184, [%rd592];
ld.shared.u8 %rs185, [%rd592+1];
st.shared.u8 [%rd592], %rs185;
st.shared.u8 [%rd592+1], %rs184;

BB20_126:
bar.sync 0;
and.b32 %r504, %r28, 63;
sub.s32 %r505, %r30, %r504;
add.s32 %r506, %r505, 64;
mul.wide.u32 %rd593, %r506, 2;
add.s64 %rd595, %rd42, %rd593;
mul.wide.u32 %rd596, %r505, 2;
add.s64 %rd597, %rd42, %rd596;
ld.shared.u16 %rs186, [%rd597];
ld.shared.u16 %rs187, [%rd595];

	{ cvt.f32.f16 %f45, %rs186;}


	
	{ cvt.f32.f16 %f46, %rs187;}


	setp.leu.f32	%p99, %f45, %f46;
@%p99 bra BB20_128;

cvt.u64.u32	%rd598, %r505;
add.s64 %rd600, %rd45, %rd598;
ld.shared.u8 %rs188, [%rd600];
setp.ne.s16	%p100, %rs188, 0;
@%p100 bra BB20_130;

BB20_128:
cvt.u64.u32	%rd601, %r506;
add.s64 %rd603, %rd45, %rd601;
ld.shared.u8 %rs7, [%rd603];
setp.eq.s16	%p101, %rs7, 0;
@%p101 bra BB20_130;

cvt.u64.u32	%rd604, %r505;
ld.shared.u16 %rs189, [%rd597];
ld.shared.u16 %rs190, [%rd595];
st.shared.u16 [%rd597], %rs190;
st.shared.u16 [%rd595], %rs189;
mul.wide.u32 %rd611, %r505, 8;
add.s64 %rd613, %rd44, %rd611;
ld.shared.u64 %rd614, [%rd613];
mul.wide.u32 %rd615, %r506, 8;
add.s64 %rd616, %rd44, %rd615;
ld.shared.u64 %rd617, [%rd616];
st.shared.u64 [%rd613], %rd617;
st.shared.u64 [%rd616], %rd614;
add.s64 %rd619, %rd45, %rd604;
ld.shared.u8 %rs191, [%rd619];
st.shared.u8 [%rd619], %rs7;
st.shared.u8 [%rd603], %rs191;

BB20_130:
bar.sync 0;
ld.shared.u16 %rs192, [%rd437];
ld.shared.u16 %rs193, [%rd435];

	{ cvt.f32.f16 %f47, %rs192;}


	
	{ cvt.f32.f16 %f48, %rs193;}


	setp.leu.f32	%p102, %f47, %f48;
@%p102 bra BB20_132;

cvt.u64.u32	%rd626, %r71;
add.s64 %rd628, %rd45, %rd626;
ld.shared.u8 %rs194, [%rd628];
setp.ne.s16	%p103, %rs194, 0;
@%p103 bra BB20_134;

BB20_132:
cvt.u64.u32	%rd629, %r386;
add.s64 %rd631, %rd45, %rd629;
ld.shared.u8 %rs8, [%rd631];
setp.eq.s16	%p104, %rs8, 0;
@%p104 bra BB20_134;

cvt.u64.u32	%rd632, %r71;
ld.shared.u16 %rs195, [%rd437];
ld.shared.u16 %rs196, [%rd435];
st.shared.u16 [%rd437], %rs196;
st.shared.u16 [%rd435], %rs195;
mul.wide.u32 %rd639, %r71, 8;
add.s64 %rd641, %rd44, %rd639;
ld.shared.u64 %rd642, [%rd641];
mul.wide.u32 %rd643, %r386, 8;
add.s64 %rd644, %rd44, %rd643;
ld.shared.u64 %rd645, [%rd644];
st.shared.u64 [%rd641], %rd645;
st.shared.u64 [%rd644], %rd642;
add.s64 %rd647, %rd45, %rd632;
ld.shared.u8 %rs197, [%rd647];
st.shared.u8 [%rd647], %rs8;
st.shared.u8 [%rd631], %rs197;

BB20_134:
bar.sync 0;
ld.shared.u16 %rs198, [%rd305];
ld.shared.u16 %rs199, [%rd303];

	{ cvt.f32.f16 %f49, %rs198;}


	
	{ cvt.f32.f16 %f50, %rs199;}


	setp.leu.f32	%p105, %f49, %f50;
@%p105 bra BB20_136;

cvt.u64.u32	%rd654, %r59;
add.s64 %rd656, %rd45, %rd654;
ld.shared.u8 %rs200, [%rd656];
setp.ne.s16	%p106, %rs200, 0;
@%p106 bra BB20_138;

BB20_136:
cvt.u64.u32	%rd657, %r288;
add.s64 %rd659, %rd45, %rd657;
ld.shared.u8 %rs9, [%rd659];
setp.eq.s16	%p107, %rs9, 0;
@%p107 bra BB20_138;

cvt.u64.u32	%rd660, %r59;
ld.shared.u16 %rs201, [%rd305];
ld.shared.u16 %rs202, [%rd303];
st.shared.u16 [%rd305], %rs202;
st.shared.u16 [%rd303], %rs201;
mul.wide.u32 %rd667, %r59, 8;
add.s64 %rd669, %rd44, %rd667;
ld.shared.u64 %rd670, [%rd669];
mul.wide.u32 %rd671, %r288, 8;
add.s64 %rd672, %rd44, %rd671;
ld.shared.u64 %rd673, [%rd672];
st.shared.u64 [%rd669], %rd673;
st.shared.u64 [%rd672], %rd670;
add.s64 %rd675, %rd45, %rd660;
ld.shared.u8 %rs203, [%rd675];
st.shared.u8 [%rd675], %rs9;
st.shared.u8 [%rd659], %rs203;

BB20_138:
bar.sync 0;
ld.shared.u16 %rs204, [%rd201];
ld.shared.u16 %rs205, [%rd199];

	{ cvt.f32.f16 %f51, %rs204;}


	
	{ cvt.f32.f16 %f52, %rs205;}


	setp.leu.f32	%p108, %f51, %f52;
@%p108 bra BB20_140;

cvt.u64.u32	%rd682, %r49;
add.s64 %rd684, %rd45, %rd682;
ld.shared.u8 %rs206, [%rd684];
setp.ne.s16	%p109, %rs206, 0;
@%p109 bra BB20_142;

BB20_140:
cvt.u64.u32	%rd685, %r212;
add.s64 %rd687, %rd45, %rd685;
ld.shared.u8 %rs10, [%rd687];
setp.eq.s16	%p110, %rs10, 0;
@%p110 bra BB20_142;

cvt.u64.u32	%rd688, %r49;
ld.shared.u16 %rs207, [%rd201];
ld.shared.u16 %rs208, [%rd199];
st.shared.u16 [%rd201], %rs208;
st.shared.u16 [%rd199], %rs207;
mul.wide.u32 %rd695, %r49, 8;
add.s64 %rd697, %rd44, %rd695;
ld.shared.u64 %rd698, [%rd697];
mul.wide.u32 %rd699, %r212, 8;
add.s64 %rd700, %rd44, %rd699;
ld.shared.u64 %rd701, [%rd700];
st.shared.u64 [%rd697], %rd701;
st.shared.u64 [%rd700], %rd698;
add.s64 %rd703, %rd45, %rd688;
ld.shared.u8 %rs209, [%rd703];
st.shared.u8 [%rd703], %rs10;
st.shared.u8 [%rd687], %rs209;

BB20_142:
bar.sync 0;
ld.shared.u16 %rs210, [%rd125];
ld.shared.u16 %rs211, [%rd123];

	{ cvt.f32.f16 %f53, %rs210;}


	
	{ cvt.f32.f16 %f54, %rs211;}


	setp.leu.f32	%p111, %f53, %f54;
@%p111 bra BB20_144;

cvt.u64.u32	%rd710, %r41;
add.s64 %rd712, %rd45, %rd710;
ld.shared.u8 %rs212, [%rd712];
setp.ne.s16	%p112, %rs212, 0;
@%p112 bra BB20_146;

BB20_144:
cvt.u64.u32	%rd713, %r158;
add.s64 %rd715, %rd45, %rd713;
ld.shared.u8 %rs11, [%rd715];
setp.eq.s16	%p113, %rs11, 0;
@%p113 bra BB20_146;

cvt.u64.u32	%rd716, %r41;
ld.shared.u16 %rs213, [%rd125];
ld.shared.u16 %rs214, [%rd123];
st.shared.u16 [%rd125], %rs214;
st.shared.u16 [%rd123], %rs213;
mul.wide.u32 %rd723, %r41, 8;
add.s64 %rd725, %rd44, %rd723;
ld.shared.u64 %rd726, [%rd725];
mul.wide.u32 %rd727, %r158, 8;
add.s64 %rd728, %rd44, %rd727;
ld.shared.u64 %rd729, [%rd728];
st.shared.u64 [%rd725], %rd729;
st.shared.u64 [%rd728], %rd726;
add.s64 %rd731, %rd45, %rd716;
ld.shared.u8 %rs215, [%rd731];
st.shared.u8 [%rd731], %rs11;
st.shared.u8 [%rd715], %rs215;

BB20_146:
bar.sync 0;
ld.shared.u16 %rs216, [%rd77];
ld.shared.u16 %rs217, [%rd75];

	{ cvt.f32.f16 %f55, %rs216;}


	
	{ cvt.f32.f16 %f56, %rs217;}


	setp.leu.f32	%p114, %f55, %f56;
@%p114 bra BB20_148;

cvt.u64.u32	%rd738, %r35;
add.s64 %rd740, %rd45, %rd738;
ld.shared.u8 %rs218, [%rd740];
setp.ne.s16	%p115, %rs218, 0;
@%p115 bra BB20_150;

BB20_148:
cvt.u64.u32	%rd741, %r126;
add.s64 %rd743, %rd45, %rd741;
ld.shared.u8 %rs12, [%rd743];
setp.eq.s16	%p116, %rs12, 0;
@%p116 bra BB20_150;

cvt.u64.u32	%rd744, %r35;
ld.shared.u16 %rs219, [%rd77];
ld.shared.u16 %rs220, [%rd75];
st.shared.u16 [%rd77], %rs220;
st.shared.u16 [%rd75], %rs219;
mul.wide.u32 %rd751, %r35, 8;
add.s64 %rd753, %rd44, %rd751;
ld.shared.u64 %rd754, [%rd753];
mul.wide.u32 %rd755, %r126, 8;
add.s64 %rd756, %rd44, %rd755;
ld.shared.u64 %rd757, [%rd756];
st.shared.u64 [%rd753], %rd757;
st.shared.u64 [%rd756], %rd754;
add.s64 %rd759, %rd45, %rd744;
ld.shared.u8 %rs221, [%rd759];
st.shared.u8 [%rd759], %rs12;
st.shared.u8 [%rd743], %rs221;

BB20_150:
bar.sync 0;
ld.shared.u16 %rs222, [%rd55];
ld.shared.u16 %rs223, [%rd55+2];

	{ cvt.f32.f16 %f57, %rs222;}


	
	{ cvt.f32.f16 %f58, %rs223;}


	setp.leu.f32	%p117, %f57, %f58;
@%p117 bra BB20_152;

cvt.u64.u32	%rd764, %r30;
add.s64 %rd766, %rd45, %rd764;
ld.shared.u8 %rs224, [%rd766];
setp.ne.s16	%p118, %rs224, 0;
@%p118 bra BB20_154;

BB20_152:
cvt.u64.u32	%rd767, %r30;
add.s64 %rd769, %rd45, %rd767;
ld.shared.u8 %rs13, [%rd769+1];
setp.eq.s16	%p119, %rs13, 0;
@%p119 bra BB20_154;

ld.shared.u16 %rs225, [%rd55];
ld.shared.u16 %rs226, [%rd55+2];
st.shared.u16 [%rd55], %rs226;
st.shared.u16 [%rd55+2], %rs225;
mul.wide.u32 %rd774, %r30, 8;
add.s64 %rd776, %rd44, %rd774;
ld.shared.u64 %rd777, [%rd776];
ld.shared.u64 %rd778, [%rd776+8];
st.shared.u64 [%rd776], %rd778;
st.shared.u64 [%rd776+8], %rd777;
ld.shared.u8 %rs227, [%rd769];
st.shared.u8 [%rd769], %rs13;
st.shared.u8 [%rd769+1], %rs227;

BB20_154:
bar.sync 0;
@!%p1 bra BB20_156;
bra.uni BB20_155;

BB20_155:
mov.u32 %r634, %tid.x;
mad.lo.s32 %r626, %r634, %r88, %r16;
ld.local.u64 %rd781, [%rd2];
mul.wide.u32 %rd782, %r626, 2;
add.s64 %rd783, %rd781, %rd782;
ld.shared.u16 %rs228, [%rd16];
st.u16 [%rd783], %rs228;
ld.shared.u64 %rd790, [%rd17];
mad.lo.s32 %r627, %r634, %r89, %r27;
ld.local.u64 %rd791, [%rd3];
mul.wide.u32 %rd792, %r627, 8;
add.s64 %rd793, %rd791, %rd792;
st.u64 [%rd793], %rd790;

BB20_156:
@%p14 bra BB20_158;

mad.lo.s32 %r632, %r29, %r88, %r16;
ld.local.u64 %rd794, [%rd2];
mul.wide.u32 %rd795, %r632, 2;
add.s64 %rd796, %rd794, %rd795;
ld.shared.u16 %rs229, [%rd16+128];
st.u16 [%rd796], %rs229;
ld.shared.u64 %rd803, [%rd17+512];
mad.lo.s32 %r633, %r29, %r89, %r27;
ld.local.u64 %rd804, [%rd3];
mul.wide.u32 %rd805, %r633, 8;
add.s64 %rd806, %rd804, %rd805;
st.u64 [%rd806], %rd803;

BB20_158:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot21[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<121>;
.reg .b16 %rs<232>;
.reg .f32 %f<59>;
.reg .b32 %r<676>;
.reg .b64 %rd<812>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd811, __local_depot21;
cvta.local.u64 %SP, %rd811;
ld.param.u32 %r86, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r87, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r88, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r89, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r635, 0;
mov.pred %p4, 0;
@%p4 bra BB21_2;

BB21_1:
mul.wide.s32 %rd23, %r635, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r635, %r635, 1;
setp.lt.u32	%p5, %r635, 27;
@%p5 bra BB21_1;

BB21_2:
mov.u32 %r636, 0;
@%p4 bra BB21_4;

BB21_3:
mul.wide.s32 %rd27, %r636, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r636, %r636, 1;
setp.lt.u32	%p7, %r636, 27;
@%p7 bra BB21_3;

BB21_4:
mov.u32 %r92, %nctaid.y;
mov.u32 %r93, %ctaid.z;
mov.u32 %r94, %ctaid.y;
mad.lo.s32 %r95, %r92, %r93, %r94;
mov.u32 %r96, %nctaid.x;
mov.u32 %r97, %ctaid.x;
mad.lo.s32 %r5, %r95, %r96, %r97;
setp.ge.u32	%p8, %r5, %r86;
@%p8 bra BB21_158;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r637, %r6, -1;
mov.u32 %r98, 0;
setp.lt.s32	%p9, %r637, 1;
mov.u32 %r646, %r5;
mov.u32 %r653, %r98;
@%p9 bra BB21_8;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd807, %rd2, %rd31;
mov.u32 %r654, 0;
mov.u32 %r647, %r5;

BB21_7:
ld.local.u32 %r100, [%rd807+4];
rem.u32 %r101, %r647, %r100;
ld.local.u32 %r102, [%rd807+104];
mad.lo.s32 %r654, %r102, %r101, %r654;
div.u32 %r647, %r647, %r100;
add.s64 %rd807, %rd807, -4;
add.s32 %r637, %r637, -1;
setp.gt.s32	%p10, %r637, 0;
mov.u32 %r642, %r647;
mov.u32 %r646, %r642;
mov.u32 %r648, %r654;
mov.u32 %r653, %r648;
@%p10 bra BB21_7;

BB21_8:
mov.u32 %r15, %r653;
mov.u32 %r14, %r646;
ld.local.u32 %r104, [%rd2+108];
mad.lo.s32 %r16, %r104, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r638, %r17, -1;
setp.lt.s32	%p11, %r638, 1;
mov.u32 %r644, %r5;
mov.u32 %r651, %r98;
@%p11 bra BB21_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd808, %rd3, %rd32;
mov.u32 %r652, 0;
mov.u32 %r645, %r5;

BB21_10:
ld.local.u32 %r106, [%rd808+4];
rem.u32 %r107, %r645, %r106;
ld.local.u32 %r108, [%rd808+104];
mad.lo.s32 %r652, %r108, %r107, %r652;
div.u32 %r645, %r645, %r106;
add.s64 %rd808, %rd808, -4;
add.s32 %r638, %r638, -1;
setp.gt.s32	%p12, %r638, 0;
mov.u32 %r644, %r645;
mov.u32 %r651, %r652;
@%p12 bra BB21_10;

BB21_11:
ld.local.u32 %r109, [%rd3+108];
mad.lo.s32 %r27, %r109, %r644, %r651;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 64;
setp.lt.u32	%p1, %r28, %r87;
@%p1 bra BB21_13;
bra.uni BB21_12;

BB21_13:
mad.lo.s32 %r110, %r28, %r88, %r16;
ld.local.u64 %rd33, [%rd2];
mul.wide.u32 %rd34, %r110, 2;
add.s64 %rd35, %rd33, %rd34;
ld.u16 %rs230, [%rd35];
bra.uni BB21_14;

BB21_12:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs230, %f1;}



BB21_14:
mov.u64 %rd809, 0;
setp.ge.u32	%p13, %r28, %r87;
@%p13 bra BB21_16;

mad.lo.s32 %r111, %r28, %r89, %r27;
ld.local.u64 %rd37, [%rd3];
mul.wide.u32 %rd38, %r111, 8;
add.s64 %rd39, %rd37, %rd38;
ld.u64 %rd809, [%rd39];

BB21_16:
selp.u16	%rs15, 1, 0, %p1;
cvt.s64.s32	%rd40, %r28;
mul.wide.s32 %rd41, %r28, 2;
mov.u64 %rd42, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd42, %rd41;
st.shared.u16 [%rd16], %rs230;
mul.wide.s32 %rd43, %r28, 8;
mov.u64 %rd44, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd44, %rd43;
st.shared.u64 [%rd17], %rd809;
mov.u64 %rd45, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd45, %rd40;
st.shared.u8 [%rd18], %rs15;
setp.lt.u32	%p2, %r29, %r87;
@%p2 bra BB21_18;
bra.uni BB21_17;

BB21_18:
mad.lo.s32 %r112, %r29, %r88, %r16;
ld.local.u64 %rd46, [%rd2];
mul.wide.u32 %rd47, %r112, 2;
add.s64 %rd48, %rd46, %rd47;
ld.u16 %rs231, [%rd48];
bra.uni BB21_19;

BB21_17:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs231, %f2;}



BB21_19:
mov.u64 %rd810, 0;
setp.ge.u32	%p14, %r29, %r87;
@%p14 bra BB21_21;

mad.lo.s32 %r113, %r29, %r89, %r27;
ld.local.u64 %rd50, [%rd3];
mul.wide.u32 %rd51, %r113, 8;
add.s64 %rd52, %rd50, %rd51;
ld.u64 %rd810, [%rd52];

BB21_21:
selp.u16	%rs17, 1, 0, %p2;
st.shared.u16 [%rd16+128], %rs231;
st.shared.u64 [%rd17+512], %rd810;
st.shared.u8 [%rd18+64], %rs17;
shl.b32 %r30, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd53, %r30, 2;
add.s64 %rd55, %rd42, %rd53;
ld.shared.u16 %rs18, [%rd55];
ld.shared.u16 %rs19, [%rd55+2];

	{ cvt.f32.f16 %f3, %rs18;}


	
	{ cvt.f32.f16 %f4, %rs19;}


	setp.geu.f32	%p15, %f3, %f4;
@%p15 bra BB21_23;

cvt.u64.u32	%rd56, %r30;
add.s64 %rd58, %rd45, %rd56;
ld.shared.u8 %rs20, [%rd58];
mov.u32 %r655, 1;
setp.ne.s16	%p16, %rs20, 0;
@%p16 bra BB21_24;

BB21_23:
cvt.u64.u32	%rd59, %r30;
add.s64 %rd61, %rd45, %rd59;
ld.shared.u8 %rs21, [%rd61+1];
setp.eq.s16	%p17, %rs21, 0;
selp.u32	%r655, 1, 0, %p17;

BB21_24:
and.b32 %r120, %r28, 1;
setp.ne.s32	%p18, %r655, %r120;
@%p18 bra BB21_26;

mul.wide.u32 %rd62, %r30, 8;
add.s64 %rd64, %rd44, %rd62;
cvt.u64.u32	%rd65, %r30;
ld.shared.u16 %rs22, [%rd55];
ld.shared.u16 %rs23, [%rd55+2];
st.shared.u16 [%rd55], %rs23;
st.shared.u16 [%rd55+2], %rs22;
ld.shared.u64 %rd69, [%rd64];
ld.shared.u64 %rd70, [%rd64+8];
st.shared.u64 [%rd64], %rd70;
st.shared.u64 [%rd64+8], %rd69;
add.s64 %rd72, %rd45, %rd65;
ld.shared.u8 %rs24, [%rd72];
ld.shared.u8 %rs25, [%rd72+1];
st.shared.u8 [%rd72], %rs25;
st.shared.u8 [%rd72+1], %rs24;

BB21_26:
bar.sync 0;
sub.s32 %r35, %r30, %r120;
add.s32 %r126, %r35, 2;
mul.wide.u32 %rd73, %r126, 2;
add.s64 %rd75, %rd42, %rd73;
mul.wide.u32 %rd76, %r35, 2;
add.s64 %rd77, %rd42, %rd76;
ld.shared.u16 %rs26, [%rd77];
ld.shared.u16 %rs27, [%rd75];

	{ cvt.f32.f16 %f5, %rs26;}


	
	{ cvt.f32.f16 %f6, %rs27;}


	setp.geu.f32	%p19, %f5, %f6;
@%p19 bra BB21_28;

cvt.u64.u32	%rd78, %r35;
add.s64 %rd80, %rd45, %rd78;
ld.shared.u8 %rs28, [%rd80];
mov.u32 %r656, 1;
setp.ne.s16	%p20, %rs28, 0;
@%p20 bra BB21_29;

BB21_28:
cvt.u64.u32	%rd81, %r126;
add.s64 %rd83, %rd45, %rd81;
ld.shared.u8 %rs29, [%rd83];
setp.eq.s16	%p21, %rs29, 0;
selp.u32	%r656, 1, 0, %p21;

BB21_29:
bfe.u32 %r138, %r28, 1, 1;
setp.ne.s32	%p22, %r656, %r138;
@%p22 bra BB21_31;

mul.wide.u32 %rd84, %r35, 8;
add.s64 %rd86, %rd44, %rd84;
mul.wide.u32 %rd87, %r126, 8;
add.s64 %rd88, %rd44, %rd87;
cvt.u64.u32	%rd89, %r35;
ld.shared.u16 %rs30, [%rd77];
cvt.u64.u32	%rd93, %r126;
ld.shared.u16 %rs31, [%rd75];
st.shared.u16 [%rd77], %rs31;
st.shared.u16 [%rd75], %rs30;
ld.shared.u64 %rd96, [%rd86];
ld.shared.u64 %rd97, [%rd88];
st.shared.u64 [%rd86], %rd97;
st.shared.u64 [%rd88], %rd96;
add.s64 %rd99, %rd45, %rd89;
ld.shared.u8 %rs32, [%rd99];
add.s64 %rd100, %rd45, %rd93;
ld.shared.u8 %rs33, [%rd100];
st.shared.u8 [%rd99], %rs33;
st.shared.u8 [%rd100], %rs32;

BB21_31:
bar.sync 0;
ld.shared.u16 %rs34, [%rd55];
ld.shared.u16 %rs35, [%rd55+2];

	{ cvt.f32.f16 %f7, %rs34;}


	
	{ cvt.f32.f16 %f8, %rs35;}


	setp.geu.f32	%p23, %f7, %f8;
@%p23 bra BB21_33;

cvt.u64.u32	%rd104, %r30;
add.s64 %rd106, %rd45, %rd104;
ld.shared.u8 %rs36, [%rd106];
mov.u32 %r657, 1;
setp.ne.s16	%p24, %rs36, 0;
@%p24 bra BB21_34;

BB21_33:
cvt.u64.u32	%rd107, %r30;
add.s64 %rd109, %rd45, %rd107;
ld.shared.u8 %rs37, [%rd109+1];
setp.eq.s16	%p25, %rs37, 0;
selp.u32	%r657, 1, 0, %p25;

BB21_34:
bfe.u32 %r153, %r28, 1, 1;
setp.ne.s32	%p26, %r657, %r153;
@%p26 bra BB21_36;

cvt.u64.u32	%rd110, %r30;
ld.shared.u16 %rs38, [%rd55];
ld.shared.u16 %rs39, [%rd55+2];
st.shared.u16 [%rd55], %rs39;
st.shared.u16 [%rd55+2], %rs38;
mul.wide.u32 %rd114, %r30, 8;
add.s64 %rd116, %rd44, %rd114;
ld.shared.u64 %rd117, [%rd116];
ld.shared.u64 %rd118, [%rd116+8];
st.shared.u64 [%rd116], %rd118;
st.shared.u64 [%rd116+8], %rd117;
add.s64 %rd120, %rd45, %rd110;
ld.shared.u8 %rs40, [%rd120];
ld.shared.u8 %rs41, [%rd120+1];
st.shared.u8 [%rd120], %rs41;
st.shared.u8 [%rd120+1], %rs40;

BB21_36:
bar.sync 0;
and.b32 %r156, %r28, 3;
sub.s32 %r41, %r30, %r156;
add.s32 %r158, %r41, 4;
mul.wide.u32 %rd121, %r158, 2;
add.s64 %rd123, %rd42, %rd121;
mul.wide.u32 %rd124, %r41, 2;
add.s64 %rd125, %rd42, %rd124;
ld.shared.u16 %rs42, [%rd125];
ld.shared.u16 %rs43, [%rd123];

	{ cvt.f32.f16 %f9, %rs42;}


	
	{ cvt.f32.f16 %f10, %rs43;}


	setp.geu.f32	%p27, %f9, %f10;
@%p27 bra BB21_38;

cvt.u64.u32	%rd126, %r41;
add.s64 %rd128, %rd45, %rd126;
ld.shared.u8 %rs44, [%rd128];
mov.u32 %r658, 1;
setp.ne.s16	%p28, %rs44, 0;
@%p28 bra BB21_39;

BB21_38:
cvt.u64.u32	%rd129, %r158;
add.s64 %rd131, %rd45, %rd129;
ld.shared.u8 %rs45, [%rd131];
setp.eq.s16	%p29, %rs45, 0;
selp.u32	%r658, 1, 0, %p29;

BB21_39:
bfe.u32 %r170, %r28, 2, 1;
setp.ne.s32	%p30, %r658, %r170;
@%p30 bra BB21_41;

mul.wide.u32 %rd132, %r41, 8;
add.s64 %rd134, %rd44, %rd132;
mul.wide.u32 %rd135, %r158, 8;
add.s64 %rd136, %rd44, %rd135;
cvt.u64.u32	%rd137, %r41;
ld.shared.u16 %rs46, [%rd125];
cvt.u64.u32	%rd141, %r158;
ld.shared.u16 %rs47, [%rd123];
st.shared.u16 [%rd125], %rs47;
st.shared.u16 [%rd123], %rs46;
ld.shared.u64 %rd144, [%rd134];
ld.shared.u64 %rd145, [%rd136];
st.shared.u64 [%rd134], %rd145;
st.shared.u64 [%rd136], %rd144;
add.s64 %rd147, %rd45, %rd137;
ld.shared.u8 %rs48, [%rd147];
add.s64 %rd148, %rd45, %rd141;
ld.shared.u8 %rs49, [%rd148];
st.shared.u8 [%rd147], %rs49;
st.shared.u8 [%rd148], %rs48;

BB21_41:
bar.sync 0;
ld.shared.u16 %rs50, [%rd77];
ld.shared.u16 %rs51, [%rd75];

	{ cvt.f32.f16 %f11, %rs50;}


	
	{ cvt.f32.f16 %f12, %rs51;}


	setp.geu.f32	%p31, %f11, %f12;
@%p31 bra BB21_43;

cvt.u64.u32	%rd154, %r35;
add.s64 %rd156, %rd45, %rd154;
ld.shared.u8 %rs52, [%rd156];
mov.u32 %r659, 1;
setp.ne.s16	%p32, %rs52, 0;
@%p32 bra BB21_44;

BB21_43:
cvt.u64.u32	%rd157, %r126;
add.s64 %rd159, %rd45, %rd157;
ld.shared.u8 %rs53, [%rd159];
setp.eq.s16	%p33, %rs53, 0;
selp.u32	%r659, 1, 0, %p33;

BB21_44:
bfe.u32 %r193, %r28, 2, 1;
setp.ne.s32	%p34, %r659, %r193;
@%p34 bra BB21_46;

cvt.u64.u32	%rd160, %r35;
ld.shared.u16 %rs54, [%rd77];
cvt.u64.u32	%rd164, %r126;
ld.shared.u16 %rs55, [%rd75];
st.shared.u16 [%rd77], %rs55;
st.shared.u16 [%rd75], %rs54;
mul.wide.u32 %rd167, %r35, 8;
add.s64 %rd169, %rd44, %rd167;
ld.shared.u64 %rd170, [%rd169];
mul.wide.u32 %rd171, %r126, 8;
add.s64 %rd172, %rd44, %rd171;
ld.shared.u64 %rd173, [%rd172];
st.shared.u64 [%rd169], %rd173;
st.shared.u64 [%rd172], %rd170;
add.s64 %rd175, %rd45, %rd160;
ld.shared.u8 %rs56, [%rd175];
add.s64 %rd176, %rd45, %rd164;
ld.shared.u8 %rs57, [%rd176];
st.shared.u8 [%rd175], %rs57;
st.shared.u8 [%rd176], %rs56;

BB21_46:
bar.sync 0;
ld.shared.u16 %rs58, [%rd55];
ld.shared.u16 %rs59, [%rd55+2];

	{ cvt.f32.f16 %f13, %rs58;}


	
	{ cvt.f32.f16 %f14, %rs59;}


	setp.geu.f32	%p35, %f13, %f14;
@%p35 bra BB21_48;

cvt.u64.u32	%rd180, %r30;
add.s64 %rd182, %rd45, %rd180;
ld.shared.u8 %rs60, [%rd182];
mov.u32 %r660, 1;
setp.ne.s16	%p36, %rs60, 0;
@%p36 bra BB21_49;

BB21_48:
cvt.u64.u32	%rd183, %r30;
add.s64 %rd185, %rd45, %rd183;
ld.shared.u8 %rs61, [%rd185+1];
setp.eq.s16	%p37, %rs61, 0;
selp.u32	%r660, 1, 0, %p37;

BB21_49:
bfe.u32 %r207, %r28, 2, 1;
setp.ne.s32	%p38, %r660, %r207;
@%p38 bra BB21_51;

cvt.u64.u32	%rd186, %r30;
ld.shared.u16 %rs62, [%rd55];
ld.shared.u16 %rs63, [%rd55+2];
st.shared.u16 [%rd55], %rs63;
st.shared.u16 [%rd55+2], %rs62;
mul.wide.u32 %rd190, %r30, 8;
add.s64 %rd192, %rd44, %rd190;
ld.shared.u64 %rd193, [%rd192];
ld.shared.u64 %rd194, [%rd192+8];
st.shared.u64 [%rd192], %rd194;
st.shared.u64 [%rd192+8], %rd193;
add.s64 %rd196, %rd45, %rd186;
ld.shared.u8 %rs64, [%rd196];
ld.shared.u8 %rs65, [%rd196+1];
st.shared.u8 [%rd196], %rs65;
st.shared.u8 [%rd196+1], %rs64;

BB21_51:
bar.sync 0;
and.b32 %r210, %r28, 7;
sub.s32 %r49, %r30, %r210;
add.s32 %r212, %r49, 8;
mul.wide.u32 %rd197, %r212, 2;
add.s64 %rd199, %rd42, %rd197;
mul.wide.u32 %rd200, %r49, 2;
add.s64 %rd201, %rd42, %rd200;
ld.shared.u16 %rs66, [%rd201];
ld.shared.u16 %rs67, [%rd199];

	{ cvt.f32.f16 %f15, %rs66;}


	
	{ cvt.f32.f16 %f16, %rs67;}


	setp.geu.f32	%p39, %f15, %f16;
@%p39 bra BB21_53;

cvt.u64.u32	%rd202, %r49;
add.s64 %rd204, %rd45, %rd202;
ld.shared.u8 %rs68, [%rd204];
mov.u32 %r661, 1;
setp.ne.s16	%p40, %rs68, 0;
@%p40 bra BB21_54;

BB21_53:
cvt.u64.u32	%rd205, %r212;
add.s64 %rd207, %rd45, %rd205;
ld.shared.u8 %rs69, [%rd207];
setp.eq.s16	%p41, %rs69, 0;
selp.u32	%r661, 1, 0, %p41;

BB21_54:
bfe.u32 %r224, %r28, 3, 1;
setp.ne.s32	%p42, %r661, %r224;
@%p42 bra BB21_56;

mul.wide.u32 %rd208, %r49, 8;
add.s64 %rd210, %rd44, %rd208;
mul.wide.u32 %rd211, %r212, 8;
add.s64 %rd212, %rd44, %rd211;
cvt.u64.u32	%rd213, %r49;
ld.shared.u16 %rs70, [%rd201];
cvt.u64.u32	%rd217, %r212;
ld.shared.u16 %rs71, [%rd199];
st.shared.u16 [%rd201], %rs71;
st.shared.u16 [%rd199], %rs70;
ld.shared.u64 %rd220, [%rd210];
ld.shared.u64 %rd221, [%rd212];
st.shared.u64 [%rd210], %rd221;
st.shared.u64 [%rd212], %rd220;
add.s64 %rd223, %rd45, %rd213;
ld.shared.u8 %rs72, [%rd223];
add.s64 %rd224, %rd45, %rd217;
ld.shared.u8 %rs73, [%rd224];
st.shared.u8 [%rd223], %rs73;
st.shared.u8 [%rd224], %rs72;

BB21_56:
bar.sync 0;
ld.shared.u16 %rs74, [%rd125];
ld.shared.u16 %rs75, [%rd123];

	{ cvt.f32.f16 %f17, %rs74;}


	
	{ cvt.f32.f16 %f18, %rs75;}


	setp.geu.f32	%p43, %f17, %f18;
@%p43 bra BB21_58;

cvt.u64.u32	%rd230, %r41;
add.s64 %rd232, %rd45, %rd230;
ld.shared.u8 %rs76, [%rd232];
mov.u32 %r662, 1;
setp.ne.s16	%p44, %rs76, 0;
@%p44 bra BB21_59;

BB21_58:
cvt.u64.u32	%rd233, %r158;
add.s64 %rd235, %rd45, %rd233;
ld.shared.u8 %rs77, [%rd235];
setp.eq.s16	%p45, %rs77, 0;
selp.u32	%r662, 1, 0, %p45;

BB21_59:
bfe.u32 %r247, %r28, 3, 1;
setp.ne.s32	%p46, %r662, %r247;
@%p46 bra BB21_61;

cvt.u64.u32	%rd236, %r41;
ld.shared.u16 %rs78, [%rd125];
cvt.u64.u32	%rd240, %r158;
ld.shared.u16 %rs79, [%rd123];
st.shared.u16 [%rd125], %rs79;
st.shared.u16 [%rd123], %rs78;
mul.wide.u32 %rd243, %r41, 8;
add.s64 %rd245, %rd44, %rd243;
ld.shared.u64 %rd246, [%rd245];
mul.wide.u32 %rd247, %r158, 8;
add.s64 %rd248, %rd44, %rd247;
ld.shared.u64 %rd249, [%rd248];
st.shared.u64 [%rd245], %rd249;
st.shared.u64 [%rd248], %rd246;
add.s64 %rd251, %rd45, %rd236;
ld.shared.u8 %rs80, [%rd251];
add.s64 %rd252, %rd45, %rd240;
ld.shared.u8 %rs81, [%rd252];
st.shared.u8 [%rd251], %rs81;
st.shared.u8 [%rd252], %rs80;

BB21_61:
bar.sync 0;
ld.shared.u16 %rs82, [%rd77];
ld.shared.u16 %rs83, [%rd75];

	{ cvt.f32.f16 %f19, %rs82;}


	
	{ cvt.f32.f16 %f20, %rs83;}


	setp.geu.f32	%p47, %f19, %f20;
@%p47 bra BB21_63;

cvt.u64.u32	%rd258, %r35;
add.s64 %rd260, %rd45, %rd258;
ld.shared.u8 %rs84, [%rd260];
mov.u32 %r663, 1;
setp.ne.s16	%p48, %rs84, 0;
@%p48 bra BB21_64;

BB21_63:
cvt.u64.u32	%rd261, %r126;
add.s64 %rd263, %rd45, %rd261;
ld.shared.u8 %rs85, [%rd263];
setp.eq.s16	%p49, %rs85, 0;
selp.u32	%r663, 1, 0, %p49;

BB21_64:
bfe.u32 %r269, %r28, 3, 1;
setp.ne.s32	%p50, %r663, %r269;
@%p50 bra BB21_66;

cvt.u64.u32	%rd264, %r35;
ld.shared.u16 %rs86, [%rd77];
cvt.u64.u32	%rd268, %r126;
ld.shared.u16 %rs87, [%rd75];
st.shared.u16 [%rd77], %rs87;
st.shared.u16 [%rd75], %rs86;
mul.wide.u32 %rd271, %r35, 8;
add.s64 %rd273, %rd44, %rd271;
ld.shared.u64 %rd274, [%rd273];
mul.wide.u32 %rd275, %r126, 8;
add.s64 %rd276, %rd44, %rd275;
ld.shared.u64 %rd277, [%rd276];
st.shared.u64 [%rd273], %rd277;
st.shared.u64 [%rd276], %rd274;
add.s64 %rd279, %rd45, %rd264;
ld.shared.u8 %rs88, [%rd279];
add.s64 %rd280, %rd45, %rd268;
ld.shared.u8 %rs89, [%rd280];
st.shared.u8 [%rd279], %rs89;
st.shared.u8 [%rd280], %rs88;

BB21_66:
bar.sync 0;
ld.shared.u16 %rs90, [%rd55];
ld.shared.u16 %rs91, [%rd55+2];

	{ cvt.f32.f16 %f21, %rs90;}


	
	{ cvt.f32.f16 %f22, %rs91;}


	setp.geu.f32	%p51, %f21, %f22;
@%p51 bra BB21_68;

cvt.u64.u32	%rd284, %r30;
add.s64 %rd286, %rd45, %rd284;
ld.shared.u8 %rs92, [%rd286];
mov.u32 %r664, 1;
setp.ne.s16	%p52, %rs92, 0;
@%p52 bra BB21_69;

BB21_68:
cvt.u64.u32	%rd287, %r30;
add.s64 %rd289, %rd45, %rd287;
ld.shared.u8 %rs93, [%rd289+1];
setp.eq.s16	%p53, %rs93, 0;
selp.u32	%r664, 1, 0, %p53;

BB21_69:
bfe.u32 %r283, %r28, 3, 1;
setp.ne.s32	%p54, %r664, %r283;
@%p54 bra BB21_71;

cvt.u64.u32	%rd290, %r30;
ld.shared.u16 %rs94, [%rd55];
ld.shared.u16 %rs95, [%rd55+2];
st.shared.u16 [%rd55], %rs95;
st.shared.u16 [%rd55+2], %rs94;
mul.wide.u32 %rd294, %r30, 8;
add.s64 %rd296, %rd44, %rd294;
ld.shared.u64 %rd297, [%rd296];
ld.shared.u64 %rd298, [%rd296+8];
st.shared.u64 [%rd296], %rd298;
st.shared.u64 [%rd296+8], %rd297;
add.s64 %rd300, %rd45, %rd290;
ld.shared.u8 %rs96, [%rd300];
ld.shared.u8 %rs97, [%rd300+1];
st.shared.u8 [%rd300], %rs97;
st.shared.u8 [%rd300+1], %rs96;

BB21_71:
bar.sync 0;
and.b32 %r286, %r28, 15;
sub.s32 %r59, %r30, %r286;
add.s32 %r288, %r59, 16;
mul.wide.u32 %rd301, %r288, 2;
add.s64 %rd303, %rd42, %rd301;
mul.wide.u32 %rd304, %r59, 2;
add.s64 %rd305, %rd42, %rd304;
ld.shared.u16 %rs98, [%rd305];
ld.shared.u16 %rs99, [%rd303];

	{ cvt.f32.f16 %f23, %rs98;}


	
	{ cvt.f32.f16 %f24, %rs99;}


	setp.geu.f32	%p55, %f23, %f24;
@%p55 bra BB21_73;

cvt.u64.u32	%rd306, %r59;
add.s64 %rd308, %rd45, %rd306;
ld.shared.u8 %rs100, [%rd308];
mov.u32 %r665, 1;
setp.ne.s16	%p56, %rs100, 0;
@%p56 bra BB21_74;

BB21_73:
cvt.u64.u32	%rd309, %r288;
add.s64 %rd311, %rd45, %rd309;
ld.shared.u8 %rs101, [%rd311];
setp.eq.s16	%p57, %rs101, 0;
selp.u32	%r665, 1, 0, %p57;

BB21_74:
bfe.u32 %r300, %r28, 4, 1;
setp.ne.s32	%p58, %r665, %r300;
@%p58 bra BB21_76;

mul.wide.u32 %rd312, %r59, 8;
add.s64 %rd314, %rd44, %rd312;
mul.wide.u32 %rd315, %r288, 8;
add.s64 %rd316, %rd44, %rd315;
cvt.u64.u32	%rd317, %r59;
ld.shared.u16 %rs102, [%rd305];
cvt.u64.u32	%rd321, %r288;
ld.shared.u16 %rs103, [%rd303];
st.shared.u16 [%rd305], %rs103;
st.shared.u16 [%rd303], %rs102;
ld.shared.u64 %rd324, [%rd314];
ld.shared.u64 %rd325, [%rd316];
st.shared.u64 [%rd314], %rd325;
st.shared.u64 [%rd316], %rd324;
add.s64 %rd327, %rd45, %rd317;
ld.shared.u8 %rs104, [%rd327];
add.s64 %rd328, %rd45, %rd321;
ld.shared.u8 %rs105, [%rd328];
st.shared.u8 [%rd327], %rs105;
st.shared.u8 [%rd328], %rs104;

BB21_76:
bar.sync 0;
ld.shared.u16 %rs106, [%rd201];
ld.shared.u16 %rs107, [%rd199];

	{ cvt.f32.f16 %f25, %rs106;}


	
	{ cvt.f32.f16 %f26, %rs107;}


	setp.geu.f32	%p59, %f25, %f26;
@%p59 bra BB21_78;

cvt.u64.u32	%rd334, %r49;
add.s64 %rd336, %rd45, %rd334;
ld.shared.u8 %rs108, [%rd336];
mov.u32 %r666, 1;
setp.ne.s16	%p60, %rs108, 0;
@%p60 bra BB21_79;

BB21_78:
cvt.u64.u32	%rd337, %r212;
add.s64 %rd339, %rd45, %rd337;
ld.shared.u8 %rs109, [%rd339];
setp.eq.s16	%p61, %rs109, 0;
selp.u32	%r666, 1, 0, %p61;

BB21_79:
bfe.u32 %r323, %r28, 4, 1;
setp.ne.s32	%p62, %r666, %r323;
@%p62 bra BB21_81;

cvt.u64.u32	%rd340, %r49;
ld.shared.u16 %rs110, [%rd201];
cvt.u64.u32	%rd344, %r212;
ld.shared.u16 %rs111, [%rd199];
st.shared.u16 [%rd201], %rs111;
st.shared.u16 [%rd199], %rs110;
mul.wide.u32 %rd347, %r49, 8;
add.s64 %rd349, %rd44, %rd347;
ld.shared.u64 %rd350, [%rd349];
mul.wide.u32 %rd351, %r212, 8;
add.s64 %rd352, %rd44, %rd351;
ld.shared.u64 %rd353, [%rd352];
st.shared.u64 [%rd349], %rd353;
st.shared.u64 [%rd352], %rd350;
add.s64 %rd355, %rd45, %rd340;
ld.shared.u8 %rs112, [%rd355];
add.s64 %rd356, %rd45, %rd344;
ld.shared.u8 %rs113, [%rd356];
st.shared.u8 [%rd355], %rs113;
st.shared.u8 [%rd356], %rs112;

BB21_81:
bar.sync 0;
ld.shared.u16 %rs114, [%rd125];
ld.shared.u16 %rs115, [%rd123];

	{ cvt.f32.f16 %f27, %rs114;}


	
	{ cvt.f32.f16 %f28, %rs115;}


	setp.geu.f32	%p63, %f27, %f28;
@%p63 bra BB21_83;

cvt.u64.u32	%rd362, %r41;
add.s64 %rd364, %rd45, %rd362;
ld.shared.u8 %rs116, [%rd364];
mov.u32 %r667, 1;
setp.ne.s16	%p64, %rs116, 0;
@%p64 bra BB21_84;

BB21_83:
cvt.u64.u32	%rd365, %r158;
add.s64 %rd367, %rd45, %rd365;
ld.shared.u8 %rs117, [%rd367];
setp.eq.s16	%p65, %rs117, 0;
selp.u32	%r667, 1, 0, %p65;

BB21_84:
bfe.u32 %r345, %r28, 4, 1;
setp.ne.s32	%p66, %r667, %r345;
@%p66 bra BB21_86;

cvt.u64.u32	%rd368, %r41;
ld.shared.u16 %rs118, [%rd125];
cvt.u64.u32	%rd372, %r158;
ld.shared.u16 %rs119, [%rd123];
st.shared.u16 [%rd125], %rs119;
st.shared.u16 [%rd123], %rs118;
mul.wide.u32 %rd375, %r41, 8;
add.s64 %rd377, %rd44, %rd375;
ld.shared.u64 %rd378, [%rd377];
mul.wide.u32 %rd379, %r158, 8;
add.s64 %rd380, %rd44, %rd379;
ld.shared.u64 %rd381, [%rd380];
st.shared.u64 [%rd377], %rd381;
st.shared.u64 [%rd380], %rd378;
add.s64 %rd383, %rd45, %rd368;
ld.shared.u8 %rs120, [%rd383];
add.s64 %rd384, %rd45, %rd372;
ld.shared.u8 %rs121, [%rd384];
st.shared.u8 [%rd383], %rs121;
st.shared.u8 [%rd384], %rs120;

BB21_86:
bar.sync 0;
ld.shared.u16 %rs122, [%rd77];
ld.shared.u16 %rs123, [%rd75];

	{ cvt.f32.f16 %f29, %rs122;}


	
	{ cvt.f32.f16 %f30, %rs123;}


	setp.geu.f32	%p67, %f29, %f30;
@%p67 bra BB21_88;

cvt.u64.u32	%rd390, %r35;
add.s64 %rd392, %rd45, %rd390;
ld.shared.u8 %rs124, [%rd392];
mov.u32 %r668, 1;
setp.ne.s16	%p68, %rs124, 0;
@%p68 bra BB21_89;

BB21_88:
cvt.u64.u32	%rd393, %r126;
add.s64 %rd395, %rd45, %rd393;
ld.shared.u8 %rs125, [%rd395];
setp.eq.s16	%p69, %rs125, 0;
selp.u32	%r668, 1, 0, %p69;

BB21_89:
bfe.u32 %r367, %r28, 4, 1;
setp.ne.s32	%p70, %r668, %r367;
@%p70 bra BB21_91;

cvt.u64.u32	%rd396, %r35;
ld.shared.u16 %rs126, [%rd77];
cvt.u64.u32	%rd400, %r126;
ld.shared.u16 %rs127, [%rd75];
st.shared.u16 [%rd77], %rs127;
st.shared.u16 [%rd75], %rs126;
mul.wide.u32 %rd403, %r35, 8;
add.s64 %rd405, %rd44, %rd403;
ld.shared.u64 %rd406, [%rd405];
mul.wide.u32 %rd407, %r126, 8;
add.s64 %rd408, %rd44, %rd407;
ld.shared.u64 %rd409, [%rd408];
st.shared.u64 [%rd405], %rd409;
st.shared.u64 [%rd408], %rd406;
add.s64 %rd411, %rd45, %rd396;
ld.shared.u8 %rs128, [%rd411];
add.s64 %rd412, %rd45, %rd400;
ld.shared.u8 %rs129, [%rd412];
st.shared.u8 [%rd411], %rs129;
st.shared.u8 [%rd412], %rs128;

BB21_91:
bar.sync 0;
ld.shared.u16 %rs130, [%rd55];
ld.shared.u16 %rs131, [%rd55+2];

	{ cvt.f32.f16 %f31, %rs130;}


	
	{ cvt.f32.f16 %f32, %rs131;}


	setp.geu.f32	%p71, %f31, %f32;
@%p71 bra BB21_93;

cvt.u64.u32	%rd416, %r30;
add.s64 %rd418, %rd45, %rd416;
ld.shared.u8 %rs132, [%rd418];
mov.u32 %r669, 1;
setp.ne.s16	%p72, %rs132, 0;
@%p72 bra BB21_94;

BB21_93:
cvt.u64.u32	%rd419, %r30;
add.s64 %rd421, %rd45, %rd419;
ld.shared.u8 %rs133, [%rd421+1];
setp.eq.s16	%p73, %rs133, 0;
selp.u32	%r669, 1, 0, %p73;

BB21_94:
bfe.u32 %r381, %r28, 4, 1;
setp.ne.s32	%p74, %r669, %r381;
@%p74 bra BB21_96;

cvt.u64.u32	%rd422, %r30;
ld.shared.u16 %rs134, [%rd55];
ld.shared.u16 %rs135, [%rd55+2];
st.shared.u16 [%rd55], %rs135;
st.shared.u16 [%rd55+2], %rs134;
mul.wide.u32 %rd426, %r30, 8;
add.s64 %rd428, %rd44, %rd426;
ld.shared.u64 %rd429, [%rd428];
ld.shared.u64 %rd430, [%rd428+8];
st.shared.u64 [%rd428], %rd430;
st.shared.u64 [%rd428+8], %rd429;
add.s64 %rd432, %rd45, %rd422;
ld.shared.u8 %rs136, [%rd432];
ld.shared.u8 %rs137, [%rd432+1];
st.shared.u8 [%rd432], %rs137;
st.shared.u8 [%rd432+1], %rs136;

BB21_96:
bar.sync 0;
and.b32 %r384, %r28, 31;
sub.s32 %r71, %r30, %r384;
add.s32 %r386, %r71, 32;
mul.wide.u32 %rd433, %r386, 2;
add.s64 %rd435, %rd42, %rd433;
mul.wide.u32 %rd436, %r71, 2;
add.s64 %rd437, %rd42, %rd436;
ld.shared.u16 %rs138, [%rd437];
ld.shared.u16 %rs139, [%rd435];

	{ cvt.f32.f16 %f33, %rs138;}


	
	{ cvt.f32.f16 %f34, %rs139;}


	setp.geu.f32	%p75, %f33, %f34;
@%p75 bra BB21_98;

cvt.u64.u32	%rd438, %r71;
add.s64 %rd440, %rd45, %rd438;
ld.shared.u8 %rs140, [%rd440];
mov.u32 %r670, 1;
setp.ne.s16	%p76, %rs140, 0;
@%p76 bra BB21_99;

BB21_98:
cvt.u64.u32	%rd441, %r386;
add.s64 %rd443, %rd45, %rd441;
ld.shared.u8 %rs141, [%rd443];
setp.eq.s16	%p77, %rs141, 0;
selp.u32	%r670, 1, 0, %p77;

BB21_99:
bfe.u32 %r398, %r28, 5, 1;
setp.ne.s32	%p78, %r670, %r398;
@%p78 bra BB21_101;

mul.wide.u32 %rd444, %r71, 8;
add.s64 %rd446, %rd44, %rd444;
mul.wide.u32 %rd447, %r386, 8;
add.s64 %rd448, %rd44, %rd447;
cvt.u64.u32	%rd449, %r71;
ld.shared.u16 %rs142, [%rd437];
cvt.u64.u32	%rd453, %r386;
ld.shared.u16 %rs143, [%rd435];
st.shared.u16 [%rd437], %rs143;
st.shared.u16 [%rd435], %rs142;
ld.shared.u64 %rd456, [%rd446];
ld.shared.u64 %rd457, [%rd448];
st.shared.u64 [%rd446], %rd457;
st.shared.u64 [%rd448], %rd456;
add.s64 %rd459, %rd45, %rd449;
ld.shared.u8 %rs144, [%rd459];
add.s64 %rd460, %rd45, %rd453;
ld.shared.u8 %rs145, [%rd460];
st.shared.u8 [%rd459], %rs145;
st.shared.u8 [%rd460], %rs144;

BB21_101:
bar.sync 0;
ld.shared.u16 %rs146, [%rd305];
ld.shared.u16 %rs147, [%rd303];

	{ cvt.f32.f16 %f35, %rs146;}


	
	{ cvt.f32.f16 %f36, %rs147;}


	setp.geu.f32	%p79, %f35, %f36;
@%p79 bra BB21_103;

cvt.u64.u32	%rd466, %r59;
add.s64 %rd468, %rd45, %rd466;
ld.shared.u8 %rs148, [%rd468];
mov.u32 %r671, 1;
setp.ne.s16	%p80, %rs148, 0;
@%p80 bra BB21_104;

BB21_103:
cvt.u64.u32	%rd469, %r288;
add.s64 %rd471, %rd45, %rd469;
ld.shared.u8 %rs149, [%rd471];
setp.eq.s16	%p81, %rs149, 0;
selp.u32	%r671, 1, 0, %p81;

BB21_104:
bfe.u32 %r421, %r28, 5, 1;
setp.ne.s32	%p82, %r671, %r421;
@%p82 bra BB21_106;

cvt.u64.u32	%rd472, %r59;
ld.shared.u16 %rs150, [%rd305];
cvt.u64.u32	%rd476, %r288;
ld.shared.u16 %rs151, [%rd303];
st.shared.u16 [%rd305], %rs151;
st.shared.u16 [%rd303], %rs150;
mul.wide.u32 %rd479, %r59, 8;
add.s64 %rd481, %rd44, %rd479;
ld.shared.u64 %rd482, [%rd481];
mul.wide.u32 %rd483, %r288, 8;
add.s64 %rd484, %rd44, %rd483;
ld.shared.u64 %rd485, [%rd484];
st.shared.u64 [%rd481], %rd485;
st.shared.u64 [%rd484], %rd482;
add.s64 %rd487, %rd45, %rd472;
ld.shared.u8 %rs152, [%rd487];
add.s64 %rd488, %rd45, %rd476;
ld.shared.u8 %rs153, [%rd488];
st.shared.u8 [%rd487], %rs153;
st.shared.u8 [%rd488], %rs152;

BB21_106:
bar.sync 0;
ld.shared.u16 %rs154, [%rd201];
ld.shared.u16 %rs155, [%rd199];

	{ cvt.f32.f16 %f37, %rs154;}


	
	{ cvt.f32.f16 %f38, %rs155;}


	setp.geu.f32	%p83, %f37, %f38;
@%p83 bra BB21_108;

cvt.u64.u32	%rd494, %r49;
add.s64 %rd496, %rd45, %rd494;
ld.shared.u8 %rs156, [%rd496];
mov.u32 %r672, 1;
setp.ne.s16	%p84, %rs156, 0;
@%p84 bra BB21_109;

BB21_108:
cvt.u64.u32	%rd497, %r212;
add.s64 %rd499, %rd45, %rd497;
ld.shared.u8 %rs157, [%rd499];
setp.eq.s16	%p85, %rs157, 0;
selp.u32	%r672, 1, 0, %p85;

BB21_109:
bfe.u32 %r443, %r28, 5, 1;
setp.ne.s32	%p86, %r672, %r443;
@%p86 bra BB21_111;

cvt.u64.u32	%rd500, %r49;
ld.shared.u16 %rs158, [%rd201];
cvt.u64.u32	%rd504, %r212;
ld.shared.u16 %rs159, [%rd199];
st.shared.u16 [%rd201], %rs159;
st.shared.u16 [%rd199], %rs158;
mul.wide.u32 %rd507, %r49, 8;
add.s64 %rd509, %rd44, %rd507;
ld.shared.u64 %rd510, [%rd509];
mul.wide.u32 %rd511, %r212, 8;
add.s64 %rd512, %rd44, %rd511;
ld.shared.u64 %rd513, [%rd512];
st.shared.u64 [%rd509], %rd513;
st.shared.u64 [%rd512], %rd510;
add.s64 %rd515, %rd45, %rd500;
ld.shared.u8 %rs160, [%rd515];
add.s64 %rd516, %rd45, %rd504;
ld.shared.u8 %rs161, [%rd516];
st.shared.u8 [%rd515], %rs161;
st.shared.u8 [%rd516], %rs160;

BB21_111:
bar.sync 0;
ld.shared.u16 %rs162, [%rd125];
ld.shared.u16 %rs163, [%rd123];

	{ cvt.f32.f16 %f39, %rs162;}


	
	{ cvt.f32.f16 %f40, %rs163;}


	setp.geu.f32	%p87, %f39, %f40;
@%p87 bra BB21_113;

cvt.u64.u32	%rd522, %r41;
add.s64 %rd524, %rd45, %rd522;
ld.shared.u8 %rs164, [%rd524];
mov.u32 %r673, 1;
setp.ne.s16	%p88, %rs164, 0;
@%p88 bra BB21_114;

BB21_113:
cvt.u64.u32	%rd525, %r158;
add.s64 %rd527, %rd45, %rd525;
ld.shared.u8 %rs165, [%rd527];
setp.eq.s16	%p89, %rs165, 0;
selp.u32	%r673, 1, 0, %p89;

BB21_114:
bfe.u32 %r465, %r28, 5, 1;
setp.ne.s32	%p90, %r673, %r465;
@%p90 bra BB21_116;

cvt.u64.u32	%rd528, %r41;
ld.shared.u16 %rs166, [%rd125];
cvt.u64.u32	%rd532, %r158;
ld.shared.u16 %rs167, [%rd123];
st.shared.u16 [%rd125], %rs167;
st.shared.u16 [%rd123], %rs166;
mul.wide.u32 %rd535, %r41, 8;
add.s64 %rd537, %rd44, %rd535;
ld.shared.u64 %rd538, [%rd537];
mul.wide.u32 %rd539, %r158, 8;
add.s64 %rd540, %rd44, %rd539;
ld.shared.u64 %rd541, [%rd540];
st.shared.u64 [%rd537], %rd541;
st.shared.u64 [%rd540], %rd538;
add.s64 %rd543, %rd45, %rd528;
ld.shared.u8 %rs168, [%rd543];
add.s64 %rd544, %rd45, %rd532;
ld.shared.u8 %rs169, [%rd544];
st.shared.u8 [%rd543], %rs169;
st.shared.u8 [%rd544], %rs168;

BB21_116:
bar.sync 0;
ld.shared.u16 %rs170, [%rd77];
ld.shared.u16 %rs171, [%rd75];

	{ cvt.f32.f16 %f41, %rs170;}


	
	{ cvt.f32.f16 %f42, %rs171;}


	setp.geu.f32	%p91, %f41, %f42;
@%p91 bra BB21_118;

cvt.u64.u32	%rd550, %r35;
add.s64 %rd552, %rd45, %rd550;
ld.shared.u8 %rs172, [%rd552];
mov.u32 %r674, 1;
setp.ne.s16	%p92, %rs172, 0;
@%p92 bra BB21_119;

BB21_118:
cvt.u64.u32	%rd553, %r126;
add.s64 %rd555, %rd45, %rd553;
ld.shared.u8 %rs173, [%rd555];
setp.eq.s16	%p93, %rs173, 0;
selp.u32	%r674, 1, 0, %p93;

BB21_119:
bfe.u32 %r487, %r28, 5, 1;
setp.ne.s32	%p94, %r674, %r487;
@%p94 bra BB21_121;

cvt.u64.u32	%rd556, %r35;
ld.shared.u16 %rs174, [%rd77];
cvt.u64.u32	%rd560, %r126;
ld.shared.u16 %rs175, [%rd75];
st.shared.u16 [%rd77], %rs175;
st.shared.u16 [%rd75], %rs174;
mul.wide.u32 %rd563, %r35, 8;
add.s64 %rd565, %rd44, %rd563;
ld.shared.u64 %rd566, [%rd565];
mul.wide.u32 %rd567, %r126, 8;
add.s64 %rd568, %rd44, %rd567;
ld.shared.u64 %rd569, [%rd568];
st.shared.u64 [%rd565], %rd569;
st.shared.u64 [%rd568], %rd566;
add.s64 %rd571, %rd45, %rd556;
ld.shared.u8 %rs176, [%rd571];
add.s64 %rd572, %rd45, %rd560;
ld.shared.u8 %rs177, [%rd572];
st.shared.u8 [%rd571], %rs177;
st.shared.u8 [%rd572], %rs176;

BB21_121:
bar.sync 0;
ld.shared.u16 %rs178, [%rd55];
ld.shared.u16 %rs179, [%rd55+2];

	{ cvt.f32.f16 %f43, %rs178;}


	
	{ cvt.f32.f16 %f44, %rs179;}


	setp.geu.f32	%p95, %f43, %f44;
@%p95 bra BB21_123;

cvt.u64.u32	%rd576, %r30;
add.s64 %rd578, %rd45, %rd576;
ld.shared.u8 %rs180, [%rd578];
mov.u32 %r675, 1;
setp.ne.s16	%p96, %rs180, 0;
@%p96 bra BB21_124;

BB21_123:
cvt.u64.u32	%rd579, %r30;
add.s64 %rd581, %rd45, %rd579;
ld.shared.u8 %rs181, [%rd581+1];
setp.eq.s16	%p97, %rs181, 0;
selp.u32	%r675, 1, 0, %p97;

BB21_124:
bfe.u32 %r501, %r28, 5, 1;
setp.ne.s32	%p98, %r675, %r501;
@%p98 bra BB21_126;

cvt.u64.u32	%rd582, %r30;
ld.shared.u16 %rs182, [%rd55];
ld.shared.u16 %rs183, [%rd55+2];
st.shared.u16 [%rd55], %rs183;
st.shared.u16 [%rd55+2], %rs182;
mul.wide.u32 %rd586, %r30, 8;
add.s64 %rd588, %rd44, %rd586;
ld.shared.u64 %rd589, [%rd588];
ld.shared.u64 %rd590, [%rd588+8];
st.shared.u64 [%rd588], %rd590;
st.shared.u64 [%rd588+8], %rd589;
add.s64 %rd592, %rd45, %rd582;
ld.shared.u8 %rs184, [%rd592];
ld.shared.u8 %rs185, [%rd592+1];
st.shared.u8 [%rd592], %rs185;
st.shared.u8 [%rd592+1], %rs184;

BB21_126:
bar.sync 0;
and.b32 %r504, %r28, 63;
sub.s32 %r505, %r30, %r504;
add.s32 %r506, %r505, 64;
mul.wide.u32 %rd593, %r506, 2;
add.s64 %rd595, %rd42, %rd593;
mul.wide.u32 %rd596, %r505, 2;
add.s64 %rd597, %rd42, %rd596;
ld.shared.u16 %rs186, [%rd597];
ld.shared.u16 %rs187, [%rd595];

	{ cvt.f32.f16 %f45, %rs186;}


	
	{ cvt.f32.f16 %f46, %rs187;}


	setp.geu.f32	%p99, %f45, %f46;
@%p99 bra BB21_128;

cvt.u64.u32	%rd598, %r505;
add.s64 %rd600, %rd45, %rd598;
ld.shared.u8 %rs188, [%rd600];
setp.ne.s16	%p100, %rs188, 0;
@%p100 bra BB21_130;

BB21_128:
cvt.u64.u32	%rd601, %r506;
add.s64 %rd603, %rd45, %rd601;
ld.shared.u8 %rs7, [%rd603];
setp.eq.s16	%p101, %rs7, 0;
@%p101 bra BB21_130;

cvt.u64.u32	%rd604, %r505;
ld.shared.u16 %rs189, [%rd597];
ld.shared.u16 %rs190, [%rd595];
st.shared.u16 [%rd597], %rs190;
st.shared.u16 [%rd595], %rs189;
mul.wide.u32 %rd611, %r505, 8;
add.s64 %rd613, %rd44, %rd611;
ld.shared.u64 %rd614, [%rd613];
mul.wide.u32 %rd615, %r506, 8;
add.s64 %rd616, %rd44, %rd615;
ld.shared.u64 %rd617, [%rd616];
st.shared.u64 [%rd613], %rd617;
st.shared.u64 [%rd616], %rd614;
add.s64 %rd619, %rd45, %rd604;
ld.shared.u8 %rs191, [%rd619];
st.shared.u8 [%rd619], %rs7;
st.shared.u8 [%rd603], %rs191;

BB21_130:
bar.sync 0;
ld.shared.u16 %rs192, [%rd437];
ld.shared.u16 %rs193, [%rd435];

	{ cvt.f32.f16 %f47, %rs192;}


	
	{ cvt.f32.f16 %f48, %rs193;}


	setp.geu.f32	%p102, %f47, %f48;
@%p102 bra BB21_132;

cvt.u64.u32	%rd626, %r71;
add.s64 %rd628, %rd45, %rd626;
ld.shared.u8 %rs194, [%rd628];
setp.ne.s16	%p103, %rs194, 0;
@%p103 bra BB21_134;

BB21_132:
cvt.u64.u32	%rd629, %r386;
add.s64 %rd631, %rd45, %rd629;
ld.shared.u8 %rs8, [%rd631];
setp.eq.s16	%p104, %rs8, 0;
@%p104 bra BB21_134;

cvt.u64.u32	%rd632, %r71;
ld.shared.u16 %rs195, [%rd437];
ld.shared.u16 %rs196, [%rd435];
st.shared.u16 [%rd437], %rs196;
st.shared.u16 [%rd435], %rs195;
mul.wide.u32 %rd639, %r71, 8;
add.s64 %rd641, %rd44, %rd639;
ld.shared.u64 %rd642, [%rd641];
mul.wide.u32 %rd643, %r386, 8;
add.s64 %rd644, %rd44, %rd643;
ld.shared.u64 %rd645, [%rd644];
st.shared.u64 [%rd641], %rd645;
st.shared.u64 [%rd644], %rd642;
add.s64 %rd647, %rd45, %rd632;
ld.shared.u8 %rs197, [%rd647];
st.shared.u8 [%rd647], %rs8;
st.shared.u8 [%rd631], %rs197;

BB21_134:
bar.sync 0;
ld.shared.u16 %rs198, [%rd305];
ld.shared.u16 %rs199, [%rd303];

	{ cvt.f32.f16 %f49, %rs198;}


	
	{ cvt.f32.f16 %f50, %rs199;}


	setp.geu.f32	%p105, %f49, %f50;
@%p105 bra BB21_136;

cvt.u64.u32	%rd654, %r59;
add.s64 %rd656, %rd45, %rd654;
ld.shared.u8 %rs200, [%rd656];
setp.ne.s16	%p106, %rs200, 0;
@%p106 bra BB21_138;

BB21_136:
cvt.u64.u32	%rd657, %r288;
add.s64 %rd659, %rd45, %rd657;
ld.shared.u8 %rs9, [%rd659];
setp.eq.s16	%p107, %rs9, 0;
@%p107 bra BB21_138;

cvt.u64.u32	%rd660, %r59;
ld.shared.u16 %rs201, [%rd305];
ld.shared.u16 %rs202, [%rd303];
st.shared.u16 [%rd305], %rs202;
st.shared.u16 [%rd303], %rs201;
mul.wide.u32 %rd667, %r59, 8;
add.s64 %rd669, %rd44, %rd667;
ld.shared.u64 %rd670, [%rd669];
mul.wide.u32 %rd671, %r288, 8;
add.s64 %rd672, %rd44, %rd671;
ld.shared.u64 %rd673, [%rd672];
st.shared.u64 [%rd669], %rd673;
st.shared.u64 [%rd672], %rd670;
add.s64 %rd675, %rd45, %rd660;
ld.shared.u8 %rs203, [%rd675];
st.shared.u8 [%rd675], %rs9;
st.shared.u8 [%rd659], %rs203;

BB21_138:
bar.sync 0;
ld.shared.u16 %rs204, [%rd201];
ld.shared.u16 %rs205, [%rd199];

	{ cvt.f32.f16 %f51, %rs204;}


	
	{ cvt.f32.f16 %f52, %rs205;}


	setp.geu.f32	%p108, %f51, %f52;
@%p108 bra BB21_140;

cvt.u64.u32	%rd682, %r49;
add.s64 %rd684, %rd45, %rd682;
ld.shared.u8 %rs206, [%rd684];
setp.ne.s16	%p109, %rs206, 0;
@%p109 bra BB21_142;

BB21_140:
cvt.u64.u32	%rd685, %r212;
add.s64 %rd687, %rd45, %rd685;
ld.shared.u8 %rs10, [%rd687];
setp.eq.s16	%p110, %rs10, 0;
@%p110 bra BB21_142;

cvt.u64.u32	%rd688, %r49;
ld.shared.u16 %rs207, [%rd201];
ld.shared.u16 %rs208, [%rd199];
st.shared.u16 [%rd201], %rs208;
st.shared.u16 [%rd199], %rs207;
mul.wide.u32 %rd695, %r49, 8;
add.s64 %rd697, %rd44, %rd695;
ld.shared.u64 %rd698, [%rd697];
mul.wide.u32 %rd699, %r212, 8;
add.s64 %rd700, %rd44, %rd699;
ld.shared.u64 %rd701, [%rd700];
st.shared.u64 [%rd697], %rd701;
st.shared.u64 [%rd700], %rd698;
add.s64 %rd703, %rd45, %rd688;
ld.shared.u8 %rs209, [%rd703];
st.shared.u8 [%rd703], %rs10;
st.shared.u8 [%rd687], %rs209;

BB21_142:
bar.sync 0;
ld.shared.u16 %rs210, [%rd125];
ld.shared.u16 %rs211, [%rd123];

	{ cvt.f32.f16 %f53, %rs210;}


	
	{ cvt.f32.f16 %f54, %rs211;}


	setp.geu.f32	%p111, %f53, %f54;
@%p111 bra BB21_144;

cvt.u64.u32	%rd710, %r41;
add.s64 %rd712, %rd45, %rd710;
ld.shared.u8 %rs212, [%rd712];
setp.ne.s16	%p112, %rs212, 0;
@%p112 bra BB21_146;

BB21_144:
cvt.u64.u32	%rd713, %r158;
add.s64 %rd715, %rd45, %rd713;
ld.shared.u8 %rs11, [%rd715];
setp.eq.s16	%p113, %rs11, 0;
@%p113 bra BB21_146;

cvt.u64.u32	%rd716, %r41;
ld.shared.u16 %rs213, [%rd125];
ld.shared.u16 %rs214, [%rd123];
st.shared.u16 [%rd125], %rs214;
st.shared.u16 [%rd123], %rs213;
mul.wide.u32 %rd723, %r41, 8;
add.s64 %rd725, %rd44, %rd723;
ld.shared.u64 %rd726, [%rd725];
mul.wide.u32 %rd727, %r158, 8;
add.s64 %rd728, %rd44, %rd727;
ld.shared.u64 %rd729, [%rd728];
st.shared.u64 [%rd725], %rd729;
st.shared.u64 [%rd728], %rd726;
add.s64 %rd731, %rd45, %rd716;
ld.shared.u8 %rs215, [%rd731];
st.shared.u8 [%rd731], %rs11;
st.shared.u8 [%rd715], %rs215;

BB21_146:
bar.sync 0;
ld.shared.u16 %rs216, [%rd77];
ld.shared.u16 %rs217, [%rd75];

	{ cvt.f32.f16 %f55, %rs216;}


	
	{ cvt.f32.f16 %f56, %rs217;}


	setp.geu.f32	%p114, %f55, %f56;
@%p114 bra BB21_148;

cvt.u64.u32	%rd738, %r35;
add.s64 %rd740, %rd45, %rd738;
ld.shared.u8 %rs218, [%rd740];
setp.ne.s16	%p115, %rs218, 0;
@%p115 bra BB21_150;

BB21_148:
cvt.u64.u32	%rd741, %r126;
add.s64 %rd743, %rd45, %rd741;
ld.shared.u8 %rs12, [%rd743];
setp.eq.s16	%p116, %rs12, 0;
@%p116 bra BB21_150;

cvt.u64.u32	%rd744, %r35;
ld.shared.u16 %rs219, [%rd77];
ld.shared.u16 %rs220, [%rd75];
st.shared.u16 [%rd77], %rs220;
st.shared.u16 [%rd75], %rs219;
mul.wide.u32 %rd751, %r35, 8;
add.s64 %rd753, %rd44, %rd751;
ld.shared.u64 %rd754, [%rd753];
mul.wide.u32 %rd755, %r126, 8;
add.s64 %rd756, %rd44, %rd755;
ld.shared.u64 %rd757, [%rd756];
st.shared.u64 [%rd753], %rd757;
st.shared.u64 [%rd756], %rd754;
add.s64 %rd759, %rd45, %rd744;
ld.shared.u8 %rs221, [%rd759];
st.shared.u8 [%rd759], %rs12;
st.shared.u8 [%rd743], %rs221;

BB21_150:
bar.sync 0;
ld.shared.u16 %rs222, [%rd55];
ld.shared.u16 %rs223, [%rd55+2];

	{ cvt.f32.f16 %f57, %rs222;}


	
	{ cvt.f32.f16 %f58, %rs223;}


	setp.geu.f32	%p117, %f57, %f58;
@%p117 bra BB21_152;

cvt.u64.u32	%rd764, %r30;
add.s64 %rd766, %rd45, %rd764;
ld.shared.u8 %rs224, [%rd766];
setp.ne.s16	%p118, %rs224, 0;
@%p118 bra BB21_154;

BB21_152:
cvt.u64.u32	%rd767, %r30;
add.s64 %rd769, %rd45, %rd767;
ld.shared.u8 %rs13, [%rd769+1];
setp.eq.s16	%p119, %rs13, 0;
@%p119 bra BB21_154;

ld.shared.u16 %rs225, [%rd55];
ld.shared.u16 %rs226, [%rd55+2];
st.shared.u16 [%rd55], %rs226;
st.shared.u16 [%rd55+2], %rs225;
mul.wide.u32 %rd774, %r30, 8;
add.s64 %rd776, %rd44, %rd774;
ld.shared.u64 %rd777, [%rd776];
ld.shared.u64 %rd778, [%rd776+8];
st.shared.u64 [%rd776], %rd778;
st.shared.u64 [%rd776+8], %rd777;
ld.shared.u8 %rs227, [%rd769];
st.shared.u8 [%rd769], %rs13;
st.shared.u8 [%rd769+1], %rs227;

BB21_154:
bar.sync 0;
@!%p1 bra BB21_156;
bra.uni BB21_155;

BB21_155:
mov.u32 %r634, %tid.x;
mad.lo.s32 %r626, %r634, %r88, %r16;
ld.local.u64 %rd781, [%rd2];
mul.wide.u32 %rd782, %r626, 2;
add.s64 %rd783, %rd781, %rd782;
ld.shared.u16 %rs228, [%rd16];
st.u16 [%rd783], %rs228;
ld.shared.u64 %rd790, [%rd17];
mad.lo.s32 %r627, %r634, %r89, %r27;
ld.local.u64 %rd791, [%rd3];
mul.wide.u32 %rd792, %r627, 8;
add.s64 %rd793, %rd791, %rd792;
st.u64 [%rd793], %rd790;

BB21_156:
@%p14 bra BB21_158;

mad.lo.s32 %r632, %r29, %r88, %r16;
ld.local.u64 %rd794, [%rd2];
mul.wide.u32 %rd795, %r632, 2;
add.s64 %rd796, %rd794, %rd795;
ld.shared.u16 %rs229, [%rd16+128];
st.u16 [%rd796], %rs229;
ld.shared.u64 %rd803, [%rd17+512];
mad.lo.s32 %r633, %r29, %r89, %r27;
ld.local.u64 %rd804, [%rd3];
mul.wide.u32 %rd805, %r633, 8;
add.s64 %rd806, %rd804, %rd805;
st.u64 [%rd806], %rd803;

BB21_158:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot22[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<71>;
.reg .b16 %rs<130>;
.reg .f32 %f<33>;
.reg .b32 %r<382>;
.reg .b64 %rd<464>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[64];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd463, __local_depot22;
cvta.local.u64 %SP, %rd463;
ld.param.u32 %r60, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r61, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r62, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r63, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r352, 0;
mov.pred %p4, 0;
@%p4 bra BB22_2;

BB22_1:
mul.wide.s32 %rd23, %r352, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r352, %r352, 1;
setp.lt.u32	%p5, %r352, 27;
@%p5 bra BB22_1;

BB22_2:
mov.u32 %r353, 0;
@%p4 bra BB22_4;

BB22_3:
mul.wide.s32 %rd27, %r353, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r353, %r353, 1;
setp.lt.u32	%p7, %r353, 27;
@%p7 bra BB22_3;

BB22_4:
mov.u32 %r66, %nctaid.y;
mov.u32 %r67, %ctaid.z;
mov.u32 %r68, %ctaid.y;
mad.lo.s32 %r69, %r66, %r67, %r68;
mov.u32 %r70, %nctaid.x;
mov.u32 %r71, %ctaid.x;
mad.lo.s32 %r5, %r69, %r70, %r71;
setp.ge.u32	%p8, %r5, %r60;
@%p8 bra BB22_95;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r354, %r6, -1;
mov.u32 %r72, 0;
setp.lt.s32	%p9, %r354, 1;
mov.u32 %r363, %r5;
mov.u32 %r370, %r72;
@%p9 bra BB22_8;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd459, %rd2, %rd31;
mov.u32 %r371, 0;
mov.u32 %r364, %r5;

BB22_7:
ld.local.u32 %r74, [%rd459+4];
rem.u32 %r75, %r364, %r74;
ld.local.u32 %r76, [%rd459+104];
mad.lo.s32 %r371, %r76, %r75, %r371;
div.u32 %r364, %r364, %r74;
add.s64 %rd459, %rd459, -4;
add.s32 %r354, %r354, -1;
setp.gt.s32	%p10, %r354, 0;
mov.u32 %r359, %r364;
mov.u32 %r363, %r359;
mov.u32 %r365, %r371;
mov.u32 %r370, %r365;
@%p10 bra BB22_7;

BB22_8:
mov.u32 %r15, %r370;
mov.u32 %r14, %r363;
ld.local.u32 %r78, [%rd2+108];
mad.lo.s32 %r16, %r78, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r355, %r17, -1;
setp.lt.s32	%p11, %r355, 1;
mov.u32 %r361, %r5;
mov.u32 %r368, %r72;
@%p11 bra BB22_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd460, %rd3, %rd32;
mov.u32 %r369, 0;
mov.u32 %r362, %r5;

BB22_10:
ld.local.u32 %r80, [%rd460+4];
rem.u32 %r81, %r362, %r80;
ld.local.u32 %r82, [%rd460+104];
mad.lo.s32 %r369, %r82, %r81, %r369;
div.u32 %r362, %r362, %r80;
add.s64 %rd460, %rd460, -4;
add.s32 %r355, %r355, -1;
setp.gt.s32	%p12, %r355, 0;
mov.u32 %r361, %r362;
mov.u32 %r368, %r369;
@%p12 bra BB22_10;

BB22_11:
ld.local.u32 %r83, [%rd3+108];
mad.lo.s32 %r27, %r83, %r361, %r368;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 16;
setp.lt.u32	%p1, %r28, %r61;
@%p1 bra BB22_13;
bra.uni BB22_12;

BB22_13:
mad.lo.s32 %r84, %r28, %r62, %r16;
ld.local.u64 %rd33, [%rd2];
mul.wide.u32 %rd34, %r84, 2;
add.s64 %rd35, %rd33, %rd34;
ld.u16 %rs128, [%rd35];
bra.uni BB22_14;

BB22_12:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs128, %f1;}



BB22_14:
mov.u64 %rd461, 0;
setp.ge.u32	%p13, %r28, %r61;
@%p13 bra BB22_16;

mad.lo.s32 %r85, %r28, %r63, %r27;
ld.local.u64 %rd37, [%rd3];
mul.wide.u32 %rd38, %r85, 8;
add.s64 %rd39, %rd37, %rd38;
ld.u64 %rd461, [%rd39];

BB22_16:
selp.u16	%rs13, 1, 0, %p1;
cvt.s64.s32	%rd40, %r28;
mul.wide.s32 %rd41, %r28, 2;
mov.u64 %rd42, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd42, %rd41;
st.shared.u16 [%rd16], %rs128;
mul.wide.s32 %rd43, %r28, 8;
mov.u64 %rd44, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd44, %rd43;
st.shared.u64 [%rd17], %rd461;
mov.u64 %rd45, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd45, %rd40;
st.shared.u8 [%rd18], %rs13;
setp.lt.u32	%p2, %r29, %r61;
@%p2 bra BB22_18;
bra.uni BB22_17;

BB22_18:
mad.lo.s32 %r86, %r29, %r62, %r16;
ld.local.u64 %rd46, [%rd2];
mul.wide.u32 %rd47, %r86, 2;
add.s64 %rd48, %rd46, %rd47;
ld.u16 %rs129, [%rd48];
bra.uni BB22_19;

BB22_17:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs129, %f2;}



BB22_19:
mov.u64 %rd462, 0;
setp.ge.u32	%p14, %r29, %r61;
@%p14 bra BB22_21;

mad.lo.s32 %r87, %r29, %r63, %r27;
ld.local.u64 %rd50, [%rd3];
mul.wide.u32 %rd51, %r87, 8;
add.s64 %rd52, %rd50, %rd51;
ld.u64 %rd462, [%rd52];

BB22_21:
selp.u16	%rs15, 1, 0, %p2;
st.shared.u16 [%rd16+32], %rs129;
st.shared.u64 [%rd17+128], %rd462;
st.shared.u8 [%rd18+16], %rs15;
shl.b32 %r30, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd53, %r30, 2;
add.s64 %rd55, %rd42, %rd53;
ld.shared.u16 %rs16, [%rd55];
ld.shared.u16 %rs17, [%rd55+2];

	{ cvt.f32.f16 %f3, %rs16;}


	
	{ cvt.f32.f16 %f4, %rs17;}


	setp.leu.f32	%p15, %f3, %f4;
@%p15 bra BB22_23;

cvt.u64.u32	%rd56, %r30;
add.s64 %rd58, %rd45, %rd56;
ld.shared.u8 %rs18, [%rd58];
mov.u32 %r372, 1;
setp.ne.s16	%p16, %rs18, 0;
@%p16 bra BB22_24;

BB22_23:
cvt.u64.u32	%rd59, %r30;
add.s64 %rd61, %rd45, %rd59;
ld.shared.u8 %rs19, [%rd61+1];
setp.eq.s16	%p17, %rs19, 0;
selp.u32	%r372, 1, 0, %p17;

BB22_24:
and.b32 %r94, %r28, 1;
setp.ne.s32	%p18, %r372, %r94;
@%p18 bra BB22_26;

mul.wide.u32 %rd62, %r30, 8;
add.s64 %rd64, %rd44, %rd62;
cvt.u64.u32	%rd65, %r30;
ld.shared.u16 %rs20, [%rd55];
ld.shared.u16 %rs21, [%rd55+2];
st.shared.u16 [%rd55], %rs21;
st.shared.u16 [%rd55+2], %rs20;
ld.shared.u64 %rd69, [%rd64];
ld.shared.u64 %rd70, [%rd64+8];
st.shared.u64 [%rd64], %rd70;
st.shared.u64 [%rd64+8], %rd69;
add.s64 %rd72, %rd45, %rd65;
ld.shared.u8 %rs22, [%rd72];
ld.shared.u8 %rs23, [%rd72+1];
st.shared.u8 [%rd72], %rs23;
st.shared.u8 [%rd72+1], %rs22;

BB22_26:
bar.sync 0;
sub.s32 %r35, %r30, %r94;
add.s32 %r100, %r35, 2;
mul.wide.u32 %rd73, %r100, 2;
add.s64 %rd75, %rd42, %rd73;
mul.wide.u32 %rd76, %r35, 2;
add.s64 %rd77, %rd42, %rd76;
ld.shared.u16 %rs24, [%rd77];
ld.shared.u16 %rs25, [%rd75];

	{ cvt.f32.f16 %f5, %rs24;}


	
	{ cvt.f32.f16 %f6, %rs25;}


	setp.leu.f32	%p19, %f5, %f6;
@%p19 bra BB22_28;

cvt.u64.u32	%rd78, %r35;
add.s64 %rd80, %rd45, %rd78;
ld.shared.u8 %rs26, [%rd80];
mov.u32 %r373, 1;
setp.ne.s16	%p20, %rs26, 0;
@%p20 bra BB22_29;

BB22_28:
cvt.u64.u32	%rd81, %r100;
add.s64 %rd83, %rd45, %rd81;
ld.shared.u8 %rs27, [%rd83];
setp.eq.s16	%p21, %rs27, 0;
selp.u32	%r373, 1, 0, %p21;

BB22_29:
bfe.u32 %r112, %r28, 1, 1;
setp.ne.s32	%p22, %r373, %r112;
@%p22 bra BB22_31;

mul.wide.u32 %rd84, %r35, 8;
add.s64 %rd86, %rd44, %rd84;
mul.wide.u32 %rd87, %r100, 8;
add.s64 %rd88, %rd44, %rd87;
cvt.u64.u32	%rd89, %r35;
ld.shared.u16 %rs28, [%rd77];
cvt.u64.u32	%rd93, %r100;
ld.shared.u16 %rs29, [%rd75];
st.shared.u16 [%rd77], %rs29;
st.shared.u16 [%rd75], %rs28;
ld.shared.u64 %rd96, [%rd86];
ld.shared.u64 %rd97, [%rd88];
st.shared.u64 [%rd86], %rd97;
st.shared.u64 [%rd88], %rd96;
add.s64 %rd99, %rd45, %rd89;
ld.shared.u8 %rs30, [%rd99];
add.s64 %rd100, %rd45, %rd93;
ld.shared.u8 %rs31, [%rd100];
st.shared.u8 [%rd99], %rs31;
st.shared.u8 [%rd100], %rs30;

BB22_31:
bar.sync 0;
ld.shared.u16 %rs32, [%rd55];
ld.shared.u16 %rs33, [%rd55+2];

	{ cvt.f32.f16 %f7, %rs32;}


	
	{ cvt.f32.f16 %f8, %rs33;}


	setp.leu.f32	%p23, %f7, %f8;
@%p23 bra BB22_33;

cvt.u64.u32	%rd104, %r30;
add.s64 %rd106, %rd45, %rd104;
ld.shared.u8 %rs34, [%rd106];
mov.u32 %r374, 1;
setp.ne.s16	%p24, %rs34, 0;
@%p24 bra BB22_34;

BB22_33:
cvt.u64.u32	%rd107, %r30;
add.s64 %rd109, %rd45, %rd107;
ld.shared.u8 %rs35, [%rd109+1];
setp.eq.s16	%p25, %rs35, 0;
selp.u32	%r374, 1, 0, %p25;

BB22_34:
bfe.u32 %r127, %r28, 1, 1;
setp.ne.s32	%p26, %r374, %r127;
@%p26 bra BB22_36;

cvt.u64.u32	%rd110, %r30;
ld.shared.u16 %rs36, [%rd55];
ld.shared.u16 %rs37, [%rd55+2];
st.shared.u16 [%rd55], %rs37;
st.shared.u16 [%rd55+2], %rs36;
mul.wide.u32 %rd114, %r30, 8;
add.s64 %rd116, %rd44, %rd114;
ld.shared.u64 %rd117, [%rd116];
ld.shared.u64 %rd118, [%rd116+8];
st.shared.u64 [%rd116], %rd118;
st.shared.u64 [%rd116+8], %rd117;
add.s64 %rd120, %rd45, %rd110;
ld.shared.u8 %rs38, [%rd120];
ld.shared.u8 %rs39, [%rd120+1];
st.shared.u8 [%rd120], %rs39;
st.shared.u8 [%rd120+1], %rs38;

BB22_36:
bar.sync 0;
and.b32 %r130, %r28, 3;
sub.s32 %r41, %r30, %r130;
add.s32 %r132, %r41, 4;
mul.wide.u32 %rd121, %r132, 2;
add.s64 %rd123, %rd42, %rd121;
mul.wide.u32 %rd124, %r41, 2;
add.s64 %rd125, %rd42, %rd124;
ld.shared.u16 %rs40, [%rd125];
ld.shared.u16 %rs41, [%rd123];

	{ cvt.f32.f16 %f9, %rs40;}


	
	{ cvt.f32.f16 %f10, %rs41;}


	setp.leu.f32	%p27, %f9, %f10;
@%p27 bra BB22_38;

cvt.u64.u32	%rd126, %r41;
add.s64 %rd128, %rd45, %rd126;
ld.shared.u8 %rs42, [%rd128];
mov.u32 %r375, 1;
setp.ne.s16	%p28, %rs42, 0;
@%p28 bra BB22_39;

BB22_38:
cvt.u64.u32	%rd129, %r132;
add.s64 %rd131, %rd45, %rd129;
ld.shared.u8 %rs43, [%rd131];
setp.eq.s16	%p29, %rs43, 0;
selp.u32	%r375, 1, 0, %p29;

BB22_39:
bfe.u32 %r144, %r28, 2, 1;
setp.ne.s32	%p30, %r375, %r144;
@%p30 bra BB22_41;

mul.wide.u32 %rd132, %r41, 8;
add.s64 %rd134, %rd44, %rd132;
mul.wide.u32 %rd135, %r132, 8;
add.s64 %rd136, %rd44, %rd135;
cvt.u64.u32	%rd137, %r41;
ld.shared.u16 %rs44, [%rd125];
cvt.u64.u32	%rd141, %r132;
ld.shared.u16 %rs45, [%rd123];
st.shared.u16 [%rd125], %rs45;
st.shared.u16 [%rd123], %rs44;
ld.shared.u64 %rd144, [%rd134];
ld.shared.u64 %rd145, [%rd136];
st.shared.u64 [%rd134], %rd145;
st.shared.u64 [%rd136], %rd144;
add.s64 %rd147, %rd45, %rd137;
ld.shared.u8 %rs46, [%rd147];
add.s64 %rd148, %rd45, %rd141;
ld.shared.u8 %rs47, [%rd148];
st.shared.u8 [%rd147], %rs47;
st.shared.u8 [%rd148], %rs46;

BB22_41:
bar.sync 0;
ld.shared.u16 %rs48, [%rd77];
ld.shared.u16 %rs49, [%rd75];

	{ cvt.f32.f16 %f11, %rs48;}


	
	{ cvt.f32.f16 %f12, %rs49;}


	setp.leu.f32	%p31, %f11, %f12;
@%p31 bra BB22_43;

cvt.u64.u32	%rd154, %r35;
add.s64 %rd156, %rd45, %rd154;
ld.shared.u8 %rs50, [%rd156];
mov.u32 %r376, 1;
setp.ne.s16	%p32, %rs50, 0;
@%p32 bra BB22_44;

BB22_43:
cvt.u64.u32	%rd157, %r100;
add.s64 %rd159, %rd45, %rd157;
ld.shared.u8 %rs51, [%rd159];
setp.eq.s16	%p33, %rs51, 0;
selp.u32	%r376, 1, 0, %p33;

BB22_44:
bfe.u32 %r167, %r28, 2, 1;
setp.ne.s32	%p34, %r376, %r167;
@%p34 bra BB22_46;

cvt.u64.u32	%rd160, %r35;
ld.shared.u16 %rs52, [%rd77];
cvt.u64.u32	%rd164, %r100;
ld.shared.u16 %rs53, [%rd75];
st.shared.u16 [%rd77], %rs53;
st.shared.u16 [%rd75], %rs52;
mul.wide.u32 %rd167, %r35, 8;
add.s64 %rd169, %rd44, %rd167;
ld.shared.u64 %rd170, [%rd169];
mul.wide.u32 %rd171, %r100, 8;
add.s64 %rd172, %rd44, %rd171;
ld.shared.u64 %rd173, [%rd172];
st.shared.u64 [%rd169], %rd173;
st.shared.u64 [%rd172], %rd170;
add.s64 %rd175, %rd45, %rd160;
ld.shared.u8 %rs54, [%rd175];
add.s64 %rd176, %rd45, %rd164;
ld.shared.u8 %rs55, [%rd176];
st.shared.u8 [%rd175], %rs55;
st.shared.u8 [%rd176], %rs54;

BB22_46:
bar.sync 0;
ld.shared.u16 %rs56, [%rd55];
ld.shared.u16 %rs57, [%rd55+2];

	{ cvt.f32.f16 %f13, %rs56;}


	
	{ cvt.f32.f16 %f14, %rs57;}


	setp.leu.f32	%p35, %f13, %f14;
@%p35 bra BB22_48;

cvt.u64.u32	%rd180, %r30;
add.s64 %rd182, %rd45, %rd180;
ld.shared.u8 %rs58, [%rd182];
mov.u32 %r377, 1;
setp.ne.s16	%p36, %rs58, 0;
@%p36 bra BB22_49;

BB22_48:
cvt.u64.u32	%rd183, %r30;
add.s64 %rd185, %rd45, %rd183;
ld.shared.u8 %rs59, [%rd185+1];
setp.eq.s16	%p37, %rs59, 0;
selp.u32	%r377, 1, 0, %p37;

BB22_49:
bfe.u32 %r181, %r28, 2, 1;
setp.ne.s32	%p38, %r377, %r181;
@%p38 bra BB22_51;

cvt.u64.u32	%rd186, %r30;
ld.shared.u16 %rs60, [%rd55];
ld.shared.u16 %rs61, [%rd55+2];
st.shared.u16 [%rd55], %rs61;
st.shared.u16 [%rd55+2], %rs60;
mul.wide.u32 %rd190, %r30, 8;
add.s64 %rd192, %rd44, %rd190;
ld.shared.u64 %rd193, [%rd192];
ld.shared.u64 %rd194, [%rd192+8];
st.shared.u64 [%rd192], %rd194;
st.shared.u64 [%rd192+8], %rd193;
add.s64 %rd196, %rd45, %rd186;
ld.shared.u8 %rs62, [%rd196];
ld.shared.u8 %rs63, [%rd196+1];
st.shared.u8 [%rd196], %rs63;
st.shared.u8 [%rd196+1], %rs62;

BB22_51:
bar.sync 0;
and.b32 %r184, %r28, 7;
sub.s32 %r49, %r30, %r184;
add.s32 %r186, %r49, 8;
mul.wide.u32 %rd197, %r186, 2;
add.s64 %rd199, %rd42, %rd197;
mul.wide.u32 %rd200, %r49, 2;
add.s64 %rd201, %rd42, %rd200;
ld.shared.u16 %rs64, [%rd201];
ld.shared.u16 %rs65, [%rd199];

	{ cvt.f32.f16 %f15, %rs64;}


	
	{ cvt.f32.f16 %f16, %rs65;}


	setp.leu.f32	%p39, %f15, %f16;
@%p39 bra BB22_53;

cvt.u64.u32	%rd202, %r49;
add.s64 %rd204, %rd45, %rd202;
ld.shared.u8 %rs66, [%rd204];
mov.u32 %r378, 1;
setp.ne.s16	%p40, %rs66, 0;
@%p40 bra BB22_54;

BB22_53:
cvt.u64.u32	%rd205, %r186;
add.s64 %rd207, %rd45, %rd205;
ld.shared.u8 %rs67, [%rd207];
setp.eq.s16	%p41, %rs67, 0;
selp.u32	%r378, 1, 0, %p41;

BB22_54:
bfe.u32 %r198, %r28, 3, 1;
setp.ne.s32	%p42, %r378, %r198;
@%p42 bra BB22_56;

mul.wide.u32 %rd208, %r49, 8;
add.s64 %rd210, %rd44, %rd208;
mul.wide.u32 %rd211, %r186, 8;
add.s64 %rd212, %rd44, %rd211;
cvt.u64.u32	%rd213, %r49;
ld.shared.u16 %rs68, [%rd201];
cvt.u64.u32	%rd217, %r186;
ld.shared.u16 %rs69, [%rd199];
st.shared.u16 [%rd201], %rs69;
st.shared.u16 [%rd199], %rs68;
ld.shared.u64 %rd220, [%rd210];
ld.shared.u64 %rd221, [%rd212];
st.shared.u64 [%rd210], %rd221;
st.shared.u64 [%rd212], %rd220;
add.s64 %rd223, %rd45, %rd213;
ld.shared.u8 %rs70, [%rd223];
add.s64 %rd224, %rd45, %rd217;
ld.shared.u8 %rs71, [%rd224];
st.shared.u8 [%rd223], %rs71;
st.shared.u8 [%rd224], %rs70;

BB22_56:
bar.sync 0;
ld.shared.u16 %rs72, [%rd125];
ld.shared.u16 %rs73, [%rd123];

	{ cvt.f32.f16 %f17, %rs72;}


	
	{ cvt.f32.f16 %f18, %rs73;}


	setp.leu.f32	%p43, %f17, %f18;
@%p43 bra BB22_58;

cvt.u64.u32	%rd230, %r41;
add.s64 %rd232, %rd45, %rd230;
ld.shared.u8 %rs74, [%rd232];
mov.u32 %r379, 1;
setp.ne.s16	%p44, %rs74, 0;
@%p44 bra BB22_59;

BB22_58:
cvt.u64.u32	%rd233, %r132;
add.s64 %rd235, %rd45, %rd233;
ld.shared.u8 %rs75, [%rd235];
setp.eq.s16	%p45, %rs75, 0;
selp.u32	%r379, 1, 0, %p45;

BB22_59:
bfe.u32 %r221, %r28, 3, 1;
setp.ne.s32	%p46, %r379, %r221;
@%p46 bra BB22_61;

cvt.u64.u32	%rd236, %r41;
ld.shared.u16 %rs76, [%rd125];
cvt.u64.u32	%rd240, %r132;
ld.shared.u16 %rs77, [%rd123];
st.shared.u16 [%rd125], %rs77;
st.shared.u16 [%rd123], %rs76;
mul.wide.u32 %rd243, %r41, 8;
add.s64 %rd245, %rd44, %rd243;
ld.shared.u64 %rd246, [%rd245];
mul.wide.u32 %rd247, %r132, 8;
add.s64 %rd248, %rd44, %rd247;
ld.shared.u64 %rd249, [%rd248];
st.shared.u64 [%rd245], %rd249;
st.shared.u64 [%rd248], %rd246;
add.s64 %rd251, %rd45, %rd236;
ld.shared.u8 %rs78, [%rd251];
add.s64 %rd252, %rd45, %rd240;
ld.shared.u8 %rs79, [%rd252];
st.shared.u8 [%rd251], %rs79;
st.shared.u8 [%rd252], %rs78;

BB22_61:
bar.sync 0;
ld.shared.u16 %rs80, [%rd77];
ld.shared.u16 %rs81, [%rd75];

	{ cvt.f32.f16 %f19, %rs80;}


	
	{ cvt.f32.f16 %f20, %rs81;}


	setp.leu.f32	%p47, %f19, %f20;
@%p47 bra BB22_63;

cvt.u64.u32	%rd258, %r35;
add.s64 %rd260, %rd45, %rd258;
ld.shared.u8 %rs82, [%rd260];
mov.u32 %r380, 1;
setp.ne.s16	%p48, %rs82, 0;
@%p48 bra BB22_64;

BB22_63:
cvt.u64.u32	%rd261, %r100;
add.s64 %rd263, %rd45, %rd261;
ld.shared.u8 %rs83, [%rd263];
setp.eq.s16	%p49, %rs83, 0;
selp.u32	%r380, 1, 0, %p49;

BB22_64:
bfe.u32 %r243, %r28, 3, 1;
setp.ne.s32	%p50, %r380, %r243;
@%p50 bra BB22_66;

cvt.u64.u32	%rd264, %r35;
ld.shared.u16 %rs84, [%rd77];
cvt.u64.u32	%rd268, %r100;
ld.shared.u16 %rs85, [%rd75];
st.shared.u16 [%rd77], %rs85;
st.shared.u16 [%rd75], %rs84;
mul.wide.u32 %rd271, %r35, 8;
add.s64 %rd273, %rd44, %rd271;
ld.shared.u64 %rd274, [%rd273];
mul.wide.u32 %rd275, %r100, 8;
add.s64 %rd276, %rd44, %rd275;
ld.shared.u64 %rd277, [%rd276];
st.shared.u64 [%rd273], %rd277;
st.shared.u64 [%rd276], %rd274;
add.s64 %rd279, %rd45, %rd264;
ld.shared.u8 %rs86, [%rd279];
add.s64 %rd280, %rd45, %rd268;
ld.shared.u8 %rs87, [%rd280];
st.shared.u8 [%rd279], %rs87;
st.shared.u8 [%rd280], %rs86;

BB22_66:
bar.sync 0;
ld.shared.u16 %rs88, [%rd55];
ld.shared.u16 %rs89, [%rd55+2];

	{ cvt.f32.f16 %f21, %rs88;}


	
	{ cvt.f32.f16 %f22, %rs89;}


	setp.leu.f32	%p51, %f21, %f22;
@%p51 bra BB22_68;

cvt.u64.u32	%rd284, %r30;
add.s64 %rd286, %rd45, %rd284;
ld.shared.u8 %rs90, [%rd286];
mov.u32 %r381, 1;
setp.ne.s16	%p52, %rs90, 0;
@%p52 bra BB22_69;

BB22_68:
cvt.u64.u32	%rd287, %r30;
add.s64 %rd289, %rd45, %rd287;
ld.shared.u8 %rs91, [%rd289+1];
setp.eq.s16	%p53, %rs91, 0;
selp.u32	%r381, 1, 0, %p53;

BB22_69:
bfe.u32 %r257, %r28, 3, 1;
setp.ne.s32	%p54, %r381, %r257;
@%p54 bra BB22_71;

cvt.u64.u32	%rd290, %r30;
ld.shared.u16 %rs92, [%rd55];
ld.shared.u16 %rs93, [%rd55+2];
st.shared.u16 [%rd55], %rs93;
st.shared.u16 [%rd55+2], %rs92;
mul.wide.u32 %rd294, %r30, 8;
add.s64 %rd296, %rd44, %rd294;
ld.shared.u64 %rd297, [%rd296];
ld.shared.u64 %rd298, [%rd296+8];
st.shared.u64 [%rd296], %rd298;
st.shared.u64 [%rd296+8], %rd297;
add.s64 %rd300, %rd45, %rd290;
ld.shared.u8 %rs94, [%rd300];
ld.shared.u8 %rs95, [%rd300+1];
st.shared.u8 [%rd300], %rs95;
st.shared.u8 [%rd300+1], %rs94;

BB22_71:
bar.sync 0;
and.b32 %r260, %r28, 15;
sub.s32 %r261, %r30, %r260;
add.s32 %r262, %r261, 16;
mul.wide.u32 %rd301, %r262, 2;
add.s64 %rd303, %rd42, %rd301;
mul.wide.u32 %rd304, %r261, 2;
add.s64 %rd305, %rd42, %rd304;
ld.shared.u16 %rs96, [%rd305];
ld.shared.u16 %rs97, [%rd303];

	{ cvt.f32.f16 %f23, %rs96;}


	
	{ cvt.f32.f16 %f24, %rs97;}


	setp.leu.f32	%p55, %f23, %f24;
@%p55 bra BB22_73;

cvt.u64.u32	%rd306, %r261;
add.s64 %rd308, %rd45, %rd306;
ld.shared.u8 %rs98, [%rd308];
setp.ne.s16	%p56, %rs98, 0;
@%p56 bra BB22_75;

BB22_73:
cvt.u64.u32	%rd309, %r262;
add.s64 %rd311, %rd45, %rd309;
ld.shared.u8 %rs7, [%rd311];
setp.eq.s16	%p57, %rs7, 0;
@%p57 bra BB22_75;

cvt.u64.u32	%rd312, %r261;
ld.shared.u16 %rs99, [%rd305];
ld.shared.u16 %rs100, [%rd303];
st.shared.u16 [%rd305], %rs100;
st.shared.u16 [%rd303], %rs99;
mul.wide.u32 %rd319, %r261, 8;
add.s64 %rd321, %rd44, %rd319;
ld.shared.u64 %rd322, [%rd321];
mul.wide.u32 %rd323, %r262, 8;
add.s64 %rd324, %rd44, %rd323;
ld.shared.u64 %rd325, [%rd324];
st.shared.u64 [%rd321], %rd325;
st.shared.u64 [%rd324], %rd322;
add.s64 %rd327, %rd45, %rd312;
ld.shared.u8 %rs101, [%rd327];
st.shared.u8 [%rd327], %rs7;
st.shared.u8 [%rd311], %rs101;

BB22_75:
bar.sync 0;
ld.shared.u16 %rs102, [%rd201];
ld.shared.u16 %rs103, [%rd199];

	{ cvt.f32.f16 %f25, %rs102;}


	
	{ cvt.f32.f16 %f26, %rs103;}


	setp.leu.f32	%p58, %f25, %f26;
@%p58 bra BB22_77;

cvt.u64.u32	%rd334, %r49;
add.s64 %rd336, %rd45, %rd334;
ld.shared.u8 %rs104, [%rd336];
setp.ne.s16	%p59, %rs104, 0;
@%p59 bra BB22_79;

BB22_77:
cvt.u64.u32	%rd337, %r186;
add.s64 %rd339, %rd45, %rd337;
ld.shared.u8 %rs8, [%rd339];
setp.eq.s16	%p60, %rs8, 0;
@%p60 bra BB22_79;

cvt.u64.u32	%rd340, %r49;
ld.shared.u16 %rs105, [%rd201];
ld.shared.u16 %rs106, [%rd199];
st.shared.u16 [%rd201], %rs106;
st.shared.u16 [%rd199], %rs105;
mul.wide.u32 %rd347, %r49, 8;
add.s64 %rd349, %rd44, %rd347;
ld.shared.u64 %rd350, [%rd349];
mul.wide.u32 %rd351, %r186, 8;
add.s64 %rd352, %rd44, %rd351;
ld.shared.u64 %rd353, [%rd352];
st.shared.u64 [%rd349], %rd353;
st.shared.u64 [%rd352], %rd350;
add.s64 %rd355, %rd45, %rd340;
ld.shared.u8 %rs107, [%rd355];
st.shared.u8 [%rd355], %rs8;
st.shared.u8 [%rd339], %rs107;

BB22_79:
bar.sync 0;
ld.shared.u16 %rs108, [%rd125];
ld.shared.u16 %rs109, [%rd123];

	{ cvt.f32.f16 %f27, %rs108;}


	
	{ cvt.f32.f16 %f28, %rs109;}


	setp.leu.f32	%p61, %f27, %f28;
@%p61 bra BB22_81;

cvt.u64.u32	%rd362, %r41;
add.s64 %rd364, %rd45, %rd362;
ld.shared.u8 %rs110, [%rd364];
setp.ne.s16	%p62, %rs110, 0;
@%p62 bra BB22_83;

BB22_81:
cvt.u64.u32	%rd365, %r132;
add.s64 %rd367, %rd45, %rd365;
ld.shared.u8 %rs9, [%rd367];
setp.eq.s16	%p63, %rs9, 0;
@%p63 bra BB22_83;

cvt.u64.u32	%rd368, %r41;
ld.shared.u16 %rs111, [%rd125];
ld.shared.u16 %rs112, [%rd123];
st.shared.u16 [%rd125], %rs112;
st.shared.u16 [%rd123], %rs111;
mul.wide.u32 %rd375, %r41, 8;
add.s64 %rd377, %rd44, %rd375;
ld.shared.u64 %rd378, [%rd377];
mul.wide.u32 %rd379, %r132, 8;
add.s64 %rd380, %rd44, %rd379;
ld.shared.u64 %rd381, [%rd380];
st.shared.u64 [%rd377], %rd381;
st.shared.u64 [%rd380], %rd378;
add.s64 %rd383, %rd45, %rd368;
ld.shared.u8 %rs113, [%rd383];
st.shared.u8 [%rd383], %rs9;
st.shared.u8 [%rd367], %rs113;

BB22_83:
bar.sync 0;
ld.shared.u16 %rs114, [%rd77];
ld.shared.u16 %rs115, [%rd75];

	{ cvt.f32.f16 %f29, %rs114;}


	
	{ cvt.f32.f16 %f30, %rs115;}


	setp.leu.f32	%p64, %f29, %f30;
@%p64 bra BB22_85;

cvt.u64.u32	%rd390, %r35;
add.s64 %rd392, %rd45, %rd390;
ld.shared.u8 %rs116, [%rd392];
setp.ne.s16	%p65, %rs116, 0;
@%p65 bra BB22_87;

BB22_85:
cvt.u64.u32	%rd393, %r100;
add.s64 %rd395, %rd45, %rd393;
ld.shared.u8 %rs10, [%rd395];
setp.eq.s16	%p66, %rs10, 0;
@%p66 bra BB22_87;

cvt.u64.u32	%rd396, %r35;
ld.shared.u16 %rs117, [%rd77];
ld.shared.u16 %rs118, [%rd75];
st.shared.u16 [%rd77], %rs118;
st.shared.u16 [%rd75], %rs117;
mul.wide.u32 %rd403, %r35, 8;
add.s64 %rd405, %rd44, %rd403;
ld.shared.u64 %rd406, [%rd405];
mul.wide.u32 %rd407, %r100, 8;
add.s64 %rd408, %rd44, %rd407;
ld.shared.u64 %rd409, [%rd408];
st.shared.u64 [%rd405], %rd409;
st.shared.u64 [%rd408], %rd406;
add.s64 %rd411, %rd45, %rd396;
ld.shared.u8 %rs119, [%rd411];
st.shared.u8 [%rd411], %rs10;
st.shared.u8 [%rd395], %rs119;

BB22_87:
bar.sync 0;
ld.shared.u16 %rs120, [%rd55];
ld.shared.u16 %rs121, [%rd55+2];

	{ cvt.f32.f16 %f31, %rs120;}


	
	{ cvt.f32.f16 %f32, %rs121;}


	setp.leu.f32	%p67, %f31, %f32;
@%p67 bra BB22_89;

cvt.u64.u32	%rd416, %r30;
add.s64 %rd418, %rd45, %rd416;
ld.shared.u8 %rs122, [%rd418];
setp.ne.s16	%p68, %rs122, 0;
@%p68 bra BB22_91;

BB22_89:
cvt.u64.u32	%rd419, %r30;
add.s64 %rd421, %rd45, %rd419;
ld.shared.u8 %rs11, [%rd421+1];
setp.eq.s16	%p69, %rs11, 0;
@%p69 bra BB22_91;

ld.shared.u16 %rs123, [%rd55];
ld.shared.u16 %rs124, [%rd55+2];
st.shared.u16 [%rd55], %rs124;
st.shared.u16 [%rd55+2], %rs123;
mul.wide.u32 %rd426, %r30, 8;
add.s64 %rd428, %rd44, %rd426;
ld.shared.u64 %rd429, [%rd428];
ld.shared.u64 %rd430, [%rd428+8];
st.shared.u64 [%rd428], %rd430;
st.shared.u64 [%rd428+8], %rd429;
ld.shared.u8 %rs125, [%rd421];
st.shared.u8 [%rd421], %rs11;
st.shared.u8 [%rd421+1], %rs125;

BB22_91:
bar.sync 0;
@!%p1 bra BB22_93;
bra.uni BB22_92;

BB22_92:
mad.lo.s32 %r344, %r28, %r62, %r16;
ld.local.u64 %rd433, [%rd2];
mul.wide.u32 %rd434, %r344, 2;
add.s64 %rd435, %rd433, %rd434;
ld.shared.u16 %rs126, [%rd16];
st.u16 [%rd435], %rs126;
ld.shared.u64 %rd442, [%rd17];
mad.lo.s32 %r345, %r28, %r63, %r27;
ld.local.u64 %rd443, [%rd3];
mul.wide.u32 %rd444, %r345, 8;
add.s64 %rd445, %rd443, %rd444;
st.u64 [%rd445], %rd442;

BB22_93:
@%p14 bra BB22_95;

mad.lo.s32 %r350, %r29, %r62, %r16;
ld.local.u64 %rd446, [%rd2];
mul.wide.u32 %rd447, %r350, 2;
add.s64 %rd448, %rd446, %rd447;
ld.shared.u16 %rs127, [%rd16+32];
st.u16 [%rd448], %rs127;
ld.shared.u64 %rd455, [%rd17+128];
mad.lo.s32 %r351, %r29, %r63, %r27;
ld.local.u64 %rd456, [%rd3];
mul.wide.u32 %rd457, %r351, 8;
add.s64 %rd458, %rd456, %rd457;
st.u64 [%rd458], %rd455;

BB22_95:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot23[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<71>;
.reg .b16 %rs<130>;
.reg .f32 %f<33>;
.reg .b32 %r<382>;
.reg .b64 %rd<464>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[64];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd463, __local_depot23;
cvta.local.u64 %SP, %rd463;
ld.param.u32 %r60, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u32 %r61, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u32 %r62, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u32 %r63, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r352, 0;
mov.pred %p4, 0;
@%p4 bra BB23_2;

BB23_1:
mul.wide.s32 %rd23, %r352, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r352, %r352, 1;
setp.lt.u32	%p5, %r352, 27;
@%p5 bra BB23_1;

BB23_2:
mov.u32 %r353, 0;
@%p4 bra BB23_4;

BB23_3:
mul.wide.s32 %rd27, %r353, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r353, %r353, 1;
setp.lt.u32	%p7, %r353, 27;
@%p7 bra BB23_3;

BB23_4:
mov.u32 %r66, %nctaid.y;
mov.u32 %r67, %ctaid.z;
mov.u32 %r68, %ctaid.y;
mad.lo.s32 %r69, %r66, %r67, %r68;
mov.u32 %r70, %nctaid.x;
mov.u32 %r71, %ctaid.x;
mad.lo.s32 %r5, %r69, %r70, %r71;
setp.ge.u32	%p8, %r5, %r60;
@%p8 bra BB23_95;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r354, %r6, -1;
mov.u32 %r72, 0;
setp.lt.s32	%p9, %r354, 1;
mov.u32 %r363, %r5;
mov.u32 %r370, %r72;
@%p9 bra BB23_8;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd459, %rd2, %rd31;
mov.u32 %r371, 0;
mov.u32 %r364, %r5;

BB23_7:
ld.local.u32 %r74, [%rd459+4];
rem.u32 %r75, %r364, %r74;
ld.local.u32 %r76, [%rd459+104];
mad.lo.s32 %r371, %r76, %r75, %r371;
div.u32 %r364, %r364, %r74;
add.s64 %rd459, %rd459, -4;
add.s32 %r354, %r354, -1;
setp.gt.s32	%p10, %r354, 0;
mov.u32 %r359, %r364;
mov.u32 %r363, %r359;
mov.u32 %r365, %r371;
mov.u32 %r370, %r365;
@%p10 bra BB23_7;

BB23_8:
mov.u32 %r15, %r370;
mov.u32 %r14, %r363;
ld.local.u32 %r78, [%rd2+108];
mad.lo.s32 %r16, %r78, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r355, %r17, -1;
setp.lt.s32	%p11, %r355, 1;
mov.u32 %r361, %r5;
mov.u32 %r368, %r72;
@%p11 bra BB23_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd460, %rd3, %rd32;
mov.u32 %r369, 0;
mov.u32 %r362, %r5;

BB23_10:
ld.local.u32 %r80, [%rd460+4];
rem.u32 %r81, %r362, %r80;
ld.local.u32 %r82, [%rd460+104];
mad.lo.s32 %r369, %r82, %r81, %r369;
div.u32 %r362, %r362, %r80;
add.s64 %rd460, %rd460, -4;
add.s32 %r355, %r355, -1;
setp.gt.s32	%p12, %r355, 0;
mov.u32 %r361, %r362;
mov.u32 %r368, %r369;
@%p12 bra BB23_10;

BB23_11:
ld.local.u32 %r83, [%rd3+108];
mad.lo.s32 %r27, %r83, %r361, %r368;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 16;
setp.lt.u32	%p1, %r28, %r61;
@%p1 bra BB23_13;
bra.uni BB23_12;

BB23_13:
mad.lo.s32 %r84, %r28, %r62, %r16;
ld.local.u64 %rd33, [%rd2];
mul.wide.u32 %rd34, %r84, 2;
add.s64 %rd35, %rd33, %rd34;
ld.u16 %rs128, [%rd35];
bra.uni BB23_14;

BB23_12:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs128, %f1;}



BB23_14:
mov.u64 %rd461, 0;
setp.ge.u32	%p13, %r28, %r61;
@%p13 bra BB23_16;

mad.lo.s32 %r85, %r28, %r63, %r27;
ld.local.u64 %rd37, [%rd3];
mul.wide.u32 %rd38, %r85, 8;
add.s64 %rd39, %rd37, %rd38;
ld.u64 %rd461, [%rd39];

BB23_16:
selp.u16	%rs13, 1, 0, %p1;
cvt.s64.s32	%rd40, %r28;
mul.wide.s32 %rd41, %r28, 2;
mov.u64 %rd42, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd42, %rd41;
st.shared.u16 [%rd16], %rs128;
mul.wide.s32 %rd43, %r28, 8;
mov.u64 %rd44, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd44, %rd43;
st.shared.u64 [%rd17], %rd461;
mov.u64 %rd45, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EjLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd45, %rd40;
st.shared.u8 [%rd18], %rs13;
setp.lt.u32	%p2, %r29, %r61;
@%p2 bra BB23_18;
bra.uni BB23_17;

BB23_18:
mad.lo.s32 %r86, %r29, %r62, %r16;
ld.local.u64 %rd46, [%rd2];
mul.wide.u32 %rd47, %r86, 2;
add.s64 %rd48, %rd46, %rd47;
ld.u16 %rs129, [%rd48];
bra.uni BB23_19;

BB23_17:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs129, %f2;}



BB23_19:
mov.u64 %rd462, 0;
setp.ge.u32	%p14, %r29, %r61;
@%p14 bra BB23_21;

mad.lo.s32 %r87, %r29, %r63, %r27;
ld.local.u64 %rd50, [%rd3];
mul.wide.u32 %rd51, %r87, 8;
add.s64 %rd52, %rd50, %rd51;
ld.u64 %rd462, [%rd52];

BB23_21:
selp.u16	%rs15, 1, 0, %p2;
st.shared.u16 [%rd16+32], %rs129;
st.shared.u64 [%rd17+128], %rd462;
st.shared.u8 [%rd18+16], %rs15;
shl.b32 %r30, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd53, %r30, 2;
add.s64 %rd55, %rd42, %rd53;
ld.shared.u16 %rs16, [%rd55];
ld.shared.u16 %rs17, [%rd55+2];

	{ cvt.f32.f16 %f3, %rs16;}


	
	{ cvt.f32.f16 %f4, %rs17;}


	setp.geu.f32	%p15, %f3, %f4;
@%p15 bra BB23_23;

cvt.u64.u32	%rd56, %r30;
add.s64 %rd58, %rd45, %rd56;
ld.shared.u8 %rs18, [%rd58];
mov.u32 %r372, 1;
setp.ne.s16	%p16, %rs18, 0;
@%p16 bra BB23_24;

BB23_23:
cvt.u64.u32	%rd59, %r30;
add.s64 %rd61, %rd45, %rd59;
ld.shared.u8 %rs19, [%rd61+1];
setp.eq.s16	%p17, %rs19, 0;
selp.u32	%r372, 1, 0, %p17;

BB23_24:
and.b32 %r94, %r28, 1;
setp.ne.s32	%p18, %r372, %r94;
@%p18 bra BB23_26;

mul.wide.u32 %rd62, %r30, 8;
add.s64 %rd64, %rd44, %rd62;
cvt.u64.u32	%rd65, %r30;
ld.shared.u16 %rs20, [%rd55];
ld.shared.u16 %rs21, [%rd55+2];
st.shared.u16 [%rd55], %rs21;
st.shared.u16 [%rd55+2], %rs20;
ld.shared.u64 %rd69, [%rd64];
ld.shared.u64 %rd70, [%rd64+8];
st.shared.u64 [%rd64], %rd70;
st.shared.u64 [%rd64+8], %rd69;
add.s64 %rd72, %rd45, %rd65;
ld.shared.u8 %rs22, [%rd72];
ld.shared.u8 %rs23, [%rd72+1];
st.shared.u8 [%rd72], %rs23;
st.shared.u8 [%rd72+1], %rs22;

BB23_26:
bar.sync 0;
sub.s32 %r35, %r30, %r94;
add.s32 %r100, %r35, 2;
mul.wide.u32 %rd73, %r100, 2;
add.s64 %rd75, %rd42, %rd73;
mul.wide.u32 %rd76, %r35, 2;
add.s64 %rd77, %rd42, %rd76;
ld.shared.u16 %rs24, [%rd77];
ld.shared.u16 %rs25, [%rd75];

	{ cvt.f32.f16 %f5, %rs24;}


	
	{ cvt.f32.f16 %f6, %rs25;}


	setp.geu.f32	%p19, %f5, %f6;
@%p19 bra BB23_28;

cvt.u64.u32	%rd78, %r35;
add.s64 %rd80, %rd45, %rd78;
ld.shared.u8 %rs26, [%rd80];
mov.u32 %r373, 1;
setp.ne.s16	%p20, %rs26, 0;
@%p20 bra BB23_29;

BB23_28:
cvt.u64.u32	%rd81, %r100;
add.s64 %rd83, %rd45, %rd81;
ld.shared.u8 %rs27, [%rd83];
setp.eq.s16	%p21, %rs27, 0;
selp.u32	%r373, 1, 0, %p21;

BB23_29:
bfe.u32 %r112, %r28, 1, 1;
setp.ne.s32	%p22, %r373, %r112;
@%p22 bra BB23_31;

mul.wide.u32 %rd84, %r35, 8;
add.s64 %rd86, %rd44, %rd84;
mul.wide.u32 %rd87, %r100, 8;
add.s64 %rd88, %rd44, %rd87;
cvt.u64.u32	%rd89, %r35;
ld.shared.u16 %rs28, [%rd77];
cvt.u64.u32	%rd93, %r100;
ld.shared.u16 %rs29, [%rd75];
st.shared.u16 [%rd77], %rs29;
st.shared.u16 [%rd75], %rs28;
ld.shared.u64 %rd96, [%rd86];
ld.shared.u64 %rd97, [%rd88];
st.shared.u64 [%rd86], %rd97;
st.shared.u64 [%rd88], %rd96;
add.s64 %rd99, %rd45, %rd89;
ld.shared.u8 %rs30, [%rd99];
add.s64 %rd100, %rd45, %rd93;
ld.shared.u8 %rs31, [%rd100];
st.shared.u8 [%rd99], %rs31;
st.shared.u8 [%rd100], %rs30;

BB23_31:
bar.sync 0;
ld.shared.u16 %rs32, [%rd55];
ld.shared.u16 %rs33, [%rd55+2];

	{ cvt.f32.f16 %f7, %rs32;}


	
	{ cvt.f32.f16 %f8, %rs33;}


	setp.geu.f32	%p23, %f7, %f8;
@%p23 bra BB23_33;

cvt.u64.u32	%rd104, %r30;
add.s64 %rd106, %rd45, %rd104;
ld.shared.u8 %rs34, [%rd106];
mov.u32 %r374, 1;
setp.ne.s16	%p24, %rs34, 0;
@%p24 bra BB23_34;

BB23_33:
cvt.u64.u32	%rd107, %r30;
add.s64 %rd109, %rd45, %rd107;
ld.shared.u8 %rs35, [%rd109+1];
setp.eq.s16	%p25, %rs35, 0;
selp.u32	%r374, 1, 0, %p25;

BB23_34:
bfe.u32 %r127, %r28, 1, 1;
setp.ne.s32	%p26, %r374, %r127;
@%p26 bra BB23_36;

cvt.u64.u32	%rd110, %r30;
ld.shared.u16 %rs36, [%rd55];
ld.shared.u16 %rs37, [%rd55+2];
st.shared.u16 [%rd55], %rs37;
st.shared.u16 [%rd55+2], %rs36;
mul.wide.u32 %rd114, %r30, 8;
add.s64 %rd116, %rd44, %rd114;
ld.shared.u64 %rd117, [%rd116];
ld.shared.u64 %rd118, [%rd116+8];
st.shared.u64 [%rd116], %rd118;
st.shared.u64 [%rd116+8], %rd117;
add.s64 %rd120, %rd45, %rd110;
ld.shared.u8 %rs38, [%rd120];
ld.shared.u8 %rs39, [%rd120+1];
st.shared.u8 [%rd120], %rs39;
st.shared.u8 [%rd120+1], %rs38;

BB23_36:
bar.sync 0;
and.b32 %r130, %r28, 3;
sub.s32 %r41, %r30, %r130;
add.s32 %r132, %r41, 4;
mul.wide.u32 %rd121, %r132, 2;
add.s64 %rd123, %rd42, %rd121;
mul.wide.u32 %rd124, %r41, 2;
add.s64 %rd125, %rd42, %rd124;
ld.shared.u16 %rs40, [%rd125];
ld.shared.u16 %rs41, [%rd123];

	{ cvt.f32.f16 %f9, %rs40;}


	
	{ cvt.f32.f16 %f10, %rs41;}


	setp.geu.f32	%p27, %f9, %f10;
@%p27 bra BB23_38;

cvt.u64.u32	%rd126, %r41;
add.s64 %rd128, %rd45, %rd126;
ld.shared.u8 %rs42, [%rd128];
mov.u32 %r375, 1;
setp.ne.s16	%p28, %rs42, 0;
@%p28 bra BB23_39;

BB23_38:
cvt.u64.u32	%rd129, %r132;
add.s64 %rd131, %rd45, %rd129;
ld.shared.u8 %rs43, [%rd131];
setp.eq.s16	%p29, %rs43, 0;
selp.u32	%r375, 1, 0, %p29;

BB23_39:
bfe.u32 %r144, %r28, 2, 1;
setp.ne.s32	%p30, %r375, %r144;
@%p30 bra BB23_41;

mul.wide.u32 %rd132, %r41, 8;
add.s64 %rd134, %rd44, %rd132;
mul.wide.u32 %rd135, %r132, 8;
add.s64 %rd136, %rd44, %rd135;
cvt.u64.u32	%rd137, %r41;
ld.shared.u16 %rs44, [%rd125];
cvt.u64.u32	%rd141, %r132;
ld.shared.u16 %rs45, [%rd123];
st.shared.u16 [%rd125], %rs45;
st.shared.u16 [%rd123], %rs44;
ld.shared.u64 %rd144, [%rd134];
ld.shared.u64 %rd145, [%rd136];
st.shared.u64 [%rd134], %rd145;
st.shared.u64 [%rd136], %rd144;
add.s64 %rd147, %rd45, %rd137;
ld.shared.u8 %rs46, [%rd147];
add.s64 %rd148, %rd45, %rd141;
ld.shared.u8 %rs47, [%rd148];
st.shared.u8 [%rd147], %rs47;
st.shared.u8 [%rd148], %rs46;

BB23_41:
bar.sync 0;
ld.shared.u16 %rs48, [%rd77];
ld.shared.u16 %rs49, [%rd75];

	{ cvt.f32.f16 %f11, %rs48;}


	
	{ cvt.f32.f16 %f12, %rs49;}


	setp.geu.f32	%p31, %f11, %f12;
@%p31 bra BB23_43;

cvt.u64.u32	%rd154, %r35;
add.s64 %rd156, %rd45, %rd154;
ld.shared.u8 %rs50, [%rd156];
mov.u32 %r376, 1;
setp.ne.s16	%p32, %rs50, 0;
@%p32 bra BB23_44;

BB23_43:
cvt.u64.u32	%rd157, %r100;
add.s64 %rd159, %rd45, %rd157;
ld.shared.u8 %rs51, [%rd159];
setp.eq.s16	%p33, %rs51, 0;
selp.u32	%r376, 1, 0, %p33;

BB23_44:
bfe.u32 %r167, %r28, 2, 1;
setp.ne.s32	%p34, %r376, %r167;
@%p34 bra BB23_46;

cvt.u64.u32	%rd160, %r35;
ld.shared.u16 %rs52, [%rd77];
cvt.u64.u32	%rd164, %r100;
ld.shared.u16 %rs53, [%rd75];
st.shared.u16 [%rd77], %rs53;
st.shared.u16 [%rd75], %rs52;
mul.wide.u32 %rd167, %r35, 8;
add.s64 %rd169, %rd44, %rd167;
ld.shared.u64 %rd170, [%rd169];
mul.wide.u32 %rd171, %r100, 8;
add.s64 %rd172, %rd44, %rd171;
ld.shared.u64 %rd173, [%rd172];
st.shared.u64 [%rd169], %rd173;
st.shared.u64 [%rd172], %rd170;
add.s64 %rd175, %rd45, %rd160;
ld.shared.u8 %rs54, [%rd175];
add.s64 %rd176, %rd45, %rd164;
ld.shared.u8 %rs55, [%rd176];
st.shared.u8 [%rd175], %rs55;
st.shared.u8 [%rd176], %rs54;

BB23_46:
bar.sync 0;
ld.shared.u16 %rs56, [%rd55];
ld.shared.u16 %rs57, [%rd55+2];

	{ cvt.f32.f16 %f13, %rs56;}


	
	{ cvt.f32.f16 %f14, %rs57;}


	setp.geu.f32	%p35, %f13, %f14;
@%p35 bra BB23_48;

cvt.u64.u32	%rd180, %r30;
add.s64 %rd182, %rd45, %rd180;
ld.shared.u8 %rs58, [%rd182];
mov.u32 %r377, 1;
setp.ne.s16	%p36, %rs58, 0;
@%p36 bra BB23_49;

BB23_48:
cvt.u64.u32	%rd183, %r30;
add.s64 %rd185, %rd45, %rd183;
ld.shared.u8 %rs59, [%rd185+1];
setp.eq.s16	%p37, %rs59, 0;
selp.u32	%r377, 1, 0, %p37;

BB23_49:
bfe.u32 %r181, %r28, 2, 1;
setp.ne.s32	%p38, %r377, %r181;
@%p38 bra BB23_51;

cvt.u64.u32	%rd186, %r30;
ld.shared.u16 %rs60, [%rd55];
ld.shared.u16 %rs61, [%rd55+2];
st.shared.u16 [%rd55], %rs61;
st.shared.u16 [%rd55+2], %rs60;
mul.wide.u32 %rd190, %r30, 8;
add.s64 %rd192, %rd44, %rd190;
ld.shared.u64 %rd193, [%rd192];
ld.shared.u64 %rd194, [%rd192+8];
st.shared.u64 [%rd192], %rd194;
st.shared.u64 [%rd192+8], %rd193;
add.s64 %rd196, %rd45, %rd186;
ld.shared.u8 %rs62, [%rd196];
ld.shared.u8 %rs63, [%rd196+1];
st.shared.u8 [%rd196], %rs63;
st.shared.u8 [%rd196+1], %rs62;

BB23_51:
bar.sync 0;
and.b32 %r184, %r28, 7;
sub.s32 %r49, %r30, %r184;
add.s32 %r186, %r49, 8;
mul.wide.u32 %rd197, %r186, 2;
add.s64 %rd199, %rd42, %rd197;
mul.wide.u32 %rd200, %r49, 2;
add.s64 %rd201, %rd42, %rd200;
ld.shared.u16 %rs64, [%rd201];
ld.shared.u16 %rs65, [%rd199];

	{ cvt.f32.f16 %f15, %rs64;}


	
	{ cvt.f32.f16 %f16, %rs65;}


	setp.geu.f32	%p39, %f15, %f16;
@%p39 bra BB23_53;

cvt.u64.u32	%rd202, %r49;
add.s64 %rd204, %rd45, %rd202;
ld.shared.u8 %rs66, [%rd204];
mov.u32 %r378, 1;
setp.ne.s16	%p40, %rs66, 0;
@%p40 bra BB23_54;

BB23_53:
cvt.u64.u32	%rd205, %r186;
add.s64 %rd207, %rd45, %rd205;
ld.shared.u8 %rs67, [%rd207];
setp.eq.s16	%p41, %rs67, 0;
selp.u32	%r378, 1, 0, %p41;

BB23_54:
bfe.u32 %r198, %r28, 3, 1;
setp.ne.s32	%p42, %r378, %r198;
@%p42 bra BB23_56;

mul.wide.u32 %rd208, %r49, 8;
add.s64 %rd210, %rd44, %rd208;
mul.wide.u32 %rd211, %r186, 8;
add.s64 %rd212, %rd44, %rd211;
cvt.u64.u32	%rd213, %r49;
ld.shared.u16 %rs68, [%rd201];
cvt.u64.u32	%rd217, %r186;
ld.shared.u16 %rs69, [%rd199];
st.shared.u16 [%rd201], %rs69;
st.shared.u16 [%rd199], %rs68;
ld.shared.u64 %rd220, [%rd210];
ld.shared.u64 %rd221, [%rd212];
st.shared.u64 [%rd210], %rd221;
st.shared.u64 [%rd212], %rd220;
add.s64 %rd223, %rd45, %rd213;
ld.shared.u8 %rs70, [%rd223];
add.s64 %rd224, %rd45, %rd217;
ld.shared.u8 %rs71, [%rd224];
st.shared.u8 [%rd223], %rs71;
st.shared.u8 [%rd224], %rs70;

BB23_56:
bar.sync 0;
ld.shared.u16 %rs72, [%rd125];
ld.shared.u16 %rs73, [%rd123];

	{ cvt.f32.f16 %f17, %rs72;}


	
	{ cvt.f32.f16 %f18, %rs73;}


	setp.geu.f32	%p43, %f17, %f18;
@%p43 bra BB23_58;

cvt.u64.u32	%rd230, %r41;
add.s64 %rd232, %rd45, %rd230;
ld.shared.u8 %rs74, [%rd232];
mov.u32 %r379, 1;
setp.ne.s16	%p44, %rs74, 0;
@%p44 bra BB23_59;

BB23_58:
cvt.u64.u32	%rd233, %r132;
add.s64 %rd235, %rd45, %rd233;
ld.shared.u8 %rs75, [%rd235];
setp.eq.s16	%p45, %rs75, 0;
selp.u32	%r379, 1, 0, %p45;

BB23_59:
bfe.u32 %r221, %r28, 3, 1;
setp.ne.s32	%p46, %r379, %r221;
@%p46 bra BB23_61;

cvt.u64.u32	%rd236, %r41;
ld.shared.u16 %rs76, [%rd125];
cvt.u64.u32	%rd240, %r132;
ld.shared.u16 %rs77, [%rd123];
st.shared.u16 [%rd125], %rs77;
st.shared.u16 [%rd123], %rs76;
mul.wide.u32 %rd243, %r41, 8;
add.s64 %rd245, %rd44, %rd243;
ld.shared.u64 %rd246, [%rd245];
mul.wide.u32 %rd247, %r132, 8;
add.s64 %rd248, %rd44, %rd247;
ld.shared.u64 %rd249, [%rd248];
st.shared.u64 [%rd245], %rd249;
st.shared.u64 [%rd248], %rd246;
add.s64 %rd251, %rd45, %rd236;
ld.shared.u8 %rs78, [%rd251];
add.s64 %rd252, %rd45, %rd240;
ld.shared.u8 %rs79, [%rd252];
st.shared.u8 [%rd251], %rs79;
st.shared.u8 [%rd252], %rs78;

BB23_61:
bar.sync 0;
ld.shared.u16 %rs80, [%rd77];
ld.shared.u16 %rs81, [%rd75];

	{ cvt.f32.f16 %f19, %rs80;}


	
	{ cvt.f32.f16 %f20, %rs81;}


	setp.geu.f32	%p47, %f19, %f20;
@%p47 bra BB23_63;

cvt.u64.u32	%rd258, %r35;
add.s64 %rd260, %rd45, %rd258;
ld.shared.u8 %rs82, [%rd260];
mov.u32 %r380, 1;
setp.ne.s16	%p48, %rs82, 0;
@%p48 bra BB23_64;

BB23_63:
cvt.u64.u32	%rd261, %r100;
add.s64 %rd263, %rd45, %rd261;
ld.shared.u8 %rs83, [%rd263];
setp.eq.s16	%p49, %rs83, 0;
selp.u32	%r380, 1, 0, %p49;

BB23_64:
bfe.u32 %r243, %r28, 3, 1;
setp.ne.s32	%p50, %r380, %r243;
@%p50 bra BB23_66;

cvt.u64.u32	%rd264, %r35;
ld.shared.u16 %rs84, [%rd77];
cvt.u64.u32	%rd268, %r100;
ld.shared.u16 %rs85, [%rd75];
st.shared.u16 [%rd77], %rs85;
st.shared.u16 [%rd75], %rs84;
mul.wide.u32 %rd271, %r35, 8;
add.s64 %rd273, %rd44, %rd271;
ld.shared.u64 %rd274, [%rd273];
mul.wide.u32 %rd275, %r100, 8;
add.s64 %rd276, %rd44, %rd275;
ld.shared.u64 %rd277, [%rd276];
st.shared.u64 [%rd273], %rd277;
st.shared.u64 [%rd276], %rd274;
add.s64 %rd279, %rd45, %rd264;
ld.shared.u8 %rs86, [%rd279];
add.s64 %rd280, %rd45, %rd268;
ld.shared.u8 %rs87, [%rd280];
st.shared.u8 [%rd279], %rs87;
st.shared.u8 [%rd280], %rs86;

BB23_66:
bar.sync 0;
ld.shared.u16 %rs88, [%rd55];
ld.shared.u16 %rs89, [%rd55+2];

	{ cvt.f32.f16 %f21, %rs88;}


	
	{ cvt.f32.f16 %f22, %rs89;}


	setp.geu.f32	%p51, %f21, %f22;
@%p51 bra BB23_68;

cvt.u64.u32	%rd284, %r30;
add.s64 %rd286, %rd45, %rd284;
ld.shared.u8 %rs90, [%rd286];
mov.u32 %r381, 1;
setp.ne.s16	%p52, %rs90, 0;
@%p52 bra BB23_69;

BB23_68:
cvt.u64.u32	%rd287, %r30;
add.s64 %rd289, %rd45, %rd287;
ld.shared.u8 %rs91, [%rd289+1];
setp.eq.s16	%p53, %rs91, 0;
selp.u32	%r381, 1, 0, %p53;

BB23_69:
bfe.u32 %r257, %r28, 3, 1;
setp.ne.s32	%p54, %r381, %r257;
@%p54 bra BB23_71;

cvt.u64.u32	%rd290, %r30;
ld.shared.u16 %rs92, [%rd55];
ld.shared.u16 %rs93, [%rd55+2];
st.shared.u16 [%rd55], %rs93;
st.shared.u16 [%rd55+2], %rs92;
mul.wide.u32 %rd294, %r30, 8;
add.s64 %rd296, %rd44, %rd294;
ld.shared.u64 %rd297, [%rd296];
ld.shared.u64 %rd298, [%rd296+8];
st.shared.u64 [%rd296], %rd298;
st.shared.u64 [%rd296+8], %rd297;
add.s64 %rd300, %rd45, %rd290;
ld.shared.u8 %rs94, [%rd300];
ld.shared.u8 %rs95, [%rd300+1];
st.shared.u8 [%rd300], %rs95;
st.shared.u8 [%rd300+1], %rs94;

BB23_71:
bar.sync 0;
and.b32 %r260, %r28, 15;
sub.s32 %r261, %r30, %r260;
add.s32 %r262, %r261, 16;
mul.wide.u32 %rd301, %r262, 2;
add.s64 %rd303, %rd42, %rd301;
mul.wide.u32 %rd304, %r261, 2;
add.s64 %rd305, %rd42, %rd304;
ld.shared.u16 %rs96, [%rd305];
ld.shared.u16 %rs97, [%rd303];

	{ cvt.f32.f16 %f23, %rs96;}


	
	{ cvt.f32.f16 %f24, %rs97;}


	setp.geu.f32	%p55, %f23, %f24;
@%p55 bra BB23_73;

cvt.u64.u32	%rd306, %r261;
add.s64 %rd308, %rd45, %rd306;
ld.shared.u8 %rs98, [%rd308];
setp.ne.s16	%p56, %rs98, 0;
@%p56 bra BB23_75;

BB23_73:
cvt.u64.u32	%rd309, %r262;
add.s64 %rd311, %rd45, %rd309;
ld.shared.u8 %rs7, [%rd311];
setp.eq.s16	%p57, %rs7, 0;
@%p57 bra BB23_75;

cvt.u64.u32	%rd312, %r261;
ld.shared.u16 %rs99, [%rd305];
ld.shared.u16 %rs100, [%rd303];
st.shared.u16 [%rd305], %rs100;
st.shared.u16 [%rd303], %rs99;
mul.wide.u32 %rd319, %r261, 8;
add.s64 %rd321, %rd44, %rd319;
ld.shared.u64 %rd322, [%rd321];
mul.wide.u32 %rd323, %r262, 8;
add.s64 %rd324, %rd44, %rd323;
ld.shared.u64 %rd325, [%rd324];
st.shared.u64 [%rd321], %rd325;
st.shared.u64 [%rd324], %rd322;
add.s64 %rd327, %rd45, %rd312;
ld.shared.u8 %rs101, [%rd327];
st.shared.u8 [%rd327], %rs7;
st.shared.u8 [%rd311], %rs101;

BB23_75:
bar.sync 0;
ld.shared.u16 %rs102, [%rd201];
ld.shared.u16 %rs103, [%rd199];

	{ cvt.f32.f16 %f25, %rs102;}


	
	{ cvt.f32.f16 %f26, %rs103;}


	setp.geu.f32	%p58, %f25, %f26;
@%p58 bra BB23_77;

cvt.u64.u32	%rd334, %r49;
add.s64 %rd336, %rd45, %rd334;
ld.shared.u8 %rs104, [%rd336];
setp.ne.s16	%p59, %rs104, 0;
@%p59 bra BB23_79;

BB23_77:
cvt.u64.u32	%rd337, %r186;
add.s64 %rd339, %rd45, %rd337;
ld.shared.u8 %rs8, [%rd339];
setp.eq.s16	%p60, %rs8, 0;
@%p60 bra BB23_79;

cvt.u64.u32	%rd340, %r49;
ld.shared.u16 %rs105, [%rd201];
ld.shared.u16 %rs106, [%rd199];
st.shared.u16 [%rd201], %rs106;
st.shared.u16 [%rd199], %rs105;
mul.wide.u32 %rd347, %r49, 8;
add.s64 %rd349, %rd44, %rd347;
ld.shared.u64 %rd350, [%rd349];
mul.wide.u32 %rd351, %r186, 8;
add.s64 %rd352, %rd44, %rd351;
ld.shared.u64 %rd353, [%rd352];
st.shared.u64 [%rd349], %rd353;
st.shared.u64 [%rd352], %rd350;
add.s64 %rd355, %rd45, %rd340;
ld.shared.u8 %rs107, [%rd355];
st.shared.u8 [%rd355], %rs8;
st.shared.u8 [%rd339], %rs107;

BB23_79:
bar.sync 0;
ld.shared.u16 %rs108, [%rd125];
ld.shared.u16 %rs109, [%rd123];

	{ cvt.f32.f16 %f27, %rs108;}


	
	{ cvt.f32.f16 %f28, %rs109;}


	setp.geu.f32	%p61, %f27, %f28;
@%p61 bra BB23_81;

cvt.u64.u32	%rd362, %r41;
add.s64 %rd364, %rd45, %rd362;
ld.shared.u8 %rs110, [%rd364];
setp.ne.s16	%p62, %rs110, 0;
@%p62 bra BB23_83;

BB23_81:
cvt.u64.u32	%rd365, %r132;
add.s64 %rd367, %rd45, %rd365;
ld.shared.u8 %rs9, [%rd367];
setp.eq.s16	%p63, %rs9, 0;
@%p63 bra BB23_83;

cvt.u64.u32	%rd368, %r41;
ld.shared.u16 %rs111, [%rd125];
ld.shared.u16 %rs112, [%rd123];
st.shared.u16 [%rd125], %rs112;
st.shared.u16 [%rd123], %rs111;
mul.wide.u32 %rd375, %r41, 8;
add.s64 %rd377, %rd44, %rd375;
ld.shared.u64 %rd378, [%rd377];
mul.wide.u32 %rd379, %r132, 8;
add.s64 %rd380, %rd44, %rd379;
ld.shared.u64 %rd381, [%rd380];
st.shared.u64 [%rd377], %rd381;
st.shared.u64 [%rd380], %rd378;
add.s64 %rd383, %rd45, %rd368;
ld.shared.u8 %rs113, [%rd383];
st.shared.u8 [%rd383], %rs9;
st.shared.u8 [%rd367], %rs113;

BB23_83:
bar.sync 0;
ld.shared.u16 %rs114, [%rd77];
ld.shared.u16 %rs115, [%rd75];

	{ cvt.f32.f16 %f29, %rs114;}


	
	{ cvt.f32.f16 %f30, %rs115;}


	setp.geu.f32	%p64, %f29, %f30;
@%p64 bra BB23_85;

cvt.u64.u32	%rd390, %r35;
add.s64 %rd392, %rd45, %rd390;
ld.shared.u8 %rs116, [%rd392];
setp.ne.s16	%p65, %rs116, 0;
@%p65 bra BB23_87;

BB23_85:
cvt.u64.u32	%rd393, %r100;
add.s64 %rd395, %rd45, %rd393;
ld.shared.u8 %rs10, [%rd395];
setp.eq.s16	%p66, %rs10, 0;
@%p66 bra BB23_87;

cvt.u64.u32	%rd396, %r35;
ld.shared.u16 %rs117, [%rd77];
ld.shared.u16 %rs118, [%rd75];
st.shared.u16 [%rd77], %rs118;
st.shared.u16 [%rd75], %rs117;
mul.wide.u32 %rd403, %r35, 8;
add.s64 %rd405, %rd44, %rd403;
ld.shared.u64 %rd406, [%rd405];
mul.wide.u32 %rd407, %r100, 8;
add.s64 %rd408, %rd44, %rd407;
ld.shared.u64 %rd409, [%rd408];
st.shared.u64 [%rd405], %rd409;
st.shared.u64 [%rd408], %rd406;
add.s64 %rd411, %rd45, %rd396;
ld.shared.u8 %rs119, [%rd411];
st.shared.u8 [%rd411], %rs10;
st.shared.u8 [%rd395], %rs119;

BB23_87:
bar.sync 0;
ld.shared.u16 %rs120, [%rd55];
ld.shared.u16 %rs121, [%rd55+2];

	{ cvt.f32.f16 %f31, %rs120;}


	
	{ cvt.f32.f16 %f32, %rs121;}


	setp.geu.f32	%p67, %f31, %f32;
@%p67 bra BB23_89;

cvt.u64.u32	%rd416, %r30;
add.s64 %rd418, %rd45, %rd416;
ld.shared.u8 %rs122, [%rd418];
setp.ne.s16	%p68, %rs122, 0;
@%p68 bra BB23_91;

BB23_89:
cvt.u64.u32	%rd419, %r30;
add.s64 %rd421, %rd45, %rd419;
ld.shared.u8 %rs11, [%rd421+1];
setp.eq.s16	%p69, %rs11, 0;
@%p69 bra BB23_91;

ld.shared.u16 %rs123, [%rd55];
ld.shared.u16 %rs124, [%rd55+2];
st.shared.u16 [%rd55], %rs124;
st.shared.u16 [%rd55+2], %rs123;
mul.wide.u32 %rd426, %r30, 8;
add.s64 %rd428, %rd44, %rd426;
ld.shared.u64 %rd429, [%rd428];
ld.shared.u64 %rd430, [%rd428+8];
st.shared.u64 [%rd428], %rd430;
st.shared.u64 [%rd428+8], %rd429;
ld.shared.u8 %rs125, [%rd421];
st.shared.u8 [%rd421], %rs11;
st.shared.u8 [%rd421+1], %rs125;

BB23_91:
bar.sync 0;
@!%p1 bra BB23_93;
bra.uni BB23_92;

BB23_92:
mad.lo.s32 %r344, %r28, %r62, %r16;
ld.local.u64 %rd433, [%rd2];
mul.wide.u32 %rd434, %r344, 2;
add.s64 %rd435, %rd433, %rd434;
ld.shared.u16 %rs126, [%rd16];
st.u16 [%rd435], %rs126;
ld.shared.u64 %rd442, [%rd17];
mad.lo.s32 %r345, %r28, %r63, %r27;
ld.local.u64 %rd443, [%rd3];
mul.wide.u32 %rd444, %r345, 8;
add.s64 %rd445, %rd443, %rd444;
st.u64 [%rd445], %rd442;

BB23_93:
@%p14 bra BB23_95;

mad.lo.s32 %r350, %r29, %r62, %r16;
ld.local.u64 %rd446, [%rd2];
mul.wide.u32 %rd447, %r350, 2;
add.s64 %rd448, %rd446, %rd447;
ld.shared.u16 %rs127, [%rd16+32];
st.u16 [%rd448], %rs127;
ld.shared.u64 %rd455, [%rd17+128];
mad.lo.s32 %r351, %r29, %r63, %r27;
ld.local.u64 %rd456, [%rd3];
mul.wide.u32 %rd457, %r351, 8;
add.s64 %rd458, %rd456, %rd457;
st.u64 [%rd458], %rd455;

BB23_95:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot24[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<219>;
.reg .b16 %rs<420>;
.reg .f32 %f<107>;
.reg .b32 %r<1124>;
.reg .b64 %rd<1485>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[4096];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1484, __local_depot24;
cvta.local.u64 %SP, %rd1484;
ld.param.u64 %rd100, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u64 %rd101, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u64 %rd102, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u64 %rd103, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd104, %SP, 0;
cvta.to.local.u64 %rd2, %rd104;
add.u64 %rd105, %SP, 416;
cvta.to.local.u64 %rd3, %rd105;
mov.u32 %r1077, 0;
mov.pred %p4, 0;
@%p4 bra BB24_2;

BB24_1:
mul.wide.s32 %rd106, %r1077, 8;
add.s64 %rd107, %rd4, %rd106;
ld.param.u64 %rd108, [%rd107];
add.s64 %rd109, %rd2, %rd106;
st.local.u64 [%rd109], %rd108;
add.s32 %r1077, %r1077, 1;
setp.lt.u32	%p5, %r1077, 52;
@%p5 bra BB24_1;

BB24_2:
mov.u32 %r1078, 0;
@%p4 bra BB24_4;

BB24_3:
mul.wide.s32 %rd110, %r1078, 8;
add.s64 %rd111, %rd1, %rd110;
ld.param.u64 %rd112, [%rd111];
add.s64 %rd113, %rd3, %rd110;
st.local.u64 [%rd113], %rd112;
add.s32 %r1078, %r1078, 1;
setp.lt.u32	%p7, %r1078, 52;
@%p7 bra BB24_3;

BB24_4:
mov.u32 %r124, %nctaid.y;
mov.u32 %r125, %ctaid.z;
mov.u32 %r126, %ctaid.y;
mad.lo.s32 %r127, %r124, %r125, %r126;
mov.u32 %r128, %nctaid.x;
mov.u32 %r129, %ctaid.x;
mad.lo.s32 %r130, %r127, %r128, %r129;
cvt.u64.u32	%rd8, %r130;
setp.ge.u64	%p8, %rd8, %rd100;
@%p8 bra BB24_284;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r1079, %r5, -1;
mov.u64 %rd114, 0;
setp.lt.s32	%p9, %r1079, 1;
mov.u64 %rd1472, %rd8;
mov.u64 %rd1480, %rd114;
@%p9 bra BB24_11;

mul.wide.s32 %rd116, %r5, 8;
add.s64 %rd1458, %rd2, %rd116;
mov.u64 %rd1481, 0;
mov.u64 %rd1473, %rd8;

BB24_7:
ld.local.u64 %rd14, [%rd1458];
or.b64 %rd117, %rd1473, %rd14;
and.b64 %rd118, %rd117, -4294967296;
setp.eq.s64	%p10, %rd118, 0;
@%p10 bra BB24_9;
bra.uni BB24_8;

BB24_9:
cvt.u32.u64	%r131, %rd14;
cvt.u32.u64	%r132, %rd1473;
div.u32 %r133, %r132, %r131;
rem.u32 %r134, %r132, %r131;
cvt.u64.u32	%rd1474, %r133;
cvt.u64.u32	%rd1459, %r134;
bra.uni BB24_10;

BB24_8:
div.u64 %rd1474, %rd1473, %rd14;
rem.u64 %rd1459, %rd1473, %rd14;

BB24_10:
mov.u64 %rd1473, %rd1474;
ld.local.u64 %rd119, [%rd1458+200];
mul.lo.s64 %rd120, %rd119, %rd1459;
add.s64 %rd1481, %rd120, %rd1481;
add.s64 %rd1458, %rd1458, -8;
add.s32 %r1079, %r1079, -1;
setp.gt.s32	%p11, %r1079, 0;
mov.u64 %rd1466, %rd1473;
mov.u64 %rd1472, %rd1466;
mov.u64 %rd1475, %rd1481;
mov.u64 %rd1480, %rd1475;
@%p11 bra BB24_7;

BB24_11:
mov.u64 %rd24, %rd1480;
mov.u64 %rd23, %rd1472;
ld.local.u64 %rd122, [%rd2+208];
mul.lo.s64 %rd123, %rd122, %rd23;
add.s64 %rd25, %rd123, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r1080, %r9, -1;
setp.lt.s32	%p12, %r1080, 1;
mov.u64 %rd1469, %rd8;
mov.u64 %rd1478, %rd114;
@%p12 bra BB24_17;

mul.wide.s32 %rd125, %r9, 8;
add.s64 %rd1460, %rd3, %rd125;
mov.u64 %rd1479, 0;
mov.u64 %rd1470, %rd8;

BB24_13:
ld.local.u64 %rd31, [%rd1460];
or.b64 %rd126, %rd1470, %rd31;
and.b64 %rd127, %rd126, -4294967296;
setp.eq.s64	%p13, %rd127, 0;
@%p13 bra BB24_15;
bra.uni BB24_14;

BB24_15:
cvt.u32.u64	%r135, %rd31;
cvt.u32.u64	%r136, %rd1470;
div.u32 %r137, %r136, %r135;
rem.u32 %r138, %r136, %r135;
cvt.u64.u32	%rd1471, %r137;
cvt.u64.u32	%rd1461, %r138;
bra.uni BB24_16;

BB24_14:
div.u64 %rd1471, %rd1470, %rd31;
rem.u64 %rd1461, %rd1470, %rd31;

BB24_16:
mov.u64 %rd1470, %rd1471;
ld.local.u64 %rd128, [%rd1460+200];
mul.lo.s64 %rd129, %rd128, %rd1461;
add.s64 %rd1479, %rd129, %rd1479;
add.s64 %rd1460, %rd1460, -8;
add.s32 %r1080, %r1080, -1;
setp.gt.s32	%p14, %r1080, 0;
mov.u64 %rd1469, %rd1470;
mov.u64 %rd1478, %rd1479;
@%p14 bra BB24_13;

BB24_17:
ld.local.u64 %rd130, [%rd3+208];
mul.lo.s64 %rd131, %rd130, %rd1469;
add.s64 %rd42, %rd131, %rd1478;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd101;
@%p1 bra BB24_19;
bra.uni BB24_18;

BB24_19:
mul.lo.s64 %rd132, %rd43, %rd102;
add.s64 %rd133, %rd132, %rd25;
ld.local.u64 %rd134, [%rd2];
shl.b64 %rd135, %rd133, 1;
add.s64 %rd136, %rd134, %rd135;
ld.u16 %rs418, [%rd136];
bra.uni BB24_20;

BB24_18:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs418, %f1;}



BB24_20:
mov.u64 %rd1482, 0;
setp.ge.u64	%p15, %rd43, %rd101;
@%p15 bra BB24_22;

mul.lo.s64 %rd138, %rd43, %rd103;
add.s64 %rd139, %rd138, %rd42;
ld.local.u64 %rd140, [%rd3];
shl.b64 %rd141, %rd139, 3;
add.s64 %rd142, %rd140, %rd141;
ld.u64 %rd1482, [%rd142];

BB24_22:
add.s32 %r139, %r13, 1024;
selp.u16	%rs19, 1, 0, %p1;
shl.b64 %rd143, %rd43, 1;
mov.u64 %rd144, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd144, %rd143;
st.shared.u16 [%rd46], %rs418;
shl.b64 %rd145, %rd43, 3;
mov.u64 %rd146, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd146, %rd145;
st.shared.u64 [%rd47], %rd1482;
mov.u64 %rd147, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd147, %rd43;
st.shared.u8 [%rd48], %rs19;
cvt.s64.s32	%rd49, %r139;
setp.lt.u64	%p2, %rd49, %rd101;
@%p2 bra BB24_24;
bra.uni BB24_23;

BB24_24:
mul.lo.s64 %rd148, %rd49, %rd102;
add.s64 %rd149, %rd148, %rd25;
ld.local.u64 %rd150, [%rd2];
shl.b64 %rd151, %rd149, 1;
add.s64 %rd152, %rd150, %rd151;
ld.u16 %rs419, [%rd152];
bra.uni BB24_25;

BB24_23:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs419, %f2;}



BB24_25:
mov.u64 %rd1483, 0;
setp.ge.u64	%p16, %rd49, %rd101;
@%p16 bra BB24_27;

mul.lo.s64 %rd154, %rd49, %rd103;
add.s64 %rd155, %rd154, %rd42;
ld.local.u64 %rd156, [%rd3];
shl.b64 %rd157, %rd155, 3;
add.s64 %rd158, %rd156, %rd157;
ld.u64 %rd1483, [%rd158];

BB24_27:
selp.u16	%rs21, 1, 0, %p2;
st.shared.u16 [%rd46+2048], %rs419;
st.shared.u64 [%rd47+8192], %rd1483;
st.shared.u8 [%rd48+1024], %rs21;
bar.sync 0;
shl.b32 %r140, %r13, 1;
mul.wide.u32 %rd159, %r140, 2;
add.s64 %rd161, %rd144, %rd159;
ld.shared.u16 %rs22, [%rd161];
ld.shared.u16 %rs23, [%rd161+2];

	{ cvt.f32.f16 %f3, %rs22;}


	
	{ cvt.f32.f16 %f4, %rs23;}


	setp.leu.f32	%p17, %f3, %f4;
@%p17 bra BB24_29;

cvt.u64.u32	%rd162, %r140;
add.s64 %rd164, %rd147, %rd162;
ld.shared.u8 %rs24, [%rd164];
mov.u32 %r1081, 1;
setp.ne.s16	%p18, %rs24, 0;
@%p18 bra BB24_30;

BB24_29:
cvt.u64.u32	%rd165, %r140;
add.s64 %rd167, %rd147, %rd165;
ld.shared.u8 %rs25, [%rd167+1];
setp.eq.s16	%p19, %rs25, 0;
selp.u32	%r1081, 1, 0, %p19;

BB24_30:
and.b32 %r146, %r13, 1;
setp.ne.s32	%p20, %r1081, %r146;
@%p20 bra BB24_32;

mul.wide.u32 %rd168, %r140, 8;
add.s64 %rd170, %rd146, %rd168;
cvt.u64.u32	%rd171, %r140;
ld.shared.u16 %rs26, [%rd161];
ld.shared.u16 %rs27, [%rd161+2];
st.shared.u16 [%rd161], %rs27;
st.shared.u16 [%rd161+2], %rs26;
ld.shared.u64 %rd175, [%rd170];
ld.shared.u64 %rd176, [%rd170+8];
st.shared.u64 [%rd170], %rd176;
st.shared.u64 [%rd170+8], %rd175;
add.s64 %rd178, %rd147, %rd171;
ld.shared.u8 %rs28, [%rd178];
ld.shared.u8 %rs29, [%rd178+1];
st.shared.u8 [%rd178], %rs29;
st.shared.u8 [%rd178+1], %rs28;

BB24_32:
bar.sync 0;
sub.s32 %r18, %r140, %r146;
add.s32 %r152, %r18, 2;
mul.wide.u32 %rd179, %r152, 2;
add.s64 %rd181, %rd144, %rd179;
mul.wide.u32 %rd182, %r18, 2;
add.s64 %rd183, %rd144, %rd182;
ld.shared.u16 %rs30, [%rd183];
ld.shared.u16 %rs31, [%rd181];

	{ cvt.f32.f16 %f5, %rs30;}


	
	{ cvt.f32.f16 %f6, %rs31;}


	setp.leu.f32	%p21, %f5, %f6;
@%p21 bra BB24_34;

cvt.u64.u32	%rd184, %r18;
add.s64 %rd186, %rd147, %rd184;
ld.shared.u8 %rs32, [%rd186];
mov.u32 %r1082, 1;
setp.ne.s16	%p22, %rs32, 0;
@%p22 bra BB24_35;

BB24_34:
cvt.u64.u32	%rd187, %r152;
add.s64 %rd189, %rd147, %rd187;
ld.shared.u8 %rs33, [%rd189];
setp.eq.s16	%p23, %rs33, 0;
selp.u32	%r1082, 1, 0, %p23;

BB24_35:
bfe.u32 %r164, %r13, 1, 1;
setp.ne.s32	%p24, %r1082, %r164;
@%p24 bra BB24_37;

mul.wide.u32 %rd190, %r18, 8;
add.s64 %rd192, %rd146, %rd190;
mul.wide.u32 %rd193, %r152, 8;
add.s64 %rd194, %rd146, %rd193;
cvt.u64.u32	%rd195, %r18;
ld.shared.u16 %rs34, [%rd183];
cvt.u64.u32	%rd199, %r152;
ld.shared.u16 %rs35, [%rd181];
st.shared.u16 [%rd183], %rs35;
st.shared.u16 [%rd181], %rs34;
ld.shared.u64 %rd202, [%rd192];
ld.shared.u64 %rd203, [%rd194];
st.shared.u64 [%rd192], %rd203;
st.shared.u64 [%rd194], %rd202;
add.s64 %rd205, %rd147, %rd195;
ld.shared.u8 %rs36, [%rd205];
add.s64 %rd206, %rd147, %rd199;
ld.shared.u8 %rs37, [%rd206];
st.shared.u8 [%rd205], %rs37;
st.shared.u8 [%rd206], %rs36;

BB24_37:
bar.sync 0;
ld.shared.u16 %rs38, [%rd161];
ld.shared.u16 %rs39, [%rd161+2];

	{ cvt.f32.f16 %f7, %rs38;}


	
	{ cvt.f32.f16 %f8, %rs39;}


	setp.leu.f32	%p25, %f7, %f8;
@%p25 bra BB24_39;

cvt.u64.u32	%rd210, %r140;
add.s64 %rd212, %rd147, %rd210;
ld.shared.u8 %rs40, [%rd212];
mov.u32 %r1083, 1;
setp.ne.s16	%p26, %rs40, 0;
@%p26 bra BB24_40;

BB24_39:
cvt.u64.u32	%rd213, %r140;
add.s64 %rd215, %rd147, %rd213;
ld.shared.u8 %rs41, [%rd215+1];
setp.eq.s16	%p27, %rs41, 0;
selp.u32	%r1083, 1, 0, %p27;

BB24_40:
bfe.u32 %r179, %r13, 1, 1;
setp.ne.s32	%p28, %r1083, %r179;
@%p28 bra BB24_42;

cvt.u64.u32	%rd216, %r140;
ld.shared.u16 %rs42, [%rd161];
ld.shared.u16 %rs43, [%rd161+2];
st.shared.u16 [%rd161], %rs43;
st.shared.u16 [%rd161+2], %rs42;
mul.wide.u32 %rd220, %r140, 8;
add.s64 %rd222, %rd146, %rd220;
ld.shared.u64 %rd223, [%rd222];
ld.shared.u64 %rd224, [%rd222+8];
st.shared.u64 [%rd222], %rd224;
st.shared.u64 [%rd222+8], %rd223;
add.s64 %rd226, %rd147, %rd216;
ld.shared.u8 %rs44, [%rd226];
ld.shared.u8 %rs45, [%rd226+1];
st.shared.u8 [%rd226], %rs45;
st.shared.u8 [%rd226+1], %rs44;

BB24_42:
bar.sync 0;
and.b32 %r182, %r13, 3;
sub.s32 %r24, %r140, %r182;
add.s32 %r184, %r24, 4;
mul.wide.u32 %rd227, %r184, 2;
add.s64 %rd229, %rd144, %rd227;
mul.wide.u32 %rd230, %r24, 2;
add.s64 %rd231, %rd144, %rd230;
ld.shared.u16 %rs46, [%rd231];
ld.shared.u16 %rs47, [%rd229];

	{ cvt.f32.f16 %f9, %rs46;}


	
	{ cvt.f32.f16 %f10, %rs47;}


	setp.leu.f32	%p29, %f9, %f10;
@%p29 bra BB24_44;

cvt.u64.u32	%rd232, %r24;
add.s64 %rd234, %rd147, %rd232;
ld.shared.u8 %rs48, [%rd234];
mov.u32 %r1084, 1;
setp.ne.s16	%p30, %rs48, 0;
@%p30 bra BB24_45;

BB24_44:
cvt.u64.u32	%rd235, %r184;
add.s64 %rd237, %rd147, %rd235;
ld.shared.u8 %rs49, [%rd237];
setp.eq.s16	%p31, %rs49, 0;
selp.u32	%r1084, 1, 0, %p31;

BB24_45:
bfe.u32 %r196, %r13, 2, 1;
setp.ne.s32	%p32, %r1084, %r196;
@%p32 bra BB24_47;

mul.wide.u32 %rd238, %r24, 8;
add.s64 %rd240, %rd146, %rd238;
mul.wide.u32 %rd241, %r184, 8;
add.s64 %rd242, %rd146, %rd241;
cvt.u64.u32	%rd243, %r24;
ld.shared.u16 %rs50, [%rd231];
cvt.u64.u32	%rd247, %r184;
ld.shared.u16 %rs51, [%rd229];
st.shared.u16 [%rd231], %rs51;
st.shared.u16 [%rd229], %rs50;
ld.shared.u64 %rd250, [%rd240];
ld.shared.u64 %rd251, [%rd242];
st.shared.u64 [%rd240], %rd251;
st.shared.u64 [%rd242], %rd250;
add.s64 %rd253, %rd147, %rd243;
ld.shared.u8 %rs52, [%rd253];
add.s64 %rd254, %rd147, %rd247;
ld.shared.u8 %rs53, [%rd254];
st.shared.u8 [%rd253], %rs53;
st.shared.u8 [%rd254], %rs52;

BB24_47:
bar.sync 0;
ld.shared.u16 %rs54, [%rd183];
ld.shared.u16 %rs55, [%rd181];

	{ cvt.f32.f16 %f11, %rs54;}


	
	{ cvt.f32.f16 %f12, %rs55;}


	setp.leu.f32	%p33, %f11, %f12;
@%p33 bra BB24_49;

cvt.u64.u32	%rd260, %r18;
add.s64 %rd262, %rd147, %rd260;
ld.shared.u8 %rs56, [%rd262];
mov.u32 %r1085, 1;
setp.ne.s16	%p34, %rs56, 0;
@%p34 bra BB24_50;

BB24_49:
cvt.u64.u32	%rd263, %r152;
add.s64 %rd265, %rd147, %rd263;
ld.shared.u8 %rs57, [%rd265];
setp.eq.s16	%p35, %rs57, 0;
selp.u32	%r1085, 1, 0, %p35;

BB24_50:
bfe.u32 %r219, %r13, 2, 1;
setp.ne.s32	%p36, %r1085, %r219;
@%p36 bra BB24_52;

cvt.u64.u32	%rd266, %r18;
ld.shared.u16 %rs58, [%rd183];
cvt.u64.u32	%rd270, %r152;
ld.shared.u16 %rs59, [%rd181];
st.shared.u16 [%rd183], %rs59;
st.shared.u16 [%rd181], %rs58;
mul.wide.u32 %rd273, %r18, 8;
add.s64 %rd275, %rd146, %rd273;
ld.shared.u64 %rd276, [%rd275];
mul.wide.u32 %rd277, %r152, 8;
add.s64 %rd278, %rd146, %rd277;
ld.shared.u64 %rd279, [%rd278];
st.shared.u64 [%rd275], %rd279;
st.shared.u64 [%rd278], %rd276;
add.s64 %rd281, %rd147, %rd266;
ld.shared.u8 %rs60, [%rd281];
add.s64 %rd282, %rd147, %rd270;
ld.shared.u8 %rs61, [%rd282];
st.shared.u8 [%rd281], %rs61;
st.shared.u8 [%rd282], %rs60;

BB24_52:
bar.sync 0;
ld.shared.u16 %rs62, [%rd161];
ld.shared.u16 %rs63, [%rd161+2];

	{ cvt.f32.f16 %f13, %rs62;}


	
	{ cvt.f32.f16 %f14, %rs63;}


	setp.leu.f32	%p37, %f13, %f14;
@%p37 bra BB24_54;

cvt.u64.u32	%rd286, %r140;
add.s64 %rd288, %rd147, %rd286;
ld.shared.u8 %rs64, [%rd288];
mov.u32 %r1086, 1;
setp.ne.s16	%p38, %rs64, 0;
@%p38 bra BB24_55;

BB24_54:
cvt.u64.u32	%rd289, %r140;
add.s64 %rd291, %rd147, %rd289;
ld.shared.u8 %rs65, [%rd291+1];
setp.eq.s16	%p39, %rs65, 0;
selp.u32	%r1086, 1, 0, %p39;

BB24_55:
bfe.u32 %r233, %r13, 2, 1;
setp.ne.s32	%p40, %r1086, %r233;
@%p40 bra BB24_57;

cvt.u64.u32	%rd292, %r140;
ld.shared.u16 %rs66, [%rd161];
ld.shared.u16 %rs67, [%rd161+2];
st.shared.u16 [%rd161], %rs67;
st.shared.u16 [%rd161+2], %rs66;
mul.wide.u32 %rd296, %r140, 8;
add.s64 %rd298, %rd146, %rd296;
ld.shared.u64 %rd299, [%rd298];
ld.shared.u64 %rd300, [%rd298+8];
st.shared.u64 [%rd298], %rd300;
st.shared.u64 [%rd298+8], %rd299;
add.s64 %rd302, %rd147, %rd292;
ld.shared.u8 %rs68, [%rd302];
ld.shared.u8 %rs69, [%rd302+1];
st.shared.u8 [%rd302], %rs69;
st.shared.u8 [%rd302+1], %rs68;

BB24_57:
bar.sync 0;
and.b32 %r236, %r13, 7;
sub.s32 %r32, %r140, %r236;
add.s32 %r238, %r32, 8;
mul.wide.u32 %rd303, %r238, 2;
add.s64 %rd305, %rd144, %rd303;
mul.wide.u32 %rd306, %r32, 2;
add.s64 %rd307, %rd144, %rd306;
ld.shared.u16 %rs70, [%rd307];
ld.shared.u16 %rs71, [%rd305];

	{ cvt.f32.f16 %f15, %rs70;}


	
	{ cvt.f32.f16 %f16, %rs71;}


	setp.leu.f32	%p41, %f15, %f16;
@%p41 bra BB24_59;

cvt.u64.u32	%rd308, %r32;
add.s64 %rd310, %rd147, %rd308;
ld.shared.u8 %rs72, [%rd310];
mov.u32 %r1087, 1;
setp.ne.s16	%p42, %rs72, 0;
@%p42 bra BB24_60;

BB24_59:
cvt.u64.u32	%rd311, %r238;
add.s64 %rd313, %rd147, %rd311;
ld.shared.u8 %rs73, [%rd313];
setp.eq.s16	%p43, %rs73, 0;
selp.u32	%r1087, 1, 0, %p43;

BB24_60:
bfe.u32 %r250, %r13, 3, 1;
setp.ne.s32	%p44, %r1087, %r250;
@%p44 bra BB24_62;

mul.wide.u32 %rd314, %r32, 8;
add.s64 %rd316, %rd146, %rd314;
mul.wide.u32 %rd317, %r238, 8;
add.s64 %rd318, %rd146, %rd317;
cvt.u64.u32	%rd319, %r32;
ld.shared.u16 %rs74, [%rd307];
cvt.u64.u32	%rd323, %r238;
ld.shared.u16 %rs75, [%rd305];
st.shared.u16 [%rd307], %rs75;
st.shared.u16 [%rd305], %rs74;
ld.shared.u64 %rd326, [%rd316];
ld.shared.u64 %rd327, [%rd318];
st.shared.u64 [%rd316], %rd327;
st.shared.u64 [%rd318], %rd326;
add.s64 %rd329, %rd147, %rd319;
ld.shared.u8 %rs76, [%rd329];
add.s64 %rd330, %rd147, %rd323;
ld.shared.u8 %rs77, [%rd330];
st.shared.u8 [%rd329], %rs77;
st.shared.u8 [%rd330], %rs76;

BB24_62:
bar.sync 0;
ld.shared.u16 %rs78, [%rd231];
ld.shared.u16 %rs79, [%rd229];

	{ cvt.f32.f16 %f17, %rs78;}


	
	{ cvt.f32.f16 %f18, %rs79;}


	setp.leu.f32	%p45, %f17, %f18;
@%p45 bra BB24_64;

cvt.u64.u32	%rd336, %r24;
add.s64 %rd338, %rd147, %rd336;
ld.shared.u8 %rs80, [%rd338];
mov.u32 %r1088, 1;
setp.ne.s16	%p46, %rs80, 0;
@%p46 bra BB24_65;

BB24_64:
cvt.u64.u32	%rd339, %r184;
add.s64 %rd341, %rd147, %rd339;
ld.shared.u8 %rs81, [%rd341];
setp.eq.s16	%p47, %rs81, 0;
selp.u32	%r1088, 1, 0, %p47;

BB24_65:
bfe.u32 %r273, %r13, 3, 1;
setp.ne.s32	%p48, %r1088, %r273;
@%p48 bra BB24_67;

cvt.u64.u32	%rd342, %r24;
ld.shared.u16 %rs82, [%rd231];
cvt.u64.u32	%rd346, %r184;
ld.shared.u16 %rs83, [%rd229];
st.shared.u16 [%rd231], %rs83;
st.shared.u16 [%rd229], %rs82;
mul.wide.u32 %rd349, %r24, 8;
add.s64 %rd351, %rd146, %rd349;
ld.shared.u64 %rd352, [%rd351];
mul.wide.u32 %rd353, %r184, 8;
add.s64 %rd354, %rd146, %rd353;
ld.shared.u64 %rd355, [%rd354];
st.shared.u64 [%rd351], %rd355;
st.shared.u64 [%rd354], %rd352;
add.s64 %rd357, %rd147, %rd342;
ld.shared.u8 %rs84, [%rd357];
add.s64 %rd358, %rd147, %rd346;
ld.shared.u8 %rs85, [%rd358];
st.shared.u8 [%rd357], %rs85;
st.shared.u8 [%rd358], %rs84;

BB24_67:
bar.sync 0;
ld.shared.u16 %rs86, [%rd183];
ld.shared.u16 %rs87, [%rd181];

	{ cvt.f32.f16 %f19, %rs86;}


	
	{ cvt.f32.f16 %f20, %rs87;}


	setp.leu.f32	%p49, %f19, %f20;
@%p49 bra BB24_69;

cvt.u64.u32	%rd364, %r18;
add.s64 %rd366, %rd147, %rd364;
ld.shared.u8 %rs88, [%rd366];
mov.u32 %r1089, 1;
setp.ne.s16	%p50, %rs88, 0;
@%p50 bra BB24_70;

BB24_69:
cvt.u64.u32	%rd367, %r152;
add.s64 %rd369, %rd147, %rd367;
ld.shared.u8 %rs89, [%rd369];
setp.eq.s16	%p51, %rs89, 0;
selp.u32	%r1089, 1, 0, %p51;

BB24_70:
bfe.u32 %r295, %r13, 3, 1;
setp.ne.s32	%p52, %r1089, %r295;
@%p52 bra BB24_72;

cvt.u64.u32	%rd370, %r18;
ld.shared.u16 %rs90, [%rd183];
cvt.u64.u32	%rd374, %r152;
ld.shared.u16 %rs91, [%rd181];
st.shared.u16 [%rd183], %rs91;
st.shared.u16 [%rd181], %rs90;
mul.wide.u32 %rd377, %r18, 8;
add.s64 %rd379, %rd146, %rd377;
ld.shared.u64 %rd380, [%rd379];
mul.wide.u32 %rd381, %r152, 8;
add.s64 %rd382, %rd146, %rd381;
ld.shared.u64 %rd383, [%rd382];
st.shared.u64 [%rd379], %rd383;
st.shared.u64 [%rd382], %rd380;
add.s64 %rd385, %rd147, %rd370;
ld.shared.u8 %rs92, [%rd385];
add.s64 %rd386, %rd147, %rd374;
ld.shared.u8 %rs93, [%rd386];
st.shared.u8 [%rd385], %rs93;
st.shared.u8 [%rd386], %rs92;

BB24_72:
bar.sync 0;
ld.shared.u16 %rs94, [%rd161];
ld.shared.u16 %rs95, [%rd161+2];

	{ cvt.f32.f16 %f21, %rs94;}


	
	{ cvt.f32.f16 %f22, %rs95;}


	setp.leu.f32	%p53, %f21, %f22;
@%p53 bra BB24_74;

cvt.u64.u32	%rd390, %r140;
add.s64 %rd392, %rd147, %rd390;
ld.shared.u8 %rs96, [%rd392];
mov.u32 %r1090, 1;
setp.ne.s16	%p54, %rs96, 0;
@%p54 bra BB24_75;

BB24_74:
cvt.u64.u32	%rd393, %r140;
add.s64 %rd395, %rd147, %rd393;
ld.shared.u8 %rs97, [%rd395+1];
setp.eq.s16	%p55, %rs97, 0;
selp.u32	%r1090, 1, 0, %p55;

BB24_75:
bfe.u32 %r309, %r13, 3, 1;
setp.ne.s32	%p56, %r1090, %r309;
@%p56 bra BB24_77;

cvt.u64.u32	%rd396, %r140;
ld.shared.u16 %rs98, [%rd161];
ld.shared.u16 %rs99, [%rd161+2];
st.shared.u16 [%rd161], %rs99;
st.shared.u16 [%rd161+2], %rs98;
mul.wide.u32 %rd400, %r140, 8;
add.s64 %rd402, %rd146, %rd400;
ld.shared.u64 %rd403, [%rd402];
ld.shared.u64 %rd404, [%rd402+8];
st.shared.u64 [%rd402], %rd404;
st.shared.u64 [%rd402+8], %rd403;
add.s64 %rd406, %rd147, %rd396;
ld.shared.u8 %rs100, [%rd406];
ld.shared.u8 %rs101, [%rd406+1];
st.shared.u8 [%rd406], %rs101;
st.shared.u8 [%rd406+1], %rs100;

BB24_77:
bar.sync 0;
and.b32 %r312, %r13, 15;
sub.s32 %r42, %r140, %r312;
add.s32 %r314, %r42, 16;
mul.wide.u32 %rd407, %r314, 2;
add.s64 %rd409, %rd144, %rd407;
mul.wide.u32 %rd410, %r42, 2;
add.s64 %rd411, %rd144, %rd410;
ld.shared.u16 %rs102, [%rd411];
ld.shared.u16 %rs103, [%rd409];

	{ cvt.f32.f16 %f23, %rs102;}


	
	{ cvt.f32.f16 %f24, %rs103;}


	setp.leu.f32	%p57, %f23, %f24;
@%p57 bra BB24_79;

cvt.u64.u32	%rd412, %r42;
add.s64 %rd414, %rd147, %rd412;
ld.shared.u8 %rs104, [%rd414];
mov.u32 %r1091, 1;
setp.ne.s16	%p58, %rs104, 0;
@%p58 bra BB24_80;

BB24_79:
cvt.u64.u32	%rd415, %r314;
add.s64 %rd417, %rd147, %rd415;
ld.shared.u8 %rs105, [%rd417];
setp.eq.s16	%p59, %rs105, 0;
selp.u32	%r1091, 1, 0, %p59;

BB24_80:
bfe.u32 %r326, %r13, 4, 1;
setp.ne.s32	%p60, %r1091, %r326;
@%p60 bra BB24_82;

mul.wide.u32 %rd418, %r42, 8;
add.s64 %rd420, %rd146, %rd418;
mul.wide.u32 %rd421, %r314, 8;
add.s64 %rd422, %rd146, %rd421;
cvt.u64.u32	%rd423, %r42;
ld.shared.u16 %rs106, [%rd411];
cvt.u64.u32	%rd427, %r314;
ld.shared.u16 %rs107, [%rd409];
st.shared.u16 [%rd411], %rs107;
st.shared.u16 [%rd409], %rs106;
ld.shared.u64 %rd430, [%rd420];
ld.shared.u64 %rd431, [%rd422];
st.shared.u64 [%rd420], %rd431;
st.shared.u64 [%rd422], %rd430;
add.s64 %rd433, %rd147, %rd423;
ld.shared.u8 %rs108, [%rd433];
add.s64 %rd434, %rd147, %rd427;
ld.shared.u8 %rs109, [%rd434];
st.shared.u8 [%rd433], %rs109;
st.shared.u8 [%rd434], %rs108;

BB24_82:
bar.sync 0;
ld.shared.u16 %rs110, [%rd307];
ld.shared.u16 %rs111, [%rd305];

	{ cvt.f32.f16 %f25, %rs110;}


	
	{ cvt.f32.f16 %f26, %rs111;}


	setp.leu.f32	%p61, %f25, %f26;
@%p61 bra BB24_84;

cvt.u64.u32	%rd440, %r32;
add.s64 %rd442, %rd147, %rd440;
ld.shared.u8 %rs112, [%rd442];
mov.u32 %r1092, 1;
setp.ne.s16	%p62, %rs112, 0;
@%p62 bra BB24_85;

BB24_84:
cvt.u64.u32	%rd443, %r238;
add.s64 %rd445, %rd147, %rd443;
ld.shared.u8 %rs113, [%rd445];
setp.eq.s16	%p63, %rs113, 0;
selp.u32	%r1092, 1, 0, %p63;

BB24_85:
bfe.u32 %r349, %r13, 4, 1;
setp.ne.s32	%p64, %r1092, %r349;
@%p64 bra BB24_87;

cvt.u64.u32	%rd446, %r32;
ld.shared.u16 %rs114, [%rd307];
cvt.u64.u32	%rd450, %r238;
ld.shared.u16 %rs115, [%rd305];
st.shared.u16 [%rd307], %rs115;
st.shared.u16 [%rd305], %rs114;
mul.wide.u32 %rd453, %r32, 8;
add.s64 %rd455, %rd146, %rd453;
ld.shared.u64 %rd456, [%rd455];
mul.wide.u32 %rd457, %r238, 8;
add.s64 %rd458, %rd146, %rd457;
ld.shared.u64 %rd459, [%rd458];
st.shared.u64 [%rd455], %rd459;
st.shared.u64 [%rd458], %rd456;
add.s64 %rd461, %rd147, %rd446;
ld.shared.u8 %rs116, [%rd461];
add.s64 %rd462, %rd147, %rd450;
ld.shared.u8 %rs117, [%rd462];
st.shared.u8 [%rd461], %rs117;
st.shared.u8 [%rd462], %rs116;

BB24_87:
bar.sync 0;
ld.shared.u16 %rs118, [%rd231];
ld.shared.u16 %rs119, [%rd229];

	{ cvt.f32.f16 %f27, %rs118;}


	
	{ cvt.f32.f16 %f28, %rs119;}


	setp.leu.f32	%p65, %f27, %f28;
@%p65 bra BB24_89;

cvt.u64.u32	%rd468, %r24;
add.s64 %rd470, %rd147, %rd468;
ld.shared.u8 %rs120, [%rd470];
mov.u32 %r1093, 1;
setp.ne.s16	%p66, %rs120, 0;
@%p66 bra BB24_90;

BB24_89:
cvt.u64.u32	%rd471, %r184;
add.s64 %rd473, %rd147, %rd471;
ld.shared.u8 %rs121, [%rd473];
setp.eq.s16	%p67, %rs121, 0;
selp.u32	%r1093, 1, 0, %p67;

BB24_90:
bfe.u32 %r371, %r13, 4, 1;
setp.ne.s32	%p68, %r1093, %r371;
@%p68 bra BB24_92;

cvt.u64.u32	%rd474, %r24;
ld.shared.u16 %rs122, [%rd231];
cvt.u64.u32	%rd478, %r184;
ld.shared.u16 %rs123, [%rd229];
st.shared.u16 [%rd231], %rs123;
st.shared.u16 [%rd229], %rs122;
mul.wide.u32 %rd481, %r24, 8;
add.s64 %rd483, %rd146, %rd481;
ld.shared.u64 %rd484, [%rd483];
mul.wide.u32 %rd485, %r184, 8;
add.s64 %rd486, %rd146, %rd485;
ld.shared.u64 %rd487, [%rd486];
st.shared.u64 [%rd483], %rd487;
st.shared.u64 [%rd486], %rd484;
add.s64 %rd489, %rd147, %rd474;
ld.shared.u8 %rs124, [%rd489];
add.s64 %rd490, %rd147, %rd478;
ld.shared.u8 %rs125, [%rd490];
st.shared.u8 [%rd489], %rs125;
st.shared.u8 [%rd490], %rs124;

BB24_92:
bar.sync 0;
ld.shared.u16 %rs126, [%rd183];
ld.shared.u16 %rs127, [%rd181];

	{ cvt.f32.f16 %f29, %rs126;}


	
	{ cvt.f32.f16 %f30, %rs127;}


	setp.leu.f32	%p69, %f29, %f30;
@%p69 bra BB24_94;

cvt.u64.u32	%rd496, %r18;
add.s64 %rd498, %rd147, %rd496;
ld.shared.u8 %rs128, [%rd498];
mov.u32 %r1094, 1;
setp.ne.s16	%p70, %rs128, 0;
@%p70 bra BB24_95;

BB24_94:
cvt.u64.u32	%rd499, %r152;
add.s64 %rd501, %rd147, %rd499;
ld.shared.u8 %rs129, [%rd501];
setp.eq.s16	%p71, %rs129, 0;
selp.u32	%r1094, 1, 0, %p71;

BB24_95:
bfe.u32 %r393, %r13, 4, 1;
setp.ne.s32	%p72, %r1094, %r393;
@%p72 bra BB24_97;

cvt.u64.u32	%rd502, %r18;
ld.shared.u16 %rs130, [%rd183];
cvt.u64.u32	%rd506, %r152;
ld.shared.u16 %rs131, [%rd181];
st.shared.u16 [%rd183], %rs131;
st.shared.u16 [%rd181], %rs130;
mul.wide.u32 %rd509, %r18, 8;
add.s64 %rd511, %rd146, %rd509;
ld.shared.u64 %rd512, [%rd511];
mul.wide.u32 %rd513, %r152, 8;
add.s64 %rd514, %rd146, %rd513;
ld.shared.u64 %rd515, [%rd514];
st.shared.u64 [%rd511], %rd515;
st.shared.u64 [%rd514], %rd512;
add.s64 %rd517, %rd147, %rd502;
ld.shared.u8 %rs132, [%rd517];
add.s64 %rd518, %rd147, %rd506;
ld.shared.u8 %rs133, [%rd518];
st.shared.u8 [%rd517], %rs133;
st.shared.u8 [%rd518], %rs132;

BB24_97:
bar.sync 0;
ld.shared.u16 %rs134, [%rd161];
ld.shared.u16 %rs135, [%rd161+2];

	{ cvt.f32.f16 %f31, %rs134;}


	
	{ cvt.f32.f16 %f32, %rs135;}


	setp.leu.f32	%p73, %f31, %f32;
@%p73 bra BB24_99;

cvt.u64.u32	%rd522, %r140;
add.s64 %rd524, %rd147, %rd522;
ld.shared.u8 %rs136, [%rd524];
mov.u32 %r1095, 1;
setp.ne.s16	%p74, %rs136, 0;
@%p74 bra BB24_100;

BB24_99:
cvt.u64.u32	%rd525, %r140;
add.s64 %rd527, %rd147, %rd525;
ld.shared.u8 %rs137, [%rd527+1];
setp.eq.s16	%p75, %rs137, 0;
selp.u32	%r1095, 1, 0, %p75;

BB24_100:
bfe.u32 %r407, %r13, 4, 1;
setp.ne.s32	%p76, %r1095, %r407;
@%p76 bra BB24_102;

cvt.u64.u32	%rd528, %r140;
ld.shared.u16 %rs138, [%rd161];
ld.shared.u16 %rs139, [%rd161+2];
st.shared.u16 [%rd161], %rs139;
st.shared.u16 [%rd161+2], %rs138;
mul.wide.u32 %rd532, %r140, 8;
add.s64 %rd534, %rd146, %rd532;
ld.shared.u64 %rd535, [%rd534];
ld.shared.u64 %rd536, [%rd534+8];
st.shared.u64 [%rd534], %rd536;
st.shared.u64 [%rd534+8], %rd535;
add.s64 %rd538, %rd147, %rd528;
ld.shared.u8 %rs140, [%rd538];
ld.shared.u8 %rs141, [%rd538+1];
st.shared.u8 [%rd538], %rs141;
st.shared.u8 [%rd538+1], %rs140;

BB24_102:
bar.sync 0;
and.b32 %r410, %r13, 31;
sub.s32 %r54, %r140, %r410;
add.s32 %r412, %r54, 32;
mul.wide.u32 %rd539, %r412, 2;
add.s64 %rd541, %rd144, %rd539;
mul.wide.u32 %rd542, %r54, 2;
add.s64 %rd543, %rd144, %rd542;
ld.shared.u16 %rs142, [%rd543];
ld.shared.u16 %rs143, [%rd541];

	{ cvt.f32.f16 %f33, %rs142;}


	
	{ cvt.f32.f16 %f34, %rs143;}


	setp.leu.f32	%p77, %f33, %f34;
@%p77 bra BB24_104;

cvt.u64.u32	%rd544, %r54;
add.s64 %rd546, %rd147, %rd544;
ld.shared.u8 %rs144, [%rd546];
mov.u32 %r1096, 1;
setp.ne.s16	%p78, %rs144, 0;
@%p78 bra BB24_105;

BB24_104:
cvt.u64.u32	%rd547, %r412;
add.s64 %rd549, %rd147, %rd547;
ld.shared.u8 %rs145, [%rd549];
setp.eq.s16	%p79, %rs145, 0;
selp.u32	%r1096, 1, 0, %p79;

BB24_105:
bfe.u32 %r424, %r13, 5, 1;
setp.ne.s32	%p80, %r1096, %r424;
@%p80 bra BB24_107;

mul.wide.u32 %rd550, %r54, 8;
add.s64 %rd552, %rd146, %rd550;
mul.wide.u32 %rd553, %r412, 8;
add.s64 %rd554, %rd146, %rd553;
cvt.u64.u32	%rd555, %r54;
ld.shared.u16 %rs146, [%rd543];
cvt.u64.u32	%rd559, %r412;
ld.shared.u16 %rs147, [%rd541];
st.shared.u16 [%rd543], %rs147;
st.shared.u16 [%rd541], %rs146;
ld.shared.u64 %rd562, [%rd552];
ld.shared.u64 %rd563, [%rd554];
st.shared.u64 [%rd552], %rd563;
st.shared.u64 [%rd554], %rd562;
add.s64 %rd565, %rd147, %rd555;
ld.shared.u8 %rs148, [%rd565];
add.s64 %rd566, %rd147, %rd559;
ld.shared.u8 %rs149, [%rd566];
st.shared.u8 [%rd565], %rs149;
st.shared.u8 [%rd566], %rs148;

BB24_107:
bar.sync 0;
ld.shared.u16 %rs150, [%rd411];
ld.shared.u16 %rs151, [%rd409];

	{ cvt.f32.f16 %f35, %rs150;}


	
	{ cvt.f32.f16 %f36, %rs151;}


	setp.leu.f32	%p81, %f35, %f36;
@%p81 bra BB24_109;

cvt.u64.u32	%rd572, %r42;
add.s64 %rd574, %rd147, %rd572;
ld.shared.u8 %rs152, [%rd574];
mov.u32 %r1097, 1;
setp.ne.s16	%p82, %rs152, 0;
@%p82 bra BB24_110;

BB24_109:
cvt.u64.u32	%rd575, %r314;
add.s64 %rd577, %rd147, %rd575;
ld.shared.u8 %rs153, [%rd577];
setp.eq.s16	%p83, %rs153, 0;
selp.u32	%r1097, 1, 0, %p83;

BB24_110:
bfe.u32 %r447, %r13, 5, 1;
setp.ne.s32	%p84, %r1097, %r447;
@%p84 bra BB24_112;

cvt.u64.u32	%rd578, %r42;
ld.shared.u16 %rs154, [%rd411];
cvt.u64.u32	%rd582, %r314;
ld.shared.u16 %rs155, [%rd409];
st.shared.u16 [%rd411], %rs155;
st.shared.u16 [%rd409], %rs154;
mul.wide.u32 %rd585, %r42, 8;
add.s64 %rd587, %rd146, %rd585;
ld.shared.u64 %rd588, [%rd587];
mul.wide.u32 %rd589, %r314, 8;
add.s64 %rd590, %rd146, %rd589;
ld.shared.u64 %rd591, [%rd590];
st.shared.u64 [%rd587], %rd591;
st.shared.u64 [%rd590], %rd588;
add.s64 %rd593, %rd147, %rd578;
ld.shared.u8 %rs156, [%rd593];
add.s64 %rd594, %rd147, %rd582;
ld.shared.u8 %rs157, [%rd594];
st.shared.u8 [%rd593], %rs157;
st.shared.u8 [%rd594], %rs156;

BB24_112:
bar.sync 0;
ld.shared.u16 %rs158, [%rd307];
ld.shared.u16 %rs159, [%rd305];

	{ cvt.f32.f16 %f37, %rs158;}


	
	{ cvt.f32.f16 %f38, %rs159;}


	setp.leu.f32	%p85, %f37, %f38;
@%p85 bra BB24_114;

cvt.u64.u32	%rd600, %r32;
add.s64 %rd602, %rd147, %rd600;
ld.shared.u8 %rs160, [%rd602];
mov.u32 %r1098, 1;
setp.ne.s16	%p86, %rs160, 0;
@%p86 bra BB24_115;

BB24_114:
cvt.u64.u32	%rd603, %r238;
add.s64 %rd605, %rd147, %rd603;
ld.shared.u8 %rs161, [%rd605];
setp.eq.s16	%p87, %rs161, 0;
selp.u32	%r1098, 1, 0, %p87;

BB24_115:
bfe.u32 %r469, %r13, 5, 1;
setp.ne.s32	%p88, %r1098, %r469;
@%p88 bra BB24_117;

cvt.u64.u32	%rd606, %r32;
ld.shared.u16 %rs162, [%rd307];
cvt.u64.u32	%rd610, %r238;
ld.shared.u16 %rs163, [%rd305];
st.shared.u16 [%rd307], %rs163;
st.shared.u16 [%rd305], %rs162;
mul.wide.u32 %rd613, %r32, 8;
add.s64 %rd615, %rd146, %rd613;
ld.shared.u64 %rd616, [%rd615];
mul.wide.u32 %rd617, %r238, 8;
add.s64 %rd618, %rd146, %rd617;
ld.shared.u64 %rd619, [%rd618];
st.shared.u64 [%rd615], %rd619;
st.shared.u64 [%rd618], %rd616;
add.s64 %rd621, %rd147, %rd606;
ld.shared.u8 %rs164, [%rd621];
add.s64 %rd622, %rd147, %rd610;
ld.shared.u8 %rs165, [%rd622];
st.shared.u8 [%rd621], %rs165;
st.shared.u8 [%rd622], %rs164;

BB24_117:
bar.sync 0;
ld.shared.u16 %rs166, [%rd231];
ld.shared.u16 %rs167, [%rd229];

	{ cvt.f32.f16 %f39, %rs166;}


	
	{ cvt.f32.f16 %f40, %rs167;}


	setp.leu.f32	%p89, %f39, %f40;
@%p89 bra BB24_119;

cvt.u64.u32	%rd628, %r24;
add.s64 %rd630, %rd147, %rd628;
ld.shared.u8 %rs168, [%rd630];
mov.u32 %r1099, 1;
setp.ne.s16	%p90, %rs168, 0;
@%p90 bra BB24_120;

BB24_119:
cvt.u64.u32	%rd631, %r184;
add.s64 %rd633, %rd147, %rd631;
ld.shared.u8 %rs169, [%rd633];
setp.eq.s16	%p91, %rs169, 0;
selp.u32	%r1099, 1, 0, %p91;

BB24_120:
bfe.u32 %r491, %r13, 5, 1;
setp.ne.s32	%p92, %r1099, %r491;
@%p92 bra BB24_122;

cvt.u64.u32	%rd634, %r24;
ld.shared.u16 %rs170, [%rd231];
cvt.u64.u32	%rd638, %r184;
ld.shared.u16 %rs171, [%rd229];
st.shared.u16 [%rd231], %rs171;
st.shared.u16 [%rd229], %rs170;
mul.wide.u32 %rd641, %r24, 8;
add.s64 %rd643, %rd146, %rd641;
ld.shared.u64 %rd644, [%rd643];
mul.wide.u32 %rd645, %r184, 8;
add.s64 %rd646, %rd146, %rd645;
ld.shared.u64 %rd647, [%rd646];
st.shared.u64 [%rd643], %rd647;
st.shared.u64 [%rd646], %rd644;
add.s64 %rd649, %rd147, %rd634;
ld.shared.u8 %rs172, [%rd649];
add.s64 %rd650, %rd147, %rd638;
ld.shared.u8 %rs173, [%rd650];
st.shared.u8 [%rd649], %rs173;
st.shared.u8 [%rd650], %rs172;

BB24_122:
bar.sync 0;
ld.shared.u16 %rs174, [%rd183];
ld.shared.u16 %rs175, [%rd181];

	{ cvt.f32.f16 %f41, %rs174;}


	
	{ cvt.f32.f16 %f42, %rs175;}


	setp.leu.f32	%p93, %f41, %f42;
@%p93 bra BB24_124;

cvt.u64.u32	%rd656, %r18;
add.s64 %rd658, %rd147, %rd656;
ld.shared.u8 %rs176, [%rd658];
mov.u32 %r1100, 1;
setp.ne.s16	%p94, %rs176, 0;
@%p94 bra BB24_125;

BB24_124:
cvt.u64.u32	%rd659, %r152;
add.s64 %rd661, %rd147, %rd659;
ld.shared.u8 %rs177, [%rd661];
setp.eq.s16	%p95, %rs177, 0;
selp.u32	%r1100, 1, 0, %p95;

BB24_125:
bfe.u32 %r513, %r13, 5, 1;
setp.ne.s32	%p96, %r1100, %r513;
@%p96 bra BB24_127;

cvt.u64.u32	%rd662, %r18;
ld.shared.u16 %rs178, [%rd183];
cvt.u64.u32	%rd666, %r152;
ld.shared.u16 %rs179, [%rd181];
st.shared.u16 [%rd183], %rs179;
st.shared.u16 [%rd181], %rs178;
mul.wide.u32 %rd669, %r18, 8;
add.s64 %rd671, %rd146, %rd669;
ld.shared.u64 %rd672, [%rd671];
mul.wide.u32 %rd673, %r152, 8;
add.s64 %rd674, %rd146, %rd673;
ld.shared.u64 %rd675, [%rd674];
st.shared.u64 [%rd671], %rd675;
st.shared.u64 [%rd674], %rd672;
add.s64 %rd677, %rd147, %rd662;
ld.shared.u8 %rs180, [%rd677];
add.s64 %rd678, %rd147, %rd666;
ld.shared.u8 %rs181, [%rd678];
st.shared.u8 [%rd677], %rs181;
st.shared.u8 [%rd678], %rs180;

BB24_127:
bar.sync 0;
ld.shared.u16 %rs182, [%rd161];
ld.shared.u16 %rs183, [%rd161+2];

	{ cvt.f32.f16 %f43, %rs182;}


	
	{ cvt.f32.f16 %f44, %rs183;}


	setp.leu.f32	%p97, %f43, %f44;
@%p97 bra BB24_129;

cvt.u64.u32	%rd682, %r140;
add.s64 %rd684, %rd147, %rd682;
ld.shared.u8 %rs184, [%rd684];
mov.u32 %r1101, 1;
setp.ne.s16	%p98, %rs184, 0;
@%p98 bra BB24_130;

BB24_129:
cvt.u64.u32	%rd685, %r140;
add.s64 %rd687, %rd147, %rd685;
ld.shared.u8 %rs185, [%rd687+1];
setp.eq.s16	%p99, %rs185, 0;
selp.u32	%r1101, 1, 0, %p99;

BB24_130:
bfe.u32 %r527, %r13, 5, 1;
setp.ne.s32	%p100, %r1101, %r527;
@%p100 bra BB24_132;

cvt.u64.u32	%rd688, %r140;
ld.shared.u16 %rs186, [%rd161];
ld.shared.u16 %rs187, [%rd161+2];
st.shared.u16 [%rd161], %rs187;
st.shared.u16 [%rd161+2], %rs186;
mul.wide.u32 %rd692, %r140, 8;
add.s64 %rd694, %rd146, %rd692;
ld.shared.u64 %rd695, [%rd694];
ld.shared.u64 %rd696, [%rd694+8];
st.shared.u64 [%rd694], %rd696;
st.shared.u64 [%rd694+8], %rd695;
add.s64 %rd698, %rd147, %rd688;
ld.shared.u8 %rs188, [%rd698];
ld.shared.u8 %rs189, [%rd698+1];
st.shared.u8 [%rd698], %rs189;
st.shared.u8 [%rd698+1], %rs188;

BB24_132:
bar.sync 0;
and.b32 %r530, %r13, 63;
sub.s32 %r68, %r140, %r530;
add.s32 %r532, %r68, 64;
mul.wide.u32 %rd699, %r532, 2;
add.s64 %rd701, %rd144, %rd699;
mul.wide.u32 %rd702, %r68, 2;
add.s64 %rd703, %rd144, %rd702;
ld.shared.u16 %rs190, [%rd703];
ld.shared.u16 %rs191, [%rd701];

	{ cvt.f32.f16 %f45, %rs190;}


	
	{ cvt.f32.f16 %f46, %rs191;}


	setp.leu.f32	%p101, %f45, %f46;
@%p101 bra BB24_134;

cvt.u64.u32	%rd704, %r68;
add.s64 %rd706, %rd147, %rd704;
ld.shared.u8 %rs192, [%rd706];
mov.u32 %r1102, 1;
setp.ne.s16	%p102, %rs192, 0;
@%p102 bra BB24_135;

BB24_134:
cvt.u64.u32	%rd707, %r532;
add.s64 %rd709, %rd147, %rd707;
ld.shared.u8 %rs193, [%rd709];
setp.eq.s16	%p103, %rs193, 0;
selp.u32	%r1102, 1, 0, %p103;

BB24_135:
bfe.u32 %r544, %r13, 6, 1;
setp.ne.s32	%p104, %r1102, %r544;
@%p104 bra BB24_137;

mul.wide.u32 %rd710, %r68, 8;
add.s64 %rd712, %rd146, %rd710;
mul.wide.u32 %rd713, %r532, 8;
add.s64 %rd714, %rd146, %rd713;
cvt.u64.u32	%rd715, %r68;
ld.shared.u16 %rs194, [%rd703];
cvt.u64.u32	%rd719, %r532;
ld.shared.u16 %rs195, [%rd701];
st.shared.u16 [%rd703], %rs195;
st.shared.u16 [%rd701], %rs194;
ld.shared.u64 %rd722, [%rd712];
ld.shared.u64 %rd723, [%rd714];
st.shared.u64 [%rd712], %rd723;
st.shared.u64 [%rd714], %rd722;
add.s64 %rd725, %rd147, %rd715;
ld.shared.u8 %rs196, [%rd725];
add.s64 %rd726, %rd147, %rd719;
ld.shared.u8 %rs197, [%rd726];
st.shared.u8 [%rd725], %rs197;
st.shared.u8 [%rd726], %rs196;

BB24_137:
bar.sync 0;
ld.shared.u16 %rs198, [%rd543];
ld.shared.u16 %rs199, [%rd541];

	{ cvt.f32.f16 %f47, %rs198;}


	
	{ cvt.f32.f16 %f48, %rs199;}


	setp.leu.f32	%p105, %f47, %f48;
@%p105 bra BB24_139;

cvt.u64.u32	%rd732, %r54;
add.s64 %rd734, %rd147, %rd732;
ld.shared.u8 %rs200, [%rd734];
mov.u32 %r1103, 1;
setp.ne.s16	%p106, %rs200, 0;
@%p106 bra BB24_140;

BB24_139:
cvt.u64.u32	%rd735, %r412;
add.s64 %rd737, %rd147, %rd735;
ld.shared.u8 %rs201, [%rd737];
setp.eq.s16	%p107, %rs201, 0;
selp.u32	%r1103, 1, 0, %p107;

BB24_140:
bfe.u32 %r567, %r13, 6, 1;
setp.ne.s32	%p108, %r1103, %r567;
@%p108 bra BB24_142;

cvt.u64.u32	%rd738, %r54;
ld.shared.u16 %rs202, [%rd543];
cvt.u64.u32	%rd742, %r412;
ld.shared.u16 %rs203, [%rd541];
st.shared.u16 [%rd543], %rs203;
st.shared.u16 [%rd541], %rs202;
mul.wide.u32 %rd745, %r54, 8;
add.s64 %rd747, %rd146, %rd745;
ld.shared.u64 %rd748, [%rd747];
mul.wide.u32 %rd749, %r412, 8;
add.s64 %rd750, %rd146, %rd749;
ld.shared.u64 %rd751, [%rd750];
st.shared.u64 [%rd747], %rd751;
st.shared.u64 [%rd750], %rd748;
add.s64 %rd753, %rd147, %rd738;
ld.shared.u8 %rs204, [%rd753];
add.s64 %rd754, %rd147, %rd742;
ld.shared.u8 %rs205, [%rd754];
st.shared.u8 [%rd753], %rs205;
st.shared.u8 [%rd754], %rs204;

BB24_142:
bar.sync 0;
ld.shared.u16 %rs206, [%rd411];
ld.shared.u16 %rs207, [%rd409];

	{ cvt.f32.f16 %f49, %rs206;}


	
	{ cvt.f32.f16 %f50, %rs207;}


	setp.leu.f32	%p109, %f49, %f50;
@%p109 bra BB24_144;

cvt.u64.u32	%rd760, %r42;
add.s64 %rd762, %rd147, %rd760;
ld.shared.u8 %rs208, [%rd762];
mov.u32 %r1104, 1;
setp.ne.s16	%p110, %rs208, 0;
@%p110 bra BB24_145;

BB24_144:
cvt.u64.u32	%rd763, %r314;
add.s64 %rd765, %rd147, %rd763;
ld.shared.u8 %rs209, [%rd765];
setp.eq.s16	%p111, %rs209, 0;
selp.u32	%r1104, 1, 0, %p111;

BB24_145:
bfe.u32 %r589, %r13, 6, 1;
setp.ne.s32	%p112, %r1104, %r589;
@%p112 bra BB24_147;

cvt.u64.u32	%rd766, %r42;
ld.shared.u16 %rs210, [%rd411];
cvt.u64.u32	%rd770, %r314;
ld.shared.u16 %rs211, [%rd409];
st.shared.u16 [%rd411], %rs211;
st.shared.u16 [%rd409], %rs210;
mul.wide.u32 %rd773, %r42, 8;
add.s64 %rd775, %rd146, %rd773;
ld.shared.u64 %rd776, [%rd775];
mul.wide.u32 %rd777, %r314, 8;
add.s64 %rd778, %rd146, %rd777;
ld.shared.u64 %rd779, [%rd778];
st.shared.u64 [%rd775], %rd779;
st.shared.u64 [%rd778], %rd776;
add.s64 %rd781, %rd147, %rd766;
ld.shared.u8 %rs212, [%rd781];
add.s64 %rd782, %rd147, %rd770;
ld.shared.u8 %rs213, [%rd782];
st.shared.u8 [%rd781], %rs213;
st.shared.u8 [%rd782], %rs212;

BB24_147:
bar.sync 0;
ld.shared.u16 %rs214, [%rd307];
ld.shared.u16 %rs215, [%rd305];

	{ cvt.f32.f16 %f51, %rs214;}


	
	{ cvt.f32.f16 %f52, %rs215;}


	setp.leu.f32	%p113, %f51, %f52;
@%p113 bra BB24_149;

cvt.u64.u32	%rd788, %r32;
add.s64 %rd790, %rd147, %rd788;
ld.shared.u8 %rs216, [%rd790];
mov.u32 %r1105, 1;
setp.ne.s16	%p114, %rs216, 0;
@%p114 bra BB24_150;

BB24_149:
add.s32 %r1071, %r32, 8;
cvt.u64.u32	%rd791, %r1071;
add.s64 %rd793, %rd147, %rd791;
ld.shared.u8 %rs217, [%rd793];
setp.eq.s16	%p115, %rs217, 0;
selp.u32	%r1105, 1, 0, %p115;

BB24_150:
bfe.u32 %r611, %r13, 6, 1;
setp.ne.s32	%p116, %r1105, %r611;
@%p116 bra BB24_152;

add.s32 %r1076, %r32, 8;
cvt.u64.u32	%rd794, %r32;
ld.shared.u16 %rs218, [%rd307];
cvt.u64.u32	%rd798, %r1076;
ld.shared.u16 %rs219, [%rd305];
st.shared.u16 [%rd307], %rs219;
st.shared.u16 [%rd305], %rs218;
mul.wide.u32 %rd801, %r32, 8;
add.s64 %rd803, %rd146, %rd801;
ld.shared.u64 %rd804, [%rd803];
mul.wide.u32 %rd805, %r1076, 8;
add.s64 %rd806, %rd146, %rd805;
ld.shared.u64 %rd807, [%rd806];
st.shared.u64 [%rd803], %rd807;
st.shared.u64 [%rd806], %rd804;
add.s64 %rd809, %rd147, %rd794;
ld.shared.u8 %rs220, [%rd809];
add.s64 %rd810, %rd147, %rd798;
ld.shared.u8 %rs221, [%rd810];
st.shared.u8 [%rd809], %rs221;
st.shared.u8 [%rd810], %rs220;

BB24_152:
bar.sync 0;
ld.shared.u16 %rs222, [%rd231];
ld.shared.u16 %rs223, [%rd229];

	{ cvt.f32.f16 %f53, %rs222;}


	
	{ cvt.f32.f16 %f54, %rs223;}


	setp.leu.f32	%p117, %f53, %f54;
@%p117 bra BB24_154;

cvt.u64.u32	%rd816, %r24;
add.s64 %rd818, %rd147, %rd816;
ld.shared.u8 %rs224, [%rd818];
mov.u32 %r1106, 1;
setp.ne.s16	%p118, %rs224, 0;
@%p118 bra BB24_155;

BB24_154:
add.s32 %r1072, %r24, 4;
cvt.u64.u32	%rd819, %r1072;
add.s64 %rd821, %rd147, %rd819;
ld.shared.u8 %rs225, [%rd821];
setp.eq.s16	%p119, %rs225, 0;
selp.u32	%r1106, 1, 0, %p119;

BB24_155:
bfe.u32 %r633, %r13, 6, 1;
setp.ne.s32	%p120, %r1106, %r633;
@%p120 bra BB24_157;

add.s32 %r1075, %r24, 4;
cvt.u64.u32	%rd822, %r24;
ld.shared.u16 %rs226, [%rd231];
cvt.u64.u32	%rd826, %r1075;
ld.shared.u16 %rs227, [%rd229];
st.shared.u16 [%rd231], %rs227;
st.shared.u16 [%rd229], %rs226;
mul.wide.u32 %rd829, %r24, 8;
add.s64 %rd831, %rd146, %rd829;
ld.shared.u64 %rd832, [%rd831];
mul.wide.u32 %rd833, %r1075, 8;
add.s64 %rd834, %rd146, %rd833;
ld.shared.u64 %rd835, [%rd834];
st.shared.u64 [%rd831], %rd835;
st.shared.u64 [%rd834], %rd832;
add.s64 %rd837, %rd147, %rd822;
ld.shared.u8 %rs228, [%rd837];
add.s64 %rd838, %rd147, %rd826;
ld.shared.u8 %rs229, [%rd838];
st.shared.u8 [%rd837], %rs229;
st.shared.u8 [%rd838], %rs228;

BB24_157:
bar.sync 0;
ld.shared.u16 %rs230, [%rd183];
ld.shared.u16 %rs231, [%rd181];

	{ cvt.f32.f16 %f55, %rs230;}


	
	{ cvt.f32.f16 %f56, %rs231;}


	setp.leu.f32	%p121, %f55, %f56;
@%p121 bra BB24_159;

cvt.u64.u32	%rd844, %r18;
add.s64 %rd846, %rd147, %rd844;
ld.shared.u8 %rs232, [%rd846];
mov.u32 %r1107, 1;
setp.ne.s16	%p122, %rs232, 0;
@%p122 bra BB24_160;

BB24_159:
add.s32 %r1073, %r18, 2;
cvt.u64.u32	%rd847, %r1073;
add.s64 %rd849, %rd147, %rd847;
ld.shared.u8 %rs233, [%rd849];
setp.eq.s16	%p123, %rs233, 0;
selp.u32	%r1107, 1, 0, %p123;

BB24_160:
bfe.u32 %r655, %r13, 6, 1;
setp.ne.s32	%p124, %r1107, %r655;
@%p124 bra BB24_162;

add.s32 %r1074, %r18, 2;
cvt.u64.u32	%rd850, %r18;
ld.shared.u16 %rs234, [%rd183];
cvt.u64.u32	%rd854, %r1074;
ld.shared.u16 %rs235, [%rd181];
st.shared.u16 [%rd183], %rs235;
st.shared.u16 [%rd181], %rs234;
mul.wide.u32 %rd857, %r18, 8;
add.s64 %rd859, %rd146, %rd857;
ld.shared.u64 %rd860, [%rd859];
mul.wide.u32 %rd861, %r1074, 8;
add.s64 %rd862, %rd146, %rd861;
ld.shared.u64 %rd863, [%rd862];
st.shared.u64 [%rd859], %rd863;
st.shared.u64 [%rd862], %rd860;
add.s64 %rd865, %rd147, %rd850;
ld.shared.u8 %rs236, [%rd865];
add.s64 %rd866, %rd147, %rd854;
ld.shared.u8 %rs237, [%rd866];
st.shared.u8 [%rd865], %rs237;
st.shared.u8 [%rd866], %rs236;

BB24_162:
bar.sync 0;
ld.shared.u16 %rs238, [%rd161];
ld.shared.u16 %rs239, [%rd161+2];

	{ cvt.f32.f16 %f57, %rs238;}


	
	{ cvt.f32.f16 %f58, %rs239;}


	setp.leu.f32	%p125, %f57, %f58;
@%p125 bra BB24_164;

cvt.u64.u32	%rd870, %r140;
add.s64 %rd872, %rd147, %rd870;
ld.shared.u8 %rs240, [%rd872];
mov.u32 %r1108, 1;
setp.ne.s16	%p126, %rs240, 0;
@%p126 bra BB24_165;

BB24_164:
cvt.u64.u32	%rd873, %r140;
add.s64 %rd875, %rd147, %rd873;
ld.shared.u8 %rs241, [%rd875+1];
setp.eq.s16	%p127, %rs241, 0;
selp.u32	%r1108, 1, 0, %p127;

BB24_165:
bfe.u32 %r669, %r13, 6, 1;
setp.ne.s32	%p128, %r1108, %r669;
@%p128 bra BB24_167;

cvt.u64.u32	%rd876, %r140;
ld.shared.u16 %rs242, [%rd161];
ld.shared.u16 %rs243, [%rd161+2];
st.shared.u16 [%rd161], %rs243;
st.shared.u16 [%rd161+2], %rs242;
mul.wide.u32 %rd880, %r140, 8;
add.s64 %rd882, %rd146, %rd880;
ld.shared.u64 %rd883, [%rd882];
ld.shared.u64 %rd884, [%rd882+8];
st.shared.u64 [%rd882], %rd884;
st.shared.u64 [%rd882+8], %rd883;
add.s64 %rd886, %rd147, %rd876;
ld.shared.u8 %rs244, [%rd886];
ld.shared.u8 %rs245, [%rd886+1];
st.shared.u8 [%rd886], %rs245;
st.shared.u8 [%rd886+1], %rs244;

BB24_167:
bar.sync 0;
and.b32 %r672, %r13, 127;
sub.s32 %r84, %r140, %r672;
add.s32 %r674, %r84, 128;
mul.wide.u32 %rd887, %r674, 2;
add.s64 %rd889, %rd144, %rd887;
mul.wide.u32 %rd890, %r84, 2;
add.s64 %rd891, %rd144, %rd890;
ld.shared.u16 %rs246, [%rd891];
ld.shared.u16 %rs247, [%rd889];

	{ cvt.f32.f16 %f59, %rs246;}


	
	{ cvt.f32.f16 %f60, %rs247;}


	setp.leu.f32	%p129, %f59, %f60;
@%p129 bra BB24_169;

cvt.u64.u32	%rd892, %r84;
add.s64 %rd894, %rd147, %rd892;
ld.shared.u8 %rs248, [%rd894];
mov.u32 %r1109, 1;
setp.ne.s16	%p130, %rs248, 0;
@%p130 bra BB24_170;

BB24_169:
add.s32 %r1055, %r84, 128;
cvt.u64.u32	%rd895, %r1055;
add.s64 %rd897, %rd147, %rd895;
ld.shared.u8 %rs249, [%rd897];
setp.eq.s16	%p131, %rs249, 0;
selp.u32	%r1109, 1, 0, %p131;

BB24_170:
bfe.u32 %r686, %r13, 7, 1;
setp.ne.s32	%p132, %r1109, %r686;
@%p132 bra BB24_172;

add.s32 %r1068, %r84, 128;
mul.wide.u32 %rd898, %r84, 8;
add.s64 %rd900, %rd146, %rd898;
mul.wide.u32 %rd901, %r1068, 8;
add.s64 %rd902, %rd146, %rd901;
cvt.u64.u32	%rd903, %r84;
ld.shared.u16 %rs250, [%rd891];
cvt.u64.u32	%rd907, %r1068;
ld.shared.u16 %rs251, [%rd889];
st.shared.u16 [%rd891], %rs251;
st.shared.u16 [%rd889], %rs250;
ld.shared.u64 %rd910, [%rd900];
ld.shared.u64 %rd911, [%rd902];
st.shared.u64 [%rd900], %rd911;
st.shared.u64 [%rd902], %rd910;
add.s64 %rd913, %rd147, %rd903;
ld.shared.u8 %rs252, [%rd913];
add.s64 %rd914, %rd147, %rd907;
ld.shared.u8 %rs253, [%rd914];
st.shared.u8 [%rd913], %rs253;
st.shared.u8 [%rd914], %rs252;

BB24_172:
bar.sync 0;
ld.shared.u16 %rs254, [%rd703];
ld.shared.u16 %rs255, [%rd701];

	{ cvt.f32.f16 %f61, %rs254;}


	
	{ cvt.f32.f16 %f62, %rs255;}


	setp.leu.f32	%p133, %f61, %f62;
@%p133 bra BB24_174;

cvt.u64.u32	%rd920, %r68;
add.s64 %rd922, %rd147, %rd920;
ld.shared.u8 %rs256, [%rd922];
mov.u32 %r1110, 1;
setp.ne.s16	%p134, %rs256, 0;
@%p134 bra BB24_175;

BB24_174:
add.s32 %r1056, %r68, 64;
cvt.u64.u32	%rd923, %r1056;
add.s64 %rd925, %rd147, %rd923;
ld.shared.u8 %rs257, [%rd925];
setp.eq.s16	%p135, %rs257, 0;
selp.u32	%r1110, 1, 0, %p135;

BB24_175:
bfe.u32 %r709, %r13, 7, 1;
setp.ne.s32	%p136, %r1110, %r709;
@%p136 bra BB24_177;

add.s32 %r1067, %r68, 64;
cvt.u64.u32	%rd926, %r68;
ld.shared.u16 %rs258, [%rd703];
cvt.u64.u32	%rd930, %r1067;
ld.shared.u16 %rs259, [%rd701];
st.shared.u16 [%rd703], %rs259;
st.shared.u16 [%rd701], %rs258;
mul.wide.u32 %rd933, %r68, 8;
add.s64 %rd935, %rd146, %rd933;
ld.shared.u64 %rd936, [%rd935];
mul.wide.u32 %rd937, %r1067, 8;
add.s64 %rd938, %rd146, %rd937;
ld.shared.u64 %rd939, [%rd938];
st.shared.u64 [%rd935], %rd939;
st.shared.u64 [%rd938], %rd936;
add.s64 %rd941, %rd147, %rd926;
ld.shared.u8 %rs260, [%rd941];
add.s64 %rd942, %rd147, %rd930;
ld.shared.u8 %rs261, [%rd942];
st.shared.u8 [%rd941], %rs261;
st.shared.u8 [%rd942], %rs260;

BB24_177:
bar.sync 0;
ld.shared.u16 %rs262, [%rd543];
ld.shared.u16 %rs263, [%rd541];

	{ cvt.f32.f16 %f63, %rs262;}


	
	{ cvt.f32.f16 %f64, %rs263;}


	setp.leu.f32	%p137, %f63, %f64;
@%p137 bra BB24_179;

cvt.u64.u32	%rd948, %r54;
add.s64 %rd950, %rd147, %rd948;
ld.shared.u8 %rs264, [%rd950];
mov.u32 %r1111, 1;
setp.ne.s16	%p138, %rs264, 0;
@%p138 bra BB24_180;

BB24_179:
add.s32 %r1057, %r54, 32;
cvt.u64.u32	%rd951, %r1057;
add.s64 %rd953, %rd147, %rd951;
ld.shared.u8 %rs265, [%rd953];
setp.eq.s16	%p139, %rs265, 0;
selp.u32	%r1111, 1, 0, %p139;

BB24_180:
bfe.u32 %r731, %r13, 7, 1;
setp.ne.s32	%p140, %r1111, %r731;
@%p140 bra BB24_182;

add.s32 %r1066, %r54, 32;
cvt.u64.u32	%rd954, %r54;
ld.shared.u16 %rs266, [%rd543];
cvt.u64.u32	%rd958, %r1066;
ld.shared.u16 %rs267, [%rd541];
st.shared.u16 [%rd543], %rs267;
st.shared.u16 [%rd541], %rs266;
mul.wide.u32 %rd961, %r54, 8;
add.s64 %rd963, %rd146, %rd961;
ld.shared.u64 %rd964, [%rd963];
mul.wide.u32 %rd965, %r1066, 8;
add.s64 %rd966, %rd146, %rd965;
ld.shared.u64 %rd967, [%rd966];
st.shared.u64 [%rd963], %rd967;
st.shared.u64 [%rd966], %rd964;
add.s64 %rd969, %rd147, %rd954;
ld.shared.u8 %rs268, [%rd969];
add.s64 %rd970, %rd147, %rd958;
ld.shared.u8 %rs269, [%rd970];
st.shared.u8 [%rd969], %rs269;
st.shared.u8 [%rd970], %rs268;

BB24_182:
bar.sync 0;
ld.shared.u16 %rs270, [%rd411];
ld.shared.u16 %rs271, [%rd409];

	{ cvt.f32.f16 %f65, %rs270;}


	
	{ cvt.f32.f16 %f66, %rs271;}


	setp.leu.f32	%p141, %f65, %f66;
@%p141 bra BB24_184;

cvt.u64.u32	%rd976, %r42;
add.s64 %rd978, %rd147, %rd976;
ld.shared.u8 %rs272, [%rd978];
mov.u32 %r1112, 1;
setp.ne.s16	%p142, %rs272, 0;
@%p142 bra BB24_185;

BB24_184:
add.s32 %r1058, %r42, 16;
cvt.u64.u32	%rd979, %r1058;
add.s64 %rd981, %rd147, %rd979;
ld.shared.u8 %rs273, [%rd981];
setp.eq.s16	%p143, %rs273, 0;
selp.u32	%r1112, 1, 0, %p143;

BB24_185:
bfe.u32 %r753, %r13, 7, 1;
setp.ne.s32	%p144, %r1112, %r753;
@%p144 bra BB24_187;

add.s32 %r1065, %r42, 16;
cvt.u64.u32	%rd982, %r42;
ld.shared.u16 %rs274, [%rd411];
cvt.u64.u32	%rd986, %r1065;
ld.shared.u16 %rs275, [%rd409];
st.shared.u16 [%rd411], %rs275;
st.shared.u16 [%rd409], %rs274;
mul.wide.u32 %rd989, %r42, 8;
add.s64 %rd991, %rd146, %rd989;
ld.shared.u64 %rd992, [%rd991];
mul.wide.u32 %rd993, %r1065, 8;
add.s64 %rd994, %rd146, %rd993;
ld.shared.u64 %rd995, [%rd994];
st.shared.u64 [%rd991], %rd995;
st.shared.u64 [%rd994], %rd992;
add.s64 %rd997, %rd147, %rd982;
ld.shared.u8 %rs276, [%rd997];
add.s64 %rd998, %rd147, %rd986;
ld.shared.u8 %rs277, [%rd998];
st.shared.u8 [%rd997], %rs277;
st.shared.u8 [%rd998], %rs276;

BB24_187:
bar.sync 0;
ld.shared.u16 %rs278, [%rd307];
ld.shared.u16 %rs279, [%rd305];

	{ cvt.f32.f16 %f67, %rs278;}


	
	{ cvt.f32.f16 %f68, %rs279;}


	setp.leu.f32	%p145, %f67, %f68;
@%p145 bra BB24_189;

cvt.u64.u32	%rd1004, %r32;
add.s64 %rd1006, %rd147, %rd1004;
ld.shared.u8 %rs280, [%rd1006];
mov.u32 %r1113, 1;
setp.ne.s16	%p146, %rs280, 0;
@%p146 bra BB24_190;

BB24_189:
add.s32 %r1059, %r32, 8;
cvt.u64.u32	%rd1007, %r1059;
add.s64 %rd1009, %rd147, %rd1007;
ld.shared.u8 %rs281, [%rd1009];
setp.eq.s16	%p147, %rs281, 0;
selp.u32	%r1113, 1, 0, %p147;

BB24_190:
bfe.u32 %r775, %r13, 7, 1;
setp.ne.s32	%p148, %r1113, %r775;
@%p148 bra BB24_192;

add.s32 %r1064, %r32, 8;
cvt.u64.u32	%rd1010, %r32;
ld.shared.u16 %rs282, [%rd307];
cvt.u64.u32	%rd1014, %r1064;
ld.shared.u16 %rs283, [%rd305];
st.shared.u16 [%rd307], %rs283;
st.shared.u16 [%rd305], %rs282;
mul.wide.u32 %rd1017, %r32, 8;
add.s64 %rd1019, %rd146, %rd1017;
ld.shared.u64 %rd1020, [%rd1019];
mul.wide.u32 %rd1021, %r1064, 8;
add.s64 %rd1022, %rd146, %rd1021;
ld.shared.u64 %rd1023, [%rd1022];
st.shared.u64 [%rd1019], %rd1023;
st.shared.u64 [%rd1022], %rd1020;
add.s64 %rd1025, %rd147, %rd1010;
ld.shared.u8 %rs284, [%rd1025];
add.s64 %rd1026, %rd147, %rd1014;
ld.shared.u8 %rs285, [%rd1026];
st.shared.u8 [%rd1025], %rs285;
st.shared.u8 [%rd1026], %rs284;

BB24_192:
bar.sync 0;
ld.shared.u16 %rs286, [%rd231];
ld.shared.u16 %rs287, [%rd229];

	{ cvt.f32.f16 %f69, %rs286;}


	
	{ cvt.f32.f16 %f70, %rs287;}


	setp.leu.f32	%p149, %f69, %f70;
@%p149 bra BB24_194;

cvt.u64.u32	%rd1032, %r24;
add.s64 %rd1034, %rd147, %rd1032;
ld.shared.u8 %rs288, [%rd1034];
mov.u32 %r1114, 1;
setp.ne.s16	%p150, %rs288, 0;
@%p150 bra BB24_195;

BB24_194:
add.s32 %r1060, %r24, 4;
cvt.u64.u32	%rd1035, %r1060;
add.s64 %rd1037, %rd147, %rd1035;
ld.shared.u8 %rs289, [%rd1037];
setp.eq.s16	%p151, %rs289, 0;
selp.u32	%r1114, 1, 0, %p151;

BB24_195:
bfe.u32 %r797, %r13, 7, 1;
setp.ne.s32	%p152, %r1114, %r797;
@%p152 bra BB24_197;

add.s32 %r1063, %r24, 4;
cvt.u64.u32	%rd1038, %r24;
ld.shared.u16 %rs290, [%rd231];
cvt.u64.u32	%rd1042, %r1063;
ld.shared.u16 %rs291, [%rd229];
st.shared.u16 [%rd231], %rs291;
st.shared.u16 [%rd229], %rs290;
mul.wide.u32 %rd1045, %r24, 8;
add.s64 %rd1047, %rd146, %rd1045;
ld.shared.u64 %rd1048, [%rd1047];
mul.wide.u32 %rd1049, %r1063, 8;
add.s64 %rd1050, %rd146, %rd1049;
ld.shared.u64 %rd1051, [%rd1050];
st.shared.u64 [%rd1047], %rd1051;
st.shared.u64 [%rd1050], %rd1048;
add.s64 %rd1053, %rd147, %rd1038;
ld.shared.u8 %rs292, [%rd1053];
add.s64 %rd1054, %rd147, %rd1042;
ld.shared.u8 %rs293, [%rd1054];
st.shared.u8 [%rd1053], %rs293;
st.shared.u8 [%rd1054], %rs292;

BB24_197:
bar.sync 0;
ld.shared.u16 %rs294, [%rd183];
ld.shared.u16 %rs295, [%rd181];

	{ cvt.f32.f16 %f71, %rs294;}


	
	{ cvt.f32.f16 %f72, %rs295;}


	setp.leu.f32	%p153, %f71, %f72;
@%p153 bra BB24_199;

cvt.u64.u32	%rd1060, %r18;
add.s64 %rd1062, %rd147, %rd1060;
ld.shared.u8 %rs296, [%rd1062];
mov.u32 %r1115, 1;
setp.ne.s16	%p154, %rs296, 0;
@%p154 bra BB24_200;

BB24_199:
add.s32 %r1061, %r18, 2;
cvt.u64.u32	%rd1063, %r1061;
add.s64 %rd1065, %rd147, %rd1063;
ld.shared.u8 %rs297, [%rd1065];
setp.eq.s16	%p155, %rs297, 0;
selp.u32	%r1115, 1, 0, %p155;

BB24_200:
bfe.u32 %r819, %r13, 7, 1;
setp.ne.s32	%p156, %r1115, %r819;
@%p156 bra BB24_202;

add.s32 %r1062, %r18, 2;
cvt.u64.u32	%rd1066, %r18;
ld.shared.u16 %rs298, [%rd183];
cvt.u64.u32	%rd1070, %r1062;
ld.shared.u16 %rs299, [%rd181];
st.shared.u16 [%rd183], %rs299;
st.shared.u16 [%rd181], %rs298;
mul.wide.u32 %rd1073, %r18, 8;
add.s64 %rd1075, %rd146, %rd1073;
ld.shared.u64 %rd1076, [%rd1075];
mul.wide.u32 %rd1077, %r1062, 8;
add.s64 %rd1078, %rd146, %rd1077;
ld.shared.u64 %rd1079, [%rd1078];
st.shared.u64 [%rd1075], %rd1079;
st.shared.u64 [%rd1078], %rd1076;
add.s64 %rd1081, %rd147, %rd1066;
ld.shared.u8 %rs300, [%rd1081];
add.s64 %rd1082, %rd147, %rd1070;
ld.shared.u8 %rs301, [%rd1082];
st.shared.u8 [%rd1081], %rs301;
st.shared.u8 [%rd1082], %rs300;

BB24_202:
bar.sync 0;
ld.shared.u16 %rs302, [%rd161];
ld.shared.u16 %rs303, [%rd161+2];

	{ cvt.f32.f16 %f73, %rs302;}


	
	{ cvt.f32.f16 %f74, %rs303;}


	setp.leu.f32	%p157, %f73, %f74;
@%p157 bra BB24_204;

cvt.u64.u32	%rd1086, %r140;
add.s64 %rd1088, %rd147, %rd1086;
ld.shared.u8 %rs304, [%rd1088];
mov.u32 %r1116, 1;
setp.ne.s16	%p158, %rs304, 0;
@%p158 bra BB24_205;

BB24_204:
cvt.u64.u32	%rd1089, %r140;
add.s64 %rd1091, %rd147, %rd1089;
ld.shared.u8 %rs305, [%rd1091+1];
setp.eq.s16	%p159, %rs305, 0;
selp.u32	%r1116, 1, 0, %p159;

BB24_205:
bfe.u32 %r833, %r13, 7, 1;
setp.ne.s32	%p160, %r1116, %r833;
@%p160 bra BB24_207;

cvt.u64.u32	%rd1092, %r140;
ld.shared.u16 %rs306, [%rd161];
ld.shared.u16 %rs307, [%rd161+2];
st.shared.u16 [%rd161], %rs307;
st.shared.u16 [%rd161+2], %rs306;
mul.wide.u32 %rd1096, %r140, 8;
add.s64 %rd1098, %rd146, %rd1096;
ld.shared.u64 %rd1099, [%rd1098];
ld.shared.u64 %rd1100, [%rd1098+8];
st.shared.u64 [%rd1098], %rd1100;
st.shared.u64 [%rd1098+8], %rd1099;
add.s64 %rd1102, %rd147, %rd1092;
ld.shared.u8 %rs308, [%rd1102];
ld.shared.u8 %rs309, [%rd1102+1];
st.shared.u8 [%rd1102], %rs309;
st.shared.u8 [%rd1102+1], %rs308;

BB24_207:
bfe.u32 %r101, %r13, 8, 1;
mov.u32 %r1117, 256;

BB24_208:
bar.sync 0;
add.s32 %r839, %r1117, -1;
and.b32 %r840, %r839, %r13;
sub.s32 %r842, %r140, %r840;
add.s32 %r843, %r842, %r1117;
cvt.u64.u32	%rd52, %r843;
mul.wide.u32 %rd1103, %r843, 2;
add.s64 %rd56, %rd144, %rd1103;
add.s64 %rd53, %rd147, %rd52;
cvt.u64.u32	%rd54, %r842;
mul.wide.u32 %rd1106, %r842, 2;
add.s64 %rd55, %rd144, %rd1106;
ld.shared.u16 %rs310, [%rd55];
ld.shared.u16 %rs311, [%rd56];

	{ cvt.f32.f16 %f75, %rs310;}


	
	{ cvt.f32.f16 %f76, %rs311;}


	add.s64 %rd57, %rd147, %rd54;
setp.leu.f32	%p161, %f75, %f76;
@%p161 bra BB24_210;

ld.shared.u8 %rs312, [%rd57];
mov.u32 %r1118, 1;
setp.ne.s16	%p162, %rs312, 0;
@%p162 bra BB24_211;

BB24_210:
ld.shared.u8 %rs313, [%rd53];
setp.eq.s16	%p163, %rs313, 0;
selp.u32	%r1118, 1, 0, %p163;

BB24_211:
setp.ne.s32	%p164, %r1118, %r101;
@%p164 bra BB24_213;

shl.b64 %rd1107, %rd52, 3;
add.s64 %rd1109, %rd146, %rd1107;
ld.shared.u16 %rs314, [%rd55];
ld.shared.u16 %rs315, [%rd56];
st.shared.u16 [%rd55], %rs315;
st.shared.u16 [%rd56], %rs314;
shl.b64 %rd1110, %rd54, 3;
add.s64 %rd1111, %rd146, %rd1110;
ld.shared.u64 %rd1112, [%rd1111];
ld.shared.u64 %rd1113, [%rd1109];
st.shared.u64 [%rd1111], %rd1113;
st.shared.u64 [%rd1109], %rd1112;
ld.shared.u8 %rs316, [%rd57];
ld.shared.u8 %rs317, [%rd53];
st.shared.u8 [%rd57], %rs317;
st.shared.u8 [%rd53], %rs316;

BB24_213:
shr.u32 %r105, %r1117, 1;
bar.sync 0;
add.s32 %r845, %r105, -1;
and.b32 %r847, %r845, %r13;
sub.s32 %r849, %r140, %r847;
add.s32 %r850, %r849, %r105;
cvt.u64.u32	%rd58, %r850;
mul.wide.u32 %rd1114, %r850, 2;
add.s64 %rd62, %rd144, %rd1114;
add.s64 %rd59, %rd147, %rd58;
cvt.u64.u32	%rd60, %r849;
mul.wide.u32 %rd1117, %r849, 2;
add.s64 %rd61, %rd144, %rd1117;
ld.shared.u16 %rs318, [%rd61];
ld.shared.u16 %rs319, [%rd62];

	{ cvt.f32.f16 %f77, %rs318;}


	
	{ cvt.f32.f16 %f78, %rs319;}


	add.s64 %rd63, %rd147, %rd60;
setp.leu.f32	%p165, %f77, %f78;
@%p165 bra BB24_215;

ld.shared.u8 %rs320, [%rd63];
mov.u32 %r1119, 1;
setp.ne.s16	%p166, %rs320, 0;
@%p166 bra BB24_216;

BB24_215:
ld.shared.u8 %rs321, [%rd59];
setp.eq.s16	%p167, %rs321, 0;
selp.u32	%r1119, 1, 0, %p167;

BB24_216:
setp.ne.s32	%p168, %r1119, %r101;
@%p168 bra BB24_218;

shl.b64 %rd1118, %rd58, 3;
add.s64 %rd1120, %rd146, %rd1118;
ld.shared.u16 %rs322, [%rd61];
ld.shared.u16 %rs323, [%rd62];
st.shared.u16 [%rd61], %rs323;
st.shared.u16 [%rd62], %rs322;
shl.b64 %rd1121, %rd60, 3;
add.s64 %rd1122, %rd146, %rd1121;
ld.shared.u64 %rd1123, [%rd1122];
ld.shared.u64 %rd1124, [%rd1120];
st.shared.u64 [%rd1122], %rd1124;
st.shared.u64 [%rd1120], %rd1123;
ld.shared.u8 %rs324, [%rd63];
ld.shared.u8 %rs325, [%rd59];
st.shared.u8 [%rd63], %rs325;
st.shared.u8 [%rd59], %rs324;

BB24_218:
shr.u32 %r108, %r1117, 2;
bar.sync 0;
add.s32 %r852, %r108, -1;
and.b32 %r854, %r852, %r13;
sub.s32 %r856, %r140, %r854;
add.s32 %r857, %r856, %r108;
cvt.u64.u32	%rd64, %r857;
mul.wide.u32 %rd1125, %r857, 2;
add.s64 %rd68, %rd144, %rd1125;
add.s64 %rd65, %rd147, %rd64;
cvt.u64.u32	%rd66, %r856;
mul.wide.u32 %rd1128, %r856, 2;
add.s64 %rd67, %rd144, %rd1128;
ld.shared.u16 %rs326, [%rd67];
ld.shared.u16 %rs327, [%rd68];

	{ cvt.f32.f16 %f79, %rs326;}


	
	{ cvt.f32.f16 %f80, %rs327;}


	add.s64 %rd69, %rd147, %rd66;
setp.leu.f32	%p169, %f79, %f80;
@%p169 bra BB24_220;

ld.shared.u8 %rs328, [%rd69];
mov.u32 %r1120, 1;
setp.ne.s16	%p170, %rs328, 0;
@%p170 bra BB24_221;

BB24_220:
ld.shared.u8 %rs329, [%rd65];
setp.eq.s16	%p171, %rs329, 0;
selp.u32	%r1120, 1, 0, %p171;

BB24_221:
setp.ne.s32	%p172, %r1120, %r101;
@%p172 bra BB24_223;

shl.b64 %rd1129, %rd64, 3;
add.s64 %rd1131, %rd146, %rd1129;
ld.shared.u16 %rs330, [%rd67];
ld.shared.u16 %rs331, [%rd68];
st.shared.u16 [%rd67], %rs331;
st.shared.u16 [%rd68], %rs330;
shl.b64 %rd1132, %rd66, 3;
add.s64 %rd1133, %rd146, %rd1132;
ld.shared.u64 %rd1134, [%rd1133];
ld.shared.u64 %rd1135, [%rd1131];
st.shared.u64 [%rd1133], %rd1135;
st.shared.u64 [%rd1131], %rd1134;
ld.shared.u8 %rs332, [%rd69];
ld.shared.u8 %rs333, [%rd65];
st.shared.u8 [%rd69], %rs333;
st.shared.u8 [%rd65], %rs332;

BB24_223:
shr.u32 %r1117, %r1117, 3;
setp.ne.s32	%p173, %r1117, 0;
@%p173 bra BB24_208;

bfe.u32 %r112, %r13, 9, 1;
mov.u32 %r1121, 512;

BB24_225:
bar.sync 0;
add.s32 %r862, %r1121, -1;
and.b32 %r863, %r862, %r13;
sub.s32 %r865, %r140, %r863;
add.s32 %r866, %r865, %r1121;
cvt.u64.u32	%rd70, %r866;
mul.wide.u32 %rd1136, %r866, 2;
add.s64 %rd74, %rd144, %rd1136;
add.s64 %rd71, %rd147, %rd70;
cvt.u64.u32	%rd72, %r865;
mul.wide.u32 %rd1139, %r865, 2;
add.s64 %rd73, %rd144, %rd1139;
ld.shared.u16 %rs334, [%rd73];
ld.shared.u16 %rs335, [%rd74];

	{ cvt.f32.f16 %f81, %rs334;}


	
	{ cvt.f32.f16 %f82, %rs335;}


	add.s64 %rd75, %rd147, %rd72;
setp.leu.f32	%p174, %f81, %f82;
@%p174 bra BB24_227;

ld.shared.u8 %rs336, [%rd75];
mov.u32 %r1122, 1;
setp.ne.s16	%p175, %rs336, 0;
@%p175 bra BB24_228;

BB24_227:
ld.shared.u8 %rs337, [%rd71];
setp.eq.s16	%p176, %rs337, 0;
selp.u32	%r1122, 1, 0, %p176;

BB24_228:
setp.ne.s32	%p177, %r1122, %r112;
@%p177 bra BB24_230;

shl.b64 %rd1140, %rd70, 3;
add.s64 %rd1142, %rd146, %rd1140;
ld.shared.u16 %rs338, [%rd73];
ld.shared.u16 %rs339, [%rd74];
st.shared.u16 [%rd73], %rs339;
st.shared.u16 [%rd74], %rs338;
shl.b64 %rd1143, %rd72, 3;
add.s64 %rd1144, %rd146, %rd1143;
ld.shared.u64 %rd1145, [%rd1144];
ld.shared.u64 %rd1146, [%rd1142];
st.shared.u64 [%rd1144], %rd1146;
st.shared.u64 [%rd1142], %rd1145;
ld.shared.u8 %rs340, [%rd75];
ld.shared.u8 %rs341, [%rd71];
st.shared.u8 [%rd75], %rs341;
st.shared.u8 [%rd71], %rs340;

BB24_230:
shr.u32 %r116, %r1121, 1;
bar.sync 0;
add.s32 %r868, %r116, -1;
and.b32 %r870, %r868, %r13;
sub.s32 %r872, %r140, %r870;
add.s32 %r873, %r872, %r116;
cvt.u64.u32	%rd76, %r873;
mul.wide.u32 %rd1147, %r873, 2;
add.s64 %rd80, %rd144, %rd1147;
add.s64 %rd77, %rd147, %rd76;
cvt.u64.u32	%rd78, %r872;
mul.wide.u32 %rd1150, %r872, 2;
add.s64 %rd79, %rd144, %rd1150;
ld.shared.u16 %rs342, [%rd79];
ld.shared.u16 %rs343, [%rd80];

	{ cvt.f32.f16 %f83, %rs342;}


	
	{ cvt.f32.f16 %f84, %rs343;}


	add.s64 %rd81, %rd147, %rd78;
setp.leu.f32	%p178, %f83, %f84;
@%p178 bra BB24_232;

ld.shared.u8 %rs344, [%rd81];
mov.u32 %r1123, 1;
setp.ne.s16	%p179, %rs344, 0;
@%p179 bra BB24_233;

BB24_232:
ld.shared.u8 %rs345, [%rd77];
setp.eq.s16	%p180, %rs345, 0;
selp.u32	%r1123, 1, 0, %p180;

BB24_233:
setp.ne.s32	%p181, %r1123, %r112;
@%p181 bra BB24_235;

shl.b64 %rd1151, %rd76, 3;
add.s64 %rd1153, %rd146, %rd1151;
ld.shared.u16 %rs346, [%rd79];
ld.shared.u16 %rs347, [%rd80];
st.shared.u16 [%rd79], %rs347;
st.shared.u16 [%rd80], %rs346;
shl.b64 %rd1154, %rd78, 3;
add.s64 %rd1155, %rd146, %rd1154;
ld.shared.u64 %rd1156, [%rd1155];
ld.shared.u64 %rd1157, [%rd1153];
st.shared.u64 [%rd1155], %rd1157;
st.shared.u64 [%rd1153], %rd1156;
ld.shared.u8 %rs348, [%rd81];
ld.shared.u8 %rs349, [%rd77];
st.shared.u8 [%rd81], %rs349;
st.shared.u8 [%rd77], %rs348;

BB24_235:
shr.u32 %r1121, %r1121, 2;
setp.ne.s32	%p182, %r1121, 0;
@%p182 bra BB24_225;

bar.sync 0;
and.b32 %r875, %r13, 1023;
sub.s32 %r876, %r140, %r875;
add.s32 %r877, %r876, 1024;
cvt.u64.u32	%rd82, %r877;
mul.wide.u32 %rd1158, %r877, 2;
add.s64 %rd85, %rd144, %rd1158;
cvt.u64.u32	%rd83, %r876;
mul.wide.u32 %rd1160, %r876, 2;
add.s64 %rd84, %rd144, %rd1160;
ld.shared.u16 %rs350, [%rd84];
ld.shared.u16 %rs351, [%rd85];

	{ cvt.f32.f16 %f85, %rs350;}


	
	{ cvt.f32.f16 %f86, %rs351;}


	add.s64 %rd86, %rd147, %rd83;
setp.leu.f32	%p183, %f85, %f86;
@%p183 bra BB24_238;

ld.shared.u8 %rs352, [%rd86];
setp.ne.s16	%p184, %rs352, 0;
@%p184 bra BB24_240;

BB24_238:
add.s64 %rd87, %rd147, %rd82;
ld.shared.u8 %rs7, [%rd87];
setp.eq.s16	%p185, %rs7, 0;
@%p185 bra BB24_240;

shl.b64 %rd1163, %rd82, 3;
add.s64 %rd1165, %rd146, %rd1163;
ld.shared.u16 %rs353, [%rd84];
ld.shared.u16 %rs354, [%rd85];
st.shared.u16 [%rd84], %rs354;
st.shared.u16 [%rd85], %rs353;
shl.b64 %rd1166, %rd83, 3;
add.s64 %rd1167, %rd146, %rd1166;
ld.shared.u64 %rd1168, [%rd1167];
ld.shared.u64 %rd1169, [%rd1165];
st.shared.u64 [%rd1167], %rd1169;
st.shared.u64 [%rd1165], %rd1168;
ld.shared.u8 %rs355, [%rd86];
st.shared.u8 [%rd86], %rs7;
st.shared.u8 [%rd87], %rs355;

BB24_240:
bar.sync 0;
mov.u64 %rd1457, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1069, %tid.x;
and.b32 %r879, %r1069, 511;
sub.s32 %r881, %r140, %r879;
add.s32 %r882, %r881, 512;
cvt.u64.u32	%rd88, %r882;
mul.wide.u32 %rd1170, %r882, 2;
add.s64 %rd91, %rd1457, %rd1170;
cvt.u64.u32	%rd89, %r881;
mul.wide.u32 %rd1172, %r881, 2;
add.s64 %rd90, %rd1457, %rd1172;
ld.shared.u16 %rs356, [%rd90];
ld.shared.u16 %rs357, [%rd91];

	{ cvt.f32.f16 %f87, %rs356;}


	
	{ cvt.f32.f16 %f88, %rs357;}


	add.s64 %rd92, %rd147, %rd89;
setp.leu.f32	%p186, %f87, %f88;
@%p186 bra BB24_242;

ld.shared.u8 %rs358, [%rd92];
setp.ne.s16	%p187, %rs358, 0;
@%p187 bra BB24_244;

BB24_242:
add.s64 %rd93, %rd147, %rd88;
ld.shared.u8 %rs8, [%rd93];
setp.eq.s16	%p188, %rs8, 0;
@%p188 bra BB24_244;

shl.b64 %rd1175, %rd88, 3;
add.s64 %rd1177, %rd146, %rd1175;
ld.shared.u16 %rs359, [%rd90];
ld.shared.u16 %rs360, [%rd91];
st.shared.u16 [%rd90], %rs360;
st.shared.u16 [%rd91], %rs359;
shl.b64 %rd1178, %rd89, 3;
add.s64 %rd1179, %rd146, %rd1178;
ld.shared.u64 %rd1180, [%rd1179];
ld.shared.u64 %rd1181, [%rd1177];
st.shared.u64 [%rd1179], %rd1181;
st.shared.u64 [%rd1177], %rd1180;
ld.shared.u8 %rs361, [%rd92];
st.shared.u8 [%rd92], %rs8;
st.shared.u8 [%rd93], %rs361;

BB24_244:
bar.sync 0;
mov.u32 %r1070, %tid.x;
mov.u64 %rd1454, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r884, %r1070, 255;
sub.s32 %r886, %r140, %r884;
add.s32 %r887, %r886, 256;
cvt.u64.u32	%rd94, %r887;
mul.wide.u32 %rd1182, %r887, 2;
add.s64 %rd97, %rd1454, %rd1182;
cvt.u64.u32	%rd95, %r886;
mul.wide.u32 %rd1184, %r886, 2;
add.s64 %rd96, %rd1454, %rd1184;
ld.shared.u16 %rs362, [%rd96];
ld.shared.u16 %rs363, [%rd97];

	{ cvt.f32.f16 %f89, %rs362;}


	
	{ cvt.f32.f16 %f90, %rs363;}


	add.s64 %rd98, %rd147, %rd95;
setp.leu.f32	%p189, %f89, %f90;
@%p189 bra BB24_246;

ld.shared.u8 %rs364, [%rd98];
setp.ne.s16	%p190, %rs364, 0;
@%p190 bra BB24_248;

BB24_246:
add.s64 %rd99, %rd147, %rd94;
ld.shared.u8 %rs9, [%rd99];
setp.eq.s16	%p191, %rs9, 0;
@%p191 bra BB24_248;

shl.b64 %rd1187, %rd94, 3;
add.s64 %rd1189, %rd146, %rd1187;
ld.shared.u16 %rs365, [%rd96];
ld.shared.u16 %rs366, [%rd97];
st.shared.u16 [%rd96], %rs366;
st.shared.u16 [%rd97], %rs365;
shl.b64 %rd1190, %rd95, 3;
add.s64 %rd1191, %rd146, %rd1190;
ld.shared.u64 %rd1192, [%rd1191];
ld.shared.u64 %rd1193, [%rd1189];
st.shared.u64 [%rd1191], %rd1193;
st.shared.u64 [%rd1189], %rd1192;
ld.shared.u8 %rs367, [%rd98];
st.shared.u8 [%rd98], %rs9;
st.shared.u8 [%rd99], %rs367;

BB24_248:
bar.sync 0;
ld.shared.u16 %rs368, [%rd891];
ld.shared.u16 %rs369, [%rd889];

	{ cvt.f32.f16 %f91, %rs368;}


	
	{ cvt.f32.f16 %f92, %rs369;}


	setp.leu.f32	%p192, %f91, %f92;
@%p192 bra BB24_250;

cvt.u64.u32	%rd1199, %r84;
add.s64 %rd1201, %rd147, %rd1199;
ld.shared.u8 %rs370, [%rd1201];
setp.ne.s16	%p193, %rs370, 0;
@%p193 bra BB24_252;

BB24_250:
add.s32 %r1038, %r84, 128;
cvt.u64.u32	%rd1202, %r1038;
add.s64 %rd1204, %rd147, %rd1202;
ld.shared.u8 %rs10, [%rd1204];
setp.eq.s16	%p194, %rs10, 0;
@%p194 bra BB24_252;

add.s32 %r1039, %r84, 128;
cvt.u64.u32	%rd1205, %r84;
ld.shared.u16 %rs371, [%rd891];
ld.shared.u16 %rs372, [%rd889];
st.shared.u16 [%rd891], %rs372;
st.shared.u16 [%rd889], %rs371;
mul.wide.u32 %rd1212, %r84, 8;
add.s64 %rd1214, %rd146, %rd1212;
ld.shared.u64 %rd1215, [%rd1214];
mul.wide.u32 %rd1216, %r1039, 8;
add.s64 %rd1217, %rd146, %rd1216;
ld.shared.u64 %rd1218, [%rd1217];
st.shared.u64 [%rd1214], %rd1218;
st.shared.u64 [%rd1217], %rd1215;
add.s64 %rd1220, %rd147, %rd1205;
ld.shared.u8 %rs373, [%rd1220];
st.shared.u8 [%rd1220], %rs10;
st.shared.u8 [%rd1204], %rs373;

BB24_252:
bar.sync 0;
ld.shared.u16 %rs374, [%rd703];
ld.shared.u16 %rs375, [%rd701];

	{ cvt.f32.f16 %f93, %rs374;}


	
	{ cvt.f32.f16 %f94, %rs375;}


	setp.leu.f32	%p195, %f93, %f94;
@%p195 bra BB24_254;

cvt.u64.u32	%rd1227, %r68;
add.s64 %rd1229, %rd147, %rd1227;
ld.shared.u8 %rs376, [%rd1229];
setp.ne.s16	%p196, %rs376, 0;
@%p196 bra BB24_256;

BB24_254:
add.s32 %r1040, %r68, 64;
cvt.u64.u32	%rd1230, %r1040;
add.s64 %rd1232, %rd147, %rd1230;
ld.shared.u8 %rs11, [%rd1232];
setp.eq.s16	%p197, %rs11, 0;
@%p197 bra BB24_256;

add.s32 %r1041, %r68, 64;
cvt.u64.u32	%rd1233, %r68;
ld.shared.u16 %rs377, [%rd703];
ld.shared.u16 %rs378, [%rd701];
st.shared.u16 [%rd703], %rs378;
st.shared.u16 [%rd701], %rs377;
mul.wide.u32 %rd1240, %r68, 8;
add.s64 %rd1242, %rd146, %rd1240;
ld.shared.u64 %rd1243, [%rd1242];
mul.wide.u32 %rd1244, %r1041, 8;
add.s64 %rd1245, %rd146, %rd1244;
ld.shared.u64 %rd1246, [%rd1245];
st.shared.u64 [%rd1242], %rd1246;
st.shared.u64 [%rd1245], %rd1243;
add.s64 %rd1248, %rd147, %rd1233;
ld.shared.u8 %rs379, [%rd1248];
st.shared.u8 [%rd1248], %rs11;
st.shared.u8 [%rd1232], %rs379;

BB24_256:
bar.sync 0;
ld.shared.u16 %rs380, [%rd543];
ld.shared.u16 %rs381, [%rd541];

	{ cvt.f32.f16 %f95, %rs380;}


	
	{ cvt.f32.f16 %f96, %rs381;}


	setp.leu.f32	%p198, %f95, %f96;
@%p198 bra BB24_258;

cvt.u64.u32	%rd1255, %r54;
add.s64 %rd1257, %rd147, %rd1255;
ld.shared.u8 %rs382, [%rd1257];
setp.ne.s16	%p199, %rs382, 0;
@%p199 bra BB24_260;

BB24_258:
add.s32 %r1042, %r54, 32;
cvt.u64.u32	%rd1258, %r1042;
add.s64 %rd1260, %rd147, %rd1258;
ld.shared.u8 %rs12, [%rd1260];
setp.eq.s16	%p200, %rs12, 0;
@%p200 bra BB24_260;

add.s32 %r1043, %r54, 32;
cvt.u64.u32	%rd1261, %r54;
ld.shared.u16 %rs383, [%rd543];
ld.shared.u16 %rs384, [%rd541];
st.shared.u16 [%rd543], %rs384;
st.shared.u16 [%rd541], %rs383;
mul.wide.u32 %rd1268, %r54, 8;
add.s64 %rd1270, %rd146, %rd1268;
ld.shared.u64 %rd1271, [%rd1270];
mul.wide.u32 %rd1272, %r1043, 8;
add.s64 %rd1273, %rd146, %rd1272;
ld.shared.u64 %rd1274, [%rd1273];
st.shared.u64 [%rd1270], %rd1274;
st.shared.u64 [%rd1273], %rd1271;
add.s64 %rd1276, %rd147, %rd1261;
ld.shared.u8 %rs385, [%rd1276];
st.shared.u8 [%rd1276], %rs12;
st.shared.u8 [%rd1260], %rs385;

BB24_260:
bar.sync 0;
ld.shared.u16 %rs386, [%rd411];
ld.shared.u16 %rs387, [%rd409];

	{ cvt.f32.f16 %f97, %rs386;}


	
	{ cvt.f32.f16 %f98, %rs387;}


	setp.leu.f32	%p201, %f97, %f98;
@%p201 bra BB24_262;

cvt.u64.u32	%rd1283, %r42;
add.s64 %rd1285, %rd147, %rd1283;
ld.shared.u8 %rs388, [%rd1285];
setp.ne.s16	%p202, %rs388, 0;
@%p202 bra BB24_264;

BB24_262:
add.s32 %r1044, %r42, 16;
cvt.u64.u32	%rd1286, %r1044;
add.s64 %rd1288, %rd147, %rd1286;
ld.shared.u8 %rs13, [%rd1288];
setp.eq.s16	%p203, %rs13, 0;
@%p203 bra BB24_264;

add.s32 %r1045, %r42, 16;
cvt.u64.u32	%rd1289, %r42;
ld.shared.u16 %rs389, [%rd411];
ld.shared.u16 %rs390, [%rd409];
st.shared.u16 [%rd411], %rs390;
st.shared.u16 [%rd409], %rs389;
mul.wide.u32 %rd1296, %r42, 8;
add.s64 %rd1298, %rd146, %rd1296;
ld.shared.u64 %rd1299, [%rd1298];
mul.wide.u32 %rd1300, %r1045, 8;
add.s64 %rd1301, %rd146, %rd1300;
ld.shared.u64 %rd1302, [%rd1301];
st.shared.u64 [%rd1298], %rd1302;
st.shared.u64 [%rd1301], %rd1299;
add.s64 %rd1304, %rd147, %rd1289;
ld.shared.u8 %rs391, [%rd1304];
st.shared.u8 [%rd1304], %rs13;
st.shared.u8 [%rd1288], %rs391;

BB24_264:
bar.sync 0;
ld.shared.u16 %rs392, [%rd307];
ld.shared.u16 %rs393, [%rd305];

	{ cvt.f32.f16 %f99, %rs392;}


	
	{ cvt.f32.f16 %f100, %rs393;}


	setp.leu.f32	%p204, %f99, %f100;
@%p204 bra BB24_266;

cvt.u64.u32	%rd1311, %r32;
add.s64 %rd1313, %rd147, %rd1311;
ld.shared.u8 %rs394, [%rd1313];
setp.ne.s16	%p205, %rs394, 0;
@%p205 bra BB24_268;

BB24_266:
add.s32 %r1046, %r32, 8;
cvt.u64.u32	%rd1314, %r1046;
add.s64 %rd1316, %rd147, %rd1314;
ld.shared.u8 %rs14, [%rd1316];
setp.eq.s16	%p206, %rs14, 0;
@%p206 bra BB24_268;

add.s32 %r1047, %r32, 8;
cvt.u64.u32	%rd1317, %r32;
ld.shared.u16 %rs395, [%rd307];
ld.shared.u16 %rs396, [%rd305];
st.shared.u16 [%rd307], %rs396;
st.shared.u16 [%rd305], %rs395;
mul.wide.u32 %rd1324, %r32, 8;
add.s64 %rd1326, %rd146, %rd1324;
ld.shared.u64 %rd1327, [%rd1326];
mul.wide.u32 %rd1328, %r1047, 8;
add.s64 %rd1329, %rd146, %rd1328;
ld.shared.u64 %rd1330, [%rd1329];
st.shared.u64 [%rd1326], %rd1330;
st.shared.u64 [%rd1329], %rd1327;
add.s64 %rd1332, %rd147, %rd1317;
ld.shared.u8 %rs397, [%rd1332];
st.shared.u8 [%rd1332], %rs14;
st.shared.u8 [%rd1316], %rs397;

BB24_268:
bar.sync 0;
ld.shared.u16 %rs398, [%rd231];
ld.shared.u16 %rs399, [%rd229];

	{ cvt.f32.f16 %f101, %rs398;}


	
	{ cvt.f32.f16 %f102, %rs399;}


	setp.leu.f32	%p207, %f101, %f102;
@%p207 bra BB24_270;

cvt.u64.u32	%rd1339, %r24;
add.s64 %rd1341, %rd147, %rd1339;
ld.shared.u8 %rs400, [%rd1341];
setp.ne.s16	%p208, %rs400, 0;
@%p208 bra BB24_272;

BB24_270:
add.s32 %r1048, %r24, 4;
cvt.u64.u32	%rd1342, %r1048;
add.s64 %rd1344, %rd147, %rd1342;
ld.shared.u8 %rs15, [%rd1344];
setp.eq.s16	%p209, %rs15, 0;
@%p209 bra BB24_272;

add.s32 %r1049, %r24, 4;
cvt.u64.u32	%rd1345, %r24;
ld.shared.u16 %rs401, [%rd231];
ld.shared.u16 %rs402, [%rd229];
st.shared.u16 [%rd231], %rs402;
st.shared.u16 [%rd229], %rs401;
mul.wide.u32 %rd1352, %r24, 8;
add.s64 %rd1354, %rd146, %rd1352;
ld.shared.u64 %rd1355, [%rd1354];
mul.wide.u32 %rd1356, %r1049, 8;
add.s64 %rd1357, %rd146, %rd1356;
ld.shared.u64 %rd1358, [%rd1357];
st.shared.u64 [%rd1354], %rd1358;
st.shared.u64 [%rd1357], %rd1355;
add.s64 %rd1360, %rd147, %rd1345;
ld.shared.u8 %rs403, [%rd1360];
st.shared.u8 [%rd1360], %rs15;
st.shared.u8 [%rd1344], %rs403;

BB24_272:
bar.sync 0;
ld.shared.u16 %rs404, [%rd183];
ld.shared.u16 %rs405, [%rd181];

	{ cvt.f32.f16 %f103, %rs404;}


	
	{ cvt.f32.f16 %f104, %rs405;}


	setp.leu.f32	%p210, %f103, %f104;
@%p210 bra BB24_274;

cvt.u64.u32	%rd1367, %r18;
add.s64 %rd1369, %rd147, %rd1367;
ld.shared.u8 %rs406, [%rd1369];
setp.ne.s16	%p211, %rs406, 0;
@%p211 bra BB24_276;

BB24_274:
add.s32 %r1050, %r18, 2;
cvt.u64.u32	%rd1370, %r1050;
add.s64 %rd1372, %rd147, %rd1370;
ld.shared.u8 %rs16, [%rd1372];
setp.eq.s16	%p212, %rs16, 0;
@%p212 bra BB24_276;

add.s32 %r1051, %r18, 2;
cvt.u64.u32	%rd1373, %r18;
ld.shared.u16 %rs407, [%rd183];
ld.shared.u16 %rs408, [%rd181];
st.shared.u16 [%rd183], %rs408;
st.shared.u16 [%rd181], %rs407;
mul.wide.u32 %rd1380, %r18, 8;
add.s64 %rd1382, %rd146, %rd1380;
ld.shared.u64 %rd1383, [%rd1382];
mul.wide.u32 %rd1384, %r1051, 8;
add.s64 %rd1385, %rd146, %rd1384;
ld.shared.u64 %rd1386, [%rd1385];
st.shared.u64 [%rd1382], %rd1386;
st.shared.u64 [%rd1385], %rd1383;
add.s64 %rd1388, %rd147, %rd1373;
ld.shared.u8 %rs409, [%rd1388];
st.shared.u8 [%rd1388], %rs16;
st.shared.u8 [%rd1372], %rs409;

BB24_276:
bar.sync 0;
ld.shared.u16 %rs410, [%rd161];
ld.shared.u16 %rs411, [%rd161+2];

	{ cvt.f32.f16 %f105, %rs410;}


	
	{ cvt.f32.f16 %f106, %rs411;}


	setp.leu.f32	%p213, %f105, %f106;
@%p213 bra BB24_278;

cvt.u64.u32	%rd1393, %r140;
add.s64 %rd1395, %rd147, %rd1393;
ld.shared.u8 %rs412, [%rd1395];
setp.ne.s16	%p214, %rs412, 0;
@%p214 bra BB24_280;

BB24_278:
cvt.u64.u32	%rd1396, %r140;
add.s64 %rd1398, %rd147, %rd1396;
ld.shared.u8 %rs17, [%rd1398+1];
setp.eq.s16	%p215, %rs17, 0;
@%p215 bra BB24_280;

ld.shared.u16 %rs413, [%rd161];
ld.shared.u16 %rs414, [%rd161+2];
st.shared.u16 [%rd161], %rs414;
st.shared.u16 [%rd161+2], %rs413;
mul.wide.u32 %rd1403, %r140, 8;
add.s64 %rd1405, %rd146, %rd1403;
ld.shared.u64 %rd1406, [%rd1405];
ld.shared.u64 %rd1407, [%rd1405+8];
st.shared.u64 [%rd1405], %rd1407;
st.shared.u64 [%rd1405+8], %rd1406;
ld.shared.u8 %rs415, [%rd1398];
st.shared.u8 [%rd1398], %rs17;
st.shared.u8 [%rd1398+1], %rs415;

BB24_280:
mov.u32 %r1052, %tid.x;
ld.param.u64 %rd1449, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
cvt.s64.s32	%rd1448, %r1052;
setp.lt.u64	%p217, %rd1448, %rd1449;
bar.sync 0;
@!%p217 bra BB24_282;
bra.uni BB24_281;

BB24_281:
mov.u64 %rd1456, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1037, %tid.x;
cvt.s64.s32	%rd1453, %r1037;
mul.lo.s64 %rd1412, %rd1453, %rd102;
add.s64 %rd1413, %rd1412, %rd25;
ld.local.u64 %rd1414, [%rd2];
shl.b64 %rd1415, %rd1413, 1;
add.s64 %rd1416, %rd1414, %rd1415;
mul.wide.s32 %rd1417, %r1037, 2;
add.s64 %rd1419, %rd1456, %rd1417;
ld.shared.u16 %rs416, [%rd1419];
st.u16 [%rd1416], %rs416;
mul.wide.s32 %rd1420, %r1037, 8;
add.s64 %rd1422, %rd146, %rd1420;
ld.shared.u64 %rd1423, [%rd1422];
mul.lo.s64 %rd1424, %rd1453, %rd103;
add.s64 %rd1425, %rd1424, %rd42;
ld.local.u64 %rd1426, [%rd3];
shl.b64 %rd1427, %rd1425, 3;
add.s64 %rd1428, %rd1426, %rd1427;
st.u64 [%rd1428], %rd1423;

BB24_282:
mov.u32 %r1053, %tid.x;
add.s32 %r1035, %r1053, 1024;
ld.param.u64 %rd1451, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
cvt.s64.s32	%rd1450, %r1035;
setp.ge.u64	%p218, %rd1450, %rd1451;
@%p218 bra BB24_284;

mov.u32 %r1054, %tid.x;
mov.u64 %rd1455, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s32 %r1036, %r1054, 1024;
cvt.s64.s32	%rd1452, %r1036;
mul.lo.s64 %rd1431, %rd1452, %rd102;
add.s64 %rd1432, %rd1431, %rd25;
ld.local.u64 %rd1433, [%rd2];
shl.b64 %rd1434, %rd1432, 1;
add.s64 %rd1435, %rd1433, %rd1434;
mul.wide.s32 %rd1436, %r1054, 2;
add.s64 %rd1438, %rd1455, %rd1436;
ld.shared.u16 %rs417, [%rd1438+2048];
st.u16 [%rd1435], %rs417;
mul.wide.s32 %rd1439, %r1054, 8;
add.s64 %rd1441, %rd146, %rd1439;
ld.shared.u64 %rd1442, [%rd1441+8192];
mul.lo.s64 %rd1443, %rd1452, %rd103;
add.s64 %rd1444, %rd1443, %rd42;
ld.local.u64 %rd1445, [%rd3];
shl.b64 %rd1446, %rd1444, 3;
add.s64 %rd1447, %rd1445, %rd1446;
st.u64 [%rd1447], %rd1442;

BB24_284:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot25[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<219>;
.reg .b16 %rs<420>;
.reg .f32 %f<107>;
.reg .b32 %r<1124>;
.reg .b64 %rd<1485>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[4096];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1484, __local_depot25;
cvta.local.u64 %SP, %rd1484;
ld.param.u64 %rd100, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u64 %rd101, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u64 %rd102, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u64 %rd103, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd104, %SP, 0;
cvta.to.local.u64 %rd2, %rd104;
add.u64 %rd105, %SP, 416;
cvta.to.local.u64 %rd3, %rd105;
mov.u32 %r1077, 0;
mov.pred %p4, 0;
@%p4 bra BB25_2;

BB25_1:
mul.wide.s32 %rd106, %r1077, 8;
add.s64 %rd107, %rd4, %rd106;
ld.param.u64 %rd108, [%rd107];
add.s64 %rd109, %rd2, %rd106;
st.local.u64 [%rd109], %rd108;
add.s32 %r1077, %r1077, 1;
setp.lt.u32	%p5, %r1077, 52;
@%p5 bra BB25_1;

BB25_2:
mov.u32 %r1078, 0;
@%p4 bra BB25_4;

BB25_3:
mul.wide.s32 %rd110, %r1078, 8;
add.s64 %rd111, %rd1, %rd110;
ld.param.u64 %rd112, [%rd111];
add.s64 %rd113, %rd3, %rd110;
st.local.u64 [%rd113], %rd112;
add.s32 %r1078, %r1078, 1;
setp.lt.u32	%p7, %r1078, 52;
@%p7 bra BB25_3;

BB25_4:
mov.u32 %r124, %nctaid.y;
mov.u32 %r125, %ctaid.z;
mov.u32 %r126, %ctaid.y;
mad.lo.s32 %r127, %r124, %r125, %r126;
mov.u32 %r128, %nctaid.x;
mov.u32 %r129, %ctaid.x;
mad.lo.s32 %r130, %r127, %r128, %r129;
cvt.u64.u32	%rd8, %r130;
setp.ge.u64	%p8, %rd8, %rd100;
@%p8 bra BB25_284;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r1079, %r5, -1;
mov.u64 %rd114, 0;
setp.lt.s32	%p9, %r1079, 1;
mov.u64 %rd1472, %rd8;
mov.u64 %rd1480, %rd114;
@%p9 bra BB25_11;

mul.wide.s32 %rd116, %r5, 8;
add.s64 %rd1458, %rd2, %rd116;
mov.u64 %rd1481, 0;
mov.u64 %rd1473, %rd8;

BB25_7:
ld.local.u64 %rd14, [%rd1458];
or.b64 %rd117, %rd1473, %rd14;
and.b64 %rd118, %rd117, -4294967296;
setp.eq.s64	%p10, %rd118, 0;
@%p10 bra BB25_9;
bra.uni BB25_8;

BB25_9:
cvt.u32.u64	%r131, %rd14;
cvt.u32.u64	%r132, %rd1473;
div.u32 %r133, %r132, %r131;
rem.u32 %r134, %r132, %r131;
cvt.u64.u32	%rd1474, %r133;
cvt.u64.u32	%rd1459, %r134;
bra.uni BB25_10;

BB25_8:
div.u64 %rd1474, %rd1473, %rd14;
rem.u64 %rd1459, %rd1473, %rd14;

BB25_10:
mov.u64 %rd1473, %rd1474;
ld.local.u64 %rd119, [%rd1458+200];
mul.lo.s64 %rd120, %rd119, %rd1459;
add.s64 %rd1481, %rd120, %rd1481;
add.s64 %rd1458, %rd1458, -8;
add.s32 %r1079, %r1079, -1;
setp.gt.s32	%p11, %r1079, 0;
mov.u64 %rd1466, %rd1473;
mov.u64 %rd1472, %rd1466;
mov.u64 %rd1475, %rd1481;
mov.u64 %rd1480, %rd1475;
@%p11 bra BB25_7;

BB25_11:
mov.u64 %rd24, %rd1480;
mov.u64 %rd23, %rd1472;
ld.local.u64 %rd122, [%rd2+208];
mul.lo.s64 %rd123, %rd122, %rd23;
add.s64 %rd25, %rd123, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r1080, %r9, -1;
setp.lt.s32	%p12, %r1080, 1;
mov.u64 %rd1469, %rd8;
mov.u64 %rd1478, %rd114;
@%p12 bra BB25_17;

mul.wide.s32 %rd125, %r9, 8;
add.s64 %rd1460, %rd3, %rd125;
mov.u64 %rd1479, 0;
mov.u64 %rd1470, %rd8;

BB25_13:
ld.local.u64 %rd31, [%rd1460];
or.b64 %rd126, %rd1470, %rd31;
and.b64 %rd127, %rd126, -4294967296;
setp.eq.s64	%p13, %rd127, 0;
@%p13 bra BB25_15;
bra.uni BB25_14;

BB25_15:
cvt.u32.u64	%r135, %rd31;
cvt.u32.u64	%r136, %rd1470;
div.u32 %r137, %r136, %r135;
rem.u32 %r138, %r136, %r135;
cvt.u64.u32	%rd1471, %r137;
cvt.u64.u32	%rd1461, %r138;
bra.uni BB25_16;

BB25_14:
div.u64 %rd1471, %rd1470, %rd31;
rem.u64 %rd1461, %rd1470, %rd31;

BB25_16:
mov.u64 %rd1470, %rd1471;
ld.local.u64 %rd128, [%rd1460+200];
mul.lo.s64 %rd129, %rd128, %rd1461;
add.s64 %rd1479, %rd129, %rd1479;
add.s64 %rd1460, %rd1460, -8;
add.s32 %r1080, %r1080, -1;
setp.gt.s32	%p14, %r1080, 0;
mov.u64 %rd1469, %rd1470;
mov.u64 %rd1478, %rd1479;
@%p14 bra BB25_13;

BB25_17:
ld.local.u64 %rd130, [%rd3+208];
mul.lo.s64 %rd131, %rd130, %rd1469;
add.s64 %rd42, %rd131, %rd1478;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd101;
@%p1 bra BB25_19;
bra.uni BB25_18;

BB25_19:
mul.lo.s64 %rd132, %rd43, %rd102;
add.s64 %rd133, %rd132, %rd25;
ld.local.u64 %rd134, [%rd2];
shl.b64 %rd135, %rd133, 1;
add.s64 %rd136, %rd134, %rd135;
ld.u16 %rs418, [%rd136];
bra.uni BB25_20;

BB25_18:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs418, %f1;}



BB25_20:
mov.u64 %rd1482, 0;
setp.ge.u64	%p15, %rd43, %rd101;
@%p15 bra BB25_22;

mul.lo.s64 %rd138, %rd43, %rd103;
add.s64 %rd139, %rd138, %rd42;
ld.local.u64 %rd140, [%rd3];
shl.b64 %rd141, %rd139, 3;
add.s64 %rd142, %rd140, %rd141;
ld.u64 %rd1482, [%rd142];

BB25_22:
add.s32 %r139, %r13, 1024;
selp.u16	%rs19, 1, 0, %p1;
shl.b64 %rd143, %rd43, 1;
mov.u64 %rd144, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd144, %rd143;
st.shared.u16 [%rd46], %rs418;
shl.b64 %rd145, %rd43, 3;
mov.u64 %rd146, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd146, %rd145;
st.shared.u64 [%rd47], %rd1482;
mov.u64 %rd147, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd147, %rd43;
st.shared.u8 [%rd48], %rs19;
cvt.s64.s32	%rd49, %r139;
setp.lt.u64	%p2, %rd49, %rd101;
@%p2 bra BB25_24;
bra.uni BB25_23;

BB25_24:
mul.lo.s64 %rd148, %rd49, %rd102;
add.s64 %rd149, %rd148, %rd25;
ld.local.u64 %rd150, [%rd2];
shl.b64 %rd151, %rd149, 1;
add.s64 %rd152, %rd150, %rd151;
ld.u16 %rs419, [%rd152];
bra.uni BB25_25;

BB25_23:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs419, %f2;}



BB25_25:
mov.u64 %rd1483, 0;
setp.ge.u64	%p16, %rd49, %rd101;
@%p16 bra BB25_27;

mul.lo.s64 %rd154, %rd49, %rd103;
add.s64 %rd155, %rd154, %rd42;
ld.local.u64 %rd156, [%rd3];
shl.b64 %rd157, %rd155, 3;
add.s64 %rd158, %rd156, %rd157;
ld.u64 %rd1483, [%rd158];

BB25_27:
selp.u16	%rs21, 1, 0, %p2;
st.shared.u16 [%rd46+2048], %rs419;
st.shared.u64 [%rd47+8192], %rd1483;
st.shared.u8 [%rd48+1024], %rs21;
bar.sync 0;
shl.b32 %r140, %r13, 1;
mul.wide.u32 %rd159, %r140, 2;
add.s64 %rd161, %rd144, %rd159;
ld.shared.u16 %rs22, [%rd161];
ld.shared.u16 %rs23, [%rd161+2];

	{ cvt.f32.f16 %f3, %rs22;}


	
	{ cvt.f32.f16 %f4, %rs23;}


	setp.geu.f32	%p17, %f3, %f4;
@%p17 bra BB25_29;

cvt.u64.u32	%rd162, %r140;
add.s64 %rd164, %rd147, %rd162;
ld.shared.u8 %rs24, [%rd164];
mov.u32 %r1081, 1;
setp.ne.s16	%p18, %rs24, 0;
@%p18 bra BB25_30;

BB25_29:
cvt.u64.u32	%rd165, %r140;
add.s64 %rd167, %rd147, %rd165;
ld.shared.u8 %rs25, [%rd167+1];
setp.eq.s16	%p19, %rs25, 0;
selp.u32	%r1081, 1, 0, %p19;

BB25_30:
and.b32 %r146, %r13, 1;
setp.ne.s32	%p20, %r1081, %r146;
@%p20 bra BB25_32;

mul.wide.u32 %rd168, %r140, 8;
add.s64 %rd170, %rd146, %rd168;
cvt.u64.u32	%rd171, %r140;
ld.shared.u16 %rs26, [%rd161];
ld.shared.u16 %rs27, [%rd161+2];
st.shared.u16 [%rd161], %rs27;
st.shared.u16 [%rd161+2], %rs26;
ld.shared.u64 %rd175, [%rd170];
ld.shared.u64 %rd176, [%rd170+8];
st.shared.u64 [%rd170], %rd176;
st.shared.u64 [%rd170+8], %rd175;
add.s64 %rd178, %rd147, %rd171;
ld.shared.u8 %rs28, [%rd178];
ld.shared.u8 %rs29, [%rd178+1];
st.shared.u8 [%rd178], %rs29;
st.shared.u8 [%rd178+1], %rs28;

BB25_32:
bar.sync 0;
sub.s32 %r18, %r140, %r146;
add.s32 %r152, %r18, 2;
mul.wide.u32 %rd179, %r152, 2;
add.s64 %rd181, %rd144, %rd179;
mul.wide.u32 %rd182, %r18, 2;
add.s64 %rd183, %rd144, %rd182;
ld.shared.u16 %rs30, [%rd183];
ld.shared.u16 %rs31, [%rd181];

	{ cvt.f32.f16 %f5, %rs30;}


	
	{ cvt.f32.f16 %f6, %rs31;}


	setp.geu.f32	%p21, %f5, %f6;
@%p21 bra BB25_34;

cvt.u64.u32	%rd184, %r18;
add.s64 %rd186, %rd147, %rd184;
ld.shared.u8 %rs32, [%rd186];
mov.u32 %r1082, 1;
setp.ne.s16	%p22, %rs32, 0;
@%p22 bra BB25_35;

BB25_34:
cvt.u64.u32	%rd187, %r152;
add.s64 %rd189, %rd147, %rd187;
ld.shared.u8 %rs33, [%rd189];
setp.eq.s16	%p23, %rs33, 0;
selp.u32	%r1082, 1, 0, %p23;

BB25_35:
bfe.u32 %r164, %r13, 1, 1;
setp.ne.s32	%p24, %r1082, %r164;
@%p24 bra BB25_37;

mul.wide.u32 %rd190, %r18, 8;
add.s64 %rd192, %rd146, %rd190;
mul.wide.u32 %rd193, %r152, 8;
add.s64 %rd194, %rd146, %rd193;
cvt.u64.u32	%rd195, %r18;
ld.shared.u16 %rs34, [%rd183];
cvt.u64.u32	%rd199, %r152;
ld.shared.u16 %rs35, [%rd181];
st.shared.u16 [%rd183], %rs35;
st.shared.u16 [%rd181], %rs34;
ld.shared.u64 %rd202, [%rd192];
ld.shared.u64 %rd203, [%rd194];
st.shared.u64 [%rd192], %rd203;
st.shared.u64 [%rd194], %rd202;
add.s64 %rd205, %rd147, %rd195;
ld.shared.u8 %rs36, [%rd205];
add.s64 %rd206, %rd147, %rd199;
ld.shared.u8 %rs37, [%rd206];
st.shared.u8 [%rd205], %rs37;
st.shared.u8 [%rd206], %rs36;

BB25_37:
bar.sync 0;
ld.shared.u16 %rs38, [%rd161];
ld.shared.u16 %rs39, [%rd161+2];

	{ cvt.f32.f16 %f7, %rs38;}


	
	{ cvt.f32.f16 %f8, %rs39;}


	setp.geu.f32	%p25, %f7, %f8;
@%p25 bra BB25_39;

cvt.u64.u32	%rd210, %r140;
add.s64 %rd212, %rd147, %rd210;
ld.shared.u8 %rs40, [%rd212];
mov.u32 %r1083, 1;
setp.ne.s16	%p26, %rs40, 0;
@%p26 bra BB25_40;

BB25_39:
cvt.u64.u32	%rd213, %r140;
add.s64 %rd215, %rd147, %rd213;
ld.shared.u8 %rs41, [%rd215+1];
setp.eq.s16	%p27, %rs41, 0;
selp.u32	%r1083, 1, 0, %p27;

BB25_40:
bfe.u32 %r179, %r13, 1, 1;
setp.ne.s32	%p28, %r1083, %r179;
@%p28 bra BB25_42;

cvt.u64.u32	%rd216, %r140;
ld.shared.u16 %rs42, [%rd161];
ld.shared.u16 %rs43, [%rd161+2];
st.shared.u16 [%rd161], %rs43;
st.shared.u16 [%rd161+2], %rs42;
mul.wide.u32 %rd220, %r140, 8;
add.s64 %rd222, %rd146, %rd220;
ld.shared.u64 %rd223, [%rd222];
ld.shared.u64 %rd224, [%rd222+8];
st.shared.u64 [%rd222], %rd224;
st.shared.u64 [%rd222+8], %rd223;
add.s64 %rd226, %rd147, %rd216;
ld.shared.u8 %rs44, [%rd226];
ld.shared.u8 %rs45, [%rd226+1];
st.shared.u8 [%rd226], %rs45;
st.shared.u8 [%rd226+1], %rs44;

BB25_42:
bar.sync 0;
and.b32 %r182, %r13, 3;
sub.s32 %r24, %r140, %r182;
add.s32 %r184, %r24, 4;
mul.wide.u32 %rd227, %r184, 2;
add.s64 %rd229, %rd144, %rd227;
mul.wide.u32 %rd230, %r24, 2;
add.s64 %rd231, %rd144, %rd230;
ld.shared.u16 %rs46, [%rd231];
ld.shared.u16 %rs47, [%rd229];

	{ cvt.f32.f16 %f9, %rs46;}


	
	{ cvt.f32.f16 %f10, %rs47;}


	setp.geu.f32	%p29, %f9, %f10;
@%p29 bra BB25_44;

cvt.u64.u32	%rd232, %r24;
add.s64 %rd234, %rd147, %rd232;
ld.shared.u8 %rs48, [%rd234];
mov.u32 %r1084, 1;
setp.ne.s16	%p30, %rs48, 0;
@%p30 bra BB25_45;

BB25_44:
cvt.u64.u32	%rd235, %r184;
add.s64 %rd237, %rd147, %rd235;
ld.shared.u8 %rs49, [%rd237];
setp.eq.s16	%p31, %rs49, 0;
selp.u32	%r1084, 1, 0, %p31;

BB25_45:
bfe.u32 %r196, %r13, 2, 1;
setp.ne.s32	%p32, %r1084, %r196;
@%p32 bra BB25_47;

mul.wide.u32 %rd238, %r24, 8;
add.s64 %rd240, %rd146, %rd238;
mul.wide.u32 %rd241, %r184, 8;
add.s64 %rd242, %rd146, %rd241;
cvt.u64.u32	%rd243, %r24;
ld.shared.u16 %rs50, [%rd231];
cvt.u64.u32	%rd247, %r184;
ld.shared.u16 %rs51, [%rd229];
st.shared.u16 [%rd231], %rs51;
st.shared.u16 [%rd229], %rs50;
ld.shared.u64 %rd250, [%rd240];
ld.shared.u64 %rd251, [%rd242];
st.shared.u64 [%rd240], %rd251;
st.shared.u64 [%rd242], %rd250;
add.s64 %rd253, %rd147, %rd243;
ld.shared.u8 %rs52, [%rd253];
add.s64 %rd254, %rd147, %rd247;
ld.shared.u8 %rs53, [%rd254];
st.shared.u8 [%rd253], %rs53;
st.shared.u8 [%rd254], %rs52;

BB25_47:
bar.sync 0;
ld.shared.u16 %rs54, [%rd183];
ld.shared.u16 %rs55, [%rd181];

	{ cvt.f32.f16 %f11, %rs54;}


	
	{ cvt.f32.f16 %f12, %rs55;}


	setp.geu.f32	%p33, %f11, %f12;
@%p33 bra BB25_49;

cvt.u64.u32	%rd260, %r18;
add.s64 %rd262, %rd147, %rd260;
ld.shared.u8 %rs56, [%rd262];
mov.u32 %r1085, 1;
setp.ne.s16	%p34, %rs56, 0;
@%p34 bra BB25_50;

BB25_49:
cvt.u64.u32	%rd263, %r152;
add.s64 %rd265, %rd147, %rd263;
ld.shared.u8 %rs57, [%rd265];
setp.eq.s16	%p35, %rs57, 0;
selp.u32	%r1085, 1, 0, %p35;

BB25_50:
bfe.u32 %r219, %r13, 2, 1;
setp.ne.s32	%p36, %r1085, %r219;
@%p36 bra BB25_52;

cvt.u64.u32	%rd266, %r18;
ld.shared.u16 %rs58, [%rd183];
cvt.u64.u32	%rd270, %r152;
ld.shared.u16 %rs59, [%rd181];
st.shared.u16 [%rd183], %rs59;
st.shared.u16 [%rd181], %rs58;
mul.wide.u32 %rd273, %r18, 8;
add.s64 %rd275, %rd146, %rd273;
ld.shared.u64 %rd276, [%rd275];
mul.wide.u32 %rd277, %r152, 8;
add.s64 %rd278, %rd146, %rd277;
ld.shared.u64 %rd279, [%rd278];
st.shared.u64 [%rd275], %rd279;
st.shared.u64 [%rd278], %rd276;
add.s64 %rd281, %rd147, %rd266;
ld.shared.u8 %rs60, [%rd281];
add.s64 %rd282, %rd147, %rd270;
ld.shared.u8 %rs61, [%rd282];
st.shared.u8 [%rd281], %rs61;
st.shared.u8 [%rd282], %rs60;

BB25_52:
bar.sync 0;
ld.shared.u16 %rs62, [%rd161];
ld.shared.u16 %rs63, [%rd161+2];

	{ cvt.f32.f16 %f13, %rs62;}


	
	{ cvt.f32.f16 %f14, %rs63;}


	setp.geu.f32	%p37, %f13, %f14;
@%p37 bra BB25_54;

cvt.u64.u32	%rd286, %r140;
add.s64 %rd288, %rd147, %rd286;
ld.shared.u8 %rs64, [%rd288];
mov.u32 %r1086, 1;
setp.ne.s16	%p38, %rs64, 0;
@%p38 bra BB25_55;

BB25_54:
cvt.u64.u32	%rd289, %r140;
add.s64 %rd291, %rd147, %rd289;
ld.shared.u8 %rs65, [%rd291+1];
setp.eq.s16	%p39, %rs65, 0;
selp.u32	%r1086, 1, 0, %p39;

BB25_55:
bfe.u32 %r233, %r13, 2, 1;
setp.ne.s32	%p40, %r1086, %r233;
@%p40 bra BB25_57;

cvt.u64.u32	%rd292, %r140;
ld.shared.u16 %rs66, [%rd161];
ld.shared.u16 %rs67, [%rd161+2];
st.shared.u16 [%rd161], %rs67;
st.shared.u16 [%rd161+2], %rs66;
mul.wide.u32 %rd296, %r140, 8;
add.s64 %rd298, %rd146, %rd296;
ld.shared.u64 %rd299, [%rd298];
ld.shared.u64 %rd300, [%rd298+8];
st.shared.u64 [%rd298], %rd300;
st.shared.u64 [%rd298+8], %rd299;
add.s64 %rd302, %rd147, %rd292;
ld.shared.u8 %rs68, [%rd302];
ld.shared.u8 %rs69, [%rd302+1];
st.shared.u8 [%rd302], %rs69;
st.shared.u8 [%rd302+1], %rs68;

BB25_57:
bar.sync 0;
and.b32 %r236, %r13, 7;
sub.s32 %r32, %r140, %r236;
add.s32 %r238, %r32, 8;
mul.wide.u32 %rd303, %r238, 2;
add.s64 %rd305, %rd144, %rd303;
mul.wide.u32 %rd306, %r32, 2;
add.s64 %rd307, %rd144, %rd306;
ld.shared.u16 %rs70, [%rd307];
ld.shared.u16 %rs71, [%rd305];

	{ cvt.f32.f16 %f15, %rs70;}


	
	{ cvt.f32.f16 %f16, %rs71;}


	setp.geu.f32	%p41, %f15, %f16;
@%p41 bra BB25_59;

cvt.u64.u32	%rd308, %r32;
add.s64 %rd310, %rd147, %rd308;
ld.shared.u8 %rs72, [%rd310];
mov.u32 %r1087, 1;
setp.ne.s16	%p42, %rs72, 0;
@%p42 bra BB25_60;

BB25_59:
cvt.u64.u32	%rd311, %r238;
add.s64 %rd313, %rd147, %rd311;
ld.shared.u8 %rs73, [%rd313];
setp.eq.s16	%p43, %rs73, 0;
selp.u32	%r1087, 1, 0, %p43;

BB25_60:
bfe.u32 %r250, %r13, 3, 1;
setp.ne.s32	%p44, %r1087, %r250;
@%p44 bra BB25_62;

mul.wide.u32 %rd314, %r32, 8;
add.s64 %rd316, %rd146, %rd314;
mul.wide.u32 %rd317, %r238, 8;
add.s64 %rd318, %rd146, %rd317;
cvt.u64.u32	%rd319, %r32;
ld.shared.u16 %rs74, [%rd307];
cvt.u64.u32	%rd323, %r238;
ld.shared.u16 %rs75, [%rd305];
st.shared.u16 [%rd307], %rs75;
st.shared.u16 [%rd305], %rs74;
ld.shared.u64 %rd326, [%rd316];
ld.shared.u64 %rd327, [%rd318];
st.shared.u64 [%rd316], %rd327;
st.shared.u64 [%rd318], %rd326;
add.s64 %rd329, %rd147, %rd319;
ld.shared.u8 %rs76, [%rd329];
add.s64 %rd330, %rd147, %rd323;
ld.shared.u8 %rs77, [%rd330];
st.shared.u8 [%rd329], %rs77;
st.shared.u8 [%rd330], %rs76;

BB25_62:
bar.sync 0;
ld.shared.u16 %rs78, [%rd231];
ld.shared.u16 %rs79, [%rd229];

	{ cvt.f32.f16 %f17, %rs78;}


	
	{ cvt.f32.f16 %f18, %rs79;}


	setp.geu.f32	%p45, %f17, %f18;
@%p45 bra BB25_64;

cvt.u64.u32	%rd336, %r24;
add.s64 %rd338, %rd147, %rd336;
ld.shared.u8 %rs80, [%rd338];
mov.u32 %r1088, 1;
setp.ne.s16	%p46, %rs80, 0;
@%p46 bra BB25_65;

BB25_64:
cvt.u64.u32	%rd339, %r184;
add.s64 %rd341, %rd147, %rd339;
ld.shared.u8 %rs81, [%rd341];
setp.eq.s16	%p47, %rs81, 0;
selp.u32	%r1088, 1, 0, %p47;

BB25_65:
bfe.u32 %r273, %r13, 3, 1;
setp.ne.s32	%p48, %r1088, %r273;
@%p48 bra BB25_67;

cvt.u64.u32	%rd342, %r24;
ld.shared.u16 %rs82, [%rd231];
cvt.u64.u32	%rd346, %r184;
ld.shared.u16 %rs83, [%rd229];
st.shared.u16 [%rd231], %rs83;
st.shared.u16 [%rd229], %rs82;
mul.wide.u32 %rd349, %r24, 8;
add.s64 %rd351, %rd146, %rd349;
ld.shared.u64 %rd352, [%rd351];
mul.wide.u32 %rd353, %r184, 8;
add.s64 %rd354, %rd146, %rd353;
ld.shared.u64 %rd355, [%rd354];
st.shared.u64 [%rd351], %rd355;
st.shared.u64 [%rd354], %rd352;
add.s64 %rd357, %rd147, %rd342;
ld.shared.u8 %rs84, [%rd357];
add.s64 %rd358, %rd147, %rd346;
ld.shared.u8 %rs85, [%rd358];
st.shared.u8 [%rd357], %rs85;
st.shared.u8 [%rd358], %rs84;

BB25_67:
bar.sync 0;
ld.shared.u16 %rs86, [%rd183];
ld.shared.u16 %rs87, [%rd181];

	{ cvt.f32.f16 %f19, %rs86;}


	
	{ cvt.f32.f16 %f20, %rs87;}


	setp.geu.f32	%p49, %f19, %f20;
@%p49 bra BB25_69;

cvt.u64.u32	%rd364, %r18;
add.s64 %rd366, %rd147, %rd364;
ld.shared.u8 %rs88, [%rd366];
mov.u32 %r1089, 1;
setp.ne.s16	%p50, %rs88, 0;
@%p50 bra BB25_70;

BB25_69:
cvt.u64.u32	%rd367, %r152;
add.s64 %rd369, %rd147, %rd367;
ld.shared.u8 %rs89, [%rd369];
setp.eq.s16	%p51, %rs89, 0;
selp.u32	%r1089, 1, 0, %p51;

BB25_70:
bfe.u32 %r295, %r13, 3, 1;
setp.ne.s32	%p52, %r1089, %r295;
@%p52 bra BB25_72;

cvt.u64.u32	%rd370, %r18;
ld.shared.u16 %rs90, [%rd183];
cvt.u64.u32	%rd374, %r152;
ld.shared.u16 %rs91, [%rd181];
st.shared.u16 [%rd183], %rs91;
st.shared.u16 [%rd181], %rs90;
mul.wide.u32 %rd377, %r18, 8;
add.s64 %rd379, %rd146, %rd377;
ld.shared.u64 %rd380, [%rd379];
mul.wide.u32 %rd381, %r152, 8;
add.s64 %rd382, %rd146, %rd381;
ld.shared.u64 %rd383, [%rd382];
st.shared.u64 [%rd379], %rd383;
st.shared.u64 [%rd382], %rd380;
add.s64 %rd385, %rd147, %rd370;
ld.shared.u8 %rs92, [%rd385];
add.s64 %rd386, %rd147, %rd374;
ld.shared.u8 %rs93, [%rd386];
st.shared.u8 [%rd385], %rs93;
st.shared.u8 [%rd386], %rs92;

BB25_72:
bar.sync 0;
ld.shared.u16 %rs94, [%rd161];
ld.shared.u16 %rs95, [%rd161+2];

	{ cvt.f32.f16 %f21, %rs94;}


	
	{ cvt.f32.f16 %f22, %rs95;}


	setp.geu.f32	%p53, %f21, %f22;
@%p53 bra BB25_74;

cvt.u64.u32	%rd390, %r140;
add.s64 %rd392, %rd147, %rd390;
ld.shared.u8 %rs96, [%rd392];
mov.u32 %r1090, 1;
setp.ne.s16	%p54, %rs96, 0;
@%p54 bra BB25_75;

BB25_74:
cvt.u64.u32	%rd393, %r140;
add.s64 %rd395, %rd147, %rd393;
ld.shared.u8 %rs97, [%rd395+1];
setp.eq.s16	%p55, %rs97, 0;
selp.u32	%r1090, 1, 0, %p55;

BB25_75:
bfe.u32 %r309, %r13, 3, 1;
setp.ne.s32	%p56, %r1090, %r309;
@%p56 bra BB25_77;

cvt.u64.u32	%rd396, %r140;
ld.shared.u16 %rs98, [%rd161];
ld.shared.u16 %rs99, [%rd161+2];
st.shared.u16 [%rd161], %rs99;
st.shared.u16 [%rd161+2], %rs98;
mul.wide.u32 %rd400, %r140, 8;
add.s64 %rd402, %rd146, %rd400;
ld.shared.u64 %rd403, [%rd402];
ld.shared.u64 %rd404, [%rd402+8];
st.shared.u64 [%rd402], %rd404;
st.shared.u64 [%rd402+8], %rd403;
add.s64 %rd406, %rd147, %rd396;
ld.shared.u8 %rs100, [%rd406];
ld.shared.u8 %rs101, [%rd406+1];
st.shared.u8 [%rd406], %rs101;
st.shared.u8 [%rd406+1], %rs100;

BB25_77:
bar.sync 0;
and.b32 %r312, %r13, 15;
sub.s32 %r42, %r140, %r312;
add.s32 %r314, %r42, 16;
mul.wide.u32 %rd407, %r314, 2;
add.s64 %rd409, %rd144, %rd407;
mul.wide.u32 %rd410, %r42, 2;
add.s64 %rd411, %rd144, %rd410;
ld.shared.u16 %rs102, [%rd411];
ld.shared.u16 %rs103, [%rd409];

	{ cvt.f32.f16 %f23, %rs102;}


	
	{ cvt.f32.f16 %f24, %rs103;}


	setp.geu.f32	%p57, %f23, %f24;
@%p57 bra BB25_79;

cvt.u64.u32	%rd412, %r42;
add.s64 %rd414, %rd147, %rd412;
ld.shared.u8 %rs104, [%rd414];
mov.u32 %r1091, 1;
setp.ne.s16	%p58, %rs104, 0;
@%p58 bra BB25_80;

BB25_79:
cvt.u64.u32	%rd415, %r314;
add.s64 %rd417, %rd147, %rd415;
ld.shared.u8 %rs105, [%rd417];
setp.eq.s16	%p59, %rs105, 0;
selp.u32	%r1091, 1, 0, %p59;

BB25_80:
bfe.u32 %r326, %r13, 4, 1;
setp.ne.s32	%p60, %r1091, %r326;
@%p60 bra BB25_82;

mul.wide.u32 %rd418, %r42, 8;
add.s64 %rd420, %rd146, %rd418;
mul.wide.u32 %rd421, %r314, 8;
add.s64 %rd422, %rd146, %rd421;
cvt.u64.u32	%rd423, %r42;
ld.shared.u16 %rs106, [%rd411];
cvt.u64.u32	%rd427, %r314;
ld.shared.u16 %rs107, [%rd409];
st.shared.u16 [%rd411], %rs107;
st.shared.u16 [%rd409], %rs106;
ld.shared.u64 %rd430, [%rd420];
ld.shared.u64 %rd431, [%rd422];
st.shared.u64 [%rd420], %rd431;
st.shared.u64 [%rd422], %rd430;
add.s64 %rd433, %rd147, %rd423;
ld.shared.u8 %rs108, [%rd433];
add.s64 %rd434, %rd147, %rd427;
ld.shared.u8 %rs109, [%rd434];
st.shared.u8 [%rd433], %rs109;
st.shared.u8 [%rd434], %rs108;

BB25_82:
bar.sync 0;
ld.shared.u16 %rs110, [%rd307];
ld.shared.u16 %rs111, [%rd305];

	{ cvt.f32.f16 %f25, %rs110;}


	
	{ cvt.f32.f16 %f26, %rs111;}


	setp.geu.f32	%p61, %f25, %f26;
@%p61 bra BB25_84;

cvt.u64.u32	%rd440, %r32;
add.s64 %rd442, %rd147, %rd440;
ld.shared.u8 %rs112, [%rd442];
mov.u32 %r1092, 1;
setp.ne.s16	%p62, %rs112, 0;
@%p62 bra BB25_85;

BB25_84:
cvt.u64.u32	%rd443, %r238;
add.s64 %rd445, %rd147, %rd443;
ld.shared.u8 %rs113, [%rd445];
setp.eq.s16	%p63, %rs113, 0;
selp.u32	%r1092, 1, 0, %p63;

BB25_85:
bfe.u32 %r349, %r13, 4, 1;
setp.ne.s32	%p64, %r1092, %r349;
@%p64 bra BB25_87;

cvt.u64.u32	%rd446, %r32;
ld.shared.u16 %rs114, [%rd307];
cvt.u64.u32	%rd450, %r238;
ld.shared.u16 %rs115, [%rd305];
st.shared.u16 [%rd307], %rs115;
st.shared.u16 [%rd305], %rs114;
mul.wide.u32 %rd453, %r32, 8;
add.s64 %rd455, %rd146, %rd453;
ld.shared.u64 %rd456, [%rd455];
mul.wide.u32 %rd457, %r238, 8;
add.s64 %rd458, %rd146, %rd457;
ld.shared.u64 %rd459, [%rd458];
st.shared.u64 [%rd455], %rd459;
st.shared.u64 [%rd458], %rd456;
add.s64 %rd461, %rd147, %rd446;
ld.shared.u8 %rs116, [%rd461];
add.s64 %rd462, %rd147, %rd450;
ld.shared.u8 %rs117, [%rd462];
st.shared.u8 [%rd461], %rs117;
st.shared.u8 [%rd462], %rs116;

BB25_87:
bar.sync 0;
ld.shared.u16 %rs118, [%rd231];
ld.shared.u16 %rs119, [%rd229];

	{ cvt.f32.f16 %f27, %rs118;}


	
	{ cvt.f32.f16 %f28, %rs119;}


	setp.geu.f32	%p65, %f27, %f28;
@%p65 bra BB25_89;

cvt.u64.u32	%rd468, %r24;
add.s64 %rd470, %rd147, %rd468;
ld.shared.u8 %rs120, [%rd470];
mov.u32 %r1093, 1;
setp.ne.s16	%p66, %rs120, 0;
@%p66 bra BB25_90;

BB25_89:
cvt.u64.u32	%rd471, %r184;
add.s64 %rd473, %rd147, %rd471;
ld.shared.u8 %rs121, [%rd473];
setp.eq.s16	%p67, %rs121, 0;
selp.u32	%r1093, 1, 0, %p67;

BB25_90:
bfe.u32 %r371, %r13, 4, 1;
setp.ne.s32	%p68, %r1093, %r371;
@%p68 bra BB25_92;

cvt.u64.u32	%rd474, %r24;
ld.shared.u16 %rs122, [%rd231];
cvt.u64.u32	%rd478, %r184;
ld.shared.u16 %rs123, [%rd229];
st.shared.u16 [%rd231], %rs123;
st.shared.u16 [%rd229], %rs122;
mul.wide.u32 %rd481, %r24, 8;
add.s64 %rd483, %rd146, %rd481;
ld.shared.u64 %rd484, [%rd483];
mul.wide.u32 %rd485, %r184, 8;
add.s64 %rd486, %rd146, %rd485;
ld.shared.u64 %rd487, [%rd486];
st.shared.u64 [%rd483], %rd487;
st.shared.u64 [%rd486], %rd484;
add.s64 %rd489, %rd147, %rd474;
ld.shared.u8 %rs124, [%rd489];
add.s64 %rd490, %rd147, %rd478;
ld.shared.u8 %rs125, [%rd490];
st.shared.u8 [%rd489], %rs125;
st.shared.u8 [%rd490], %rs124;

BB25_92:
bar.sync 0;
ld.shared.u16 %rs126, [%rd183];
ld.shared.u16 %rs127, [%rd181];

	{ cvt.f32.f16 %f29, %rs126;}


	
	{ cvt.f32.f16 %f30, %rs127;}


	setp.geu.f32	%p69, %f29, %f30;
@%p69 bra BB25_94;

cvt.u64.u32	%rd496, %r18;
add.s64 %rd498, %rd147, %rd496;
ld.shared.u8 %rs128, [%rd498];
mov.u32 %r1094, 1;
setp.ne.s16	%p70, %rs128, 0;
@%p70 bra BB25_95;

BB25_94:
cvt.u64.u32	%rd499, %r152;
add.s64 %rd501, %rd147, %rd499;
ld.shared.u8 %rs129, [%rd501];
setp.eq.s16	%p71, %rs129, 0;
selp.u32	%r1094, 1, 0, %p71;

BB25_95:
bfe.u32 %r393, %r13, 4, 1;
setp.ne.s32	%p72, %r1094, %r393;
@%p72 bra BB25_97;

cvt.u64.u32	%rd502, %r18;
ld.shared.u16 %rs130, [%rd183];
cvt.u64.u32	%rd506, %r152;
ld.shared.u16 %rs131, [%rd181];
st.shared.u16 [%rd183], %rs131;
st.shared.u16 [%rd181], %rs130;
mul.wide.u32 %rd509, %r18, 8;
add.s64 %rd511, %rd146, %rd509;
ld.shared.u64 %rd512, [%rd511];
mul.wide.u32 %rd513, %r152, 8;
add.s64 %rd514, %rd146, %rd513;
ld.shared.u64 %rd515, [%rd514];
st.shared.u64 [%rd511], %rd515;
st.shared.u64 [%rd514], %rd512;
add.s64 %rd517, %rd147, %rd502;
ld.shared.u8 %rs132, [%rd517];
add.s64 %rd518, %rd147, %rd506;
ld.shared.u8 %rs133, [%rd518];
st.shared.u8 [%rd517], %rs133;
st.shared.u8 [%rd518], %rs132;

BB25_97:
bar.sync 0;
ld.shared.u16 %rs134, [%rd161];
ld.shared.u16 %rs135, [%rd161+2];

	{ cvt.f32.f16 %f31, %rs134;}


	
	{ cvt.f32.f16 %f32, %rs135;}


	setp.geu.f32	%p73, %f31, %f32;
@%p73 bra BB25_99;

cvt.u64.u32	%rd522, %r140;
add.s64 %rd524, %rd147, %rd522;
ld.shared.u8 %rs136, [%rd524];
mov.u32 %r1095, 1;
setp.ne.s16	%p74, %rs136, 0;
@%p74 bra BB25_100;

BB25_99:
cvt.u64.u32	%rd525, %r140;
add.s64 %rd527, %rd147, %rd525;
ld.shared.u8 %rs137, [%rd527+1];
setp.eq.s16	%p75, %rs137, 0;
selp.u32	%r1095, 1, 0, %p75;

BB25_100:
bfe.u32 %r407, %r13, 4, 1;
setp.ne.s32	%p76, %r1095, %r407;
@%p76 bra BB25_102;

cvt.u64.u32	%rd528, %r140;
ld.shared.u16 %rs138, [%rd161];
ld.shared.u16 %rs139, [%rd161+2];
st.shared.u16 [%rd161], %rs139;
st.shared.u16 [%rd161+2], %rs138;
mul.wide.u32 %rd532, %r140, 8;
add.s64 %rd534, %rd146, %rd532;
ld.shared.u64 %rd535, [%rd534];
ld.shared.u64 %rd536, [%rd534+8];
st.shared.u64 [%rd534], %rd536;
st.shared.u64 [%rd534+8], %rd535;
add.s64 %rd538, %rd147, %rd528;
ld.shared.u8 %rs140, [%rd538];
ld.shared.u8 %rs141, [%rd538+1];
st.shared.u8 [%rd538], %rs141;
st.shared.u8 [%rd538+1], %rs140;

BB25_102:
bar.sync 0;
and.b32 %r410, %r13, 31;
sub.s32 %r54, %r140, %r410;
add.s32 %r412, %r54, 32;
mul.wide.u32 %rd539, %r412, 2;
add.s64 %rd541, %rd144, %rd539;
mul.wide.u32 %rd542, %r54, 2;
add.s64 %rd543, %rd144, %rd542;
ld.shared.u16 %rs142, [%rd543];
ld.shared.u16 %rs143, [%rd541];

	{ cvt.f32.f16 %f33, %rs142;}


	
	{ cvt.f32.f16 %f34, %rs143;}


	setp.geu.f32	%p77, %f33, %f34;
@%p77 bra BB25_104;

cvt.u64.u32	%rd544, %r54;
add.s64 %rd546, %rd147, %rd544;
ld.shared.u8 %rs144, [%rd546];
mov.u32 %r1096, 1;
setp.ne.s16	%p78, %rs144, 0;
@%p78 bra BB25_105;

BB25_104:
cvt.u64.u32	%rd547, %r412;
add.s64 %rd549, %rd147, %rd547;
ld.shared.u8 %rs145, [%rd549];
setp.eq.s16	%p79, %rs145, 0;
selp.u32	%r1096, 1, 0, %p79;

BB25_105:
bfe.u32 %r424, %r13, 5, 1;
setp.ne.s32	%p80, %r1096, %r424;
@%p80 bra BB25_107;

mul.wide.u32 %rd550, %r54, 8;
add.s64 %rd552, %rd146, %rd550;
mul.wide.u32 %rd553, %r412, 8;
add.s64 %rd554, %rd146, %rd553;
cvt.u64.u32	%rd555, %r54;
ld.shared.u16 %rs146, [%rd543];
cvt.u64.u32	%rd559, %r412;
ld.shared.u16 %rs147, [%rd541];
st.shared.u16 [%rd543], %rs147;
st.shared.u16 [%rd541], %rs146;
ld.shared.u64 %rd562, [%rd552];
ld.shared.u64 %rd563, [%rd554];
st.shared.u64 [%rd552], %rd563;
st.shared.u64 [%rd554], %rd562;
add.s64 %rd565, %rd147, %rd555;
ld.shared.u8 %rs148, [%rd565];
add.s64 %rd566, %rd147, %rd559;
ld.shared.u8 %rs149, [%rd566];
st.shared.u8 [%rd565], %rs149;
st.shared.u8 [%rd566], %rs148;

BB25_107:
bar.sync 0;
ld.shared.u16 %rs150, [%rd411];
ld.shared.u16 %rs151, [%rd409];

	{ cvt.f32.f16 %f35, %rs150;}


	
	{ cvt.f32.f16 %f36, %rs151;}


	setp.geu.f32	%p81, %f35, %f36;
@%p81 bra BB25_109;

cvt.u64.u32	%rd572, %r42;
add.s64 %rd574, %rd147, %rd572;
ld.shared.u8 %rs152, [%rd574];
mov.u32 %r1097, 1;
setp.ne.s16	%p82, %rs152, 0;
@%p82 bra BB25_110;

BB25_109:
cvt.u64.u32	%rd575, %r314;
add.s64 %rd577, %rd147, %rd575;
ld.shared.u8 %rs153, [%rd577];
setp.eq.s16	%p83, %rs153, 0;
selp.u32	%r1097, 1, 0, %p83;

BB25_110:
bfe.u32 %r447, %r13, 5, 1;
setp.ne.s32	%p84, %r1097, %r447;
@%p84 bra BB25_112;

cvt.u64.u32	%rd578, %r42;
ld.shared.u16 %rs154, [%rd411];
cvt.u64.u32	%rd582, %r314;
ld.shared.u16 %rs155, [%rd409];
st.shared.u16 [%rd411], %rs155;
st.shared.u16 [%rd409], %rs154;
mul.wide.u32 %rd585, %r42, 8;
add.s64 %rd587, %rd146, %rd585;
ld.shared.u64 %rd588, [%rd587];
mul.wide.u32 %rd589, %r314, 8;
add.s64 %rd590, %rd146, %rd589;
ld.shared.u64 %rd591, [%rd590];
st.shared.u64 [%rd587], %rd591;
st.shared.u64 [%rd590], %rd588;
add.s64 %rd593, %rd147, %rd578;
ld.shared.u8 %rs156, [%rd593];
add.s64 %rd594, %rd147, %rd582;
ld.shared.u8 %rs157, [%rd594];
st.shared.u8 [%rd593], %rs157;
st.shared.u8 [%rd594], %rs156;

BB25_112:
bar.sync 0;
ld.shared.u16 %rs158, [%rd307];
ld.shared.u16 %rs159, [%rd305];

	{ cvt.f32.f16 %f37, %rs158;}


	
	{ cvt.f32.f16 %f38, %rs159;}


	setp.geu.f32	%p85, %f37, %f38;
@%p85 bra BB25_114;

cvt.u64.u32	%rd600, %r32;
add.s64 %rd602, %rd147, %rd600;
ld.shared.u8 %rs160, [%rd602];
mov.u32 %r1098, 1;
setp.ne.s16	%p86, %rs160, 0;
@%p86 bra BB25_115;

BB25_114:
cvt.u64.u32	%rd603, %r238;
add.s64 %rd605, %rd147, %rd603;
ld.shared.u8 %rs161, [%rd605];
setp.eq.s16	%p87, %rs161, 0;
selp.u32	%r1098, 1, 0, %p87;

BB25_115:
bfe.u32 %r469, %r13, 5, 1;
setp.ne.s32	%p88, %r1098, %r469;
@%p88 bra BB25_117;

cvt.u64.u32	%rd606, %r32;
ld.shared.u16 %rs162, [%rd307];
cvt.u64.u32	%rd610, %r238;
ld.shared.u16 %rs163, [%rd305];
st.shared.u16 [%rd307], %rs163;
st.shared.u16 [%rd305], %rs162;
mul.wide.u32 %rd613, %r32, 8;
add.s64 %rd615, %rd146, %rd613;
ld.shared.u64 %rd616, [%rd615];
mul.wide.u32 %rd617, %r238, 8;
add.s64 %rd618, %rd146, %rd617;
ld.shared.u64 %rd619, [%rd618];
st.shared.u64 [%rd615], %rd619;
st.shared.u64 [%rd618], %rd616;
add.s64 %rd621, %rd147, %rd606;
ld.shared.u8 %rs164, [%rd621];
add.s64 %rd622, %rd147, %rd610;
ld.shared.u8 %rs165, [%rd622];
st.shared.u8 [%rd621], %rs165;
st.shared.u8 [%rd622], %rs164;

BB25_117:
bar.sync 0;
ld.shared.u16 %rs166, [%rd231];
ld.shared.u16 %rs167, [%rd229];

	{ cvt.f32.f16 %f39, %rs166;}


	
	{ cvt.f32.f16 %f40, %rs167;}


	setp.geu.f32	%p89, %f39, %f40;
@%p89 bra BB25_119;

cvt.u64.u32	%rd628, %r24;
add.s64 %rd630, %rd147, %rd628;
ld.shared.u8 %rs168, [%rd630];
mov.u32 %r1099, 1;
setp.ne.s16	%p90, %rs168, 0;
@%p90 bra BB25_120;

BB25_119:
cvt.u64.u32	%rd631, %r184;
add.s64 %rd633, %rd147, %rd631;
ld.shared.u8 %rs169, [%rd633];
setp.eq.s16	%p91, %rs169, 0;
selp.u32	%r1099, 1, 0, %p91;

BB25_120:
bfe.u32 %r491, %r13, 5, 1;
setp.ne.s32	%p92, %r1099, %r491;
@%p92 bra BB25_122;

cvt.u64.u32	%rd634, %r24;
ld.shared.u16 %rs170, [%rd231];
cvt.u64.u32	%rd638, %r184;
ld.shared.u16 %rs171, [%rd229];
st.shared.u16 [%rd231], %rs171;
st.shared.u16 [%rd229], %rs170;
mul.wide.u32 %rd641, %r24, 8;
add.s64 %rd643, %rd146, %rd641;
ld.shared.u64 %rd644, [%rd643];
mul.wide.u32 %rd645, %r184, 8;
add.s64 %rd646, %rd146, %rd645;
ld.shared.u64 %rd647, [%rd646];
st.shared.u64 [%rd643], %rd647;
st.shared.u64 [%rd646], %rd644;
add.s64 %rd649, %rd147, %rd634;
ld.shared.u8 %rs172, [%rd649];
add.s64 %rd650, %rd147, %rd638;
ld.shared.u8 %rs173, [%rd650];
st.shared.u8 [%rd649], %rs173;
st.shared.u8 [%rd650], %rs172;

BB25_122:
bar.sync 0;
ld.shared.u16 %rs174, [%rd183];
ld.shared.u16 %rs175, [%rd181];

	{ cvt.f32.f16 %f41, %rs174;}


	
	{ cvt.f32.f16 %f42, %rs175;}


	setp.geu.f32	%p93, %f41, %f42;
@%p93 bra BB25_124;

cvt.u64.u32	%rd656, %r18;
add.s64 %rd658, %rd147, %rd656;
ld.shared.u8 %rs176, [%rd658];
mov.u32 %r1100, 1;
setp.ne.s16	%p94, %rs176, 0;
@%p94 bra BB25_125;

BB25_124:
cvt.u64.u32	%rd659, %r152;
add.s64 %rd661, %rd147, %rd659;
ld.shared.u8 %rs177, [%rd661];
setp.eq.s16	%p95, %rs177, 0;
selp.u32	%r1100, 1, 0, %p95;

BB25_125:
bfe.u32 %r513, %r13, 5, 1;
setp.ne.s32	%p96, %r1100, %r513;
@%p96 bra BB25_127;

cvt.u64.u32	%rd662, %r18;
ld.shared.u16 %rs178, [%rd183];
cvt.u64.u32	%rd666, %r152;
ld.shared.u16 %rs179, [%rd181];
st.shared.u16 [%rd183], %rs179;
st.shared.u16 [%rd181], %rs178;
mul.wide.u32 %rd669, %r18, 8;
add.s64 %rd671, %rd146, %rd669;
ld.shared.u64 %rd672, [%rd671];
mul.wide.u32 %rd673, %r152, 8;
add.s64 %rd674, %rd146, %rd673;
ld.shared.u64 %rd675, [%rd674];
st.shared.u64 [%rd671], %rd675;
st.shared.u64 [%rd674], %rd672;
add.s64 %rd677, %rd147, %rd662;
ld.shared.u8 %rs180, [%rd677];
add.s64 %rd678, %rd147, %rd666;
ld.shared.u8 %rs181, [%rd678];
st.shared.u8 [%rd677], %rs181;
st.shared.u8 [%rd678], %rs180;

BB25_127:
bar.sync 0;
ld.shared.u16 %rs182, [%rd161];
ld.shared.u16 %rs183, [%rd161+2];

	{ cvt.f32.f16 %f43, %rs182;}


	
	{ cvt.f32.f16 %f44, %rs183;}


	setp.geu.f32	%p97, %f43, %f44;
@%p97 bra BB25_129;

cvt.u64.u32	%rd682, %r140;
add.s64 %rd684, %rd147, %rd682;
ld.shared.u8 %rs184, [%rd684];
mov.u32 %r1101, 1;
setp.ne.s16	%p98, %rs184, 0;
@%p98 bra BB25_130;

BB25_129:
cvt.u64.u32	%rd685, %r140;
add.s64 %rd687, %rd147, %rd685;
ld.shared.u8 %rs185, [%rd687+1];
setp.eq.s16	%p99, %rs185, 0;
selp.u32	%r1101, 1, 0, %p99;

BB25_130:
bfe.u32 %r527, %r13, 5, 1;
setp.ne.s32	%p100, %r1101, %r527;
@%p100 bra BB25_132;

cvt.u64.u32	%rd688, %r140;
ld.shared.u16 %rs186, [%rd161];
ld.shared.u16 %rs187, [%rd161+2];
st.shared.u16 [%rd161], %rs187;
st.shared.u16 [%rd161+2], %rs186;
mul.wide.u32 %rd692, %r140, 8;
add.s64 %rd694, %rd146, %rd692;
ld.shared.u64 %rd695, [%rd694];
ld.shared.u64 %rd696, [%rd694+8];
st.shared.u64 [%rd694], %rd696;
st.shared.u64 [%rd694+8], %rd695;
add.s64 %rd698, %rd147, %rd688;
ld.shared.u8 %rs188, [%rd698];
ld.shared.u8 %rs189, [%rd698+1];
st.shared.u8 [%rd698], %rs189;
st.shared.u8 [%rd698+1], %rs188;

BB25_132:
bar.sync 0;
and.b32 %r530, %r13, 63;
sub.s32 %r68, %r140, %r530;
add.s32 %r532, %r68, 64;
mul.wide.u32 %rd699, %r532, 2;
add.s64 %rd701, %rd144, %rd699;
mul.wide.u32 %rd702, %r68, 2;
add.s64 %rd703, %rd144, %rd702;
ld.shared.u16 %rs190, [%rd703];
ld.shared.u16 %rs191, [%rd701];

	{ cvt.f32.f16 %f45, %rs190;}


	
	{ cvt.f32.f16 %f46, %rs191;}


	setp.geu.f32	%p101, %f45, %f46;
@%p101 bra BB25_134;

cvt.u64.u32	%rd704, %r68;
add.s64 %rd706, %rd147, %rd704;
ld.shared.u8 %rs192, [%rd706];
mov.u32 %r1102, 1;
setp.ne.s16	%p102, %rs192, 0;
@%p102 bra BB25_135;

BB25_134:
cvt.u64.u32	%rd707, %r532;
add.s64 %rd709, %rd147, %rd707;
ld.shared.u8 %rs193, [%rd709];
setp.eq.s16	%p103, %rs193, 0;
selp.u32	%r1102, 1, 0, %p103;

BB25_135:
bfe.u32 %r544, %r13, 6, 1;
setp.ne.s32	%p104, %r1102, %r544;
@%p104 bra BB25_137;

mul.wide.u32 %rd710, %r68, 8;
add.s64 %rd712, %rd146, %rd710;
mul.wide.u32 %rd713, %r532, 8;
add.s64 %rd714, %rd146, %rd713;
cvt.u64.u32	%rd715, %r68;
ld.shared.u16 %rs194, [%rd703];
cvt.u64.u32	%rd719, %r532;
ld.shared.u16 %rs195, [%rd701];
st.shared.u16 [%rd703], %rs195;
st.shared.u16 [%rd701], %rs194;
ld.shared.u64 %rd722, [%rd712];
ld.shared.u64 %rd723, [%rd714];
st.shared.u64 [%rd712], %rd723;
st.shared.u64 [%rd714], %rd722;
add.s64 %rd725, %rd147, %rd715;
ld.shared.u8 %rs196, [%rd725];
add.s64 %rd726, %rd147, %rd719;
ld.shared.u8 %rs197, [%rd726];
st.shared.u8 [%rd725], %rs197;
st.shared.u8 [%rd726], %rs196;

BB25_137:
bar.sync 0;
ld.shared.u16 %rs198, [%rd543];
ld.shared.u16 %rs199, [%rd541];

	{ cvt.f32.f16 %f47, %rs198;}


	
	{ cvt.f32.f16 %f48, %rs199;}


	setp.geu.f32	%p105, %f47, %f48;
@%p105 bra BB25_139;

cvt.u64.u32	%rd732, %r54;
add.s64 %rd734, %rd147, %rd732;
ld.shared.u8 %rs200, [%rd734];
mov.u32 %r1103, 1;
setp.ne.s16	%p106, %rs200, 0;
@%p106 bra BB25_140;

BB25_139:
cvt.u64.u32	%rd735, %r412;
add.s64 %rd737, %rd147, %rd735;
ld.shared.u8 %rs201, [%rd737];
setp.eq.s16	%p107, %rs201, 0;
selp.u32	%r1103, 1, 0, %p107;

BB25_140:
bfe.u32 %r567, %r13, 6, 1;
setp.ne.s32	%p108, %r1103, %r567;
@%p108 bra BB25_142;

cvt.u64.u32	%rd738, %r54;
ld.shared.u16 %rs202, [%rd543];
cvt.u64.u32	%rd742, %r412;
ld.shared.u16 %rs203, [%rd541];
st.shared.u16 [%rd543], %rs203;
st.shared.u16 [%rd541], %rs202;
mul.wide.u32 %rd745, %r54, 8;
add.s64 %rd747, %rd146, %rd745;
ld.shared.u64 %rd748, [%rd747];
mul.wide.u32 %rd749, %r412, 8;
add.s64 %rd750, %rd146, %rd749;
ld.shared.u64 %rd751, [%rd750];
st.shared.u64 [%rd747], %rd751;
st.shared.u64 [%rd750], %rd748;
add.s64 %rd753, %rd147, %rd738;
ld.shared.u8 %rs204, [%rd753];
add.s64 %rd754, %rd147, %rd742;
ld.shared.u8 %rs205, [%rd754];
st.shared.u8 [%rd753], %rs205;
st.shared.u8 [%rd754], %rs204;

BB25_142:
bar.sync 0;
ld.shared.u16 %rs206, [%rd411];
ld.shared.u16 %rs207, [%rd409];

	{ cvt.f32.f16 %f49, %rs206;}


	
	{ cvt.f32.f16 %f50, %rs207;}


	setp.geu.f32	%p109, %f49, %f50;
@%p109 bra BB25_144;

cvt.u64.u32	%rd760, %r42;
add.s64 %rd762, %rd147, %rd760;
ld.shared.u8 %rs208, [%rd762];
mov.u32 %r1104, 1;
setp.ne.s16	%p110, %rs208, 0;
@%p110 bra BB25_145;

BB25_144:
cvt.u64.u32	%rd763, %r314;
add.s64 %rd765, %rd147, %rd763;
ld.shared.u8 %rs209, [%rd765];
setp.eq.s16	%p111, %rs209, 0;
selp.u32	%r1104, 1, 0, %p111;

BB25_145:
bfe.u32 %r589, %r13, 6, 1;
setp.ne.s32	%p112, %r1104, %r589;
@%p112 bra BB25_147;

cvt.u64.u32	%rd766, %r42;
ld.shared.u16 %rs210, [%rd411];
cvt.u64.u32	%rd770, %r314;
ld.shared.u16 %rs211, [%rd409];
st.shared.u16 [%rd411], %rs211;
st.shared.u16 [%rd409], %rs210;
mul.wide.u32 %rd773, %r42, 8;
add.s64 %rd775, %rd146, %rd773;
ld.shared.u64 %rd776, [%rd775];
mul.wide.u32 %rd777, %r314, 8;
add.s64 %rd778, %rd146, %rd777;
ld.shared.u64 %rd779, [%rd778];
st.shared.u64 [%rd775], %rd779;
st.shared.u64 [%rd778], %rd776;
add.s64 %rd781, %rd147, %rd766;
ld.shared.u8 %rs212, [%rd781];
add.s64 %rd782, %rd147, %rd770;
ld.shared.u8 %rs213, [%rd782];
st.shared.u8 [%rd781], %rs213;
st.shared.u8 [%rd782], %rs212;

BB25_147:
bar.sync 0;
ld.shared.u16 %rs214, [%rd307];
ld.shared.u16 %rs215, [%rd305];

	{ cvt.f32.f16 %f51, %rs214;}


	
	{ cvt.f32.f16 %f52, %rs215;}


	setp.geu.f32	%p113, %f51, %f52;
@%p113 bra BB25_149;

cvt.u64.u32	%rd788, %r32;
add.s64 %rd790, %rd147, %rd788;
ld.shared.u8 %rs216, [%rd790];
mov.u32 %r1105, 1;
setp.ne.s16	%p114, %rs216, 0;
@%p114 bra BB25_150;

BB25_149:
add.s32 %r1071, %r32, 8;
cvt.u64.u32	%rd791, %r1071;
add.s64 %rd793, %rd147, %rd791;
ld.shared.u8 %rs217, [%rd793];
setp.eq.s16	%p115, %rs217, 0;
selp.u32	%r1105, 1, 0, %p115;

BB25_150:
bfe.u32 %r611, %r13, 6, 1;
setp.ne.s32	%p116, %r1105, %r611;
@%p116 bra BB25_152;

add.s32 %r1076, %r32, 8;
cvt.u64.u32	%rd794, %r32;
ld.shared.u16 %rs218, [%rd307];
cvt.u64.u32	%rd798, %r1076;
ld.shared.u16 %rs219, [%rd305];
st.shared.u16 [%rd307], %rs219;
st.shared.u16 [%rd305], %rs218;
mul.wide.u32 %rd801, %r32, 8;
add.s64 %rd803, %rd146, %rd801;
ld.shared.u64 %rd804, [%rd803];
mul.wide.u32 %rd805, %r1076, 8;
add.s64 %rd806, %rd146, %rd805;
ld.shared.u64 %rd807, [%rd806];
st.shared.u64 [%rd803], %rd807;
st.shared.u64 [%rd806], %rd804;
add.s64 %rd809, %rd147, %rd794;
ld.shared.u8 %rs220, [%rd809];
add.s64 %rd810, %rd147, %rd798;
ld.shared.u8 %rs221, [%rd810];
st.shared.u8 [%rd809], %rs221;
st.shared.u8 [%rd810], %rs220;

BB25_152:
bar.sync 0;
ld.shared.u16 %rs222, [%rd231];
ld.shared.u16 %rs223, [%rd229];

	{ cvt.f32.f16 %f53, %rs222;}


	
	{ cvt.f32.f16 %f54, %rs223;}


	setp.geu.f32	%p117, %f53, %f54;
@%p117 bra BB25_154;

cvt.u64.u32	%rd816, %r24;
add.s64 %rd818, %rd147, %rd816;
ld.shared.u8 %rs224, [%rd818];
mov.u32 %r1106, 1;
setp.ne.s16	%p118, %rs224, 0;
@%p118 bra BB25_155;

BB25_154:
add.s32 %r1072, %r24, 4;
cvt.u64.u32	%rd819, %r1072;
add.s64 %rd821, %rd147, %rd819;
ld.shared.u8 %rs225, [%rd821];
setp.eq.s16	%p119, %rs225, 0;
selp.u32	%r1106, 1, 0, %p119;

BB25_155:
bfe.u32 %r633, %r13, 6, 1;
setp.ne.s32	%p120, %r1106, %r633;
@%p120 bra BB25_157;

add.s32 %r1075, %r24, 4;
cvt.u64.u32	%rd822, %r24;
ld.shared.u16 %rs226, [%rd231];
cvt.u64.u32	%rd826, %r1075;
ld.shared.u16 %rs227, [%rd229];
st.shared.u16 [%rd231], %rs227;
st.shared.u16 [%rd229], %rs226;
mul.wide.u32 %rd829, %r24, 8;
add.s64 %rd831, %rd146, %rd829;
ld.shared.u64 %rd832, [%rd831];
mul.wide.u32 %rd833, %r1075, 8;
add.s64 %rd834, %rd146, %rd833;
ld.shared.u64 %rd835, [%rd834];
st.shared.u64 [%rd831], %rd835;
st.shared.u64 [%rd834], %rd832;
add.s64 %rd837, %rd147, %rd822;
ld.shared.u8 %rs228, [%rd837];
add.s64 %rd838, %rd147, %rd826;
ld.shared.u8 %rs229, [%rd838];
st.shared.u8 [%rd837], %rs229;
st.shared.u8 [%rd838], %rs228;

BB25_157:
bar.sync 0;
ld.shared.u16 %rs230, [%rd183];
ld.shared.u16 %rs231, [%rd181];

	{ cvt.f32.f16 %f55, %rs230;}


	
	{ cvt.f32.f16 %f56, %rs231;}


	setp.geu.f32	%p121, %f55, %f56;
@%p121 bra BB25_159;

cvt.u64.u32	%rd844, %r18;
add.s64 %rd846, %rd147, %rd844;
ld.shared.u8 %rs232, [%rd846];
mov.u32 %r1107, 1;
setp.ne.s16	%p122, %rs232, 0;
@%p122 bra BB25_160;

BB25_159:
add.s32 %r1073, %r18, 2;
cvt.u64.u32	%rd847, %r1073;
add.s64 %rd849, %rd147, %rd847;
ld.shared.u8 %rs233, [%rd849];
setp.eq.s16	%p123, %rs233, 0;
selp.u32	%r1107, 1, 0, %p123;

BB25_160:
bfe.u32 %r655, %r13, 6, 1;
setp.ne.s32	%p124, %r1107, %r655;
@%p124 bra BB25_162;

add.s32 %r1074, %r18, 2;
cvt.u64.u32	%rd850, %r18;
ld.shared.u16 %rs234, [%rd183];
cvt.u64.u32	%rd854, %r1074;
ld.shared.u16 %rs235, [%rd181];
st.shared.u16 [%rd183], %rs235;
st.shared.u16 [%rd181], %rs234;
mul.wide.u32 %rd857, %r18, 8;
add.s64 %rd859, %rd146, %rd857;
ld.shared.u64 %rd860, [%rd859];
mul.wide.u32 %rd861, %r1074, 8;
add.s64 %rd862, %rd146, %rd861;
ld.shared.u64 %rd863, [%rd862];
st.shared.u64 [%rd859], %rd863;
st.shared.u64 [%rd862], %rd860;
add.s64 %rd865, %rd147, %rd850;
ld.shared.u8 %rs236, [%rd865];
add.s64 %rd866, %rd147, %rd854;
ld.shared.u8 %rs237, [%rd866];
st.shared.u8 [%rd865], %rs237;
st.shared.u8 [%rd866], %rs236;

BB25_162:
bar.sync 0;
ld.shared.u16 %rs238, [%rd161];
ld.shared.u16 %rs239, [%rd161+2];

	{ cvt.f32.f16 %f57, %rs238;}


	
	{ cvt.f32.f16 %f58, %rs239;}


	setp.geu.f32	%p125, %f57, %f58;
@%p125 bra BB25_164;

cvt.u64.u32	%rd870, %r140;
add.s64 %rd872, %rd147, %rd870;
ld.shared.u8 %rs240, [%rd872];
mov.u32 %r1108, 1;
setp.ne.s16	%p126, %rs240, 0;
@%p126 bra BB25_165;

BB25_164:
cvt.u64.u32	%rd873, %r140;
add.s64 %rd875, %rd147, %rd873;
ld.shared.u8 %rs241, [%rd875+1];
setp.eq.s16	%p127, %rs241, 0;
selp.u32	%r1108, 1, 0, %p127;

BB25_165:
bfe.u32 %r669, %r13, 6, 1;
setp.ne.s32	%p128, %r1108, %r669;
@%p128 bra BB25_167;

cvt.u64.u32	%rd876, %r140;
ld.shared.u16 %rs242, [%rd161];
ld.shared.u16 %rs243, [%rd161+2];
st.shared.u16 [%rd161], %rs243;
st.shared.u16 [%rd161+2], %rs242;
mul.wide.u32 %rd880, %r140, 8;
add.s64 %rd882, %rd146, %rd880;
ld.shared.u64 %rd883, [%rd882];
ld.shared.u64 %rd884, [%rd882+8];
st.shared.u64 [%rd882], %rd884;
st.shared.u64 [%rd882+8], %rd883;
add.s64 %rd886, %rd147, %rd876;
ld.shared.u8 %rs244, [%rd886];
ld.shared.u8 %rs245, [%rd886+1];
st.shared.u8 [%rd886], %rs245;
st.shared.u8 [%rd886+1], %rs244;

BB25_167:
bar.sync 0;
and.b32 %r672, %r13, 127;
sub.s32 %r84, %r140, %r672;
add.s32 %r674, %r84, 128;
mul.wide.u32 %rd887, %r674, 2;
add.s64 %rd889, %rd144, %rd887;
mul.wide.u32 %rd890, %r84, 2;
add.s64 %rd891, %rd144, %rd890;
ld.shared.u16 %rs246, [%rd891];
ld.shared.u16 %rs247, [%rd889];

	{ cvt.f32.f16 %f59, %rs246;}


	
	{ cvt.f32.f16 %f60, %rs247;}


	setp.geu.f32	%p129, %f59, %f60;
@%p129 bra BB25_169;

cvt.u64.u32	%rd892, %r84;
add.s64 %rd894, %rd147, %rd892;
ld.shared.u8 %rs248, [%rd894];
mov.u32 %r1109, 1;
setp.ne.s16	%p130, %rs248, 0;
@%p130 bra BB25_170;

BB25_169:
add.s32 %r1055, %r84, 128;
cvt.u64.u32	%rd895, %r1055;
add.s64 %rd897, %rd147, %rd895;
ld.shared.u8 %rs249, [%rd897];
setp.eq.s16	%p131, %rs249, 0;
selp.u32	%r1109, 1, 0, %p131;

BB25_170:
bfe.u32 %r686, %r13, 7, 1;
setp.ne.s32	%p132, %r1109, %r686;
@%p132 bra BB25_172;

add.s32 %r1068, %r84, 128;
mul.wide.u32 %rd898, %r84, 8;
add.s64 %rd900, %rd146, %rd898;
mul.wide.u32 %rd901, %r1068, 8;
add.s64 %rd902, %rd146, %rd901;
cvt.u64.u32	%rd903, %r84;
ld.shared.u16 %rs250, [%rd891];
cvt.u64.u32	%rd907, %r1068;
ld.shared.u16 %rs251, [%rd889];
st.shared.u16 [%rd891], %rs251;
st.shared.u16 [%rd889], %rs250;
ld.shared.u64 %rd910, [%rd900];
ld.shared.u64 %rd911, [%rd902];
st.shared.u64 [%rd900], %rd911;
st.shared.u64 [%rd902], %rd910;
add.s64 %rd913, %rd147, %rd903;
ld.shared.u8 %rs252, [%rd913];
add.s64 %rd914, %rd147, %rd907;
ld.shared.u8 %rs253, [%rd914];
st.shared.u8 [%rd913], %rs253;
st.shared.u8 [%rd914], %rs252;

BB25_172:
bar.sync 0;
ld.shared.u16 %rs254, [%rd703];
ld.shared.u16 %rs255, [%rd701];

	{ cvt.f32.f16 %f61, %rs254;}


	
	{ cvt.f32.f16 %f62, %rs255;}


	setp.geu.f32	%p133, %f61, %f62;
@%p133 bra BB25_174;

cvt.u64.u32	%rd920, %r68;
add.s64 %rd922, %rd147, %rd920;
ld.shared.u8 %rs256, [%rd922];
mov.u32 %r1110, 1;
setp.ne.s16	%p134, %rs256, 0;
@%p134 bra BB25_175;

BB25_174:
add.s32 %r1056, %r68, 64;
cvt.u64.u32	%rd923, %r1056;
add.s64 %rd925, %rd147, %rd923;
ld.shared.u8 %rs257, [%rd925];
setp.eq.s16	%p135, %rs257, 0;
selp.u32	%r1110, 1, 0, %p135;

BB25_175:
bfe.u32 %r709, %r13, 7, 1;
setp.ne.s32	%p136, %r1110, %r709;
@%p136 bra BB25_177;

add.s32 %r1067, %r68, 64;
cvt.u64.u32	%rd926, %r68;
ld.shared.u16 %rs258, [%rd703];
cvt.u64.u32	%rd930, %r1067;
ld.shared.u16 %rs259, [%rd701];
st.shared.u16 [%rd703], %rs259;
st.shared.u16 [%rd701], %rs258;
mul.wide.u32 %rd933, %r68, 8;
add.s64 %rd935, %rd146, %rd933;
ld.shared.u64 %rd936, [%rd935];
mul.wide.u32 %rd937, %r1067, 8;
add.s64 %rd938, %rd146, %rd937;
ld.shared.u64 %rd939, [%rd938];
st.shared.u64 [%rd935], %rd939;
st.shared.u64 [%rd938], %rd936;
add.s64 %rd941, %rd147, %rd926;
ld.shared.u8 %rs260, [%rd941];
add.s64 %rd942, %rd147, %rd930;
ld.shared.u8 %rs261, [%rd942];
st.shared.u8 [%rd941], %rs261;
st.shared.u8 [%rd942], %rs260;

BB25_177:
bar.sync 0;
ld.shared.u16 %rs262, [%rd543];
ld.shared.u16 %rs263, [%rd541];

	{ cvt.f32.f16 %f63, %rs262;}


	
	{ cvt.f32.f16 %f64, %rs263;}


	setp.geu.f32	%p137, %f63, %f64;
@%p137 bra BB25_179;

cvt.u64.u32	%rd948, %r54;
add.s64 %rd950, %rd147, %rd948;
ld.shared.u8 %rs264, [%rd950];
mov.u32 %r1111, 1;
setp.ne.s16	%p138, %rs264, 0;
@%p138 bra BB25_180;

BB25_179:
add.s32 %r1057, %r54, 32;
cvt.u64.u32	%rd951, %r1057;
add.s64 %rd953, %rd147, %rd951;
ld.shared.u8 %rs265, [%rd953];
setp.eq.s16	%p139, %rs265, 0;
selp.u32	%r1111, 1, 0, %p139;

BB25_180:
bfe.u32 %r731, %r13, 7, 1;
setp.ne.s32	%p140, %r1111, %r731;
@%p140 bra BB25_182;

add.s32 %r1066, %r54, 32;
cvt.u64.u32	%rd954, %r54;
ld.shared.u16 %rs266, [%rd543];
cvt.u64.u32	%rd958, %r1066;
ld.shared.u16 %rs267, [%rd541];
st.shared.u16 [%rd543], %rs267;
st.shared.u16 [%rd541], %rs266;
mul.wide.u32 %rd961, %r54, 8;
add.s64 %rd963, %rd146, %rd961;
ld.shared.u64 %rd964, [%rd963];
mul.wide.u32 %rd965, %r1066, 8;
add.s64 %rd966, %rd146, %rd965;
ld.shared.u64 %rd967, [%rd966];
st.shared.u64 [%rd963], %rd967;
st.shared.u64 [%rd966], %rd964;
add.s64 %rd969, %rd147, %rd954;
ld.shared.u8 %rs268, [%rd969];
add.s64 %rd970, %rd147, %rd958;
ld.shared.u8 %rs269, [%rd970];
st.shared.u8 [%rd969], %rs269;
st.shared.u8 [%rd970], %rs268;

BB25_182:
bar.sync 0;
ld.shared.u16 %rs270, [%rd411];
ld.shared.u16 %rs271, [%rd409];

	{ cvt.f32.f16 %f65, %rs270;}


	
	{ cvt.f32.f16 %f66, %rs271;}


	setp.geu.f32	%p141, %f65, %f66;
@%p141 bra BB25_184;

cvt.u64.u32	%rd976, %r42;
add.s64 %rd978, %rd147, %rd976;
ld.shared.u8 %rs272, [%rd978];
mov.u32 %r1112, 1;
setp.ne.s16	%p142, %rs272, 0;
@%p142 bra BB25_185;

BB25_184:
add.s32 %r1058, %r42, 16;
cvt.u64.u32	%rd979, %r1058;
add.s64 %rd981, %rd147, %rd979;
ld.shared.u8 %rs273, [%rd981];
setp.eq.s16	%p143, %rs273, 0;
selp.u32	%r1112, 1, 0, %p143;

BB25_185:
bfe.u32 %r753, %r13, 7, 1;
setp.ne.s32	%p144, %r1112, %r753;
@%p144 bra BB25_187;

add.s32 %r1065, %r42, 16;
cvt.u64.u32	%rd982, %r42;
ld.shared.u16 %rs274, [%rd411];
cvt.u64.u32	%rd986, %r1065;
ld.shared.u16 %rs275, [%rd409];
st.shared.u16 [%rd411], %rs275;
st.shared.u16 [%rd409], %rs274;
mul.wide.u32 %rd989, %r42, 8;
add.s64 %rd991, %rd146, %rd989;
ld.shared.u64 %rd992, [%rd991];
mul.wide.u32 %rd993, %r1065, 8;
add.s64 %rd994, %rd146, %rd993;
ld.shared.u64 %rd995, [%rd994];
st.shared.u64 [%rd991], %rd995;
st.shared.u64 [%rd994], %rd992;
add.s64 %rd997, %rd147, %rd982;
ld.shared.u8 %rs276, [%rd997];
add.s64 %rd998, %rd147, %rd986;
ld.shared.u8 %rs277, [%rd998];
st.shared.u8 [%rd997], %rs277;
st.shared.u8 [%rd998], %rs276;

BB25_187:
bar.sync 0;
ld.shared.u16 %rs278, [%rd307];
ld.shared.u16 %rs279, [%rd305];

	{ cvt.f32.f16 %f67, %rs278;}


	
	{ cvt.f32.f16 %f68, %rs279;}


	setp.geu.f32	%p145, %f67, %f68;
@%p145 bra BB25_189;

cvt.u64.u32	%rd1004, %r32;
add.s64 %rd1006, %rd147, %rd1004;
ld.shared.u8 %rs280, [%rd1006];
mov.u32 %r1113, 1;
setp.ne.s16	%p146, %rs280, 0;
@%p146 bra BB25_190;

BB25_189:
add.s32 %r1059, %r32, 8;
cvt.u64.u32	%rd1007, %r1059;
add.s64 %rd1009, %rd147, %rd1007;
ld.shared.u8 %rs281, [%rd1009];
setp.eq.s16	%p147, %rs281, 0;
selp.u32	%r1113, 1, 0, %p147;

BB25_190:
bfe.u32 %r775, %r13, 7, 1;
setp.ne.s32	%p148, %r1113, %r775;
@%p148 bra BB25_192;

add.s32 %r1064, %r32, 8;
cvt.u64.u32	%rd1010, %r32;
ld.shared.u16 %rs282, [%rd307];
cvt.u64.u32	%rd1014, %r1064;
ld.shared.u16 %rs283, [%rd305];
st.shared.u16 [%rd307], %rs283;
st.shared.u16 [%rd305], %rs282;
mul.wide.u32 %rd1017, %r32, 8;
add.s64 %rd1019, %rd146, %rd1017;
ld.shared.u64 %rd1020, [%rd1019];
mul.wide.u32 %rd1021, %r1064, 8;
add.s64 %rd1022, %rd146, %rd1021;
ld.shared.u64 %rd1023, [%rd1022];
st.shared.u64 [%rd1019], %rd1023;
st.shared.u64 [%rd1022], %rd1020;
add.s64 %rd1025, %rd147, %rd1010;
ld.shared.u8 %rs284, [%rd1025];
add.s64 %rd1026, %rd147, %rd1014;
ld.shared.u8 %rs285, [%rd1026];
st.shared.u8 [%rd1025], %rs285;
st.shared.u8 [%rd1026], %rs284;

BB25_192:
bar.sync 0;
ld.shared.u16 %rs286, [%rd231];
ld.shared.u16 %rs287, [%rd229];

	{ cvt.f32.f16 %f69, %rs286;}


	
	{ cvt.f32.f16 %f70, %rs287;}


	setp.geu.f32	%p149, %f69, %f70;
@%p149 bra BB25_194;

cvt.u64.u32	%rd1032, %r24;
add.s64 %rd1034, %rd147, %rd1032;
ld.shared.u8 %rs288, [%rd1034];
mov.u32 %r1114, 1;
setp.ne.s16	%p150, %rs288, 0;
@%p150 bra BB25_195;

BB25_194:
add.s32 %r1060, %r24, 4;
cvt.u64.u32	%rd1035, %r1060;
add.s64 %rd1037, %rd147, %rd1035;
ld.shared.u8 %rs289, [%rd1037];
setp.eq.s16	%p151, %rs289, 0;
selp.u32	%r1114, 1, 0, %p151;

BB25_195:
bfe.u32 %r797, %r13, 7, 1;
setp.ne.s32	%p152, %r1114, %r797;
@%p152 bra BB25_197;

add.s32 %r1063, %r24, 4;
cvt.u64.u32	%rd1038, %r24;
ld.shared.u16 %rs290, [%rd231];
cvt.u64.u32	%rd1042, %r1063;
ld.shared.u16 %rs291, [%rd229];
st.shared.u16 [%rd231], %rs291;
st.shared.u16 [%rd229], %rs290;
mul.wide.u32 %rd1045, %r24, 8;
add.s64 %rd1047, %rd146, %rd1045;
ld.shared.u64 %rd1048, [%rd1047];
mul.wide.u32 %rd1049, %r1063, 8;
add.s64 %rd1050, %rd146, %rd1049;
ld.shared.u64 %rd1051, [%rd1050];
st.shared.u64 [%rd1047], %rd1051;
st.shared.u64 [%rd1050], %rd1048;
add.s64 %rd1053, %rd147, %rd1038;
ld.shared.u8 %rs292, [%rd1053];
add.s64 %rd1054, %rd147, %rd1042;
ld.shared.u8 %rs293, [%rd1054];
st.shared.u8 [%rd1053], %rs293;
st.shared.u8 [%rd1054], %rs292;

BB25_197:
bar.sync 0;
ld.shared.u16 %rs294, [%rd183];
ld.shared.u16 %rs295, [%rd181];

	{ cvt.f32.f16 %f71, %rs294;}


	
	{ cvt.f32.f16 %f72, %rs295;}


	setp.geu.f32	%p153, %f71, %f72;
@%p153 bra BB25_199;

cvt.u64.u32	%rd1060, %r18;
add.s64 %rd1062, %rd147, %rd1060;
ld.shared.u8 %rs296, [%rd1062];
mov.u32 %r1115, 1;
setp.ne.s16	%p154, %rs296, 0;
@%p154 bra BB25_200;

BB25_199:
add.s32 %r1061, %r18, 2;
cvt.u64.u32	%rd1063, %r1061;
add.s64 %rd1065, %rd147, %rd1063;
ld.shared.u8 %rs297, [%rd1065];
setp.eq.s16	%p155, %rs297, 0;
selp.u32	%r1115, 1, 0, %p155;

BB25_200:
bfe.u32 %r819, %r13, 7, 1;
setp.ne.s32	%p156, %r1115, %r819;
@%p156 bra BB25_202;

add.s32 %r1062, %r18, 2;
cvt.u64.u32	%rd1066, %r18;
ld.shared.u16 %rs298, [%rd183];
cvt.u64.u32	%rd1070, %r1062;
ld.shared.u16 %rs299, [%rd181];
st.shared.u16 [%rd183], %rs299;
st.shared.u16 [%rd181], %rs298;
mul.wide.u32 %rd1073, %r18, 8;
add.s64 %rd1075, %rd146, %rd1073;
ld.shared.u64 %rd1076, [%rd1075];
mul.wide.u32 %rd1077, %r1062, 8;
add.s64 %rd1078, %rd146, %rd1077;
ld.shared.u64 %rd1079, [%rd1078];
st.shared.u64 [%rd1075], %rd1079;
st.shared.u64 [%rd1078], %rd1076;
add.s64 %rd1081, %rd147, %rd1066;
ld.shared.u8 %rs300, [%rd1081];
add.s64 %rd1082, %rd147, %rd1070;
ld.shared.u8 %rs301, [%rd1082];
st.shared.u8 [%rd1081], %rs301;
st.shared.u8 [%rd1082], %rs300;

BB25_202:
bar.sync 0;
ld.shared.u16 %rs302, [%rd161];
ld.shared.u16 %rs303, [%rd161+2];

	{ cvt.f32.f16 %f73, %rs302;}


	
	{ cvt.f32.f16 %f74, %rs303;}


	setp.geu.f32	%p157, %f73, %f74;
@%p157 bra BB25_204;

cvt.u64.u32	%rd1086, %r140;
add.s64 %rd1088, %rd147, %rd1086;
ld.shared.u8 %rs304, [%rd1088];
mov.u32 %r1116, 1;
setp.ne.s16	%p158, %rs304, 0;
@%p158 bra BB25_205;

BB25_204:
cvt.u64.u32	%rd1089, %r140;
add.s64 %rd1091, %rd147, %rd1089;
ld.shared.u8 %rs305, [%rd1091+1];
setp.eq.s16	%p159, %rs305, 0;
selp.u32	%r1116, 1, 0, %p159;

BB25_205:
bfe.u32 %r833, %r13, 7, 1;
setp.ne.s32	%p160, %r1116, %r833;
@%p160 bra BB25_207;

cvt.u64.u32	%rd1092, %r140;
ld.shared.u16 %rs306, [%rd161];
ld.shared.u16 %rs307, [%rd161+2];
st.shared.u16 [%rd161], %rs307;
st.shared.u16 [%rd161+2], %rs306;
mul.wide.u32 %rd1096, %r140, 8;
add.s64 %rd1098, %rd146, %rd1096;
ld.shared.u64 %rd1099, [%rd1098];
ld.shared.u64 %rd1100, [%rd1098+8];
st.shared.u64 [%rd1098], %rd1100;
st.shared.u64 [%rd1098+8], %rd1099;
add.s64 %rd1102, %rd147, %rd1092;
ld.shared.u8 %rs308, [%rd1102];
ld.shared.u8 %rs309, [%rd1102+1];
st.shared.u8 [%rd1102], %rs309;
st.shared.u8 [%rd1102+1], %rs308;

BB25_207:
bfe.u32 %r101, %r13, 8, 1;
mov.u32 %r1117, 256;

BB25_208:
bar.sync 0;
add.s32 %r839, %r1117, -1;
and.b32 %r840, %r839, %r13;
sub.s32 %r842, %r140, %r840;
add.s32 %r843, %r842, %r1117;
cvt.u64.u32	%rd52, %r843;
mul.wide.u32 %rd1103, %r843, 2;
add.s64 %rd56, %rd144, %rd1103;
add.s64 %rd53, %rd147, %rd52;
cvt.u64.u32	%rd54, %r842;
mul.wide.u32 %rd1106, %r842, 2;
add.s64 %rd55, %rd144, %rd1106;
ld.shared.u16 %rs310, [%rd55];
ld.shared.u16 %rs311, [%rd56];

	{ cvt.f32.f16 %f75, %rs310;}


	
	{ cvt.f32.f16 %f76, %rs311;}


	add.s64 %rd57, %rd147, %rd54;
setp.geu.f32	%p161, %f75, %f76;
@%p161 bra BB25_210;

ld.shared.u8 %rs312, [%rd57];
mov.u32 %r1118, 1;
setp.ne.s16	%p162, %rs312, 0;
@%p162 bra BB25_211;

BB25_210:
ld.shared.u8 %rs313, [%rd53];
setp.eq.s16	%p163, %rs313, 0;
selp.u32	%r1118, 1, 0, %p163;

BB25_211:
setp.ne.s32	%p164, %r1118, %r101;
@%p164 bra BB25_213;

shl.b64 %rd1107, %rd52, 3;
add.s64 %rd1109, %rd146, %rd1107;
ld.shared.u16 %rs314, [%rd55];
ld.shared.u16 %rs315, [%rd56];
st.shared.u16 [%rd55], %rs315;
st.shared.u16 [%rd56], %rs314;
shl.b64 %rd1110, %rd54, 3;
add.s64 %rd1111, %rd146, %rd1110;
ld.shared.u64 %rd1112, [%rd1111];
ld.shared.u64 %rd1113, [%rd1109];
st.shared.u64 [%rd1111], %rd1113;
st.shared.u64 [%rd1109], %rd1112;
ld.shared.u8 %rs316, [%rd57];
ld.shared.u8 %rs317, [%rd53];
st.shared.u8 [%rd57], %rs317;
st.shared.u8 [%rd53], %rs316;

BB25_213:
shr.u32 %r105, %r1117, 1;
bar.sync 0;
add.s32 %r845, %r105, -1;
and.b32 %r847, %r845, %r13;
sub.s32 %r849, %r140, %r847;
add.s32 %r850, %r849, %r105;
cvt.u64.u32	%rd58, %r850;
mul.wide.u32 %rd1114, %r850, 2;
add.s64 %rd62, %rd144, %rd1114;
add.s64 %rd59, %rd147, %rd58;
cvt.u64.u32	%rd60, %r849;
mul.wide.u32 %rd1117, %r849, 2;
add.s64 %rd61, %rd144, %rd1117;
ld.shared.u16 %rs318, [%rd61];
ld.shared.u16 %rs319, [%rd62];

	{ cvt.f32.f16 %f77, %rs318;}


	
	{ cvt.f32.f16 %f78, %rs319;}


	add.s64 %rd63, %rd147, %rd60;
setp.geu.f32	%p165, %f77, %f78;
@%p165 bra BB25_215;

ld.shared.u8 %rs320, [%rd63];
mov.u32 %r1119, 1;
setp.ne.s16	%p166, %rs320, 0;
@%p166 bra BB25_216;

BB25_215:
ld.shared.u8 %rs321, [%rd59];
setp.eq.s16	%p167, %rs321, 0;
selp.u32	%r1119, 1, 0, %p167;

BB25_216:
setp.ne.s32	%p168, %r1119, %r101;
@%p168 bra BB25_218;

shl.b64 %rd1118, %rd58, 3;
add.s64 %rd1120, %rd146, %rd1118;
ld.shared.u16 %rs322, [%rd61];
ld.shared.u16 %rs323, [%rd62];
st.shared.u16 [%rd61], %rs323;
st.shared.u16 [%rd62], %rs322;
shl.b64 %rd1121, %rd60, 3;
add.s64 %rd1122, %rd146, %rd1121;
ld.shared.u64 %rd1123, [%rd1122];
ld.shared.u64 %rd1124, [%rd1120];
st.shared.u64 [%rd1122], %rd1124;
st.shared.u64 [%rd1120], %rd1123;
ld.shared.u8 %rs324, [%rd63];
ld.shared.u8 %rs325, [%rd59];
st.shared.u8 [%rd63], %rs325;
st.shared.u8 [%rd59], %rs324;

BB25_218:
shr.u32 %r108, %r1117, 2;
bar.sync 0;
add.s32 %r852, %r108, -1;
and.b32 %r854, %r852, %r13;
sub.s32 %r856, %r140, %r854;
add.s32 %r857, %r856, %r108;
cvt.u64.u32	%rd64, %r857;
mul.wide.u32 %rd1125, %r857, 2;
add.s64 %rd68, %rd144, %rd1125;
add.s64 %rd65, %rd147, %rd64;
cvt.u64.u32	%rd66, %r856;
mul.wide.u32 %rd1128, %r856, 2;
add.s64 %rd67, %rd144, %rd1128;
ld.shared.u16 %rs326, [%rd67];
ld.shared.u16 %rs327, [%rd68];

	{ cvt.f32.f16 %f79, %rs326;}


	
	{ cvt.f32.f16 %f80, %rs327;}


	add.s64 %rd69, %rd147, %rd66;
setp.geu.f32	%p169, %f79, %f80;
@%p169 bra BB25_220;

ld.shared.u8 %rs328, [%rd69];
mov.u32 %r1120, 1;
setp.ne.s16	%p170, %rs328, 0;
@%p170 bra BB25_221;

BB25_220:
ld.shared.u8 %rs329, [%rd65];
setp.eq.s16	%p171, %rs329, 0;
selp.u32	%r1120, 1, 0, %p171;

BB25_221:
setp.ne.s32	%p172, %r1120, %r101;
@%p172 bra BB25_223;

shl.b64 %rd1129, %rd64, 3;
add.s64 %rd1131, %rd146, %rd1129;
ld.shared.u16 %rs330, [%rd67];
ld.shared.u16 %rs331, [%rd68];
st.shared.u16 [%rd67], %rs331;
st.shared.u16 [%rd68], %rs330;
shl.b64 %rd1132, %rd66, 3;
add.s64 %rd1133, %rd146, %rd1132;
ld.shared.u64 %rd1134, [%rd1133];
ld.shared.u64 %rd1135, [%rd1131];
st.shared.u64 [%rd1133], %rd1135;
st.shared.u64 [%rd1131], %rd1134;
ld.shared.u8 %rs332, [%rd69];
ld.shared.u8 %rs333, [%rd65];
st.shared.u8 [%rd69], %rs333;
st.shared.u8 [%rd65], %rs332;

BB25_223:
shr.u32 %r1117, %r1117, 3;
setp.ne.s32	%p173, %r1117, 0;
@%p173 bra BB25_208;

bfe.u32 %r112, %r13, 9, 1;
mov.u32 %r1121, 512;

BB25_225:
bar.sync 0;
add.s32 %r862, %r1121, -1;
and.b32 %r863, %r862, %r13;
sub.s32 %r865, %r140, %r863;
add.s32 %r866, %r865, %r1121;
cvt.u64.u32	%rd70, %r866;
mul.wide.u32 %rd1136, %r866, 2;
add.s64 %rd74, %rd144, %rd1136;
add.s64 %rd71, %rd147, %rd70;
cvt.u64.u32	%rd72, %r865;
mul.wide.u32 %rd1139, %r865, 2;
add.s64 %rd73, %rd144, %rd1139;
ld.shared.u16 %rs334, [%rd73];
ld.shared.u16 %rs335, [%rd74];

	{ cvt.f32.f16 %f81, %rs334;}


	
	{ cvt.f32.f16 %f82, %rs335;}


	add.s64 %rd75, %rd147, %rd72;
setp.geu.f32	%p174, %f81, %f82;
@%p174 bra BB25_227;

ld.shared.u8 %rs336, [%rd75];
mov.u32 %r1122, 1;
setp.ne.s16	%p175, %rs336, 0;
@%p175 bra BB25_228;

BB25_227:
ld.shared.u8 %rs337, [%rd71];
setp.eq.s16	%p176, %rs337, 0;
selp.u32	%r1122, 1, 0, %p176;

BB25_228:
setp.ne.s32	%p177, %r1122, %r112;
@%p177 bra BB25_230;

shl.b64 %rd1140, %rd70, 3;
add.s64 %rd1142, %rd146, %rd1140;
ld.shared.u16 %rs338, [%rd73];
ld.shared.u16 %rs339, [%rd74];
st.shared.u16 [%rd73], %rs339;
st.shared.u16 [%rd74], %rs338;
shl.b64 %rd1143, %rd72, 3;
add.s64 %rd1144, %rd146, %rd1143;
ld.shared.u64 %rd1145, [%rd1144];
ld.shared.u64 %rd1146, [%rd1142];
st.shared.u64 [%rd1144], %rd1146;
st.shared.u64 [%rd1142], %rd1145;
ld.shared.u8 %rs340, [%rd75];
ld.shared.u8 %rs341, [%rd71];
st.shared.u8 [%rd75], %rs341;
st.shared.u8 [%rd71], %rs340;

BB25_230:
shr.u32 %r116, %r1121, 1;
bar.sync 0;
add.s32 %r868, %r116, -1;
and.b32 %r870, %r868, %r13;
sub.s32 %r872, %r140, %r870;
add.s32 %r873, %r872, %r116;
cvt.u64.u32	%rd76, %r873;
mul.wide.u32 %rd1147, %r873, 2;
add.s64 %rd80, %rd144, %rd1147;
add.s64 %rd77, %rd147, %rd76;
cvt.u64.u32	%rd78, %r872;
mul.wide.u32 %rd1150, %r872, 2;
add.s64 %rd79, %rd144, %rd1150;
ld.shared.u16 %rs342, [%rd79];
ld.shared.u16 %rs343, [%rd80];

	{ cvt.f32.f16 %f83, %rs342;}


	
	{ cvt.f32.f16 %f84, %rs343;}


	add.s64 %rd81, %rd147, %rd78;
setp.geu.f32	%p178, %f83, %f84;
@%p178 bra BB25_232;

ld.shared.u8 %rs344, [%rd81];
mov.u32 %r1123, 1;
setp.ne.s16	%p179, %rs344, 0;
@%p179 bra BB25_233;

BB25_232:
ld.shared.u8 %rs345, [%rd77];
setp.eq.s16	%p180, %rs345, 0;
selp.u32	%r1123, 1, 0, %p180;

BB25_233:
setp.ne.s32	%p181, %r1123, %r112;
@%p181 bra BB25_235;

shl.b64 %rd1151, %rd76, 3;
add.s64 %rd1153, %rd146, %rd1151;
ld.shared.u16 %rs346, [%rd79];
ld.shared.u16 %rs347, [%rd80];
st.shared.u16 [%rd79], %rs347;
st.shared.u16 [%rd80], %rs346;
shl.b64 %rd1154, %rd78, 3;
add.s64 %rd1155, %rd146, %rd1154;
ld.shared.u64 %rd1156, [%rd1155];
ld.shared.u64 %rd1157, [%rd1153];
st.shared.u64 [%rd1155], %rd1157;
st.shared.u64 [%rd1153], %rd1156;
ld.shared.u8 %rs348, [%rd81];
ld.shared.u8 %rs349, [%rd77];
st.shared.u8 [%rd81], %rs349;
st.shared.u8 [%rd77], %rs348;

BB25_235:
shr.u32 %r1121, %r1121, 2;
setp.ne.s32	%p182, %r1121, 0;
@%p182 bra BB25_225;

bar.sync 0;
and.b32 %r875, %r13, 1023;
sub.s32 %r876, %r140, %r875;
add.s32 %r877, %r876, 1024;
cvt.u64.u32	%rd82, %r877;
mul.wide.u32 %rd1158, %r877, 2;
add.s64 %rd85, %rd144, %rd1158;
cvt.u64.u32	%rd83, %r876;
mul.wide.u32 %rd1160, %r876, 2;
add.s64 %rd84, %rd144, %rd1160;
ld.shared.u16 %rs350, [%rd84];
ld.shared.u16 %rs351, [%rd85];

	{ cvt.f32.f16 %f85, %rs350;}


	
	{ cvt.f32.f16 %f86, %rs351;}


	add.s64 %rd86, %rd147, %rd83;
setp.geu.f32	%p183, %f85, %f86;
@%p183 bra BB25_238;

ld.shared.u8 %rs352, [%rd86];
setp.ne.s16	%p184, %rs352, 0;
@%p184 bra BB25_240;

BB25_238:
add.s64 %rd87, %rd147, %rd82;
ld.shared.u8 %rs7, [%rd87];
setp.eq.s16	%p185, %rs7, 0;
@%p185 bra BB25_240;

shl.b64 %rd1163, %rd82, 3;
add.s64 %rd1165, %rd146, %rd1163;
ld.shared.u16 %rs353, [%rd84];
ld.shared.u16 %rs354, [%rd85];
st.shared.u16 [%rd84], %rs354;
st.shared.u16 [%rd85], %rs353;
shl.b64 %rd1166, %rd83, 3;
add.s64 %rd1167, %rd146, %rd1166;
ld.shared.u64 %rd1168, [%rd1167];
ld.shared.u64 %rd1169, [%rd1165];
st.shared.u64 [%rd1167], %rd1169;
st.shared.u64 [%rd1165], %rd1168;
ld.shared.u8 %rs355, [%rd86];
st.shared.u8 [%rd86], %rs7;
st.shared.u8 [%rd87], %rs355;

BB25_240:
bar.sync 0;
mov.u64 %rd1457, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1069, %tid.x;
and.b32 %r879, %r1069, 511;
sub.s32 %r881, %r140, %r879;
add.s32 %r882, %r881, 512;
cvt.u64.u32	%rd88, %r882;
mul.wide.u32 %rd1170, %r882, 2;
add.s64 %rd91, %rd1457, %rd1170;
cvt.u64.u32	%rd89, %r881;
mul.wide.u32 %rd1172, %r881, 2;
add.s64 %rd90, %rd1457, %rd1172;
ld.shared.u16 %rs356, [%rd90];
ld.shared.u16 %rs357, [%rd91];

	{ cvt.f32.f16 %f87, %rs356;}


	
	{ cvt.f32.f16 %f88, %rs357;}


	add.s64 %rd92, %rd147, %rd89;
setp.geu.f32	%p186, %f87, %f88;
@%p186 bra BB25_242;

ld.shared.u8 %rs358, [%rd92];
setp.ne.s16	%p187, %rs358, 0;
@%p187 bra BB25_244;

BB25_242:
add.s64 %rd93, %rd147, %rd88;
ld.shared.u8 %rs8, [%rd93];
setp.eq.s16	%p188, %rs8, 0;
@%p188 bra BB25_244;

shl.b64 %rd1175, %rd88, 3;
add.s64 %rd1177, %rd146, %rd1175;
ld.shared.u16 %rs359, [%rd90];
ld.shared.u16 %rs360, [%rd91];
st.shared.u16 [%rd90], %rs360;
st.shared.u16 [%rd91], %rs359;
shl.b64 %rd1178, %rd89, 3;
add.s64 %rd1179, %rd146, %rd1178;
ld.shared.u64 %rd1180, [%rd1179];
ld.shared.u64 %rd1181, [%rd1177];
st.shared.u64 [%rd1179], %rd1181;
st.shared.u64 [%rd1177], %rd1180;
ld.shared.u8 %rs361, [%rd92];
st.shared.u8 [%rd92], %rs8;
st.shared.u8 [%rd93], %rs361;

BB25_244:
bar.sync 0;
mov.u32 %r1070, %tid.x;
mov.u64 %rd1454, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r884, %r1070, 255;
sub.s32 %r886, %r140, %r884;
add.s32 %r887, %r886, 256;
cvt.u64.u32	%rd94, %r887;
mul.wide.u32 %rd1182, %r887, 2;
add.s64 %rd97, %rd1454, %rd1182;
cvt.u64.u32	%rd95, %r886;
mul.wide.u32 %rd1184, %r886, 2;
add.s64 %rd96, %rd1454, %rd1184;
ld.shared.u16 %rs362, [%rd96];
ld.shared.u16 %rs363, [%rd97];

	{ cvt.f32.f16 %f89, %rs362;}


	
	{ cvt.f32.f16 %f90, %rs363;}


	add.s64 %rd98, %rd147, %rd95;
setp.geu.f32	%p189, %f89, %f90;
@%p189 bra BB25_246;

ld.shared.u8 %rs364, [%rd98];
setp.ne.s16	%p190, %rs364, 0;
@%p190 bra BB25_248;

BB25_246:
add.s64 %rd99, %rd147, %rd94;
ld.shared.u8 %rs9, [%rd99];
setp.eq.s16	%p191, %rs9, 0;
@%p191 bra BB25_248;

shl.b64 %rd1187, %rd94, 3;
add.s64 %rd1189, %rd146, %rd1187;
ld.shared.u16 %rs365, [%rd96];
ld.shared.u16 %rs366, [%rd97];
st.shared.u16 [%rd96], %rs366;
st.shared.u16 [%rd97], %rs365;
shl.b64 %rd1190, %rd95, 3;
add.s64 %rd1191, %rd146, %rd1190;
ld.shared.u64 %rd1192, [%rd1191];
ld.shared.u64 %rd1193, [%rd1189];
st.shared.u64 [%rd1191], %rd1193;
st.shared.u64 [%rd1189], %rd1192;
ld.shared.u8 %rs367, [%rd98];
st.shared.u8 [%rd98], %rs9;
st.shared.u8 [%rd99], %rs367;

BB25_248:
bar.sync 0;
ld.shared.u16 %rs368, [%rd891];
ld.shared.u16 %rs369, [%rd889];

	{ cvt.f32.f16 %f91, %rs368;}


	
	{ cvt.f32.f16 %f92, %rs369;}


	setp.geu.f32	%p192, %f91, %f92;
@%p192 bra BB25_250;

cvt.u64.u32	%rd1199, %r84;
add.s64 %rd1201, %rd147, %rd1199;
ld.shared.u8 %rs370, [%rd1201];
setp.ne.s16	%p193, %rs370, 0;
@%p193 bra BB25_252;

BB25_250:
add.s32 %r1038, %r84, 128;
cvt.u64.u32	%rd1202, %r1038;
add.s64 %rd1204, %rd147, %rd1202;
ld.shared.u8 %rs10, [%rd1204];
setp.eq.s16	%p194, %rs10, 0;
@%p194 bra BB25_252;

add.s32 %r1039, %r84, 128;
cvt.u64.u32	%rd1205, %r84;
ld.shared.u16 %rs371, [%rd891];
ld.shared.u16 %rs372, [%rd889];
st.shared.u16 [%rd891], %rs372;
st.shared.u16 [%rd889], %rs371;
mul.wide.u32 %rd1212, %r84, 8;
add.s64 %rd1214, %rd146, %rd1212;
ld.shared.u64 %rd1215, [%rd1214];
mul.wide.u32 %rd1216, %r1039, 8;
add.s64 %rd1217, %rd146, %rd1216;
ld.shared.u64 %rd1218, [%rd1217];
st.shared.u64 [%rd1214], %rd1218;
st.shared.u64 [%rd1217], %rd1215;
add.s64 %rd1220, %rd147, %rd1205;
ld.shared.u8 %rs373, [%rd1220];
st.shared.u8 [%rd1220], %rs10;
st.shared.u8 [%rd1204], %rs373;

BB25_252:
bar.sync 0;
ld.shared.u16 %rs374, [%rd703];
ld.shared.u16 %rs375, [%rd701];

	{ cvt.f32.f16 %f93, %rs374;}


	
	{ cvt.f32.f16 %f94, %rs375;}


	setp.geu.f32	%p195, %f93, %f94;
@%p195 bra BB25_254;

cvt.u64.u32	%rd1227, %r68;
add.s64 %rd1229, %rd147, %rd1227;
ld.shared.u8 %rs376, [%rd1229];
setp.ne.s16	%p196, %rs376, 0;
@%p196 bra BB25_256;

BB25_254:
add.s32 %r1040, %r68, 64;
cvt.u64.u32	%rd1230, %r1040;
add.s64 %rd1232, %rd147, %rd1230;
ld.shared.u8 %rs11, [%rd1232];
setp.eq.s16	%p197, %rs11, 0;
@%p197 bra BB25_256;

add.s32 %r1041, %r68, 64;
cvt.u64.u32	%rd1233, %r68;
ld.shared.u16 %rs377, [%rd703];
ld.shared.u16 %rs378, [%rd701];
st.shared.u16 [%rd703], %rs378;
st.shared.u16 [%rd701], %rs377;
mul.wide.u32 %rd1240, %r68, 8;
add.s64 %rd1242, %rd146, %rd1240;
ld.shared.u64 %rd1243, [%rd1242];
mul.wide.u32 %rd1244, %r1041, 8;
add.s64 %rd1245, %rd146, %rd1244;
ld.shared.u64 %rd1246, [%rd1245];
st.shared.u64 [%rd1242], %rd1246;
st.shared.u64 [%rd1245], %rd1243;
add.s64 %rd1248, %rd147, %rd1233;
ld.shared.u8 %rs379, [%rd1248];
st.shared.u8 [%rd1248], %rs11;
st.shared.u8 [%rd1232], %rs379;

BB25_256:
bar.sync 0;
ld.shared.u16 %rs380, [%rd543];
ld.shared.u16 %rs381, [%rd541];

	{ cvt.f32.f16 %f95, %rs380;}


	
	{ cvt.f32.f16 %f96, %rs381;}


	setp.geu.f32	%p198, %f95, %f96;
@%p198 bra BB25_258;

cvt.u64.u32	%rd1255, %r54;
add.s64 %rd1257, %rd147, %rd1255;
ld.shared.u8 %rs382, [%rd1257];
setp.ne.s16	%p199, %rs382, 0;
@%p199 bra BB25_260;

BB25_258:
add.s32 %r1042, %r54, 32;
cvt.u64.u32	%rd1258, %r1042;
add.s64 %rd1260, %rd147, %rd1258;
ld.shared.u8 %rs12, [%rd1260];
setp.eq.s16	%p200, %rs12, 0;
@%p200 bra BB25_260;

add.s32 %r1043, %r54, 32;
cvt.u64.u32	%rd1261, %r54;
ld.shared.u16 %rs383, [%rd543];
ld.shared.u16 %rs384, [%rd541];
st.shared.u16 [%rd543], %rs384;
st.shared.u16 [%rd541], %rs383;
mul.wide.u32 %rd1268, %r54, 8;
add.s64 %rd1270, %rd146, %rd1268;
ld.shared.u64 %rd1271, [%rd1270];
mul.wide.u32 %rd1272, %r1043, 8;
add.s64 %rd1273, %rd146, %rd1272;
ld.shared.u64 %rd1274, [%rd1273];
st.shared.u64 [%rd1270], %rd1274;
st.shared.u64 [%rd1273], %rd1271;
add.s64 %rd1276, %rd147, %rd1261;
ld.shared.u8 %rs385, [%rd1276];
st.shared.u8 [%rd1276], %rs12;
st.shared.u8 [%rd1260], %rs385;

BB25_260:
bar.sync 0;
ld.shared.u16 %rs386, [%rd411];
ld.shared.u16 %rs387, [%rd409];

	{ cvt.f32.f16 %f97, %rs386;}


	
	{ cvt.f32.f16 %f98, %rs387;}


	setp.geu.f32	%p201, %f97, %f98;
@%p201 bra BB25_262;

cvt.u64.u32	%rd1283, %r42;
add.s64 %rd1285, %rd147, %rd1283;
ld.shared.u8 %rs388, [%rd1285];
setp.ne.s16	%p202, %rs388, 0;
@%p202 bra BB25_264;

BB25_262:
add.s32 %r1044, %r42, 16;
cvt.u64.u32	%rd1286, %r1044;
add.s64 %rd1288, %rd147, %rd1286;
ld.shared.u8 %rs13, [%rd1288];
setp.eq.s16	%p203, %rs13, 0;
@%p203 bra BB25_264;

add.s32 %r1045, %r42, 16;
cvt.u64.u32	%rd1289, %r42;
ld.shared.u16 %rs389, [%rd411];
ld.shared.u16 %rs390, [%rd409];
st.shared.u16 [%rd411], %rs390;
st.shared.u16 [%rd409], %rs389;
mul.wide.u32 %rd1296, %r42, 8;
add.s64 %rd1298, %rd146, %rd1296;
ld.shared.u64 %rd1299, [%rd1298];
mul.wide.u32 %rd1300, %r1045, 8;
add.s64 %rd1301, %rd146, %rd1300;
ld.shared.u64 %rd1302, [%rd1301];
st.shared.u64 [%rd1298], %rd1302;
st.shared.u64 [%rd1301], %rd1299;
add.s64 %rd1304, %rd147, %rd1289;
ld.shared.u8 %rs391, [%rd1304];
st.shared.u8 [%rd1304], %rs13;
st.shared.u8 [%rd1288], %rs391;

BB25_264:
bar.sync 0;
ld.shared.u16 %rs392, [%rd307];
ld.shared.u16 %rs393, [%rd305];

	{ cvt.f32.f16 %f99, %rs392;}


	
	{ cvt.f32.f16 %f100, %rs393;}


	setp.geu.f32	%p204, %f99, %f100;
@%p204 bra BB25_266;

cvt.u64.u32	%rd1311, %r32;
add.s64 %rd1313, %rd147, %rd1311;
ld.shared.u8 %rs394, [%rd1313];
setp.ne.s16	%p205, %rs394, 0;
@%p205 bra BB25_268;

BB25_266:
add.s32 %r1046, %r32, 8;
cvt.u64.u32	%rd1314, %r1046;
add.s64 %rd1316, %rd147, %rd1314;
ld.shared.u8 %rs14, [%rd1316];
setp.eq.s16	%p206, %rs14, 0;
@%p206 bra BB25_268;

add.s32 %r1047, %r32, 8;
cvt.u64.u32	%rd1317, %r32;
ld.shared.u16 %rs395, [%rd307];
ld.shared.u16 %rs396, [%rd305];
st.shared.u16 [%rd307], %rs396;
st.shared.u16 [%rd305], %rs395;
mul.wide.u32 %rd1324, %r32, 8;
add.s64 %rd1326, %rd146, %rd1324;
ld.shared.u64 %rd1327, [%rd1326];
mul.wide.u32 %rd1328, %r1047, 8;
add.s64 %rd1329, %rd146, %rd1328;
ld.shared.u64 %rd1330, [%rd1329];
st.shared.u64 [%rd1326], %rd1330;
st.shared.u64 [%rd1329], %rd1327;
add.s64 %rd1332, %rd147, %rd1317;
ld.shared.u8 %rs397, [%rd1332];
st.shared.u8 [%rd1332], %rs14;
st.shared.u8 [%rd1316], %rs397;

BB25_268:
bar.sync 0;
ld.shared.u16 %rs398, [%rd231];
ld.shared.u16 %rs399, [%rd229];

	{ cvt.f32.f16 %f101, %rs398;}


	
	{ cvt.f32.f16 %f102, %rs399;}


	setp.geu.f32	%p207, %f101, %f102;
@%p207 bra BB25_270;

cvt.u64.u32	%rd1339, %r24;
add.s64 %rd1341, %rd147, %rd1339;
ld.shared.u8 %rs400, [%rd1341];
setp.ne.s16	%p208, %rs400, 0;
@%p208 bra BB25_272;

BB25_270:
add.s32 %r1048, %r24, 4;
cvt.u64.u32	%rd1342, %r1048;
add.s64 %rd1344, %rd147, %rd1342;
ld.shared.u8 %rs15, [%rd1344];
setp.eq.s16	%p209, %rs15, 0;
@%p209 bra BB25_272;

add.s32 %r1049, %r24, 4;
cvt.u64.u32	%rd1345, %r24;
ld.shared.u16 %rs401, [%rd231];
ld.shared.u16 %rs402, [%rd229];
st.shared.u16 [%rd231], %rs402;
st.shared.u16 [%rd229], %rs401;
mul.wide.u32 %rd1352, %r24, 8;
add.s64 %rd1354, %rd146, %rd1352;
ld.shared.u64 %rd1355, [%rd1354];
mul.wide.u32 %rd1356, %r1049, 8;
add.s64 %rd1357, %rd146, %rd1356;
ld.shared.u64 %rd1358, [%rd1357];
st.shared.u64 [%rd1354], %rd1358;
st.shared.u64 [%rd1357], %rd1355;
add.s64 %rd1360, %rd147, %rd1345;
ld.shared.u8 %rs403, [%rd1360];
st.shared.u8 [%rd1360], %rs15;
st.shared.u8 [%rd1344], %rs403;

BB25_272:
bar.sync 0;
ld.shared.u16 %rs404, [%rd183];
ld.shared.u16 %rs405, [%rd181];

	{ cvt.f32.f16 %f103, %rs404;}


	
	{ cvt.f32.f16 %f104, %rs405;}


	setp.geu.f32	%p210, %f103, %f104;
@%p210 bra BB25_274;

cvt.u64.u32	%rd1367, %r18;
add.s64 %rd1369, %rd147, %rd1367;
ld.shared.u8 %rs406, [%rd1369];
setp.ne.s16	%p211, %rs406, 0;
@%p211 bra BB25_276;

BB25_274:
add.s32 %r1050, %r18, 2;
cvt.u64.u32	%rd1370, %r1050;
add.s64 %rd1372, %rd147, %rd1370;
ld.shared.u8 %rs16, [%rd1372];
setp.eq.s16	%p212, %rs16, 0;
@%p212 bra BB25_276;

add.s32 %r1051, %r18, 2;
cvt.u64.u32	%rd1373, %r18;
ld.shared.u16 %rs407, [%rd183];
ld.shared.u16 %rs408, [%rd181];
st.shared.u16 [%rd183], %rs408;
st.shared.u16 [%rd181], %rs407;
mul.wide.u32 %rd1380, %r18, 8;
add.s64 %rd1382, %rd146, %rd1380;
ld.shared.u64 %rd1383, [%rd1382];
mul.wide.u32 %rd1384, %r1051, 8;
add.s64 %rd1385, %rd146, %rd1384;
ld.shared.u64 %rd1386, [%rd1385];
st.shared.u64 [%rd1382], %rd1386;
st.shared.u64 [%rd1385], %rd1383;
add.s64 %rd1388, %rd147, %rd1373;
ld.shared.u8 %rs409, [%rd1388];
st.shared.u8 [%rd1388], %rs16;
st.shared.u8 [%rd1372], %rs409;

BB25_276:
bar.sync 0;
ld.shared.u16 %rs410, [%rd161];
ld.shared.u16 %rs411, [%rd161+2];

	{ cvt.f32.f16 %f105, %rs410;}


	
	{ cvt.f32.f16 %f106, %rs411;}


	setp.geu.f32	%p213, %f105, %f106;
@%p213 bra BB25_278;

cvt.u64.u32	%rd1393, %r140;
add.s64 %rd1395, %rd147, %rd1393;
ld.shared.u8 %rs412, [%rd1395];
setp.ne.s16	%p214, %rs412, 0;
@%p214 bra BB25_280;

BB25_278:
cvt.u64.u32	%rd1396, %r140;
add.s64 %rd1398, %rd147, %rd1396;
ld.shared.u8 %rs17, [%rd1398+1];
setp.eq.s16	%p215, %rs17, 0;
@%p215 bra BB25_280;

ld.shared.u16 %rs413, [%rd161];
ld.shared.u16 %rs414, [%rd161+2];
st.shared.u16 [%rd161], %rs414;
st.shared.u16 [%rd161+2], %rs413;
mul.wide.u32 %rd1403, %r140, 8;
add.s64 %rd1405, %rd146, %rd1403;
ld.shared.u64 %rd1406, [%rd1405];
ld.shared.u64 %rd1407, [%rd1405+8];
st.shared.u64 [%rd1405], %rd1407;
st.shared.u64 [%rd1405+8], %rd1406;
ld.shared.u8 %rs415, [%rd1398];
st.shared.u8 [%rd1398], %rs17;
st.shared.u8 [%rd1398+1], %rs415;

BB25_280:
mov.u32 %r1052, %tid.x;
ld.param.u64 %rd1449, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
cvt.s64.s32	%rd1448, %r1052;
setp.lt.u64	%p217, %rd1448, %rd1449;
bar.sync 0;
@!%p217 bra BB25_282;
bra.uni BB25_281;

BB25_281:
mov.u64 %rd1456, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1037, %tid.x;
cvt.s64.s32	%rd1453, %r1037;
mul.lo.s64 %rd1412, %rd1453, %rd102;
add.s64 %rd1413, %rd1412, %rd25;
ld.local.u64 %rd1414, [%rd2];
shl.b64 %rd1415, %rd1413, 1;
add.s64 %rd1416, %rd1414, %rd1415;
mul.wide.s32 %rd1417, %r1037, 2;
add.s64 %rd1419, %rd1456, %rd1417;
ld.shared.u16 %rs416, [%rd1419];
st.u16 [%rd1416], %rs416;
mul.wide.s32 %rd1420, %r1037, 8;
add.s64 %rd1422, %rd146, %rd1420;
ld.shared.u64 %rd1423, [%rd1422];
mul.lo.s64 %rd1424, %rd1453, %rd103;
add.s64 %rd1425, %rd1424, %rd42;
ld.local.u64 %rd1426, [%rd3];
shl.b64 %rd1427, %rd1425, 3;
add.s64 %rd1428, %rd1426, %rd1427;
st.u64 [%rd1428], %rd1423;

BB25_282:
mov.u32 %r1053, %tid.x;
add.s32 %r1035, %r1053, 1024;
ld.param.u64 %rd1451, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
cvt.s64.s32	%rd1450, %r1035;
setp.ge.u64	%p218, %rd1450, %rd1451;
@%p218 bra BB25_284;

mov.u32 %r1054, %tid.x;
mov.u64 %rd1455, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi2048EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s32 %r1036, %r1054, 1024;
cvt.s64.s32	%rd1452, %r1036;
mul.lo.s64 %rd1431, %rd1452, %rd102;
add.s64 %rd1432, %rd1431, %rd25;
ld.local.u64 %rd1433, [%rd2];
shl.b64 %rd1434, %rd1432, 1;
add.s64 %rd1435, %rd1433, %rd1434;
mul.wide.s32 %rd1436, %r1054, 2;
add.s64 %rd1438, %rd1455, %rd1436;
ld.shared.u16 %rs417, [%rd1438+2048];
st.u16 [%rd1435], %rs417;
mul.wide.s32 %rd1439, %r1054, 8;
add.s64 %rd1441, %rd146, %rd1439;
ld.shared.u64 %rd1442, [%rd1441+8192];
mul.lo.s64 %rd1443, %rd1452, %rd103;
add.s64 %rd1444, %rd1443, %rd42;
ld.local.u64 %rd1445, [%rd3];
shl.b64 %rd1446, %rd1444, 3;
add.s64 %rd1447, %rd1445, %rd1446;
st.u64 [%rd1447], %rd1442;

BB25_284:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot26[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<207>;
.reg .b16 %rs<397>;
.reg .f32 %f<101>;
.reg .b32 %r<1095>;
.reg .b64 %rd<1432>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[2048];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1431, __local_depot26;
cvta.local.u64 %SP, %rd1431;
ld.param.u64 %rd82, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u64 %rd83, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u64 %rd84, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u64 %rd85, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd86, %SP, 0;
cvta.to.local.u64 %rd2, %rd86;
add.u64 %rd87, %SP, 416;
cvta.to.local.u64 %rd3, %rd87;
mov.u32 %r1051, 0;
mov.pred %p4, 0;
@%p4 bra BB26_2;

BB26_1:
mul.wide.s32 %rd88, %r1051, 8;
add.s64 %rd89, %rd4, %rd88;
ld.param.u64 %rd90, [%rd89];
add.s64 %rd91, %rd2, %rd88;
st.local.u64 [%rd91], %rd90;
add.s32 %r1051, %r1051, 1;
setp.lt.u32	%p5, %r1051, 52;
@%p5 bra BB26_1;

BB26_2:
mov.u32 %r1052, 0;
@%p4 bra BB26_4;

BB26_3:
mul.wide.s32 %rd92, %r1052, 8;
add.s64 %rd93, %rd1, %rd92;
ld.param.u64 %rd94, [%rd93];
add.s64 %rd95, %rd3, %rd92;
st.local.u64 [%rd95], %rd94;
add.s32 %r1052, %r1052, 1;
setp.lt.u32	%p7, %r1052, 52;
@%p7 bra BB26_3;

BB26_4:
mov.u32 %r115, %nctaid.y;
mov.u32 %r116, %ctaid.z;
mov.u32 %r117, %ctaid.y;
mad.lo.s32 %r118, %r115, %r116, %r117;
mov.u32 %r119, %nctaid.x;
mov.u32 %r120, %ctaid.x;
mad.lo.s32 %r121, %r118, %r119, %r120;
cvt.u64.u32	%rd8, %r121;
setp.ge.u64	%p8, %rd8, %rd82;
@%p8 bra BB26_268;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r1053, %r5, -1;
mov.u64 %rd96, 0;
setp.lt.s32	%p9, %r1053, 1;
mov.u64 %rd1419, %rd8;
mov.u64 %rd1427, %rd96;
@%p9 bra BB26_11;

mul.wide.s32 %rd98, %r5, 8;
add.s64 %rd1405, %rd2, %rd98;
mov.u64 %rd1428, 0;
mov.u64 %rd1420, %rd8;

BB26_7:
ld.local.u64 %rd14, [%rd1405];
or.b64 %rd99, %rd1420, %rd14;
and.b64 %rd100, %rd99, -4294967296;
setp.eq.s64	%p10, %rd100, 0;
@%p10 bra BB26_9;
bra.uni BB26_8;

BB26_9:
cvt.u32.u64	%r122, %rd14;
cvt.u32.u64	%r123, %rd1420;
div.u32 %r124, %r123, %r122;
rem.u32 %r125, %r123, %r122;
cvt.u64.u32	%rd1421, %r124;
cvt.u64.u32	%rd1406, %r125;
bra.uni BB26_10;

BB26_8:
div.u64 %rd1421, %rd1420, %rd14;
rem.u64 %rd1406, %rd1420, %rd14;

BB26_10:
mov.u64 %rd1420, %rd1421;
ld.local.u64 %rd101, [%rd1405+200];
mul.lo.s64 %rd102, %rd101, %rd1406;
add.s64 %rd1428, %rd102, %rd1428;
add.s64 %rd1405, %rd1405, -8;
add.s32 %r1053, %r1053, -1;
setp.gt.s32	%p11, %r1053, 0;
mov.u64 %rd1413, %rd1420;
mov.u64 %rd1419, %rd1413;
mov.u64 %rd1422, %rd1428;
mov.u64 %rd1427, %rd1422;
@%p11 bra BB26_7;

BB26_11:
mov.u64 %rd24, %rd1427;
mov.u64 %rd23, %rd1419;
ld.local.u64 %rd104, [%rd2+208];
mul.lo.s64 %rd105, %rd104, %rd23;
add.s64 %rd25, %rd105, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r1054, %r9, -1;
setp.lt.s32	%p12, %r1054, 1;
mov.u64 %rd1416, %rd8;
mov.u64 %rd1425, %rd96;
@%p12 bra BB26_17;

mul.wide.s32 %rd107, %r9, 8;
add.s64 %rd1407, %rd3, %rd107;
mov.u64 %rd1426, 0;
mov.u64 %rd1417, %rd8;

BB26_13:
ld.local.u64 %rd31, [%rd1407];
or.b64 %rd108, %rd1417, %rd31;
and.b64 %rd109, %rd108, -4294967296;
setp.eq.s64	%p13, %rd109, 0;
@%p13 bra BB26_15;
bra.uni BB26_14;

BB26_15:
cvt.u32.u64	%r126, %rd31;
cvt.u32.u64	%r127, %rd1417;
div.u32 %r128, %r127, %r126;
rem.u32 %r129, %r127, %r126;
cvt.u64.u32	%rd1418, %r128;
cvt.u64.u32	%rd1408, %r129;
bra.uni BB26_16;

BB26_14:
div.u64 %rd1418, %rd1417, %rd31;
rem.u64 %rd1408, %rd1417, %rd31;

BB26_16:
mov.u64 %rd1417, %rd1418;
ld.local.u64 %rd110, [%rd1407+200];
mul.lo.s64 %rd111, %rd110, %rd1408;
add.s64 %rd1426, %rd111, %rd1426;
add.s64 %rd1407, %rd1407, -8;
add.s32 %r1054, %r1054, -1;
setp.gt.s32	%p14, %r1054, 0;
mov.u64 %rd1416, %rd1417;
mov.u64 %rd1425, %rd1426;
@%p14 bra BB26_13;

BB26_17:
ld.local.u64 %rd112, [%rd3+208];
mul.lo.s64 %rd113, %rd112, %rd1416;
add.s64 %rd42, %rd113, %rd1425;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd83;
@%p1 bra BB26_19;
bra.uni BB26_18;

BB26_19:
mul.lo.s64 %rd114, %rd43, %rd84;
add.s64 %rd115, %rd114, %rd25;
ld.local.u64 %rd116, [%rd2];
shl.b64 %rd117, %rd115, 1;
add.s64 %rd118, %rd116, %rd117;
ld.u16 %rs395, [%rd118];
bra.uni BB26_20;

BB26_18:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs395, %f1;}



BB26_20:
mov.u64 %rd1429, 0;
setp.ge.u64	%p15, %rd43, %rd83;
@%p15 bra BB26_22;

mul.lo.s64 %rd120, %rd43, %rd85;
add.s64 %rd121, %rd120, %rd42;
ld.local.u64 %rd122, [%rd3];
shl.b64 %rd123, %rd121, 3;
add.s64 %rd124, %rd122, %rd123;
ld.u64 %rd1429, [%rd124];

BB26_22:
add.s32 %r130, %r13, 512;
selp.u16	%rs18, 1, 0, %p1;
shl.b64 %rd125, %rd43, 1;
mov.u64 %rd126, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd126, %rd125;
st.shared.u16 [%rd46], %rs395;
shl.b64 %rd127, %rd43, 3;
mov.u64 %rd128, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd128, %rd127;
st.shared.u64 [%rd47], %rd1429;
mov.u64 %rd129, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd129, %rd43;
st.shared.u8 [%rd48], %rs18;
cvt.s64.s32	%rd49, %r130;
setp.lt.u64	%p2, %rd49, %rd83;
@%p2 bra BB26_24;
bra.uni BB26_23;

BB26_24:
mul.lo.s64 %rd130, %rd49, %rd84;
add.s64 %rd131, %rd130, %rd25;
ld.local.u64 %rd132, [%rd2];
shl.b64 %rd133, %rd131, 1;
add.s64 %rd134, %rd132, %rd133;
ld.u16 %rs396, [%rd134];
bra.uni BB26_25;

BB26_23:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs396, %f2;}



BB26_25:
mov.u64 %rd1430, 0;
setp.ge.u64	%p16, %rd49, %rd83;
@%p16 bra BB26_27;

mul.lo.s64 %rd136, %rd49, %rd85;
add.s64 %rd137, %rd136, %rd42;
ld.local.u64 %rd138, [%rd3];
shl.b64 %rd139, %rd137, 3;
add.s64 %rd140, %rd138, %rd139;
ld.u64 %rd1430, [%rd140];

BB26_27:
selp.u16	%rs20, 1, 0, %p2;
st.shared.u16 [%rd46+1024], %rs396;
st.shared.u64 [%rd47+4096], %rd1430;
st.shared.u8 [%rd48+512], %rs20;
bar.sync 0;
shl.b32 %r131, %r13, 1;
mul.wide.u32 %rd141, %r131, 2;
add.s64 %rd143, %rd126, %rd141;
ld.shared.u16 %rs21, [%rd143];
ld.shared.u16 %rs22, [%rd143+2];

	{ cvt.f32.f16 %f3, %rs21;}


	
	{ cvt.f32.f16 %f4, %rs22;}


	setp.leu.f32	%p17, %f3, %f4;
@%p17 bra BB26_29;

cvt.u64.u32	%rd144, %r131;
add.s64 %rd146, %rd129, %rd144;
ld.shared.u8 %rs23, [%rd146];
mov.u32 %r1055, 1;
setp.ne.s16	%p18, %rs23, 0;
@%p18 bra BB26_30;

BB26_29:
cvt.u64.u32	%rd147, %r131;
add.s64 %rd149, %rd129, %rd147;
ld.shared.u8 %rs24, [%rd149+1];
setp.eq.s16	%p19, %rs24, 0;
selp.u32	%r1055, 1, 0, %p19;

BB26_30:
and.b32 %r137, %r13, 1;
setp.ne.s32	%p20, %r1055, %r137;
@%p20 bra BB26_32;

mul.wide.u32 %rd150, %r131, 8;
add.s64 %rd152, %rd128, %rd150;
cvt.u64.u32	%rd153, %r131;
ld.shared.u16 %rs25, [%rd143];
ld.shared.u16 %rs26, [%rd143+2];
st.shared.u16 [%rd143], %rs26;
st.shared.u16 [%rd143+2], %rs25;
ld.shared.u64 %rd157, [%rd152];
ld.shared.u64 %rd158, [%rd152+8];
st.shared.u64 [%rd152], %rd158;
st.shared.u64 [%rd152+8], %rd157;
add.s64 %rd160, %rd129, %rd153;
ld.shared.u8 %rs27, [%rd160];
ld.shared.u8 %rs28, [%rd160+1];
st.shared.u8 [%rd160], %rs28;
st.shared.u8 [%rd160+1], %rs27;

BB26_32:
bar.sync 0;
sub.s32 %r18, %r131, %r137;
add.s32 %r143, %r18, 2;
mul.wide.u32 %rd161, %r143, 2;
add.s64 %rd163, %rd126, %rd161;
mul.wide.u32 %rd164, %r18, 2;
add.s64 %rd165, %rd126, %rd164;
ld.shared.u16 %rs29, [%rd165];
ld.shared.u16 %rs30, [%rd163];

	{ cvt.f32.f16 %f5, %rs29;}


	
	{ cvt.f32.f16 %f6, %rs30;}


	setp.leu.f32	%p21, %f5, %f6;
@%p21 bra BB26_34;

cvt.u64.u32	%rd166, %r18;
add.s64 %rd168, %rd129, %rd166;
ld.shared.u8 %rs31, [%rd168];
mov.u32 %r1056, 1;
setp.ne.s16	%p22, %rs31, 0;
@%p22 bra BB26_35;

BB26_34:
cvt.u64.u32	%rd169, %r143;
add.s64 %rd171, %rd129, %rd169;
ld.shared.u8 %rs32, [%rd171];
setp.eq.s16	%p23, %rs32, 0;
selp.u32	%r1056, 1, 0, %p23;

BB26_35:
bfe.u32 %r155, %r13, 1, 1;
setp.ne.s32	%p24, %r1056, %r155;
@%p24 bra BB26_37;

mul.wide.u32 %rd172, %r18, 8;
add.s64 %rd174, %rd128, %rd172;
mul.wide.u32 %rd175, %r143, 8;
add.s64 %rd176, %rd128, %rd175;
cvt.u64.u32	%rd177, %r18;
ld.shared.u16 %rs33, [%rd165];
cvt.u64.u32	%rd181, %r143;
ld.shared.u16 %rs34, [%rd163];
st.shared.u16 [%rd165], %rs34;
st.shared.u16 [%rd163], %rs33;
ld.shared.u64 %rd184, [%rd174];
ld.shared.u64 %rd185, [%rd176];
st.shared.u64 [%rd174], %rd185;
st.shared.u64 [%rd176], %rd184;
add.s64 %rd187, %rd129, %rd177;
ld.shared.u8 %rs35, [%rd187];
add.s64 %rd188, %rd129, %rd181;
ld.shared.u8 %rs36, [%rd188];
st.shared.u8 [%rd187], %rs36;
st.shared.u8 [%rd188], %rs35;

BB26_37:
bar.sync 0;
ld.shared.u16 %rs37, [%rd143];
ld.shared.u16 %rs38, [%rd143+2];

	{ cvt.f32.f16 %f7, %rs37;}


	
	{ cvt.f32.f16 %f8, %rs38;}


	setp.leu.f32	%p25, %f7, %f8;
@%p25 bra BB26_39;

cvt.u64.u32	%rd192, %r131;
add.s64 %rd194, %rd129, %rd192;
ld.shared.u8 %rs39, [%rd194];
mov.u32 %r1057, 1;
setp.ne.s16	%p26, %rs39, 0;
@%p26 bra BB26_40;

BB26_39:
cvt.u64.u32	%rd195, %r131;
add.s64 %rd197, %rd129, %rd195;
ld.shared.u8 %rs40, [%rd197+1];
setp.eq.s16	%p27, %rs40, 0;
selp.u32	%r1057, 1, 0, %p27;

BB26_40:
bfe.u32 %r170, %r13, 1, 1;
setp.ne.s32	%p28, %r1057, %r170;
@%p28 bra BB26_42;

cvt.u64.u32	%rd198, %r131;
ld.shared.u16 %rs41, [%rd143];
ld.shared.u16 %rs42, [%rd143+2];
st.shared.u16 [%rd143], %rs42;
st.shared.u16 [%rd143+2], %rs41;
mul.wide.u32 %rd202, %r131, 8;
add.s64 %rd204, %rd128, %rd202;
ld.shared.u64 %rd205, [%rd204];
ld.shared.u64 %rd206, [%rd204+8];
st.shared.u64 [%rd204], %rd206;
st.shared.u64 [%rd204+8], %rd205;
add.s64 %rd208, %rd129, %rd198;
ld.shared.u8 %rs43, [%rd208];
ld.shared.u8 %rs44, [%rd208+1];
st.shared.u8 [%rd208], %rs44;
st.shared.u8 [%rd208+1], %rs43;

BB26_42:
bar.sync 0;
and.b32 %r173, %r13, 3;
sub.s32 %r24, %r131, %r173;
add.s32 %r175, %r24, 4;
mul.wide.u32 %rd209, %r175, 2;
add.s64 %rd211, %rd126, %rd209;
mul.wide.u32 %rd212, %r24, 2;
add.s64 %rd213, %rd126, %rd212;
ld.shared.u16 %rs45, [%rd213];
ld.shared.u16 %rs46, [%rd211];

	{ cvt.f32.f16 %f9, %rs45;}


	
	{ cvt.f32.f16 %f10, %rs46;}


	setp.leu.f32	%p29, %f9, %f10;
@%p29 bra BB26_44;

cvt.u64.u32	%rd214, %r24;
add.s64 %rd216, %rd129, %rd214;
ld.shared.u8 %rs47, [%rd216];
mov.u32 %r1058, 1;
setp.ne.s16	%p30, %rs47, 0;
@%p30 bra BB26_45;

BB26_44:
cvt.u64.u32	%rd217, %r175;
add.s64 %rd219, %rd129, %rd217;
ld.shared.u8 %rs48, [%rd219];
setp.eq.s16	%p31, %rs48, 0;
selp.u32	%r1058, 1, 0, %p31;

BB26_45:
bfe.u32 %r187, %r13, 2, 1;
setp.ne.s32	%p32, %r1058, %r187;
@%p32 bra BB26_47;

mul.wide.u32 %rd220, %r24, 8;
add.s64 %rd222, %rd128, %rd220;
mul.wide.u32 %rd223, %r175, 8;
add.s64 %rd224, %rd128, %rd223;
cvt.u64.u32	%rd225, %r24;
ld.shared.u16 %rs49, [%rd213];
cvt.u64.u32	%rd229, %r175;
ld.shared.u16 %rs50, [%rd211];
st.shared.u16 [%rd213], %rs50;
st.shared.u16 [%rd211], %rs49;
ld.shared.u64 %rd232, [%rd222];
ld.shared.u64 %rd233, [%rd224];
st.shared.u64 [%rd222], %rd233;
st.shared.u64 [%rd224], %rd232;
add.s64 %rd235, %rd129, %rd225;
ld.shared.u8 %rs51, [%rd235];
add.s64 %rd236, %rd129, %rd229;
ld.shared.u8 %rs52, [%rd236];
st.shared.u8 [%rd235], %rs52;
st.shared.u8 [%rd236], %rs51;

BB26_47:
bar.sync 0;
ld.shared.u16 %rs53, [%rd165];
ld.shared.u16 %rs54, [%rd163];

	{ cvt.f32.f16 %f11, %rs53;}


	
	{ cvt.f32.f16 %f12, %rs54;}


	setp.leu.f32	%p33, %f11, %f12;
@%p33 bra BB26_49;

cvt.u64.u32	%rd242, %r18;
add.s64 %rd244, %rd129, %rd242;
ld.shared.u8 %rs55, [%rd244];
mov.u32 %r1059, 1;
setp.ne.s16	%p34, %rs55, 0;
@%p34 bra BB26_50;

BB26_49:
cvt.u64.u32	%rd245, %r143;
add.s64 %rd247, %rd129, %rd245;
ld.shared.u8 %rs56, [%rd247];
setp.eq.s16	%p35, %rs56, 0;
selp.u32	%r1059, 1, 0, %p35;

BB26_50:
bfe.u32 %r210, %r13, 2, 1;
setp.ne.s32	%p36, %r1059, %r210;
@%p36 bra BB26_52;

cvt.u64.u32	%rd248, %r18;
ld.shared.u16 %rs57, [%rd165];
cvt.u64.u32	%rd252, %r143;
ld.shared.u16 %rs58, [%rd163];
st.shared.u16 [%rd165], %rs58;
st.shared.u16 [%rd163], %rs57;
mul.wide.u32 %rd255, %r18, 8;
add.s64 %rd257, %rd128, %rd255;
ld.shared.u64 %rd258, [%rd257];
mul.wide.u32 %rd259, %r143, 8;
add.s64 %rd260, %rd128, %rd259;
ld.shared.u64 %rd261, [%rd260];
st.shared.u64 [%rd257], %rd261;
st.shared.u64 [%rd260], %rd258;
add.s64 %rd263, %rd129, %rd248;
ld.shared.u8 %rs59, [%rd263];
add.s64 %rd264, %rd129, %rd252;
ld.shared.u8 %rs60, [%rd264];
st.shared.u8 [%rd263], %rs60;
st.shared.u8 [%rd264], %rs59;

BB26_52:
bar.sync 0;
ld.shared.u16 %rs61, [%rd143];
ld.shared.u16 %rs62, [%rd143+2];

	{ cvt.f32.f16 %f13, %rs61;}


	
	{ cvt.f32.f16 %f14, %rs62;}


	setp.leu.f32	%p37, %f13, %f14;
@%p37 bra BB26_54;

cvt.u64.u32	%rd268, %r131;
add.s64 %rd270, %rd129, %rd268;
ld.shared.u8 %rs63, [%rd270];
mov.u32 %r1060, 1;
setp.ne.s16	%p38, %rs63, 0;
@%p38 bra BB26_55;

BB26_54:
cvt.u64.u32	%rd271, %r131;
add.s64 %rd273, %rd129, %rd271;
ld.shared.u8 %rs64, [%rd273+1];
setp.eq.s16	%p39, %rs64, 0;
selp.u32	%r1060, 1, 0, %p39;

BB26_55:
bfe.u32 %r224, %r13, 2, 1;
setp.ne.s32	%p40, %r1060, %r224;
@%p40 bra BB26_57;

cvt.u64.u32	%rd274, %r131;
ld.shared.u16 %rs65, [%rd143];
ld.shared.u16 %rs66, [%rd143+2];
st.shared.u16 [%rd143], %rs66;
st.shared.u16 [%rd143+2], %rs65;
mul.wide.u32 %rd278, %r131, 8;
add.s64 %rd280, %rd128, %rd278;
ld.shared.u64 %rd281, [%rd280];
ld.shared.u64 %rd282, [%rd280+8];
st.shared.u64 [%rd280], %rd282;
st.shared.u64 [%rd280+8], %rd281;
add.s64 %rd284, %rd129, %rd274;
ld.shared.u8 %rs67, [%rd284];
ld.shared.u8 %rs68, [%rd284+1];
st.shared.u8 [%rd284], %rs68;
st.shared.u8 [%rd284+1], %rs67;

BB26_57:
bar.sync 0;
and.b32 %r227, %r13, 7;
sub.s32 %r32, %r131, %r227;
add.s32 %r229, %r32, 8;
mul.wide.u32 %rd285, %r229, 2;
add.s64 %rd287, %rd126, %rd285;
mul.wide.u32 %rd288, %r32, 2;
add.s64 %rd289, %rd126, %rd288;
ld.shared.u16 %rs69, [%rd289];
ld.shared.u16 %rs70, [%rd287];

	{ cvt.f32.f16 %f15, %rs69;}


	
	{ cvt.f32.f16 %f16, %rs70;}


	setp.leu.f32	%p41, %f15, %f16;
@%p41 bra BB26_59;

cvt.u64.u32	%rd290, %r32;
add.s64 %rd292, %rd129, %rd290;
ld.shared.u8 %rs71, [%rd292];
mov.u32 %r1061, 1;
setp.ne.s16	%p42, %rs71, 0;
@%p42 bra BB26_60;

BB26_59:
cvt.u64.u32	%rd293, %r229;
add.s64 %rd295, %rd129, %rd293;
ld.shared.u8 %rs72, [%rd295];
setp.eq.s16	%p43, %rs72, 0;
selp.u32	%r1061, 1, 0, %p43;

BB26_60:
bfe.u32 %r241, %r13, 3, 1;
setp.ne.s32	%p44, %r1061, %r241;
@%p44 bra BB26_62;

mul.wide.u32 %rd296, %r32, 8;
add.s64 %rd298, %rd128, %rd296;
mul.wide.u32 %rd299, %r229, 8;
add.s64 %rd300, %rd128, %rd299;
cvt.u64.u32	%rd301, %r32;
ld.shared.u16 %rs73, [%rd289];
cvt.u64.u32	%rd305, %r229;
ld.shared.u16 %rs74, [%rd287];
st.shared.u16 [%rd289], %rs74;
st.shared.u16 [%rd287], %rs73;
ld.shared.u64 %rd308, [%rd298];
ld.shared.u64 %rd309, [%rd300];
st.shared.u64 [%rd298], %rd309;
st.shared.u64 [%rd300], %rd308;
add.s64 %rd311, %rd129, %rd301;
ld.shared.u8 %rs75, [%rd311];
add.s64 %rd312, %rd129, %rd305;
ld.shared.u8 %rs76, [%rd312];
st.shared.u8 [%rd311], %rs76;
st.shared.u8 [%rd312], %rs75;

BB26_62:
bar.sync 0;
ld.shared.u16 %rs77, [%rd213];
ld.shared.u16 %rs78, [%rd211];

	{ cvt.f32.f16 %f17, %rs77;}


	
	{ cvt.f32.f16 %f18, %rs78;}


	setp.leu.f32	%p45, %f17, %f18;
@%p45 bra BB26_64;

cvt.u64.u32	%rd318, %r24;
add.s64 %rd320, %rd129, %rd318;
ld.shared.u8 %rs79, [%rd320];
mov.u32 %r1062, 1;
setp.ne.s16	%p46, %rs79, 0;
@%p46 bra BB26_65;

BB26_64:
cvt.u64.u32	%rd321, %r175;
add.s64 %rd323, %rd129, %rd321;
ld.shared.u8 %rs80, [%rd323];
setp.eq.s16	%p47, %rs80, 0;
selp.u32	%r1062, 1, 0, %p47;

BB26_65:
bfe.u32 %r264, %r13, 3, 1;
setp.ne.s32	%p48, %r1062, %r264;
@%p48 bra BB26_67;

cvt.u64.u32	%rd324, %r24;
ld.shared.u16 %rs81, [%rd213];
cvt.u64.u32	%rd328, %r175;
ld.shared.u16 %rs82, [%rd211];
st.shared.u16 [%rd213], %rs82;
st.shared.u16 [%rd211], %rs81;
mul.wide.u32 %rd331, %r24, 8;
add.s64 %rd333, %rd128, %rd331;
ld.shared.u64 %rd334, [%rd333];
mul.wide.u32 %rd335, %r175, 8;
add.s64 %rd336, %rd128, %rd335;
ld.shared.u64 %rd337, [%rd336];
st.shared.u64 [%rd333], %rd337;
st.shared.u64 [%rd336], %rd334;
add.s64 %rd339, %rd129, %rd324;
ld.shared.u8 %rs83, [%rd339];
add.s64 %rd340, %rd129, %rd328;
ld.shared.u8 %rs84, [%rd340];
st.shared.u8 [%rd339], %rs84;
st.shared.u8 [%rd340], %rs83;

BB26_67:
bar.sync 0;
ld.shared.u16 %rs85, [%rd165];
ld.shared.u16 %rs86, [%rd163];

	{ cvt.f32.f16 %f19, %rs85;}


	
	{ cvt.f32.f16 %f20, %rs86;}


	setp.leu.f32	%p49, %f19, %f20;
@%p49 bra BB26_69;

cvt.u64.u32	%rd346, %r18;
add.s64 %rd348, %rd129, %rd346;
ld.shared.u8 %rs87, [%rd348];
mov.u32 %r1063, 1;
setp.ne.s16	%p50, %rs87, 0;
@%p50 bra BB26_70;

BB26_69:
cvt.u64.u32	%rd349, %r143;
add.s64 %rd351, %rd129, %rd349;
ld.shared.u8 %rs88, [%rd351];
setp.eq.s16	%p51, %rs88, 0;
selp.u32	%r1063, 1, 0, %p51;

BB26_70:
bfe.u32 %r286, %r13, 3, 1;
setp.ne.s32	%p52, %r1063, %r286;
@%p52 bra BB26_72;

cvt.u64.u32	%rd352, %r18;
ld.shared.u16 %rs89, [%rd165];
cvt.u64.u32	%rd356, %r143;
ld.shared.u16 %rs90, [%rd163];
st.shared.u16 [%rd165], %rs90;
st.shared.u16 [%rd163], %rs89;
mul.wide.u32 %rd359, %r18, 8;
add.s64 %rd361, %rd128, %rd359;
ld.shared.u64 %rd362, [%rd361];
mul.wide.u32 %rd363, %r143, 8;
add.s64 %rd364, %rd128, %rd363;
ld.shared.u64 %rd365, [%rd364];
st.shared.u64 [%rd361], %rd365;
st.shared.u64 [%rd364], %rd362;
add.s64 %rd367, %rd129, %rd352;
ld.shared.u8 %rs91, [%rd367];
add.s64 %rd368, %rd129, %rd356;
ld.shared.u8 %rs92, [%rd368];
st.shared.u8 [%rd367], %rs92;
st.shared.u8 [%rd368], %rs91;

BB26_72:
bar.sync 0;
ld.shared.u16 %rs93, [%rd143];
ld.shared.u16 %rs94, [%rd143+2];

	{ cvt.f32.f16 %f21, %rs93;}


	
	{ cvt.f32.f16 %f22, %rs94;}


	setp.leu.f32	%p53, %f21, %f22;
@%p53 bra BB26_74;

cvt.u64.u32	%rd372, %r131;
add.s64 %rd374, %rd129, %rd372;
ld.shared.u8 %rs95, [%rd374];
mov.u32 %r1064, 1;
setp.ne.s16	%p54, %rs95, 0;
@%p54 bra BB26_75;

BB26_74:
cvt.u64.u32	%rd375, %r131;
add.s64 %rd377, %rd129, %rd375;
ld.shared.u8 %rs96, [%rd377+1];
setp.eq.s16	%p55, %rs96, 0;
selp.u32	%r1064, 1, 0, %p55;

BB26_75:
bfe.u32 %r300, %r13, 3, 1;
setp.ne.s32	%p56, %r1064, %r300;
@%p56 bra BB26_77;

cvt.u64.u32	%rd378, %r131;
ld.shared.u16 %rs97, [%rd143];
ld.shared.u16 %rs98, [%rd143+2];
st.shared.u16 [%rd143], %rs98;
st.shared.u16 [%rd143+2], %rs97;
mul.wide.u32 %rd382, %r131, 8;
add.s64 %rd384, %rd128, %rd382;
ld.shared.u64 %rd385, [%rd384];
ld.shared.u64 %rd386, [%rd384+8];
st.shared.u64 [%rd384], %rd386;
st.shared.u64 [%rd384+8], %rd385;
add.s64 %rd388, %rd129, %rd378;
ld.shared.u8 %rs99, [%rd388];
ld.shared.u8 %rs100, [%rd388+1];
st.shared.u8 [%rd388], %rs100;
st.shared.u8 [%rd388+1], %rs99;

BB26_77:
bar.sync 0;
and.b32 %r303, %r13, 15;
sub.s32 %r42, %r131, %r303;
add.s32 %r305, %r42, 16;
mul.wide.u32 %rd389, %r305, 2;
add.s64 %rd391, %rd126, %rd389;
mul.wide.u32 %rd392, %r42, 2;
add.s64 %rd393, %rd126, %rd392;
ld.shared.u16 %rs101, [%rd393];
ld.shared.u16 %rs102, [%rd391];

	{ cvt.f32.f16 %f23, %rs101;}


	
	{ cvt.f32.f16 %f24, %rs102;}


	setp.leu.f32	%p57, %f23, %f24;
@%p57 bra BB26_79;

cvt.u64.u32	%rd394, %r42;
add.s64 %rd396, %rd129, %rd394;
ld.shared.u8 %rs103, [%rd396];
mov.u32 %r1065, 1;
setp.ne.s16	%p58, %rs103, 0;
@%p58 bra BB26_80;

BB26_79:
cvt.u64.u32	%rd397, %r305;
add.s64 %rd399, %rd129, %rd397;
ld.shared.u8 %rs104, [%rd399];
setp.eq.s16	%p59, %rs104, 0;
selp.u32	%r1065, 1, 0, %p59;

BB26_80:
bfe.u32 %r317, %r13, 4, 1;
setp.ne.s32	%p60, %r1065, %r317;
@%p60 bra BB26_82;

mul.wide.u32 %rd400, %r42, 8;
add.s64 %rd402, %rd128, %rd400;
mul.wide.u32 %rd403, %r305, 8;
add.s64 %rd404, %rd128, %rd403;
cvt.u64.u32	%rd405, %r42;
ld.shared.u16 %rs105, [%rd393];
cvt.u64.u32	%rd409, %r305;
ld.shared.u16 %rs106, [%rd391];
st.shared.u16 [%rd393], %rs106;
st.shared.u16 [%rd391], %rs105;
ld.shared.u64 %rd412, [%rd402];
ld.shared.u64 %rd413, [%rd404];
st.shared.u64 [%rd402], %rd413;
st.shared.u64 [%rd404], %rd412;
add.s64 %rd415, %rd129, %rd405;
ld.shared.u8 %rs107, [%rd415];
add.s64 %rd416, %rd129, %rd409;
ld.shared.u8 %rs108, [%rd416];
st.shared.u8 [%rd415], %rs108;
st.shared.u8 [%rd416], %rs107;

BB26_82:
bar.sync 0;
ld.shared.u16 %rs109, [%rd289];
ld.shared.u16 %rs110, [%rd287];

	{ cvt.f32.f16 %f25, %rs109;}


	
	{ cvt.f32.f16 %f26, %rs110;}


	setp.leu.f32	%p61, %f25, %f26;
@%p61 bra BB26_84;

cvt.u64.u32	%rd422, %r32;
add.s64 %rd424, %rd129, %rd422;
ld.shared.u8 %rs111, [%rd424];
mov.u32 %r1066, 1;
setp.ne.s16	%p62, %rs111, 0;
@%p62 bra BB26_85;

BB26_84:
cvt.u64.u32	%rd425, %r229;
add.s64 %rd427, %rd129, %rd425;
ld.shared.u8 %rs112, [%rd427];
setp.eq.s16	%p63, %rs112, 0;
selp.u32	%r1066, 1, 0, %p63;

BB26_85:
bfe.u32 %r340, %r13, 4, 1;
setp.ne.s32	%p64, %r1066, %r340;
@%p64 bra BB26_87;

cvt.u64.u32	%rd428, %r32;
ld.shared.u16 %rs113, [%rd289];
cvt.u64.u32	%rd432, %r229;
ld.shared.u16 %rs114, [%rd287];
st.shared.u16 [%rd289], %rs114;
st.shared.u16 [%rd287], %rs113;
mul.wide.u32 %rd435, %r32, 8;
add.s64 %rd437, %rd128, %rd435;
ld.shared.u64 %rd438, [%rd437];
mul.wide.u32 %rd439, %r229, 8;
add.s64 %rd440, %rd128, %rd439;
ld.shared.u64 %rd441, [%rd440];
st.shared.u64 [%rd437], %rd441;
st.shared.u64 [%rd440], %rd438;
add.s64 %rd443, %rd129, %rd428;
ld.shared.u8 %rs115, [%rd443];
add.s64 %rd444, %rd129, %rd432;
ld.shared.u8 %rs116, [%rd444];
st.shared.u8 [%rd443], %rs116;
st.shared.u8 [%rd444], %rs115;

BB26_87:
bar.sync 0;
ld.shared.u16 %rs117, [%rd213];
ld.shared.u16 %rs118, [%rd211];

	{ cvt.f32.f16 %f27, %rs117;}


	
	{ cvt.f32.f16 %f28, %rs118;}


	setp.leu.f32	%p65, %f27, %f28;
@%p65 bra BB26_89;

cvt.u64.u32	%rd450, %r24;
add.s64 %rd452, %rd129, %rd450;
ld.shared.u8 %rs119, [%rd452];
mov.u32 %r1067, 1;
setp.ne.s16	%p66, %rs119, 0;
@%p66 bra BB26_90;

BB26_89:
cvt.u64.u32	%rd453, %r175;
add.s64 %rd455, %rd129, %rd453;
ld.shared.u8 %rs120, [%rd455];
setp.eq.s16	%p67, %rs120, 0;
selp.u32	%r1067, 1, 0, %p67;

BB26_90:
bfe.u32 %r362, %r13, 4, 1;
setp.ne.s32	%p68, %r1067, %r362;
@%p68 bra BB26_92;

cvt.u64.u32	%rd456, %r24;
ld.shared.u16 %rs121, [%rd213];
cvt.u64.u32	%rd460, %r175;
ld.shared.u16 %rs122, [%rd211];
st.shared.u16 [%rd213], %rs122;
st.shared.u16 [%rd211], %rs121;
mul.wide.u32 %rd463, %r24, 8;
add.s64 %rd465, %rd128, %rd463;
ld.shared.u64 %rd466, [%rd465];
mul.wide.u32 %rd467, %r175, 8;
add.s64 %rd468, %rd128, %rd467;
ld.shared.u64 %rd469, [%rd468];
st.shared.u64 [%rd465], %rd469;
st.shared.u64 [%rd468], %rd466;
add.s64 %rd471, %rd129, %rd456;
ld.shared.u8 %rs123, [%rd471];
add.s64 %rd472, %rd129, %rd460;
ld.shared.u8 %rs124, [%rd472];
st.shared.u8 [%rd471], %rs124;
st.shared.u8 [%rd472], %rs123;

BB26_92:
bar.sync 0;
ld.shared.u16 %rs125, [%rd165];
ld.shared.u16 %rs126, [%rd163];

	{ cvt.f32.f16 %f29, %rs125;}


	
	{ cvt.f32.f16 %f30, %rs126;}


	setp.leu.f32	%p69, %f29, %f30;
@%p69 bra BB26_94;

cvt.u64.u32	%rd478, %r18;
add.s64 %rd480, %rd129, %rd478;
ld.shared.u8 %rs127, [%rd480];
mov.u32 %r1068, 1;
setp.ne.s16	%p70, %rs127, 0;
@%p70 bra BB26_95;

BB26_94:
cvt.u64.u32	%rd481, %r143;
add.s64 %rd483, %rd129, %rd481;
ld.shared.u8 %rs128, [%rd483];
setp.eq.s16	%p71, %rs128, 0;
selp.u32	%r1068, 1, 0, %p71;

BB26_95:
bfe.u32 %r384, %r13, 4, 1;
setp.ne.s32	%p72, %r1068, %r384;
@%p72 bra BB26_97;

cvt.u64.u32	%rd484, %r18;
ld.shared.u16 %rs129, [%rd165];
cvt.u64.u32	%rd488, %r143;
ld.shared.u16 %rs130, [%rd163];
st.shared.u16 [%rd165], %rs130;
st.shared.u16 [%rd163], %rs129;
mul.wide.u32 %rd491, %r18, 8;
add.s64 %rd493, %rd128, %rd491;
ld.shared.u64 %rd494, [%rd493];
mul.wide.u32 %rd495, %r143, 8;
add.s64 %rd496, %rd128, %rd495;
ld.shared.u64 %rd497, [%rd496];
st.shared.u64 [%rd493], %rd497;
st.shared.u64 [%rd496], %rd494;
add.s64 %rd499, %rd129, %rd484;
ld.shared.u8 %rs131, [%rd499];
add.s64 %rd500, %rd129, %rd488;
ld.shared.u8 %rs132, [%rd500];
st.shared.u8 [%rd499], %rs132;
st.shared.u8 [%rd500], %rs131;

BB26_97:
bar.sync 0;
ld.shared.u16 %rs133, [%rd143];
ld.shared.u16 %rs134, [%rd143+2];

	{ cvt.f32.f16 %f31, %rs133;}


	
	{ cvt.f32.f16 %f32, %rs134;}


	setp.leu.f32	%p73, %f31, %f32;
@%p73 bra BB26_99;

cvt.u64.u32	%rd504, %r131;
add.s64 %rd506, %rd129, %rd504;
ld.shared.u8 %rs135, [%rd506];
mov.u32 %r1069, 1;
setp.ne.s16	%p74, %rs135, 0;
@%p74 bra BB26_100;

BB26_99:
cvt.u64.u32	%rd507, %r131;
add.s64 %rd509, %rd129, %rd507;
ld.shared.u8 %rs136, [%rd509+1];
setp.eq.s16	%p75, %rs136, 0;
selp.u32	%r1069, 1, 0, %p75;

BB26_100:
bfe.u32 %r398, %r13, 4, 1;
setp.ne.s32	%p76, %r1069, %r398;
@%p76 bra BB26_102;

cvt.u64.u32	%rd510, %r131;
ld.shared.u16 %rs137, [%rd143];
ld.shared.u16 %rs138, [%rd143+2];
st.shared.u16 [%rd143], %rs138;
st.shared.u16 [%rd143+2], %rs137;
mul.wide.u32 %rd514, %r131, 8;
add.s64 %rd516, %rd128, %rd514;
ld.shared.u64 %rd517, [%rd516];
ld.shared.u64 %rd518, [%rd516+8];
st.shared.u64 [%rd516], %rd518;
st.shared.u64 [%rd516+8], %rd517;
add.s64 %rd520, %rd129, %rd510;
ld.shared.u8 %rs139, [%rd520];
ld.shared.u8 %rs140, [%rd520+1];
st.shared.u8 [%rd520], %rs140;
st.shared.u8 [%rd520+1], %rs139;

BB26_102:
bar.sync 0;
and.b32 %r401, %r13, 31;
sub.s32 %r54, %r131, %r401;
add.s32 %r403, %r54, 32;
mul.wide.u32 %rd521, %r403, 2;
add.s64 %rd523, %rd126, %rd521;
mul.wide.u32 %rd524, %r54, 2;
add.s64 %rd525, %rd126, %rd524;
ld.shared.u16 %rs141, [%rd525];
ld.shared.u16 %rs142, [%rd523];

	{ cvt.f32.f16 %f33, %rs141;}


	
	{ cvt.f32.f16 %f34, %rs142;}


	setp.leu.f32	%p77, %f33, %f34;
@%p77 bra BB26_104;

cvt.u64.u32	%rd526, %r54;
add.s64 %rd528, %rd129, %rd526;
ld.shared.u8 %rs143, [%rd528];
mov.u32 %r1070, 1;
setp.ne.s16	%p78, %rs143, 0;
@%p78 bra BB26_105;

BB26_104:
cvt.u64.u32	%rd529, %r403;
add.s64 %rd531, %rd129, %rd529;
ld.shared.u8 %rs144, [%rd531];
setp.eq.s16	%p79, %rs144, 0;
selp.u32	%r1070, 1, 0, %p79;

BB26_105:
bfe.u32 %r415, %r13, 5, 1;
setp.ne.s32	%p80, %r1070, %r415;
@%p80 bra BB26_107;

mul.wide.u32 %rd532, %r54, 8;
add.s64 %rd534, %rd128, %rd532;
mul.wide.u32 %rd535, %r403, 8;
add.s64 %rd536, %rd128, %rd535;
cvt.u64.u32	%rd537, %r54;
ld.shared.u16 %rs145, [%rd525];
cvt.u64.u32	%rd541, %r403;
ld.shared.u16 %rs146, [%rd523];
st.shared.u16 [%rd525], %rs146;
st.shared.u16 [%rd523], %rs145;
ld.shared.u64 %rd544, [%rd534];
ld.shared.u64 %rd545, [%rd536];
st.shared.u64 [%rd534], %rd545;
st.shared.u64 [%rd536], %rd544;
add.s64 %rd547, %rd129, %rd537;
ld.shared.u8 %rs147, [%rd547];
add.s64 %rd548, %rd129, %rd541;
ld.shared.u8 %rs148, [%rd548];
st.shared.u8 [%rd547], %rs148;
st.shared.u8 [%rd548], %rs147;

BB26_107:
bar.sync 0;
ld.shared.u16 %rs149, [%rd393];
ld.shared.u16 %rs150, [%rd391];

	{ cvt.f32.f16 %f35, %rs149;}


	
	{ cvt.f32.f16 %f36, %rs150;}


	setp.leu.f32	%p81, %f35, %f36;
@%p81 bra BB26_109;

cvt.u64.u32	%rd554, %r42;
add.s64 %rd556, %rd129, %rd554;
ld.shared.u8 %rs151, [%rd556];
mov.u32 %r1071, 1;
setp.ne.s16	%p82, %rs151, 0;
@%p82 bra BB26_110;

BB26_109:
cvt.u64.u32	%rd557, %r305;
add.s64 %rd559, %rd129, %rd557;
ld.shared.u8 %rs152, [%rd559];
setp.eq.s16	%p83, %rs152, 0;
selp.u32	%r1071, 1, 0, %p83;

BB26_110:
bfe.u32 %r438, %r13, 5, 1;
setp.ne.s32	%p84, %r1071, %r438;
@%p84 bra BB26_112;

cvt.u64.u32	%rd560, %r42;
ld.shared.u16 %rs153, [%rd393];
cvt.u64.u32	%rd564, %r305;
ld.shared.u16 %rs154, [%rd391];
st.shared.u16 [%rd393], %rs154;
st.shared.u16 [%rd391], %rs153;
mul.wide.u32 %rd567, %r42, 8;
add.s64 %rd569, %rd128, %rd567;
ld.shared.u64 %rd570, [%rd569];
mul.wide.u32 %rd571, %r305, 8;
add.s64 %rd572, %rd128, %rd571;
ld.shared.u64 %rd573, [%rd572];
st.shared.u64 [%rd569], %rd573;
st.shared.u64 [%rd572], %rd570;
add.s64 %rd575, %rd129, %rd560;
ld.shared.u8 %rs155, [%rd575];
add.s64 %rd576, %rd129, %rd564;
ld.shared.u8 %rs156, [%rd576];
st.shared.u8 [%rd575], %rs156;
st.shared.u8 [%rd576], %rs155;

BB26_112:
bar.sync 0;
ld.shared.u16 %rs157, [%rd289];
ld.shared.u16 %rs158, [%rd287];

	{ cvt.f32.f16 %f37, %rs157;}


	
	{ cvt.f32.f16 %f38, %rs158;}


	setp.leu.f32	%p85, %f37, %f38;
@%p85 bra BB26_114;

cvt.u64.u32	%rd582, %r32;
add.s64 %rd584, %rd129, %rd582;
ld.shared.u8 %rs159, [%rd584];
mov.u32 %r1072, 1;
setp.ne.s16	%p86, %rs159, 0;
@%p86 bra BB26_115;

BB26_114:
cvt.u64.u32	%rd585, %r229;
add.s64 %rd587, %rd129, %rd585;
ld.shared.u8 %rs160, [%rd587];
setp.eq.s16	%p87, %rs160, 0;
selp.u32	%r1072, 1, 0, %p87;

BB26_115:
bfe.u32 %r460, %r13, 5, 1;
setp.ne.s32	%p88, %r1072, %r460;
@%p88 bra BB26_117;

cvt.u64.u32	%rd588, %r32;
ld.shared.u16 %rs161, [%rd289];
cvt.u64.u32	%rd592, %r229;
ld.shared.u16 %rs162, [%rd287];
st.shared.u16 [%rd289], %rs162;
st.shared.u16 [%rd287], %rs161;
mul.wide.u32 %rd595, %r32, 8;
add.s64 %rd597, %rd128, %rd595;
ld.shared.u64 %rd598, [%rd597];
mul.wide.u32 %rd599, %r229, 8;
add.s64 %rd600, %rd128, %rd599;
ld.shared.u64 %rd601, [%rd600];
st.shared.u64 [%rd597], %rd601;
st.shared.u64 [%rd600], %rd598;
add.s64 %rd603, %rd129, %rd588;
ld.shared.u8 %rs163, [%rd603];
add.s64 %rd604, %rd129, %rd592;
ld.shared.u8 %rs164, [%rd604];
st.shared.u8 [%rd603], %rs164;
st.shared.u8 [%rd604], %rs163;

BB26_117:
bar.sync 0;
ld.shared.u16 %rs165, [%rd213];
ld.shared.u16 %rs166, [%rd211];

	{ cvt.f32.f16 %f39, %rs165;}


	
	{ cvt.f32.f16 %f40, %rs166;}


	setp.leu.f32	%p89, %f39, %f40;
@%p89 bra BB26_119;

cvt.u64.u32	%rd610, %r24;
add.s64 %rd612, %rd129, %rd610;
ld.shared.u8 %rs167, [%rd612];
mov.u32 %r1073, 1;
setp.ne.s16	%p90, %rs167, 0;
@%p90 bra BB26_120;

BB26_119:
cvt.u64.u32	%rd613, %r175;
add.s64 %rd615, %rd129, %rd613;
ld.shared.u8 %rs168, [%rd615];
setp.eq.s16	%p91, %rs168, 0;
selp.u32	%r1073, 1, 0, %p91;

BB26_120:
bfe.u32 %r482, %r13, 5, 1;
setp.ne.s32	%p92, %r1073, %r482;
@%p92 bra BB26_122;

cvt.u64.u32	%rd616, %r24;
ld.shared.u16 %rs169, [%rd213];
cvt.u64.u32	%rd620, %r175;
ld.shared.u16 %rs170, [%rd211];
st.shared.u16 [%rd213], %rs170;
st.shared.u16 [%rd211], %rs169;
mul.wide.u32 %rd623, %r24, 8;
add.s64 %rd625, %rd128, %rd623;
ld.shared.u64 %rd626, [%rd625];
mul.wide.u32 %rd627, %r175, 8;
add.s64 %rd628, %rd128, %rd627;
ld.shared.u64 %rd629, [%rd628];
st.shared.u64 [%rd625], %rd629;
st.shared.u64 [%rd628], %rd626;
add.s64 %rd631, %rd129, %rd616;
ld.shared.u8 %rs171, [%rd631];
add.s64 %rd632, %rd129, %rd620;
ld.shared.u8 %rs172, [%rd632];
st.shared.u8 [%rd631], %rs172;
st.shared.u8 [%rd632], %rs171;

BB26_122:
bar.sync 0;
ld.shared.u16 %rs173, [%rd165];
ld.shared.u16 %rs174, [%rd163];

	{ cvt.f32.f16 %f41, %rs173;}


	
	{ cvt.f32.f16 %f42, %rs174;}


	setp.leu.f32	%p93, %f41, %f42;
@%p93 bra BB26_124;

cvt.u64.u32	%rd638, %r18;
add.s64 %rd640, %rd129, %rd638;
ld.shared.u8 %rs175, [%rd640];
mov.u32 %r1074, 1;
setp.ne.s16	%p94, %rs175, 0;
@%p94 bra BB26_125;

BB26_124:
cvt.u64.u32	%rd641, %r143;
add.s64 %rd643, %rd129, %rd641;
ld.shared.u8 %rs176, [%rd643];
setp.eq.s16	%p95, %rs176, 0;
selp.u32	%r1074, 1, 0, %p95;

BB26_125:
bfe.u32 %r504, %r13, 5, 1;
setp.ne.s32	%p96, %r1074, %r504;
@%p96 bra BB26_127;

cvt.u64.u32	%rd644, %r18;
ld.shared.u16 %rs177, [%rd165];
cvt.u64.u32	%rd648, %r143;
ld.shared.u16 %rs178, [%rd163];
st.shared.u16 [%rd165], %rs178;
st.shared.u16 [%rd163], %rs177;
mul.wide.u32 %rd651, %r18, 8;
add.s64 %rd653, %rd128, %rd651;
ld.shared.u64 %rd654, [%rd653];
mul.wide.u32 %rd655, %r143, 8;
add.s64 %rd656, %rd128, %rd655;
ld.shared.u64 %rd657, [%rd656];
st.shared.u64 [%rd653], %rd657;
st.shared.u64 [%rd656], %rd654;
add.s64 %rd659, %rd129, %rd644;
ld.shared.u8 %rs179, [%rd659];
add.s64 %rd660, %rd129, %rd648;
ld.shared.u8 %rs180, [%rd660];
st.shared.u8 [%rd659], %rs180;
st.shared.u8 [%rd660], %rs179;

BB26_127:
bar.sync 0;
ld.shared.u16 %rs181, [%rd143];
ld.shared.u16 %rs182, [%rd143+2];

	{ cvt.f32.f16 %f43, %rs181;}


	
	{ cvt.f32.f16 %f44, %rs182;}


	setp.leu.f32	%p97, %f43, %f44;
@%p97 bra BB26_129;

cvt.u64.u32	%rd664, %r131;
add.s64 %rd666, %rd129, %rd664;
ld.shared.u8 %rs183, [%rd666];
mov.u32 %r1075, 1;
setp.ne.s16	%p98, %rs183, 0;
@%p98 bra BB26_130;

BB26_129:
cvt.u64.u32	%rd667, %r131;
add.s64 %rd669, %rd129, %rd667;
ld.shared.u8 %rs184, [%rd669+1];
setp.eq.s16	%p99, %rs184, 0;
selp.u32	%r1075, 1, 0, %p99;

BB26_130:
bfe.u32 %r518, %r13, 5, 1;
setp.ne.s32	%p100, %r1075, %r518;
@%p100 bra BB26_132;

cvt.u64.u32	%rd670, %r131;
ld.shared.u16 %rs185, [%rd143];
ld.shared.u16 %rs186, [%rd143+2];
st.shared.u16 [%rd143], %rs186;
st.shared.u16 [%rd143+2], %rs185;
mul.wide.u32 %rd674, %r131, 8;
add.s64 %rd676, %rd128, %rd674;
ld.shared.u64 %rd677, [%rd676];
ld.shared.u64 %rd678, [%rd676+8];
st.shared.u64 [%rd676], %rd678;
st.shared.u64 [%rd676+8], %rd677;
add.s64 %rd680, %rd129, %rd670;
ld.shared.u8 %rs187, [%rd680];
ld.shared.u8 %rs188, [%rd680+1];
st.shared.u8 [%rd680], %rs188;
st.shared.u8 [%rd680+1], %rs187;

BB26_132:
bar.sync 0;
and.b32 %r521, %r13, 63;
sub.s32 %r68, %r131, %r521;
add.s32 %r523, %r68, 64;
mul.wide.u32 %rd681, %r523, 2;
add.s64 %rd683, %rd126, %rd681;
mul.wide.u32 %rd684, %r68, 2;
add.s64 %rd685, %rd126, %rd684;
ld.shared.u16 %rs189, [%rd685];
ld.shared.u16 %rs190, [%rd683];

	{ cvt.f32.f16 %f45, %rs189;}


	
	{ cvt.f32.f16 %f46, %rs190;}


	setp.leu.f32	%p101, %f45, %f46;
@%p101 bra BB26_134;

cvt.u64.u32	%rd686, %r68;
add.s64 %rd688, %rd129, %rd686;
ld.shared.u8 %rs191, [%rd688];
mov.u32 %r1076, 1;
setp.ne.s16	%p102, %rs191, 0;
@%p102 bra BB26_135;

BB26_134:
cvt.u64.u32	%rd689, %r523;
add.s64 %rd691, %rd129, %rd689;
ld.shared.u8 %rs192, [%rd691];
setp.eq.s16	%p103, %rs192, 0;
selp.u32	%r1076, 1, 0, %p103;

BB26_135:
bfe.u32 %r535, %r13, 6, 1;
setp.ne.s32	%p104, %r1076, %r535;
@%p104 bra BB26_137;

mul.wide.u32 %rd692, %r68, 8;
add.s64 %rd694, %rd128, %rd692;
mul.wide.u32 %rd695, %r523, 8;
add.s64 %rd696, %rd128, %rd695;
cvt.u64.u32	%rd697, %r68;
ld.shared.u16 %rs193, [%rd685];
cvt.u64.u32	%rd701, %r523;
ld.shared.u16 %rs194, [%rd683];
st.shared.u16 [%rd685], %rs194;
st.shared.u16 [%rd683], %rs193;
ld.shared.u64 %rd704, [%rd694];
ld.shared.u64 %rd705, [%rd696];
st.shared.u64 [%rd694], %rd705;
st.shared.u64 [%rd696], %rd704;
add.s64 %rd707, %rd129, %rd697;
ld.shared.u8 %rs195, [%rd707];
add.s64 %rd708, %rd129, %rd701;
ld.shared.u8 %rs196, [%rd708];
st.shared.u8 [%rd707], %rs196;
st.shared.u8 [%rd708], %rs195;

BB26_137:
bar.sync 0;
ld.shared.u16 %rs197, [%rd525];
ld.shared.u16 %rs198, [%rd523];

	{ cvt.f32.f16 %f47, %rs197;}


	
	{ cvt.f32.f16 %f48, %rs198;}


	setp.leu.f32	%p105, %f47, %f48;
@%p105 bra BB26_139;

cvt.u64.u32	%rd714, %r54;
add.s64 %rd716, %rd129, %rd714;
ld.shared.u8 %rs199, [%rd716];
mov.u32 %r1077, 1;
setp.ne.s16	%p106, %rs199, 0;
@%p106 bra BB26_140;

BB26_139:
cvt.u64.u32	%rd717, %r403;
add.s64 %rd719, %rd129, %rd717;
ld.shared.u8 %rs200, [%rd719];
setp.eq.s16	%p107, %rs200, 0;
selp.u32	%r1077, 1, 0, %p107;

BB26_140:
bfe.u32 %r558, %r13, 6, 1;
setp.ne.s32	%p108, %r1077, %r558;
@%p108 bra BB26_142;

cvt.u64.u32	%rd720, %r54;
ld.shared.u16 %rs201, [%rd525];
cvt.u64.u32	%rd724, %r403;
ld.shared.u16 %rs202, [%rd523];
st.shared.u16 [%rd525], %rs202;
st.shared.u16 [%rd523], %rs201;
mul.wide.u32 %rd727, %r54, 8;
add.s64 %rd729, %rd128, %rd727;
ld.shared.u64 %rd730, [%rd729];
mul.wide.u32 %rd731, %r403, 8;
add.s64 %rd732, %rd128, %rd731;
ld.shared.u64 %rd733, [%rd732];
st.shared.u64 [%rd729], %rd733;
st.shared.u64 [%rd732], %rd730;
add.s64 %rd735, %rd129, %rd720;
ld.shared.u8 %rs203, [%rd735];
add.s64 %rd736, %rd129, %rd724;
ld.shared.u8 %rs204, [%rd736];
st.shared.u8 [%rd735], %rs204;
st.shared.u8 [%rd736], %rs203;

BB26_142:
bar.sync 0;
ld.shared.u16 %rs205, [%rd393];
ld.shared.u16 %rs206, [%rd391];

	{ cvt.f32.f16 %f49, %rs205;}


	
	{ cvt.f32.f16 %f50, %rs206;}


	setp.leu.f32	%p109, %f49, %f50;
@%p109 bra BB26_144;

cvt.u64.u32	%rd742, %r42;
add.s64 %rd744, %rd129, %rd742;
ld.shared.u8 %rs207, [%rd744];
mov.u32 %r1078, 1;
setp.ne.s16	%p110, %rs207, 0;
@%p110 bra BB26_145;

BB26_144:
cvt.u64.u32	%rd745, %r305;
add.s64 %rd747, %rd129, %rd745;
ld.shared.u8 %rs208, [%rd747];
setp.eq.s16	%p111, %rs208, 0;
selp.u32	%r1078, 1, 0, %p111;

BB26_145:
bfe.u32 %r580, %r13, 6, 1;
setp.ne.s32	%p112, %r1078, %r580;
@%p112 bra BB26_147;

cvt.u64.u32	%rd748, %r42;
ld.shared.u16 %rs209, [%rd393];
cvt.u64.u32	%rd752, %r305;
ld.shared.u16 %rs210, [%rd391];
st.shared.u16 [%rd393], %rs210;
st.shared.u16 [%rd391], %rs209;
mul.wide.u32 %rd755, %r42, 8;
add.s64 %rd757, %rd128, %rd755;
ld.shared.u64 %rd758, [%rd757];
mul.wide.u32 %rd759, %r305, 8;
add.s64 %rd760, %rd128, %rd759;
ld.shared.u64 %rd761, [%rd760];
st.shared.u64 [%rd757], %rd761;
st.shared.u64 [%rd760], %rd758;
add.s64 %rd763, %rd129, %rd748;
ld.shared.u8 %rs211, [%rd763];
add.s64 %rd764, %rd129, %rd752;
ld.shared.u8 %rs212, [%rd764];
st.shared.u8 [%rd763], %rs212;
st.shared.u8 [%rd764], %rs211;

BB26_147:
bar.sync 0;
ld.shared.u16 %rs213, [%rd289];
ld.shared.u16 %rs214, [%rd287];

	{ cvt.f32.f16 %f51, %rs213;}


	
	{ cvt.f32.f16 %f52, %rs214;}


	setp.leu.f32	%p113, %f51, %f52;
@%p113 bra BB26_149;

cvt.u64.u32	%rd770, %r32;
add.s64 %rd772, %rd129, %rd770;
ld.shared.u8 %rs215, [%rd772];
mov.u32 %r1079, 1;
setp.ne.s16	%p114, %rs215, 0;
@%p114 bra BB26_150;

BB26_149:
add.s32 %r1043, %r32, 8;
cvt.u64.u32	%rd773, %r1043;
add.s64 %rd775, %rd129, %rd773;
ld.shared.u8 %rs216, [%rd775];
setp.eq.s16	%p115, %rs216, 0;
selp.u32	%r1079, 1, 0, %p115;

BB26_150:
bfe.u32 %r602, %r13, 6, 1;
setp.ne.s32	%p116, %r1079, %r602;
@%p116 bra BB26_152;

add.s32 %r1048, %r32, 8;
cvt.u64.u32	%rd776, %r32;
ld.shared.u16 %rs217, [%rd289];
cvt.u64.u32	%rd780, %r1048;
ld.shared.u16 %rs218, [%rd287];
st.shared.u16 [%rd289], %rs218;
st.shared.u16 [%rd287], %rs217;
mul.wide.u32 %rd783, %r32, 8;
add.s64 %rd785, %rd128, %rd783;
ld.shared.u64 %rd786, [%rd785];
mul.wide.u32 %rd787, %r1048, 8;
add.s64 %rd788, %rd128, %rd787;
ld.shared.u64 %rd789, [%rd788];
st.shared.u64 [%rd785], %rd789;
st.shared.u64 [%rd788], %rd786;
add.s64 %rd791, %rd129, %rd776;
ld.shared.u8 %rs219, [%rd791];
add.s64 %rd792, %rd129, %rd780;
ld.shared.u8 %rs220, [%rd792];
st.shared.u8 [%rd791], %rs220;
st.shared.u8 [%rd792], %rs219;

BB26_152:
bar.sync 0;
ld.shared.u16 %rs221, [%rd213];
ld.shared.u16 %rs222, [%rd211];

	{ cvt.f32.f16 %f53, %rs221;}


	
	{ cvt.f32.f16 %f54, %rs222;}


	setp.leu.f32	%p117, %f53, %f54;
@%p117 bra BB26_154;

cvt.u64.u32	%rd798, %r24;
add.s64 %rd800, %rd129, %rd798;
ld.shared.u8 %rs223, [%rd800];
mov.u32 %r1080, 1;
setp.ne.s16	%p118, %rs223, 0;
@%p118 bra BB26_155;

BB26_154:
add.s32 %r1044, %r24, 4;
cvt.u64.u32	%rd801, %r1044;
add.s64 %rd803, %rd129, %rd801;
ld.shared.u8 %rs224, [%rd803];
setp.eq.s16	%p119, %rs224, 0;
selp.u32	%r1080, 1, 0, %p119;

BB26_155:
bfe.u32 %r624, %r13, 6, 1;
setp.ne.s32	%p120, %r1080, %r624;
@%p120 bra BB26_157;

add.s32 %r1047, %r24, 4;
cvt.u64.u32	%rd804, %r24;
ld.shared.u16 %rs225, [%rd213];
cvt.u64.u32	%rd808, %r1047;
ld.shared.u16 %rs226, [%rd211];
st.shared.u16 [%rd213], %rs226;
st.shared.u16 [%rd211], %rs225;
mul.wide.u32 %rd811, %r24, 8;
add.s64 %rd813, %rd128, %rd811;
ld.shared.u64 %rd814, [%rd813];
mul.wide.u32 %rd815, %r1047, 8;
add.s64 %rd816, %rd128, %rd815;
ld.shared.u64 %rd817, [%rd816];
st.shared.u64 [%rd813], %rd817;
st.shared.u64 [%rd816], %rd814;
add.s64 %rd819, %rd129, %rd804;
ld.shared.u8 %rs227, [%rd819];
add.s64 %rd820, %rd129, %rd808;
ld.shared.u8 %rs228, [%rd820];
st.shared.u8 [%rd819], %rs228;
st.shared.u8 [%rd820], %rs227;

BB26_157:
bar.sync 0;
ld.shared.u16 %rs229, [%rd165];
ld.shared.u16 %rs230, [%rd163];

	{ cvt.f32.f16 %f55, %rs229;}


	
	{ cvt.f32.f16 %f56, %rs230;}


	setp.leu.f32	%p121, %f55, %f56;
@%p121 bra BB26_159;

cvt.u64.u32	%rd826, %r18;
add.s64 %rd828, %rd129, %rd826;
ld.shared.u8 %rs231, [%rd828];
mov.u32 %r1081, 1;
setp.ne.s16	%p122, %rs231, 0;
@%p122 bra BB26_160;

BB26_159:
add.s32 %r1045, %r18, 2;
cvt.u64.u32	%rd829, %r1045;
add.s64 %rd831, %rd129, %rd829;
ld.shared.u8 %rs232, [%rd831];
setp.eq.s16	%p123, %rs232, 0;
selp.u32	%r1081, 1, 0, %p123;

BB26_160:
bfe.u32 %r646, %r13, 6, 1;
setp.ne.s32	%p124, %r1081, %r646;
@%p124 bra BB26_162;

add.s32 %r1046, %r18, 2;
cvt.u64.u32	%rd832, %r18;
ld.shared.u16 %rs233, [%rd165];
cvt.u64.u32	%rd836, %r1046;
ld.shared.u16 %rs234, [%rd163];
st.shared.u16 [%rd165], %rs234;
st.shared.u16 [%rd163], %rs233;
mul.wide.u32 %rd839, %r18, 8;
add.s64 %rd841, %rd128, %rd839;
ld.shared.u64 %rd842, [%rd841];
mul.wide.u32 %rd843, %r1046, 8;
add.s64 %rd844, %rd128, %rd843;
ld.shared.u64 %rd845, [%rd844];
st.shared.u64 [%rd841], %rd845;
st.shared.u64 [%rd844], %rd842;
add.s64 %rd847, %rd129, %rd832;
ld.shared.u8 %rs235, [%rd847];
add.s64 %rd848, %rd129, %rd836;
ld.shared.u8 %rs236, [%rd848];
st.shared.u8 [%rd847], %rs236;
st.shared.u8 [%rd848], %rs235;

BB26_162:
bar.sync 0;
ld.shared.u16 %rs237, [%rd143];
ld.shared.u16 %rs238, [%rd143+2];

	{ cvt.f32.f16 %f57, %rs237;}


	
	{ cvt.f32.f16 %f58, %rs238;}


	setp.leu.f32	%p125, %f57, %f58;
@%p125 bra BB26_164;

cvt.u64.u32	%rd852, %r131;
add.s64 %rd854, %rd129, %rd852;
ld.shared.u8 %rs239, [%rd854];
mov.u32 %r1082, 1;
setp.ne.s16	%p126, %rs239, 0;
@%p126 bra BB26_165;

BB26_164:
cvt.u64.u32	%rd855, %r131;
add.s64 %rd857, %rd129, %rd855;
ld.shared.u8 %rs240, [%rd857+1];
setp.eq.s16	%p127, %rs240, 0;
selp.u32	%r1082, 1, 0, %p127;

BB26_165:
bfe.u32 %r660, %r13, 6, 1;
setp.ne.s32	%p128, %r1082, %r660;
@%p128 bra BB26_167;

cvt.u64.u32	%rd858, %r131;
ld.shared.u16 %rs241, [%rd143];
ld.shared.u16 %rs242, [%rd143+2];
st.shared.u16 [%rd143], %rs242;
st.shared.u16 [%rd143+2], %rs241;
mul.wide.u32 %rd862, %r131, 8;
add.s64 %rd864, %rd128, %rd862;
ld.shared.u64 %rd865, [%rd864];
ld.shared.u64 %rd866, [%rd864+8];
st.shared.u64 [%rd864], %rd866;
st.shared.u64 [%rd864+8], %rd865;
add.s64 %rd868, %rd129, %rd858;
ld.shared.u8 %rs243, [%rd868];
ld.shared.u8 %rs244, [%rd868+1];
st.shared.u8 [%rd868], %rs244;
st.shared.u8 [%rd868+1], %rs243;

BB26_167:
bar.sync 0;
and.b32 %r663, %r13, 127;
sub.s32 %r84, %r131, %r663;
add.s32 %r665, %r84, 128;
mul.wide.u32 %rd869, %r665, 2;
add.s64 %rd871, %rd126, %rd869;
mul.wide.u32 %rd872, %r84, 2;
add.s64 %rd873, %rd126, %rd872;
ld.shared.u16 %rs245, [%rd873];
ld.shared.u16 %rs246, [%rd871];

	{ cvt.f32.f16 %f59, %rs245;}


	
	{ cvt.f32.f16 %f60, %rs246;}


	setp.leu.f32	%p129, %f59, %f60;
@%p129 bra BB26_169;

cvt.u64.u32	%rd874, %r84;
add.s64 %rd876, %rd129, %rd874;
ld.shared.u8 %rs247, [%rd876];
mov.u32 %r1083, 1;
setp.ne.s16	%p130, %rs247, 0;
@%p130 bra BB26_170;

BB26_169:
add.s32 %r1049, %r84, 128;
cvt.u64.u32	%rd877, %r1049;
add.s64 %rd879, %rd129, %rd877;
ld.shared.u8 %rs248, [%rd879];
setp.eq.s16	%p131, %rs248, 0;
selp.u32	%r1083, 1, 0, %p131;

BB26_170:
bfe.u32 %r677, %r13, 7, 1;
setp.ne.s32	%p132, %r1083, %r677;
@%p132 bra BB26_172;

add.s32 %r1050, %r84, 128;
mul.wide.u32 %rd880, %r84, 8;
add.s64 %rd882, %rd128, %rd880;
mul.wide.u32 %rd883, %r1050, 8;
add.s64 %rd884, %rd128, %rd883;
cvt.u64.u32	%rd885, %r84;
ld.shared.u16 %rs249, [%rd873];
cvt.u64.u32	%rd889, %r1050;
ld.shared.u16 %rs250, [%rd871];
st.shared.u16 [%rd873], %rs250;
st.shared.u16 [%rd871], %rs249;
ld.shared.u64 %rd892, [%rd882];
ld.shared.u64 %rd893, [%rd884];
st.shared.u64 [%rd882], %rd893;
st.shared.u64 [%rd884], %rd892;
add.s64 %rd895, %rd129, %rd885;
ld.shared.u8 %rs251, [%rd895];
add.s64 %rd896, %rd129, %rd889;
ld.shared.u8 %rs252, [%rd896];
st.shared.u8 [%rd895], %rs252;
st.shared.u8 [%rd896], %rs251;

BB26_172:
bar.sync 0;
ld.shared.u16 %rs253, [%rd685];
ld.shared.u16 %rs254, [%rd683];

	{ cvt.f32.f16 %f61, %rs253;}


	
	{ cvt.f32.f16 %f62, %rs254;}


	setp.leu.f32	%p133, %f61, %f62;
@%p133 bra BB26_174;

cvt.u64.u32	%rd902, %r68;
add.s64 %rd904, %rd129, %rd902;
ld.shared.u8 %rs255, [%rd904];
mov.u32 %r1084, 1;
setp.ne.s16	%p134, %rs255, 0;
@%p134 bra BB26_175;

BB26_174:
add.s32 %r1030, %r68, 64;
cvt.u64.u32	%rd905, %r1030;
add.s64 %rd907, %rd129, %rd905;
ld.shared.u8 %rs256, [%rd907];
setp.eq.s16	%p135, %rs256, 0;
selp.u32	%r1084, 1, 0, %p135;

BB26_175:
bfe.u32 %r700, %r13, 7, 1;
setp.ne.s32	%p136, %r1084, %r700;
@%p136 bra BB26_177;

add.s32 %r1041, %r68, 64;
cvt.u64.u32	%rd908, %r68;
ld.shared.u16 %rs257, [%rd685];
cvt.u64.u32	%rd912, %r1041;
ld.shared.u16 %rs258, [%rd683];
st.shared.u16 [%rd685], %rs258;
st.shared.u16 [%rd683], %rs257;
mul.wide.u32 %rd915, %r68, 8;
add.s64 %rd917, %rd128, %rd915;
ld.shared.u64 %rd918, [%rd917];
mul.wide.u32 %rd919, %r1041, 8;
add.s64 %rd920, %rd128, %rd919;
ld.shared.u64 %rd921, [%rd920];
st.shared.u64 [%rd917], %rd921;
st.shared.u64 [%rd920], %rd918;
add.s64 %rd923, %rd129, %rd908;
ld.shared.u8 %rs259, [%rd923];
add.s64 %rd924, %rd129, %rd912;
ld.shared.u8 %rs260, [%rd924];
st.shared.u8 [%rd923], %rs260;
st.shared.u8 [%rd924], %rs259;

BB26_177:
bar.sync 0;
ld.shared.u16 %rs261, [%rd525];
ld.shared.u16 %rs262, [%rd523];

	{ cvt.f32.f16 %f63, %rs261;}


	
	{ cvt.f32.f16 %f64, %rs262;}


	setp.leu.f32	%p137, %f63, %f64;
@%p137 bra BB26_179;

cvt.u64.u32	%rd930, %r54;
add.s64 %rd932, %rd129, %rd930;
ld.shared.u8 %rs263, [%rd932];
mov.u32 %r1085, 1;
setp.ne.s16	%p138, %rs263, 0;
@%p138 bra BB26_180;

BB26_179:
add.s32 %r1031, %r54, 32;
cvt.u64.u32	%rd933, %r1031;
add.s64 %rd935, %rd129, %rd933;
ld.shared.u8 %rs264, [%rd935];
setp.eq.s16	%p139, %rs264, 0;
selp.u32	%r1085, 1, 0, %p139;

BB26_180:
bfe.u32 %r722, %r13, 7, 1;
setp.ne.s32	%p140, %r1085, %r722;
@%p140 bra BB26_182;

add.s32 %r1040, %r54, 32;
cvt.u64.u32	%rd936, %r54;
ld.shared.u16 %rs265, [%rd525];
cvt.u64.u32	%rd940, %r1040;
ld.shared.u16 %rs266, [%rd523];
st.shared.u16 [%rd525], %rs266;
st.shared.u16 [%rd523], %rs265;
mul.wide.u32 %rd943, %r54, 8;
add.s64 %rd945, %rd128, %rd943;
ld.shared.u64 %rd946, [%rd945];
mul.wide.u32 %rd947, %r1040, 8;
add.s64 %rd948, %rd128, %rd947;
ld.shared.u64 %rd949, [%rd948];
st.shared.u64 [%rd945], %rd949;
st.shared.u64 [%rd948], %rd946;
add.s64 %rd951, %rd129, %rd936;
ld.shared.u8 %rs267, [%rd951];
add.s64 %rd952, %rd129, %rd940;
ld.shared.u8 %rs268, [%rd952];
st.shared.u8 [%rd951], %rs268;
st.shared.u8 [%rd952], %rs267;

BB26_182:
bar.sync 0;
ld.shared.u16 %rs269, [%rd393];
ld.shared.u16 %rs270, [%rd391];

	{ cvt.f32.f16 %f65, %rs269;}


	
	{ cvt.f32.f16 %f66, %rs270;}


	setp.leu.f32	%p141, %f65, %f66;
@%p141 bra BB26_184;

cvt.u64.u32	%rd958, %r42;
add.s64 %rd960, %rd129, %rd958;
ld.shared.u8 %rs271, [%rd960];
mov.u32 %r1086, 1;
setp.ne.s16	%p142, %rs271, 0;
@%p142 bra BB26_185;

BB26_184:
add.s32 %r1032, %r42, 16;
cvt.u64.u32	%rd961, %r1032;
add.s64 %rd963, %rd129, %rd961;
ld.shared.u8 %rs272, [%rd963];
setp.eq.s16	%p143, %rs272, 0;
selp.u32	%r1086, 1, 0, %p143;

BB26_185:
bfe.u32 %r744, %r13, 7, 1;
setp.ne.s32	%p144, %r1086, %r744;
@%p144 bra BB26_187;

add.s32 %r1039, %r42, 16;
cvt.u64.u32	%rd964, %r42;
ld.shared.u16 %rs273, [%rd393];
cvt.u64.u32	%rd968, %r1039;
ld.shared.u16 %rs274, [%rd391];
st.shared.u16 [%rd393], %rs274;
st.shared.u16 [%rd391], %rs273;
mul.wide.u32 %rd971, %r42, 8;
add.s64 %rd973, %rd128, %rd971;
ld.shared.u64 %rd974, [%rd973];
mul.wide.u32 %rd975, %r1039, 8;
add.s64 %rd976, %rd128, %rd975;
ld.shared.u64 %rd977, [%rd976];
st.shared.u64 [%rd973], %rd977;
st.shared.u64 [%rd976], %rd974;
add.s64 %rd979, %rd129, %rd964;
ld.shared.u8 %rs275, [%rd979];
add.s64 %rd980, %rd129, %rd968;
ld.shared.u8 %rs276, [%rd980];
st.shared.u8 [%rd979], %rs276;
st.shared.u8 [%rd980], %rs275;

BB26_187:
bar.sync 0;
ld.shared.u16 %rs277, [%rd289];
ld.shared.u16 %rs278, [%rd287];

	{ cvt.f32.f16 %f67, %rs277;}


	
	{ cvt.f32.f16 %f68, %rs278;}


	setp.leu.f32	%p145, %f67, %f68;
@%p145 bra BB26_189;

cvt.u64.u32	%rd986, %r32;
add.s64 %rd988, %rd129, %rd986;
ld.shared.u8 %rs279, [%rd988];
mov.u32 %r1087, 1;
setp.ne.s16	%p146, %rs279, 0;
@%p146 bra BB26_190;

BB26_189:
add.s32 %r1033, %r32, 8;
cvt.u64.u32	%rd989, %r1033;
add.s64 %rd991, %rd129, %rd989;
ld.shared.u8 %rs280, [%rd991];
setp.eq.s16	%p147, %rs280, 0;
selp.u32	%r1087, 1, 0, %p147;

BB26_190:
bfe.u32 %r766, %r13, 7, 1;
setp.ne.s32	%p148, %r1087, %r766;
@%p148 bra BB26_192;

add.s32 %r1038, %r32, 8;
cvt.u64.u32	%rd992, %r32;
ld.shared.u16 %rs281, [%rd289];
cvt.u64.u32	%rd996, %r1038;
ld.shared.u16 %rs282, [%rd287];
st.shared.u16 [%rd289], %rs282;
st.shared.u16 [%rd287], %rs281;
mul.wide.u32 %rd999, %r32, 8;
add.s64 %rd1001, %rd128, %rd999;
ld.shared.u64 %rd1002, [%rd1001];
mul.wide.u32 %rd1003, %r1038, 8;
add.s64 %rd1004, %rd128, %rd1003;
ld.shared.u64 %rd1005, [%rd1004];
st.shared.u64 [%rd1001], %rd1005;
st.shared.u64 [%rd1004], %rd1002;
add.s64 %rd1007, %rd129, %rd992;
ld.shared.u8 %rs283, [%rd1007];
add.s64 %rd1008, %rd129, %rd996;
ld.shared.u8 %rs284, [%rd1008];
st.shared.u8 [%rd1007], %rs284;
st.shared.u8 [%rd1008], %rs283;

BB26_192:
bar.sync 0;
ld.shared.u16 %rs285, [%rd213];
ld.shared.u16 %rs286, [%rd211];

	{ cvt.f32.f16 %f69, %rs285;}


	
	{ cvt.f32.f16 %f70, %rs286;}


	setp.leu.f32	%p149, %f69, %f70;
@%p149 bra BB26_194;

cvt.u64.u32	%rd1014, %r24;
add.s64 %rd1016, %rd129, %rd1014;
ld.shared.u8 %rs287, [%rd1016];
mov.u32 %r1088, 1;
setp.ne.s16	%p150, %rs287, 0;
@%p150 bra BB26_195;

BB26_194:
add.s32 %r1034, %r24, 4;
cvt.u64.u32	%rd1017, %r1034;
add.s64 %rd1019, %rd129, %rd1017;
ld.shared.u8 %rs288, [%rd1019];
setp.eq.s16	%p151, %rs288, 0;
selp.u32	%r1088, 1, 0, %p151;

BB26_195:
bfe.u32 %r788, %r13, 7, 1;
setp.ne.s32	%p152, %r1088, %r788;
@%p152 bra BB26_197;

add.s32 %r1037, %r24, 4;
cvt.u64.u32	%rd1020, %r24;
ld.shared.u16 %rs289, [%rd213];
cvt.u64.u32	%rd1024, %r1037;
ld.shared.u16 %rs290, [%rd211];
st.shared.u16 [%rd213], %rs290;
st.shared.u16 [%rd211], %rs289;
mul.wide.u32 %rd1027, %r24, 8;
add.s64 %rd1029, %rd128, %rd1027;
ld.shared.u64 %rd1030, [%rd1029];
mul.wide.u32 %rd1031, %r1037, 8;
add.s64 %rd1032, %rd128, %rd1031;
ld.shared.u64 %rd1033, [%rd1032];
st.shared.u64 [%rd1029], %rd1033;
st.shared.u64 [%rd1032], %rd1030;
add.s64 %rd1035, %rd129, %rd1020;
ld.shared.u8 %rs291, [%rd1035];
add.s64 %rd1036, %rd129, %rd1024;
ld.shared.u8 %rs292, [%rd1036];
st.shared.u8 [%rd1035], %rs292;
st.shared.u8 [%rd1036], %rs291;

BB26_197:
bar.sync 0;
ld.shared.u16 %rs293, [%rd165];
ld.shared.u16 %rs294, [%rd163];

	{ cvt.f32.f16 %f71, %rs293;}


	
	{ cvt.f32.f16 %f72, %rs294;}


	setp.leu.f32	%p153, %f71, %f72;
@%p153 bra BB26_199;

cvt.u64.u32	%rd1042, %r18;
add.s64 %rd1044, %rd129, %rd1042;
ld.shared.u8 %rs295, [%rd1044];
mov.u32 %r1089, 1;
setp.ne.s16	%p154, %rs295, 0;
@%p154 bra BB26_200;

BB26_199:
add.s32 %r1035, %r18, 2;
cvt.u64.u32	%rd1045, %r1035;
add.s64 %rd1047, %rd129, %rd1045;
ld.shared.u8 %rs296, [%rd1047];
setp.eq.s16	%p155, %rs296, 0;
selp.u32	%r1089, 1, 0, %p155;

BB26_200:
bfe.u32 %r810, %r13, 7, 1;
setp.ne.s32	%p156, %r1089, %r810;
@%p156 bra BB26_202;

add.s32 %r1036, %r18, 2;
cvt.u64.u32	%rd1048, %r18;
ld.shared.u16 %rs297, [%rd165];
cvt.u64.u32	%rd1052, %r1036;
ld.shared.u16 %rs298, [%rd163];
st.shared.u16 [%rd165], %rs298;
st.shared.u16 [%rd163], %rs297;
mul.wide.u32 %rd1055, %r18, 8;
add.s64 %rd1057, %rd128, %rd1055;
ld.shared.u64 %rd1058, [%rd1057];
mul.wide.u32 %rd1059, %r1036, 8;
add.s64 %rd1060, %rd128, %rd1059;
ld.shared.u64 %rd1061, [%rd1060];
st.shared.u64 [%rd1057], %rd1061;
st.shared.u64 [%rd1060], %rd1058;
add.s64 %rd1063, %rd129, %rd1048;
ld.shared.u8 %rs299, [%rd1063];
add.s64 %rd1064, %rd129, %rd1052;
ld.shared.u8 %rs300, [%rd1064];
st.shared.u8 [%rd1063], %rs300;
st.shared.u8 [%rd1064], %rs299;

BB26_202:
bar.sync 0;
ld.shared.u16 %rs301, [%rd143];
ld.shared.u16 %rs302, [%rd143+2];

	{ cvt.f32.f16 %f73, %rs301;}


	
	{ cvt.f32.f16 %f74, %rs302;}


	setp.leu.f32	%p157, %f73, %f74;
@%p157 bra BB26_204;

cvt.u64.u32	%rd1068, %r131;
add.s64 %rd1070, %rd129, %rd1068;
ld.shared.u8 %rs303, [%rd1070];
mov.u32 %r1090, 1;
setp.ne.s16	%p158, %rs303, 0;
@%p158 bra BB26_205;

BB26_204:
cvt.u64.u32	%rd1071, %r131;
add.s64 %rd1073, %rd129, %rd1071;
ld.shared.u8 %rs304, [%rd1073+1];
setp.eq.s16	%p159, %rs304, 0;
selp.u32	%r1090, 1, 0, %p159;

BB26_205:
bfe.u32 %r824, %r13, 7, 1;
setp.ne.s32	%p160, %r1090, %r824;
@%p160 bra BB26_207;

cvt.u64.u32	%rd1074, %r131;
ld.shared.u16 %rs305, [%rd143];
ld.shared.u16 %rs306, [%rd143+2];
st.shared.u16 [%rd143], %rs306;
st.shared.u16 [%rd143+2], %rs305;
mul.wide.u32 %rd1078, %r131, 8;
add.s64 %rd1080, %rd128, %rd1078;
ld.shared.u64 %rd1081, [%rd1080];
ld.shared.u64 %rd1082, [%rd1080+8];
st.shared.u64 [%rd1080], %rd1082;
st.shared.u64 [%rd1080+8], %rd1081;
add.s64 %rd1084, %rd129, %rd1074;
ld.shared.u8 %rs307, [%rd1084];
ld.shared.u8 %rs308, [%rd1084+1];
st.shared.u8 [%rd1084], %rs308;
st.shared.u8 [%rd1084+1], %rs307;

BB26_207:
mov.u32 %r1091, 256;

BB26_208:
bar.sync 0;
add.s32 %r829, %r1091, -1;
and.b32 %r830, %r829, %r13;
sub.s32 %r832, %r131, %r830;
add.s32 %r833, %r832, %r1091;
cvt.u64.u32	%rd52, %r833;
mul.wide.u32 %rd1085, %r833, 2;
add.s64 %rd56, %rd126, %rd1085;
add.s64 %rd53, %rd129, %rd52;
cvt.u64.u32	%rd54, %r832;
mul.wide.u32 %rd1088, %r832, 2;
add.s64 %rd55, %rd126, %rd1088;
ld.shared.u16 %rs309, [%rd55];
ld.shared.u16 %rs310, [%rd56];

	{ cvt.f32.f16 %f75, %rs309;}


	
	{ cvt.f32.f16 %f76, %rs310;}


	add.s64 %rd57, %rd129, %rd54;
setp.leu.f32	%p161, %f75, %f76;
@%p161 bra BB26_210;

ld.shared.u8 %rs311, [%rd57];
mov.u32 %r1092, 1;
setp.ne.s16	%p162, %rs311, 0;
@%p162 bra BB26_211;

BB26_210:
ld.shared.u8 %rs312, [%rd53];
setp.eq.s16	%p163, %rs312, 0;
selp.u32	%r1092, 1, 0, %p163;

BB26_211:
bfe.u32 %r836, %r13, 8, 1;
setp.ne.s32	%p164, %r1092, %r836;
@%p164 bra BB26_213;

shl.b64 %rd1089, %rd52, 3;
add.s64 %rd1091, %rd128, %rd1089;
ld.shared.u16 %rs313, [%rd55];
ld.shared.u16 %rs314, [%rd56];
st.shared.u16 [%rd55], %rs314;
st.shared.u16 [%rd56], %rs313;
shl.b64 %rd1092, %rd54, 3;
add.s64 %rd1093, %rd128, %rd1092;
ld.shared.u64 %rd1094, [%rd1093];
ld.shared.u64 %rd1095, [%rd1091];
st.shared.u64 [%rd1093], %rd1095;
st.shared.u64 [%rd1091], %rd1094;
ld.shared.u8 %rs315, [%rd57];
ld.shared.u8 %rs316, [%rd53];
st.shared.u8 [%rd57], %rs316;
st.shared.u8 [%rd53], %rs315;

BB26_213:
shr.u32 %r104, %r1091, 1;
bar.sync 0;
add.s32 %r837, %r104, -1;
and.b32 %r839, %r837, %r13;
sub.s32 %r841, %r131, %r839;
add.s32 %r842, %r841, %r104;
cvt.u64.u32	%rd58, %r842;
mul.wide.u32 %rd1096, %r842, 2;
add.s64 %rd62, %rd126, %rd1096;
add.s64 %rd59, %rd129, %rd58;
cvt.u64.u32	%rd60, %r841;
mul.wide.u32 %rd1099, %r841, 2;
add.s64 %rd61, %rd126, %rd1099;
ld.shared.u16 %rs317, [%rd61];
ld.shared.u16 %rs318, [%rd62];

	{ cvt.f32.f16 %f77, %rs317;}


	
	{ cvt.f32.f16 %f78, %rs318;}


	add.s64 %rd63, %rd129, %rd60;
setp.leu.f32	%p165, %f77, %f78;
@%p165 bra BB26_215;

ld.shared.u8 %rs319, [%rd63];
mov.u32 %r1093, 1;
setp.ne.s16	%p166, %rs319, 0;
@%p166 bra BB26_216;

BB26_215:
ld.shared.u8 %rs320, [%rd59];
setp.eq.s16	%p167, %rs320, 0;
selp.u32	%r1093, 1, 0, %p167;

BB26_216:
bfe.u32 %r845, %r13, 8, 1;
setp.ne.s32	%p168, %r1093, %r845;
@%p168 bra BB26_218;

shl.b64 %rd1100, %rd58, 3;
add.s64 %rd1102, %rd128, %rd1100;
ld.shared.u16 %rs321, [%rd61];
ld.shared.u16 %rs322, [%rd62];
st.shared.u16 [%rd61], %rs322;
st.shared.u16 [%rd62], %rs321;
shl.b64 %rd1103, %rd60, 3;
add.s64 %rd1104, %rd128, %rd1103;
ld.shared.u64 %rd1105, [%rd1104];
ld.shared.u64 %rd1106, [%rd1102];
st.shared.u64 [%rd1104], %rd1106;
st.shared.u64 [%rd1102], %rd1105;
ld.shared.u8 %rs323, [%rd63];
ld.shared.u8 %rs324, [%rd59];
st.shared.u8 [%rd63], %rs324;
st.shared.u8 [%rd59], %rs323;

BB26_218:
shr.u32 %r107, %r1091, 2;
bar.sync 0;
add.s32 %r846, %r107, -1;
and.b32 %r848, %r846, %r13;
sub.s32 %r850, %r131, %r848;
add.s32 %r851, %r850, %r107;
cvt.u64.u32	%rd64, %r851;
mul.wide.u32 %rd1107, %r851, 2;
add.s64 %rd68, %rd126, %rd1107;
add.s64 %rd65, %rd129, %rd64;
cvt.u64.u32	%rd66, %r850;
mul.wide.u32 %rd1110, %r850, 2;
add.s64 %rd67, %rd126, %rd1110;
ld.shared.u16 %rs325, [%rd67];
ld.shared.u16 %rs326, [%rd68];

	{ cvt.f32.f16 %f79, %rs325;}


	
	{ cvt.f32.f16 %f80, %rs326;}


	add.s64 %rd69, %rd129, %rd66;
setp.leu.f32	%p169, %f79, %f80;
@%p169 bra BB26_220;

ld.shared.u8 %rs327, [%rd69];
mov.u32 %r1094, 1;
setp.ne.s16	%p170, %rs327, 0;
@%p170 bra BB26_221;

BB26_220:
ld.shared.u8 %rs328, [%rd65];
setp.eq.s16	%p171, %rs328, 0;
selp.u32	%r1094, 1, 0, %p171;

BB26_221:
bfe.u32 %r854, %r13, 8, 1;
setp.ne.s32	%p172, %r1094, %r854;
@%p172 bra BB26_223;

shl.b64 %rd1111, %rd64, 3;
add.s64 %rd1113, %rd128, %rd1111;
ld.shared.u16 %rs329, [%rd67];
ld.shared.u16 %rs330, [%rd68];
st.shared.u16 [%rd67], %rs330;
st.shared.u16 [%rd68], %rs329;
shl.b64 %rd1114, %rd66, 3;
add.s64 %rd1115, %rd128, %rd1114;
ld.shared.u64 %rd1116, [%rd1115];
ld.shared.u64 %rd1117, [%rd1113];
st.shared.u64 [%rd1115], %rd1117;
st.shared.u64 [%rd1113], %rd1116;
ld.shared.u8 %rs331, [%rd69];
ld.shared.u8 %rs332, [%rd65];
st.shared.u8 [%rd69], %rs332;
st.shared.u8 [%rd65], %rs331;

BB26_223:
shr.u32 %r1091, %r1091, 3;
setp.ne.s32	%p173, %r1091, 0;
@%p173 bra BB26_208;

bar.sync 0;
and.b32 %r855, %r13, 511;
sub.s32 %r856, %r131, %r855;
add.s32 %r857, %r856, 512;
cvt.u64.u32	%rd70, %r857;
mul.wide.u32 %rd1118, %r857, 2;
add.s64 %rd73, %rd126, %rd1118;
cvt.u64.u32	%rd71, %r856;
mul.wide.u32 %rd1120, %r856, 2;
add.s64 %rd72, %rd126, %rd1120;
ld.shared.u16 %rs333, [%rd72];
ld.shared.u16 %rs334, [%rd73];

	{ cvt.f32.f16 %f81, %rs333;}


	
	{ cvt.f32.f16 %f82, %rs334;}


	add.s64 %rd74, %rd129, %rd71;
setp.leu.f32	%p174, %f81, %f82;
@%p174 bra BB26_226;

ld.shared.u8 %rs335, [%rd74];
setp.ne.s16	%p175, %rs335, 0;
@%p175 bra BB26_228;

BB26_226:
add.s64 %rd75, %rd129, %rd70;
ld.shared.u8 %rs7, [%rd75];
setp.eq.s16	%p176, %rs7, 0;
@%p176 bra BB26_228;

shl.b64 %rd1123, %rd70, 3;
add.s64 %rd1125, %rd128, %rd1123;
ld.shared.u16 %rs336, [%rd72];
ld.shared.u16 %rs337, [%rd73];
st.shared.u16 [%rd72], %rs337;
st.shared.u16 [%rd73], %rs336;
shl.b64 %rd1126, %rd71, 3;
add.s64 %rd1127, %rd128, %rd1126;
ld.shared.u64 %rd1128, [%rd1127];
ld.shared.u64 %rd1129, [%rd1125];
st.shared.u64 [%rd1127], %rd1129;
st.shared.u64 [%rd1125], %rd1128;
ld.shared.u8 %rs338, [%rd74];
st.shared.u8 [%rd74], %rs7;
st.shared.u8 [%rd75], %rs338;

BB26_228:
bar.sync 0;
mov.u32 %r1042, %tid.x;
mov.u64 %rd1402, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r859, %r1042, 255;
sub.s32 %r861, %r131, %r859;
add.s32 %r862, %r861, 256;
cvt.u64.u32	%rd76, %r862;
mul.wide.u32 %rd1130, %r862, 2;
add.s64 %rd79, %rd1402, %rd1130;
cvt.u64.u32	%rd77, %r861;
mul.wide.u32 %rd1132, %r861, 2;
add.s64 %rd78, %rd1402, %rd1132;
ld.shared.u16 %rs339, [%rd78];
ld.shared.u16 %rs340, [%rd79];

	{ cvt.f32.f16 %f83, %rs339;}


	
	{ cvt.f32.f16 %f84, %rs340;}


	add.s64 %rd80, %rd129, %rd77;
setp.leu.f32	%p177, %f83, %f84;
@%p177 bra BB26_230;

ld.shared.u8 %rs341, [%rd80];
setp.ne.s16	%p178, %rs341, 0;
@%p178 bra BB26_232;

BB26_230:
add.s64 %rd81, %rd129, %rd76;
ld.shared.u8 %rs8, [%rd81];
setp.eq.s16	%p179, %rs8, 0;
@%p179 bra BB26_232;

shl.b64 %rd1135, %rd76, 3;
add.s64 %rd1137, %rd128, %rd1135;
ld.shared.u16 %rs342, [%rd78];
ld.shared.u16 %rs343, [%rd79];
st.shared.u16 [%rd78], %rs343;
st.shared.u16 [%rd79], %rs342;
shl.b64 %rd1138, %rd77, 3;
add.s64 %rd1139, %rd128, %rd1138;
ld.shared.u64 %rd1140, [%rd1139];
ld.shared.u64 %rd1141, [%rd1137];
st.shared.u64 [%rd1139], %rd1141;
st.shared.u64 [%rd1137], %rd1140;
ld.shared.u8 %rs344, [%rd80];
st.shared.u8 [%rd80], %rs8;
st.shared.u8 [%rd81], %rs344;

BB26_232:
bar.sync 0;
ld.shared.u16 %rs345, [%rd873];
ld.shared.u16 %rs346, [%rd871];

	{ cvt.f32.f16 %f85, %rs345;}


	
	{ cvt.f32.f16 %f86, %rs346;}


	setp.leu.f32	%p180, %f85, %f86;
@%p180 bra BB26_234;

cvt.u64.u32	%rd1147, %r84;
add.s64 %rd1149, %rd129, %rd1147;
ld.shared.u8 %rs347, [%rd1149];
setp.ne.s16	%p181, %rs347, 0;
@%p181 bra BB26_236;

BB26_234:
add.s32 %r1013, %r84, 128;
cvt.u64.u32	%rd1150, %r1013;
add.s64 %rd1152, %rd129, %rd1150;
ld.shared.u8 %rs9, [%rd1152];
setp.eq.s16	%p182, %rs9, 0;
@%p182 bra BB26_236;

add.s32 %r1014, %r84, 128;
cvt.u64.u32	%rd1153, %r84;
ld.shared.u16 %rs348, [%rd873];
ld.shared.u16 %rs349, [%rd871];
st.shared.u16 [%rd873], %rs349;
st.shared.u16 [%rd871], %rs348;
mul.wide.u32 %rd1160, %r84, 8;
add.s64 %rd1162, %rd128, %rd1160;
ld.shared.u64 %rd1163, [%rd1162];
mul.wide.u32 %rd1164, %r1014, 8;
add.s64 %rd1165, %rd128, %rd1164;
ld.shared.u64 %rd1166, [%rd1165];
st.shared.u64 [%rd1162], %rd1166;
st.shared.u64 [%rd1165], %rd1163;
add.s64 %rd1168, %rd129, %rd1153;
ld.shared.u8 %rs350, [%rd1168];
st.shared.u8 [%rd1168], %rs9;
st.shared.u8 [%rd1152], %rs350;

BB26_236:
bar.sync 0;
ld.shared.u16 %rs351, [%rd685];
ld.shared.u16 %rs352, [%rd683];

	{ cvt.f32.f16 %f87, %rs351;}


	
	{ cvt.f32.f16 %f88, %rs352;}


	setp.leu.f32	%p183, %f87, %f88;
@%p183 bra BB26_238;

cvt.u64.u32	%rd1175, %r68;
add.s64 %rd1177, %rd129, %rd1175;
ld.shared.u8 %rs353, [%rd1177];
setp.ne.s16	%p184, %rs353, 0;
@%p184 bra BB26_240;

BB26_238:
add.s32 %r1015, %r68, 64;
cvt.u64.u32	%rd1178, %r1015;
add.s64 %rd1180, %rd129, %rd1178;
ld.shared.u8 %rs10, [%rd1180];
setp.eq.s16	%p185, %rs10, 0;
@%p185 bra BB26_240;

add.s32 %r1016, %r68, 64;
cvt.u64.u32	%rd1181, %r68;
ld.shared.u16 %rs354, [%rd685];
ld.shared.u16 %rs355, [%rd683];
st.shared.u16 [%rd685], %rs355;
st.shared.u16 [%rd683], %rs354;
mul.wide.u32 %rd1188, %r68, 8;
add.s64 %rd1190, %rd128, %rd1188;
ld.shared.u64 %rd1191, [%rd1190];
mul.wide.u32 %rd1192, %r1016, 8;
add.s64 %rd1193, %rd128, %rd1192;
ld.shared.u64 %rd1194, [%rd1193];
st.shared.u64 [%rd1190], %rd1194;
st.shared.u64 [%rd1193], %rd1191;
add.s64 %rd1196, %rd129, %rd1181;
ld.shared.u8 %rs356, [%rd1196];
st.shared.u8 [%rd1196], %rs10;
st.shared.u8 [%rd1180], %rs356;

BB26_240:
bar.sync 0;
ld.shared.u16 %rs357, [%rd525];
ld.shared.u16 %rs358, [%rd523];

	{ cvt.f32.f16 %f89, %rs357;}


	
	{ cvt.f32.f16 %f90, %rs358;}


	setp.leu.f32	%p186, %f89, %f90;
@%p186 bra BB26_242;

cvt.u64.u32	%rd1203, %r54;
add.s64 %rd1205, %rd129, %rd1203;
ld.shared.u8 %rs359, [%rd1205];
setp.ne.s16	%p187, %rs359, 0;
@%p187 bra BB26_244;

BB26_242:
add.s32 %r1017, %r54, 32;
cvt.u64.u32	%rd1206, %r1017;
add.s64 %rd1208, %rd129, %rd1206;
ld.shared.u8 %rs11, [%rd1208];
setp.eq.s16	%p188, %rs11, 0;
@%p188 bra BB26_244;

add.s32 %r1018, %r54, 32;
cvt.u64.u32	%rd1209, %r54;
ld.shared.u16 %rs360, [%rd525];
ld.shared.u16 %rs361, [%rd523];
st.shared.u16 [%rd525], %rs361;
st.shared.u16 [%rd523], %rs360;
mul.wide.u32 %rd1216, %r54, 8;
add.s64 %rd1218, %rd128, %rd1216;
ld.shared.u64 %rd1219, [%rd1218];
mul.wide.u32 %rd1220, %r1018, 8;
add.s64 %rd1221, %rd128, %rd1220;
ld.shared.u64 %rd1222, [%rd1221];
st.shared.u64 [%rd1218], %rd1222;
st.shared.u64 [%rd1221], %rd1219;
add.s64 %rd1224, %rd129, %rd1209;
ld.shared.u8 %rs362, [%rd1224];
st.shared.u8 [%rd1224], %rs11;
st.shared.u8 [%rd1208], %rs362;

BB26_244:
bar.sync 0;
ld.shared.u16 %rs363, [%rd393];
ld.shared.u16 %rs364, [%rd391];

	{ cvt.f32.f16 %f91, %rs363;}


	
	{ cvt.f32.f16 %f92, %rs364;}


	setp.leu.f32	%p189, %f91, %f92;
@%p189 bra BB26_246;

cvt.u64.u32	%rd1231, %r42;
add.s64 %rd1233, %rd129, %rd1231;
ld.shared.u8 %rs365, [%rd1233];
setp.ne.s16	%p190, %rs365, 0;
@%p190 bra BB26_248;

BB26_246:
add.s32 %r1019, %r42, 16;
cvt.u64.u32	%rd1234, %r1019;
add.s64 %rd1236, %rd129, %rd1234;
ld.shared.u8 %rs12, [%rd1236];
setp.eq.s16	%p191, %rs12, 0;
@%p191 bra BB26_248;

add.s32 %r1020, %r42, 16;
cvt.u64.u32	%rd1237, %r42;
ld.shared.u16 %rs366, [%rd393];
ld.shared.u16 %rs367, [%rd391];
st.shared.u16 [%rd393], %rs367;
st.shared.u16 [%rd391], %rs366;
mul.wide.u32 %rd1244, %r42, 8;
add.s64 %rd1246, %rd128, %rd1244;
ld.shared.u64 %rd1247, [%rd1246];
mul.wide.u32 %rd1248, %r1020, 8;
add.s64 %rd1249, %rd128, %rd1248;
ld.shared.u64 %rd1250, [%rd1249];
st.shared.u64 [%rd1246], %rd1250;
st.shared.u64 [%rd1249], %rd1247;
add.s64 %rd1252, %rd129, %rd1237;
ld.shared.u8 %rs368, [%rd1252];
st.shared.u8 [%rd1252], %rs12;
st.shared.u8 [%rd1236], %rs368;

BB26_248:
bar.sync 0;
ld.shared.u16 %rs369, [%rd289];
ld.shared.u16 %rs370, [%rd287];

	{ cvt.f32.f16 %f93, %rs369;}


	
	{ cvt.f32.f16 %f94, %rs370;}


	setp.leu.f32	%p192, %f93, %f94;
@%p192 bra BB26_250;

cvt.u64.u32	%rd1259, %r32;
add.s64 %rd1261, %rd129, %rd1259;
ld.shared.u8 %rs371, [%rd1261];
setp.ne.s16	%p193, %rs371, 0;
@%p193 bra BB26_252;

BB26_250:
add.s32 %r1021, %r32, 8;
cvt.u64.u32	%rd1262, %r1021;
add.s64 %rd1264, %rd129, %rd1262;
ld.shared.u8 %rs13, [%rd1264];
setp.eq.s16	%p194, %rs13, 0;
@%p194 bra BB26_252;

add.s32 %r1022, %r32, 8;
cvt.u64.u32	%rd1265, %r32;
ld.shared.u16 %rs372, [%rd289];
ld.shared.u16 %rs373, [%rd287];
st.shared.u16 [%rd289], %rs373;
st.shared.u16 [%rd287], %rs372;
mul.wide.u32 %rd1272, %r32, 8;
add.s64 %rd1274, %rd128, %rd1272;
ld.shared.u64 %rd1275, [%rd1274];
mul.wide.u32 %rd1276, %r1022, 8;
add.s64 %rd1277, %rd128, %rd1276;
ld.shared.u64 %rd1278, [%rd1277];
st.shared.u64 [%rd1274], %rd1278;
st.shared.u64 [%rd1277], %rd1275;
add.s64 %rd1280, %rd129, %rd1265;
ld.shared.u8 %rs374, [%rd1280];
st.shared.u8 [%rd1280], %rs13;
st.shared.u8 [%rd1264], %rs374;

BB26_252:
bar.sync 0;
ld.shared.u16 %rs375, [%rd213];
ld.shared.u16 %rs376, [%rd211];

	{ cvt.f32.f16 %f95, %rs375;}


	
	{ cvt.f32.f16 %f96, %rs376;}


	setp.leu.f32	%p195, %f95, %f96;
@%p195 bra BB26_254;

cvt.u64.u32	%rd1287, %r24;
add.s64 %rd1289, %rd129, %rd1287;
ld.shared.u8 %rs377, [%rd1289];
setp.ne.s16	%p196, %rs377, 0;
@%p196 bra BB26_256;

BB26_254:
add.s32 %r1023, %r24, 4;
cvt.u64.u32	%rd1290, %r1023;
add.s64 %rd1292, %rd129, %rd1290;
ld.shared.u8 %rs14, [%rd1292];
setp.eq.s16	%p197, %rs14, 0;
@%p197 bra BB26_256;

add.s32 %r1024, %r24, 4;
cvt.u64.u32	%rd1293, %r24;
ld.shared.u16 %rs378, [%rd213];
ld.shared.u16 %rs379, [%rd211];
st.shared.u16 [%rd213], %rs379;
st.shared.u16 [%rd211], %rs378;
mul.wide.u32 %rd1300, %r24, 8;
add.s64 %rd1302, %rd128, %rd1300;
ld.shared.u64 %rd1303, [%rd1302];
mul.wide.u32 %rd1304, %r1024, 8;
add.s64 %rd1305, %rd128, %rd1304;
ld.shared.u64 %rd1306, [%rd1305];
st.shared.u64 [%rd1302], %rd1306;
st.shared.u64 [%rd1305], %rd1303;
add.s64 %rd1308, %rd129, %rd1293;
ld.shared.u8 %rs380, [%rd1308];
st.shared.u8 [%rd1308], %rs14;
st.shared.u8 [%rd1292], %rs380;

BB26_256:
bar.sync 0;
ld.shared.u16 %rs381, [%rd165];
ld.shared.u16 %rs382, [%rd163];

	{ cvt.f32.f16 %f97, %rs381;}


	
	{ cvt.f32.f16 %f98, %rs382;}


	setp.leu.f32	%p198, %f97, %f98;
@%p198 bra BB26_258;

cvt.u64.u32	%rd1315, %r18;
add.s64 %rd1317, %rd129, %rd1315;
ld.shared.u8 %rs383, [%rd1317];
setp.ne.s16	%p199, %rs383, 0;
@%p199 bra BB26_260;

BB26_258:
add.s32 %r1025, %r18, 2;
cvt.u64.u32	%rd1318, %r1025;
add.s64 %rd1320, %rd129, %rd1318;
ld.shared.u8 %rs15, [%rd1320];
setp.eq.s16	%p200, %rs15, 0;
@%p200 bra BB26_260;

add.s32 %r1026, %r18, 2;
cvt.u64.u32	%rd1321, %r18;
ld.shared.u16 %rs384, [%rd165];
ld.shared.u16 %rs385, [%rd163];
st.shared.u16 [%rd165], %rs385;
st.shared.u16 [%rd163], %rs384;
mul.wide.u32 %rd1328, %r18, 8;
add.s64 %rd1330, %rd128, %rd1328;
ld.shared.u64 %rd1331, [%rd1330];
mul.wide.u32 %rd1332, %r1026, 8;
add.s64 %rd1333, %rd128, %rd1332;
ld.shared.u64 %rd1334, [%rd1333];
st.shared.u64 [%rd1330], %rd1334;
st.shared.u64 [%rd1333], %rd1331;
add.s64 %rd1336, %rd129, %rd1321;
ld.shared.u8 %rs386, [%rd1336];
st.shared.u8 [%rd1336], %rs15;
st.shared.u8 [%rd1320], %rs386;

BB26_260:
bar.sync 0;
ld.shared.u16 %rs387, [%rd143];
ld.shared.u16 %rs388, [%rd143+2];

	{ cvt.f32.f16 %f99, %rs387;}


	
	{ cvt.f32.f16 %f100, %rs388;}


	setp.leu.f32	%p201, %f99, %f100;
@%p201 bra BB26_262;

cvt.u64.u32	%rd1341, %r131;
add.s64 %rd1343, %rd129, %rd1341;
ld.shared.u8 %rs389, [%rd1343];
setp.ne.s16	%p202, %rs389, 0;
@%p202 bra BB26_264;

BB26_262:
cvt.u64.u32	%rd1344, %r131;
add.s64 %rd1346, %rd129, %rd1344;
ld.shared.u8 %rs16, [%rd1346+1];
setp.eq.s16	%p203, %rs16, 0;
@%p203 bra BB26_264;

ld.shared.u16 %rs390, [%rd143];
ld.shared.u16 %rs391, [%rd143+2];
st.shared.u16 [%rd143], %rs391;
st.shared.u16 [%rd143+2], %rs390;
mul.wide.u32 %rd1351, %r131, 8;
add.s64 %rd1353, %rd128, %rd1351;
ld.shared.u64 %rd1354, [%rd1353];
ld.shared.u64 %rd1355, [%rd1353+8];
st.shared.u64 [%rd1353], %rd1355;
st.shared.u64 [%rd1353+8], %rd1354;
ld.shared.u8 %rs392, [%rd1346];
st.shared.u8 [%rd1346], %rs16;
st.shared.u8 [%rd1346+1], %rs392;

BB26_264:
mov.u32 %r1027, %tid.x;
ld.param.u64 %rd1397, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
cvt.s64.s32	%rd1396, %r1027;
setp.lt.u64	%p205, %rd1396, %rd1397;
bar.sync 0;
@!%p205 bra BB26_266;
bra.uni BB26_265;

BB26_265:
mov.u64 %rd1404, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1012, %tid.x;
cvt.s64.s32	%rd1401, %r1012;
mul.lo.s64 %rd1360, %rd1401, %rd84;
add.s64 %rd1361, %rd1360, %rd25;
ld.local.u64 %rd1362, [%rd2];
shl.b64 %rd1363, %rd1361, 1;
add.s64 %rd1364, %rd1362, %rd1363;
mul.wide.s32 %rd1365, %r1012, 2;
add.s64 %rd1367, %rd1404, %rd1365;
ld.shared.u16 %rs393, [%rd1367];
st.u16 [%rd1364], %rs393;
mul.wide.s32 %rd1368, %r1012, 8;
add.s64 %rd1370, %rd128, %rd1368;
ld.shared.u64 %rd1371, [%rd1370];
mul.lo.s64 %rd1372, %rd1401, %rd85;
add.s64 %rd1373, %rd1372, %rd42;
ld.local.u64 %rd1374, [%rd3];
shl.b64 %rd1375, %rd1373, 3;
add.s64 %rd1376, %rd1374, %rd1375;
st.u64 [%rd1376], %rd1371;

BB26_266:
mov.u32 %r1028, %tid.x;
add.s32 %r1010, %r1028, 512;
ld.param.u64 %rd1399, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
cvt.s64.s32	%rd1398, %r1010;
setp.ge.u64	%p206, %rd1398, %rd1399;
@%p206 bra BB26_268;

mov.u32 %r1029, %tid.x;
mov.u64 %rd1403, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s32 %r1011, %r1029, 512;
cvt.s64.s32	%rd1400, %r1011;
mul.lo.s64 %rd1379, %rd1400, %rd84;
add.s64 %rd1380, %rd1379, %rd25;
ld.local.u64 %rd1381, [%rd2];
shl.b64 %rd1382, %rd1380, 1;
add.s64 %rd1383, %rd1381, %rd1382;
mul.wide.s32 %rd1384, %r1029, 2;
add.s64 %rd1386, %rd1403, %rd1384;
ld.shared.u16 %rs394, [%rd1386+1024];
st.u16 [%rd1383], %rs394;
mul.wide.s32 %rd1387, %r1029, 8;
add.s64 %rd1389, %rd128, %rd1387;
ld.shared.u64 %rd1390, [%rd1389+4096];
mul.lo.s64 %rd1391, %rd1400, %rd85;
add.s64 %rd1392, %rd1391, %rd42;
ld.local.u64 %rd1393, [%rd3];
shl.b64 %rd1394, %rd1392, 3;
add.s64 %rd1395, %rd1393, %rd1394;
st.u64 [%rd1395], %rd1390;

BB26_268:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot27[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<207>;
.reg .b16 %rs<397>;
.reg .f32 %f<101>;
.reg .b32 %r<1095>;
.reg .b64 %rd<1432>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[2048];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1431, __local_depot27;
cvta.local.u64 %SP, %rd1431;
ld.param.u64 %rd82, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u64 %rd83, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u64 %rd84, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u64 %rd85, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd86, %SP, 0;
cvta.to.local.u64 %rd2, %rd86;
add.u64 %rd87, %SP, 416;
cvta.to.local.u64 %rd3, %rd87;
mov.u32 %r1051, 0;
mov.pred %p4, 0;
@%p4 bra BB27_2;

BB27_1:
mul.wide.s32 %rd88, %r1051, 8;
add.s64 %rd89, %rd4, %rd88;
ld.param.u64 %rd90, [%rd89];
add.s64 %rd91, %rd2, %rd88;
st.local.u64 [%rd91], %rd90;
add.s32 %r1051, %r1051, 1;
setp.lt.u32	%p5, %r1051, 52;
@%p5 bra BB27_1;

BB27_2:
mov.u32 %r1052, 0;
@%p4 bra BB27_4;

BB27_3:
mul.wide.s32 %rd92, %r1052, 8;
add.s64 %rd93, %rd1, %rd92;
ld.param.u64 %rd94, [%rd93];
add.s64 %rd95, %rd3, %rd92;
st.local.u64 [%rd95], %rd94;
add.s32 %r1052, %r1052, 1;
setp.lt.u32	%p7, %r1052, 52;
@%p7 bra BB27_3;

BB27_4:
mov.u32 %r115, %nctaid.y;
mov.u32 %r116, %ctaid.z;
mov.u32 %r117, %ctaid.y;
mad.lo.s32 %r118, %r115, %r116, %r117;
mov.u32 %r119, %nctaid.x;
mov.u32 %r120, %ctaid.x;
mad.lo.s32 %r121, %r118, %r119, %r120;
cvt.u64.u32	%rd8, %r121;
setp.ge.u64	%p8, %rd8, %rd82;
@%p8 bra BB27_268;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r1053, %r5, -1;
mov.u64 %rd96, 0;
setp.lt.s32	%p9, %r1053, 1;
mov.u64 %rd1419, %rd8;
mov.u64 %rd1427, %rd96;
@%p9 bra BB27_11;

mul.wide.s32 %rd98, %r5, 8;
add.s64 %rd1405, %rd2, %rd98;
mov.u64 %rd1428, 0;
mov.u64 %rd1420, %rd8;

BB27_7:
ld.local.u64 %rd14, [%rd1405];
or.b64 %rd99, %rd1420, %rd14;
and.b64 %rd100, %rd99, -4294967296;
setp.eq.s64	%p10, %rd100, 0;
@%p10 bra BB27_9;
bra.uni BB27_8;

BB27_9:
cvt.u32.u64	%r122, %rd14;
cvt.u32.u64	%r123, %rd1420;
div.u32 %r124, %r123, %r122;
rem.u32 %r125, %r123, %r122;
cvt.u64.u32	%rd1421, %r124;
cvt.u64.u32	%rd1406, %r125;
bra.uni BB27_10;

BB27_8:
div.u64 %rd1421, %rd1420, %rd14;
rem.u64 %rd1406, %rd1420, %rd14;

BB27_10:
mov.u64 %rd1420, %rd1421;
ld.local.u64 %rd101, [%rd1405+200];
mul.lo.s64 %rd102, %rd101, %rd1406;
add.s64 %rd1428, %rd102, %rd1428;
add.s64 %rd1405, %rd1405, -8;
add.s32 %r1053, %r1053, -1;
setp.gt.s32	%p11, %r1053, 0;
mov.u64 %rd1413, %rd1420;
mov.u64 %rd1419, %rd1413;
mov.u64 %rd1422, %rd1428;
mov.u64 %rd1427, %rd1422;
@%p11 bra BB27_7;

BB27_11:
mov.u64 %rd24, %rd1427;
mov.u64 %rd23, %rd1419;
ld.local.u64 %rd104, [%rd2+208];
mul.lo.s64 %rd105, %rd104, %rd23;
add.s64 %rd25, %rd105, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r1054, %r9, -1;
setp.lt.s32	%p12, %r1054, 1;
mov.u64 %rd1416, %rd8;
mov.u64 %rd1425, %rd96;
@%p12 bra BB27_17;

mul.wide.s32 %rd107, %r9, 8;
add.s64 %rd1407, %rd3, %rd107;
mov.u64 %rd1426, 0;
mov.u64 %rd1417, %rd8;

BB27_13:
ld.local.u64 %rd31, [%rd1407];
or.b64 %rd108, %rd1417, %rd31;
and.b64 %rd109, %rd108, -4294967296;
setp.eq.s64	%p13, %rd109, 0;
@%p13 bra BB27_15;
bra.uni BB27_14;

BB27_15:
cvt.u32.u64	%r126, %rd31;
cvt.u32.u64	%r127, %rd1417;
div.u32 %r128, %r127, %r126;
rem.u32 %r129, %r127, %r126;
cvt.u64.u32	%rd1418, %r128;
cvt.u64.u32	%rd1408, %r129;
bra.uni BB27_16;

BB27_14:
div.u64 %rd1418, %rd1417, %rd31;
rem.u64 %rd1408, %rd1417, %rd31;

BB27_16:
mov.u64 %rd1417, %rd1418;
ld.local.u64 %rd110, [%rd1407+200];
mul.lo.s64 %rd111, %rd110, %rd1408;
add.s64 %rd1426, %rd111, %rd1426;
add.s64 %rd1407, %rd1407, -8;
add.s32 %r1054, %r1054, -1;
setp.gt.s32	%p14, %r1054, 0;
mov.u64 %rd1416, %rd1417;
mov.u64 %rd1425, %rd1426;
@%p14 bra BB27_13;

BB27_17:
ld.local.u64 %rd112, [%rd3+208];
mul.lo.s64 %rd113, %rd112, %rd1416;
add.s64 %rd42, %rd113, %rd1425;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd83;
@%p1 bra BB27_19;
bra.uni BB27_18;

BB27_19:
mul.lo.s64 %rd114, %rd43, %rd84;
add.s64 %rd115, %rd114, %rd25;
ld.local.u64 %rd116, [%rd2];
shl.b64 %rd117, %rd115, 1;
add.s64 %rd118, %rd116, %rd117;
ld.u16 %rs395, [%rd118];
bra.uni BB27_20;

BB27_18:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs395, %f1;}



BB27_20:
mov.u64 %rd1429, 0;
setp.ge.u64	%p15, %rd43, %rd83;
@%p15 bra BB27_22;

mul.lo.s64 %rd120, %rd43, %rd85;
add.s64 %rd121, %rd120, %rd42;
ld.local.u64 %rd122, [%rd3];
shl.b64 %rd123, %rd121, 3;
add.s64 %rd124, %rd122, %rd123;
ld.u64 %rd1429, [%rd124];

BB27_22:
add.s32 %r130, %r13, 512;
selp.u16	%rs18, 1, 0, %p1;
shl.b64 %rd125, %rd43, 1;
mov.u64 %rd126, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd126, %rd125;
st.shared.u16 [%rd46], %rs395;
shl.b64 %rd127, %rd43, 3;
mov.u64 %rd128, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd128, %rd127;
st.shared.u64 [%rd47], %rd1429;
mov.u64 %rd129, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd129, %rd43;
st.shared.u8 [%rd48], %rs18;
cvt.s64.s32	%rd49, %r130;
setp.lt.u64	%p2, %rd49, %rd83;
@%p2 bra BB27_24;
bra.uni BB27_23;

BB27_24:
mul.lo.s64 %rd130, %rd49, %rd84;
add.s64 %rd131, %rd130, %rd25;
ld.local.u64 %rd132, [%rd2];
shl.b64 %rd133, %rd131, 1;
add.s64 %rd134, %rd132, %rd133;
ld.u16 %rs396, [%rd134];
bra.uni BB27_25;

BB27_23:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs396, %f2;}



BB27_25:
mov.u64 %rd1430, 0;
setp.ge.u64	%p16, %rd49, %rd83;
@%p16 bra BB27_27;

mul.lo.s64 %rd136, %rd49, %rd85;
add.s64 %rd137, %rd136, %rd42;
ld.local.u64 %rd138, [%rd3];
shl.b64 %rd139, %rd137, 3;
add.s64 %rd140, %rd138, %rd139;
ld.u64 %rd1430, [%rd140];

BB27_27:
selp.u16	%rs20, 1, 0, %p2;
st.shared.u16 [%rd46+1024], %rs396;
st.shared.u64 [%rd47+4096], %rd1430;
st.shared.u8 [%rd48+512], %rs20;
bar.sync 0;
shl.b32 %r131, %r13, 1;
mul.wide.u32 %rd141, %r131, 2;
add.s64 %rd143, %rd126, %rd141;
ld.shared.u16 %rs21, [%rd143];
ld.shared.u16 %rs22, [%rd143+2];

	{ cvt.f32.f16 %f3, %rs21;}


	
	{ cvt.f32.f16 %f4, %rs22;}


	setp.geu.f32	%p17, %f3, %f4;
@%p17 bra BB27_29;

cvt.u64.u32	%rd144, %r131;
add.s64 %rd146, %rd129, %rd144;
ld.shared.u8 %rs23, [%rd146];
mov.u32 %r1055, 1;
setp.ne.s16	%p18, %rs23, 0;
@%p18 bra BB27_30;

BB27_29:
cvt.u64.u32	%rd147, %r131;
add.s64 %rd149, %rd129, %rd147;
ld.shared.u8 %rs24, [%rd149+1];
setp.eq.s16	%p19, %rs24, 0;
selp.u32	%r1055, 1, 0, %p19;

BB27_30:
and.b32 %r137, %r13, 1;
setp.ne.s32	%p20, %r1055, %r137;
@%p20 bra BB27_32;

mul.wide.u32 %rd150, %r131, 8;
add.s64 %rd152, %rd128, %rd150;
cvt.u64.u32	%rd153, %r131;
ld.shared.u16 %rs25, [%rd143];
ld.shared.u16 %rs26, [%rd143+2];
st.shared.u16 [%rd143], %rs26;
st.shared.u16 [%rd143+2], %rs25;
ld.shared.u64 %rd157, [%rd152];
ld.shared.u64 %rd158, [%rd152+8];
st.shared.u64 [%rd152], %rd158;
st.shared.u64 [%rd152+8], %rd157;
add.s64 %rd160, %rd129, %rd153;
ld.shared.u8 %rs27, [%rd160];
ld.shared.u8 %rs28, [%rd160+1];
st.shared.u8 [%rd160], %rs28;
st.shared.u8 [%rd160+1], %rs27;

BB27_32:
bar.sync 0;
sub.s32 %r18, %r131, %r137;
add.s32 %r143, %r18, 2;
mul.wide.u32 %rd161, %r143, 2;
add.s64 %rd163, %rd126, %rd161;
mul.wide.u32 %rd164, %r18, 2;
add.s64 %rd165, %rd126, %rd164;
ld.shared.u16 %rs29, [%rd165];
ld.shared.u16 %rs30, [%rd163];

	{ cvt.f32.f16 %f5, %rs29;}


	
	{ cvt.f32.f16 %f6, %rs30;}


	setp.geu.f32	%p21, %f5, %f6;
@%p21 bra BB27_34;

cvt.u64.u32	%rd166, %r18;
add.s64 %rd168, %rd129, %rd166;
ld.shared.u8 %rs31, [%rd168];
mov.u32 %r1056, 1;
setp.ne.s16	%p22, %rs31, 0;
@%p22 bra BB27_35;

BB27_34:
cvt.u64.u32	%rd169, %r143;
add.s64 %rd171, %rd129, %rd169;
ld.shared.u8 %rs32, [%rd171];
setp.eq.s16	%p23, %rs32, 0;
selp.u32	%r1056, 1, 0, %p23;

BB27_35:
bfe.u32 %r155, %r13, 1, 1;
setp.ne.s32	%p24, %r1056, %r155;
@%p24 bra BB27_37;

mul.wide.u32 %rd172, %r18, 8;
add.s64 %rd174, %rd128, %rd172;
mul.wide.u32 %rd175, %r143, 8;
add.s64 %rd176, %rd128, %rd175;
cvt.u64.u32	%rd177, %r18;
ld.shared.u16 %rs33, [%rd165];
cvt.u64.u32	%rd181, %r143;
ld.shared.u16 %rs34, [%rd163];
st.shared.u16 [%rd165], %rs34;
st.shared.u16 [%rd163], %rs33;
ld.shared.u64 %rd184, [%rd174];
ld.shared.u64 %rd185, [%rd176];
st.shared.u64 [%rd174], %rd185;
st.shared.u64 [%rd176], %rd184;
add.s64 %rd187, %rd129, %rd177;
ld.shared.u8 %rs35, [%rd187];
add.s64 %rd188, %rd129, %rd181;
ld.shared.u8 %rs36, [%rd188];
st.shared.u8 [%rd187], %rs36;
st.shared.u8 [%rd188], %rs35;

BB27_37:
bar.sync 0;
ld.shared.u16 %rs37, [%rd143];
ld.shared.u16 %rs38, [%rd143+2];

	{ cvt.f32.f16 %f7, %rs37;}


	
	{ cvt.f32.f16 %f8, %rs38;}


	setp.geu.f32	%p25, %f7, %f8;
@%p25 bra BB27_39;

cvt.u64.u32	%rd192, %r131;
add.s64 %rd194, %rd129, %rd192;
ld.shared.u8 %rs39, [%rd194];
mov.u32 %r1057, 1;
setp.ne.s16	%p26, %rs39, 0;
@%p26 bra BB27_40;

BB27_39:
cvt.u64.u32	%rd195, %r131;
add.s64 %rd197, %rd129, %rd195;
ld.shared.u8 %rs40, [%rd197+1];
setp.eq.s16	%p27, %rs40, 0;
selp.u32	%r1057, 1, 0, %p27;

BB27_40:
bfe.u32 %r170, %r13, 1, 1;
setp.ne.s32	%p28, %r1057, %r170;
@%p28 bra BB27_42;

cvt.u64.u32	%rd198, %r131;
ld.shared.u16 %rs41, [%rd143];
ld.shared.u16 %rs42, [%rd143+2];
st.shared.u16 [%rd143], %rs42;
st.shared.u16 [%rd143+2], %rs41;
mul.wide.u32 %rd202, %r131, 8;
add.s64 %rd204, %rd128, %rd202;
ld.shared.u64 %rd205, [%rd204];
ld.shared.u64 %rd206, [%rd204+8];
st.shared.u64 [%rd204], %rd206;
st.shared.u64 [%rd204+8], %rd205;
add.s64 %rd208, %rd129, %rd198;
ld.shared.u8 %rs43, [%rd208];
ld.shared.u8 %rs44, [%rd208+1];
st.shared.u8 [%rd208], %rs44;
st.shared.u8 [%rd208+1], %rs43;

BB27_42:
bar.sync 0;
and.b32 %r173, %r13, 3;
sub.s32 %r24, %r131, %r173;
add.s32 %r175, %r24, 4;
mul.wide.u32 %rd209, %r175, 2;
add.s64 %rd211, %rd126, %rd209;
mul.wide.u32 %rd212, %r24, 2;
add.s64 %rd213, %rd126, %rd212;
ld.shared.u16 %rs45, [%rd213];
ld.shared.u16 %rs46, [%rd211];

	{ cvt.f32.f16 %f9, %rs45;}


	
	{ cvt.f32.f16 %f10, %rs46;}


	setp.geu.f32	%p29, %f9, %f10;
@%p29 bra BB27_44;

cvt.u64.u32	%rd214, %r24;
add.s64 %rd216, %rd129, %rd214;
ld.shared.u8 %rs47, [%rd216];
mov.u32 %r1058, 1;
setp.ne.s16	%p30, %rs47, 0;
@%p30 bra BB27_45;

BB27_44:
cvt.u64.u32	%rd217, %r175;
add.s64 %rd219, %rd129, %rd217;
ld.shared.u8 %rs48, [%rd219];
setp.eq.s16	%p31, %rs48, 0;
selp.u32	%r1058, 1, 0, %p31;

BB27_45:
bfe.u32 %r187, %r13, 2, 1;
setp.ne.s32	%p32, %r1058, %r187;
@%p32 bra BB27_47;

mul.wide.u32 %rd220, %r24, 8;
add.s64 %rd222, %rd128, %rd220;
mul.wide.u32 %rd223, %r175, 8;
add.s64 %rd224, %rd128, %rd223;
cvt.u64.u32	%rd225, %r24;
ld.shared.u16 %rs49, [%rd213];
cvt.u64.u32	%rd229, %r175;
ld.shared.u16 %rs50, [%rd211];
st.shared.u16 [%rd213], %rs50;
st.shared.u16 [%rd211], %rs49;
ld.shared.u64 %rd232, [%rd222];
ld.shared.u64 %rd233, [%rd224];
st.shared.u64 [%rd222], %rd233;
st.shared.u64 [%rd224], %rd232;
add.s64 %rd235, %rd129, %rd225;
ld.shared.u8 %rs51, [%rd235];
add.s64 %rd236, %rd129, %rd229;
ld.shared.u8 %rs52, [%rd236];
st.shared.u8 [%rd235], %rs52;
st.shared.u8 [%rd236], %rs51;

BB27_47:
bar.sync 0;
ld.shared.u16 %rs53, [%rd165];
ld.shared.u16 %rs54, [%rd163];

	{ cvt.f32.f16 %f11, %rs53;}


	
	{ cvt.f32.f16 %f12, %rs54;}


	setp.geu.f32	%p33, %f11, %f12;
@%p33 bra BB27_49;

cvt.u64.u32	%rd242, %r18;
add.s64 %rd244, %rd129, %rd242;
ld.shared.u8 %rs55, [%rd244];
mov.u32 %r1059, 1;
setp.ne.s16	%p34, %rs55, 0;
@%p34 bra BB27_50;

BB27_49:
cvt.u64.u32	%rd245, %r143;
add.s64 %rd247, %rd129, %rd245;
ld.shared.u8 %rs56, [%rd247];
setp.eq.s16	%p35, %rs56, 0;
selp.u32	%r1059, 1, 0, %p35;

BB27_50:
bfe.u32 %r210, %r13, 2, 1;
setp.ne.s32	%p36, %r1059, %r210;
@%p36 bra BB27_52;

cvt.u64.u32	%rd248, %r18;
ld.shared.u16 %rs57, [%rd165];
cvt.u64.u32	%rd252, %r143;
ld.shared.u16 %rs58, [%rd163];
st.shared.u16 [%rd165], %rs58;
st.shared.u16 [%rd163], %rs57;
mul.wide.u32 %rd255, %r18, 8;
add.s64 %rd257, %rd128, %rd255;
ld.shared.u64 %rd258, [%rd257];
mul.wide.u32 %rd259, %r143, 8;
add.s64 %rd260, %rd128, %rd259;
ld.shared.u64 %rd261, [%rd260];
st.shared.u64 [%rd257], %rd261;
st.shared.u64 [%rd260], %rd258;
add.s64 %rd263, %rd129, %rd248;
ld.shared.u8 %rs59, [%rd263];
add.s64 %rd264, %rd129, %rd252;
ld.shared.u8 %rs60, [%rd264];
st.shared.u8 [%rd263], %rs60;
st.shared.u8 [%rd264], %rs59;

BB27_52:
bar.sync 0;
ld.shared.u16 %rs61, [%rd143];
ld.shared.u16 %rs62, [%rd143+2];

	{ cvt.f32.f16 %f13, %rs61;}


	
	{ cvt.f32.f16 %f14, %rs62;}


	setp.geu.f32	%p37, %f13, %f14;
@%p37 bra BB27_54;

cvt.u64.u32	%rd268, %r131;
add.s64 %rd270, %rd129, %rd268;
ld.shared.u8 %rs63, [%rd270];
mov.u32 %r1060, 1;
setp.ne.s16	%p38, %rs63, 0;
@%p38 bra BB27_55;

BB27_54:
cvt.u64.u32	%rd271, %r131;
add.s64 %rd273, %rd129, %rd271;
ld.shared.u8 %rs64, [%rd273+1];
setp.eq.s16	%p39, %rs64, 0;
selp.u32	%r1060, 1, 0, %p39;

BB27_55:
bfe.u32 %r224, %r13, 2, 1;
setp.ne.s32	%p40, %r1060, %r224;
@%p40 bra BB27_57;

cvt.u64.u32	%rd274, %r131;
ld.shared.u16 %rs65, [%rd143];
ld.shared.u16 %rs66, [%rd143+2];
st.shared.u16 [%rd143], %rs66;
st.shared.u16 [%rd143+2], %rs65;
mul.wide.u32 %rd278, %r131, 8;
add.s64 %rd280, %rd128, %rd278;
ld.shared.u64 %rd281, [%rd280];
ld.shared.u64 %rd282, [%rd280+8];
st.shared.u64 [%rd280], %rd282;
st.shared.u64 [%rd280+8], %rd281;
add.s64 %rd284, %rd129, %rd274;
ld.shared.u8 %rs67, [%rd284];
ld.shared.u8 %rs68, [%rd284+1];
st.shared.u8 [%rd284], %rs68;
st.shared.u8 [%rd284+1], %rs67;

BB27_57:
bar.sync 0;
and.b32 %r227, %r13, 7;
sub.s32 %r32, %r131, %r227;
add.s32 %r229, %r32, 8;
mul.wide.u32 %rd285, %r229, 2;
add.s64 %rd287, %rd126, %rd285;
mul.wide.u32 %rd288, %r32, 2;
add.s64 %rd289, %rd126, %rd288;
ld.shared.u16 %rs69, [%rd289];
ld.shared.u16 %rs70, [%rd287];

	{ cvt.f32.f16 %f15, %rs69;}


	
	{ cvt.f32.f16 %f16, %rs70;}


	setp.geu.f32	%p41, %f15, %f16;
@%p41 bra BB27_59;

cvt.u64.u32	%rd290, %r32;
add.s64 %rd292, %rd129, %rd290;
ld.shared.u8 %rs71, [%rd292];
mov.u32 %r1061, 1;
setp.ne.s16	%p42, %rs71, 0;
@%p42 bra BB27_60;

BB27_59:
cvt.u64.u32	%rd293, %r229;
add.s64 %rd295, %rd129, %rd293;
ld.shared.u8 %rs72, [%rd295];
setp.eq.s16	%p43, %rs72, 0;
selp.u32	%r1061, 1, 0, %p43;

BB27_60:
bfe.u32 %r241, %r13, 3, 1;
setp.ne.s32	%p44, %r1061, %r241;
@%p44 bra BB27_62;

mul.wide.u32 %rd296, %r32, 8;
add.s64 %rd298, %rd128, %rd296;
mul.wide.u32 %rd299, %r229, 8;
add.s64 %rd300, %rd128, %rd299;
cvt.u64.u32	%rd301, %r32;
ld.shared.u16 %rs73, [%rd289];
cvt.u64.u32	%rd305, %r229;
ld.shared.u16 %rs74, [%rd287];
st.shared.u16 [%rd289], %rs74;
st.shared.u16 [%rd287], %rs73;
ld.shared.u64 %rd308, [%rd298];
ld.shared.u64 %rd309, [%rd300];
st.shared.u64 [%rd298], %rd309;
st.shared.u64 [%rd300], %rd308;
add.s64 %rd311, %rd129, %rd301;
ld.shared.u8 %rs75, [%rd311];
add.s64 %rd312, %rd129, %rd305;
ld.shared.u8 %rs76, [%rd312];
st.shared.u8 [%rd311], %rs76;
st.shared.u8 [%rd312], %rs75;

BB27_62:
bar.sync 0;
ld.shared.u16 %rs77, [%rd213];
ld.shared.u16 %rs78, [%rd211];

	{ cvt.f32.f16 %f17, %rs77;}


	
	{ cvt.f32.f16 %f18, %rs78;}


	setp.geu.f32	%p45, %f17, %f18;
@%p45 bra BB27_64;

cvt.u64.u32	%rd318, %r24;
add.s64 %rd320, %rd129, %rd318;
ld.shared.u8 %rs79, [%rd320];
mov.u32 %r1062, 1;
setp.ne.s16	%p46, %rs79, 0;
@%p46 bra BB27_65;

BB27_64:
cvt.u64.u32	%rd321, %r175;
add.s64 %rd323, %rd129, %rd321;
ld.shared.u8 %rs80, [%rd323];
setp.eq.s16	%p47, %rs80, 0;
selp.u32	%r1062, 1, 0, %p47;

BB27_65:
bfe.u32 %r264, %r13, 3, 1;
setp.ne.s32	%p48, %r1062, %r264;
@%p48 bra BB27_67;

cvt.u64.u32	%rd324, %r24;
ld.shared.u16 %rs81, [%rd213];
cvt.u64.u32	%rd328, %r175;
ld.shared.u16 %rs82, [%rd211];
st.shared.u16 [%rd213], %rs82;
st.shared.u16 [%rd211], %rs81;
mul.wide.u32 %rd331, %r24, 8;
add.s64 %rd333, %rd128, %rd331;
ld.shared.u64 %rd334, [%rd333];
mul.wide.u32 %rd335, %r175, 8;
add.s64 %rd336, %rd128, %rd335;
ld.shared.u64 %rd337, [%rd336];
st.shared.u64 [%rd333], %rd337;
st.shared.u64 [%rd336], %rd334;
add.s64 %rd339, %rd129, %rd324;
ld.shared.u8 %rs83, [%rd339];
add.s64 %rd340, %rd129, %rd328;
ld.shared.u8 %rs84, [%rd340];
st.shared.u8 [%rd339], %rs84;
st.shared.u8 [%rd340], %rs83;

BB27_67:
bar.sync 0;
ld.shared.u16 %rs85, [%rd165];
ld.shared.u16 %rs86, [%rd163];

	{ cvt.f32.f16 %f19, %rs85;}


	
	{ cvt.f32.f16 %f20, %rs86;}


	setp.geu.f32	%p49, %f19, %f20;
@%p49 bra BB27_69;

cvt.u64.u32	%rd346, %r18;
add.s64 %rd348, %rd129, %rd346;
ld.shared.u8 %rs87, [%rd348];
mov.u32 %r1063, 1;
setp.ne.s16	%p50, %rs87, 0;
@%p50 bra BB27_70;

BB27_69:
cvt.u64.u32	%rd349, %r143;
add.s64 %rd351, %rd129, %rd349;
ld.shared.u8 %rs88, [%rd351];
setp.eq.s16	%p51, %rs88, 0;
selp.u32	%r1063, 1, 0, %p51;

BB27_70:
bfe.u32 %r286, %r13, 3, 1;
setp.ne.s32	%p52, %r1063, %r286;
@%p52 bra BB27_72;

cvt.u64.u32	%rd352, %r18;
ld.shared.u16 %rs89, [%rd165];
cvt.u64.u32	%rd356, %r143;
ld.shared.u16 %rs90, [%rd163];
st.shared.u16 [%rd165], %rs90;
st.shared.u16 [%rd163], %rs89;
mul.wide.u32 %rd359, %r18, 8;
add.s64 %rd361, %rd128, %rd359;
ld.shared.u64 %rd362, [%rd361];
mul.wide.u32 %rd363, %r143, 8;
add.s64 %rd364, %rd128, %rd363;
ld.shared.u64 %rd365, [%rd364];
st.shared.u64 [%rd361], %rd365;
st.shared.u64 [%rd364], %rd362;
add.s64 %rd367, %rd129, %rd352;
ld.shared.u8 %rs91, [%rd367];
add.s64 %rd368, %rd129, %rd356;
ld.shared.u8 %rs92, [%rd368];
st.shared.u8 [%rd367], %rs92;
st.shared.u8 [%rd368], %rs91;

BB27_72:
bar.sync 0;
ld.shared.u16 %rs93, [%rd143];
ld.shared.u16 %rs94, [%rd143+2];

	{ cvt.f32.f16 %f21, %rs93;}


	
	{ cvt.f32.f16 %f22, %rs94;}


	setp.geu.f32	%p53, %f21, %f22;
@%p53 bra BB27_74;

cvt.u64.u32	%rd372, %r131;
add.s64 %rd374, %rd129, %rd372;
ld.shared.u8 %rs95, [%rd374];
mov.u32 %r1064, 1;
setp.ne.s16	%p54, %rs95, 0;
@%p54 bra BB27_75;

BB27_74:
cvt.u64.u32	%rd375, %r131;
add.s64 %rd377, %rd129, %rd375;
ld.shared.u8 %rs96, [%rd377+1];
setp.eq.s16	%p55, %rs96, 0;
selp.u32	%r1064, 1, 0, %p55;

BB27_75:
bfe.u32 %r300, %r13, 3, 1;
setp.ne.s32	%p56, %r1064, %r300;
@%p56 bra BB27_77;

cvt.u64.u32	%rd378, %r131;
ld.shared.u16 %rs97, [%rd143];
ld.shared.u16 %rs98, [%rd143+2];
st.shared.u16 [%rd143], %rs98;
st.shared.u16 [%rd143+2], %rs97;
mul.wide.u32 %rd382, %r131, 8;
add.s64 %rd384, %rd128, %rd382;
ld.shared.u64 %rd385, [%rd384];
ld.shared.u64 %rd386, [%rd384+8];
st.shared.u64 [%rd384], %rd386;
st.shared.u64 [%rd384+8], %rd385;
add.s64 %rd388, %rd129, %rd378;
ld.shared.u8 %rs99, [%rd388];
ld.shared.u8 %rs100, [%rd388+1];
st.shared.u8 [%rd388], %rs100;
st.shared.u8 [%rd388+1], %rs99;

BB27_77:
bar.sync 0;
and.b32 %r303, %r13, 15;
sub.s32 %r42, %r131, %r303;
add.s32 %r305, %r42, 16;
mul.wide.u32 %rd389, %r305, 2;
add.s64 %rd391, %rd126, %rd389;
mul.wide.u32 %rd392, %r42, 2;
add.s64 %rd393, %rd126, %rd392;
ld.shared.u16 %rs101, [%rd393];
ld.shared.u16 %rs102, [%rd391];

	{ cvt.f32.f16 %f23, %rs101;}


	
	{ cvt.f32.f16 %f24, %rs102;}


	setp.geu.f32	%p57, %f23, %f24;
@%p57 bra BB27_79;

cvt.u64.u32	%rd394, %r42;
add.s64 %rd396, %rd129, %rd394;
ld.shared.u8 %rs103, [%rd396];
mov.u32 %r1065, 1;
setp.ne.s16	%p58, %rs103, 0;
@%p58 bra BB27_80;

BB27_79:
cvt.u64.u32	%rd397, %r305;
add.s64 %rd399, %rd129, %rd397;
ld.shared.u8 %rs104, [%rd399];
setp.eq.s16	%p59, %rs104, 0;
selp.u32	%r1065, 1, 0, %p59;

BB27_80:
bfe.u32 %r317, %r13, 4, 1;
setp.ne.s32	%p60, %r1065, %r317;
@%p60 bra BB27_82;

mul.wide.u32 %rd400, %r42, 8;
add.s64 %rd402, %rd128, %rd400;
mul.wide.u32 %rd403, %r305, 8;
add.s64 %rd404, %rd128, %rd403;
cvt.u64.u32	%rd405, %r42;
ld.shared.u16 %rs105, [%rd393];
cvt.u64.u32	%rd409, %r305;
ld.shared.u16 %rs106, [%rd391];
st.shared.u16 [%rd393], %rs106;
st.shared.u16 [%rd391], %rs105;
ld.shared.u64 %rd412, [%rd402];
ld.shared.u64 %rd413, [%rd404];
st.shared.u64 [%rd402], %rd413;
st.shared.u64 [%rd404], %rd412;
add.s64 %rd415, %rd129, %rd405;
ld.shared.u8 %rs107, [%rd415];
add.s64 %rd416, %rd129, %rd409;
ld.shared.u8 %rs108, [%rd416];
st.shared.u8 [%rd415], %rs108;
st.shared.u8 [%rd416], %rs107;

BB27_82:
bar.sync 0;
ld.shared.u16 %rs109, [%rd289];
ld.shared.u16 %rs110, [%rd287];

	{ cvt.f32.f16 %f25, %rs109;}


	
	{ cvt.f32.f16 %f26, %rs110;}


	setp.geu.f32	%p61, %f25, %f26;
@%p61 bra BB27_84;

cvt.u64.u32	%rd422, %r32;
add.s64 %rd424, %rd129, %rd422;
ld.shared.u8 %rs111, [%rd424];
mov.u32 %r1066, 1;
setp.ne.s16	%p62, %rs111, 0;
@%p62 bra BB27_85;

BB27_84:
cvt.u64.u32	%rd425, %r229;
add.s64 %rd427, %rd129, %rd425;
ld.shared.u8 %rs112, [%rd427];
setp.eq.s16	%p63, %rs112, 0;
selp.u32	%r1066, 1, 0, %p63;

BB27_85:
bfe.u32 %r340, %r13, 4, 1;
setp.ne.s32	%p64, %r1066, %r340;
@%p64 bra BB27_87;

cvt.u64.u32	%rd428, %r32;
ld.shared.u16 %rs113, [%rd289];
cvt.u64.u32	%rd432, %r229;
ld.shared.u16 %rs114, [%rd287];
st.shared.u16 [%rd289], %rs114;
st.shared.u16 [%rd287], %rs113;
mul.wide.u32 %rd435, %r32, 8;
add.s64 %rd437, %rd128, %rd435;
ld.shared.u64 %rd438, [%rd437];
mul.wide.u32 %rd439, %r229, 8;
add.s64 %rd440, %rd128, %rd439;
ld.shared.u64 %rd441, [%rd440];
st.shared.u64 [%rd437], %rd441;
st.shared.u64 [%rd440], %rd438;
add.s64 %rd443, %rd129, %rd428;
ld.shared.u8 %rs115, [%rd443];
add.s64 %rd444, %rd129, %rd432;
ld.shared.u8 %rs116, [%rd444];
st.shared.u8 [%rd443], %rs116;
st.shared.u8 [%rd444], %rs115;

BB27_87:
bar.sync 0;
ld.shared.u16 %rs117, [%rd213];
ld.shared.u16 %rs118, [%rd211];

	{ cvt.f32.f16 %f27, %rs117;}


	
	{ cvt.f32.f16 %f28, %rs118;}


	setp.geu.f32	%p65, %f27, %f28;
@%p65 bra BB27_89;

cvt.u64.u32	%rd450, %r24;
add.s64 %rd452, %rd129, %rd450;
ld.shared.u8 %rs119, [%rd452];
mov.u32 %r1067, 1;
setp.ne.s16	%p66, %rs119, 0;
@%p66 bra BB27_90;

BB27_89:
cvt.u64.u32	%rd453, %r175;
add.s64 %rd455, %rd129, %rd453;
ld.shared.u8 %rs120, [%rd455];
setp.eq.s16	%p67, %rs120, 0;
selp.u32	%r1067, 1, 0, %p67;

BB27_90:
bfe.u32 %r362, %r13, 4, 1;
setp.ne.s32	%p68, %r1067, %r362;
@%p68 bra BB27_92;

cvt.u64.u32	%rd456, %r24;
ld.shared.u16 %rs121, [%rd213];
cvt.u64.u32	%rd460, %r175;
ld.shared.u16 %rs122, [%rd211];
st.shared.u16 [%rd213], %rs122;
st.shared.u16 [%rd211], %rs121;
mul.wide.u32 %rd463, %r24, 8;
add.s64 %rd465, %rd128, %rd463;
ld.shared.u64 %rd466, [%rd465];
mul.wide.u32 %rd467, %r175, 8;
add.s64 %rd468, %rd128, %rd467;
ld.shared.u64 %rd469, [%rd468];
st.shared.u64 [%rd465], %rd469;
st.shared.u64 [%rd468], %rd466;
add.s64 %rd471, %rd129, %rd456;
ld.shared.u8 %rs123, [%rd471];
add.s64 %rd472, %rd129, %rd460;
ld.shared.u8 %rs124, [%rd472];
st.shared.u8 [%rd471], %rs124;
st.shared.u8 [%rd472], %rs123;

BB27_92:
bar.sync 0;
ld.shared.u16 %rs125, [%rd165];
ld.shared.u16 %rs126, [%rd163];

	{ cvt.f32.f16 %f29, %rs125;}


	
	{ cvt.f32.f16 %f30, %rs126;}


	setp.geu.f32	%p69, %f29, %f30;
@%p69 bra BB27_94;

cvt.u64.u32	%rd478, %r18;
add.s64 %rd480, %rd129, %rd478;
ld.shared.u8 %rs127, [%rd480];
mov.u32 %r1068, 1;
setp.ne.s16	%p70, %rs127, 0;
@%p70 bra BB27_95;

BB27_94:
cvt.u64.u32	%rd481, %r143;
add.s64 %rd483, %rd129, %rd481;
ld.shared.u8 %rs128, [%rd483];
setp.eq.s16	%p71, %rs128, 0;
selp.u32	%r1068, 1, 0, %p71;

BB27_95:
bfe.u32 %r384, %r13, 4, 1;
setp.ne.s32	%p72, %r1068, %r384;
@%p72 bra BB27_97;

cvt.u64.u32	%rd484, %r18;
ld.shared.u16 %rs129, [%rd165];
cvt.u64.u32	%rd488, %r143;
ld.shared.u16 %rs130, [%rd163];
st.shared.u16 [%rd165], %rs130;
st.shared.u16 [%rd163], %rs129;
mul.wide.u32 %rd491, %r18, 8;
add.s64 %rd493, %rd128, %rd491;
ld.shared.u64 %rd494, [%rd493];
mul.wide.u32 %rd495, %r143, 8;
add.s64 %rd496, %rd128, %rd495;
ld.shared.u64 %rd497, [%rd496];
st.shared.u64 [%rd493], %rd497;
st.shared.u64 [%rd496], %rd494;
add.s64 %rd499, %rd129, %rd484;
ld.shared.u8 %rs131, [%rd499];
add.s64 %rd500, %rd129, %rd488;
ld.shared.u8 %rs132, [%rd500];
st.shared.u8 [%rd499], %rs132;
st.shared.u8 [%rd500], %rs131;

BB27_97:
bar.sync 0;
ld.shared.u16 %rs133, [%rd143];
ld.shared.u16 %rs134, [%rd143+2];

	{ cvt.f32.f16 %f31, %rs133;}


	
	{ cvt.f32.f16 %f32, %rs134;}


	setp.geu.f32	%p73, %f31, %f32;
@%p73 bra BB27_99;

cvt.u64.u32	%rd504, %r131;
add.s64 %rd506, %rd129, %rd504;
ld.shared.u8 %rs135, [%rd506];
mov.u32 %r1069, 1;
setp.ne.s16	%p74, %rs135, 0;
@%p74 bra BB27_100;

BB27_99:
cvt.u64.u32	%rd507, %r131;
add.s64 %rd509, %rd129, %rd507;
ld.shared.u8 %rs136, [%rd509+1];
setp.eq.s16	%p75, %rs136, 0;
selp.u32	%r1069, 1, 0, %p75;

BB27_100:
bfe.u32 %r398, %r13, 4, 1;
setp.ne.s32	%p76, %r1069, %r398;
@%p76 bra BB27_102;

cvt.u64.u32	%rd510, %r131;
ld.shared.u16 %rs137, [%rd143];
ld.shared.u16 %rs138, [%rd143+2];
st.shared.u16 [%rd143], %rs138;
st.shared.u16 [%rd143+2], %rs137;
mul.wide.u32 %rd514, %r131, 8;
add.s64 %rd516, %rd128, %rd514;
ld.shared.u64 %rd517, [%rd516];
ld.shared.u64 %rd518, [%rd516+8];
st.shared.u64 [%rd516], %rd518;
st.shared.u64 [%rd516+8], %rd517;
add.s64 %rd520, %rd129, %rd510;
ld.shared.u8 %rs139, [%rd520];
ld.shared.u8 %rs140, [%rd520+1];
st.shared.u8 [%rd520], %rs140;
st.shared.u8 [%rd520+1], %rs139;

BB27_102:
bar.sync 0;
and.b32 %r401, %r13, 31;
sub.s32 %r54, %r131, %r401;
add.s32 %r403, %r54, 32;
mul.wide.u32 %rd521, %r403, 2;
add.s64 %rd523, %rd126, %rd521;
mul.wide.u32 %rd524, %r54, 2;
add.s64 %rd525, %rd126, %rd524;
ld.shared.u16 %rs141, [%rd525];
ld.shared.u16 %rs142, [%rd523];

	{ cvt.f32.f16 %f33, %rs141;}


	
	{ cvt.f32.f16 %f34, %rs142;}


	setp.geu.f32	%p77, %f33, %f34;
@%p77 bra BB27_104;

cvt.u64.u32	%rd526, %r54;
add.s64 %rd528, %rd129, %rd526;
ld.shared.u8 %rs143, [%rd528];
mov.u32 %r1070, 1;
setp.ne.s16	%p78, %rs143, 0;
@%p78 bra BB27_105;

BB27_104:
cvt.u64.u32	%rd529, %r403;
add.s64 %rd531, %rd129, %rd529;
ld.shared.u8 %rs144, [%rd531];
setp.eq.s16	%p79, %rs144, 0;
selp.u32	%r1070, 1, 0, %p79;

BB27_105:
bfe.u32 %r415, %r13, 5, 1;
setp.ne.s32	%p80, %r1070, %r415;
@%p80 bra BB27_107;

mul.wide.u32 %rd532, %r54, 8;
add.s64 %rd534, %rd128, %rd532;
mul.wide.u32 %rd535, %r403, 8;
add.s64 %rd536, %rd128, %rd535;
cvt.u64.u32	%rd537, %r54;
ld.shared.u16 %rs145, [%rd525];
cvt.u64.u32	%rd541, %r403;
ld.shared.u16 %rs146, [%rd523];
st.shared.u16 [%rd525], %rs146;
st.shared.u16 [%rd523], %rs145;
ld.shared.u64 %rd544, [%rd534];
ld.shared.u64 %rd545, [%rd536];
st.shared.u64 [%rd534], %rd545;
st.shared.u64 [%rd536], %rd544;
add.s64 %rd547, %rd129, %rd537;
ld.shared.u8 %rs147, [%rd547];
add.s64 %rd548, %rd129, %rd541;
ld.shared.u8 %rs148, [%rd548];
st.shared.u8 [%rd547], %rs148;
st.shared.u8 [%rd548], %rs147;

BB27_107:
bar.sync 0;
ld.shared.u16 %rs149, [%rd393];
ld.shared.u16 %rs150, [%rd391];

	{ cvt.f32.f16 %f35, %rs149;}


	
	{ cvt.f32.f16 %f36, %rs150;}


	setp.geu.f32	%p81, %f35, %f36;
@%p81 bra BB27_109;

cvt.u64.u32	%rd554, %r42;
add.s64 %rd556, %rd129, %rd554;
ld.shared.u8 %rs151, [%rd556];
mov.u32 %r1071, 1;
setp.ne.s16	%p82, %rs151, 0;
@%p82 bra BB27_110;

BB27_109:
cvt.u64.u32	%rd557, %r305;
add.s64 %rd559, %rd129, %rd557;
ld.shared.u8 %rs152, [%rd559];
setp.eq.s16	%p83, %rs152, 0;
selp.u32	%r1071, 1, 0, %p83;

BB27_110:
bfe.u32 %r438, %r13, 5, 1;
setp.ne.s32	%p84, %r1071, %r438;
@%p84 bra BB27_112;

cvt.u64.u32	%rd560, %r42;
ld.shared.u16 %rs153, [%rd393];
cvt.u64.u32	%rd564, %r305;
ld.shared.u16 %rs154, [%rd391];
st.shared.u16 [%rd393], %rs154;
st.shared.u16 [%rd391], %rs153;
mul.wide.u32 %rd567, %r42, 8;
add.s64 %rd569, %rd128, %rd567;
ld.shared.u64 %rd570, [%rd569];
mul.wide.u32 %rd571, %r305, 8;
add.s64 %rd572, %rd128, %rd571;
ld.shared.u64 %rd573, [%rd572];
st.shared.u64 [%rd569], %rd573;
st.shared.u64 [%rd572], %rd570;
add.s64 %rd575, %rd129, %rd560;
ld.shared.u8 %rs155, [%rd575];
add.s64 %rd576, %rd129, %rd564;
ld.shared.u8 %rs156, [%rd576];
st.shared.u8 [%rd575], %rs156;
st.shared.u8 [%rd576], %rs155;

BB27_112:
bar.sync 0;
ld.shared.u16 %rs157, [%rd289];
ld.shared.u16 %rs158, [%rd287];

	{ cvt.f32.f16 %f37, %rs157;}


	
	{ cvt.f32.f16 %f38, %rs158;}


	setp.geu.f32	%p85, %f37, %f38;
@%p85 bra BB27_114;

cvt.u64.u32	%rd582, %r32;
add.s64 %rd584, %rd129, %rd582;
ld.shared.u8 %rs159, [%rd584];
mov.u32 %r1072, 1;
setp.ne.s16	%p86, %rs159, 0;
@%p86 bra BB27_115;

BB27_114:
cvt.u64.u32	%rd585, %r229;
add.s64 %rd587, %rd129, %rd585;
ld.shared.u8 %rs160, [%rd587];
setp.eq.s16	%p87, %rs160, 0;
selp.u32	%r1072, 1, 0, %p87;

BB27_115:
bfe.u32 %r460, %r13, 5, 1;
setp.ne.s32	%p88, %r1072, %r460;
@%p88 bra BB27_117;

cvt.u64.u32	%rd588, %r32;
ld.shared.u16 %rs161, [%rd289];
cvt.u64.u32	%rd592, %r229;
ld.shared.u16 %rs162, [%rd287];
st.shared.u16 [%rd289], %rs162;
st.shared.u16 [%rd287], %rs161;
mul.wide.u32 %rd595, %r32, 8;
add.s64 %rd597, %rd128, %rd595;
ld.shared.u64 %rd598, [%rd597];
mul.wide.u32 %rd599, %r229, 8;
add.s64 %rd600, %rd128, %rd599;
ld.shared.u64 %rd601, [%rd600];
st.shared.u64 [%rd597], %rd601;
st.shared.u64 [%rd600], %rd598;
add.s64 %rd603, %rd129, %rd588;
ld.shared.u8 %rs163, [%rd603];
add.s64 %rd604, %rd129, %rd592;
ld.shared.u8 %rs164, [%rd604];
st.shared.u8 [%rd603], %rs164;
st.shared.u8 [%rd604], %rs163;

BB27_117:
bar.sync 0;
ld.shared.u16 %rs165, [%rd213];
ld.shared.u16 %rs166, [%rd211];

	{ cvt.f32.f16 %f39, %rs165;}


	
	{ cvt.f32.f16 %f40, %rs166;}


	setp.geu.f32	%p89, %f39, %f40;
@%p89 bra BB27_119;

cvt.u64.u32	%rd610, %r24;
add.s64 %rd612, %rd129, %rd610;
ld.shared.u8 %rs167, [%rd612];
mov.u32 %r1073, 1;
setp.ne.s16	%p90, %rs167, 0;
@%p90 bra BB27_120;

BB27_119:
cvt.u64.u32	%rd613, %r175;
add.s64 %rd615, %rd129, %rd613;
ld.shared.u8 %rs168, [%rd615];
setp.eq.s16	%p91, %rs168, 0;
selp.u32	%r1073, 1, 0, %p91;

BB27_120:
bfe.u32 %r482, %r13, 5, 1;
setp.ne.s32	%p92, %r1073, %r482;
@%p92 bra BB27_122;

cvt.u64.u32	%rd616, %r24;
ld.shared.u16 %rs169, [%rd213];
cvt.u64.u32	%rd620, %r175;
ld.shared.u16 %rs170, [%rd211];
st.shared.u16 [%rd213], %rs170;
st.shared.u16 [%rd211], %rs169;
mul.wide.u32 %rd623, %r24, 8;
add.s64 %rd625, %rd128, %rd623;
ld.shared.u64 %rd626, [%rd625];
mul.wide.u32 %rd627, %r175, 8;
add.s64 %rd628, %rd128, %rd627;
ld.shared.u64 %rd629, [%rd628];
st.shared.u64 [%rd625], %rd629;
st.shared.u64 [%rd628], %rd626;
add.s64 %rd631, %rd129, %rd616;
ld.shared.u8 %rs171, [%rd631];
add.s64 %rd632, %rd129, %rd620;
ld.shared.u8 %rs172, [%rd632];
st.shared.u8 [%rd631], %rs172;
st.shared.u8 [%rd632], %rs171;

BB27_122:
bar.sync 0;
ld.shared.u16 %rs173, [%rd165];
ld.shared.u16 %rs174, [%rd163];

	{ cvt.f32.f16 %f41, %rs173;}


	
	{ cvt.f32.f16 %f42, %rs174;}


	setp.geu.f32	%p93, %f41, %f42;
@%p93 bra BB27_124;

cvt.u64.u32	%rd638, %r18;
add.s64 %rd640, %rd129, %rd638;
ld.shared.u8 %rs175, [%rd640];
mov.u32 %r1074, 1;
setp.ne.s16	%p94, %rs175, 0;
@%p94 bra BB27_125;

BB27_124:
cvt.u64.u32	%rd641, %r143;
add.s64 %rd643, %rd129, %rd641;
ld.shared.u8 %rs176, [%rd643];
setp.eq.s16	%p95, %rs176, 0;
selp.u32	%r1074, 1, 0, %p95;

BB27_125:
bfe.u32 %r504, %r13, 5, 1;
setp.ne.s32	%p96, %r1074, %r504;
@%p96 bra BB27_127;

cvt.u64.u32	%rd644, %r18;
ld.shared.u16 %rs177, [%rd165];
cvt.u64.u32	%rd648, %r143;
ld.shared.u16 %rs178, [%rd163];
st.shared.u16 [%rd165], %rs178;
st.shared.u16 [%rd163], %rs177;
mul.wide.u32 %rd651, %r18, 8;
add.s64 %rd653, %rd128, %rd651;
ld.shared.u64 %rd654, [%rd653];
mul.wide.u32 %rd655, %r143, 8;
add.s64 %rd656, %rd128, %rd655;
ld.shared.u64 %rd657, [%rd656];
st.shared.u64 [%rd653], %rd657;
st.shared.u64 [%rd656], %rd654;
add.s64 %rd659, %rd129, %rd644;
ld.shared.u8 %rs179, [%rd659];
add.s64 %rd660, %rd129, %rd648;
ld.shared.u8 %rs180, [%rd660];
st.shared.u8 [%rd659], %rs180;
st.shared.u8 [%rd660], %rs179;

BB27_127:
bar.sync 0;
ld.shared.u16 %rs181, [%rd143];
ld.shared.u16 %rs182, [%rd143+2];

	{ cvt.f32.f16 %f43, %rs181;}


	
	{ cvt.f32.f16 %f44, %rs182;}


	setp.geu.f32	%p97, %f43, %f44;
@%p97 bra BB27_129;

cvt.u64.u32	%rd664, %r131;
add.s64 %rd666, %rd129, %rd664;
ld.shared.u8 %rs183, [%rd666];
mov.u32 %r1075, 1;
setp.ne.s16	%p98, %rs183, 0;
@%p98 bra BB27_130;

BB27_129:
cvt.u64.u32	%rd667, %r131;
add.s64 %rd669, %rd129, %rd667;
ld.shared.u8 %rs184, [%rd669+1];
setp.eq.s16	%p99, %rs184, 0;
selp.u32	%r1075, 1, 0, %p99;

BB27_130:
bfe.u32 %r518, %r13, 5, 1;
setp.ne.s32	%p100, %r1075, %r518;
@%p100 bra BB27_132;

cvt.u64.u32	%rd670, %r131;
ld.shared.u16 %rs185, [%rd143];
ld.shared.u16 %rs186, [%rd143+2];
st.shared.u16 [%rd143], %rs186;
st.shared.u16 [%rd143+2], %rs185;
mul.wide.u32 %rd674, %r131, 8;
add.s64 %rd676, %rd128, %rd674;
ld.shared.u64 %rd677, [%rd676];
ld.shared.u64 %rd678, [%rd676+8];
st.shared.u64 [%rd676], %rd678;
st.shared.u64 [%rd676+8], %rd677;
add.s64 %rd680, %rd129, %rd670;
ld.shared.u8 %rs187, [%rd680];
ld.shared.u8 %rs188, [%rd680+1];
st.shared.u8 [%rd680], %rs188;
st.shared.u8 [%rd680+1], %rs187;

BB27_132:
bar.sync 0;
and.b32 %r521, %r13, 63;
sub.s32 %r68, %r131, %r521;
add.s32 %r523, %r68, 64;
mul.wide.u32 %rd681, %r523, 2;
add.s64 %rd683, %rd126, %rd681;
mul.wide.u32 %rd684, %r68, 2;
add.s64 %rd685, %rd126, %rd684;
ld.shared.u16 %rs189, [%rd685];
ld.shared.u16 %rs190, [%rd683];

	{ cvt.f32.f16 %f45, %rs189;}


	
	{ cvt.f32.f16 %f46, %rs190;}


	setp.geu.f32	%p101, %f45, %f46;
@%p101 bra BB27_134;

cvt.u64.u32	%rd686, %r68;
add.s64 %rd688, %rd129, %rd686;
ld.shared.u8 %rs191, [%rd688];
mov.u32 %r1076, 1;
setp.ne.s16	%p102, %rs191, 0;
@%p102 bra BB27_135;

BB27_134:
cvt.u64.u32	%rd689, %r523;
add.s64 %rd691, %rd129, %rd689;
ld.shared.u8 %rs192, [%rd691];
setp.eq.s16	%p103, %rs192, 0;
selp.u32	%r1076, 1, 0, %p103;

BB27_135:
bfe.u32 %r535, %r13, 6, 1;
setp.ne.s32	%p104, %r1076, %r535;
@%p104 bra BB27_137;

mul.wide.u32 %rd692, %r68, 8;
add.s64 %rd694, %rd128, %rd692;
mul.wide.u32 %rd695, %r523, 8;
add.s64 %rd696, %rd128, %rd695;
cvt.u64.u32	%rd697, %r68;
ld.shared.u16 %rs193, [%rd685];
cvt.u64.u32	%rd701, %r523;
ld.shared.u16 %rs194, [%rd683];
st.shared.u16 [%rd685], %rs194;
st.shared.u16 [%rd683], %rs193;
ld.shared.u64 %rd704, [%rd694];
ld.shared.u64 %rd705, [%rd696];
st.shared.u64 [%rd694], %rd705;
st.shared.u64 [%rd696], %rd704;
add.s64 %rd707, %rd129, %rd697;
ld.shared.u8 %rs195, [%rd707];
add.s64 %rd708, %rd129, %rd701;
ld.shared.u8 %rs196, [%rd708];
st.shared.u8 [%rd707], %rs196;
st.shared.u8 [%rd708], %rs195;

BB27_137:
bar.sync 0;
ld.shared.u16 %rs197, [%rd525];
ld.shared.u16 %rs198, [%rd523];

	{ cvt.f32.f16 %f47, %rs197;}


	
	{ cvt.f32.f16 %f48, %rs198;}


	setp.geu.f32	%p105, %f47, %f48;
@%p105 bra BB27_139;

cvt.u64.u32	%rd714, %r54;
add.s64 %rd716, %rd129, %rd714;
ld.shared.u8 %rs199, [%rd716];
mov.u32 %r1077, 1;
setp.ne.s16	%p106, %rs199, 0;
@%p106 bra BB27_140;

BB27_139:
cvt.u64.u32	%rd717, %r403;
add.s64 %rd719, %rd129, %rd717;
ld.shared.u8 %rs200, [%rd719];
setp.eq.s16	%p107, %rs200, 0;
selp.u32	%r1077, 1, 0, %p107;

BB27_140:
bfe.u32 %r558, %r13, 6, 1;
setp.ne.s32	%p108, %r1077, %r558;
@%p108 bra BB27_142;

cvt.u64.u32	%rd720, %r54;
ld.shared.u16 %rs201, [%rd525];
cvt.u64.u32	%rd724, %r403;
ld.shared.u16 %rs202, [%rd523];
st.shared.u16 [%rd525], %rs202;
st.shared.u16 [%rd523], %rs201;
mul.wide.u32 %rd727, %r54, 8;
add.s64 %rd729, %rd128, %rd727;
ld.shared.u64 %rd730, [%rd729];
mul.wide.u32 %rd731, %r403, 8;
add.s64 %rd732, %rd128, %rd731;
ld.shared.u64 %rd733, [%rd732];
st.shared.u64 [%rd729], %rd733;
st.shared.u64 [%rd732], %rd730;
add.s64 %rd735, %rd129, %rd720;
ld.shared.u8 %rs203, [%rd735];
add.s64 %rd736, %rd129, %rd724;
ld.shared.u8 %rs204, [%rd736];
st.shared.u8 [%rd735], %rs204;
st.shared.u8 [%rd736], %rs203;

BB27_142:
bar.sync 0;
ld.shared.u16 %rs205, [%rd393];
ld.shared.u16 %rs206, [%rd391];

	{ cvt.f32.f16 %f49, %rs205;}


	
	{ cvt.f32.f16 %f50, %rs206;}


	setp.geu.f32	%p109, %f49, %f50;
@%p109 bra BB27_144;

cvt.u64.u32	%rd742, %r42;
add.s64 %rd744, %rd129, %rd742;
ld.shared.u8 %rs207, [%rd744];
mov.u32 %r1078, 1;
setp.ne.s16	%p110, %rs207, 0;
@%p110 bra BB27_145;

BB27_144:
cvt.u64.u32	%rd745, %r305;
add.s64 %rd747, %rd129, %rd745;
ld.shared.u8 %rs208, [%rd747];
setp.eq.s16	%p111, %rs208, 0;
selp.u32	%r1078, 1, 0, %p111;

BB27_145:
bfe.u32 %r580, %r13, 6, 1;
setp.ne.s32	%p112, %r1078, %r580;
@%p112 bra BB27_147;

cvt.u64.u32	%rd748, %r42;
ld.shared.u16 %rs209, [%rd393];
cvt.u64.u32	%rd752, %r305;
ld.shared.u16 %rs210, [%rd391];
st.shared.u16 [%rd393], %rs210;
st.shared.u16 [%rd391], %rs209;
mul.wide.u32 %rd755, %r42, 8;
add.s64 %rd757, %rd128, %rd755;
ld.shared.u64 %rd758, [%rd757];
mul.wide.u32 %rd759, %r305, 8;
add.s64 %rd760, %rd128, %rd759;
ld.shared.u64 %rd761, [%rd760];
st.shared.u64 [%rd757], %rd761;
st.shared.u64 [%rd760], %rd758;
add.s64 %rd763, %rd129, %rd748;
ld.shared.u8 %rs211, [%rd763];
add.s64 %rd764, %rd129, %rd752;
ld.shared.u8 %rs212, [%rd764];
st.shared.u8 [%rd763], %rs212;
st.shared.u8 [%rd764], %rs211;

BB27_147:
bar.sync 0;
ld.shared.u16 %rs213, [%rd289];
ld.shared.u16 %rs214, [%rd287];

	{ cvt.f32.f16 %f51, %rs213;}


	
	{ cvt.f32.f16 %f52, %rs214;}


	setp.geu.f32	%p113, %f51, %f52;
@%p113 bra BB27_149;

cvt.u64.u32	%rd770, %r32;
add.s64 %rd772, %rd129, %rd770;
ld.shared.u8 %rs215, [%rd772];
mov.u32 %r1079, 1;
setp.ne.s16	%p114, %rs215, 0;
@%p114 bra BB27_150;

BB27_149:
add.s32 %r1043, %r32, 8;
cvt.u64.u32	%rd773, %r1043;
add.s64 %rd775, %rd129, %rd773;
ld.shared.u8 %rs216, [%rd775];
setp.eq.s16	%p115, %rs216, 0;
selp.u32	%r1079, 1, 0, %p115;

BB27_150:
bfe.u32 %r602, %r13, 6, 1;
setp.ne.s32	%p116, %r1079, %r602;
@%p116 bra BB27_152;

add.s32 %r1048, %r32, 8;
cvt.u64.u32	%rd776, %r32;
ld.shared.u16 %rs217, [%rd289];
cvt.u64.u32	%rd780, %r1048;
ld.shared.u16 %rs218, [%rd287];
st.shared.u16 [%rd289], %rs218;
st.shared.u16 [%rd287], %rs217;
mul.wide.u32 %rd783, %r32, 8;
add.s64 %rd785, %rd128, %rd783;
ld.shared.u64 %rd786, [%rd785];
mul.wide.u32 %rd787, %r1048, 8;
add.s64 %rd788, %rd128, %rd787;
ld.shared.u64 %rd789, [%rd788];
st.shared.u64 [%rd785], %rd789;
st.shared.u64 [%rd788], %rd786;
add.s64 %rd791, %rd129, %rd776;
ld.shared.u8 %rs219, [%rd791];
add.s64 %rd792, %rd129, %rd780;
ld.shared.u8 %rs220, [%rd792];
st.shared.u8 [%rd791], %rs220;
st.shared.u8 [%rd792], %rs219;

BB27_152:
bar.sync 0;
ld.shared.u16 %rs221, [%rd213];
ld.shared.u16 %rs222, [%rd211];

	{ cvt.f32.f16 %f53, %rs221;}


	
	{ cvt.f32.f16 %f54, %rs222;}


	setp.geu.f32	%p117, %f53, %f54;
@%p117 bra BB27_154;

cvt.u64.u32	%rd798, %r24;
add.s64 %rd800, %rd129, %rd798;
ld.shared.u8 %rs223, [%rd800];
mov.u32 %r1080, 1;
setp.ne.s16	%p118, %rs223, 0;
@%p118 bra BB27_155;

BB27_154:
add.s32 %r1044, %r24, 4;
cvt.u64.u32	%rd801, %r1044;
add.s64 %rd803, %rd129, %rd801;
ld.shared.u8 %rs224, [%rd803];
setp.eq.s16	%p119, %rs224, 0;
selp.u32	%r1080, 1, 0, %p119;

BB27_155:
bfe.u32 %r624, %r13, 6, 1;
setp.ne.s32	%p120, %r1080, %r624;
@%p120 bra BB27_157;

add.s32 %r1047, %r24, 4;
cvt.u64.u32	%rd804, %r24;
ld.shared.u16 %rs225, [%rd213];
cvt.u64.u32	%rd808, %r1047;
ld.shared.u16 %rs226, [%rd211];
st.shared.u16 [%rd213], %rs226;
st.shared.u16 [%rd211], %rs225;
mul.wide.u32 %rd811, %r24, 8;
add.s64 %rd813, %rd128, %rd811;
ld.shared.u64 %rd814, [%rd813];
mul.wide.u32 %rd815, %r1047, 8;
add.s64 %rd816, %rd128, %rd815;
ld.shared.u64 %rd817, [%rd816];
st.shared.u64 [%rd813], %rd817;
st.shared.u64 [%rd816], %rd814;
add.s64 %rd819, %rd129, %rd804;
ld.shared.u8 %rs227, [%rd819];
add.s64 %rd820, %rd129, %rd808;
ld.shared.u8 %rs228, [%rd820];
st.shared.u8 [%rd819], %rs228;
st.shared.u8 [%rd820], %rs227;

BB27_157:
bar.sync 0;
ld.shared.u16 %rs229, [%rd165];
ld.shared.u16 %rs230, [%rd163];

	{ cvt.f32.f16 %f55, %rs229;}


	
	{ cvt.f32.f16 %f56, %rs230;}


	setp.geu.f32	%p121, %f55, %f56;
@%p121 bra BB27_159;

cvt.u64.u32	%rd826, %r18;
add.s64 %rd828, %rd129, %rd826;
ld.shared.u8 %rs231, [%rd828];
mov.u32 %r1081, 1;
setp.ne.s16	%p122, %rs231, 0;
@%p122 bra BB27_160;

BB27_159:
add.s32 %r1045, %r18, 2;
cvt.u64.u32	%rd829, %r1045;
add.s64 %rd831, %rd129, %rd829;
ld.shared.u8 %rs232, [%rd831];
setp.eq.s16	%p123, %rs232, 0;
selp.u32	%r1081, 1, 0, %p123;

BB27_160:
bfe.u32 %r646, %r13, 6, 1;
setp.ne.s32	%p124, %r1081, %r646;
@%p124 bra BB27_162;

add.s32 %r1046, %r18, 2;
cvt.u64.u32	%rd832, %r18;
ld.shared.u16 %rs233, [%rd165];
cvt.u64.u32	%rd836, %r1046;
ld.shared.u16 %rs234, [%rd163];
st.shared.u16 [%rd165], %rs234;
st.shared.u16 [%rd163], %rs233;
mul.wide.u32 %rd839, %r18, 8;
add.s64 %rd841, %rd128, %rd839;
ld.shared.u64 %rd842, [%rd841];
mul.wide.u32 %rd843, %r1046, 8;
add.s64 %rd844, %rd128, %rd843;
ld.shared.u64 %rd845, [%rd844];
st.shared.u64 [%rd841], %rd845;
st.shared.u64 [%rd844], %rd842;
add.s64 %rd847, %rd129, %rd832;
ld.shared.u8 %rs235, [%rd847];
add.s64 %rd848, %rd129, %rd836;
ld.shared.u8 %rs236, [%rd848];
st.shared.u8 [%rd847], %rs236;
st.shared.u8 [%rd848], %rs235;

BB27_162:
bar.sync 0;
ld.shared.u16 %rs237, [%rd143];
ld.shared.u16 %rs238, [%rd143+2];

	{ cvt.f32.f16 %f57, %rs237;}


	
	{ cvt.f32.f16 %f58, %rs238;}


	setp.geu.f32	%p125, %f57, %f58;
@%p125 bra BB27_164;

cvt.u64.u32	%rd852, %r131;
add.s64 %rd854, %rd129, %rd852;
ld.shared.u8 %rs239, [%rd854];
mov.u32 %r1082, 1;
setp.ne.s16	%p126, %rs239, 0;
@%p126 bra BB27_165;

BB27_164:
cvt.u64.u32	%rd855, %r131;
add.s64 %rd857, %rd129, %rd855;
ld.shared.u8 %rs240, [%rd857+1];
setp.eq.s16	%p127, %rs240, 0;
selp.u32	%r1082, 1, 0, %p127;

BB27_165:
bfe.u32 %r660, %r13, 6, 1;
setp.ne.s32	%p128, %r1082, %r660;
@%p128 bra BB27_167;

cvt.u64.u32	%rd858, %r131;
ld.shared.u16 %rs241, [%rd143];
ld.shared.u16 %rs242, [%rd143+2];
st.shared.u16 [%rd143], %rs242;
st.shared.u16 [%rd143+2], %rs241;
mul.wide.u32 %rd862, %r131, 8;
add.s64 %rd864, %rd128, %rd862;
ld.shared.u64 %rd865, [%rd864];
ld.shared.u64 %rd866, [%rd864+8];
st.shared.u64 [%rd864], %rd866;
st.shared.u64 [%rd864+8], %rd865;
add.s64 %rd868, %rd129, %rd858;
ld.shared.u8 %rs243, [%rd868];
ld.shared.u8 %rs244, [%rd868+1];
st.shared.u8 [%rd868], %rs244;
st.shared.u8 [%rd868+1], %rs243;

BB27_167:
bar.sync 0;
and.b32 %r663, %r13, 127;
sub.s32 %r84, %r131, %r663;
add.s32 %r665, %r84, 128;
mul.wide.u32 %rd869, %r665, 2;
add.s64 %rd871, %rd126, %rd869;
mul.wide.u32 %rd872, %r84, 2;
add.s64 %rd873, %rd126, %rd872;
ld.shared.u16 %rs245, [%rd873];
ld.shared.u16 %rs246, [%rd871];

	{ cvt.f32.f16 %f59, %rs245;}


	
	{ cvt.f32.f16 %f60, %rs246;}


	setp.geu.f32	%p129, %f59, %f60;
@%p129 bra BB27_169;

cvt.u64.u32	%rd874, %r84;
add.s64 %rd876, %rd129, %rd874;
ld.shared.u8 %rs247, [%rd876];
mov.u32 %r1083, 1;
setp.ne.s16	%p130, %rs247, 0;
@%p130 bra BB27_170;

BB27_169:
add.s32 %r1049, %r84, 128;
cvt.u64.u32	%rd877, %r1049;
add.s64 %rd879, %rd129, %rd877;
ld.shared.u8 %rs248, [%rd879];
setp.eq.s16	%p131, %rs248, 0;
selp.u32	%r1083, 1, 0, %p131;

BB27_170:
bfe.u32 %r677, %r13, 7, 1;
setp.ne.s32	%p132, %r1083, %r677;
@%p132 bra BB27_172;

add.s32 %r1050, %r84, 128;
mul.wide.u32 %rd880, %r84, 8;
add.s64 %rd882, %rd128, %rd880;
mul.wide.u32 %rd883, %r1050, 8;
add.s64 %rd884, %rd128, %rd883;
cvt.u64.u32	%rd885, %r84;
ld.shared.u16 %rs249, [%rd873];
cvt.u64.u32	%rd889, %r1050;
ld.shared.u16 %rs250, [%rd871];
st.shared.u16 [%rd873], %rs250;
st.shared.u16 [%rd871], %rs249;
ld.shared.u64 %rd892, [%rd882];
ld.shared.u64 %rd893, [%rd884];
st.shared.u64 [%rd882], %rd893;
st.shared.u64 [%rd884], %rd892;
add.s64 %rd895, %rd129, %rd885;
ld.shared.u8 %rs251, [%rd895];
add.s64 %rd896, %rd129, %rd889;
ld.shared.u8 %rs252, [%rd896];
st.shared.u8 [%rd895], %rs252;
st.shared.u8 [%rd896], %rs251;

BB27_172:
bar.sync 0;
ld.shared.u16 %rs253, [%rd685];
ld.shared.u16 %rs254, [%rd683];

	{ cvt.f32.f16 %f61, %rs253;}


	
	{ cvt.f32.f16 %f62, %rs254;}


	setp.geu.f32	%p133, %f61, %f62;
@%p133 bra BB27_174;

cvt.u64.u32	%rd902, %r68;
add.s64 %rd904, %rd129, %rd902;
ld.shared.u8 %rs255, [%rd904];
mov.u32 %r1084, 1;
setp.ne.s16	%p134, %rs255, 0;
@%p134 bra BB27_175;

BB27_174:
add.s32 %r1030, %r68, 64;
cvt.u64.u32	%rd905, %r1030;
add.s64 %rd907, %rd129, %rd905;
ld.shared.u8 %rs256, [%rd907];
setp.eq.s16	%p135, %rs256, 0;
selp.u32	%r1084, 1, 0, %p135;

BB27_175:
bfe.u32 %r700, %r13, 7, 1;
setp.ne.s32	%p136, %r1084, %r700;
@%p136 bra BB27_177;

add.s32 %r1041, %r68, 64;
cvt.u64.u32	%rd908, %r68;
ld.shared.u16 %rs257, [%rd685];
cvt.u64.u32	%rd912, %r1041;
ld.shared.u16 %rs258, [%rd683];
st.shared.u16 [%rd685], %rs258;
st.shared.u16 [%rd683], %rs257;
mul.wide.u32 %rd915, %r68, 8;
add.s64 %rd917, %rd128, %rd915;
ld.shared.u64 %rd918, [%rd917];
mul.wide.u32 %rd919, %r1041, 8;
add.s64 %rd920, %rd128, %rd919;
ld.shared.u64 %rd921, [%rd920];
st.shared.u64 [%rd917], %rd921;
st.shared.u64 [%rd920], %rd918;
add.s64 %rd923, %rd129, %rd908;
ld.shared.u8 %rs259, [%rd923];
add.s64 %rd924, %rd129, %rd912;
ld.shared.u8 %rs260, [%rd924];
st.shared.u8 [%rd923], %rs260;
st.shared.u8 [%rd924], %rs259;

BB27_177:
bar.sync 0;
ld.shared.u16 %rs261, [%rd525];
ld.shared.u16 %rs262, [%rd523];

	{ cvt.f32.f16 %f63, %rs261;}


	
	{ cvt.f32.f16 %f64, %rs262;}


	setp.geu.f32	%p137, %f63, %f64;
@%p137 bra BB27_179;

cvt.u64.u32	%rd930, %r54;
add.s64 %rd932, %rd129, %rd930;
ld.shared.u8 %rs263, [%rd932];
mov.u32 %r1085, 1;
setp.ne.s16	%p138, %rs263, 0;
@%p138 bra BB27_180;

BB27_179:
add.s32 %r1031, %r54, 32;
cvt.u64.u32	%rd933, %r1031;
add.s64 %rd935, %rd129, %rd933;
ld.shared.u8 %rs264, [%rd935];
setp.eq.s16	%p139, %rs264, 0;
selp.u32	%r1085, 1, 0, %p139;

BB27_180:
bfe.u32 %r722, %r13, 7, 1;
setp.ne.s32	%p140, %r1085, %r722;
@%p140 bra BB27_182;

add.s32 %r1040, %r54, 32;
cvt.u64.u32	%rd936, %r54;
ld.shared.u16 %rs265, [%rd525];
cvt.u64.u32	%rd940, %r1040;
ld.shared.u16 %rs266, [%rd523];
st.shared.u16 [%rd525], %rs266;
st.shared.u16 [%rd523], %rs265;
mul.wide.u32 %rd943, %r54, 8;
add.s64 %rd945, %rd128, %rd943;
ld.shared.u64 %rd946, [%rd945];
mul.wide.u32 %rd947, %r1040, 8;
add.s64 %rd948, %rd128, %rd947;
ld.shared.u64 %rd949, [%rd948];
st.shared.u64 [%rd945], %rd949;
st.shared.u64 [%rd948], %rd946;
add.s64 %rd951, %rd129, %rd936;
ld.shared.u8 %rs267, [%rd951];
add.s64 %rd952, %rd129, %rd940;
ld.shared.u8 %rs268, [%rd952];
st.shared.u8 [%rd951], %rs268;
st.shared.u8 [%rd952], %rs267;

BB27_182:
bar.sync 0;
ld.shared.u16 %rs269, [%rd393];
ld.shared.u16 %rs270, [%rd391];

	{ cvt.f32.f16 %f65, %rs269;}


	
	{ cvt.f32.f16 %f66, %rs270;}


	setp.geu.f32	%p141, %f65, %f66;
@%p141 bra BB27_184;

cvt.u64.u32	%rd958, %r42;
add.s64 %rd960, %rd129, %rd958;
ld.shared.u8 %rs271, [%rd960];
mov.u32 %r1086, 1;
setp.ne.s16	%p142, %rs271, 0;
@%p142 bra BB27_185;

BB27_184:
add.s32 %r1032, %r42, 16;
cvt.u64.u32	%rd961, %r1032;
add.s64 %rd963, %rd129, %rd961;
ld.shared.u8 %rs272, [%rd963];
setp.eq.s16	%p143, %rs272, 0;
selp.u32	%r1086, 1, 0, %p143;

BB27_185:
bfe.u32 %r744, %r13, 7, 1;
setp.ne.s32	%p144, %r1086, %r744;
@%p144 bra BB27_187;

add.s32 %r1039, %r42, 16;
cvt.u64.u32	%rd964, %r42;
ld.shared.u16 %rs273, [%rd393];
cvt.u64.u32	%rd968, %r1039;
ld.shared.u16 %rs274, [%rd391];
st.shared.u16 [%rd393], %rs274;
st.shared.u16 [%rd391], %rs273;
mul.wide.u32 %rd971, %r42, 8;
add.s64 %rd973, %rd128, %rd971;
ld.shared.u64 %rd974, [%rd973];
mul.wide.u32 %rd975, %r1039, 8;
add.s64 %rd976, %rd128, %rd975;
ld.shared.u64 %rd977, [%rd976];
st.shared.u64 [%rd973], %rd977;
st.shared.u64 [%rd976], %rd974;
add.s64 %rd979, %rd129, %rd964;
ld.shared.u8 %rs275, [%rd979];
add.s64 %rd980, %rd129, %rd968;
ld.shared.u8 %rs276, [%rd980];
st.shared.u8 [%rd979], %rs276;
st.shared.u8 [%rd980], %rs275;

BB27_187:
bar.sync 0;
ld.shared.u16 %rs277, [%rd289];
ld.shared.u16 %rs278, [%rd287];

	{ cvt.f32.f16 %f67, %rs277;}


	
	{ cvt.f32.f16 %f68, %rs278;}


	setp.geu.f32	%p145, %f67, %f68;
@%p145 bra BB27_189;

cvt.u64.u32	%rd986, %r32;
add.s64 %rd988, %rd129, %rd986;
ld.shared.u8 %rs279, [%rd988];
mov.u32 %r1087, 1;
setp.ne.s16	%p146, %rs279, 0;
@%p146 bra BB27_190;

BB27_189:
add.s32 %r1033, %r32, 8;
cvt.u64.u32	%rd989, %r1033;
add.s64 %rd991, %rd129, %rd989;
ld.shared.u8 %rs280, [%rd991];
setp.eq.s16	%p147, %rs280, 0;
selp.u32	%r1087, 1, 0, %p147;

BB27_190:
bfe.u32 %r766, %r13, 7, 1;
setp.ne.s32	%p148, %r1087, %r766;
@%p148 bra BB27_192;

add.s32 %r1038, %r32, 8;
cvt.u64.u32	%rd992, %r32;
ld.shared.u16 %rs281, [%rd289];
cvt.u64.u32	%rd996, %r1038;
ld.shared.u16 %rs282, [%rd287];
st.shared.u16 [%rd289], %rs282;
st.shared.u16 [%rd287], %rs281;
mul.wide.u32 %rd999, %r32, 8;
add.s64 %rd1001, %rd128, %rd999;
ld.shared.u64 %rd1002, [%rd1001];
mul.wide.u32 %rd1003, %r1038, 8;
add.s64 %rd1004, %rd128, %rd1003;
ld.shared.u64 %rd1005, [%rd1004];
st.shared.u64 [%rd1001], %rd1005;
st.shared.u64 [%rd1004], %rd1002;
add.s64 %rd1007, %rd129, %rd992;
ld.shared.u8 %rs283, [%rd1007];
add.s64 %rd1008, %rd129, %rd996;
ld.shared.u8 %rs284, [%rd1008];
st.shared.u8 [%rd1007], %rs284;
st.shared.u8 [%rd1008], %rs283;

BB27_192:
bar.sync 0;
ld.shared.u16 %rs285, [%rd213];
ld.shared.u16 %rs286, [%rd211];

	{ cvt.f32.f16 %f69, %rs285;}


	
	{ cvt.f32.f16 %f70, %rs286;}


	setp.geu.f32	%p149, %f69, %f70;
@%p149 bra BB27_194;

cvt.u64.u32	%rd1014, %r24;
add.s64 %rd1016, %rd129, %rd1014;
ld.shared.u8 %rs287, [%rd1016];
mov.u32 %r1088, 1;
setp.ne.s16	%p150, %rs287, 0;
@%p150 bra BB27_195;

BB27_194:
add.s32 %r1034, %r24, 4;
cvt.u64.u32	%rd1017, %r1034;
add.s64 %rd1019, %rd129, %rd1017;
ld.shared.u8 %rs288, [%rd1019];
setp.eq.s16	%p151, %rs288, 0;
selp.u32	%r1088, 1, 0, %p151;

BB27_195:
bfe.u32 %r788, %r13, 7, 1;
setp.ne.s32	%p152, %r1088, %r788;
@%p152 bra BB27_197;

add.s32 %r1037, %r24, 4;
cvt.u64.u32	%rd1020, %r24;
ld.shared.u16 %rs289, [%rd213];
cvt.u64.u32	%rd1024, %r1037;
ld.shared.u16 %rs290, [%rd211];
st.shared.u16 [%rd213], %rs290;
st.shared.u16 [%rd211], %rs289;
mul.wide.u32 %rd1027, %r24, 8;
add.s64 %rd1029, %rd128, %rd1027;
ld.shared.u64 %rd1030, [%rd1029];
mul.wide.u32 %rd1031, %r1037, 8;
add.s64 %rd1032, %rd128, %rd1031;
ld.shared.u64 %rd1033, [%rd1032];
st.shared.u64 [%rd1029], %rd1033;
st.shared.u64 [%rd1032], %rd1030;
add.s64 %rd1035, %rd129, %rd1020;
ld.shared.u8 %rs291, [%rd1035];
add.s64 %rd1036, %rd129, %rd1024;
ld.shared.u8 %rs292, [%rd1036];
st.shared.u8 [%rd1035], %rs292;
st.shared.u8 [%rd1036], %rs291;

BB27_197:
bar.sync 0;
ld.shared.u16 %rs293, [%rd165];
ld.shared.u16 %rs294, [%rd163];

	{ cvt.f32.f16 %f71, %rs293;}


	
	{ cvt.f32.f16 %f72, %rs294;}


	setp.geu.f32	%p153, %f71, %f72;
@%p153 bra BB27_199;

cvt.u64.u32	%rd1042, %r18;
add.s64 %rd1044, %rd129, %rd1042;
ld.shared.u8 %rs295, [%rd1044];
mov.u32 %r1089, 1;
setp.ne.s16	%p154, %rs295, 0;
@%p154 bra BB27_200;

BB27_199:
add.s32 %r1035, %r18, 2;
cvt.u64.u32	%rd1045, %r1035;
add.s64 %rd1047, %rd129, %rd1045;
ld.shared.u8 %rs296, [%rd1047];
setp.eq.s16	%p155, %rs296, 0;
selp.u32	%r1089, 1, 0, %p155;

BB27_200:
bfe.u32 %r810, %r13, 7, 1;
setp.ne.s32	%p156, %r1089, %r810;
@%p156 bra BB27_202;

add.s32 %r1036, %r18, 2;
cvt.u64.u32	%rd1048, %r18;
ld.shared.u16 %rs297, [%rd165];
cvt.u64.u32	%rd1052, %r1036;
ld.shared.u16 %rs298, [%rd163];
st.shared.u16 [%rd165], %rs298;
st.shared.u16 [%rd163], %rs297;
mul.wide.u32 %rd1055, %r18, 8;
add.s64 %rd1057, %rd128, %rd1055;
ld.shared.u64 %rd1058, [%rd1057];
mul.wide.u32 %rd1059, %r1036, 8;
add.s64 %rd1060, %rd128, %rd1059;
ld.shared.u64 %rd1061, [%rd1060];
st.shared.u64 [%rd1057], %rd1061;
st.shared.u64 [%rd1060], %rd1058;
add.s64 %rd1063, %rd129, %rd1048;
ld.shared.u8 %rs299, [%rd1063];
add.s64 %rd1064, %rd129, %rd1052;
ld.shared.u8 %rs300, [%rd1064];
st.shared.u8 [%rd1063], %rs300;
st.shared.u8 [%rd1064], %rs299;

BB27_202:
bar.sync 0;
ld.shared.u16 %rs301, [%rd143];
ld.shared.u16 %rs302, [%rd143+2];

	{ cvt.f32.f16 %f73, %rs301;}


	
	{ cvt.f32.f16 %f74, %rs302;}


	setp.geu.f32	%p157, %f73, %f74;
@%p157 bra BB27_204;

cvt.u64.u32	%rd1068, %r131;
add.s64 %rd1070, %rd129, %rd1068;
ld.shared.u8 %rs303, [%rd1070];
mov.u32 %r1090, 1;
setp.ne.s16	%p158, %rs303, 0;
@%p158 bra BB27_205;

BB27_204:
cvt.u64.u32	%rd1071, %r131;
add.s64 %rd1073, %rd129, %rd1071;
ld.shared.u8 %rs304, [%rd1073+1];
setp.eq.s16	%p159, %rs304, 0;
selp.u32	%r1090, 1, 0, %p159;

BB27_205:
bfe.u32 %r824, %r13, 7, 1;
setp.ne.s32	%p160, %r1090, %r824;
@%p160 bra BB27_207;

cvt.u64.u32	%rd1074, %r131;
ld.shared.u16 %rs305, [%rd143];
ld.shared.u16 %rs306, [%rd143+2];
st.shared.u16 [%rd143], %rs306;
st.shared.u16 [%rd143+2], %rs305;
mul.wide.u32 %rd1078, %r131, 8;
add.s64 %rd1080, %rd128, %rd1078;
ld.shared.u64 %rd1081, [%rd1080];
ld.shared.u64 %rd1082, [%rd1080+8];
st.shared.u64 [%rd1080], %rd1082;
st.shared.u64 [%rd1080+8], %rd1081;
add.s64 %rd1084, %rd129, %rd1074;
ld.shared.u8 %rs307, [%rd1084];
ld.shared.u8 %rs308, [%rd1084+1];
st.shared.u8 [%rd1084], %rs308;
st.shared.u8 [%rd1084+1], %rs307;

BB27_207:
mov.u32 %r1091, 256;

BB27_208:
bar.sync 0;
add.s32 %r829, %r1091, -1;
and.b32 %r830, %r829, %r13;
sub.s32 %r832, %r131, %r830;
add.s32 %r833, %r832, %r1091;
cvt.u64.u32	%rd52, %r833;
mul.wide.u32 %rd1085, %r833, 2;
add.s64 %rd56, %rd126, %rd1085;
add.s64 %rd53, %rd129, %rd52;
cvt.u64.u32	%rd54, %r832;
mul.wide.u32 %rd1088, %r832, 2;
add.s64 %rd55, %rd126, %rd1088;
ld.shared.u16 %rs309, [%rd55];
ld.shared.u16 %rs310, [%rd56];

	{ cvt.f32.f16 %f75, %rs309;}


	
	{ cvt.f32.f16 %f76, %rs310;}


	add.s64 %rd57, %rd129, %rd54;
setp.geu.f32	%p161, %f75, %f76;
@%p161 bra BB27_210;

ld.shared.u8 %rs311, [%rd57];
mov.u32 %r1092, 1;
setp.ne.s16	%p162, %rs311, 0;
@%p162 bra BB27_211;

BB27_210:
ld.shared.u8 %rs312, [%rd53];
setp.eq.s16	%p163, %rs312, 0;
selp.u32	%r1092, 1, 0, %p163;

BB27_211:
bfe.u32 %r836, %r13, 8, 1;
setp.ne.s32	%p164, %r1092, %r836;
@%p164 bra BB27_213;

shl.b64 %rd1089, %rd52, 3;
add.s64 %rd1091, %rd128, %rd1089;
ld.shared.u16 %rs313, [%rd55];
ld.shared.u16 %rs314, [%rd56];
st.shared.u16 [%rd55], %rs314;
st.shared.u16 [%rd56], %rs313;
shl.b64 %rd1092, %rd54, 3;
add.s64 %rd1093, %rd128, %rd1092;
ld.shared.u64 %rd1094, [%rd1093];
ld.shared.u64 %rd1095, [%rd1091];
st.shared.u64 [%rd1093], %rd1095;
st.shared.u64 [%rd1091], %rd1094;
ld.shared.u8 %rs315, [%rd57];
ld.shared.u8 %rs316, [%rd53];
st.shared.u8 [%rd57], %rs316;
st.shared.u8 [%rd53], %rs315;

BB27_213:
shr.u32 %r104, %r1091, 1;
bar.sync 0;
add.s32 %r837, %r104, -1;
and.b32 %r839, %r837, %r13;
sub.s32 %r841, %r131, %r839;
add.s32 %r842, %r841, %r104;
cvt.u64.u32	%rd58, %r842;
mul.wide.u32 %rd1096, %r842, 2;
add.s64 %rd62, %rd126, %rd1096;
add.s64 %rd59, %rd129, %rd58;
cvt.u64.u32	%rd60, %r841;
mul.wide.u32 %rd1099, %r841, 2;
add.s64 %rd61, %rd126, %rd1099;
ld.shared.u16 %rs317, [%rd61];
ld.shared.u16 %rs318, [%rd62];

	{ cvt.f32.f16 %f77, %rs317;}


	
	{ cvt.f32.f16 %f78, %rs318;}


	add.s64 %rd63, %rd129, %rd60;
setp.geu.f32	%p165, %f77, %f78;
@%p165 bra BB27_215;

ld.shared.u8 %rs319, [%rd63];
mov.u32 %r1093, 1;
setp.ne.s16	%p166, %rs319, 0;
@%p166 bra BB27_216;

BB27_215:
ld.shared.u8 %rs320, [%rd59];
setp.eq.s16	%p167, %rs320, 0;
selp.u32	%r1093, 1, 0, %p167;

BB27_216:
bfe.u32 %r845, %r13, 8, 1;
setp.ne.s32	%p168, %r1093, %r845;
@%p168 bra BB27_218;

shl.b64 %rd1100, %rd58, 3;
add.s64 %rd1102, %rd128, %rd1100;
ld.shared.u16 %rs321, [%rd61];
ld.shared.u16 %rs322, [%rd62];
st.shared.u16 [%rd61], %rs322;
st.shared.u16 [%rd62], %rs321;
shl.b64 %rd1103, %rd60, 3;
add.s64 %rd1104, %rd128, %rd1103;
ld.shared.u64 %rd1105, [%rd1104];
ld.shared.u64 %rd1106, [%rd1102];
st.shared.u64 [%rd1104], %rd1106;
st.shared.u64 [%rd1102], %rd1105;
ld.shared.u8 %rs323, [%rd63];
ld.shared.u8 %rs324, [%rd59];
st.shared.u8 [%rd63], %rs324;
st.shared.u8 [%rd59], %rs323;

BB27_218:
shr.u32 %r107, %r1091, 2;
bar.sync 0;
add.s32 %r846, %r107, -1;
and.b32 %r848, %r846, %r13;
sub.s32 %r850, %r131, %r848;
add.s32 %r851, %r850, %r107;
cvt.u64.u32	%rd64, %r851;
mul.wide.u32 %rd1107, %r851, 2;
add.s64 %rd68, %rd126, %rd1107;
add.s64 %rd65, %rd129, %rd64;
cvt.u64.u32	%rd66, %r850;
mul.wide.u32 %rd1110, %r850, 2;
add.s64 %rd67, %rd126, %rd1110;
ld.shared.u16 %rs325, [%rd67];
ld.shared.u16 %rs326, [%rd68];

	{ cvt.f32.f16 %f79, %rs325;}


	
	{ cvt.f32.f16 %f80, %rs326;}


	add.s64 %rd69, %rd129, %rd66;
setp.geu.f32	%p169, %f79, %f80;
@%p169 bra BB27_220;

ld.shared.u8 %rs327, [%rd69];
mov.u32 %r1094, 1;
setp.ne.s16	%p170, %rs327, 0;
@%p170 bra BB27_221;

BB27_220:
ld.shared.u8 %rs328, [%rd65];
setp.eq.s16	%p171, %rs328, 0;
selp.u32	%r1094, 1, 0, %p171;

BB27_221:
bfe.u32 %r854, %r13, 8, 1;
setp.ne.s32	%p172, %r1094, %r854;
@%p172 bra BB27_223;

shl.b64 %rd1111, %rd64, 3;
add.s64 %rd1113, %rd128, %rd1111;
ld.shared.u16 %rs329, [%rd67];
ld.shared.u16 %rs330, [%rd68];
st.shared.u16 [%rd67], %rs330;
st.shared.u16 [%rd68], %rs329;
shl.b64 %rd1114, %rd66, 3;
add.s64 %rd1115, %rd128, %rd1114;
ld.shared.u64 %rd1116, [%rd1115];
ld.shared.u64 %rd1117, [%rd1113];
st.shared.u64 [%rd1115], %rd1117;
st.shared.u64 [%rd1113], %rd1116;
ld.shared.u8 %rs331, [%rd69];
ld.shared.u8 %rs332, [%rd65];
st.shared.u8 [%rd69], %rs332;
st.shared.u8 [%rd65], %rs331;

BB27_223:
shr.u32 %r1091, %r1091, 3;
setp.ne.s32	%p173, %r1091, 0;
@%p173 bra BB27_208;

bar.sync 0;
and.b32 %r855, %r13, 511;
sub.s32 %r856, %r131, %r855;
add.s32 %r857, %r856, 512;
cvt.u64.u32	%rd70, %r857;
mul.wide.u32 %rd1118, %r857, 2;
add.s64 %rd73, %rd126, %rd1118;
cvt.u64.u32	%rd71, %r856;
mul.wide.u32 %rd1120, %r856, 2;
add.s64 %rd72, %rd126, %rd1120;
ld.shared.u16 %rs333, [%rd72];
ld.shared.u16 %rs334, [%rd73];

	{ cvt.f32.f16 %f81, %rs333;}


	
	{ cvt.f32.f16 %f82, %rs334;}


	add.s64 %rd74, %rd129, %rd71;
setp.geu.f32	%p174, %f81, %f82;
@%p174 bra BB27_226;

ld.shared.u8 %rs335, [%rd74];
setp.ne.s16	%p175, %rs335, 0;
@%p175 bra BB27_228;

BB27_226:
add.s64 %rd75, %rd129, %rd70;
ld.shared.u8 %rs7, [%rd75];
setp.eq.s16	%p176, %rs7, 0;
@%p176 bra BB27_228;

shl.b64 %rd1123, %rd70, 3;
add.s64 %rd1125, %rd128, %rd1123;
ld.shared.u16 %rs336, [%rd72];
ld.shared.u16 %rs337, [%rd73];
st.shared.u16 [%rd72], %rs337;
st.shared.u16 [%rd73], %rs336;
shl.b64 %rd1126, %rd71, 3;
add.s64 %rd1127, %rd128, %rd1126;
ld.shared.u64 %rd1128, [%rd1127];
ld.shared.u64 %rd1129, [%rd1125];
st.shared.u64 [%rd1127], %rd1129;
st.shared.u64 [%rd1125], %rd1128;
ld.shared.u8 %rs338, [%rd74];
st.shared.u8 [%rd74], %rs7;
st.shared.u8 [%rd75], %rs338;

BB27_228:
bar.sync 0;
mov.u32 %r1042, %tid.x;
mov.u64 %rd1402, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r859, %r1042, 255;
sub.s32 %r861, %r131, %r859;
add.s32 %r862, %r861, 256;
cvt.u64.u32	%rd76, %r862;
mul.wide.u32 %rd1130, %r862, 2;
add.s64 %rd79, %rd1402, %rd1130;
cvt.u64.u32	%rd77, %r861;
mul.wide.u32 %rd1132, %r861, 2;
add.s64 %rd78, %rd1402, %rd1132;
ld.shared.u16 %rs339, [%rd78];
ld.shared.u16 %rs340, [%rd79];

	{ cvt.f32.f16 %f83, %rs339;}


	
	{ cvt.f32.f16 %f84, %rs340;}


	add.s64 %rd80, %rd129, %rd77;
setp.geu.f32	%p177, %f83, %f84;
@%p177 bra BB27_230;

ld.shared.u8 %rs341, [%rd80];
setp.ne.s16	%p178, %rs341, 0;
@%p178 bra BB27_232;

BB27_230:
add.s64 %rd81, %rd129, %rd76;
ld.shared.u8 %rs8, [%rd81];
setp.eq.s16	%p179, %rs8, 0;
@%p179 bra BB27_232;

shl.b64 %rd1135, %rd76, 3;
add.s64 %rd1137, %rd128, %rd1135;
ld.shared.u16 %rs342, [%rd78];
ld.shared.u16 %rs343, [%rd79];
st.shared.u16 [%rd78], %rs343;
st.shared.u16 [%rd79], %rs342;
shl.b64 %rd1138, %rd77, 3;
add.s64 %rd1139, %rd128, %rd1138;
ld.shared.u64 %rd1140, [%rd1139];
ld.shared.u64 %rd1141, [%rd1137];
st.shared.u64 [%rd1139], %rd1141;
st.shared.u64 [%rd1137], %rd1140;
ld.shared.u8 %rs344, [%rd80];
st.shared.u8 [%rd80], %rs8;
st.shared.u8 [%rd81], %rs344;

BB27_232:
bar.sync 0;
ld.shared.u16 %rs345, [%rd873];
ld.shared.u16 %rs346, [%rd871];

	{ cvt.f32.f16 %f85, %rs345;}


	
	{ cvt.f32.f16 %f86, %rs346;}


	setp.geu.f32	%p180, %f85, %f86;
@%p180 bra BB27_234;

cvt.u64.u32	%rd1147, %r84;
add.s64 %rd1149, %rd129, %rd1147;
ld.shared.u8 %rs347, [%rd1149];
setp.ne.s16	%p181, %rs347, 0;
@%p181 bra BB27_236;

BB27_234:
add.s32 %r1013, %r84, 128;
cvt.u64.u32	%rd1150, %r1013;
add.s64 %rd1152, %rd129, %rd1150;
ld.shared.u8 %rs9, [%rd1152];
setp.eq.s16	%p182, %rs9, 0;
@%p182 bra BB27_236;

add.s32 %r1014, %r84, 128;
cvt.u64.u32	%rd1153, %r84;
ld.shared.u16 %rs348, [%rd873];
ld.shared.u16 %rs349, [%rd871];
st.shared.u16 [%rd873], %rs349;
st.shared.u16 [%rd871], %rs348;
mul.wide.u32 %rd1160, %r84, 8;
add.s64 %rd1162, %rd128, %rd1160;
ld.shared.u64 %rd1163, [%rd1162];
mul.wide.u32 %rd1164, %r1014, 8;
add.s64 %rd1165, %rd128, %rd1164;
ld.shared.u64 %rd1166, [%rd1165];
st.shared.u64 [%rd1162], %rd1166;
st.shared.u64 [%rd1165], %rd1163;
add.s64 %rd1168, %rd129, %rd1153;
ld.shared.u8 %rs350, [%rd1168];
st.shared.u8 [%rd1168], %rs9;
st.shared.u8 [%rd1152], %rs350;

BB27_236:
bar.sync 0;
ld.shared.u16 %rs351, [%rd685];
ld.shared.u16 %rs352, [%rd683];

	{ cvt.f32.f16 %f87, %rs351;}


	
	{ cvt.f32.f16 %f88, %rs352;}


	setp.geu.f32	%p183, %f87, %f88;
@%p183 bra BB27_238;

cvt.u64.u32	%rd1175, %r68;
add.s64 %rd1177, %rd129, %rd1175;
ld.shared.u8 %rs353, [%rd1177];
setp.ne.s16	%p184, %rs353, 0;
@%p184 bra BB27_240;

BB27_238:
add.s32 %r1015, %r68, 64;
cvt.u64.u32	%rd1178, %r1015;
add.s64 %rd1180, %rd129, %rd1178;
ld.shared.u8 %rs10, [%rd1180];
setp.eq.s16	%p185, %rs10, 0;
@%p185 bra BB27_240;

add.s32 %r1016, %r68, 64;
cvt.u64.u32	%rd1181, %r68;
ld.shared.u16 %rs354, [%rd685];
ld.shared.u16 %rs355, [%rd683];
st.shared.u16 [%rd685], %rs355;
st.shared.u16 [%rd683], %rs354;
mul.wide.u32 %rd1188, %r68, 8;
add.s64 %rd1190, %rd128, %rd1188;
ld.shared.u64 %rd1191, [%rd1190];
mul.wide.u32 %rd1192, %r1016, 8;
add.s64 %rd1193, %rd128, %rd1192;
ld.shared.u64 %rd1194, [%rd1193];
st.shared.u64 [%rd1190], %rd1194;
st.shared.u64 [%rd1193], %rd1191;
add.s64 %rd1196, %rd129, %rd1181;
ld.shared.u8 %rs356, [%rd1196];
st.shared.u8 [%rd1196], %rs10;
st.shared.u8 [%rd1180], %rs356;

BB27_240:
bar.sync 0;
ld.shared.u16 %rs357, [%rd525];
ld.shared.u16 %rs358, [%rd523];

	{ cvt.f32.f16 %f89, %rs357;}


	
	{ cvt.f32.f16 %f90, %rs358;}


	setp.geu.f32	%p186, %f89, %f90;
@%p186 bra BB27_242;

cvt.u64.u32	%rd1203, %r54;
add.s64 %rd1205, %rd129, %rd1203;
ld.shared.u8 %rs359, [%rd1205];
setp.ne.s16	%p187, %rs359, 0;
@%p187 bra BB27_244;

BB27_242:
add.s32 %r1017, %r54, 32;
cvt.u64.u32	%rd1206, %r1017;
add.s64 %rd1208, %rd129, %rd1206;
ld.shared.u8 %rs11, [%rd1208];
setp.eq.s16	%p188, %rs11, 0;
@%p188 bra BB27_244;

add.s32 %r1018, %r54, 32;
cvt.u64.u32	%rd1209, %r54;
ld.shared.u16 %rs360, [%rd525];
ld.shared.u16 %rs361, [%rd523];
st.shared.u16 [%rd525], %rs361;
st.shared.u16 [%rd523], %rs360;
mul.wide.u32 %rd1216, %r54, 8;
add.s64 %rd1218, %rd128, %rd1216;
ld.shared.u64 %rd1219, [%rd1218];
mul.wide.u32 %rd1220, %r1018, 8;
add.s64 %rd1221, %rd128, %rd1220;
ld.shared.u64 %rd1222, [%rd1221];
st.shared.u64 [%rd1218], %rd1222;
st.shared.u64 [%rd1221], %rd1219;
add.s64 %rd1224, %rd129, %rd1209;
ld.shared.u8 %rs362, [%rd1224];
st.shared.u8 [%rd1224], %rs11;
st.shared.u8 [%rd1208], %rs362;

BB27_244:
bar.sync 0;
ld.shared.u16 %rs363, [%rd393];
ld.shared.u16 %rs364, [%rd391];

	{ cvt.f32.f16 %f91, %rs363;}


	
	{ cvt.f32.f16 %f92, %rs364;}


	setp.geu.f32	%p189, %f91, %f92;
@%p189 bra BB27_246;

cvt.u64.u32	%rd1231, %r42;
add.s64 %rd1233, %rd129, %rd1231;
ld.shared.u8 %rs365, [%rd1233];
setp.ne.s16	%p190, %rs365, 0;
@%p190 bra BB27_248;

BB27_246:
add.s32 %r1019, %r42, 16;
cvt.u64.u32	%rd1234, %r1019;
add.s64 %rd1236, %rd129, %rd1234;
ld.shared.u8 %rs12, [%rd1236];
setp.eq.s16	%p191, %rs12, 0;
@%p191 bra BB27_248;

add.s32 %r1020, %r42, 16;
cvt.u64.u32	%rd1237, %r42;
ld.shared.u16 %rs366, [%rd393];
ld.shared.u16 %rs367, [%rd391];
st.shared.u16 [%rd393], %rs367;
st.shared.u16 [%rd391], %rs366;
mul.wide.u32 %rd1244, %r42, 8;
add.s64 %rd1246, %rd128, %rd1244;
ld.shared.u64 %rd1247, [%rd1246];
mul.wide.u32 %rd1248, %r1020, 8;
add.s64 %rd1249, %rd128, %rd1248;
ld.shared.u64 %rd1250, [%rd1249];
st.shared.u64 [%rd1246], %rd1250;
st.shared.u64 [%rd1249], %rd1247;
add.s64 %rd1252, %rd129, %rd1237;
ld.shared.u8 %rs368, [%rd1252];
st.shared.u8 [%rd1252], %rs12;
st.shared.u8 [%rd1236], %rs368;

BB27_248:
bar.sync 0;
ld.shared.u16 %rs369, [%rd289];
ld.shared.u16 %rs370, [%rd287];

	{ cvt.f32.f16 %f93, %rs369;}


	
	{ cvt.f32.f16 %f94, %rs370;}


	setp.geu.f32	%p192, %f93, %f94;
@%p192 bra BB27_250;

cvt.u64.u32	%rd1259, %r32;
add.s64 %rd1261, %rd129, %rd1259;
ld.shared.u8 %rs371, [%rd1261];
setp.ne.s16	%p193, %rs371, 0;
@%p193 bra BB27_252;

BB27_250:
add.s32 %r1021, %r32, 8;
cvt.u64.u32	%rd1262, %r1021;
add.s64 %rd1264, %rd129, %rd1262;
ld.shared.u8 %rs13, [%rd1264];
setp.eq.s16	%p194, %rs13, 0;
@%p194 bra BB27_252;

add.s32 %r1022, %r32, 8;
cvt.u64.u32	%rd1265, %r32;
ld.shared.u16 %rs372, [%rd289];
ld.shared.u16 %rs373, [%rd287];
st.shared.u16 [%rd289], %rs373;
st.shared.u16 [%rd287], %rs372;
mul.wide.u32 %rd1272, %r32, 8;
add.s64 %rd1274, %rd128, %rd1272;
ld.shared.u64 %rd1275, [%rd1274];
mul.wide.u32 %rd1276, %r1022, 8;
add.s64 %rd1277, %rd128, %rd1276;
ld.shared.u64 %rd1278, [%rd1277];
st.shared.u64 [%rd1274], %rd1278;
st.shared.u64 [%rd1277], %rd1275;
add.s64 %rd1280, %rd129, %rd1265;
ld.shared.u8 %rs374, [%rd1280];
st.shared.u8 [%rd1280], %rs13;
st.shared.u8 [%rd1264], %rs374;

BB27_252:
bar.sync 0;
ld.shared.u16 %rs375, [%rd213];
ld.shared.u16 %rs376, [%rd211];

	{ cvt.f32.f16 %f95, %rs375;}


	
	{ cvt.f32.f16 %f96, %rs376;}


	setp.geu.f32	%p195, %f95, %f96;
@%p195 bra BB27_254;

cvt.u64.u32	%rd1287, %r24;
add.s64 %rd1289, %rd129, %rd1287;
ld.shared.u8 %rs377, [%rd1289];
setp.ne.s16	%p196, %rs377, 0;
@%p196 bra BB27_256;

BB27_254:
add.s32 %r1023, %r24, 4;
cvt.u64.u32	%rd1290, %r1023;
add.s64 %rd1292, %rd129, %rd1290;
ld.shared.u8 %rs14, [%rd1292];
setp.eq.s16	%p197, %rs14, 0;
@%p197 bra BB27_256;

add.s32 %r1024, %r24, 4;
cvt.u64.u32	%rd1293, %r24;
ld.shared.u16 %rs378, [%rd213];
ld.shared.u16 %rs379, [%rd211];
st.shared.u16 [%rd213], %rs379;
st.shared.u16 [%rd211], %rs378;
mul.wide.u32 %rd1300, %r24, 8;
add.s64 %rd1302, %rd128, %rd1300;
ld.shared.u64 %rd1303, [%rd1302];
mul.wide.u32 %rd1304, %r1024, 8;
add.s64 %rd1305, %rd128, %rd1304;
ld.shared.u64 %rd1306, [%rd1305];
st.shared.u64 [%rd1302], %rd1306;
st.shared.u64 [%rd1305], %rd1303;
add.s64 %rd1308, %rd129, %rd1293;
ld.shared.u8 %rs380, [%rd1308];
st.shared.u8 [%rd1308], %rs14;
st.shared.u8 [%rd1292], %rs380;

BB27_256:
bar.sync 0;
ld.shared.u16 %rs381, [%rd165];
ld.shared.u16 %rs382, [%rd163];

	{ cvt.f32.f16 %f97, %rs381;}


	
	{ cvt.f32.f16 %f98, %rs382;}


	setp.geu.f32	%p198, %f97, %f98;
@%p198 bra BB27_258;

cvt.u64.u32	%rd1315, %r18;
add.s64 %rd1317, %rd129, %rd1315;
ld.shared.u8 %rs383, [%rd1317];
setp.ne.s16	%p199, %rs383, 0;
@%p199 bra BB27_260;

BB27_258:
add.s32 %r1025, %r18, 2;
cvt.u64.u32	%rd1318, %r1025;
add.s64 %rd1320, %rd129, %rd1318;
ld.shared.u8 %rs15, [%rd1320];
setp.eq.s16	%p200, %rs15, 0;
@%p200 bra BB27_260;

add.s32 %r1026, %r18, 2;
cvt.u64.u32	%rd1321, %r18;
ld.shared.u16 %rs384, [%rd165];
ld.shared.u16 %rs385, [%rd163];
st.shared.u16 [%rd165], %rs385;
st.shared.u16 [%rd163], %rs384;
mul.wide.u32 %rd1328, %r18, 8;
add.s64 %rd1330, %rd128, %rd1328;
ld.shared.u64 %rd1331, [%rd1330];
mul.wide.u32 %rd1332, %r1026, 8;
add.s64 %rd1333, %rd128, %rd1332;
ld.shared.u64 %rd1334, [%rd1333];
st.shared.u64 [%rd1330], %rd1334;
st.shared.u64 [%rd1333], %rd1331;
add.s64 %rd1336, %rd129, %rd1321;
ld.shared.u8 %rs386, [%rd1336];
st.shared.u8 [%rd1336], %rs15;
st.shared.u8 [%rd1320], %rs386;

BB27_260:
bar.sync 0;
ld.shared.u16 %rs387, [%rd143];
ld.shared.u16 %rs388, [%rd143+2];

	{ cvt.f32.f16 %f99, %rs387;}


	
	{ cvt.f32.f16 %f100, %rs388;}


	setp.geu.f32	%p201, %f99, %f100;
@%p201 bra BB27_262;

cvt.u64.u32	%rd1341, %r131;
add.s64 %rd1343, %rd129, %rd1341;
ld.shared.u8 %rs389, [%rd1343];
setp.ne.s16	%p202, %rs389, 0;
@%p202 bra BB27_264;

BB27_262:
cvt.u64.u32	%rd1344, %r131;
add.s64 %rd1346, %rd129, %rd1344;
ld.shared.u8 %rs16, [%rd1346+1];
setp.eq.s16	%p203, %rs16, 0;
@%p203 bra BB27_264;

ld.shared.u16 %rs390, [%rd143];
ld.shared.u16 %rs391, [%rd143+2];
st.shared.u16 [%rd143], %rs391;
st.shared.u16 [%rd143+2], %rs390;
mul.wide.u32 %rd1351, %r131, 8;
add.s64 %rd1353, %rd128, %rd1351;
ld.shared.u64 %rd1354, [%rd1353];
ld.shared.u64 %rd1355, [%rd1353+8];
st.shared.u64 [%rd1353], %rd1355;
st.shared.u64 [%rd1353+8], %rd1354;
ld.shared.u8 %rs392, [%rd1346];
st.shared.u8 [%rd1346], %rs16;
st.shared.u8 [%rd1346+1], %rs392;

BB27_264:
mov.u32 %r1027, %tid.x;
ld.param.u64 %rd1397, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
cvt.s64.s32	%rd1396, %r1027;
setp.lt.u64	%p205, %rd1396, %rd1397;
bar.sync 0;
@!%p205 bra BB27_266;
bra.uni BB27_265;

BB27_265:
mov.u64 %rd1404, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1012, %tid.x;
cvt.s64.s32	%rd1401, %r1012;
mul.lo.s64 %rd1360, %rd1401, %rd84;
add.s64 %rd1361, %rd1360, %rd25;
ld.local.u64 %rd1362, [%rd2];
shl.b64 %rd1363, %rd1361, 1;
add.s64 %rd1364, %rd1362, %rd1363;
mul.wide.s32 %rd1365, %r1012, 2;
add.s64 %rd1367, %rd1404, %rd1365;
ld.shared.u16 %rs393, [%rd1367];
st.u16 [%rd1364], %rs393;
mul.wide.s32 %rd1368, %r1012, 8;
add.s64 %rd1370, %rd128, %rd1368;
ld.shared.u64 %rd1371, [%rd1370];
mul.lo.s64 %rd1372, %rd1401, %rd85;
add.s64 %rd1373, %rd1372, %rd42;
ld.local.u64 %rd1374, [%rd3];
shl.b64 %rd1375, %rd1373, 3;
add.s64 %rd1376, %rd1374, %rd1375;
st.u64 [%rd1376], %rd1371;

BB27_266:
mov.u32 %r1028, %tid.x;
add.s32 %r1010, %r1028, 512;
ld.param.u64 %rd1399, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
cvt.s64.s32	%rd1398, %r1010;
setp.ge.u64	%p206, %rd1398, %rd1399;
@%p206 bra BB27_268;

mov.u32 %r1029, %tid.x;
mov.u64 %rd1403, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi1024EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s32 %r1011, %r1029, 512;
cvt.s64.s32	%rd1400, %r1011;
mul.lo.s64 %rd1379, %rd1400, %rd84;
add.s64 %rd1380, %rd1379, %rd25;
ld.local.u64 %rd1381, [%rd2];
shl.b64 %rd1382, %rd1380, 1;
add.s64 %rd1383, %rd1381, %rd1382;
mul.wide.s32 %rd1384, %r1029, 2;
add.s64 %rd1386, %rd1403, %rd1384;
ld.shared.u16 %rs394, [%rd1386+1024];
st.u16 [%rd1383], %rs394;
mul.wide.s32 %rd1387, %r1029, 8;
add.s64 %rd1389, %rd128, %rd1387;
ld.shared.u64 %rd1390, [%rd1389+4096];
mul.lo.s64 %rd1391, %rd1400, %rd85;
add.s64 %rd1392, %rd1391, %rd42;
ld.local.u64 %rd1393, [%rd3];
shl.b64 %rd1394, %rd1392, 3;
add.s64 %rd1395, %rd1393, %rd1394;
st.u64 [%rd1395], %rd1390;

BB27_268:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot28[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<125>;
.reg .b16 %rs<232>;
.reg .f32 %f<59>;
.reg .b32 %r<635>;
.reg .b64 %rd<913>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd912, __local_depot28;
cvta.local.u64 %SP, %rd912;
ld.param.u64 %rd52, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u64 %rd53, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u64 %rd54, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u64 %rd55, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 416;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r610, 0;
mov.pred %p4, 0;
@%p4 bra BB28_2;

BB28_1:
mul.wide.s32 %rd58, %r610, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r610, %r610, 1;
setp.lt.u32	%p5, %r610, 52;
@%p5 bra BB28_1;

BB28_2:
mov.u32 %r611, 0;
@%p4 bra BB28_4;

BB28_3:
mul.wide.s32 %rd62, %r611, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r611, %r611, 1;
setp.lt.u32	%p7, %r611, 52;
@%p7 bra BB28_3;

BB28_4:
mov.u32 %r71, %nctaid.y;
mov.u32 %r72, %ctaid.z;
mov.u32 %r73, %ctaid.y;
mad.lo.s32 %r74, %r71, %r72, %r73;
mov.u32 %r75, %nctaid.x;
mov.u32 %r76, %ctaid.x;
mad.lo.s32 %r77, %r74, %r75, %r76;
cvt.u64.u32	%rd8, %r77;
setp.ge.u64	%p8, %rd8, %rd52;
@%p8 bra BB28_164;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r612, %r5, -1;
mov.u64 %rd66, 0;
setp.lt.s32	%p9, %r612, 1;
mov.u64 %rd900, %rd8;
mov.u64 %rd908, %rd66;
@%p9 bra BB28_11;

mul.wide.s32 %rd68, %r5, 8;
add.s64 %rd886, %rd2, %rd68;
mov.u64 %rd909, 0;
mov.u64 %rd901, %rd8;

BB28_7:
ld.local.u64 %rd14, [%rd886];
or.b64 %rd69, %rd901, %rd14;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p10, %rd70, 0;
@%p10 bra BB28_9;
bra.uni BB28_8;

BB28_9:
cvt.u32.u64	%r78, %rd14;
cvt.u32.u64	%r79, %rd901;
div.u32 %r80, %r79, %r78;
rem.u32 %r81, %r79, %r78;
cvt.u64.u32	%rd902, %r80;
cvt.u64.u32	%rd887, %r81;
bra.uni BB28_10;

BB28_8:
div.u64 %rd902, %rd901, %rd14;
rem.u64 %rd887, %rd901, %rd14;

BB28_10:
mov.u64 %rd901, %rd902;
ld.local.u64 %rd71, [%rd886+200];
mul.lo.s64 %rd72, %rd71, %rd887;
add.s64 %rd909, %rd72, %rd909;
add.s64 %rd886, %rd886, -8;
add.s32 %r612, %r612, -1;
setp.gt.s32	%p11, %r612, 0;
mov.u64 %rd894, %rd901;
mov.u64 %rd900, %rd894;
mov.u64 %rd903, %rd909;
mov.u64 %rd908, %rd903;
@%p11 bra BB28_7;

BB28_11:
mov.u64 %rd24, %rd908;
mov.u64 %rd23, %rd900;
ld.local.u64 %rd74, [%rd2+208];
mul.lo.s64 %rd75, %rd74, %rd23;
add.s64 %rd25, %rd75, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r613, %r9, -1;
setp.lt.s32	%p12, %r613, 1;
mov.u64 %rd897, %rd8;
mov.u64 %rd906, %rd66;
@%p12 bra BB28_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd888, %rd3, %rd77;
mov.u64 %rd907, 0;
mov.u64 %rd898, %rd8;

BB28_13:
ld.local.u64 %rd31, [%rd888];
or.b64 %rd78, %rd898, %rd31;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p13, %rd79, 0;
@%p13 bra BB28_15;
bra.uni BB28_14;

BB28_15:
cvt.u32.u64	%r82, %rd31;
cvt.u32.u64	%r83, %rd898;
div.u32 %r84, %r83, %r82;
rem.u32 %r85, %r83, %r82;
cvt.u64.u32	%rd899, %r84;
cvt.u64.u32	%rd889, %r85;
bra.uni BB28_16;

BB28_14:
div.u64 %rd899, %rd898, %rd31;
rem.u64 %rd889, %rd898, %rd31;

BB28_16:
mov.u64 %rd898, %rd899;
ld.local.u64 %rd80, [%rd888+200];
mul.lo.s64 %rd81, %rd80, %rd889;
add.s64 %rd907, %rd81, %rd907;
add.s64 %rd888, %rd888, -8;
add.s32 %r613, %r613, -1;
setp.gt.s32	%p14, %r613, 0;
mov.u64 %rd897, %rd898;
mov.u64 %rd906, %rd907;
@%p14 bra BB28_13;

BB28_17:
ld.local.u64 %rd82, [%rd3+208];
mul.lo.s64 %rd83, %rd82, %rd897;
add.s64 %rd42, %rd83, %rd906;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd53;
@%p1 bra BB28_19;
bra.uni BB28_18;

BB28_19:
mul.lo.s64 %rd84, %rd43, %rd54;
add.s64 %rd85, %rd84, %rd25;
ld.local.u64 %rd86, [%rd2];
shl.b64 %rd87, %rd85, 1;
add.s64 %rd88, %rd86, %rd87;
ld.u16 %rs230, [%rd88];
bra.uni BB28_20;

BB28_18:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs230, %f1;}



BB28_20:
mov.u64 %rd910, 0;
setp.ge.u64	%p15, %rd43, %rd53;
@%p15 bra BB28_22;

mul.lo.s64 %rd90, %rd43, %rd55;
add.s64 %rd91, %rd90, %rd42;
ld.local.u64 %rd92, [%rd3];
shl.b64 %rd93, %rd91, 3;
add.s64 %rd94, %rd92, %rd93;
ld.u64 %rd910, [%rd94];

BB28_22:
add.s32 %r86, %r13, 64;
selp.u16	%rs15, 1, 0, %p1;
shl.b64 %rd95, %rd43, 1;
mov.u64 %rd96, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd96, %rd95;
st.shared.u16 [%rd46], %rs230;
shl.b64 %rd97, %rd43, 3;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd98, %rd97;
st.shared.u64 [%rd47], %rd910;
mov.u64 %rd99, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd99, %rd43;
st.shared.u8 [%rd48], %rs15;
cvt.s64.s32	%rd49, %r86;
setp.lt.u64	%p2, %rd49, %rd53;
@%p2 bra BB28_24;
bra.uni BB28_23;

BB28_24:
mul.lo.s64 %rd100, %rd49, %rd54;
add.s64 %rd101, %rd100, %rd25;
ld.local.u64 %rd102, [%rd2];
shl.b64 %rd103, %rd101, 1;
add.s64 %rd104, %rd102, %rd103;
ld.u16 %rs231, [%rd104];
bra.uni BB28_25;

BB28_23:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs231, %f2;}



BB28_25:
mov.u64 %rd911, 0;
setp.ge.u64	%p16, %rd49, %rd53;
@%p16 bra BB28_27;

mul.lo.s64 %rd106, %rd49, %rd55;
add.s64 %rd107, %rd106, %rd42;
ld.local.u64 %rd108, [%rd3];
shl.b64 %rd109, %rd107, 3;
add.s64 %rd110, %rd108, %rd109;
ld.u64 %rd911, [%rd110];

BB28_27:
selp.u16	%rs17, 1, 0, %p2;
st.shared.u16 [%rd46+128], %rs231;
st.shared.u64 [%rd47+512], %rd911;
st.shared.u8 [%rd48+64], %rs17;
bar.sync 0;
shl.b32 %r87, %r13, 1;
mul.wide.u32 %rd111, %r87, 2;
add.s64 %rd113, %rd96, %rd111;
ld.shared.u16 %rs18, [%rd113];
ld.shared.u16 %rs19, [%rd113+2];

	{ cvt.f32.f16 %f3, %rs18;}


	
	{ cvt.f32.f16 %f4, %rs19;}


	setp.leu.f32	%p17, %f3, %f4;
@%p17 bra BB28_29;

cvt.u64.u32	%rd114, %r87;
add.s64 %rd116, %rd99, %rd114;
ld.shared.u8 %rs20, [%rd116];
mov.u32 %r614, 1;
setp.ne.s16	%p18, %rs20, 0;
@%p18 bra BB28_30;

BB28_29:
cvt.u64.u32	%rd117, %r87;
add.s64 %rd119, %rd99, %rd117;
ld.shared.u8 %rs21, [%rd119+1];
setp.eq.s16	%p19, %rs21, 0;
selp.u32	%r614, 1, 0, %p19;

BB28_30:
and.b32 %r93, %r13, 1;
setp.ne.s32	%p20, %r614, %r93;
@%p20 bra BB28_32;

mul.wide.u32 %rd120, %r87, 8;
add.s64 %rd122, %rd98, %rd120;
cvt.u64.u32	%rd123, %r87;
ld.shared.u16 %rs22, [%rd113];
ld.shared.u16 %rs23, [%rd113+2];
st.shared.u16 [%rd113], %rs23;
st.shared.u16 [%rd113+2], %rs22;
ld.shared.u64 %rd127, [%rd122];
ld.shared.u64 %rd128, [%rd122+8];
st.shared.u64 [%rd122], %rd128;
st.shared.u64 [%rd122+8], %rd127;
add.s64 %rd130, %rd99, %rd123;
ld.shared.u8 %rs24, [%rd130];
ld.shared.u8 %rs25, [%rd130+1];
st.shared.u8 [%rd130], %rs25;
st.shared.u8 [%rd130+1], %rs24;

BB28_32:
bar.sync 0;
sub.s32 %r18, %r87, %r93;
add.s32 %r99, %r18, 2;
mul.wide.u32 %rd131, %r99, 2;
add.s64 %rd133, %rd96, %rd131;
mul.wide.u32 %rd134, %r18, 2;
add.s64 %rd135, %rd96, %rd134;
ld.shared.u16 %rs26, [%rd135];
ld.shared.u16 %rs27, [%rd133];

	{ cvt.f32.f16 %f5, %rs26;}


	
	{ cvt.f32.f16 %f6, %rs27;}


	setp.leu.f32	%p21, %f5, %f6;
@%p21 bra BB28_34;

cvt.u64.u32	%rd136, %r18;
add.s64 %rd138, %rd99, %rd136;
ld.shared.u8 %rs28, [%rd138];
mov.u32 %r615, 1;
setp.ne.s16	%p22, %rs28, 0;
@%p22 bra BB28_35;

BB28_34:
cvt.u64.u32	%rd139, %r99;
add.s64 %rd141, %rd99, %rd139;
ld.shared.u8 %rs29, [%rd141];
setp.eq.s16	%p23, %rs29, 0;
selp.u32	%r615, 1, 0, %p23;

BB28_35:
bfe.u32 %r111, %r13, 1, 1;
setp.ne.s32	%p24, %r615, %r111;
@%p24 bra BB28_37;

mul.wide.u32 %rd142, %r18, 8;
add.s64 %rd144, %rd98, %rd142;
mul.wide.u32 %rd145, %r99, 8;
add.s64 %rd146, %rd98, %rd145;
cvt.u64.u32	%rd147, %r18;
ld.shared.u16 %rs30, [%rd135];
cvt.u64.u32	%rd151, %r99;
ld.shared.u16 %rs31, [%rd133];
st.shared.u16 [%rd135], %rs31;
st.shared.u16 [%rd133], %rs30;
ld.shared.u64 %rd154, [%rd144];
ld.shared.u64 %rd155, [%rd146];
st.shared.u64 [%rd144], %rd155;
st.shared.u64 [%rd146], %rd154;
add.s64 %rd157, %rd99, %rd147;
ld.shared.u8 %rs32, [%rd157];
add.s64 %rd158, %rd99, %rd151;
ld.shared.u8 %rs33, [%rd158];
st.shared.u8 [%rd157], %rs33;
st.shared.u8 [%rd158], %rs32;

BB28_37:
bar.sync 0;
ld.shared.u16 %rs34, [%rd113];
ld.shared.u16 %rs35, [%rd113+2];

	{ cvt.f32.f16 %f7, %rs34;}


	
	{ cvt.f32.f16 %f8, %rs35;}


	setp.leu.f32	%p25, %f7, %f8;
@%p25 bra BB28_39;

cvt.u64.u32	%rd162, %r87;
add.s64 %rd164, %rd99, %rd162;
ld.shared.u8 %rs36, [%rd164];
mov.u32 %r616, 1;
setp.ne.s16	%p26, %rs36, 0;
@%p26 bra BB28_40;

BB28_39:
cvt.u64.u32	%rd165, %r87;
add.s64 %rd167, %rd99, %rd165;
ld.shared.u8 %rs37, [%rd167+1];
setp.eq.s16	%p27, %rs37, 0;
selp.u32	%r616, 1, 0, %p27;

BB28_40:
bfe.u32 %r126, %r13, 1, 1;
setp.ne.s32	%p28, %r616, %r126;
@%p28 bra BB28_42;

cvt.u64.u32	%rd168, %r87;
ld.shared.u16 %rs38, [%rd113];
ld.shared.u16 %rs39, [%rd113+2];
st.shared.u16 [%rd113], %rs39;
st.shared.u16 [%rd113+2], %rs38;
mul.wide.u32 %rd172, %r87, 8;
add.s64 %rd174, %rd98, %rd172;
ld.shared.u64 %rd175, [%rd174];
ld.shared.u64 %rd176, [%rd174+8];
st.shared.u64 [%rd174], %rd176;
st.shared.u64 [%rd174+8], %rd175;
add.s64 %rd178, %rd99, %rd168;
ld.shared.u8 %rs40, [%rd178];
ld.shared.u8 %rs41, [%rd178+1];
st.shared.u8 [%rd178], %rs41;
st.shared.u8 [%rd178+1], %rs40;

BB28_42:
bar.sync 0;
and.b32 %r129, %r13, 3;
sub.s32 %r24, %r87, %r129;
add.s32 %r131, %r24, 4;
mul.wide.u32 %rd179, %r131, 2;
add.s64 %rd181, %rd96, %rd179;
mul.wide.u32 %rd182, %r24, 2;
add.s64 %rd183, %rd96, %rd182;
ld.shared.u16 %rs42, [%rd183];
ld.shared.u16 %rs43, [%rd181];

	{ cvt.f32.f16 %f9, %rs42;}


	
	{ cvt.f32.f16 %f10, %rs43;}


	setp.leu.f32	%p29, %f9, %f10;
@%p29 bra BB28_44;

cvt.u64.u32	%rd184, %r24;
add.s64 %rd186, %rd99, %rd184;
ld.shared.u8 %rs44, [%rd186];
mov.u32 %r617, 1;
setp.ne.s16	%p30, %rs44, 0;
@%p30 bra BB28_45;

BB28_44:
cvt.u64.u32	%rd187, %r131;
add.s64 %rd189, %rd99, %rd187;
ld.shared.u8 %rs45, [%rd189];
setp.eq.s16	%p31, %rs45, 0;
selp.u32	%r617, 1, 0, %p31;

BB28_45:
bfe.u32 %r143, %r13, 2, 1;
setp.ne.s32	%p32, %r617, %r143;
@%p32 bra BB28_47;

mul.wide.u32 %rd190, %r24, 8;
add.s64 %rd192, %rd98, %rd190;
mul.wide.u32 %rd193, %r131, 8;
add.s64 %rd194, %rd98, %rd193;
cvt.u64.u32	%rd195, %r24;
ld.shared.u16 %rs46, [%rd183];
cvt.u64.u32	%rd199, %r131;
ld.shared.u16 %rs47, [%rd181];
st.shared.u16 [%rd183], %rs47;
st.shared.u16 [%rd181], %rs46;
ld.shared.u64 %rd202, [%rd192];
ld.shared.u64 %rd203, [%rd194];
st.shared.u64 [%rd192], %rd203;
st.shared.u64 [%rd194], %rd202;
add.s64 %rd205, %rd99, %rd195;
ld.shared.u8 %rs48, [%rd205];
add.s64 %rd206, %rd99, %rd199;
ld.shared.u8 %rs49, [%rd206];
st.shared.u8 [%rd205], %rs49;
st.shared.u8 [%rd206], %rs48;

BB28_47:
bar.sync 0;
ld.shared.u16 %rs50, [%rd135];
ld.shared.u16 %rs51, [%rd133];

	{ cvt.f32.f16 %f11, %rs50;}


	
	{ cvt.f32.f16 %f12, %rs51;}


	setp.leu.f32	%p33, %f11, %f12;
@%p33 bra BB28_49;

cvt.u64.u32	%rd212, %r18;
add.s64 %rd214, %rd99, %rd212;
ld.shared.u8 %rs52, [%rd214];
mov.u32 %r618, 1;
setp.ne.s16	%p34, %rs52, 0;
@%p34 bra BB28_50;

BB28_49:
cvt.u64.u32	%rd215, %r99;
add.s64 %rd217, %rd99, %rd215;
ld.shared.u8 %rs53, [%rd217];
setp.eq.s16	%p35, %rs53, 0;
selp.u32	%r618, 1, 0, %p35;

BB28_50:
bfe.u32 %r166, %r13, 2, 1;
setp.ne.s32	%p36, %r618, %r166;
@%p36 bra BB28_52;

cvt.u64.u32	%rd218, %r18;
ld.shared.u16 %rs54, [%rd135];
cvt.u64.u32	%rd222, %r99;
ld.shared.u16 %rs55, [%rd133];
st.shared.u16 [%rd135], %rs55;
st.shared.u16 [%rd133], %rs54;
mul.wide.u32 %rd225, %r18, 8;
add.s64 %rd227, %rd98, %rd225;
ld.shared.u64 %rd228, [%rd227];
mul.wide.u32 %rd229, %r99, 8;
add.s64 %rd230, %rd98, %rd229;
ld.shared.u64 %rd231, [%rd230];
st.shared.u64 [%rd227], %rd231;
st.shared.u64 [%rd230], %rd228;
add.s64 %rd233, %rd99, %rd218;
ld.shared.u8 %rs56, [%rd233];
add.s64 %rd234, %rd99, %rd222;
ld.shared.u8 %rs57, [%rd234];
st.shared.u8 [%rd233], %rs57;
st.shared.u8 [%rd234], %rs56;

BB28_52:
bar.sync 0;
ld.shared.u16 %rs58, [%rd113];
ld.shared.u16 %rs59, [%rd113+2];

	{ cvt.f32.f16 %f13, %rs58;}


	
	{ cvt.f32.f16 %f14, %rs59;}


	setp.leu.f32	%p37, %f13, %f14;
@%p37 bra BB28_54;

cvt.u64.u32	%rd238, %r87;
add.s64 %rd240, %rd99, %rd238;
ld.shared.u8 %rs60, [%rd240];
mov.u32 %r619, 1;
setp.ne.s16	%p38, %rs60, 0;
@%p38 bra BB28_55;

BB28_54:
cvt.u64.u32	%rd241, %r87;
add.s64 %rd243, %rd99, %rd241;
ld.shared.u8 %rs61, [%rd243+1];
setp.eq.s16	%p39, %rs61, 0;
selp.u32	%r619, 1, 0, %p39;

BB28_55:
bfe.u32 %r180, %r13, 2, 1;
setp.ne.s32	%p40, %r619, %r180;
@%p40 bra BB28_57;

cvt.u64.u32	%rd244, %r87;
ld.shared.u16 %rs62, [%rd113];
ld.shared.u16 %rs63, [%rd113+2];
st.shared.u16 [%rd113], %rs63;
st.shared.u16 [%rd113+2], %rs62;
mul.wide.u32 %rd248, %r87, 8;
add.s64 %rd250, %rd98, %rd248;
ld.shared.u64 %rd251, [%rd250];
ld.shared.u64 %rd252, [%rd250+8];
st.shared.u64 [%rd250], %rd252;
st.shared.u64 [%rd250+8], %rd251;
add.s64 %rd254, %rd99, %rd244;
ld.shared.u8 %rs64, [%rd254];
ld.shared.u8 %rs65, [%rd254+1];
st.shared.u8 [%rd254], %rs65;
st.shared.u8 [%rd254+1], %rs64;

BB28_57:
bar.sync 0;
and.b32 %r183, %r13, 7;
sub.s32 %r32, %r87, %r183;
add.s32 %r185, %r32, 8;
mul.wide.u32 %rd255, %r185, 2;
add.s64 %rd257, %rd96, %rd255;
mul.wide.u32 %rd258, %r32, 2;
add.s64 %rd259, %rd96, %rd258;
ld.shared.u16 %rs66, [%rd259];
ld.shared.u16 %rs67, [%rd257];

	{ cvt.f32.f16 %f15, %rs66;}


	
	{ cvt.f32.f16 %f16, %rs67;}


	setp.leu.f32	%p41, %f15, %f16;
@%p41 bra BB28_59;

cvt.u64.u32	%rd260, %r32;
add.s64 %rd262, %rd99, %rd260;
ld.shared.u8 %rs68, [%rd262];
mov.u32 %r620, 1;
setp.ne.s16	%p42, %rs68, 0;
@%p42 bra BB28_60;

BB28_59:
cvt.u64.u32	%rd263, %r185;
add.s64 %rd265, %rd99, %rd263;
ld.shared.u8 %rs69, [%rd265];
setp.eq.s16	%p43, %rs69, 0;
selp.u32	%r620, 1, 0, %p43;

BB28_60:
bfe.u32 %r197, %r13, 3, 1;
setp.ne.s32	%p44, %r620, %r197;
@%p44 bra BB28_62;

mul.wide.u32 %rd266, %r32, 8;
add.s64 %rd268, %rd98, %rd266;
mul.wide.u32 %rd269, %r185, 8;
add.s64 %rd270, %rd98, %rd269;
cvt.u64.u32	%rd271, %r32;
ld.shared.u16 %rs70, [%rd259];
cvt.u64.u32	%rd275, %r185;
ld.shared.u16 %rs71, [%rd257];
st.shared.u16 [%rd259], %rs71;
st.shared.u16 [%rd257], %rs70;
ld.shared.u64 %rd278, [%rd268];
ld.shared.u64 %rd279, [%rd270];
st.shared.u64 [%rd268], %rd279;
st.shared.u64 [%rd270], %rd278;
add.s64 %rd281, %rd99, %rd271;
ld.shared.u8 %rs72, [%rd281];
add.s64 %rd282, %rd99, %rd275;
ld.shared.u8 %rs73, [%rd282];
st.shared.u8 [%rd281], %rs73;
st.shared.u8 [%rd282], %rs72;

BB28_62:
bar.sync 0;
ld.shared.u16 %rs74, [%rd183];
ld.shared.u16 %rs75, [%rd181];

	{ cvt.f32.f16 %f17, %rs74;}


	
	{ cvt.f32.f16 %f18, %rs75;}


	setp.leu.f32	%p45, %f17, %f18;
@%p45 bra BB28_64;

cvt.u64.u32	%rd288, %r24;
add.s64 %rd290, %rd99, %rd288;
ld.shared.u8 %rs76, [%rd290];
mov.u32 %r621, 1;
setp.ne.s16	%p46, %rs76, 0;
@%p46 bra BB28_65;

BB28_64:
cvt.u64.u32	%rd291, %r131;
add.s64 %rd293, %rd99, %rd291;
ld.shared.u8 %rs77, [%rd293];
setp.eq.s16	%p47, %rs77, 0;
selp.u32	%r621, 1, 0, %p47;

BB28_65:
bfe.u32 %r220, %r13, 3, 1;
setp.ne.s32	%p48, %r621, %r220;
@%p48 bra BB28_67;

cvt.u64.u32	%rd294, %r24;
ld.shared.u16 %rs78, [%rd183];
cvt.u64.u32	%rd298, %r131;
ld.shared.u16 %rs79, [%rd181];
st.shared.u16 [%rd183], %rs79;
st.shared.u16 [%rd181], %rs78;
mul.wide.u32 %rd301, %r24, 8;
add.s64 %rd303, %rd98, %rd301;
ld.shared.u64 %rd304, [%rd303];
mul.wide.u32 %rd305, %r131, 8;
add.s64 %rd306, %rd98, %rd305;
ld.shared.u64 %rd307, [%rd306];
st.shared.u64 [%rd303], %rd307;
st.shared.u64 [%rd306], %rd304;
add.s64 %rd309, %rd99, %rd294;
ld.shared.u8 %rs80, [%rd309];
add.s64 %rd310, %rd99, %rd298;
ld.shared.u8 %rs81, [%rd310];
st.shared.u8 [%rd309], %rs81;
st.shared.u8 [%rd310], %rs80;

BB28_67:
bar.sync 0;
ld.shared.u16 %rs82, [%rd135];
ld.shared.u16 %rs83, [%rd133];

	{ cvt.f32.f16 %f19, %rs82;}


	
	{ cvt.f32.f16 %f20, %rs83;}


	setp.leu.f32	%p49, %f19, %f20;
@%p49 bra BB28_69;

cvt.u64.u32	%rd316, %r18;
add.s64 %rd318, %rd99, %rd316;
ld.shared.u8 %rs84, [%rd318];
mov.u32 %r622, 1;
setp.ne.s16	%p50, %rs84, 0;
@%p50 bra BB28_70;

BB28_69:
cvt.u64.u32	%rd319, %r99;
add.s64 %rd321, %rd99, %rd319;
ld.shared.u8 %rs85, [%rd321];
setp.eq.s16	%p51, %rs85, 0;
selp.u32	%r622, 1, 0, %p51;

BB28_70:
bfe.u32 %r242, %r13, 3, 1;
setp.ne.s32	%p52, %r622, %r242;
@%p52 bra BB28_72;

cvt.u64.u32	%rd322, %r18;
ld.shared.u16 %rs86, [%rd135];
cvt.u64.u32	%rd326, %r99;
ld.shared.u16 %rs87, [%rd133];
st.shared.u16 [%rd135], %rs87;
st.shared.u16 [%rd133], %rs86;
mul.wide.u32 %rd329, %r18, 8;
add.s64 %rd331, %rd98, %rd329;
ld.shared.u64 %rd332, [%rd331];
mul.wide.u32 %rd333, %r99, 8;
add.s64 %rd334, %rd98, %rd333;
ld.shared.u64 %rd335, [%rd334];
st.shared.u64 [%rd331], %rd335;
st.shared.u64 [%rd334], %rd332;
add.s64 %rd337, %rd99, %rd322;
ld.shared.u8 %rs88, [%rd337];
add.s64 %rd338, %rd99, %rd326;
ld.shared.u8 %rs89, [%rd338];
st.shared.u8 [%rd337], %rs89;
st.shared.u8 [%rd338], %rs88;

BB28_72:
bar.sync 0;
ld.shared.u16 %rs90, [%rd113];
ld.shared.u16 %rs91, [%rd113+2];

	{ cvt.f32.f16 %f21, %rs90;}


	
	{ cvt.f32.f16 %f22, %rs91;}


	setp.leu.f32	%p53, %f21, %f22;
@%p53 bra BB28_74;

cvt.u64.u32	%rd342, %r87;
add.s64 %rd344, %rd99, %rd342;
ld.shared.u8 %rs92, [%rd344];
mov.u32 %r623, 1;
setp.ne.s16	%p54, %rs92, 0;
@%p54 bra BB28_75;

BB28_74:
cvt.u64.u32	%rd345, %r87;
add.s64 %rd347, %rd99, %rd345;
ld.shared.u8 %rs93, [%rd347+1];
setp.eq.s16	%p55, %rs93, 0;
selp.u32	%r623, 1, 0, %p55;

BB28_75:
bfe.u32 %r256, %r13, 3, 1;
setp.ne.s32	%p56, %r623, %r256;
@%p56 bra BB28_77;

cvt.u64.u32	%rd348, %r87;
ld.shared.u16 %rs94, [%rd113];
ld.shared.u16 %rs95, [%rd113+2];
st.shared.u16 [%rd113], %rs95;
st.shared.u16 [%rd113+2], %rs94;
mul.wide.u32 %rd352, %r87, 8;
add.s64 %rd354, %rd98, %rd352;
ld.shared.u64 %rd355, [%rd354];
ld.shared.u64 %rd356, [%rd354+8];
st.shared.u64 [%rd354], %rd356;
st.shared.u64 [%rd354+8], %rd355;
add.s64 %rd358, %rd99, %rd348;
ld.shared.u8 %rs96, [%rd358];
ld.shared.u8 %rs97, [%rd358+1];
st.shared.u8 [%rd358], %rs97;
st.shared.u8 [%rd358+1], %rs96;

BB28_77:
bar.sync 0;
and.b32 %r259, %r13, 15;
sub.s32 %r42, %r87, %r259;
add.s32 %r261, %r42, 16;
mul.wide.u32 %rd359, %r261, 2;
add.s64 %rd361, %rd96, %rd359;
mul.wide.u32 %rd362, %r42, 2;
add.s64 %rd363, %rd96, %rd362;
ld.shared.u16 %rs98, [%rd363];
ld.shared.u16 %rs99, [%rd361];

	{ cvt.f32.f16 %f23, %rs98;}


	
	{ cvt.f32.f16 %f24, %rs99;}


	setp.leu.f32	%p57, %f23, %f24;
@%p57 bra BB28_79;

cvt.u64.u32	%rd364, %r42;
add.s64 %rd366, %rd99, %rd364;
ld.shared.u8 %rs100, [%rd366];
mov.u32 %r624, 1;
setp.ne.s16	%p58, %rs100, 0;
@%p58 bra BB28_80;

BB28_79:
cvt.u64.u32	%rd367, %r261;
add.s64 %rd369, %rd99, %rd367;
ld.shared.u8 %rs101, [%rd369];
setp.eq.s16	%p59, %rs101, 0;
selp.u32	%r624, 1, 0, %p59;

BB28_80:
bfe.u32 %r273, %r13, 4, 1;
setp.ne.s32	%p60, %r624, %r273;
@%p60 bra BB28_82;

mul.wide.u32 %rd370, %r42, 8;
add.s64 %rd372, %rd98, %rd370;
mul.wide.u32 %rd373, %r261, 8;
add.s64 %rd374, %rd98, %rd373;
cvt.u64.u32	%rd375, %r42;
ld.shared.u16 %rs102, [%rd363];
cvt.u64.u32	%rd379, %r261;
ld.shared.u16 %rs103, [%rd361];
st.shared.u16 [%rd363], %rs103;
st.shared.u16 [%rd361], %rs102;
ld.shared.u64 %rd382, [%rd372];
ld.shared.u64 %rd383, [%rd374];
st.shared.u64 [%rd372], %rd383;
st.shared.u64 [%rd374], %rd382;
add.s64 %rd385, %rd99, %rd375;
ld.shared.u8 %rs104, [%rd385];
add.s64 %rd386, %rd99, %rd379;
ld.shared.u8 %rs105, [%rd386];
st.shared.u8 [%rd385], %rs105;
st.shared.u8 [%rd386], %rs104;

BB28_82:
bar.sync 0;
ld.shared.u16 %rs106, [%rd259];
ld.shared.u16 %rs107, [%rd257];

	{ cvt.f32.f16 %f25, %rs106;}


	
	{ cvt.f32.f16 %f26, %rs107;}


	setp.leu.f32	%p61, %f25, %f26;
@%p61 bra BB28_84;

cvt.u64.u32	%rd392, %r32;
add.s64 %rd394, %rd99, %rd392;
ld.shared.u8 %rs108, [%rd394];
mov.u32 %r625, 1;
setp.ne.s16	%p62, %rs108, 0;
@%p62 bra BB28_85;

BB28_84:
cvt.u64.u32	%rd395, %r185;
add.s64 %rd397, %rd99, %rd395;
ld.shared.u8 %rs109, [%rd397];
setp.eq.s16	%p63, %rs109, 0;
selp.u32	%r625, 1, 0, %p63;

BB28_85:
bfe.u32 %r296, %r13, 4, 1;
setp.ne.s32	%p64, %r625, %r296;
@%p64 bra BB28_87;

cvt.u64.u32	%rd398, %r32;
ld.shared.u16 %rs110, [%rd259];
cvt.u64.u32	%rd402, %r185;
ld.shared.u16 %rs111, [%rd257];
st.shared.u16 [%rd259], %rs111;
st.shared.u16 [%rd257], %rs110;
mul.wide.u32 %rd405, %r32, 8;
add.s64 %rd407, %rd98, %rd405;
ld.shared.u64 %rd408, [%rd407];
mul.wide.u32 %rd409, %r185, 8;
add.s64 %rd410, %rd98, %rd409;
ld.shared.u64 %rd411, [%rd410];
st.shared.u64 [%rd407], %rd411;
st.shared.u64 [%rd410], %rd408;
add.s64 %rd413, %rd99, %rd398;
ld.shared.u8 %rs112, [%rd413];
add.s64 %rd414, %rd99, %rd402;
ld.shared.u8 %rs113, [%rd414];
st.shared.u8 [%rd413], %rs113;
st.shared.u8 [%rd414], %rs112;

BB28_87:
bar.sync 0;
ld.shared.u16 %rs114, [%rd183];
ld.shared.u16 %rs115, [%rd181];

	{ cvt.f32.f16 %f27, %rs114;}


	
	{ cvt.f32.f16 %f28, %rs115;}


	setp.leu.f32	%p65, %f27, %f28;
@%p65 bra BB28_89;

cvt.u64.u32	%rd420, %r24;
add.s64 %rd422, %rd99, %rd420;
ld.shared.u8 %rs116, [%rd422];
mov.u32 %r626, 1;
setp.ne.s16	%p66, %rs116, 0;
@%p66 bra BB28_90;

BB28_89:
cvt.u64.u32	%rd423, %r131;
add.s64 %rd425, %rd99, %rd423;
ld.shared.u8 %rs117, [%rd425];
setp.eq.s16	%p67, %rs117, 0;
selp.u32	%r626, 1, 0, %p67;

BB28_90:
bfe.u32 %r318, %r13, 4, 1;
setp.ne.s32	%p68, %r626, %r318;
@%p68 bra BB28_92;

cvt.u64.u32	%rd426, %r24;
ld.shared.u16 %rs118, [%rd183];
cvt.u64.u32	%rd430, %r131;
ld.shared.u16 %rs119, [%rd181];
st.shared.u16 [%rd183], %rs119;
st.shared.u16 [%rd181], %rs118;
mul.wide.u32 %rd433, %r24, 8;
add.s64 %rd435, %rd98, %rd433;
ld.shared.u64 %rd436, [%rd435];
mul.wide.u32 %rd437, %r131, 8;
add.s64 %rd438, %rd98, %rd437;
ld.shared.u64 %rd439, [%rd438];
st.shared.u64 [%rd435], %rd439;
st.shared.u64 [%rd438], %rd436;
add.s64 %rd441, %rd99, %rd426;
ld.shared.u8 %rs120, [%rd441];
add.s64 %rd442, %rd99, %rd430;
ld.shared.u8 %rs121, [%rd442];
st.shared.u8 [%rd441], %rs121;
st.shared.u8 [%rd442], %rs120;

BB28_92:
bar.sync 0;
ld.shared.u16 %rs122, [%rd135];
ld.shared.u16 %rs123, [%rd133];

	{ cvt.f32.f16 %f29, %rs122;}


	
	{ cvt.f32.f16 %f30, %rs123;}


	setp.leu.f32	%p69, %f29, %f30;
@%p69 bra BB28_94;

cvt.u64.u32	%rd448, %r18;
add.s64 %rd450, %rd99, %rd448;
ld.shared.u8 %rs124, [%rd450];
mov.u32 %r627, 1;
setp.ne.s16	%p70, %rs124, 0;
@%p70 bra BB28_95;

BB28_94:
cvt.u64.u32	%rd451, %r99;
add.s64 %rd453, %rd99, %rd451;
ld.shared.u8 %rs125, [%rd453];
setp.eq.s16	%p71, %rs125, 0;
selp.u32	%r627, 1, 0, %p71;

BB28_95:
bfe.u32 %r340, %r13, 4, 1;
setp.ne.s32	%p72, %r627, %r340;
@%p72 bra BB28_97;

cvt.u64.u32	%rd454, %r18;
ld.shared.u16 %rs126, [%rd135];
cvt.u64.u32	%rd458, %r99;
ld.shared.u16 %rs127, [%rd133];
st.shared.u16 [%rd135], %rs127;
st.shared.u16 [%rd133], %rs126;
mul.wide.u32 %rd461, %r18, 8;
add.s64 %rd463, %rd98, %rd461;
ld.shared.u64 %rd464, [%rd463];
mul.wide.u32 %rd465, %r99, 8;
add.s64 %rd466, %rd98, %rd465;
ld.shared.u64 %rd467, [%rd466];
st.shared.u64 [%rd463], %rd467;
st.shared.u64 [%rd466], %rd464;
add.s64 %rd469, %rd99, %rd454;
ld.shared.u8 %rs128, [%rd469];
add.s64 %rd470, %rd99, %rd458;
ld.shared.u8 %rs129, [%rd470];
st.shared.u8 [%rd469], %rs129;
st.shared.u8 [%rd470], %rs128;

BB28_97:
bar.sync 0;
ld.shared.u16 %rs130, [%rd113];
ld.shared.u16 %rs131, [%rd113+2];

	{ cvt.f32.f16 %f31, %rs130;}


	
	{ cvt.f32.f16 %f32, %rs131;}


	setp.leu.f32	%p73, %f31, %f32;
@%p73 bra BB28_99;

cvt.u64.u32	%rd474, %r87;
add.s64 %rd476, %rd99, %rd474;
ld.shared.u8 %rs132, [%rd476];
mov.u32 %r628, 1;
setp.ne.s16	%p74, %rs132, 0;
@%p74 bra BB28_100;

BB28_99:
cvt.u64.u32	%rd477, %r87;
add.s64 %rd479, %rd99, %rd477;
ld.shared.u8 %rs133, [%rd479+1];
setp.eq.s16	%p75, %rs133, 0;
selp.u32	%r628, 1, 0, %p75;

BB28_100:
bfe.u32 %r354, %r13, 4, 1;
setp.ne.s32	%p76, %r628, %r354;
@%p76 bra BB28_102;

cvt.u64.u32	%rd480, %r87;
ld.shared.u16 %rs134, [%rd113];
ld.shared.u16 %rs135, [%rd113+2];
st.shared.u16 [%rd113], %rs135;
st.shared.u16 [%rd113+2], %rs134;
mul.wide.u32 %rd484, %r87, 8;
add.s64 %rd486, %rd98, %rd484;
ld.shared.u64 %rd487, [%rd486];
ld.shared.u64 %rd488, [%rd486+8];
st.shared.u64 [%rd486], %rd488;
st.shared.u64 [%rd486+8], %rd487;
add.s64 %rd490, %rd99, %rd480;
ld.shared.u8 %rs136, [%rd490];
ld.shared.u8 %rs137, [%rd490+1];
st.shared.u8 [%rd490], %rs137;
st.shared.u8 [%rd490+1], %rs136;

BB28_102:
bar.sync 0;
and.b32 %r357, %r13, 31;
sub.s32 %r54, %r87, %r357;
add.s32 %r359, %r54, 32;
mul.wide.u32 %rd491, %r359, 2;
add.s64 %rd493, %rd96, %rd491;
mul.wide.u32 %rd494, %r54, 2;
add.s64 %rd495, %rd96, %rd494;
ld.shared.u16 %rs138, [%rd495];
ld.shared.u16 %rs139, [%rd493];

	{ cvt.f32.f16 %f33, %rs138;}


	
	{ cvt.f32.f16 %f34, %rs139;}


	setp.leu.f32	%p77, %f33, %f34;
@%p77 bra BB28_104;

cvt.u64.u32	%rd496, %r54;
add.s64 %rd498, %rd99, %rd496;
ld.shared.u8 %rs140, [%rd498];
mov.u32 %r629, 1;
setp.ne.s16	%p78, %rs140, 0;
@%p78 bra BB28_105;

BB28_104:
cvt.u64.u32	%rd499, %r359;
add.s64 %rd501, %rd99, %rd499;
ld.shared.u8 %rs141, [%rd501];
setp.eq.s16	%p79, %rs141, 0;
selp.u32	%r629, 1, 0, %p79;

BB28_105:
bfe.u32 %r371, %r13, 5, 1;
setp.ne.s32	%p80, %r629, %r371;
@%p80 bra BB28_107;

mul.wide.u32 %rd502, %r54, 8;
add.s64 %rd504, %rd98, %rd502;
mul.wide.u32 %rd505, %r359, 8;
add.s64 %rd506, %rd98, %rd505;
cvt.u64.u32	%rd507, %r54;
ld.shared.u16 %rs142, [%rd495];
cvt.u64.u32	%rd511, %r359;
ld.shared.u16 %rs143, [%rd493];
st.shared.u16 [%rd495], %rs143;
st.shared.u16 [%rd493], %rs142;
ld.shared.u64 %rd514, [%rd504];
ld.shared.u64 %rd515, [%rd506];
st.shared.u64 [%rd504], %rd515;
st.shared.u64 [%rd506], %rd514;
add.s64 %rd517, %rd99, %rd507;
ld.shared.u8 %rs144, [%rd517];
add.s64 %rd518, %rd99, %rd511;
ld.shared.u8 %rs145, [%rd518];
st.shared.u8 [%rd517], %rs145;
st.shared.u8 [%rd518], %rs144;

BB28_107:
bar.sync 0;
ld.shared.u16 %rs146, [%rd363];
ld.shared.u16 %rs147, [%rd361];

	{ cvt.f32.f16 %f35, %rs146;}


	
	{ cvt.f32.f16 %f36, %rs147;}


	setp.leu.f32	%p81, %f35, %f36;
@%p81 bra BB28_109;

cvt.u64.u32	%rd524, %r42;
add.s64 %rd526, %rd99, %rd524;
ld.shared.u8 %rs148, [%rd526];
mov.u32 %r630, 1;
setp.ne.s16	%p82, %rs148, 0;
@%p82 bra BB28_110;

BB28_109:
cvt.u64.u32	%rd527, %r261;
add.s64 %rd529, %rd99, %rd527;
ld.shared.u8 %rs149, [%rd529];
setp.eq.s16	%p83, %rs149, 0;
selp.u32	%r630, 1, 0, %p83;

BB28_110:
bfe.u32 %r394, %r13, 5, 1;
setp.ne.s32	%p84, %r630, %r394;
@%p84 bra BB28_112;

cvt.u64.u32	%rd530, %r42;
ld.shared.u16 %rs150, [%rd363];
cvt.u64.u32	%rd534, %r261;
ld.shared.u16 %rs151, [%rd361];
st.shared.u16 [%rd363], %rs151;
st.shared.u16 [%rd361], %rs150;
mul.wide.u32 %rd537, %r42, 8;
add.s64 %rd539, %rd98, %rd537;
ld.shared.u64 %rd540, [%rd539];
mul.wide.u32 %rd541, %r261, 8;
add.s64 %rd542, %rd98, %rd541;
ld.shared.u64 %rd543, [%rd542];
st.shared.u64 [%rd539], %rd543;
st.shared.u64 [%rd542], %rd540;
add.s64 %rd545, %rd99, %rd530;
ld.shared.u8 %rs152, [%rd545];
add.s64 %rd546, %rd99, %rd534;
ld.shared.u8 %rs153, [%rd546];
st.shared.u8 [%rd545], %rs153;
st.shared.u8 [%rd546], %rs152;

BB28_112:
bar.sync 0;
ld.shared.u16 %rs154, [%rd259];
ld.shared.u16 %rs155, [%rd257];

	{ cvt.f32.f16 %f37, %rs154;}


	
	{ cvt.f32.f16 %f38, %rs155;}


	setp.leu.f32	%p85, %f37, %f38;
@%p85 bra BB28_114;

cvt.u64.u32	%rd552, %r32;
add.s64 %rd554, %rd99, %rd552;
ld.shared.u8 %rs156, [%rd554];
mov.u32 %r631, 1;
setp.ne.s16	%p86, %rs156, 0;
@%p86 bra BB28_115;

BB28_114:
cvt.u64.u32	%rd555, %r185;
add.s64 %rd557, %rd99, %rd555;
ld.shared.u8 %rs157, [%rd557];
setp.eq.s16	%p87, %rs157, 0;
selp.u32	%r631, 1, 0, %p87;

BB28_115:
bfe.u32 %r416, %r13, 5, 1;
setp.ne.s32	%p88, %r631, %r416;
@%p88 bra BB28_117;

cvt.u64.u32	%rd558, %r32;
ld.shared.u16 %rs158, [%rd259];
cvt.u64.u32	%rd562, %r185;
ld.shared.u16 %rs159, [%rd257];
st.shared.u16 [%rd259], %rs159;
st.shared.u16 [%rd257], %rs158;
mul.wide.u32 %rd565, %r32, 8;
add.s64 %rd567, %rd98, %rd565;
ld.shared.u64 %rd568, [%rd567];
mul.wide.u32 %rd569, %r185, 8;
add.s64 %rd570, %rd98, %rd569;
ld.shared.u64 %rd571, [%rd570];
st.shared.u64 [%rd567], %rd571;
st.shared.u64 [%rd570], %rd568;
add.s64 %rd573, %rd99, %rd558;
ld.shared.u8 %rs160, [%rd573];
add.s64 %rd574, %rd99, %rd562;
ld.shared.u8 %rs161, [%rd574];
st.shared.u8 [%rd573], %rs161;
st.shared.u8 [%rd574], %rs160;

BB28_117:
bar.sync 0;
ld.shared.u16 %rs162, [%rd183];
ld.shared.u16 %rs163, [%rd181];

	{ cvt.f32.f16 %f39, %rs162;}


	
	{ cvt.f32.f16 %f40, %rs163;}


	setp.leu.f32	%p89, %f39, %f40;
@%p89 bra BB28_119;

cvt.u64.u32	%rd580, %r24;
add.s64 %rd582, %rd99, %rd580;
ld.shared.u8 %rs164, [%rd582];
mov.u32 %r632, 1;
setp.ne.s16	%p90, %rs164, 0;
@%p90 bra BB28_120;

BB28_119:
cvt.u64.u32	%rd583, %r131;
add.s64 %rd585, %rd99, %rd583;
ld.shared.u8 %rs165, [%rd585];
setp.eq.s16	%p91, %rs165, 0;
selp.u32	%r632, 1, 0, %p91;

BB28_120:
bfe.u32 %r438, %r13, 5, 1;
setp.ne.s32	%p92, %r632, %r438;
@%p92 bra BB28_122;

cvt.u64.u32	%rd586, %r24;
ld.shared.u16 %rs166, [%rd183];
cvt.u64.u32	%rd590, %r131;
ld.shared.u16 %rs167, [%rd181];
st.shared.u16 [%rd183], %rs167;
st.shared.u16 [%rd181], %rs166;
mul.wide.u32 %rd593, %r24, 8;
add.s64 %rd595, %rd98, %rd593;
ld.shared.u64 %rd596, [%rd595];
mul.wide.u32 %rd597, %r131, 8;
add.s64 %rd598, %rd98, %rd597;
ld.shared.u64 %rd599, [%rd598];
st.shared.u64 [%rd595], %rd599;
st.shared.u64 [%rd598], %rd596;
add.s64 %rd601, %rd99, %rd586;
ld.shared.u8 %rs168, [%rd601];
add.s64 %rd602, %rd99, %rd590;
ld.shared.u8 %rs169, [%rd602];
st.shared.u8 [%rd601], %rs169;
st.shared.u8 [%rd602], %rs168;

BB28_122:
bar.sync 0;
ld.shared.u16 %rs170, [%rd135];
ld.shared.u16 %rs171, [%rd133];

	{ cvt.f32.f16 %f41, %rs170;}


	
	{ cvt.f32.f16 %f42, %rs171;}


	setp.leu.f32	%p93, %f41, %f42;
@%p93 bra BB28_124;

cvt.u64.u32	%rd608, %r18;
add.s64 %rd610, %rd99, %rd608;
ld.shared.u8 %rs172, [%rd610];
mov.u32 %r633, 1;
setp.ne.s16	%p94, %rs172, 0;
@%p94 bra BB28_125;

BB28_124:
cvt.u64.u32	%rd611, %r99;
add.s64 %rd613, %rd99, %rd611;
ld.shared.u8 %rs173, [%rd613];
setp.eq.s16	%p95, %rs173, 0;
selp.u32	%r633, 1, 0, %p95;

BB28_125:
bfe.u32 %r460, %r13, 5, 1;
setp.ne.s32	%p96, %r633, %r460;
@%p96 bra BB28_127;

cvt.u64.u32	%rd614, %r18;
ld.shared.u16 %rs174, [%rd135];
cvt.u64.u32	%rd618, %r99;
ld.shared.u16 %rs175, [%rd133];
st.shared.u16 [%rd135], %rs175;
st.shared.u16 [%rd133], %rs174;
mul.wide.u32 %rd621, %r18, 8;
add.s64 %rd623, %rd98, %rd621;
ld.shared.u64 %rd624, [%rd623];
mul.wide.u32 %rd625, %r99, 8;
add.s64 %rd626, %rd98, %rd625;
ld.shared.u64 %rd627, [%rd626];
st.shared.u64 [%rd623], %rd627;
st.shared.u64 [%rd626], %rd624;
add.s64 %rd629, %rd99, %rd614;
ld.shared.u8 %rs176, [%rd629];
add.s64 %rd630, %rd99, %rd618;
ld.shared.u8 %rs177, [%rd630];
st.shared.u8 [%rd629], %rs177;
st.shared.u8 [%rd630], %rs176;

BB28_127:
bar.sync 0;
ld.shared.u16 %rs178, [%rd113];
ld.shared.u16 %rs179, [%rd113+2];

	{ cvt.f32.f16 %f43, %rs178;}


	
	{ cvt.f32.f16 %f44, %rs179;}


	setp.leu.f32	%p97, %f43, %f44;
@%p97 bra BB28_129;

cvt.u64.u32	%rd634, %r87;
add.s64 %rd636, %rd99, %rd634;
ld.shared.u8 %rs180, [%rd636];
mov.u32 %r634, 1;
setp.ne.s16	%p98, %rs180, 0;
@%p98 bra BB28_130;

BB28_129:
cvt.u64.u32	%rd637, %r87;
add.s64 %rd639, %rd99, %rd637;
ld.shared.u8 %rs181, [%rd639+1];
setp.eq.s16	%p99, %rs181, 0;
selp.u32	%r634, 1, 0, %p99;

BB28_130:
bfe.u32 %r474, %r13, 5, 1;
setp.ne.s32	%p100, %r634, %r474;
@%p100 bra BB28_132;

cvt.u64.u32	%rd640, %r87;
ld.shared.u16 %rs182, [%rd113];
ld.shared.u16 %rs183, [%rd113+2];
st.shared.u16 [%rd113], %rs183;
st.shared.u16 [%rd113+2], %rs182;
mul.wide.u32 %rd644, %r87, 8;
add.s64 %rd646, %rd98, %rd644;
ld.shared.u64 %rd647, [%rd646];
ld.shared.u64 %rd648, [%rd646+8];
st.shared.u64 [%rd646], %rd648;
st.shared.u64 [%rd646+8], %rd647;
add.s64 %rd650, %rd99, %rd640;
ld.shared.u8 %rs184, [%rd650];
ld.shared.u8 %rs185, [%rd650+1];
st.shared.u8 [%rd650], %rs185;
st.shared.u8 [%rd650+1], %rs184;

BB28_132:
bar.sync 0;
and.b32 %r477, %r13, 63;
sub.s32 %r478, %r87, %r477;
add.s32 %r479, %r478, 64;
mul.wide.u32 %rd651, %r479, 2;
add.s64 %rd653, %rd96, %rd651;
mul.wide.u32 %rd654, %r478, 2;
add.s64 %rd655, %rd96, %rd654;
ld.shared.u16 %rs186, [%rd655];
ld.shared.u16 %rs187, [%rd653];

	{ cvt.f32.f16 %f45, %rs186;}


	
	{ cvt.f32.f16 %f46, %rs187;}


	setp.leu.f32	%p101, %f45, %f46;
@%p101 bra BB28_134;

cvt.u64.u32	%rd656, %r478;
add.s64 %rd658, %rd99, %rd656;
ld.shared.u8 %rs188, [%rd658];
setp.ne.s16	%p102, %rs188, 0;
@%p102 bra BB28_136;

BB28_134:
cvt.u64.u32	%rd659, %r479;
add.s64 %rd661, %rd99, %rd659;
ld.shared.u8 %rs7, [%rd661];
setp.eq.s16	%p103, %rs7, 0;
@%p103 bra BB28_136;

mul.wide.u32 %rd883, %r479, 2;
mov.u64 %rd882, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd881, %rd882, %rd883;
cvt.u64.u32	%rd662, %r478;
ld.shared.u16 %rs189, [%rd655];
ld.shared.u16 %rs190, [%rd881];
st.shared.u16 [%rd655], %rs190;
st.shared.u16 [%rd881], %rs189;
mul.wide.u32 %rd669, %r478, 8;
add.s64 %rd671, %rd98, %rd669;
ld.shared.u64 %rd672, [%rd671];
mul.wide.u32 %rd673, %r479, 8;
add.s64 %rd674, %rd98, %rd673;
ld.shared.u64 %rd675, [%rd674];
st.shared.u64 [%rd671], %rd675;
st.shared.u64 [%rd674], %rd672;
add.s64 %rd677, %rd99, %rd662;
ld.shared.u8 %rs191, [%rd677];
st.shared.u8 [%rd677], %rs7;
st.shared.u8 [%rd661], %rs191;

BB28_136:
bar.sync 0;
ld.shared.u16 %rs192, [%rd495];
ld.shared.u16 %rs193, [%rd493];

	{ cvt.f32.f16 %f47, %rs192;}


	
	{ cvt.f32.f16 %f48, %rs193;}


	setp.leu.f32	%p104, %f47, %f48;
@%p104 bra BB28_138;

cvt.u64.u32	%rd684, %r54;
add.s64 %rd686, %rd99, %rd684;
ld.shared.u8 %rs194, [%rd686];
setp.ne.s16	%p105, %rs194, 0;
@%p105 bra BB28_140;

BB28_138:
cvt.u64.u32	%rd687, %r359;
add.s64 %rd689, %rd99, %rd687;
ld.shared.u8 %rs8, [%rd689];
setp.eq.s16	%p106, %rs8, 0;
@%p106 bra BB28_140;

cvt.u64.u32	%rd690, %r54;
ld.shared.u16 %rs195, [%rd495];
ld.shared.u16 %rs196, [%rd493];
st.shared.u16 [%rd495], %rs196;
st.shared.u16 [%rd493], %rs195;
mul.wide.u32 %rd697, %r54, 8;
add.s64 %rd699, %rd98, %rd697;
ld.shared.u64 %rd700, [%rd699];
mul.wide.u32 %rd701, %r359, 8;
add.s64 %rd702, %rd98, %rd701;
ld.shared.u64 %rd703, [%rd702];
st.shared.u64 [%rd699], %rd703;
st.shared.u64 [%rd702], %rd700;
add.s64 %rd705, %rd99, %rd690;
ld.shared.u8 %rs197, [%rd705];
st.shared.u8 [%rd705], %rs8;
st.shared.u8 [%rd689], %rs197;

BB28_140:
bar.sync 0;
ld.shared.u16 %rs198, [%rd363];
ld.shared.u16 %rs199, [%rd361];

	{ cvt.f32.f16 %f49, %rs198;}


	
	{ cvt.f32.f16 %f50, %rs199;}


	setp.leu.f32	%p107, %f49, %f50;
@%p107 bra BB28_142;

cvt.u64.u32	%rd712, %r42;
add.s64 %rd714, %rd99, %rd712;
ld.shared.u8 %rs200, [%rd714];
setp.ne.s16	%p108, %rs200, 0;
@%p108 bra BB28_144;

BB28_142:
cvt.u64.u32	%rd715, %r261;
add.s64 %rd717, %rd99, %rd715;
ld.shared.u8 %rs9, [%rd717];
setp.eq.s16	%p109, %rs9, 0;
@%p109 bra BB28_144;

cvt.u64.u32	%rd718, %r42;
ld.shared.u16 %rs201, [%rd363];
ld.shared.u16 %rs202, [%rd361];
st.shared.u16 [%rd363], %rs202;
st.shared.u16 [%rd361], %rs201;
mul.wide.u32 %rd725, %r42, 8;
add.s64 %rd727, %rd98, %rd725;
ld.shared.u64 %rd728, [%rd727];
mul.wide.u32 %rd729, %r261, 8;
add.s64 %rd730, %rd98, %rd729;
ld.shared.u64 %rd731, [%rd730];
st.shared.u64 [%rd727], %rd731;
st.shared.u64 [%rd730], %rd728;
add.s64 %rd733, %rd99, %rd718;
ld.shared.u8 %rs203, [%rd733];
st.shared.u8 [%rd733], %rs9;
st.shared.u8 [%rd717], %rs203;

BB28_144:
bar.sync 0;
ld.shared.u16 %rs204, [%rd259];
ld.shared.u16 %rs205, [%rd257];

	{ cvt.f32.f16 %f51, %rs204;}


	
	{ cvt.f32.f16 %f52, %rs205;}


	setp.leu.f32	%p110, %f51, %f52;
@%p110 bra BB28_146;

cvt.u64.u32	%rd740, %r32;
add.s64 %rd742, %rd99, %rd740;
ld.shared.u8 %rs206, [%rd742];
setp.ne.s16	%p111, %rs206, 0;
@%p111 bra BB28_148;

BB28_146:
cvt.u64.u32	%rd743, %r185;
add.s64 %rd745, %rd99, %rd743;
ld.shared.u8 %rs10, [%rd745];
setp.eq.s16	%p112, %rs10, 0;
@%p112 bra BB28_148;

cvt.u64.u32	%rd746, %r32;
ld.shared.u16 %rs207, [%rd259];
ld.shared.u16 %rs208, [%rd257];
st.shared.u16 [%rd259], %rs208;
st.shared.u16 [%rd257], %rs207;
mul.wide.u32 %rd753, %r32, 8;
add.s64 %rd755, %rd98, %rd753;
ld.shared.u64 %rd756, [%rd755];
mul.wide.u32 %rd757, %r185, 8;
add.s64 %rd758, %rd98, %rd757;
ld.shared.u64 %rd759, [%rd758];
st.shared.u64 [%rd755], %rd759;
st.shared.u64 [%rd758], %rd756;
add.s64 %rd761, %rd99, %rd746;
ld.shared.u8 %rs209, [%rd761];
st.shared.u8 [%rd761], %rs10;
st.shared.u8 [%rd745], %rs209;

BB28_148:
bar.sync 0;
ld.shared.u16 %rs210, [%rd183];
ld.shared.u16 %rs211, [%rd181];

	{ cvt.f32.f16 %f53, %rs210;}


	
	{ cvt.f32.f16 %f54, %rs211;}


	setp.leu.f32	%p113, %f53, %f54;
@%p113 bra BB28_150;

cvt.u64.u32	%rd768, %r24;
add.s64 %rd770, %rd99, %rd768;
ld.shared.u8 %rs212, [%rd770];
setp.ne.s16	%p114, %rs212, 0;
@%p114 bra BB28_152;

BB28_150:
cvt.u64.u32	%rd771, %r131;
add.s64 %rd773, %rd99, %rd771;
ld.shared.u8 %rs11, [%rd773];
setp.eq.s16	%p115, %rs11, 0;
@%p115 bra BB28_152;

cvt.u64.u32	%rd774, %r24;
ld.shared.u16 %rs213, [%rd183];
ld.shared.u16 %rs214, [%rd181];
st.shared.u16 [%rd183], %rs214;
st.shared.u16 [%rd181], %rs213;
mul.wide.u32 %rd781, %r24, 8;
add.s64 %rd783, %rd98, %rd781;
ld.shared.u64 %rd784, [%rd783];
mul.wide.u32 %rd785, %r131, 8;
add.s64 %rd786, %rd98, %rd785;
ld.shared.u64 %rd787, [%rd786];
st.shared.u64 [%rd783], %rd787;
st.shared.u64 [%rd786], %rd784;
add.s64 %rd789, %rd99, %rd774;
ld.shared.u8 %rs215, [%rd789];
st.shared.u8 [%rd789], %rs11;
st.shared.u8 [%rd773], %rs215;

BB28_152:
bar.sync 0;
ld.shared.u16 %rs216, [%rd135];
ld.shared.u16 %rs217, [%rd133];

	{ cvt.f32.f16 %f55, %rs216;}


	
	{ cvt.f32.f16 %f56, %rs217;}


	setp.leu.f32	%p116, %f55, %f56;
@%p116 bra BB28_154;

cvt.u64.u32	%rd796, %r18;
add.s64 %rd798, %rd99, %rd796;
ld.shared.u8 %rs218, [%rd798];
setp.ne.s16	%p117, %rs218, 0;
@%p117 bra BB28_156;

BB28_154:
cvt.u64.u32	%rd799, %r99;
add.s64 %rd801, %rd99, %rd799;
ld.shared.u8 %rs12, [%rd801];
setp.eq.s16	%p118, %rs12, 0;
@%p118 bra BB28_156;

cvt.u64.u32	%rd802, %r18;
ld.shared.u16 %rs219, [%rd135];
ld.shared.u16 %rs220, [%rd133];
st.shared.u16 [%rd135], %rs220;
st.shared.u16 [%rd133], %rs219;
mul.wide.u32 %rd809, %r18, 8;
add.s64 %rd811, %rd98, %rd809;
ld.shared.u64 %rd812, [%rd811];
mul.wide.u32 %rd813, %r99, 8;
add.s64 %rd814, %rd98, %rd813;
ld.shared.u64 %rd815, [%rd814];
st.shared.u64 [%rd811], %rd815;
st.shared.u64 [%rd814], %rd812;
add.s64 %rd817, %rd99, %rd802;
ld.shared.u8 %rs221, [%rd817];
st.shared.u8 [%rd817], %rs12;
st.shared.u8 [%rd801], %rs221;

BB28_156:
bar.sync 0;
ld.shared.u16 %rs222, [%rd113];
ld.shared.u16 %rs223, [%rd113+2];

	{ cvt.f32.f16 %f57, %rs222;}


	
	{ cvt.f32.f16 %f58, %rs223;}


	setp.leu.f32	%p119, %f57, %f58;
@%p119 bra BB28_158;

cvt.u64.u32	%rd822, %r87;
add.s64 %rd824, %rd99, %rd822;
ld.shared.u8 %rs224, [%rd824];
setp.ne.s16	%p120, %rs224, 0;
@%p120 bra BB28_160;

BB28_158:
cvt.u64.u32	%rd825, %r87;
add.s64 %rd827, %rd99, %rd825;
ld.shared.u8 %rs13, [%rd827+1];
setp.eq.s16	%p121, %rs13, 0;
@%p121 bra BB28_160;

ld.shared.u16 %rs225, [%rd113];
ld.shared.u16 %rs226, [%rd113+2];
st.shared.u16 [%rd113], %rs226;
st.shared.u16 [%rd113+2], %rs225;
mul.wide.u32 %rd832, %r87, 8;
add.s64 %rd834, %rd98, %rd832;
ld.shared.u64 %rd835, [%rd834];
ld.shared.u64 %rd836, [%rd834+8];
st.shared.u64 [%rd834], %rd836;
st.shared.u64 [%rd834+8], %rd835;
ld.shared.u8 %rs227, [%rd827];
st.shared.u8 [%rd827], %rs13;
st.shared.u8 [%rd827+1], %rs227;

BB28_160:
mov.u32 %r603, %tid.x;
ld.param.u64 %rd878, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
cvt.s64.s32	%rd877, %r603;
setp.lt.u64	%p123, %rd877, %rd878;
bar.sync 0;
@!%p123 bra BB28_162;
bra.uni BB28_161;

BB28_161:
mov.u32 %r607, %tid.x;
mov.u32 %r606, %tid.x;
cvt.s64.s32	%rd880, %r606;
mul.lo.s64 %rd841, %rd880, %rd54;
add.s64 %rd842, %rd841, %rd25;
ld.local.u64 %rd843, [%rd2];
shl.b64 %rd844, %rd842, 1;
add.s64 %rd845, %rd843, %rd844;
mul.wide.s32 %rd846, %r606, 2;
add.s64 %rd848, %rd96, %rd846;
ld.shared.u16 %rs228, [%rd848];
st.u16 [%rd845], %rs228;
mul.wide.s32 %rd849, %r606, 8;
add.s64 %rd851, %rd98, %rd849;
ld.shared.u64 %rd852, [%rd851];
mul.lo.s64 %rd853, %rd880, %rd55;
add.s64 %rd854, %rd853, %rd42;
ld.local.u64 %rd855, [%rd3];
shl.b64 %rd856, %rd854, 3;
add.s64 %rd857, %rd855, %rd856;
st.u64 [%rd857], %rd852;

BB28_162:
mov.u32 %r609, %tid.x;
add.s32 %r608, %r609, 64;
ld.param.u64 %rd885, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
cvt.s64.s32	%rd884, %r608;
setp.ge.u64	%p124, %rd884, %rd885;
@%p124 bra BB28_164;

mov.u32 %r605, %tid.x;
add.s32 %r604, %r605, 64;
cvt.s64.s32	%rd879, %r604;
mul.lo.s64 %rd860, %rd879, %rd54;
add.s64 %rd861, %rd860, %rd25;
ld.local.u64 %rd862, [%rd2];
shl.b64 %rd863, %rd861, 1;
add.s64 %rd864, %rd862, %rd863;
mul.wide.s32 %rd865, %r605, 2;
add.s64 %rd867, %rd96, %rd865;
ld.shared.u16 %rs229, [%rd867+128];
st.u16 [%rd864], %rs229;
mul.wide.s32 %rd868, %r605, 8;
add.s64 %rd870, %rd98, %rd868;
ld.shared.u64 %rd871, [%rd870+512];
mul.lo.s64 %rd872, %rd879, %rd55;
add.s64 %rd873, %rd872, %rd42;
ld.local.u64 %rd874, [%rd3];
shl.b64 %rd875, %rd873, 3;
add.s64 %rd876, %rd874, %rd875;
st.u64 [%rd876], %rd871;

BB28_164:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot29[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<125>;
.reg .b16 %rs<232>;
.reg .f32 %f<59>;
.reg .b32 %r<635>;
.reg .b64 %rd<913>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd912, __local_depot29;
cvta.local.u64 %SP, %rd912;
ld.param.u64 %rd52, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u64 %rd53, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u64 %rd54, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u64 %rd55, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 416;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r610, 0;
mov.pred %p4, 0;
@%p4 bra BB29_2;

BB29_1:
mul.wide.s32 %rd58, %r610, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r610, %r610, 1;
setp.lt.u32	%p5, %r610, 52;
@%p5 bra BB29_1;

BB29_2:
mov.u32 %r611, 0;
@%p4 bra BB29_4;

BB29_3:
mul.wide.s32 %rd62, %r611, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r611, %r611, 1;
setp.lt.u32	%p7, %r611, 52;
@%p7 bra BB29_3;

BB29_4:
mov.u32 %r71, %nctaid.y;
mov.u32 %r72, %ctaid.z;
mov.u32 %r73, %ctaid.y;
mad.lo.s32 %r74, %r71, %r72, %r73;
mov.u32 %r75, %nctaid.x;
mov.u32 %r76, %ctaid.x;
mad.lo.s32 %r77, %r74, %r75, %r76;
cvt.u64.u32	%rd8, %r77;
setp.ge.u64	%p8, %rd8, %rd52;
@%p8 bra BB29_164;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r612, %r5, -1;
mov.u64 %rd66, 0;
setp.lt.s32	%p9, %r612, 1;
mov.u64 %rd900, %rd8;
mov.u64 %rd908, %rd66;
@%p9 bra BB29_11;

mul.wide.s32 %rd68, %r5, 8;
add.s64 %rd886, %rd2, %rd68;
mov.u64 %rd909, 0;
mov.u64 %rd901, %rd8;

BB29_7:
ld.local.u64 %rd14, [%rd886];
or.b64 %rd69, %rd901, %rd14;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p10, %rd70, 0;
@%p10 bra BB29_9;
bra.uni BB29_8;

BB29_9:
cvt.u32.u64	%r78, %rd14;
cvt.u32.u64	%r79, %rd901;
div.u32 %r80, %r79, %r78;
rem.u32 %r81, %r79, %r78;
cvt.u64.u32	%rd902, %r80;
cvt.u64.u32	%rd887, %r81;
bra.uni BB29_10;

BB29_8:
div.u64 %rd902, %rd901, %rd14;
rem.u64 %rd887, %rd901, %rd14;

BB29_10:
mov.u64 %rd901, %rd902;
ld.local.u64 %rd71, [%rd886+200];
mul.lo.s64 %rd72, %rd71, %rd887;
add.s64 %rd909, %rd72, %rd909;
add.s64 %rd886, %rd886, -8;
add.s32 %r612, %r612, -1;
setp.gt.s32	%p11, %r612, 0;
mov.u64 %rd894, %rd901;
mov.u64 %rd900, %rd894;
mov.u64 %rd903, %rd909;
mov.u64 %rd908, %rd903;
@%p11 bra BB29_7;

BB29_11:
mov.u64 %rd24, %rd908;
mov.u64 %rd23, %rd900;
ld.local.u64 %rd74, [%rd2+208];
mul.lo.s64 %rd75, %rd74, %rd23;
add.s64 %rd25, %rd75, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r613, %r9, -1;
setp.lt.s32	%p12, %r613, 1;
mov.u64 %rd897, %rd8;
mov.u64 %rd906, %rd66;
@%p12 bra BB29_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd888, %rd3, %rd77;
mov.u64 %rd907, 0;
mov.u64 %rd898, %rd8;

BB29_13:
ld.local.u64 %rd31, [%rd888];
or.b64 %rd78, %rd898, %rd31;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p13, %rd79, 0;
@%p13 bra BB29_15;
bra.uni BB29_14;

BB29_15:
cvt.u32.u64	%r82, %rd31;
cvt.u32.u64	%r83, %rd898;
div.u32 %r84, %r83, %r82;
rem.u32 %r85, %r83, %r82;
cvt.u64.u32	%rd899, %r84;
cvt.u64.u32	%rd889, %r85;
bra.uni BB29_16;

BB29_14:
div.u64 %rd899, %rd898, %rd31;
rem.u64 %rd889, %rd898, %rd31;

BB29_16:
mov.u64 %rd898, %rd899;
ld.local.u64 %rd80, [%rd888+200];
mul.lo.s64 %rd81, %rd80, %rd889;
add.s64 %rd907, %rd81, %rd907;
add.s64 %rd888, %rd888, -8;
add.s32 %r613, %r613, -1;
setp.gt.s32	%p14, %r613, 0;
mov.u64 %rd897, %rd898;
mov.u64 %rd906, %rd907;
@%p14 bra BB29_13;

BB29_17:
ld.local.u64 %rd82, [%rd3+208];
mul.lo.s64 %rd83, %rd82, %rd897;
add.s64 %rd42, %rd83, %rd906;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd53;
@%p1 bra BB29_19;
bra.uni BB29_18;

BB29_19:
mul.lo.s64 %rd84, %rd43, %rd54;
add.s64 %rd85, %rd84, %rd25;
ld.local.u64 %rd86, [%rd2];
shl.b64 %rd87, %rd85, 1;
add.s64 %rd88, %rd86, %rd87;
ld.u16 %rs230, [%rd88];
bra.uni BB29_20;

BB29_18:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs230, %f1;}



BB29_20:
mov.u64 %rd910, 0;
setp.ge.u64	%p15, %rd43, %rd53;
@%p15 bra BB29_22;

mul.lo.s64 %rd90, %rd43, %rd55;
add.s64 %rd91, %rd90, %rd42;
ld.local.u64 %rd92, [%rd3];
shl.b64 %rd93, %rd91, 3;
add.s64 %rd94, %rd92, %rd93;
ld.u64 %rd910, [%rd94];

BB29_22:
add.s32 %r86, %r13, 64;
selp.u16	%rs15, 1, 0, %p1;
shl.b64 %rd95, %rd43, 1;
mov.u64 %rd96, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd96, %rd95;
st.shared.u16 [%rd46], %rs230;
shl.b64 %rd97, %rd43, 3;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd98, %rd97;
st.shared.u64 [%rd47], %rd910;
mov.u64 %rd99, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd99, %rd43;
st.shared.u8 [%rd48], %rs15;
cvt.s64.s32	%rd49, %r86;
setp.lt.u64	%p2, %rd49, %rd53;
@%p2 bra BB29_24;
bra.uni BB29_23;

BB29_24:
mul.lo.s64 %rd100, %rd49, %rd54;
add.s64 %rd101, %rd100, %rd25;
ld.local.u64 %rd102, [%rd2];
shl.b64 %rd103, %rd101, 1;
add.s64 %rd104, %rd102, %rd103;
ld.u16 %rs231, [%rd104];
bra.uni BB29_25;

BB29_23:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs231, %f2;}



BB29_25:
mov.u64 %rd911, 0;
setp.ge.u64	%p16, %rd49, %rd53;
@%p16 bra BB29_27;

mul.lo.s64 %rd106, %rd49, %rd55;
add.s64 %rd107, %rd106, %rd42;
ld.local.u64 %rd108, [%rd3];
shl.b64 %rd109, %rd107, 3;
add.s64 %rd110, %rd108, %rd109;
ld.u64 %rd911, [%rd110];

BB29_27:
selp.u16	%rs17, 1, 0, %p2;
st.shared.u16 [%rd46+128], %rs231;
st.shared.u64 [%rd47+512], %rd911;
st.shared.u8 [%rd48+64], %rs17;
bar.sync 0;
shl.b32 %r87, %r13, 1;
mul.wide.u32 %rd111, %r87, 2;
add.s64 %rd113, %rd96, %rd111;
ld.shared.u16 %rs18, [%rd113];
ld.shared.u16 %rs19, [%rd113+2];

	{ cvt.f32.f16 %f3, %rs18;}


	
	{ cvt.f32.f16 %f4, %rs19;}


	setp.geu.f32	%p17, %f3, %f4;
@%p17 bra BB29_29;

cvt.u64.u32	%rd114, %r87;
add.s64 %rd116, %rd99, %rd114;
ld.shared.u8 %rs20, [%rd116];
mov.u32 %r614, 1;
setp.ne.s16	%p18, %rs20, 0;
@%p18 bra BB29_30;

BB29_29:
cvt.u64.u32	%rd117, %r87;
add.s64 %rd119, %rd99, %rd117;
ld.shared.u8 %rs21, [%rd119+1];
setp.eq.s16	%p19, %rs21, 0;
selp.u32	%r614, 1, 0, %p19;

BB29_30:
and.b32 %r93, %r13, 1;
setp.ne.s32	%p20, %r614, %r93;
@%p20 bra BB29_32;

mul.wide.u32 %rd120, %r87, 8;
add.s64 %rd122, %rd98, %rd120;
cvt.u64.u32	%rd123, %r87;
ld.shared.u16 %rs22, [%rd113];
ld.shared.u16 %rs23, [%rd113+2];
st.shared.u16 [%rd113], %rs23;
st.shared.u16 [%rd113+2], %rs22;
ld.shared.u64 %rd127, [%rd122];
ld.shared.u64 %rd128, [%rd122+8];
st.shared.u64 [%rd122], %rd128;
st.shared.u64 [%rd122+8], %rd127;
add.s64 %rd130, %rd99, %rd123;
ld.shared.u8 %rs24, [%rd130];
ld.shared.u8 %rs25, [%rd130+1];
st.shared.u8 [%rd130], %rs25;
st.shared.u8 [%rd130+1], %rs24;

BB29_32:
bar.sync 0;
sub.s32 %r18, %r87, %r93;
add.s32 %r99, %r18, 2;
mul.wide.u32 %rd131, %r99, 2;
add.s64 %rd133, %rd96, %rd131;
mul.wide.u32 %rd134, %r18, 2;
add.s64 %rd135, %rd96, %rd134;
ld.shared.u16 %rs26, [%rd135];
ld.shared.u16 %rs27, [%rd133];

	{ cvt.f32.f16 %f5, %rs26;}


	
	{ cvt.f32.f16 %f6, %rs27;}


	setp.geu.f32	%p21, %f5, %f6;
@%p21 bra BB29_34;

cvt.u64.u32	%rd136, %r18;
add.s64 %rd138, %rd99, %rd136;
ld.shared.u8 %rs28, [%rd138];
mov.u32 %r615, 1;
setp.ne.s16	%p22, %rs28, 0;
@%p22 bra BB29_35;

BB29_34:
cvt.u64.u32	%rd139, %r99;
add.s64 %rd141, %rd99, %rd139;
ld.shared.u8 %rs29, [%rd141];
setp.eq.s16	%p23, %rs29, 0;
selp.u32	%r615, 1, 0, %p23;

BB29_35:
bfe.u32 %r111, %r13, 1, 1;
setp.ne.s32	%p24, %r615, %r111;
@%p24 bra BB29_37;

mul.wide.u32 %rd142, %r18, 8;
add.s64 %rd144, %rd98, %rd142;
mul.wide.u32 %rd145, %r99, 8;
add.s64 %rd146, %rd98, %rd145;
cvt.u64.u32	%rd147, %r18;
ld.shared.u16 %rs30, [%rd135];
cvt.u64.u32	%rd151, %r99;
ld.shared.u16 %rs31, [%rd133];
st.shared.u16 [%rd135], %rs31;
st.shared.u16 [%rd133], %rs30;
ld.shared.u64 %rd154, [%rd144];
ld.shared.u64 %rd155, [%rd146];
st.shared.u64 [%rd144], %rd155;
st.shared.u64 [%rd146], %rd154;
add.s64 %rd157, %rd99, %rd147;
ld.shared.u8 %rs32, [%rd157];
add.s64 %rd158, %rd99, %rd151;
ld.shared.u8 %rs33, [%rd158];
st.shared.u8 [%rd157], %rs33;
st.shared.u8 [%rd158], %rs32;

BB29_37:
bar.sync 0;
ld.shared.u16 %rs34, [%rd113];
ld.shared.u16 %rs35, [%rd113+2];

	{ cvt.f32.f16 %f7, %rs34;}


	
	{ cvt.f32.f16 %f8, %rs35;}


	setp.geu.f32	%p25, %f7, %f8;
@%p25 bra BB29_39;

cvt.u64.u32	%rd162, %r87;
add.s64 %rd164, %rd99, %rd162;
ld.shared.u8 %rs36, [%rd164];
mov.u32 %r616, 1;
setp.ne.s16	%p26, %rs36, 0;
@%p26 bra BB29_40;

BB29_39:
cvt.u64.u32	%rd165, %r87;
add.s64 %rd167, %rd99, %rd165;
ld.shared.u8 %rs37, [%rd167+1];
setp.eq.s16	%p27, %rs37, 0;
selp.u32	%r616, 1, 0, %p27;

BB29_40:
bfe.u32 %r126, %r13, 1, 1;
setp.ne.s32	%p28, %r616, %r126;
@%p28 bra BB29_42;

cvt.u64.u32	%rd168, %r87;
ld.shared.u16 %rs38, [%rd113];
ld.shared.u16 %rs39, [%rd113+2];
st.shared.u16 [%rd113], %rs39;
st.shared.u16 [%rd113+2], %rs38;
mul.wide.u32 %rd172, %r87, 8;
add.s64 %rd174, %rd98, %rd172;
ld.shared.u64 %rd175, [%rd174];
ld.shared.u64 %rd176, [%rd174+8];
st.shared.u64 [%rd174], %rd176;
st.shared.u64 [%rd174+8], %rd175;
add.s64 %rd178, %rd99, %rd168;
ld.shared.u8 %rs40, [%rd178];
ld.shared.u8 %rs41, [%rd178+1];
st.shared.u8 [%rd178], %rs41;
st.shared.u8 [%rd178+1], %rs40;

BB29_42:
bar.sync 0;
and.b32 %r129, %r13, 3;
sub.s32 %r24, %r87, %r129;
add.s32 %r131, %r24, 4;
mul.wide.u32 %rd179, %r131, 2;
add.s64 %rd181, %rd96, %rd179;
mul.wide.u32 %rd182, %r24, 2;
add.s64 %rd183, %rd96, %rd182;
ld.shared.u16 %rs42, [%rd183];
ld.shared.u16 %rs43, [%rd181];

	{ cvt.f32.f16 %f9, %rs42;}


	
	{ cvt.f32.f16 %f10, %rs43;}


	setp.geu.f32	%p29, %f9, %f10;
@%p29 bra BB29_44;

cvt.u64.u32	%rd184, %r24;
add.s64 %rd186, %rd99, %rd184;
ld.shared.u8 %rs44, [%rd186];
mov.u32 %r617, 1;
setp.ne.s16	%p30, %rs44, 0;
@%p30 bra BB29_45;

BB29_44:
cvt.u64.u32	%rd187, %r131;
add.s64 %rd189, %rd99, %rd187;
ld.shared.u8 %rs45, [%rd189];
setp.eq.s16	%p31, %rs45, 0;
selp.u32	%r617, 1, 0, %p31;

BB29_45:
bfe.u32 %r143, %r13, 2, 1;
setp.ne.s32	%p32, %r617, %r143;
@%p32 bra BB29_47;

mul.wide.u32 %rd190, %r24, 8;
add.s64 %rd192, %rd98, %rd190;
mul.wide.u32 %rd193, %r131, 8;
add.s64 %rd194, %rd98, %rd193;
cvt.u64.u32	%rd195, %r24;
ld.shared.u16 %rs46, [%rd183];
cvt.u64.u32	%rd199, %r131;
ld.shared.u16 %rs47, [%rd181];
st.shared.u16 [%rd183], %rs47;
st.shared.u16 [%rd181], %rs46;
ld.shared.u64 %rd202, [%rd192];
ld.shared.u64 %rd203, [%rd194];
st.shared.u64 [%rd192], %rd203;
st.shared.u64 [%rd194], %rd202;
add.s64 %rd205, %rd99, %rd195;
ld.shared.u8 %rs48, [%rd205];
add.s64 %rd206, %rd99, %rd199;
ld.shared.u8 %rs49, [%rd206];
st.shared.u8 [%rd205], %rs49;
st.shared.u8 [%rd206], %rs48;

BB29_47:
bar.sync 0;
ld.shared.u16 %rs50, [%rd135];
ld.shared.u16 %rs51, [%rd133];

	{ cvt.f32.f16 %f11, %rs50;}


	
	{ cvt.f32.f16 %f12, %rs51;}


	setp.geu.f32	%p33, %f11, %f12;
@%p33 bra BB29_49;

cvt.u64.u32	%rd212, %r18;
add.s64 %rd214, %rd99, %rd212;
ld.shared.u8 %rs52, [%rd214];
mov.u32 %r618, 1;
setp.ne.s16	%p34, %rs52, 0;
@%p34 bra BB29_50;

BB29_49:
cvt.u64.u32	%rd215, %r99;
add.s64 %rd217, %rd99, %rd215;
ld.shared.u8 %rs53, [%rd217];
setp.eq.s16	%p35, %rs53, 0;
selp.u32	%r618, 1, 0, %p35;

BB29_50:
bfe.u32 %r166, %r13, 2, 1;
setp.ne.s32	%p36, %r618, %r166;
@%p36 bra BB29_52;

cvt.u64.u32	%rd218, %r18;
ld.shared.u16 %rs54, [%rd135];
cvt.u64.u32	%rd222, %r99;
ld.shared.u16 %rs55, [%rd133];
st.shared.u16 [%rd135], %rs55;
st.shared.u16 [%rd133], %rs54;
mul.wide.u32 %rd225, %r18, 8;
add.s64 %rd227, %rd98, %rd225;
ld.shared.u64 %rd228, [%rd227];
mul.wide.u32 %rd229, %r99, 8;
add.s64 %rd230, %rd98, %rd229;
ld.shared.u64 %rd231, [%rd230];
st.shared.u64 [%rd227], %rd231;
st.shared.u64 [%rd230], %rd228;
add.s64 %rd233, %rd99, %rd218;
ld.shared.u8 %rs56, [%rd233];
add.s64 %rd234, %rd99, %rd222;
ld.shared.u8 %rs57, [%rd234];
st.shared.u8 [%rd233], %rs57;
st.shared.u8 [%rd234], %rs56;

BB29_52:
bar.sync 0;
ld.shared.u16 %rs58, [%rd113];
ld.shared.u16 %rs59, [%rd113+2];

	{ cvt.f32.f16 %f13, %rs58;}


	
	{ cvt.f32.f16 %f14, %rs59;}


	setp.geu.f32	%p37, %f13, %f14;
@%p37 bra BB29_54;

cvt.u64.u32	%rd238, %r87;
add.s64 %rd240, %rd99, %rd238;
ld.shared.u8 %rs60, [%rd240];
mov.u32 %r619, 1;
setp.ne.s16	%p38, %rs60, 0;
@%p38 bra BB29_55;

BB29_54:
cvt.u64.u32	%rd241, %r87;
add.s64 %rd243, %rd99, %rd241;
ld.shared.u8 %rs61, [%rd243+1];
setp.eq.s16	%p39, %rs61, 0;
selp.u32	%r619, 1, 0, %p39;

BB29_55:
bfe.u32 %r180, %r13, 2, 1;
setp.ne.s32	%p40, %r619, %r180;
@%p40 bra BB29_57;

cvt.u64.u32	%rd244, %r87;
ld.shared.u16 %rs62, [%rd113];
ld.shared.u16 %rs63, [%rd113+2];
st.shared.u16 [%rd113], %rs63;
st.shared.u16 [%rd113+2], %rs62;
mul.wide.u32 %rd248, %r87, 8;
add.s64 %rd250, %rd98, %rd248;
ld.shared.u64 %rd251, [%rd250];
ld.shared.u64 %rd252, [%rd250+8];
st.shared.u64 [%rd250], %rd252;
st.shared.u64 [%rd250+8], %rd251;
add.s64 %rd254, %rd99, %rd244;
ld.shared.u8 %rs64, [%rd254];
ld.shared.u8 %rs65, [%rd254+1];
st.shared.u8 [%rd254], %rs65;
st.shared.u8 [%rd254+1], %rs64;

BB29_57:
bar.sync 0;
and.b32 %r183, %r13, 7;
sub.s32 %r32, %r87, %r183;
add.s32 %r185, %r32, 8;
mul.wide.u32 %rd255, %r185, 2;
add.s64 %rd257, %rd96, %rd255;
mul.wide.u32 %rd258, %r32, 2;
add.s64 %rd259, %rd96, %rd258;
ld.shared.u16 %rs66, [%rd259];
ld.shared.u16 %rs67, [%rd257];

	{ cvt.f32.f16 %f15, %rs66;}


	
	{ cvt.f32.f16 %f16, %rs67;}


	setp.geu.f32	%p41, %f15, %f16;
@%p41 bra BB29_59;

cvt.u64.u32	%rd260, %r32;
add.s64 %rd262, %rd99, %rd260;
ld.shared.u8 %rs68, [%rd262];
mov.u32 %r620, 1;
setp.ne.s16	%p42, %rs68, 0;
@%p42 bra BB29_60;

BB29_59:
cvt.u64.u32	%rd263, %r185;
add.s64 %rd265, %rd99, %rd263;
ld.shared.u8 %rs69, [%rd265];
setp.eq.s16	%p43, %rs69, 0;
selp.u32	%r620, 1, 0, %p43;

BB29_60:
bfe.u32 %r197, %r13, 3, 1;
setp.ne.s32	%p44, %r620, %r197;
@%p44 bra BB29_62;

mul.wide.u32 %rd266, %r32, 8;
add.s64 %rd268, %rd98, %rd266;
mul.wide.u32 %rd269, %r185, 8;
add.s64 %rd270, %rd98, %rd269;
cvt.u64.u32	%rd271, %r32;
ld.shared.u16 %rs70, [%rd259];
cvt.u64.u32	%rd275, %r185;
ld.shared.u16 %rs71, [%rd257];
st.shared.u16 [%rd259], %rs71;
st.shared.u16 [%rd257], %rs70;
ld.shared.u64 %rd278, [%rd268];
ld.shared.u64 %rd279, [%rd270];
st.shared.u64 [%rd268], %rd279;
st.shared.u64 [%rd270], %rd278;
add.s64 %rd281, %rd99, %rd271;
ld.shared.u8 %rs72, [%rd281];
add.s64 %rd282, %rd99, %rd275;
ld.shared.u8 %rs73, [%rd282];
st.shared.u8 [%rd281], %rs73;
st.shared.u8 [%rd282], %rs72;

BB29_62:
bar.sync 0;
ld.shared.u16 %rs74, [%rd183];
ld.shared.u16 %rs75, [%rd181];

	{ cvt.f32.f16 %f17, %rs74;}


	
	{ cvt.f32.f16 %f18, %rs75;}


	setp.geu.f32	%p45, %f17, %f18;
@%p45 bra BB29_64;

cvt.u64.u32	%rd288, %r24;
add.s64 %rd290, %rd99, %rd288;
ld.shared.u8 %rs76, [%rd290];
mov.u32 %r621, 1;
setp.ne.s16	%p46, %rs76, 0;
@%p46 bra BB29_65;

BB29_64:
cvt.u64.u32	%rd291, %r131;
add.s64 %rd293, %rd99, %rd291;
ld.shared.u8 %rs77, [%rd293];
setp.eq.s16	%p47, %rs77, 0;
selp.u32	%r621, 1, 0, %p47;

BB29_65:
bfe.u32 %r220, %r13, 3, 1;
setp.ne.s32	%p48, %r621, %r220;
@%p48 bra BB29_67;

cvt.u64.u32	%rd294, %r24;
ld.shared.u16 %rs78, [%rd183];
cvt.u64.u32	%rd298, %r131;
ld.shared.u16 %rs79, [%rd181];
st.shared.u16 [%rd183], %rs79;
st.shared.u16 [%rd181], %rs78;
mul.wide.u32 %rd301, %r24, 8;
add.s64 %rd303, %rd98, %rd301;
ld.shared.u64 %rd304, [%rd303];
mul.wide.u32 %rd305, %r131, 8;
add.s64 %rd306, %rd98, %rd305;
ld.shared.u64 %rd307, [%rd306];
st.shared.u64 [%rd303], %rd307;
st.shared.u64 [%rd306], %rd304;
add.s64 %rd309, %rd99, %rd294;
ld.shared.u8 %rs80, [%rd309];
add.s64 %rd310, %rd99, %rd298;
ld.shared.u8 %rs81, [%rd310];
st.shared.u8 [%rd309], %rs81;
st.shared.u8 [%rd310], %rs80;

BB29_67:
bar.sync 0;
ld.shared.u16 %rs82, [%rd135];
ld.shared.u16 %rs83, [%rd133];

	{ cvt.f32.f16 %f19, %rs82;}


	
	{ cvt.f32.f16 %f20, %rs83;}


	setp.geu.f32	%p49, %f19, %f20;
@%p49 bra BB29_69;

cvt.u64.u32	%rd316, %r18;
add.s64 %rd318, %rd99, %rd316;
ld.shared.u8 %rs84, [%rd318];
mov.u32 %r622, 1;
setp.ne.s16	%p50, %rs84, 0;
@%p50 bra BB29_70;

BB29_69:
cvt.u64.u32	%rd319, %r99;
add.s64 %rd321, %rd99, %rd319;
ld.shared.u8 %rs85, [%rd321];
setp.eq.s16	%p51, %rs85, 0;
selp.u32	%r622, 1, 0, %p51;

BB29_70:
bfe.u32 %r242, %r13, 3, 1;
setp.ne.s32	%p52, %r622, %r242;
@%p52 bra BB29_72;

cvt.u64.u32	%rd322, %r18;
ld.shared.u16 %rs86, [%rd135];
cvt.u64.u32	%rd326, %r99;
ld.shared.u16 %rs87, [%rd133];
st.shared.u16 [%rd135], %rs87;
st.shared.u16 [%rd133], %rs86;
mul.wide.u32 %rd329, %r18, 8;
add.s64 %rd331, %rd98, %rd329;
ld.shared.u64 %rd332, [%rd331];
mul.wide.u32 %rd333, %r99, 8;
add.s64 %rd334, %rd98, %rd333;
ld.shared.u64 %rd335, [%rd334];
st.shared.u64 [%rd331], %rd335;
st.shared.u64 [%rd334], %rd332;
add.s64 %rd337, %rd99, %rd322;
ld.shared.u8 %rs88, [%rd337];
add.s64 %rd338, %rd99, %rd326;
ld.shared.u8 %rs89, [%rd338];
st.shared.u8 [%rd337], %rs89;
st.shared.u8 [%rd338], %rs88;

BB29_72:
bar.sync 0;
ld.shared.u16 %rs90, [%rd113];
ld.shared.u16 %rs91, [%rd113+2];

	{ cvt.f32.f16 %f21, %rs90;}


	
	{ cvt.f32.f16 %f22, %rs91;}


	setp.geu.f32	%p53, %f21, %f22;
@%p53 bra BB29_74;

cvt.u64.u32	%rd342, %r87;
add.s64 %rd344, %rd99, %rd342;
ld.shared.u8 %rs92, [%rd344];
mov.u32 %r623, 1;
setp.ne.s16	%p54, %rs92, 0;
@%p54 bra BB29_75;

BB29_74:
cvt.u64.u32	%rd345, %r87;
add.s64 %rd347, %rd99, %rd345;
ld.shared.u8 %rs93, [%rd347+1];
setp.eq.s16	%p55, %rs93, 0;
selp.u32	%r623, 1, 0, %p55;

BB29_75:
bfe.u32 %r256, %r13, 3, 1;
setp.ne.s32	%p56, %r623, %r256;
@%p56 bra BB29_77;

cvt.u64.u32	%rd348, %r87;
ld.shared.u16 %rs94, [%rd113];
ld.shared.u16 %rs95, [%rd113+2];
st.shared.u16 [%rd113], %rs95;
st.shared.u16 [%rd113+2], %rs94;
mul.wide.u32 %rd352, %r87, 8;
add.s64 %rd354, %rd98, %rd352;
ld.shared.u64 %rd355, [%rd354];
ld.shared.u64 %rd356, [%rd354+8];
st.shared.u64 [%rd354], %rd356;
st.shared.u64 [%rd354+8], %rd355;
add.s64 %rd358, %rd99, %rd348;
ld.shared.u8 %rs96, [%rd358];
ld.shared.u8 %rs97, [%rd358+1];
st.shared.u8 [%rd358], %rs97;
st.shared.u8 [%rd358+1], %rs96;

BB29_77:
bar.sync 0;
and.b32 %r259, %r13, 15;
sub.s32 %r42, %r87, %r259;
add.s32 %r261, %r42, 16;
mul.wide.u32 %rd359, %r261, 2;
add.s64 %rd361, %rd96, %rd359;
mul.wide.u32 %rd362, %r42, 2;
add.s64 %rd363, %rd96, %rd362;
ld.shared.u16 %rs98, [%rd363];
ld.shared.u16 %rs99, [%rd361];

	{ cvt.f32.f16 %f23, %rs98;}


	
	{ cvt.f32.f16 %f24, %rs99;}


	setp.geu.f32	%p57, %f23, %f24;
@%p57 bra BB29_79;

cvt.u64.u32	%rd364, %r42;
add.s64 %rd366, %rd99, %rd364;
ld.shared.u8 %rs100, [%rd366];
mov.u32 %r624, 1;
setp.ne.s16	%p58, %rs100, 0;
@%p58 bra BB29_80;

BB29_79:
cvt.u64.u32	%rd367, %r261;
add.s64 %rd369, %rd99, %rd367;
ld.shared.u8 %rs101, [%rd369];
setp.eq.s16	%p59, %rs101, 0;
selp.u32	%r624, 1, 0, %p59;

BB29_80:
bfe.u32 %r273, %r13, 4, 1;
setp.ne.s32	%p60, %r624, %r273;
@%p60 bra BB29_82;

mul.wide.u32 %rd370, %r42, 8;
add.s64 %rd372, %rd98, %rd370;
mul.wide.u32 %rd373, %r261, 8;
add.s64 %rd374, %rd98, %rd373;
cvt.u64.u32	%rd375, %r42;
ld.shared.u16 %rs102, [%rd363];
cvt.u64.u32	%rd379, %r261;
ld.shared.u16 %rs103, [%rd361];
st.shared.u16 [%rd363], %rs103;
st.shared.u16 [%rd361], %rs102;
ld.shared.u64 %rd382, [%rd372];
ld.shared.u64 %rd383, [%rd374];
st.shared.u64 [%rd372], %rd383;
st.shared.u64 [%rd374], %rd382;
add.s64 %rd385, %rd99, %rd375;
ld.shared.u8 %rs104, [%rd385];
add.s64 %rd386, %rd99, %rd379;
ld.shared.u8 %rs105, [%rd386];
st.shared.u8 [%rd385], %rs105;
st.shared.u8 [%rd386], %rs104;

BB29_82:
bar.sync 0;
ld.shared.u16 %rs106, [%rd259];
ld.shared.u16 %rs107, [%rd257];

	{ cvt.f32.f16 %f25, %rs106;}


	
	{ cvt.f32.f16 %f26, %rs107;}


	setp.geu.f32	%p61, %f25, %f26;
@%p61 bra BB29_84;

cvt.u64.u32	%rd392, %r32;
add.s64 %rd394, %rd99, %rd392;
ld.shared.u8 %rs108, [%rd394];
mov.u32 %r625, 1;
setp.ne.s16	%p62, %rs108, 0;
@%p62 bra BB29_85;

BB29_84:
cvt.u64.u32	%rd395, %r185;
add.s64 %rd397, %rd99, %rd395;
ld.shared.u8 %rs109, [%rd397];
setp.eq.s16	%p63, %rs109, 0;
selp.u32	%r625, 1, 0, %p63;

BB29_85:
bfe.u32 %r296, %r13, 4, 1;
setp.ne.s32	%p64, %r625, %r296;
@%p64 bra BB29_87;

cvt.u64.u32	%rd398, %r32;
ld.shared.u16 %rs110, [%rd259];
cvt.u64.u32	%rd402, %r185;
ld.shared.u16 %rs111, [%rd257];
st.shared.u16 [%rd259], %rs111;
st.shared.u16 [%rd257], %rs110;
mul.wide.u32 %rd405, %r32, 8;
add.s64 %rd407, %rd98, %rd405;
ld.shared.u64 %rd408, [%rd407];
mul.wide.u32 %rd409, %r185, 8;
add.s64 %rd410, %rd98, %rd409;
ld.shared.u64 %rd411, [%rd410];
st.shared.u64 [%rd407], %rd411;
st.shared.u64 [%rd410], %rd408;
add.s64 %rd413, %rd99, %rd398;
ld.shared.u8 %rs112, [%rd413];
add.s64 %rd414, %rd99, %rd402;
ld.shared.u8 %rs113, [%rd414];
st.shared.u8 [%rd413], %rs113;
st.shared.u8 [%rd414], %rs112;

BB29_87:
bar.sync 0;
ld.shared.u16 %rs114, [%rd183];
ld.shared.u16 %rs115, [%rd181];

	{ cvt.f32.f16 %f27, %rs114;}


	
	{ cvt.f32.f16 %f28, %rs115;}


	setp.geu.f32	%p65, %f27, %f28;
@%p65 bra BB29_89;

cvt.u64.u32	%rd420, %r24;
add.s64 %rd422, %rd99, %rd420;
ld.shared.u8 %rs116, [%rd422];
mov.u32 %r626, 1;
setp.ne.s16	%p66, %rs116, 0;
@%p66 bra BB29_90;

BB29_89:
cvt.u64.u32	%rd423, %r131;
add.s64 %rd425, %rd99, %rd423;
ld.shared.u8 %rs117, [%rd425];
setp.eq.s16	%p67, %rs117, 0;
selp.u32	%r626, 1, 0, %p67;

BB29_90:
bfe.u32 %r318, %r13, 4, 1;
setp.ne.s32	%p68, %r626, %r318;
@%p68 bra BB29_92;

cvt.u64.u32	%rd426, %r24;
ld.shared.u16 %rs118, [%rd183];
cvt.u64.u32	%rd430, %r131;
ld.shared.u16 %rs119, [%rd181];
st.shared.u16 [%rd183], %rs119;
st.shared.u16 [%rd181], %rs118;
mul.wide.u32 %rd433, %r24, 8;
add.s64 %rd435, %rd98, %rd433;
ld.shared.u64 %rd436, [%rd435];
mul.wide.u32 %rd437, %r131, 8;
add.s64 %rd438, %rd98, %rd437;
ld.shared.u64 %rd439, [%rd438];
st.shared.u64 [%rd435], %rd439;
st.shared.u64 [%rd438], %rd436;
add.s64 %rd441, %rd99, %rd426;
ld.shared.u8 %rs120, [%rd441];
add.s64 %rd442, %rd99, %rd430;
ld.shared.u8 %rs121, [%rd442];
st.shared.u8 [%rd441], %rs121;
st.shared.u8 [%rd442], %rs120;

BB29_92:
bar.sync 0;
ld.shared.u16 %rs122, [%rd135];
ld.shared.u16 %rs123, [%rd133];

	{ cvt.f32.f16 %f29, %rs122;}


	
	{ cvt.f32.f16 %f30, %rs123;}


	setp.geu.f32	%p69, %f29, %f30;
@%p69 bra BB29_94;

cvt.u64.u32	%rd448, %r18;
add.s64 %rd450, %rd99, %rd448;
ld.shared.u8 %rs124, [%rd450];
mov.u32 %r627, 1;
setp.ne.s16	%p70, %rs124, 0;
@%p70 bra BB29_95;

BB29_94:
cvt.u64.u32	%rd451, %r99;
add.s64 %rd453, %rd99, %rd451;
ld.shared.u8 %rs125, [%rd453];
setp.eq.s16	%p71, %rs125, 0;
selp.u32	%r627, 1, 0, %p71;

BB29_95:
bfe.u32 %r340, %r13, 4, 1;
setp.ne.s32	%p72, %r627, %r340;
@%p72 bra BB29_97;

cvt.u64.u32	%rd454, %r18;
ld.shared.u16 %rs126, [%rd135];
cvt.u64.u32	%rd458, %r99;
ld.shared.u16 %rs127, [%rd133];
st.shared.u16 [%rd135], %rs127;
st.shared.u16 [%rd133], %rs126;
mul.wide.u32 %rd461, %r18, 8;
add.s64 %rd463, %rd98, %rd461;
ld.shared.u64 %rd464, [%rd463];
mul.wide.u32 %rd465, %r99, 8;
add.s64 %rd466, %rd98, %rd465;
ld.shared.u64 %rd467, [%rd466];
st.shared.u64 [%rd463], %rd467;
st.shared.u64 [%rd466], %rd464;
add.s64 %rd469, %rd99, %rd454;
ld.shared.u8 %rs128, [%rd469];
add.s64 %rd470, %rd99, %rd458;
ld.shared.u8 %rs129, [%rd470];
st.shared.u8 [%rd469], %rs129;
st.shared.u8 [%rd470], %rs128;

BB29_97:
bar.sync 0;
ld.shared.u16 %rs130, [%rd113];
ld.shared.u16 %rs131, [%rd113+2];

	{ cvt.f32.f16 %f31, %rs130;}


	
	{ cvt.f32.f16 %f32, %rs131;}


	setp.geu.f32	%p73, %f31, %f32;
@%p73 bra BB29_99;

cvt.u64.u32	%rd474, %r87;
add.s64 %rd476, %rd99, %rd474;
ld.shared.u8 %rs132, [%rd476];
mov.u32 %r628, 1;
setp.ne.s16	%p74, %rs132, 0;
@%p74 bra BB29_100;

BB29_99:
cvt.u64.u32	%rd477, %r87;
add.s64 %rd479, %rd99, %rd477;
ld.shared.u8 %rs133, [%rd479+1];
setp.eq.s16	%p75, %rs133, 0;
selp.u32	%r628, 1, 0, %p75;

BB29_100:
bfe.u32 %r354, %r13, 4, 1;
setp.ne.s32	%p76, %r628, %r354;
@%p76 bra BB29_102;

cvt.u64.u32	%rd480, %r87;
ld.shared.u16 %rs134, [%rd113];
ld.shared.u16 %rs135, [%rd113+2];
st.shared.u16 [%rd113], %rs135;
st.shared.u16 [%rd113+2], %rs134;
mul.wide.u32 %rd484, %r87, 8;
add.s64 %rd486, %rd98, %rd484;
ld.shared.u64 %rd487, [%rd486];
ld.shared.u64 %rd488, [%rd486+8];
st.shared.u64 [%rd486], %rd488;
st.shared.u64 [%rd486+8], %rd487;
add.s64 %rd490, %rd99, %rd480;
ld.shared.u8 %rs136, [%rd490];
ld.shared.u8 %rs137, [%rd490+1];
st.shared.u8 [%rd490], %rs137;
st.shared.u8 [%rd490+1], %rs136;

BB29_102:
bar.sync 0;
and.b32 %r357, %r13, 31;
sub.s32 %r54, %r87, %r357;
add.s32 %r359, %r54, 32;
mul.wide.u32 %rd491, %r359, 2;
add.s64 %rd493, %rd96, %rd491;
mul.wide.u32 %rd494, %r54, 2;
add.s64 %rd495, %rd96, %rd494;
ld.shared.u16 %rs138, [%rd495];
ld.shared.u16 %rs139, [%rd493];

	{ cvt.f32.f16 %f33, %rs138;}


	
	{ cvt.f32.f16 %f34, %rs139;}


	setp.geu.f32	%p77, %f33, %f34;
@%p77 bra BB29_104;

cvt.u64.u32	%rd496, %r54;
add.s64 %rd498, %rd99, %rd496;
ld.shared.u8 %rs140, [%rd498];
mov.u32 %r629, 1;
setp.ne.s16	%p78, %rs140, 0;
@%p78 bra BB29_105;

BB29_104:
cvt.u64.u32	%rd499, %r359;
add.s64 %rd501, %rd99, %rd499;
ld.shared.u8 %rs141, [%rd501];
setp.eq.s16	%p79, %rs141, 0;
selp.u32	%r629, 1, 0, %p79;

BB29_105:
bfe.u32 %r371, %r13, 5, 1;
setp.ne.s32	%p80, %r629, %r371;
@%p80 bra BB29_107;

mul.wide.u32 %rd502, %r54, 8;
add.s64 %rd504, %rd98, %rd502;
mul.wide.u32 %rd505, %r359, 8;
add.s64 %rd506, %rd98, %rd505;
cvt.u64.u32	%rd507, %r54;
ld.shared.u16 %rs142, [%rd495];
cvt.u64.u32	%rd511, %r359;
ld.shared.u16 %rs143, [%rd493];
st.shared.u16 [%rd495], %rs143;
st.shared.u16 [%rd493], %rs142;
ld.shared.u64 %rd514, [%rd504];
ld.shared.u64 %rd515, [%rd506];
st.shared.u64 [%rd504], %rd515;
st.shared.u64 [%rd506], %rd514;
add.s64 %rd517, %rd99, %rd507;
ld.shared.u8 %rs144, [%rd517];
add.s64 %rd518, %rd99, %rd511;
ld.shared.u8 %rs145, [%rd518];
st.shared.u8 [%rd517], %rs145;
st.shared.u8 [%rd518], %rs144;

BB29_107:
bar.sync 0;
ld.shared.u16 %rs146, [%rd363];
ld.shared.u16 %rs147, [%rd361];

	{ cvt.f32.f16 %f35, %rs146;}


	
	{ cvt.f32.f16 %f36, %rs147;}


	setp.geu.f32	%p81, %f35, %f36;
@%p81 bra BB29_109;

cvt.u64.u32	%rd524, %r42;
add.s64 %rd526, %rd99, %rd524;
ld.shared.u8 %rs148, [%rd526];
mov.u32 %r630, 1;
setp.ne.s16	%p82, %rs148, 0;
@%p82 bra BB29_110;

BB29_109:
cvt.u64.u32	%rd527, %r261;
add.s64 %rd529, %rd99, %rd527;
ld.shared.u8 %rs149, [%rd529];
setp.eq.s16	%p83, %rs149, 0;
selp.u32	%r630, 1, 0, %p83;

BB29_110:
bfe.u32 %r394, %r13, 5, 1;
setp.ne.s32	%p84, %r630, %r394;
@%p84 bra BB29_112;

cvt.u64.u32	%rd530, %r42;
ld.shared.u16 %rs150, [%rd363];
cvt.u64.u32	%rd534, %r261;
ld.shared.u16 %rs151, [%rd361];
st.shared.u16 [%rd363], %rs151;
st.shared.u16 [%rd361], %rs150;
mul.wide.u32 %rd537, %r42, 8;
add.s64 %rd539, %rd98, %rd537;
ld.shared.u64 %rd540, [%rd539];
mul.wide.u32 %rd541, %r261, 8;
add.s64 %rd542, %rd98, %rd541;
ld.shared.u64 %rd543, [%rd542];
st.shared.u64 [%rd539], %rd543;
st.shared.u64 [%rd542], %rd540;
add.s64 %rd545, %rd99, %rd530;
ld.shared.u8 %rs152, [%rd545];
add.s64 %rd546, %rd99, %rd534;
ld.shared.u8 %rs153, [%rd546];
st.shared.u8 [%rd545], %rs153;
st.shared.u8 [%rd546], %rs152;

BB29_112:
bar.sync 0;
ld.shared.u16 %rs154, [%rd259];
ld.shared.u16 %rs155, [%rd257];

	{ cvt.f32.f16 %f37, %rs154;}


	
	{ cvt.f32.f16 %f38, %rs155;}


	setp.geu.f32	%p85, %f37, %f38;
@%p85 bra BB29_114;

cvt.u64.u32	%rd552, %r32;
add.s64 %rd554, %rd99, %rd552;
ld.shared.u8 %rs156, [%rd554];
mov.u32 %r631, 1;
setp.ne.s16	%p86, %rs156, 0;
@%p86 bra BB29_115;

BB29_114:
cvt.u64.u32	%rd555, %r185;
add.s64 %rd557, %rd99, %rd555;
ld.shared.u8 %rs157, [%rd557];
setp.eq.s16	%p87, %rs157, 0;
selp.u32	%r631, 1, 0, %p87;

BB29_115:
bfe.u32 %r416, %r13, 5, 1;
setp.ne.s32	%p88, %r631, %r416;
@%p88 bra BB29_117;

cvt.u64.u32	%rd558, %r32;
ld.shared.u16 %rs158, [%rd259];
cvt.u64.u32	%rd562, %r185;
ld.shared.u16 %rs159, [%rd257];
st.shared.u16 [%rd259], %rs159;
st.shared.u16 [%rd257], %rs158;
mul.wide.u32 %rd565, %r32, 8;
add.s64 %rd567, %rd98, %rd565;
ld.shared.u64 %rd568, [%rd567];
mul.wide.u32 %rd569, %r185, 8;
add.s64 %rd570, %rd98, %rd569;
ld.shared.u64 %rd571, [%rd570];
st.shared.u64 [%rd567], %rd571;
st.shared.u64 [%rd570], %rd568;
add.s64 %rd573, %rd99, %rd558;
ld.shared.u8 %rs160, [%rd573];
add.s64 %rd574, %rd99, %rd562;
ld.shared.u8 %rs161, [%rd574];
st.shared.u8 [%rd573], %rs161;
st.shared.u8 [%rd574], %rs160;

BB29_117:
bar.sync 0;
ld.shared.u16 %rs162, [%rd183];
ld.shared.u16 %rs163, [%rd181];

	{ cvt.f32.f16 %f39, %rs162;}


	
	{ cvt.f32.f16 %f40, %rs163;}


	setp.geu.f32	%p89, %f39, %f40;
@%p89 bra BB29_119;

cvt.u64.u32	%rd580, %r24;
add.s64 %rd582, %rd99, %rd580;
ld.shared.u8 %rs164, [%rd582];
mov.u32 %r632, 1;
setp.ne.s16	%p90, %rs164, 0;
@%p90 bra BB29_120;

BB29_119:
cvt.u64.u32	%rd583, %r131;
add.s64 %rd585, %rd99, %rd583;
ld.shared.u8 %rs165, [%rd585];
setp.eq.s16	%p91, %rs165, 0;
selp.u32	%r632, 1, 0, %p91;

BB29_120:
bfe.u32 %r438, %r13, 5, 1;
setp.ne.s32	%p92, %r632, %r438;
@%p92 bra BB29_122;

cvt.u64.u32	%rd586, %r24;
ld.shared.u16 %rs166, [%rd183];
cvt.u64.u32	%rd590, %r131;
ld.shared.u16 %rs167, [%rd181];
st.shared.u16 [%rd183], %rs167;
st.shared.u16 [%rd181], %rs166;
mul.wide.u32 %rd593, %r24, 8;
add.s64 %rd595, %rd98, %rd593;
ld.shared.u64 %rd596, [%rd595];
mul.wide.u32 %rd597, %r131, 8;
add.s64 %rd598, %rd98, %rd597;
ld.shared.u64 %rd599, [%rd598];
st.shared.u64 [%rd595], %rd599;
st.shared.u64 [%rd598], %rd596;
add.s64 %rd601, %rd99, %rd586;
ld.shared.u8 %rs168, [%rd601];
add.s64 %rd602, %rd99, %rd590;
ld.shared.u8 %rs169, [%rd602];
st.shared.u8 [%rd601], %rs169;
st.shared.u8 [%rd602], %rs168;

BB29_122:
bar.sync 0;
ld.shared.u16 %rs170, [%rd135];
ld.shared.u16 %rs171, [%rd133];

	{ cvt.f32.f16 %f41, %rs170;}


	
	{ cvt.f32.f16 %f42, %rs171;}


	setp.geu.f32	%p93, %f41, %f42;
@%p93 bra BB29_124;

cvt.u64.u32	%rd608, %r18;
add.s64 %rd610, %rd99, %rd608;
ld.shared.u8 %rs172, [%rd610];
mov.u32 %r633, 1;
setp.ne.s16	%p94, %rs172, 0;
@%p94 bra BB29_125;

BB29_124:
cvt.u64.u32	%rd611, %r99;
add.s64 %rd613, %rd99, %rd611;
ld.shared.u8 %rs173, [%rd613];
setp.eq.s16	%p95, %rs173, 0;
selp.u32	%r633, 1, 0, %p95;

BB29_125:
bfe.u32 %r460, %r13, 5, 1;
setp.ne.s32	%p96, %r633, %r460;
@%p96 bra BB29_127;

cvt.u64.u32	%rd614, %r18;
ld.shared.u16 %rs174, [%rd135];
cvt.u64.u32	%rd618, %r99;
ld.shared.u16 %rs175, [%rd133];
st.shared.u16 [%rd135], %rs175;
st.shared.u16 [%rd133], %rs174;
mul.wide.u32 %rd621, %r18, 8;
add.s64 %rd623, %rd98, %rd621;
ld.shared.u64 %rd624, [%rd623];
mul.wide.u32 %rd625, %r99, 8;
add.s64 %rd626, %rd98, %rd625;
ld.shared.u64 %rd627, [%rd626];
st.shared.u64 [%rd623], %rd627;
st.shared.u64 [%rd626], %rd624;
add.s64 %rd629, %rd99, %rd614;
ld.shared.u8 %rs176, [%rd629];
add.s64 %rd630, %rd99, %rd618;
ld.shared.u8 %rs177, [%rd630];
st.shared.u8 [%rd629], %rs177;
st.shared.u8 [%rd630], %rs176;

BB29_127:
bar.sync 0;
ld.shared.u16 %rs178, [%rd113];
ld.shared.u16 %rs179, [%rd113+2];

	{ cvt.f32.f16 %f43, %rs178;}


	
	{ cvt.f32.f16 %f44, %rs179;}


	setp.geu.f32	%p97, %f43, %f44;
@%p97 bra BB29_129;

cvt.u64.u32	%rd634, %r87;
add.s64 %rd636, %rd99, %rd634;
ld.shared.u8 %rs180, [%rd636];
mov.u32 %r634, 1;
setp.ne.s16	%p98, %rs180, 0;
@%p98 bra BB29_130;

BB29_129:
cvt.u64.u32	%rd637, %r87;
add.s64 %rd639, %rd99, %rd637;
ld.shared.u8 %rs181, [%rd639+1];
setp.eq.s16	%p99, %rs181, 0;
selp.u32	%r634, 1, 0, %p99;

BB29_130:
bfe.u32 %r474, %r13, 5, 1;
setp.ne.s32	%p100, %r634, %r474;
@%p100 bra BB29_132;

cvt.u64.u32	%rd640, %r87;
ld.shared.u16 %rs182, [%rd113];
ld.shared.u16 %rs183, [%rd113+2];
st.shared.u16 [%rd113], %rs183;
st.shared.u16 [%rd113+2], %rs182;
mul.wide.u32 %rd644, %r87, 8;
add.s64 %rd646, %rd98, %rd644;
ld.shared.u64 %rd647, [%rd646];
ld.shared.u64 %rd648, [%rd646+8];
st.shared.u64 [%rd646], %rd648;
st.shared.u64 [%rd646+8], %rd647;
add.s64 %rd650, %rd99, %rd640;
ld.shared.u8 %rs184, [%rd650];
ld.shared.u8 %rs185, [%rd650+1];
st.shared.u8 [%rd650], %rs185;
st.shared.u8 [%rd650+1], %rs184;

BB29_132:
bar.sync 0;
and.b32 %r477, %r13, 63;
sub.s32 %r478, %r87, %r477;
add.s32 %r479, %r478, 64;
mul.wide.u32 %rd651, %r479, 2;
add.s64 %rd653, %rd96, %rd651;
mul.wide.u32 %rd654, %r478, 2;
add.s64 %rd655, %rd96, %rd654;
ld.shared.u16 %rs186, [%rd655];
ld.shared.u16 %rs187, [%rd653];

	{ cvt.f32.f16 %f45, %rs186;}


	
	{ cvt.f32.f16 %f46, %rs187;}


	setp.geu.f32	%p101, %f45, %f46;
@%p101 bra BB29_134;

cvt.u64.u32	%rd656, %r478;
add.s64 %rd658, %rd99, %rd656;
ld.shared.u8 %rs188, [%rd658];
setp.ne.s16	%p102, %rs188, 0;
@%p102 bra BB29_136;

BB29_134:
cvt.u64.u32	%rd659, %r479;
add.s64 %rd661, %rd99, %rd659;
ld.shared.u8 %rs7, [%rd661];
setp.eq.s16	%p103, %rs7, 0;
@%p103 bra BB29_136;

mul.wide.u32 %rd883, %r479, 2;
mov.u64 %rd882, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd881, %rd882, %rd883;
cvt.u64.u32	%rd662, %r478;
ld.shared.u16 %rs189, [%rd655];
ld.shared.u16 %rs190, [%rd881];
st.shared.u16 [%rd655], %rs190;
st.shared.u16 [%rd881], %rs189;
mul.wide.u32 %rd669, %r478, 8;
add.s64 %rd671, %rd98, %rd669;
ld.shared.u64 %rd672, [%rd671];
mul.wide.u32 %rd673, %r479, 8;
add.s64 %rd674, %rd98, %rd673;
ld.shared.u64 %rd675, [%rd674];
st.shared.u64 [%rd671], %rd675;
st.shared.u64 [%rd674], %rd672;
add.s64 %rd677, %rd99, %rd662;
ld.shared.u8 %rs191, [%rd677];
st.shared.u8 [%rd677], %rs7;
st.shared.u8 [%rd661], %rs191;

BB29_136:
bar.sync 0;
ld.shared.u16 %rs192, [%rd495];
ld.shared.u16 %rs193, [%rd493];

	{ cvt.f32.f16 %f47, %rs192;}


	
	{ cvt.f32.f16 %f48, %rs193;}


	setp.geu.f32	%p104, %f47, %f48;
@%p104 bra BB29_138;

cvt.u64.u32	%rd684, %r54;
add.s64 %rd686, %rd99, %rd684;
ld.shared.u8 %rs194, [%rd686];
setp.ne.s16	%p105, %rs194, 0;
@%p105 bra BB29_140;

BB29_138:
cvt.u64.u32	%rd687, %r359;
add.s64 %rd689, %rd99, %rd687;
ld.shared.u8 %rs8, [%rd689];
setp.eq.s16	%p106, %rs8, 0;
@%p106 bra BB29_140;

cvt.u64.u32	%rd690, %r54;
ld.shared.u16 %rs195, [%rd495];
ld.shared.u16 %rs196, [%rd493];
st.shared.u16 [%rd495], %rs196;
st.shared.u16 [%rd493], %rs195;
mul.wide.u32 %rd697, %r54, 8;
add.s64 %rd699, %rd98, %rd697;
ld.shared.u64 %rd700, [%rd699];
mul.wide.u32 %rd701, %r359, 8;
add.s64 %rd702, %rd98, %rd701;
ld.shared.u64 %rd703, [%rd702];
st.shared.u64 [%rd699], %rd703;
st.shared.u64 [%rd702], %rd700;
add.s64 %rd705, %rd99, %rd690;
ld.shared.u8 %rs197, [%rd705];
st.shared.u8 [%rd705], %rs8;
st.shared.u8 [%rd689], %rs197;

BB29_140:
bar.sync 0;
ld.shared.u16 %rs198, [%rd363];
ld.shared.u16 %rs199, [%rd361];

	{ cvt.f32.f16 %f49, %rs198;}


	
	{ cvt.f32.f16 %f50, %rs199;}


	setp.geu.f32	%p107, %f49, %f50;
@%p107 bra BB29_142;

cvt.u64.u32	%rd712, %r42;
add.s64 %rd714, %rd99, %rd712;
ld.shared.u8 %rs200, [%rd714];
setp.ne.s16	%p108, %rs200, 0;
@%p108 bra BB29_144;

BB29_142:
cvt.u64.u32	%rd715, %r261;
add.s64 %rd717, %rd99, %rd715;
ld.shared.u8 %rs9, [%rd717];
setp.eq.s16	%p109, %rs9, 0;
@%p109 bra BB29_144;

cvt.u64.u32	%rd718, %r42;
ld.shared.u16 %rs201, [%rd363];
ld.shared.u16 %rs202, [%rd361];
st.shared.u16 [%rd363], %rs202;
st.shared.u16 [%rd361], %rs201;
mul.wide.u32 %rd725, %r42, 8;
add.s64 %rd727, %rd98, %rd725;
ld.shared.u64 %rd728, [%rd727];
mul.wide.u32 %rd729, %r261, 8;
add.s64 %rd730, %rd98, %rd729;
ld.shared.u64 %rd731, [%rd730];
st.shared.u64 [%rd727], %rd731;
st.shared.u64 [%rd730], %rd728;
add.s64 %rd733, %rd99, %rd718;
ld.shared.u8 %rs203, [%rd733];
st.shared.u8 [%rd733], %rs9;
st.shared.u8 [%rd717], %rs203;

BB29_144:
bar.sync 0;
ld.shared.u16 %rs204, [%rd259];
ld.shared.u16 %rs205, [%rd257];

	{ cvt.f32.f16 %f51, %rs204;}


	
	{ cvt.f32.f16 %f52, %rs205;}


	setp.geu.f32	%p110, %f51, %f52;
@%p110 bra BB29_146;

cvt.u64.u32	%rd740, %r32;
add.s64 %rd742, %rd99, %rd740;
ld.shared.u8 %rs206, [%rd742];
setp.ne.s16	%p111, %rs206, 0;
@%p111 bra BB29_148;

BB29_146:
cvt.u64.u32	%rd743, %r185;
add.s64 %rd745, %rd99, %rd743;
ld.shared.u8 %rs10, [%rd745];
setp.eq.s16	%p112, %rs10, 0;
@%p112 bra BB29_148;

cvt.u64.u32	%rd746, %r32;
ld.shared.u16 %rs207, [%rd259];
ld.shared.u16 %rs208, [%rd257];
st.shared.u16 [%rd259], %rs208;
st.shared.u16 [%rd257], %rs207;
mul.wide.u32 %rd753, %r32, 8;
add.s64 %rd755, %rd98, %rd753;
ld.shared.u64 %rd756, [%rd755];
mul.wide.u32 %rd757, %r185, 8;
add.s64 %rd758, %rd98, %rd757;
ld.shared.u64 %rd759, [%rd758];
st.shared.u64 [%rd755], %rd759;
st.shared.u64 [%rd758], %rd756;
add.s64 %rd761, %rd99, %rd746;
ld.shared.u8 %rs209, [%rd761];
st.shared.u8 [%rd761], %rs10;
st.shared.u8 [%rd745], %rs209;

BB29_148:
bar.sync 0;
ld.shared.u16 %rs210, [%rd183];
ld.shared.u16 %rs211, [%rd181];

	{ cvt.f32.f16 %f53, %rs210;}


	
	{ cvt.f32.f16 %f54, %rs211;}


	setp.geu.f32	%p113, %f53, %f54;
@%p113 bra BB29_150;

cvt.u64.u32	%rd768, %r24;
add.s64 %rd770, %rd99, %rd768;
ld.shared.u8 %rs212, [%rd770];
setp.ne.s16	%p114, %rs212, 0;
@%p114 bra BB29_152;

BB29_150:
cvt.u64.u32	%rd771, %r131;
add.s64 %rd773, %rd99, %rd771;
ld.shared.u8 %rs11, [%rd773];
setp.eq.s16	%p115, %rs11, 0;
@%p115 bra BB29_152;

cvt.u64.u32	%rd774, %r24;
ld.shared.u16 %rs213, [%rd183];
ld.shared.u16 %rs214, [%rd181];
st.shared.u16 [%rd183], %rs214;
st.shared.u16 [%rd181], %rs213;
mul.wide.u32 %rd781, %r24, 8;
add.s64 %rd783, %rd98, %rd781;
ld.shared.u64 %rd784, [%rd783];
mul.wide.u32 %rd785, %r131, 8;
add.s64 %rd786, %rd98, %rd785;
ld.shared.u64 %rd787, [%rd786];
st.shared.u64 [%rd783], %rd787;
st.shared.u64 [%rd786], %rd784;
add.s64 %rd789, %rd99, %rd774;
ld.shared.u8 %rs215, [%rd789];
st.shared.u8 [%rd789], %rs11;
st.shared.u8 [%rd773], %rs215;

BB29_152:
bar.sync 0;
ld.shared.u16 %rs216, [%rd135];
ld.shared.u16 %rs217, [%rd133];

	{ cvt.f32.f16 %f55, %rs216;}


	
	{ cvt.f32.f16 %f56, %rs217;}


	setp.geu.f32	%p116, %f55, %f56;
@%p116 bra BB29_154;

cvt.u64.u32	%rd796, %r18;
add.s64 %rd798, %rd99, %rd796;
ld.shared.u8 %rs218, [%rd798];
setp.ne.s16	%p117, %rs218, 0;
@%p117 bra BB29_156;

BB29_154:
cvt.u64.u32	%rd799, %r99;
add.s64 %rd801, %rd99, %rd799;
ld.shared.u8 %rs12, [%rd801];
setp.eq.s16	%p118, %rs12, 0;
@%p118 bra BB29_156;

cvt.u64.u32	%rd802, %r18;
ld.shared.u16 %rs219, [%rd135];
ld.shared.u16 %rs220, [%rd133];
st.shared.u16 [%rd135], %rs220;
st.shared.u16 [%rd133], %rs219;
mul.wide.u32 %rd809, %r18, 8;
add.s64 %rd811, %rd98, %rd809;
ld.shared.u64 %rd812, [%rd811];
mul.wide.u32 %rd813, %r99, 8;
add.s64 %rd814, %rd98, %rd813;
ld.shared.u64 %rd815, [%rd814];
st.shared.u64 [%rd811], %rd815;
st.shared.u64 [%rd814], %rd812;
add.s64 %rd817, %rd99, %rd802;
ld.shared.u8 %rs221, [%rd817];
st.shared.u8 [%rd817], %rs12;
st.shared.u8 [%rd801], %rs221;

BB29_156:
bar.sync 0;
ld.shared.u16 %rs222, [%rd113];
ld.shared.u16 %rs223, [%rd113+2];

	{ cvt.f32.f16 %f57, %rs222;}


	
	{ cvt.f32.f16 %f58, %rs223;}


	setp.geu.f32	%p119, %f57, %f58;
@%p119 bra BB29_158;

cvt.u64.u32	%rd822, %r87;
add.s64 %rd824, %rd99, %rd822;
ld.shared.u8 %rs224, [%rd824];
setp.ne.s16	%p120, %rs224, 0;
@%p120 bra BB29_160;

BB29_158:
cvt.u64.u32	%rd825, %r87;
add.s64 %rd827, %rd99, %rd825;
ld.shared.u8 %rs13, [%rd827+1];
setp.eq.s16	%p121, %rs13, 0;
@%p121 bra BB29_160;

ld.shared.u16 %rs225, [%rd113];
ld.shared.u16 %rs226, [%rd113+2];
st.shared.u16 [%rd113], %rs226;
st.shared.u16 [%rd113+2], %rs225;
mul.wide.u32 %rd832, %r87, 8;
add.s64 %rd834, %rd98, %rd832;
ld.shared.u64 %rd835, [%rd834];
ld.shared.u64 %rd836, [%rd834+8];
st.shared.u64 [%rd834], %rd836;
st.shared.u64 [%rd834+8], %rd835;
ld.shared.u8 %rs227, [%rd827];
st.shared.u8 [%rd827], %rs13;
st.shared.u8 [%rd827+1], %rs227;

BB29_160:
mov.u32 %r603, %tid.x;
ld.param.u64 %rd878, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
cvt.s64.s32	%rd877, %r603;
setp.lt.u64	%p123, %rd877, %rd878;
bar.sync 0;
@!%p123 bra BB29_162;
bra.uni BB29_161;

BB29_161:
mov.u32 %r607, %tid.x;
mov.u32 %r606, %tid.x;
cvt.s64.s32	%rd880, %r606;
mul.lo.s64 %rd841, %rd880, %rd54;
add.s64 %rd842, %rd841, %rd25;
ld.local.u64 %rd843, [%rd2];
shl.b64 %rd844, %rd842, 1;
add.s64 %rd845, %rd843, %rd844;
mul.wide.s32 %rd846, %r606, 2;
add.s64 %rd848, %rd96, %rd846;
ld.shared.u16 %rs228, [%rd848];
st.u16 [%rd845], %rs228;
mul.wide.s32 %rd849, %r606, 8;
add.s64 %rd851, %rd98, %rd849;
ld.shared.u64 %rd852, [%rd851];
mul.lo.s64 %rd853, %rd880, %rd55;
add.s64 %rd854, %rd853, %rd42;
ld.local.u64 %rd855, [%rd3];
shl.b64 %rd856, %rd854, 3;
add.s64 %rd857, %rd855, %rd856;
st.u64 [%rd857], %rd852;

BB29_162:
mov.u32 %r609, %tid.x;
add.s32 %r608, %r609, 64;
ld.param.u64 %rd885, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi128EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
cvt.s64.s32	%rd884, %r608;
setp.ge.u64	%p124, %rd884, %rd885;
@%p124 bra BB29_164;

mov.u32 %r605, %tid.x;
add.s32 %r604, %r605, 64;
cvt.s64.s32	%rd879, %r604;
mul.lo.s64 %rd860, %rd879, %rd54;
add.s64 %rd861, %rd860, %rd25;
ld.local.u64 %rd862, [%rd2];
shl.b64 %rd863, %rd861, 1;
add.s64 %rd864, %rd862, %rd863;
mul.wide.s32 %rd865, %r605, 2;
add.s64 %rd867, %rd96, %rd865;
ld.shared.u16 %rs229, [%rd867+128];
st.u16 [%rd864], %rs229;
mul.wide.s32 %rd868, %r605, 8;
add.s64 %rd870, %rd98, %rd868;
ld.shared.u64 %rd871, [%rd870+512];
mul.lo.s64 %rd872, %rd879, %rd55;
add.s64 %rd873, %rd872, %rd42;
ld.local.u64 %rd874, [%rd3];
shl.b64 %rd875, %rd873, 3;
add.s64 %rd876, %rd874, %rd875;
st.u64 [%rd876], %rd871;

BB29_164:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot30[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<73>;
.reg .b16 %rs<130>;
.reg .f32 %f<33>;
.reg .b32 %r<335>;
.reg .b64 %rd<556>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[64];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd555, __local_depot30;
cvta.local.u64 %SP, %rd555;
ld.param.u64 %rd52, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u64 %rd53, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u64 %rd54, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u64 %rd55, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 416;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r321, 0;
mov.pred %p4, 0;
@%p4 bra BB30_2;

BB30_1:
mul.wide.s32 %rd58, %r321, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r321, %r321, 1;
setp.lt.u32	%p5, %r321, 52;
@%p5 bra BB30_1;

BB30_2:
mov.u32 %r322, 0;
@%p4 bra BB30_4;

BB30_3:
mul.wide.s32 %rd62, %r322, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r322, %r322, 1;
setp.lt.u32	%p7, %r322, 52;
@%p7 bra BB30_3;

BB30_4:
mov.u32 %r45, %nctaid.y;
mov.u32 %r46, %ctaid.z;
mov.u32 %r47, %ctaid.y;
mad.lo.s32 %r48, %r45, %r46, %r47;
mov.u32 %r49, %nctaid.x;
mov.u32 %r50, %ctaid.x;
mad.lo.s32 %r51, %r48, %r49, %r50;
cvt.u64.u32	%rd8, %r51;
setp.ge.u64	%p8, %rd8, %rd52;
@%p8 bra BB30_101;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r323, %r5, -1;
mov.u64 %rd66, 0;
setp.lt.s32	%p9, %r323, 1;
mov.u64 %rd543, %rd8;
mov.u64 %rd551, %rd66;
@%p9 bra BB30_11;

mul.wide.s32 %rd68, %r5, 8;
add.s64 %rd529, %rd2, %rd68;
mov.u64 %rd552, 0;
mov.u64 %rd544, %rd8;

BB30_7:
ld.local.u64 %rd14, [%rd529];
or.b64 %rd69, %rd544, %rd14;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p10, %rd70, 0;
@%p10 bra BB30_9;
bra.uni BB30_8;

BB30_9:
cvt.u32.u64	%r52, %rd14;
cvt.u32.u64	%r53, %rd544;
div.u32 %r54, %r53, %r52;
rem.u32 %r55, %r53, %r52;
cvt.u64.u32	%rd545, %r54;
cvt.u64.u32	%rd530, %r55;
bra.uni BB30_10;

BB30_8:
div.u64 %rd545, %rd544, %rd14;
rem.u64 %rd530, %rd544, %rd14;

BB30_10:
mov.u64 %rd544, %rd545;
ld.local.u64 %rd71, [%rd529+200];
mul.lo.s64 %rd72, %rd71, %rd530;
add.s64 %rd552, %rd72, %rd552;
add.s64 %rd529, %rd529, -8;
add.s32 %r323, %r323, -1;
setp.gt.s32	%p11, %r323, 0;
mov.u64 %rd537, %rd544;
mov.u64 %rd543, %rd537;
mov.u64 %rd546, %rd552;
mov.u64 %rd551, %rd546;
@%p11 bra BB30_7;

BB30_11:
mov.u64 %rd24, %rd551;
mov.u64 %rd23, %rd543;
ld.local.u64 %rd74, [%rd2+208];
mul.lo.s64 %rd75, %rd74, %rd23;
add.s64 %rd25, %rd75, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r324, %r9, -1;
setp.lt.s32	%p12, %r324, 1;
mov.u64 %rd540, %rd8;
mov.u64 %rd549, %rd66;
@%p12 bra BB30_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd531, %rd3, %rd77;
mov.u64 %rd550, 0;
mov.u64 %rd541, %rd8;

BB30_13:
ld.local.u64 %rd31, [%rd531];
or.b64 %rd78, %rd541, %rd31;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p13, %rd79, 0;
@%p13 bra BB30_15;
bra.uni BB30_14;

BB30_15:
cvt.u32.u64	%r56, %rd31;
cvt.u32.u64	%r57, %rd541;
div.u32 %r58, %r57, %r56;
rem.u32 %r59, %r57, %r56;
cvt.u64.u32	%rd542, %r58;
cvt.u64.u32	%rd532, %r59;
bra.uni BB30_16;

BB30_14:
div.u64 %rd542, %rd541, %rd31;
rem.u64 %rd532, %rd541, %rd31;

BB30_16:
mov.u64 %rd541, %rd542;
ld.local.u64 %rd80, [%rd531+200];
mul.lo.s64 %rd81, %rd80, %rd532;
add.s64 %rd550, %rd81, %rd550;
add.s64 %rd531, %rd531, -8;
add.s32 %r324, %r324, -1;
setp.gt.s32	%p14, %r324, 0;
mov.u64 %rd540, %rd541;
mov.u64 %rd549, %rd550;
@%p14 bra BB30_13;

BB30_17:
ld.local.u64 %rd82, [%rd3+208];
mul.lo.s64 %rd83, %rd82, %rd540;
add.s64 %rd42, %rd83, %rd549;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd53;
@%p1 bra BB30_19;
bra.uni BB30_18;

BB30_19:
mul.lo.s64 %rd84, %rd43, %rd54;
add.s64 %rd85, %rd84, %rd25;
ld.local.u64 %rd86, [%rd2];
shl.b64 %rd87, %rd85, 1;
add.s64 %rd88, %rd86, %rd87;
ld.u16 %rs128, [%rd88];
bra.uni BB30_20;

BB30_18:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs128, %f1;}



BB30_20:
mov.u64 %rd553, 0;
setp.ge.u64	%p15, %rd43, %rd53;
@%p15 bra BB30_22;

mul.lo.s64 %rd90, %rd43, %rd55;
add.s64 %rd91, %rd90, %rd42;
ld.local.u64 %rd92, [%rd3];
shl.b64 %rd93, %rd91, 3;
add.s64 %rd94, %rd92, %rd93;
ld.u64 %rd553, [%rd94];

BB30_22:
add.s32 %r60, %r13, 16;
selp.u16	%rs13, 1, 0, %p1;
shl.b64 %rd95, %rd43, 1;
mov.u64 %rd96, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd96, %rd95;
st.shared.u16 [%rd46], %rs128;
shl.b64 %rd97, %rd43, 3;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd98, %rd97;
st.shared.u64 [%rd47], %rd553;
mov.u64 %rd99, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6GTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd99, %rd43;
st.shared.u8 [%rd48], %rs13;
cvt.s64.s32	%rd49, %r60;
setp.lt.u64	%p2, %rd49, %rd53;
@%p2 bra BB30_24;
bra.uni BB30_23;

BB30_24:
mul.lo.s64 %rd100, %rd49, %rd54;
add.s64 %rd101, %rd100, %rd25;
ld.local.u64 %rd102, [%rd2];
shl.b64 %rd103, %rd101, 1;
add.s64 %rd104, %rd102, %rd103;
ld.u16 %rs129, [%rd104];
bra.uni BB30_25;

BB30_23:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs129, %f2;}



BB30_25:
mov.u64 %rd554, 0;
setp.ge.u64	%p16, %rd49, %rd53;
@%p16 bra BB30_27;

mul.lo.s64 %rd106, %rd49, %rd55;
add.s64 %rd107, %rd106, %rd42;
ld.local.u64 %rd108, [%rd3];
shl.b64 %rd109, %rd107, 3;
add.s64 %rd110, %rd108, %rd109;
ld.u64 %rd554, [%rd110];

BB30_27:
selp.u16	%rs15, 1, 0, %p2;
st.shared.u16 [%rd46+32], %rs129;
st.shared.u64 [%rd47+128], %rd554;
st.shared.u8 [%rd48+16], %rs15;
bar.sync 0;
shl.b32 %r61, %r13, 1;
mul.wide.u32 %rd111, %r61, 2;
add.s64 %rd113, %rd96, %rd111;
ld.shared.u16 %rs16, [%rd113];
ld.shared.u16 %rs17, [%rd113+2];

	{ cvt.f32.f16 %f3, %rs16;}


	
	{ cvt.f32.f16 %f4, %rs17;}


	setp.leu.f32	%p17, %f3, %f4;
@%p17 bra BB30_29;

cvt.u64.u32	%rd114, %r61;
add.s64 %rd116, %rd99, %rd114;
ld.shared.u8 %rs18, [%rd116];
mov.u32 %r325, 1;
setp.ne.s16	%p18, %rs18, 0;
@%p18 bra BB30_30;

BB30_29:
cvt.u64.u32	%rd117, %r61;
add.s64 %rd119, %rd99, %rd117;
ld.shared.u8 %rs19, [%rd119+1];
setp.eq.s16	%p19, %rs19, 0;
selp.u32	%r325, 1, 0, %p19;

BB30_30:
and.b32 %r67, %r13, 1;
setp.ne.s32	%p20, %r325, %r67;
@%p20 bra BB30_32;

mul.wide.u32 %rd120, %r61, 8;
add.s64 %rd122, %rd98, %rd120;
cvt.u64.u32	%rd123, %r61;
ld.shared.u16 %rs20, [%rd113];
ld.shared.u16 %rs21, [%rd113+2];
st.shared.u16 [%rd113], %rs21;
st.shared.u16 [%rd113+2], %rs20;
ld.shared.u64 %rd127, [%rd122];
ld.shared.u64 %rd128, [%rd122+8];
st.shared.u64 [%rd122], %rd128;
st.shared.u64 [%rd122+8], %rd127;
add.s64 %rd130, %rd99, %rd123;
ld.shared.u8 %rs22, [%rd130];
ld.shared.u8 %rs23, [%rd130+1];
st.shared.u8 [%rd130], %rs23;
st.shared.u8 [%rd130+1], %rs22;

BB30_32:
bar.sync 0;
sub.s32 %r18, %r61, %r67;
add.s32 %r73, %r18, 2;
mul.wide.u32 %rd131, %r73, 2;
add.s64 %rd133, %rd96, %rd131;
mul.wide.u32 %rd134, %r18, 2;
add.s64 %rd135, %rd96, %rd134;
ld.shared.u16 %rs24, [%rd135];
ld.shared.u16 %rs25, [%rd133];

	{ cvt.f32.f16 %f5, %rs24;}


	
	{ cvt.f32.f16 %f6, %rs25;}


	setp.leu.f32	%p21, %f5, %f6;
@%p21 bra BB30_34;

cvt.u64.u32	%rd136, %r18;
add.s64 %rd138, %rd99, %rd136;
ld.shared.u8 %rs26, [%rd138];
mov.u32 %r326, 1;
setp.ne.s16	%p22, %rs26, 0;
@%p22 bra BB30_35;

BB30_34:
cvt.u64.u32	%rd139, %r73;
add.s64 %rd141, %rd99, %rd139;
ld.shared.u8 %rs27, [%rd141];
setp.eq.s16	%p23, %rs27, 0;
selp.u32	%r326, 1, 0, %p23;

BB30_35:
bfe.u32 %r85, %r13, 1, 1;
setp.ne.s32	%p24, %r326, %r85;
@%p24 bra BB30_37;

mul.wide.u32 %rd142, %r18, 8;
add.s64 %rd144, %rd98, %rd142;
mul.wide.u32 %rd145, %r73, 8;
add.s64 %rd146, %rd98, %rd145;
cvt.u64.u32	%rd147, %r18;
ld.shared.u16 %rs28, [%rd135];
cvt.u64.u32	%rd151, %r73;
ld.shared.u16 %rs29, [%rd133];
st.shared.u16 [%rd135], %rs29;
st.shared.u16 [%rd133], %rs28;
ld.shared.u64 %rd154, [%rd144];
ld.shared.u64 %rd155, [%rd146];
st.shared.u64 [%rd144], %rd155;
st.shared.u64 [%rd146], %rd154;
add.s64 %rd157, %rd99, %rd147;
ld.shared.u8 %rs30, [%rd157];
add.s64 %rd158, %rd99, %rd151;
ld.shared.u8 %rs31, [%rd158];
st.shared.u8 [%rd157], %rs31;
st.shared.u8 [%rd158], %rs30;

BB30_37:
bar.sync 0;
ld.shared.u16 %rs32, [%rd113];
ld.shared.u16 %rs33, [%rd113+2];

	{ cvt.f32.f16 %f7, %rs32;}


	
	{ cvt.f32.f16 %f8, %rs33;}


	setp.leu.f32	%p25, %f7, %f8;
@%p25 bra BB30_39;

cvt.u64.u32	%rd162, %r61;
add.s64 %rd164, %rd99, %rd162;
ld.shared.u8 %rs34, [%rd164];
mov.u32 %r327, 1;
setp.ne.s16	%p26, %rs34, 0;
@%p26 bra BB30_40;

BB30_39:
cvt.u64.u32	%rd165, %r61;
add.s64 %rd167, %rd99, %rd165;
ld.shared.u8 %rs35, [%rd167+1];
setp.eq.s16	%p27, %rs35, 0;
selp.u32	%r327, 1, 0, %p27;

BB30_40:
bfe.u32 %r100, %r13, 1, 1;
setp.ne.s32	%p28, %r327, %r100;
@%p28 bra BB30_42;

cvt.u64.u32	%rd168, %r61;
ld.shared.u16 %rs36, [%rd113];
ld.shared.u16 %rs37, [%rd113+2];
st.shared.u16 [%rd113], %rs37;
st.shared.u16 [%rd113+2], %rs36;
mul.wide.u32 %rd172, %r61, 8;
add.s64 %rd174, %rd98, %rd172;
ld.shared.u64 %rd175, [%rd174];
ld.shared.u64 %rd176, [%rd174+8];
st.shared.u64 [%rd174], %rd176;
st.shared.u64 [%rd174+8], %rd175;
add.s64 %rd178, %rd99, %rd168;
ld.shared.u8 %rs38, [%rd178];
ld.shared.u8 %rs39, [%rd178+1];
st.shared.u8 [%rd178], %rs39;
st.shared.u8 [%rd178+1], %rs38;

BB30_42:
bar.sync 0;
and.b32 %r103, %r13, 3;
sub.s32 %r24, %r61, %r103;
add.s32 %r105, %r24, 4;
mul.wide.u32 %rd179, %r105, 2;
add.s64 %rd181, %rd96, %rd179;
mul.wide.u32 %rd182, %r24, 2;
add.s64 %rd183, %rd96, %rd182;
ld.shared.u16 %rs40, [%rd183];
ld.shared.u16 %rs41, [%rd181];

	{ cvt.f32.f16 %f9, %rs40;}


	
	{ cvt.f32.f16 %f10, %rs41;}


	setp.leu.f32	%p29, %f9, %f10;
@%p29 bra BB30_44;

cvt.u64.u32	%rd184, %r24;
add.s64 %rd186, %rd99, %rd184;
ld.shared.u8 %rs42, [%rd186];
mov.u32 %r328, 1;
setp.ne.s16	%p30, %rs42, 0;
@%p30 bra BB30_45;

BB30_44:
cvt.u64.u32	%rd187, %r105;
add.s64 %rd189, %rd99, %rd187;
ld.shared.u8 %rs43, [%rd189];
setp.eq.s16	%p31, %rs43, 0;
selp.u32	%r328, 1, 0, %p31;

BB30_45:
bfe.u32 %r117, %r13, 2, 1;
setp.ne.s32	%p32, %r328, %r117;
@%p32 bra BB30_47;

mul.wide.u32 %rd190, %r24, 8;
add.s64 %rd192, %rd98, %rd190;
mul.wide.u32 %rd193, %r105, 8;
add.s64 %rd194, %rd98, %rd193;
cvt.u64.u32	%rd195, %r24;
ld.shared.u16 %rs44, [%rd183];
cvt.u64.u32	%rd199, %r105;
ld.shared.u16 %rs45, [%rd181];
st.shared.u16 [%rd183], %rs45;
st.shared.u16 [%rd181], %rs44;
ld.shared.u64 %rd202, [%rd192];
ld.shared.u64 %rd203, [%rd194];
st.shared.u64 [%rd192], %rd203;
st.shared.u64 [%rd194], %rd202;
add.s64 %rd205, %rd99, %rd195;
ld.shared.u8 %rs46, [%rd205];
add.s64 %rd206, %rd99, %rd199;
ld.shared.u8 %rs47, [%rd206];
st.shared.u8 [%rd205], %rs47;
st.shared.u8 [%rd206], %rs46;

BB30_47:
bar.sync 0;
ld.shared.u16 %rs48, [%rd135];
ld.shared.u16 %rs49, [%rd133];

	{ cvt.f32.f16 %f11, %rs48;}


	
	{ cvt.f32.f16 %f12, %rs49;}


	setp.leu.f32	%p33, %f11, %f12;
@%p33 bra BB30_49;

cvt.u64.u32	%rd212, %r18;
add.s64 %rd214, %rd99, %rd212;
ld.shared.u8 %rs50, [%rd214];
mov.u32 %r329, 1;
setp.ne.s16	%p34, %rs50, 0;
@%p34 bra BB30_50;

BB30_49:
cvt.u64.u32	%rd215, %r73;
add.s64 %rd217, %rd99, %rd215;
ld.shared.u8 %rs51, [%rd217];
setp.eq.s16	%p35, %rs51, 0;
selp.u32	%r329, 1, 0, %p35;

BB30_50:
bfe.u32 %r140, %r13, 2, 1;
setp.ne.s32	%p36, %r329, %r140;
@%p36 bra BB30_52;

cvt.u64.u32	%rd218, %r18;
ld.shared.u16 %rs52, [%rd135];
cvt.u64.u32	%rd222, %r73;
ld.shared.u16 %rs53, [%rd133];
st.shared.u16 [%rd135], %rs53;
st.shared.u16 [%rd133], %rs52;
mul.wide.u32 %rd225, %r18, 8;
add.s64 %rd227, %rd98, %rd225;
ld.shared.u64 %rd228, [%rd227];
mul.wide.u32 %rd229, %r73, 8;
add.s64 %rd230, %rd98, %rd229;
ld.shared.u64 %rd231, [%rd230];
st.shared.u64 [%rd227], %rd231;
st.shared.u64 [%rd230], %rd228;
add.s64 %rd233, %rd99, %rd218;
ld.shared.u8 %rs54, [%rd233];
add.s64 %rd234, %rd99, %rd222;
ld.shared.u8 %rs55, [%rd234];
st.shared.u8 [%rd233], %rs55;
st.shared.u8 [%rd234], %rs54;

BB30_52:
bar.sync 0;
ld.shared.u16 %rs56, [%rd113];
ld.shared.u16 %rs57, [%rd113+2];

	{ cvt.f32.f16 %f13, %rs56;}


	
	{ cvt.f32.f16 %f14, %rs57;}


	setp.leu.f32	%p37, %f13, %f14;
@%p37 bra BB30_54;

cvt.u64.u32	%rd238, %r61;
add.s64 %rd240, %rd99, %rd238;
ld.shared.u8 %rs58, [%rd240];
mov.u32 %r330, 1;
setp.ne.s16	%p38, %rs58, 0;
@%p38 bra BB30_55;

BB30_54:
cvt.u64.u32	%rd241, %r61;
add.s64 %rd243, %rd99, %rd241;
ld.shared.u8 %rs59, [%rd243+1];
setp.eq.s16	%p39, %rs59, 0;
selp.u32	%r330, 1, 0, %p39;

BB30_55:
bfe.u32 %r154, %r13, 2, 1;
setp.ne.s32	%p40, %r330, %r154;
@%p40 bra BB30_57;

cvt.u64.u32	%rd244, %r61;
ld.shared.u16 %rs60, [%rd113];
ld.shared.u16 %rs61, [%rd113+2];
st.shared.u16 [%rd113], %rs61;
st.shared.u16 [%rd113+2], %rs60;
mul.wide.u32 %rd248, %r61, 8;
add.s64 %rd250, %rd98, %rd248;
ld.shared.u64 %rd251, [%rd250];
ld.shared.u64 %rd252, [%rd250+8];
st.shared.u64 [%rd250], %rd252;
st.shared.u64 [%rd250+8], %rd251;
add.s64 %rd254, %rd99, %rd244;
ld.shared.u8 %rs62, [%rd254];
ld.shared.u8 %rs63, [%rd254+1];
st.shared.u8 [%rd254], %rs63;
st.shared.u8 [%rd254+1], %rs62;

BB30_57:
bar.sync 0;
and.b32 %r157, %r13, 7;
sub.s32 %r32, %r61, %r157;
add.s32 %r159, %r32, 8;
mul.wide.u32 %rd255, %r159, 2;
add.s64 %rd257, %rd96, %rd255;
mul.wide.u32 %rd258, %r32, 2;
add.s64 %rd259, %rd96, %rd258;
ld.shared.u16 %rs64, [%rd259];
ld.shared.u16 %rs65, [%rd257];

	{ cvt.f32.f16 %f15, %rs64;}


	
	{ cvt.f32.f16 %f16, %rs65;}


	setp.leu.f32	%p41, %f15, %f16;
@%p41 bra BB30_59;

cvt.u64.u32	%rd260, %r32;
add.s64 %rd262, %rd99, %rd260;
ld.shared.u8 %rs66, [%rd262];
mov.u32 %r331, 1;
setp.ne.s16	%p42, %rs66, 0;
@%p42 bra BB30_60;

BB30_59:
cvt.u64.u32	%rd263, %r159;
add.s64 %rd265, %rd99, %rd263;
ld.shared.u8 %rs67, [%rd265];
setp.eq.s16	%p43, %rs67, 0;
selp.u32	%r331, 1, 0, %p43;

BB30_60:
bfe.u32 %r171, %r13, 3, 1;
setp.ne.s32	%p44, %r331, %r171;
@%p44 bra BB30_62;

mul.wide.u32 %rd266, %r32, 8;
add.s64 %rd268, %rd98, %rd266;
mul.wide.u32 %rd269, %r159, 8;
add.s64 %rd270, %rd98, %rd269;
cvt.u64.u32	%rd271, %r32;
ld.shared.u16 %rs68, [%rd259];
cvt.u64.u32	%rd275, %r159;
ld.shared.u16 %rs69, [%rd257];
st.shared.u16 [%rd259], %rs69;
st.shared.u16 [%rd257], %rs68;
ld.shared.u64 %rd278, [%rd268];
ld.shared.u64 %rd279, [%rd270];
st.shared.u64 [%rd268], %rd279;
st.shared.u64 [%rd270], %rd278;
add.s64 %rd281, %rd99, %rd271;
ld.shared.u8 %rs70, [%rd281];
add.s64 %rd282, %rd99, %rd275;
ld.shared.u8 %rs71, [%rd282];
st.shared.u8 [%rd281], %rs71;
st.shared.u8 [%rd282], %rs70;

BB30_62:
bar.sync 0;
ld.shared.u16 %rs72, [%rd183];
ld.shared.u16 %rs73, [%rd181];

	{ cvt.f32.f16 %f17, %rs72;}


	
	{ cvt.f32.f16 %f18, %rs73;}


	setp.leu.f32	%p45, %f17, %f18;
@%p45 bra BB30_64;

cvt.u64.u32	%rd288, %r24;
add.s64 %rd290, %rd99, %rd288;
ld.shared.u8 %rs74, [%rd290];
mov.u32 %r332, 1;
setp.ne.s16	%p46, %rs74, 0;
@%p46 bra BB30_65;

BB30_64:
cvt.u64.u32	%rd291, %r105;
add.s64 %rd293, %rd99, %rd291;
ld.shared.u8 %rs75, [%rd293];
setp.eq.s16	%p47, %rs75, 0;
selp.u32	%r332, 1, 0, %p47;

BB30_65:
bfe.u32 %r194, %r13, 3, 1;
setp.ne.s32	%p48, %r332, %r194;
@%p48 bra BB30_67;

cvt.u64.u32	%rd294, %r24;
ld.shared.u16 %rs76, [%rd183];
cvt.u64.u32	%rd298, %r105;
ld.shared.u16 %rs77, [%rd181];
st.shared.u16 [%rd183], %rs77;
st.shared.u16 [%rd181], %rs76;
mul.wide.u32 %rd301, %r24, 8;
add.s64 %rd303, %rd98, %rd301;
ld.shared.u64 %rd304, [%rd303];
mul.wide.u32 %rd305, %r105, 8;
add.s64 %rd306, %rd98, %rd305;
ld.shared.u64 %rd307, [%rd306];
st.shared.u64 [%rd303], %rd307;
st.shared.u64 [%rd306], %rd304;
add.s64 %rd309, %rd99, %rd294;
ld.shared.u8 %rs78, [%rd309];
add.s64 %rd310, %rd99, %rd298;
ld.shared.u8 %rs79, [%rd310];
st.shared.u8 [%rd309], %rs79;
st.shared.u8 [%rd310], %rs78;

BB30_67:
bar.sync 0;
ld.shared.u16 %rs80, [%rd135];
ld.shared.u16 %rs81, [%rd133];

	{ cvt.f32.f16 %f19, %rs80;}


	
	{ cvt.f32.f16 %f20, %rs81;}


	setp.leu.f32	%p49, %f19, %f20;
@%p49 bra BB30_69;

cvt.u64.u32	%rd316, %r18;
add.s64 %rd318, %rd99, %rd316;
ld.shared.u8 %rs82, [%rd318];
mov.u32 %r333, 1;
setp.ne.s16	%p50, %rs82, 0;
@%p50 bra BB30_70;

BB30_69:
cvt.u64.u32	%rd319, %r73;
add.s64 %rd321, %rd99, %rd319;
ld.shared.u8 %rs83, [%rd321];
setp.eq.s16	%p51, %rs83, 0;
selp.u32	%r333, 1, 0, %p51;

BB30_70:
bfe.u32 %r216, %r13, 3, 1;
setp.ne.s32	%p52, %r333, %r216;
@%p52 bra BB30_72;

cvt.u64.u32	%rd322, %r18;
ld.shared.u16 %rs84, [%rd135];
cvt.u64.u32	%rd326, %r73;
ld.shared.u16 %rs85, [%rd133];
st.shared.u16 [%rd135], %rs85;
st.shared.u16 [%rd133], %rs84;
mul.wide.u32 %rd329, %r18, 8;
add.s64 %rd331, %rd98, %rd329;
ld.shared.u64 %rd332, [%rd331];
mul.wide.u32 %rd333, %r73, 8;
add.s64 %rd334, %rd98, %rd333;
ld.shared.u64 %rd335, [%rd334];
st.shared.u64 [%rd331], %rd335;
st.shared.u64 [%rd334], %rd332;
add.s64 %rd337, %rd99, %rd322;
ld.shared.u8 %rs86, [%rd337];
add.s64 %rd338, %rd99, %rd326;
ld.shared.u8 %rs87, [%rd338];
st.shared.u8 [%rd337], %rs87;
st.shared.u8 [%rd338], %rs86;

BB30_72:
bar.sync 0;
ld.shared.u16 %rs88, [%rd113];
ld.shared.u16 %rs89, [%rd113+2];

	{ cvt.f32.f16 %f21, %rs88;}


	
	{ cvt.f32.f16 %f22, %rs89;}


	setp.leu.f32	%p53, %f21, %f22;
@%p53 bra BB30_74;

cvt.u64.u32	%rd342, %r61;
add.s64 %rd344, %rd99, %rd342;
ld.shared.u8 %rs90, [%rd344];
mov.u32 %r334, 1;
setp.ne.s16	%p54, %rs90, 0;
@%p54 bra BB30_75;

BB30_74:
cvt.u64.u32	%rd345, %r61;
add.s64 %rd347, %rd99, %rd345;
ld.shared.u8 %rs91, [%rd347+1];
setp.eq.s16	%p55, %rs91, 0;
selp.u32	%r334, 1, 0, %p55;

BB30_75:
bfe.u32 %r230, %r13, 3, 1;
setp.ne.s32	%p56, %r334, %r230;
@%p56 bra BB30_77;

cvt.u64.u32	%rd348, %r61;
ld.shared.u16 %rs92, [%rd113];
ld.shared.u16 %rs93, [%rd113+2];
st.shared.u16 [%rd113], %rs93;
st.shared.u16 [%rd113+2], %rs92;
mul.wide.u32 %rd352, %r61, 8;
add.s64 %rd354, %rd98, %rd352;
ld.shared.u64 %rd355, [%rd354];
ld.shared.u64 %rd356, [%rd354+8];
st.shared.u64 [%rd354], %rd356;
st.shared.u64 [%rd354+8], %rd355;
add.s64 %rd358, %rd99, %rd348;
ld.shared.u8 %rs94, [%rd358];
ld.shared.u8 %rs95, [%rd358+1];
st.shared.u8 [%rd358], %rs95;
st.shared.u8 [%rd358+1], %rs94;

BB30_77:
bar.sync 0;
and.b32 %r233, %r13, 15;
sub.s32 %r234, %r61, %r233;
add.s32 %r235, %r234, 16;
mul.wide.u32 %rd359, %r235, 2;
add.s64 %rd361, %rd96, %rd359;
mul.wide.u32 %rd362, %r234, 2;
add.s64 %rd363, %rd96, %rd362;
ld.shared.u16 %rs96, [%rd363];
ld.shared.u16 %rs97, [%rd361];

	{ cvt.f32.f16 %f23, %rs96;}


	
	{ cvt.f32.f16 %f24, %rs97;}


	setp.leu.f32	%p57, %f23, %f24;
@%p57 bra BB30_79;

cvt.u64.u32	%rd364, %r234;
add.s64 %rd366, %rd99, %rd364;
ld.shared.u8 %rs98, [%rd366];
setp.ne.s16	%p58, %rs98, 0;
@%p58 bra BB30_81;

BB30_79:
cvt.u64.u32	%rd367, %r235;
add.s64 %rd369, %rd99, %rd367;
ld.shared.u8 %rs7, [%rd369];
setp.eq.s16	%p59, %rs7, 0;
@%p59 bra BB30_81;

cvt.u64.u32	%rd370, %r234;
ld.shared.u16 %rs99, [%rd363];
ld.shared.u16 %rs100, [%rd361];
st.shared.u16 [%rd363], %rs100;
st.shared.u16 [%rd361], %rs99;
mul.wide.u32 %rd377, %r234, 8;
add.s64 %rd379, %rd98, %rd377;
ld.shared.u64 %rd380, [%rd379];
mul.wide.u32 %rd381, %r235, 8;
add.s64 %rd382, %rd98, %rd381;
ld.shared.u64 %rd383, [%rd382];
st.shared.u64 [%rd379], %rd383;
st.shared.u64 [%rd382], %rd380;
add.s64 %rd385, %rd99, %rd370;
ld.shared.u8 %rs101, [%rd385];
st.shared.u8 [%rd385], %rs7;
st.shared.u8 [%rd369], %rs101;

BB30_81:
bar.sync 0;
ld.shared.u16 %rs102, [%rd259];
ld.shared.u16 %rs103, [%rd257];

	{ cvt.f32.f16 %f25, %rs102;}


	
	{ cvt.f32.f16 %f26, %rs103;}


	setp.leu.f32	%p60, %f25, %f26;
@%p60 bra BB30_83;

cvt.u64.u32	%rd392, %r32;
add.s64 %rd394, %rd99, %rd392;
ld.shared.u8 %rs104, [%rd394];
setp.ne.s16	%p61, %rs104, 0;
@%p61 bra BB30_85;

BB30_83:
cvt.u64.u32	%rd395, %r159;
add.s64 %rd397, %rd99, %rd395;
ld.shared.u8 %rs8, [%rd397];
setp.eq.s16	%p62, %rs8, 0;
@%p62 bra BB30_85;

cvt.u64.u32	%rd398, %r32;
ld.shared.u16 %rs105, [%rd259];
ld.shared.u16 %rs106, [%rd257];
st.shared.u16 [%rd259], %rs106;
st.shared.u16 [%rd257], %rs105;
mul.wide.u32 %rd405, %r32, 8;
add.s64 %rd407, %rd98, %rd405;
ld.shared.u64 %rd408, [%rd407];
mul.wide.u32 %rd409, %r159, 8;
add.s64 %rd410, %rd98, %rd409;
ld.shared.u64 %rd411, [%rd410];
st.shared.u64 [%rd407], %rd411;
st.shared.u64 [%rd410], %rd408;
add.s64 %rd413, %rd99, %rd398;
ld.shared.u8 %rs107, [%rd413];
st.shared.u8 [%rd413], %rs8;
st.shared.u8 [%rd397], %rs107;

BB30_85:
bar.sync 0;
ld.shared.u16 %rs108, [%rd183];
ld.shared.u16 %rs109, [%rd181];

	{ cvt.f32.f16 %f27, %rs108;}


	
	{ cvt.f32.f16 %f28, %rs109;}


	setp.leu.f32	%p63, %f27, %f28;
@%p63 bra BB30_87;

cvt.u64.u32	%rd420, %r24;
add.s64 %rd422, %rd99, %rd420;
ld.shared.u8 %rs110, [%rd422];
setp.ne.s16	%p64, %rs110, 0;
@%p64 bra BB30_89;

BB30_87:
cvt.u64.u32	%rd423, %r105;
add.s64 %rd425, %rd99, %rd423;
ld.shared.u8 %rs9, [%rd425];
setp.eq.s16	%p65, %rs9, 0;
@%p65 bra BB30_89;

cvt.u64.u32	%rd426, %r24;
ld.shared.u16 %rs111, [%rd183];
ld.shared.u16 %rs112, [%rd181];
st.shared.u16 [%rd183], %rs112;
st.shared.u16 [%rd181], %rs111;
mul.wide.u32 %rd433, %r24, 8;
add.s64 %rd435, %rd98, %rd433;
ld.shared.u64 %rd436, [%rd435];
mul.wide.u32 %rd437, %r105, 8;
add.s64 %rd438, %rd98, %rd437;
ld.shared.u64 %rd439, [%rd438];
st.shared.u64 [%rd435], %rd439;
st.shared.u64 [%rd438], %rd436;
add.s64 %rd441, %rd99, %rd426;
ld.shared.u8 %rs113, [%rd441];
st.shared.u8 [%rd441], %rs9;
st.shared.u8 [%rd425], %rs113;

BB30_89:
bar.sync 0;
ld.shared.u16 %rs114, [%rd135];
ld.shared.u16 %rs115, [%rd133];

	{ cvt.f32.f16 %f29, %rs114;}


	
	{ cvt.f32.f16 %f30, %rs115;}


	setp.leu.f32	%p66, %f29, %f30;
@%p66 bra BB30_91;

cvt.u64.u32	%rd448, %r18;
add.s64 %rd450, %rd99, %rd448;
ld.shared.u8 %rs116, [%rd450];
setp.ne.s16	%p67, %rs116, 0;
@%p67 bra BB30_93;

BB30_91:
cvt.u64.u32	%rd451, %r73;
add.s64 %rd453, %rd99, %rd451;
ld.shared.u8 %rs10, [%rd453];
setp.eq.s16	%p68, %rs10, 0;
@%p68 bra BB30_93;

cvt.u64.u32	%rd454, %r18;
ld.shared.u16 %rs117, [%rd135];
ld.shared.u16 %rs118, [%rd133];
st.shared.u16 [%rd135], %rs118;
st.shared.u16 [%rd133], %rs117;
mul.wide.u32 %rd461, %r18, 8;
add.s64 %rd463, %rd98, %rd461;
ld.shared.u64 %rd464, [%rd463];
mul.wide.u32 %rd465, %r73, 8;
add.s64 %rd466, %rd98, %rd465;
ld.shared.u64 %rd467, [%rd466];
st.shared.u64 [%rd463], %rd467;
st.shared.u64 [%rd466], %rd464;
add.s64 %rd469, %rd99, %rd454;
ld.shared.u8 %rs119, [%rd469];
st.shared.u8 [%rd469], %rs10;
st.shared.u8 [%rd453], %rs119;

BB30_93:
bar.sync 0;
ld.shared.u16 %rs120, [%rd113];
ld.shared.u16 %rs121, [%rd113+2];

	{ cvt.f32.f16 %f31, %rs120;}


	
	{ cvt.f32.f16 %f32, %rs121;}


	setp.leu.f32	%p69, %f31, %f32;
@%p69 bra BB30_95;

cvt.u64.u32	%rd474, %r61;
add.s64 %rd476, %rd99, %rd474;
ld.shared.u8 %rs122, [%rd476];
setp.ne.s16	%p70, %rs122, 0;
@%p70 bra BB30_97;

BB30_95:
cvt.u64.u32	%rd477, %r61;
add.s64 %rd479, %rd99, %rd477;
ld.shared.u8 %rs11, [%rd479+1];
setp.eq.s16	%p71, %rs11, 0;
@%p71 bra BB30_97;

ld.shared.u16 %rs123, [%rd113];
ld.shared.u16 %rs124, [%rd113+2];
st.shared.u16 [%rd113], %rs124;
st.shared.u16 [%rd113+2], %rs123;
mul.wide.u32 %rd484, %r61, 8;
add.s64 %rd486, %rd98, %rd484;
ld.shared.u64 %rd487, [%rd486];
ld.shared.u64 %rd488, [%rd486+8];
st.shared.u64 [%rd486], %rd488;
st.shared.u64 [%rd486+8], %rd487;
ld.shared.u8 %rs125, [%rd479];
st.shared.u8 [%rd479], %rs11;
st.shared.u8 [%rd479+1], %rs125;

BB30_97:
bar.sync 0;
@!%p1 bra BB30_99;
bra.uni BB30_98;

BB30_98:
mul.lo.s64 %rd493, %rd43, %rd54;
add.s64 %rd494, %rd493, %rd25;
ld.local.u64 %rd495, [%rd2];
shl.b64 %rd496, %rd494, 1;
add.s64 %rd497, %rd495, %rd496;
mul.wide.s32 %rd498, %r13, 2;
add.s64 %rd500, %rd96, %rd498;
ld.shared.u16 %rs126, [%rd500];
st.u16 [%rd497], %rs126;
mul.wide.s32 %rd501, %r13, 8;
add.s64 %rd503, %rd98, %rd501;
ld.shared.u64 %rd504, [%rd503];
mul.lo.s64 %rd505, %rd43, %rd55;
add.s64 %rd506, %rd505, %rd42;
ld.local.u64 %rd507, [%rd3];
shl.b64 %rd508, %rd506, 3;
add.s64 %rd509, %rd507, %rd508;
st.u64 [%rd509], %rd504;

BB30_99:
@%p16 bra BB30_101;

mul.lo.s64 %rd512, %rd49, %rd54;
add.s64 %rd513, %rd512, %rd25;
ld.local.u64 %rd514, [%rd2];
shl.b64 %rd515, %rd513, 1;
add.s64 %rd516, %rd514, %rd515;
mul.wide.s32 %rd517, %r13, 2;
add.s64 %rd519, %rd96, %rd517;
ld.shared.u16 %rs127, [%rd519+32];
st.u16 [%rd516], %rs127;
mul.wide.s32 %rd520, %r13, 8;
add.s64 %rd522, %rd98, %rd520;
ld.shared.u64 %rd523, [%rd522+128];
mul.lo.s64 %rd524, %rd49, %rd55;
add.s64 %rd525, %rd524, %rd42;
ld.local.u64 %rd526, [%rd3];
shl.b64 %rd527, %rd525, 3;
add.s64 %rd528, %rd526, %rd527;
st.u64 [%rd528], %rd523;

BB30_101:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot31[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<73>;
.reg .b16 %rs<130>;
.reg .f32 %f<33>;
.reg .b32 %r<335>;
.reg .b64 %rd<556>;

	.shared .align 2 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[64];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd555, __local_depot31;
cvta.local.u64 %SP, %rd555;
ld.param.u64 %rd52, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_1];
ld.param.u64 %rd53, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_2];
ld.param.u64 %rd54, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_3];
ld.param.u64 %rd55, [_Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3__param_4;
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 416;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r321, 0;
mov.pred %p4, 0;
@%p4 bra BB31_2;

BB31_1:
mul.wide.s32 %rd58, %r321, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r321, %r321, 1;
setp.lt.u32	%p5, %r321, 52;
@%p5 bra BB31_1;

BB31_2:
mov.u32 %r322, 0;
@%p4 bra BB31_4;

BB31_3:
mul.wide.s32 %rd62, %r322, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r322, %r322, 1;
setp.lt.u32	%p7, %r322, 52;
@%p7 bra BB31_3;

BB31_4:
mov.u32 %r45, %nctaid.y;
mov.u32 %r46, %ctaid.z;
mov.u32 %r47, %ctaid.y;
mad.lo.s32 %r48, %r45, %r46, %r47;
mov.u32 %r49, %nctaid.x;
mov.u32 %r50, %ctaid.x;
mad.lo.s32 %r51, %r48, %r49, %r50;
cvt.u64.u32	%rd8, %r51;
setp.ge.u64	%p8, %rd8, %rd52;
@%p8 bra BB31_101;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r323, %r5, -1;
mov.u64 %rd66, 0;
setp.lt.s32	%p9, %r323, 1;
mov.u64 %rd543, %rd8;
mov.u64 %rd551, %rd66;
@%p9 bra BB31_11;

mul.wide.s32 %rd68, %r5, 8;
add.s64 %rd529, %rd2, %rd68;
mov.u64 %rd552, 0;
mov.u64 %rd544, %rd8;

BB31_7:
ld.local.u64 %rd14, [%rd529];
or.b64 %rd69, %rd544, %rd14;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p10, %rd70, 0;
@%p10 bra BB31_9;
bra.uni BB31_8;

BB31_9:
cvt.u32.u64	%r52, %rd14;
cvt.u32.u64	%r53, %rd544;
div.u32 %r54, %r53, %r52;
rem.u32 %r55, %r53, %r52;
cvt.u64.u32	%rd545, %r54;
cvt.u64.u32	%rd530, %r55;
bra.uni BB31_10;

BB31_8:
div.u64 %rd545, %rd544, %rd14;
rem.u64 %rd530, %rd544, %rd14;

BB31_10:
mov.u64 %rd544, %rd545;
ld.local.u64 %rd71, [%rd529+200];
mul.lo.s64 %rd72, %rd71, %rd530;
add.s64 %rd552, %rd72, %rd552;
add.s64 %rd529, %rd529, -8;
add.s32 %r323, %r323, -1;
setp.gt.s32	%p11, %r323, 0;
mov.u64 %rd537, %rd544;
mov.u64 %rd543, %rd537;
mov.u64 %rd546, %rd552;
mov.u64 %rd551, %rd546;
@%p11 bra BB31_7;

BB31_11:
mov.u64 %rd24, %rd551;
mov.u64 %rd23, %rd543;
ld.local.u64 %rd74, [%rd2+208];
mul.lo.s64 %rd75, %rd74, %rd23;
add.s64 %rd25, %rd75, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r324, %r9, -1;
setp.lt.s32	%p12, %r324, 1;
mov.u64 %rd540, %rd8;
mov.u64 %rd549, %rd66;
@%p12 bra BB31_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd531, %rd3, %rd77;
mov.u64 %rd550, 0;
mov.u64 %rd541, %rd8;

BB31_13:
ld.local.u64 %rd31, [%rd531];
or.b64 %rd78, %rd541, %rd31;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p13, %rd79, 0;
@%p13 bra BB31_15;
bra.uni BB31_14;

BB31_15:
cvt.u32.u64	%r56, %rd31;
cvt.u32.u64	%r57, %rd541;
div.u32 %r58, %r57, %r56;
rem.u32 %r59, %r57, %r56;
cvt.u64.u32	%rd542, %r58;
cvt.u64.u32	%rd532, %r59;
bra.uni BB31_16;

BB31_14:
div.u64 %rd542, %rd541, %rd31;
rem.u64 %rd532, %rd541, %rd31;

BB31_16:
mov.u64 %rd541, %rd542;
ld.local.u64 %rd80, [%rd531+200];
mul.lo.s64 %rd81, %rd80, %rd532;
add.s64 %rd550, %rd81, %rd550;
add.s64 %rd531, %rd531, -8;
add.s32 %r324, %r324, -1;
setp.gt.s32	%p14, %r324, 0;
mov.u64 %rd540, %rd541;
mov.u64 %rd549, %rd550;
@%p14 bra BB31_13;

BB31_17:
ld.local.u64 %rd82, [%rd3+208];
mul.lo.s64 %rd83, %rd82, %rd540;
add.s64 %rd42, %rd83, %rd549;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd53;
@%p1 bra BB31_19;
bra.uni BB31_18;

BB31_19:
mul.lo.s64 %rd84, %rd43, %rd54;
add.s64 %rd85, %rd84, %rd25;
ld.local.u64 %rd86, [%rd2];
shl.b64 %rd87, %rd85, 1;
add.s64 %rd88, %rd86, %rd87;
ld.u16 %rs128, [%rd88];
bra.uni BB31_20;

BB31_18:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs128, %f1;}



BB31_20:
mov.u64 %rd553, 0;
setp.ge.u64	%p15, %rd43, %rd53;
@%p15 bra BB31_22;

mul.lo.s64 %rd90, %rd43, %rd55;
add.s64 %rd91, %rd90, %rd42;
ld.local.u64 %rd92, [%rd3];
shl.b64 %rd93, %rd91, 3;
add.s64 %rd94, %rd92, %rd93;
ld.u64 %rd553, [%rd94];

BB31_22:
add.s32 %r60, %r13, 16;
selp.u16	%rs13, 1, 0, %p1;
shl.b64 %rd95, %rd43, 1;
mov.u64 %rd96, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd96, %rd95;
st.shared.u16 [%rd46], %rs128;
shl.b64 %rd97, %rd43, 3;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd98, %rd97;
st.shared.u64 [%rd47], %rd553;
mov.u64 %rd99, _Z20bitonicSortKVInPlaceIN3c104HalfElLin1ELin1E6LTCompIS1_EmLi32EEv10TensorInfoIT_T4_ES6_S6_S6_S4_IT0_S6_ES6_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd99, %rd43;
st.shared.u8 [%rd48], %rs13;
cvt.s64.s32	%rd49, %r60;
setp.lt.u64	%p2, %rd49, %rd53;
@%p2 bra BB31_24;
bra.uni BB31_23;

BB31_24:
mul.lo.s64 %rd100, %rd49, %rd54;
add.s64 %rd101, %rd100, %rd25;
ld.local.u64 %rd102, [%rd2];
shl.b64 %rd103, %rd101, 1;
add.s64 %rd104, %rd102, %rd103;
ld.u16 %rs129, [%rd104];
bra.uni BB31_25;

BB31_23:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs129, %f2;}



BB31_25:
mov.u64 %rd554, 0;
setp.ge.u64	%p16, %rd49, %rd53;
@%p16 bra BB31_27;

mul.lo.s64 %rd106, %rd49, %rd55;
add.s64 %rd107, %rd106, %rd42;
ld.local.u64 %rd108, [%rd3];
shl.b64 %rd109, %rd107, 3;
add.s64 %rd110, %rd108, %rd109;
ld.u64 %rd554, [%rd110];

BB31_27:
selp.u16	%rs15, 1, 0, %p2;
st.shared.u16 [%rd46+32], %rs129;
st.shared.u64 [%rd47+128], %rd554;
st.shared.u8 [%rd48+16], %rs15;
bar.sync 0;
shl.b32 %r61, %r13, 1;
mul.wide.u32 %rd111, %r61, 2;
add.s64 %rd113, %rd96, %rd111;
ld.shared.u16 %rs16, [%rd113];
ld.shared.u16 %rs17, [%rd113+2];

	{ cvt.f32.f16 %f3, %rs16;}


	
	{ cvt.f32.f16 %f4, %rs17;}


	setp.geu.f32	%p17, %f3, %f4;
@%p17 bra BB31_29;

cvt.u64.u32	%rd114, %r61;
add.s64 %rd116, %rd99, %rd114;
ld.shared.u8 %rs18, [%rd116];
mov.u32 %r325, 1;
setp.ne.s16	%p18, %rs18, 0;
@%p18 bra BB31_30;

BB31_29:
cvt.u64.u32	%rd117, %r61;
add.s64 %rd119, %rd99, %rd117;
ld.shared.u8 %rs19, [%rd119+1];
setp.eq.s16	%p19, %rs19, 0;
selp.u32	%r325, 1, 0, %p19;

BB31_30:
and.b32 %r67, %r13, 1;
setp.ne.s32	%p20, %r325, %r67;
@%p20 bra BB31_32;

mul.wide.u32 %rd120, %r61, 8;
add.s64 %rd122, %rd98, %rd120;
cvt.u64.u32	%rd123, %r61;
ld.shared.u16 %rs20, [%rd113];
ld.shared.u16 %rs21, [%rd113+2];
st.shared.u16 [%rd113], %rs21;
st.shared.u16 [%rd113+2], %rs20;
ld.shared.u64 %rd127, [%rd122];
ld.shared.u64 %rd128, [%rd122+8];
st.shared.u64 [%rd122], %rd128;
st.shared.u64 [%rd122+8], %rd127;
add.s64 %rd130, %rd99, %rd123;
ld.shared.u8 %rs22, [%rd130];
ld.shared.u8 %rs23, [%rd130+1];
st.shared.u8 [%rd130], %rs23;
st.shared.u8 [%rd130+1], %rs22;

BB31_32:
bar.sync 0;
sub.s32 %r18, %r61, %r67;
add.s32 %r73, %r18, 2;
mul.wide.u32 %rd131, %r73, 2;
add.s64 %rd133, %rd96, %rd131;
mul.wide.u32 %rd134, %r18, 2;
add.s64 %rd135, %rd96, %rd134;
ld.shared.u16 %rs24, [%rd135];
ld.shared.u16 %rs25, [%rd133];

	{ cvt.f32.f16 %f5, %rs24;}


	
	{ cvt.f32.f16 %f6, %rs25;}


	setp.geu.f32	%p21, %f5, %f6;
@%p21 bra BB31_34;

cvt.u64.u32	%rd136, %r18;
add.s64 %rd138, %rd99, %rd136;
ld.shared.u8 %rs26, [%rd138];
mov.u32 %r326, 1;
setp.ne.s16	%p22, %rs26, 0;
@%p22 bra BB31_35;

BB31_34:
cvt.u64.u32	%rd139, %r73;
add.s64 %rd141, %rd99, %rd139;
ld.shared.u8 %rs27, [%rd141];
setp.eq.s16	%p23, %rs27, 0;
selp.u32	%r326, 1, 0, %p23;

BB31_35:
bfe.u32 %r85, %r13, 1, 1;
setp.ne.s32	%p24, %r326, %r85;
@%p24 bra BB31_37;

mul.wide.u32 %rd142, %r18, 8;
add.s64 %rd144, %rd98, %rd142;
mul.wide.u32 %rd145, %r73, 8;
add.s64 %rd146, %rd98, %rd145;
cvt.u64.u32	%rd147, %r18;
ld.shared.u16 %rs28, [%rd135];
cvt.u64.u32	%rd151, %r73;
ld.shared.u16 %rs29, [%rd133];
st.shared.u16 [%rd135], %rs29;
st.shared.u16 [%rd133], %rs28;
ld.shared.u64 %rd154, [%rd144];
ld.shared.u64 %rd155, [%rd146];
st.shared.u64 [%rd144], %rd155;
st.shared.u64 [%rd146], %rd154;
add.s64 %rd157, %rd99, %rd147;
ld.shared.u8 %rs30, [%rd157];
add.s64 %rd158, %rd99, %rd151;
ld.shared.u8 %rs31, [%rd158];
st.shared.u8 [%rd157], %rs31;
st.shared.u8 [%rd158], %rs30;

BB31_37:
bar.sync 0;
ld.shared.u16 %rs32, [%rd113];
ld.shared.u16 %rs33, [%rd113+2];

	{ cvt.f32.f16 %f7, %rs32;}


	
	{ cvt.f32.f16 %f8, %rs33;}


	setp.geu.f32	%p25, %f7, %f8;
@%p25 bra BB31_39;

cvt.u64.u32	%rd162, %r61;
add.s64 %rd164, %rd99, %rd162;
ld.shared.u8 %rs34, [%rd164];
mov.u32 %r327, 1;
setp.ne.s16	%p26, %rs34, 0;
@%p26 bra BB31_40;

BB31_39:
cvt.u64.u32	%rd165, %r61;
add.s64 %rd167, %rd99, %rd165;
ld.shared.u8 %rs35, [%rd167+1];
setp.eq.s16	%p27, %rs35, 0;
selp.u32	%r327, 1, 0, %p27;

BB31_40:
bfe.u32 %r100, %r13, 1, 1;
setp.ne.s32	%p28, %r327, %r100;
@%p28 bra BB31_42;

cvt.u64.u32	%rd168, %r61;
ld.shared.u16 %rs36, [%rd113];
ld.shared.u16 %rs37, [%rd113+2];
st.shared.u16 [%rd113], %rs37;
st.shared.u16 [%rd113+2], %rs36;
mul.wide.u32 %rd172, %r61, 8;
add.s64 %rd174, %rd98, %rd172;
ld.shared.u64 %rd175, [%rd174];
ld.shared.u64 %rd176, [%rd174+8];
st.shared.u64 [%rd174], %rd176;
st.shared.u64 [%rd174+8], %rd175;
add.s64 %rd178, %rd99, %rd168;
ld.shared.u8 %rs38, [%rd178];
ld.shared.u8 %rs39, [%rd178+1];
st.shared.u8 [%rd178], %rs39;
st.shared.u8 [%rd178+1], %rs38;

BB31_42:
bar.sync 0;
and.b32 %r103, %r13, 3;
sub.s32 %r24, %r61, %r103;
add.s32 %r105, %r24, 4;
mul.wide.u32 %rd179, %r105, 2;
add.s64 %rd181, %rd96, %rd179;
mul.wide.u32 %rd182, %r24, 2;
add.s64 %rd183, %rd96, %rd182;
ld.shared.u16 %rs40, [%rd183];
ld.shared.u16 %rs41, [%rd181];

	{ cvt.f32.f16 %f9, %rs40;}


	
	{ cvt.f32.f16 %f10, %rs41;}


	setp.geu.f32	%p29, %f9, %f10;
@%p29 bra BB31_44;

cvt.u64.u32	%rd184, %r24;
add.s64 %rd186, %rd99, %rd184;
ld.shared.u8 %rs42, [%rd186];
mov.u32 %r328, 1;
setp.ne.s16	%p30, %rs42, 0;
@%p30 bra BB31_45;

BB31_44:
cvt.u64.u32	%rd187, %r105;
add.s64 %rd189, %rd99, %rd187;
ld.shared.u8 %rs43, [%rd189];
setp.eq.s16	%p31, %rs43, 0;
selp.u32	%r328, 1, 0, %p31;

BB31_45:
bfe.u32 %r117, %r13, 2, 1;
setp.ne.s32	%p32, %r328, %r117;
@%p32 bra BB31_47;

mul.wide.u32 %rd190, %r24, 8;
add.s64 %rd192, %rd98, %rd190;
mul.wide.u32 %rd193, %r105, 8;
add.s64 %rd194, %rd98, %rd193;
cvt.u64.u32	%rd195, %r24;
ld.shared.u16 %rs44, [%rd183];
cvt.u64.u32	%rd199, %r105;
ld.shared.u16 %rs45, [%rd181];
st.shared.u16 [%rd183], %rs45;
st.shared.u16 [%rd181], %rs44;
ld.shared.u64 %rd202, [%rd192];
ld.shared.u64 %rd203, [%rd194];
st.shared.u64 [%rd192], %rd203;
st.shared.u64 [%rd194], %rd202;
add.s64 %rd205, %rd99, %rd195;
ld.shared.u8 %rs46, [%rd205];
add.s64 %rd206, %rd99, %rd199;
ld.shared.u8 %rs47, [%rd206];
st.shared.u8 [%rd205], %rs47;
st.shared.u8 [%rd206], %rs46;

BB31_47:
bar.sync 0;
ld.shared.u16 %rs48, [%rd135];
ld.shared.u16 %rs49, [%rd133];

	{ cvt.f32.f16 %f11, %rs48;}


	
	{ cvt.f32.f16 %f12, %rs49;}


	setp.geu.f32	%p33, %f11, %f12;
@%p33 bra BB31_49;

cvt.u64.u32	%rd212, %r18;
add.s64 %rd214, %rd99, %rd212;
ld.shared.u8 %rs50, [%rd214];
mov.u32 %r329, 1;
setp.ne.s16	%p34, %rs50, 0;
@%p34 bra BB31_50;

BB31_49:
cvt.u64.u32	%rd215, %r73;
add.s64 %rd217, %rd99, %rd215;
ld.shared.u8 %rs51, [%rd217];
setp.eq.s16	%p35, %rs51, 0;
selp.u32	%r329, 1, 0, %p35;

BB31_50:
bfe.u32 %r140, %r13, 2, 1;
setp.ne.s32	%p36, %r329, %r140;
@%p36 bra BB31_52;

cvt.u64.u32	%rd218, %r18;
ld.shared.u16 %rs52, [%rd135];
cvt.u64.u32	%rd222, %r73;
ld.shared.u16 %rs53, [%rd133];
st.shared.u16 [%rd135], %rs53;
st.shared.u16 [%rd133], %rs52;
mul.wide.u32 %rd225, %r18, 8;
add.s64 %rd227, %rd98, %rd225;
ld.shared.u64 %rd228, [%rd227];
mul.wide.u32 %rd229, %r73, 8;
add.s64 %rd230, %rd98, %rd229;
ld.shared.u64 %rd231, [%rd230];
st.shared.u64 [%rd227], %rd231;
st.shared.u64 [%rd230], %rd228;
add.s64 %rd233, %rd99, %rd218;
ld.shared.u8 %rs54, [%rd233];
add.s64 %rd234, %rd99, %rd222;
ld.shared.u8 %rs55, [%rd234];
st.shared.u8 [%rd233], %rs55;
st.shared.u8 [%rd234], %rs54;

BB31_52:
bar.sync 0;
ld.shared.u16 %rs56, [%rd113];
ld.shared.u16 %rs57, [%rd113+2];

	{ cvt.f32.f16 %f13, %rs56;}


	
	{ cvt.f32.f16 %f14, %rs57;}


	setp.geu.f32	%p37, %f13, %f14;
@%p37 bra BB31_54;

cvt.u64.u32	%rd238, %r61;
add.s64 %rd240, %rd99, %rd238;
ld.shared.u8 %rs58, [%rd240];
mov.u32 %r330, 1;
setp.ne.s16	%p38, %rs58, 0;
@%p38 bra BB31_55;

BB31_54:
cvt.u64.u32	%rd241, %r61;
add.s64 %rd243, %rd99, %rd241;
ld.shared.u8 %rs59, [%rd243+1];
setp.eq.s16	%p39, %rs59, 0;
selp.u32	%r330, 1, 0, %p39;

BB31_55:
bfe.u32 %r154, %r13, 2, 1;
setp.ne.s32	%p40, %r330, %r154;
@%p40 bra BB31_57;

cvt.u64.u32	%rd244, %r61;
ld.shared.u16 %rs60, [%rd113];
ld.shared.u16 %rs61, [%rd113+2];
st.shared.u16 [%rd113], %rs61;
st.shared.u16 [%rd113+2], %rs60;
mul.wide.u32 %rd248, %r61, 8;
add.s64 %rd250, %rd98, %rd248;
ld.shared.u64 %rd251, [%rd250];
ld.shared.u64 %rd252, [%rd250+8];
st.shared.u64 [%rd250], %rd252;
st.shared.u64 [%rd250+8], %rd251;
add.s64 %rd254, %rd99, %rd244;
ld.shared.u8 %rs62, [%rd254];
ld.shared.u8 %rs63, [%rd254+1];
st.shared.u8 [%rd254], %rs63;
st.shared.u8 [%rd254+1], %rs62;

BB31_57:
bar.sync 0;
and.b32 %r157, %r13, 7;
sub.s32 %r32, %r61, %r157;
add.s32 %r159, %r32, 8;
mul.wide.u32 %rd255, %r159, 2;
add.s64 %rd257, %rd96, %rd255;
mul.wide.u32 %rd258, %r32, 2;
add.s64 %rd259, %rd96, %rd258;
ld.shared.u16 %rs64, [%rd259];
ld.shared.u16 %rs65, [%rd257];

	{ cvt.f32.f16 %f15, %rs64;}


	
	{ cvt.f32.f16 %f16, %rs65;}


	setp.geu.f32	%p41, %f15, %f16;
@%p41 bra BB31_59;

cvt.u64.u32	%rd260, %r32;
add.s64 %rd262, %rd99, %rd260;
ld.shared.u8 %rs66, [%rd262];
mov.u32 %r331, 1;
setp.ne.s16	%p42, %rs66, 0;
@%p42 bra BB31_60;

BB31_59:
cvt.u64.u32	%rd263, %r159;
add.s64 %rd265, %rd99, %rd263;
ld.shared.u8 %rs67, [%rd265];
setp.eq.s16	%p43, %rs67, 0;
selp.u32	%r331, 1, 0, %p43;

BB31_60:
bfe.u32 %r171, %r13, 3, 1;
setp.ne.s32	%p44, %r331, %r171;
@%p44 bra BB31_62;

mul.wide.u32 %rd266, %r32, 8;
add.s64 %rd268, %rd98, %rd266;
mul.wide.u32 %rd269, %r159, 8;
add.s64 %rd270, %rd98, %rd269;
cvt.u64.u32	%rd271, %r32;
ld.shared.u16 %rs68, [%rd259];
cvt.u64.u32	%rd275, %r159;
ld.shared.u16 %rs69, [%rd257];
st.shared.u16 [%rd259], %rs69;
st.shared.u16 [%rd257], %rs68;
ld.shared.u64 %rd278, [%rd268];
ld.shared.u64 %rd279, [%rd270];
st.shared.u64 [%rd268], %rd279;
st.shared.u64 [%rd270], %rd278;
add.s64 %rd281, %rd99, %rd271;
ld.shared.u8 %rs70, [%rd281];
add.s64 %rd282, %rd99, %rd275;
ld.shared.u8 %rs71, [%rd282];
st.shared.u8 [%rd281], %rs71;
st.shared.u8 [%rd282], %rs70;

BB31_62:
bar.sync 0;
ld.shared.u16 %rs72, [%rd183];
ld.shared.u16 %rs73, [%rd181];

	{ cvt.f32.f16 %f17, %rs72;}


	
	{ cvt.f32.f16 %f18, %rs73;}


	setp.geu.f32	%p45, %f17, %f18;
@%p45 bra BB31_64;

cvt.u64.u32	%rd288, %r24;
add.s64 %rd290, %rd99, %rd288;
ld.shared.u8 %rs74, [%rd290];
mov.u32 %r332, 1;
setp.ne.s16	%p46, %rs74, 0;
@%p46 bra BB31_65;

BB31_64:
cvt.u64.u32	%rd291, %r105;
add.s64 %rd293, %rd99, %rd291;
ld.shared.u8 %rs75, [%rd293];
setp.eq.s16	%p47, %rs75, 0;
selp.u32	%r332, 1, 0, %p47;

BB31_65:
bfe.u32 %r194, %r13, 3, 1;
setp.ne.s32	%p48, %r332, %r194;
@%p48 bra BB31_67;

cvt.u64.u32	%rd294, %r24;
ld.shared.u16 %rs76, [%rd183];
cvt.u64.u32	%rd298, %r105;
ld.shared.u16 %rs77, [%rd181];
st.shared.u16 [%rd183], %rs77;
st.shared.u16 [%rd181], %rs76;
mul.wide.u32 %rd301, %r24, 8;
add.s64 %rd303, %rd98, %rd301;
ld.shared.u64 %rd304, [%rd303];
mul.wide.u32 %rd305, %r105, 8;
add.s64 %rd306, %rd98, %rd305;
ld.shared.u64 %rd307, [%rd306];
st.shared.u64 [%rd303], %rd307;
st.shared.u64 [%rd306], %rd304;
add.s64 %rd309, %rd99, %rd294;
ld.shared.u8 %rs78, [%rd309];
add.s64 %rd310, %rd99, %rd298;
ld.shared.u8 %rs79, [%rd310];
st.shared.u8 [%rd309], %rs79;
st.shared.u8 [%rd310], %rs78;

BB31_67:
bar.sync 0;
ld.shared.u16 %rs80, [%rd135];
ld.shared.u16 %rs81, [%rd133];

	{ cvt.f32.f16 %f19, %rs80;}


	
	{ cvt.f32.f16 %f20, %rs81;}


	setp.geu.f32	%p49, %f19, %f20;
@%p49 bra BB31_69;

cvt.u64.u32	%rd316, %r18;
add.s64 %rd318, %rd99, %rd316;
ld.shared.u8 %rs82, [%rd318];
mov.u32 %r333, 1;
setp.ne.s16	%p50, %rs82, 0;
@%p50 bra BB31_70;

BB31_69:
cvt.u64.u32	%rd319, %r73;
add.s64 %rd321, %rd99, %rd319;
ld.shared.u8 %rs83, [%rd321];
setp.eq.s16	%p51, %rs83, 0;
selp.u32	%r333, 1, 0, %p51;

BB31_70:
bfe.u32 %r216, %r13, 3, 1;
setp.ne.s32	%p52, %r333, %r216;
@%p52 bra BB31_72;

cvt.u64.u32	%rd322, %r18;
ld.shared.u16 %rs84, [%rd135];
cvt.u64.u32	%rd326, %r73;
ld.shared.u16 %rs85, [%rd133];
st.shared.u16 [%rd135], %rs85;
st.shared.u16 [%rd133], %rs84;
mul.wide.u32 %rd329, %r18, 8;
add.s64 %rd331, %rd98, %rd329;
ld.shared.u64 %rd332, [%rd331];
mul.wide.u32 %rd333, %r73, 8;
add.s64 %rd334, %rd98, %rd333;
ld.shared.u64 %rd335, [%rd334];
st.shared.u64 [%rd331], %rd335;
st.shared.u64 [%rd334], %rd332;
add.s64 %rd337, %rd99, %rd322;
ld.shared.u8 %rs86, [%rd337];
add.s64 %rd338, %rd99, %rd326;
ld.shared.u8 %rs87, [%rd338];
st.shared.u8 [%rd337], %rs87;
st.shared.u8 [%rd338], %rs86;

BB31_72:
bar.sync 0;
ld.shared.u16 %rs88, [%rd113];
ld.shared.u16 %rs89, [%rd113+2];

	{ cvt.f32.f16 %f21, %rs88;}


	
	{ cvt.f32.f16 %f22, %rs89;}


	setp.geu.f32	%p53, %f21, %f22;
@%p53 bra BB31_74;

cvt.u64.u32	%rd342, %r61;
add.s64 %rd344, %rd99, %rd342;
ld.shared.u8 %rs90, [%rd344];
mov.u32 %r334, 1;
setp.ne.s16	%p54, %rs90, 0;
@%p54 bra BB31_75;

BB31_74:
cvt.u64.u32	%rd345, %r61;
add.s64 %rd347, %rd99, %rd345;
ld.shared.u8 %rs91, [%rd347+1];
setp.eq.s16	%p55, %rs91, 0;
selp.u32	%r334, 1, 0, %p55;

BB31_75:
bfe.u32 %r230, %r13, 3, 1;
setp.ne.s32	%p56, %r334, %r230;
@%p56 bra BB31_77;

cvt.u64.u32	%rd348, %r61;
ld.shared.u16 %rs92, [%rd113];
ld.shared.u16 %rs93, [%rd113+2];
st.shared.u16 [%rd113], %rs93;
st.shared.u16 [%rd113+2], %rs92;
mul.wide.u32 %rd352, %r61, 8;
add.s64 %rd354, %rd98, %rd352;
ld.shared.u64 %rd355, [%rd354];
ld.shared.u64 %rd356, [%rd354+8];
st.shared.u64 [%rd354], %rd356;
st.shared.u64 [%rd354+8], %rd355;
add.s64 %rd358, %rd99, %rd348;
ld.shared.u8 %rs94, [%rd358];
ld.shared.u8 %rs95, [%rd358+1];
st.shared.u8 [%rd358], %rs95;
st.shared.u8 [%rd358+1], %rs94;

BB31_77:
bar.sync 0;
and.b32 %r233, %r13, 15;
sub.s32 %r234, %r61, %r233;
add.s32 %r235, %r234, 16;
mul.wide.u32 %rd359, %r235, 2;
add.s64 %rd361, %rd96, %rd359;
mul.wide.u32 %rd362, %r234, 2;
add.s64 %rd363, %rd96, %rd362;
ld.shared.u16 %rs96, [%rd363];
ld.shared.u16 %rs97, [%rd361];

	{ cvt.f32.f16 %f23, %rs96;}


	
	{ cvt.f32.f16 %f24, %rs97;}


	setp.geu.f32	%p57, %f23, %f24;
@%p57 bra BB31_79;

cvt.u64.u32	%rd364, %r234;
add.s64 %rd366, %rd99, %rd364;
ld.shared.u8 %rs98, [%rd366];
setp.ne.s16	%p58, %rs98, 0;
@%p58 bra BB31_81;

BB31_79:
cvt.u64.u32	%rd367, %r235;
add.s64 %rd369, %rd99, %rd367;
ld.shared.u8 %rs7, [%rd369];
setp.eq.s16	%p59, %rs7, 0;
@%p59 bra BB31_81;

cvt.u64.u32	%rd370, %r234;
ld.shared.u16 %rs99, [%rd363];
ld.shared.u16 %rs100, [%rd361];
st.shared.u16 [%rd363], %rs100;
st.shared.u16 [%rd361], %rs99;
mul.wide.u32 %rd377, %r234, 8;
add.s64 %rd379, %rd98, %rd377;
ld.shared.u64 %rd380, [%rd379];
mul.wide.u32 %rd381, %r235, 8;
add.s64 %rd382, %rd98, %rd381;
ld.shared.u64 %rd383, [%rd382];
st.shared.u64 [%rd379], %rd383;
st.shared.u64 [%rd382], %rd380;
add.s64 %rd385, %rd99, %rd370;
ld.shared.u8 %rs101, [%rd385];
st.shared.u8 [%rd385], %rs7;
st.shared.u8 [%rd369], %rs101;

BB31_81:
bar.sync 0;
ld.shared.u16 %rs102, [%rd259];
ld.shared.u16 %rs103, [%rd257];

	{ cvt.f32.f16 %f25, %rs102;}


	
	{ cvt.f32.f16 %f26, %rs103;}


	setp.geu.f32	%p60, %f25, %f26;
@%p60 bra BB31_83;

cvt.u64.u32	%rd392, %r32;
add.s64 %rd394, %rd99, %rd392;
ld.shared.u8 %rs104, [%rd394];
setp.ne.s16	%p61, %rs104, 0;
@%p61 bra BB31_85;

BB31_83:
cvt.u64.u32	%rd395, %r159;
add.s64 %rd397, %rd99, %rd395;
ld.shared.u8 %rs8, [%rd397];
setp.eq.s16	%p62, %rs8, 0;
@%p62 bra BB31_85;

cvt.u64.u32	%rd398, %r32;
ld.shared.u16 %rs105, [%rd259];
ld.shared.u16 %rs106, [%rd257];
st.shared.u16 [%rd259], %rs106;
st.shared.u16 [%rd257], %rs105;
mul.wide.u32 %rd405, %r32, 8;
add.s64 %rd407, %rd98, %rd405;
ld.shared.u64 %rd408, [%rd407];
mul.wide.u32 %rd409, %r159, 8;
add.s64 %rd410, %rd98, %rd409;
ld.shared.u64 %rd411, [%rd410];
st.shared.u64 [%rd407], %rd411;
st.shared.u64 [%rd410], %rd408;
add.s64 %rd413, %rd99, %rd398;
ld.shared.u8 %rs107, [%rd413];
st.shared.u8 [%rd413], %rs8;
st.shared.u8 [%rd397], %rs107;

BB31_85:
bar.sync 0;
ld.shared.u16 %rs108, [%rd183];
ld.shared.u16 %rs109, [%rd181];

	{ cvt.f32.f16 %f27, %rs108;}


	
	{ cvt.f32.f16 %f28, %rs109;}


	setp.geu.f32	%p63, %f27, %f28;
@%p63 bra BB31_87;

cvt.u64.u32	%rd420, %r24;
add.s64 %rd422, %rd99, %rd420;
ld.shared.u8 %rs110, [%rd422];
setp.ne.s16	%p64, %rs110, 0;
@%p64 bra BB31_89;

BB31_87:
cvt.u64.u32	%rd423, %r105;
add.s64 %rd425, %rd99, %rd423;
ld.shared.u8 %rs9, [%rd425];
setp.eq.s16	%p65, %rs9, 0;
@%p65 bra BB31_89;

cvt.u64.u32	%rd426, %r24;
ld.shared.u16 %rs111, [%rd183];
ld.shared.u16 %rs112, [%rd181];
st.shared.u16 [%rd183], %rs112;
st.shared.u16 [%rd181], %rs111;
mul.wide.u32 %rd433, %r24, 8;
add.s64 %rd435, %rd98, %rd433;
ld.shared.u64 %rd436, [%rd435];
mul.wide.u32 %rd437, %r105, 8;
add.s64 %rd438, %rd98, %rd437;
ld.shared.u64 %rd439, [%rd438];
st.shared.u64 [%rd435], %rd439;
st.shared.u64 [%rd438], %rd436;
add.s64 %rd441, %rd99, %rd426;
ld.shared.u8 %rs113, [%rd441];
st.shared.u8 [%rd441], %rs9;
st.shared.u8 [%rd425], %rs113;

BB31_89:
bar.sync 0;
ld.shared.u16 %rs114, [%rd135];
ld.shared.u16 %rs115, [%rd133];

	{ cvt.f32.f16 %f29, %rs114;}


	
	{ cvt.f32.f16 %f30, %rs115;}


	setp.geu.f32	%p66, %f29, %f30;
@%p66 bra BB31_91;

cvt.u64.u32	%rd448, %r18;
add.s64 %rd450, %rd99, %rd448;
ld.shared.u8 %rs116, [%rd450];
setp.ne.s16	%p67, %rs116, 0;
@%p67 bra BB31_93;

BB31_91:
cvt.u64.u32	%rd451, %r73;
add.s64 %rd453, %rd99, %rd451;
ld.shared.u8 %rs10, [%rd453];
setp.eq.s16	%p68, %rs10, 0;
@%p68 bra BB31_93;

cvt.u64.u32	%rd454, %r18;
ld.shared.u16 %rs117, [%rd135];
ld.shared.u16 %rs118, [%rd133];
st.shared.u16 [%rd135], %rs118;
st.shared.u16 [%rd133], %rs117;
mul.wide.u32 %rd461, %r18, 8;
add.s64 %rd463, %rd98, %rd461;
ld.shared.u64 %rd464, [%rd463];
mul.wide.u32 %rd465, %r73, 8;
add.s64 %rd466, %rd98, %rd465;
ld.shared.u64 %rd467, [%rd466];
st.shared.u64 [%rd463], %rd467;
st.shared.u64 [%rd466], %rd464;
add.s64 %rd469, %rd99, %rd454;
ld.shared.u8 %rs119, [%rd469];
st.shared.u8 [%rd469], %rs10;
st.shared.u8 [%rd453], %rs119;

BB31_93:
bar.sync 0;
ld.shared.u16 %rs120, [%rd113];
ld.shared.u16 %rs121, [%rd113+2];

	{ cvt.f32.f16 %f31, %rs120;}


	
	{ cvt.f32.f16 %f32, %rs121;}


	setp.geu.f32	%p69, %f31, %f32;
@%p69 bra BB31_95;

cvt.u64.u32	%rd474, %r61;
add.s64 %rd476, %rd99, %rd474;
ld.shared.u8 %rs122, [%rd476];
setp.ne.s16	%p70, %rs122, 0;
@%p70 bra BB31_97;

BB31_95:
cvt.u64.u32	%rd477, %r61;
add.s64 %rd479, %rd99, %rd477;
ld.shared.u8 %rs11, [%rd479+1];
setp.eq.s16	%p71, %rs11, 0;
@%p71 bra BB31_97;

ld.shared.u16 %rs123, [%rd113];
ld.shared.u16 %rs124, [%rd113+2];
st.shared.u16 [%rd113], %rs124;
st.shared.u16 [%rd113+2], %rs123;
mul.wide.u32 %rd484, %r61, 8;
add.s64 %rd486, %rd98, %rd484;
ld.shared.u64 %rd487, [%rd486];
ld.shared.u64 %rd488, [%rd486+8];
st.shared.u64 [%rd486], %rd488;
st.shared.u64 [%rd486+8], %rd487;
ld.shared.u8 %rs125, [%rd479];
st.shared.u8 [%rd479], %rs11;
st.shared.u8 [%rd479+1], %rs125;

BB31_97:
bar.sync 0;
@!%p1 bra BB31_99;
bra.uni BB31_98;

BB31_98:
mul.lo.s64 %rd493, %rd43, %rd54;
add.s64 %rd494, %rd493, %rd25;
ld.local.u64 %rd495, [%rd2];
shl.b64 %rd496, %rd494, 1;
add.s64 %rd497, %rd495, %rd496;
mul.wide.s32 %rd498, %r13, 2;
add.s64 %rd500, %rd96, %rd498;
ld.shared.u16 %rs126, [%rd500];
st.u16 [%rd497], %rs126;
mul.wide.s32 %rd501, %r13, 8;
add.s64 %rd503, %rd98, %rd501;
ld.shared.u64 %rd504, [%rd503];
mul.lo.s64 %rd505, %rd43, %rd55;
add.s64 %rd506, %rd505, %rd42;
ld.local.u64 %rd507, [%rd3];
shl.b64 %rd508, %rd506, 3;
add.s64 %rd509, %rd507, %rd508;
st.u64 [%rd509], %rd504;

BB31_99:
@%p16 bra BB31_101;

mul.lo.s64 %rd512, %rd49, %rd54;
add.s64 %rd513, %rd512, %rd25;
ld.local.u64 %rd514, [%rd2];
shl.b64 %rd515, %rd513, 1;
add.s64 %rd516, %rd514, %rd515;
mul.wide.s32 %rd517, %r13, 2;
add.s64 %rd519, %rd96, %rd517;
ld.shared.u16 %rs127, [%rd519+32];
st.u16 [%rd516], %rs127;
mul.wide.s32 %rd520, %r13, 8;
add.s64 %rd522, %rd98, %rd520;
ld.shared.u64 %rd523, [%rd522+128];
mul.lo.s64 %rd524, %rd49, %rd55;
add.s64 %rd525, %rd524, %rd42;
ld.local.u64 %rd526, [%rd3];
shl.b64 %rd527, %rd525, 3;
add.s64 %rd528, %rd526, %rd527;
st.u64 [%rd528], %rd523;

BB31_101:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB32_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd12;

BB32_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB32_5;

cvta.to.global.u64 %rd15, %rd9;
cvt.u64.u32	%rd16, %r26;
add.s64 %rd20, %rd16, %rd8;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd19, %rd15, %rd17;
cvt.u64.u32	%rd3, %r6;

BB32_4:
st.global.u64 [%rd19], %rd20;
add.s64 %rd20, %rd20, %rd3;
shl.b64 %rd18, %rd3, 3;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB32_4;

BB32_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB33_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd19;

BB33_2:
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
add.s64 %rd26, %rd24, %rd14;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB33_4;

BB33_3:
st.global.u64 [%rd25], %rd26;
add.s64 %rd26, %rd26, %rd4;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB33_3;

BB33_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IN3c104HalfElNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IN3c104HalfElNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[64]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<7>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IN3c104HalfElNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IN3c104HalfElNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IN3c104HalfElNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IN3c104HalfElNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+28];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd2, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd3, %rd2;
setp.eq.s64	%p2, %rd3, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB34_2;

cvt.s64.s32	%rd4, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r24;
mov.u64 %rd5, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd6, %rd5;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd6;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd4;

BB34_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;

BB34_3:
mov.u32 %r8, %r26;
add.s32 %r26, %r8, %r6;
setp.lt.u32	%p4, %r8, %r10;
@%p4 bra BB34_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IN3c104HalfElNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IN3c104HalfElNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<14>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IN3c104HalfElNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IN3c104HalfElNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IN3c104HalfElNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd7, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IN3c104HalfElNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd8, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd9, %rd8;
setp.eq.s64	%p2, %rd9, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB35_2;

cvt.s64.s32	%rd10, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r18;
mov.u64 %rd11, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd12, %rd11;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd12;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd10;

BB35_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd2, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd13, %r21;

BB35_3:
mov.u64 %rd4, %rd13;
add.s64 %rd13, %rd4, %rd2;
setp.lt.s64	%p4, %rd4, %rd7;
@%p4 bra BB35_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<29>;
.reg .f32 %f<3>;
.reg .b32 %r<65>;
.reg .b64 %rd<38>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd16, %rd15;
setp.eq.s64	%p2, %rd16, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB36_2;

cvt.s64.s32	%rd17, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r41;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd19, %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd19;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd17;

BB36_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r62, %r4, %r3, %r1;
setp.ge.u32	%p4, %r62, %r25;
@%p4 bra BB36_8;

cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd21, %r62;
add.s64 %rd37, %rd21, %rd11;
mul.wide.u32 %rd22, %r62, 4;
add.s64 %rd36, %rd20, %rd22;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB36_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd37;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd23, %r40;
mul.lo.s64 %rd24, %rd37, %rd23;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd25, %rd24, %rd7;
cvt.u32.u64	%r56, %rd25;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r64, 0, %r57, %p5;
min.u32 %r63, %r52, %r12;
setp.ge.u32	%p6, %r64, %r63;
@%p6 bra BB36_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB36_6:
add.s32 %r58, %r63, %r64;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd26, %r60;
add.s64 %rd27, %rd26, %rd8;
cvt.u64.u32	%rd28, %r59;
add.s64 %rd29, %rd28, %rd7;
shl.b64 %rd30, %rd27, 1;
add.s64 %rd31, %rd1, %rd30;
ld.global.u16 %rs27, [%rd31];
shl.b64 %rd32, %rd29, 1;
add.s64 %rd33, %rd1, %rd32;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f1, %rs27;}


	
	{ cvt.f32.f16 %f2, %rs28;}


	setp.gt.f32	%p7, %f1, %f2;
add.s32 %r61, %r59, 1;
selp.b32	%r64, %r64, %r61, %p7;
selp.b32	%r63, %r59, %r63, %p7;
setp.lt.u32	%p8, %r64, %r63;
@%p8 bra BB36_6;

BB36_7:
st.global.u32 [%rd36], %r64;
cvt.u64.u32	%rd34, %r8;
add.s64 %rd37, %rd37, %rd34;
mul.wide.u32 %rd35, %r8, 4;
add.s64 %rd36, %rd36, %rd35;
add.s32 %r62, %r62, %r8;
setp.lt.u32	%p9, %r62, %r25;
@%p9 bra BB36_4;

BB36_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<21>;
.reg .f32 %f<3>;
.reg .b32 %r<60>;
.reg .b64 %rd<43>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd22, %rd21;
setp.eq.s64	%p2, %rd22, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB37_2;

cvt.s64.s32	%rd23, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r35;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd25, %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd23;

BB37_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd40, %r37;
setp.ge.s64	%p4, %rd40, %rd20;
@%p4 bra BB37_8;

cvta.to.global.u64 %rd26, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd42, %rd40, %rd16;
shl.b64 %rd27, %rd40, 2;
add.s64 %rd41, %rd26, %rd27;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB37_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd42;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd28, %r34;
mul.lo.s64 %rd29, %rd42, %rd28;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd30, %rd29, %rd11;
cvt.u32.u64	%r52, %rd30;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r59, 0, %r53, %p5;
min.u32 %r58, %r48, %r8;
setp.ge.u32	%p6, %r59, %r58;
@%p6 bra BB37_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB37_6:
add.s32 %r54, %r58, %r59;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd31, %r56;
add.s64 %rd32, %rd31, %rd12;
cvt.u64.u32	%rd33, %r55;
add.s64 %rd34, %rd33, %rd11;
shl.b64 %rd35, %rd32, 1;
add.s64 %rd36, %rd3, %rd35;
ld.global.u16 %rs19, [%rd36];
shl.b64 %rd37, %rd34, 1;
add.s64 %rd38, %rd3, %rd37;
ld.global.u16 %rs20, [%rd38];

	{ cvt.f32.f16 %f1, %rs19;}


	
	{ cvt.f32.f16 %f2, %rs20;}


	setp.gt.f32	%p7, %f1, %f2;
add.s32 %r57, %r55, 1;
selp.b32	%r59, %r59, %r57, %p7;
selp.b32	%r58, %r55, %r58, %p7;
setp.lt.u32	%p8, %r59, %r58;
@%p8 bra BB37_6;

BB37_7:
st.global.u32 [%rd41], %r59;
add.s64 %rd42, %rd42, %rd4;
shl.b64 %rd39, %rd4, 2;
add.s64 %rd41, %rd41, %rd39;
add.s64 %rd40, %rd40, %rd4;
setp.lt.s64	%p9, %rd40, %rd20;
@%p9 bra BB37_4;

BB37_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<29>;
.reg .f32 %f<3>;
.reg .b32 %r<65>;
.reg .b64 %rd<37>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB38_2;

cvt.s64.s32	%rd16, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r41;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd16;

BB38_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r62, %r4, %r3, %r1;
setp.ge.u32	%p4, %r62, %r25;
@%p4 bra BB38_8;

cvta.to.global.u64 %rd19, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd20, %r62;
add.s64 %rd36, %rd20, %rd11;
mul.wide.u32 %rd21, %r62, 4;
add.s64 %rd35, %rd19, %rd21;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB38_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd36;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd22, %r40;
mul.lo.s64 %rd23, %rd36, %rd22;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd24, %rd23, %rd7;
cvt.u32.u64	%r56, %rd24;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r64, 0, %r57, %p5;
min.u32 %r63, %r52, %r12;
setp.ge.u32	%p6, %r64, %r63;
@%p6 bra BB38_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB38_6:
add.s32 %r58, %r63, %r64;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd25, %r60;
add.s64 %rd26, %rd25, %rd8;
cvt.u64.u32	%rd27, %r59;
add.s64 %rd28, %rd27, %rd7;
shl.b64 %rd29, %rd26, 4;
add.s64 %rd30, %rd1, %rd29;
ld.global.u16 %rs27, [%rd30];
shl.b64 %rd31, %rd28, 4;
add.s64 %rd32, %rd1, %rd31;
ld.global.u16 %rs28, [%rd32];

	{ cvt.f32.f16 %f1, %rs27;}


	
	{ cvt.f32.f16 %f2, %rs28;}


	setp.gt.f32	%p7, %f1, %f2;
add.s32 %r61, %r59, 1;
selp.b32	%r64, %r64, %r61, %p7;
selp.b32	%r63, %r59, %r63, %p7;
setp.lt.u32	%p8, %r64, %r63;
@%p8 bra BB38_6;

BB38_7:
st.global.u32 [%rd35], %r64;
cvt.u64.u32	%rd33, %r8;
add.s64 %rd36, %rd36, %rd33;
mul.wide.u32 %rd34, %r8, 4;
add.s64 %rd35, %rd35, %rd34;
add.s32 %r62, %r62, %r8;
setp.lt.u32	%p9, %r62, %r25;
@%p9 bra BB38_4;

BB38_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<21>;
.reg .f32 %f<3>;
.reg .b32 %r<60>;
.reg .b64 %rd<42>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd21, %rd20;
setp.eq.s64	%p2, %rd21, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB39_2;

cvt.s64.s32	%rd22, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r35;
mov.u64 %rd23, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd24, %rd23;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd22;

BB39_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd39, %r37;
setp.ge.s64	%p4, %rd39, %rd19;
@%p4 bra BB39_8;

cvta.to.global.u64 %rd25, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd41, %rd39, %rd16;
shl.b64 %rd26, %rd39, 2;
add.s64 %rd40, %rd25, %rd26;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB39_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd41;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd27, %r34;
mul.lo.s64 %rd28, %rd41, %rd27;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd29, %rd28, %rd11;
cvt.u32.u64	%r52, %rd29;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r59, 0, %r53, %p5;
min.u32 %r58, %r48, %r8;
setp.ge.u32	%p6, %r59, %r58;
@%p6 bra BB39_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB39_6:
add.s32 %r54, %r58, %r59;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd30, %r56;
add.s64 %rd31, %rd30, %rd12;
cvt.u64.u32	%rd32, %r55;
add.s64 %rd33, %rd32, %rd11;
shl.b64 %rd34, %rd31, 4;
add.s64 %rd35, %rd3, %rd34;
ld.global.u16 %rs19, [%rd35];
shl.b64 %rd36, %rd33, 4;
add.s64 %rd37, %rd3, %rd36;
ld.global.u16 %rs20, [%rd37];

	{ cvt.f32.f16 %f1, %rs19;}


	
	{ cvt.f32.f16 %f2, %rs20;}


	setp.gt.f32	%p7, %f1, %f2;
add.s32 %r57, %r55, 1;
selp.b32	%r59, %r59, %r57, %p7;
selp.b32	%r58, %r55, %r58, %p7;
setp.lt.u32	%p8, %r59, %r58;
@%p8 bra BB39_6;

BB39_7:
st.global.u32 [%rd40], %r59;
add.s64 %rd41, %rd41, %rd4;
shl.b64 %rd38, %rd4, 2;
add.s64 %rd40, %rd40, %rd38;
add.s64 %rd39, %rd39, %rd4;
setp.lt.s64	%p9, %rd39, %rd19;
@%p9 bra BB39_4;

BB39_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<37>;
.reg .f32 %f<3>;
.reg .b32 %r<26>;
.reg .b64 %rd<68>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd31, %rd30;
setp.eq.s64	%p2, %rd31, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB40_2;

cvt.s64.s32	%rd32, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r23;
mov.u64 %rd33, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd34, %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd32;

BB40_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r25, %r4, %r3, %r1;
setp.ge.u32	%p4, %r25, %r9;
@%p4 bra BB40_8;

cvta.to.global.u64 %rd35, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd36, %r25;
add.s64 %rd65, %rd36, %rd23;
mul.wide.u32 %rd37, %r25, 8;
add.s64 %rd64, %rd35, %rd37;
neg.s64 %rd6, %rd29;
shr.u64 %rd38, %rd29, 63;
add.s64 %rd39, %rd29, %rd38;
shr.s64 %rd7, %rd39, 1;

BB40_4:
and.b64 %rd40, %rd65, %rd6;
mul.lo.s64 %rd10, %rd40, %rd28;
add.s64 %rd41, %rd7, %rd40;
mul.lo.s64 %rd42, %rd41, %rd28;
min.s64 %rd11, %rd42, %rd27;
sub.s64 %rd43, %rd27, %rd10;
mul.lo.s64 %rd44, %rd7, %rd28;
min.s64 %rd45, %rd43, %rd44;
sub.s64 %rd46, %rd27, %rd11;
min.s64 %rd47, %rd46, %rd44;
add.s64 %rd48, %rd47, %rd45;
mul.lo.s64 %rd49, %rd65, %rd28;
sub.s64 %rd50, %rd49, %rd10;
min.s64 %rd12, %rd50, %rd48;
setp.lt.s64	%p5, %rd12, %rd47;
sub.s64 %rd51, %rd12, %rd47;
selp.b64	%rd67, 0, %rd51, %p5;
min.s64 %rd66, %rd45, %rd12;
setp.ge.s64	%p6, %rd67, %rd66;
@%p6 bra BB40_7;

add.s64 %rd52, %rd11, %rd12;
add.s64 %rd15, %rd52, -1;

BB40_6:
add.s64 %rd53, %rd66, %rd67;
shr.s64 %rd54, %rd53, 1;
sub.s64 %rd55, %rd15, %rd54;
add.s64 %rd56, %rd54, %rd10;
shl.b64 %rd57, %rd55, 1;
add.s64 %rd58, %rd1, %rd57;
ld.global.u16 %rs35, [%rd58];
shl.b64 %rd59, %rd56, 1;
add.s64 %rd60, %rd1, %rd59;
ld.global.u16 %rs36, [%rd60];

	{ cvt.f32.f16 %f1, %rs35;}


	
	{ cvt.f32.f16 %f2, %rs36;}


	setp.gt.f32	%p7, %f1, %f2;
add.s64 %rd61, %rd54, 1;
selp.b64	%rd67, %rd67, %rd61, %p7;
selp.b64	%rd66, %rd54, %rd66, %p7;
setp.lt.s64	%p8, %rd67, %rd66;
@%p8 bra BB40_6;

BB40_7:
st.global.u64 [%rd64], %rd67;
cvt.u64.u32	%rd62, %r6;
add.s64 %rd65, %rd65, %rd62;
mul.wide.u32 %rd63, %r6, 8;
add.s64 %rd64, %rd64, %rd63;
add.s32 %r25, %r25, %r6;
setp.lt.u32	%p9, %r25, %r9;
@%p9 bra BB40_4;

BB40_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<29>;
.reg .f32 %f<3>;
.reg .b32 %r<21>;
.reg .b64 %rd<73>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd36, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd37, %rd36;
setp.eq.s64	%p2, %rd37, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB41_2;

cvt.s64.s32	%rd38, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r17;
mov.u64 %rd39, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd40, %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd40;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd38;

BB41_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd68, %r19;
setp.ge.s64	%p4, %rd68, %rd35;
@%p4 bra BB41_8;

cvta.to.global.u64 %rd41, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd70, %rd68, %rd28;
shl.b64 %rd42, %rd68, 3;
add.s64 %rd69, %rd41, %rd42;
neg.s64 %rd9, %rd34;
shr.u64 %rd43, %rd34, 63;
add.s64 %rd44, %rd34, %rd43;
shr.s64 %rd10, %rd44, 1;

BB41_4:
and.b64 %rd45, %rd70, %rd9;
mul.lo.s64 %rd14, %rd45, %rd33;
add.s64 %rd46, %rd10, %rd45;
mul.lo.s64 %rd47, %rd46, %rd33;
min.s64 %rd15, %rd47, %rd32;
sub.s64 %rd48, %rd32, %rd14;
mul.lo.s64 %rd49, %rd10, %rd33;
min.s64 %rd50, %rd48, %rd49;
sub.s64 %rd51, %rd32, %rd15;
min.s64 %rd52, %rd51, %rd49;
add.s64 %rd53, %rd52, %rd50;
mul.lo.s64 %rd54, %rd70, %rd33;
sub.s64 %rd55, %rd54, %rd14;
min.s64 %rd16, %rd55, %rd53;
setp.lt.s64	%p5, %rd16, %rd52;
sub.s64 %rd56, %rd16, %rd52;
selp.b64	%rd72, 0, %rd56, %p5;
min.s64 %rd71, %rd50, %rd16;
setp.ge.s64	%p6, %rd72, %rd71;
@%p6 bra BB41_7;

add.s64 %rd57, %rd15, %rd16;
add.s64 %rd19, %rd57, -1;

BB41_6:
add.s64 %rd58, %rd71, %rd72;
shr.s64 %rd59, %rd58, 1;
sub.s64 %rd60, %rd19, %rd59;
add.s64 %rd61, %rd59, %rd14;
shl.b64 %rd62, %rd60, 1;
add.s64 %rd63, %rd3, %rd62;
ld.global.u16 %rs27, [%rd63];
shl.b64 %rd64, %rd61, 1;
add.s64 %rd65, %rd3, %rd64;
ld.global.u16 %rs28, [%rd65];

	{ cvt.f32.f16 %f1, %rs27;}


	
	{ cvt.f32.f16 %f2, %rs28;}


	setp.gt.f32	%p7, %f1, %f2;
add.s64 %rd66, %rd59, 1;
selp.b64	%rd72, %rd72, %rd66, %p7;
selp.b64	%rd71, %rd59, %rd71, %p7;
setp.lt.s64	%p8, %rd72, %rd71;
@%p8 bra BB41_6;

BB41_7:
st.global.u64 [%rd69], %rd72;
add.s64 %rd70, %rd70, %rd6;
shl.b64 %rd67, %rd6, 3;
add.s64 %rd69, %rd69, %rd67;
add.s64 %rd68, %rd68, %rd6;
setp.lt.s64	%p9, %rd68, %rd35;
@%p9 bra BB41_4;

BB41_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<37>;
.reg .f32 %f<3>;
.reg .b32 %r<26>;
.reg .b64 %rd<67>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd29, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd30, %rd29;
setp.eq.s64	%p2, %rd30, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB42_2;

cvt.s64.s32	%rd31, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r23;
mov.u64 %rd32, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd33, %rd32;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd31;

BB42_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r25, %r4, %r3, %r1;
setp.ge.u32	%p4, %r25, %r9;
@%p4 bra BB42_8;

cvta.to.global.u64 %rd34, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd35, %r25;
add.s64 %rd64, %rd35, %rd23;
mul.wide.u32 %rd36, %r25, 8;
add.s64 %rd63, %rd34, %rd36;
neg.s64 %rd6, %rd28;
shr.u64 %rd37, %rd28, 63;
add.s64 %rd38, %rd28, %rd37;
shr.s64 %rd7, %rd38, 1;

BB42_4:
and.b64 %rd39, %rd64, %rd6;
mul.lo.s64 %rd10, %rd39, %rd27;
add.s64 %rd40, %rd7, %rd39;
mul.lo.s64 %rd41, %rd40, %rd27;
min.s64 %rd11, %rd41, %rd26;
sub.s64 %rd42, %rd26, %rd10;
mul.lo.s64 %rd43, %rd7, %rd27;
min.s64 %rd44, %rd42, %rd43;
sub.s64 %rd45, %rd26, %rd11;
min.s64 %rd46, %rd45, %rd43;
add.s64 %rd47, %rd46, %rd44;
mul.lo.s64 %rd48, %rd64, %rd27;
sub.s64 %rd49, %rd48, %rd10;
min.s64 %rd12, %rd49, %rd47;
setp.lt.s64	%p5, %rd12, %rd46;
sub.s64 %rd50, %rd12, %rd46;
selp.b64	%rd66, 0, %rd50, %p5;
min.s64 %rd65, %rd44, %rd12;
setp.ge.s64	%p6, %rd66, %rd65;
@%p6 bra BB42_7;

add.s64 %rd51, %rd11, %rd12;
add.s64 %rd15, %rd51, -1;

BB42_6:
add.s64 %rd52, %rd65, %rd66;
shr.s64 %rd53, %rd52, 1;
sub.s64 %rd54, %rd15, %rd53;
add.s64 %rd55, %rd53, %rd10;
shl.b64 %rd56, %rd54, 4;
add.s64 %rd57, %rd1, %rd56;
ld.global.u16 %rs35, [%rd57];
shl.b64 %rd58, %rd55, 4;
add.s64 %rd59, %rd1, %rd58;
ld.global.u16 %rs36, [%rd59];

	{ cvt.f32.f16 %f1, %rs35;}


	
	{ cvt.f32.f16 %f2, %rs36;}


	setp.gt.f32	%p7, %f1, %f2;
add.s64 %rd60, %rd53, 1;
selp.b64	%rd66, %rd66, %rd60, %p7;
selp.b64	%rd65, %rd53, %rd65, %p7;
setp.lt.s64	%p8, %rd66, %rd65;
@%p8 bra BB42_6;

BB42_7:
st.global.u64 [%rd63], %rd66;
cvt.u64.u32	%rd61, %r6;
add.s64 %rd64, %rd64, %rd61;
mul.wide.u32 %rd62, %r6, 8;
add.s64 %rd63, %rd63, %rd62;
add.s32 %r25, %r25, %r6;
setp.lt.u32	%p9, %r25, %r9;
@%p9 bra BB42_4;

BB42_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<29>;
.reg .f32 %f<3>;
.reg .b32 %r<21>;
.reg .b64 %rd<72>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd31, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd35, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd36, %rd35;
setp.eq.s64	%p2, %rd36, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB43_2;

cvt.s64.s32	%rd37, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r17;
mov.u64 %rd38, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd39, %rd38;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd37;

BB43_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd67, %r19;
setp.ge.s64	%p4, %rd67, %rd34;
@%p4 bra BB43_8;

cvta.to.global.u64 %rd40, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd69, %rd67, %rd28;
shl.b64 %rd41, %rd67, 3;
add.s64 %rd68, %rd40, %rd41;
neg.s64 %rd9, %rd33;
shr.u64 %rd42, %rd33, 63;
add.s64 %rd43, %rd33, %rd42;
shr.s64 %rd10, %rd43, 1;

BB43_4:
and.b64 %rd44, %rd69, %rd9;
mul.lo.s64 %rd14, %rd44, %rd32;
add.s64 %rd45, %rd10, %rd44;
mul.lo.s64 %rd46, %rd45, %rd32;
min.s64 %rd15, %rd46, %rd31;
sub.s64 %rd47, %rd31, %rd14;
mul.lo.s64 %rd48, %rd10, %rd32;
min.s64 %rd49, %rd47, %rd48;
sub.s64 %rd50, %rd31, %rd15;
min.s64 %rd51, %rd50, %rd48;
add.s64 %rd52, %rd51, %rd49;
mul.lo.s64 %rd53, %rd69, %rd32;
sub.s64 %rd54, %rd53, %rd14;
min.s64 %rd16, %rd54, %rd52;
setp.lt.s64	%p5, %rd16, %rd51;
sub.s64 %rd55, %rd16, %rd51;
selp.b64	%rd71, 0, %rd55, %p5;
min.s64 %rd70, %rd49, %rd16;
setp.ge.s64	%p6, %rd71, %rd70;
@%p6 bra BB43_7;

add.s64 %rd56, %rd15, %rd16;
add.s64 %rd19, %rd56, -1;

BB43_6:
add.s64 %rd57, %rd70, %rd71;
shr.s64 %rd58, %rd57, 1;
sub.s64 %rd59, %rd19, %rd58;
add.s64 %rd60, %rd58, %rd14;
shl.b64 %rd61, %rd59, 4;
add.s64 %rd62, %rd3, %rd61;
ld.global.u16 %rs27, [%rd62];
shl.b64 %rd63, %rd60, 4;
add.s64 %rd64, %rd3, %rd63;
ld.global.u16 %rs28, [%rd64];

	{ cvt.f32.f16 %f1, %rs27;}


	
	{ cvt.f32.f16 %f2, %rs28;}


	setp.gt.f32	%p7, %f1, %f2;
add.s64 %rd65, %rd58, 1;
selp.b64	%rd71, %rd71, %rd65, %p7;
selp.b64	%rd70, %rd58, %rd70, %p7;
setp.lt.s64	%p8, %rd71, %rd70;
@%p8 bra BB43_6;

BB43_7:
st.global.u64 [%rd68], %rd71;
add.s64 %rd69, %rd69, %rd6;
shl.b64 %rd66, %rd6, 3;
add.s64 %rd68, %rd68, %rd66;
add.s64 %rd67, %rd67, %rd6;
setp.lt.s64	%p9, %rd67, %rd34;
@%p9 bra BB43_4;

BB43_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB44_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd12;

BB44_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB44_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 1;

BB44_4:
ld.global.u16 %rs12, [%rd20];
st.global.u16 [%rd19], %rs12;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB44_4;

BB44_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB45_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd19;

BB45_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB45_4;

BB45_3:
ld.global.u16 %rs12, [%rd26];
st.global.u16 [%rd25], %rs12;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB45_3;

BB45_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB46_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd12;

BB46_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB46_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB46_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB46_4;

BB46_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB47_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd19;

BB47_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB47_4;

BB47_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB47_3;

BB47_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityISM_EEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityISM_EEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityISM_EEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityISM_EEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityISM_EEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityISM_EEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityISM_EEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityISM_EEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB48_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd12;

BB48_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB48_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 1;

BB48_4:
ld.global.u16 %rs12, [%rd20];
st.global.u16 [%rd19], %rs12;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB48_4;

BB48_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityISM_EEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityISM_EEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityISM_EEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityISM_EEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityISM_EEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityISM_EEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityISM_EEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_NS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityISM_EEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB49_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd19;

BB49_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB49_4;

BB49_3:
ld.global.u16 %rs12, [%rd26];
st.global.u16 [%rd25], %rs12;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB49_3;

BB49_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB50_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd12;

BB50_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB50_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB50_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB50_4;

BB50_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB51_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd19;

BB51_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB51_4;

BB51_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB51_3;

BB51_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKN3c104HalfENS_10device_ptrISL_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISL_EEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKN3c104HalfENS_10device_ptrISL_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISL_EEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKN3c104HalfENS_10device_ptrISL_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISL_EEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKN3c104HalfENS_10device_ptrISL_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISL_EEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKN3c104HalfENS_10device_ptrISL_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISL_EEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKN3c104HalfENS_10device_ptrISL_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISL_EEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKN3c104HalfENS_10device_ptrISL_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISL_EEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKN3c104HalfENS_10device_ptrISL_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISL_EEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB52_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd12;

BB52_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB52_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 1;

BB52_4:
ld.global.u16 %rs12, [%rd20];
st.global.u16 [%rd19], %rs12;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB52_4;

BB52_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKN3c104HalfENS_10device_ptrISL_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISL_EEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKN3c104HalfENS_10device_ptrISL_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISL_EEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKN3c104HalfENS_10device_ptrISL_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISL_EEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKN3c104HalfENS_10device_ptrISL_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISL_EEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKN3c104HalfENS_10device_ptrISL_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISL_EEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKN3c104HalfENS_10device_ptrISL_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISL_EEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKN3c104HalfENS_10device_ptrISL_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISL_EEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKN3c104HalfENS_10device_ptrISL_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISL_EEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB53_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd19;

BB53_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB53_4;

BB53_3:
ld.global.u16 %rs12, [%rd26];
st.global.u16 [%rd25], %rs12;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB53_3;

BB53_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB54_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd12;

BB54_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB54_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB54_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB54_4;

BB54_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB55_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd19;

BB55_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB55_4;

BB55_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB55_3;

BB55_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<29>;
.reg .f32 %f<3>;
.reg .b32 %r<65>;
.reg .b64 %rd<38>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd16, %rd15;
setp.eq.s64	%p2, %rd16, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB56_2;

cvt.s64.s32	%rd17, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r41;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd19, %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd19;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd17;

BB56_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r62, %r4, %r3, %r1;
setp.ge.u32	%p4, %r62, %r25;
@%p4 bra BB56_8;

cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd21, %r62;
add.s64 %rd37, %rd21, %rd11;
mul.wide.u32 %rd22, %r62, 4;
add.s64 %rd36, %rd20, %rd22;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB56_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd37;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd23, %r40;
mul.lo.s64 %rd24, %rd37, %rd23;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd25, %rd24, %rd7;
cvt.u32.u64	%r56, %rd25;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r64, 0, %r57, %p5;
min.u32 %r63, %r52, %r12;
setp.ge.u32	%p6, %r64, %r63;
@%p6 bra BB56_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB56_6:
add.s32 %r58, %r63, %r64;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd26, %r60;
add.s64 %rd27, %rd26, %rd8;
cvt.u64.u32	%rd28, %r59;
add.s64 %rd29, %rd28, %rd7;
shl.b64 %rd30, %rd27, 1;
add.s64 %rd31, %rd1, %rd30;
ld.global.u16 %rs27, [%rd31];
shl.b64 %rd32, %rd29, 1;
add.s64 %rd33, %rd1, %rd32;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f1, %rs27;}


	
	{ cvt.f32.f16 %f2, %rs28;}


	setp.lt.f32	%p7, %f1, %f2;
add.s32 %r61, %r59, 1;
selp.b32	%r64, %r64, %r61, %p7;
selp.b32	%r63, %r59, %r63, %p7;
setp.lt.u32	%p8, %r64, %r63;
@%p8 bra BB56_6;

BB56_7:
st.global.u32 [%rd36], %r64;
cvt.u64.u32	%rd34, %r8;
add.s64 %rd37, %rd37, %rd34;
mul.wide.u32 %rd35, %r8, 4;
add.s64 %rd36, %rd36, %rd35;
add.s32 %r62, %r62, %r8;
setp.lt.u32	%p9, %r62, %r25;
@%p9 bra BB56_4;

BB56_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<21>;
.reg .f32 %f<3>;
.reg .b32 %r<60>;
.reg .b64 %rd<43>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd22, %rd21;
setp.eq.s64	%p2, %rd22, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB57_2;

cvt.s64.s32	%rd23, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r35;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd25, %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd23;

BB57_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd40, %r37;
setp.ge.s64	%p4, %rd40, %rd20;
@%p4 bra BB57_8;

cvta.to.global.u64 %rd26, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd42, %rd40, %rd16;
shl.b64 %rd27, %rd40, 2;
add.s64 %rd41, %rd26, %rd27;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB57_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd42;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd28, %r34;
mul.lo.s64 %rd29, %rd42, %rd28;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd30, %rd29, %rd11;
cvt.u32.u64	%r52, %rd30;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r59, 0, %r53, %p5;
min.u32 %r58, %r48, %r8;
setp.ge.u32	%p6, %r59, %r58;
@%p6 bra BB57_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB57_6:
add.s32 %r54, %r58, %r59;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd31, %r56;
add.s64 %rd32, %rd31, %rd12;
cvt.u64.u32	%rd33, %r55;
add.s64 %rd34, %rd33, %rd11;
shl.b64 %rd35, %rd32, 1;
add.s64 %rd36, %rd3, %rd35;
ld.global.u16 %rs19, [%rd36];
shl.b64 %rd37, %rd34, 1;
add.s64 %rd38, %rd3, %rd37;
ld.global.u16 %rs20, [%rd38];

	{ cvt.f32.f16 %f1, %rs19;}


	
	{ cvt.f32.f16 %f2, %rs20;}


	setp.lt.f32	%p7, %f1, %f2;
add.s32 %r57, %r55, 1;
selp.b32	%r59, %r59, %r57, %p7;
selp.b32	%r58, %r55, %r58, %p7;
setp.lt.u32	%p8, %r59, %r58;
@%p8 bra BB57_6;

BB57_7:
st.global.u32 [%rd41], %r59;
add.s64 %rd42, %rd42, %rd4;
shl.b64 %rd39, %rd4, 2;
add.s64 %rd41, %rd41, %rd39;
add.s64 %rd40, %rd40, %rd4;
setp.lt.s64	%p9, %rd40, %rd20;
@%p9 bra BB57_4;

BB57_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<29>;
.reg .f32 %f<3>;
.reg .b32 %r<65>;
.reg .b64 %rd<37>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB58_2;

cvt.s64.s32	%rd16, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r41;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd16;

BB58_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r62, %r4, %r3, %r1;
setp.ge.u32	%p4, %r62, %r25;
@%p4 bra BB58_8;

cvta.to.global.u64 %rd19, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd20, %r62;
add.s64 %rd36, %rd20, %rd11;
mul.wide.u32 %rd21, %r62, 4;
add.s64 %rd35, %rd19, %rd21;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB58_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd36;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd22, %r40;
mul.lo.s64 %rd23, %rd36, %rd22;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd24, %rd23, %rd7;
cvt.u32.u64	%r56, %rd24;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r64, 0, %r57, %p5;
min.u32 %r63, %r52, %r12;
setp.ge.u32	%p6, %r64, %r63;
@%p6 bra BB58_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB58_6:
add.s32 %r58, %r63, %r64;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd25, %r60;
add.s64 %rd26, %rd25, %rd8;
cvt.u64.u32	%rd27, %r59;
add.s64 %rd28, %rd27, %rd7;
shl.b64 %rd29, %rd26, 4;
add.s64 %rd30, %rd1, %rd29;
ld.global.u16 %rs27, [%rd30];
shl.b64 %rd31, %rd28, 4;
add.s64 %rd32, %rd1, %rd31;
ld.global.u16 %rs28, [%rd32];

	{ cvt.f32.f16 %f1, %rs27;}


	
	{ cvt.f32.f16 %f2, %rs28;}


	setp.lt.f32	%p7, %f1, %f2;
add.s32 %r61, %r59, 1;
selp.b32	%r64, %r64, %r61, %p7;
selp.b32	%r63, %r59, %r63, %p7;
setp.lt.u32	%p8, %r64, %r63;
@%p8 bra BB58_6;

BB58_7:
st.global.u32 [%rd35], %r64;
cvt.u64.u32	%rd33, %r8;
add.s64 %rd36, %rd36, %rd33;
mul.wide.u32 %rd34, %r8, 4;
add.s64 %rd35, %rd35, %rd34;
add.s32 %r62, %r62, %r8;
setp.lt.u32	%p9, %r62, %r25;
@%p9 bra BB58_4;

BB58_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<21>;
.reg .f32 %f<3>;
.reg .b32 %r<60>;
.reg .b64 %rd<42>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd21, %rd20;
setp.eq.s64	%p2, %rd21, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB59_2;

cvt.s64.s32	%rd22, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r35;
mov.u64 %rd23, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd24, %rd23;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd22;

BB59_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd39, %r37;
setp.ge.s64	%p4, %rd39, %rd19;
@%p4 bra BB59_8;

cvta.to.global.u64 %rd25, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd41, %rd39, %rd16;
shl.b64 %rd26, %rd39, 2;
add.s64 %rd40, %rd25, %rd26;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB59_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd41;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd27, %r34;
mul.lo.s64 %rd28, %rd41, %rd27;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd29, %rd28, %rd11;
cvt.u32.u64	%r52, %rd29;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r59, 0, %r53, %p5;
min.u32 %r58, %r48, %r8;
setp.ge.u32	%p6, %r59, %r58;
@%p6 bra BB59_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB59_6:
add.s32 %r54, %r58, %r59;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd30, %r56;
add.s64 %rd31, %rd30, %rd12;
cvt.u64.u32	%rd32, %r55;
add.s64 %rd33, %rd32, %rd11;
shl.b64 %rd34, %rd31, 4;
add.s64 %rd35, %rd3, %rd34;
ld.global.u16 %rs19, [%rd35];
shl.b64 %rd36, %rd33, 4;
add.s64 %rd37, %rd3, %rd36;
ld.global.u16 %rs20, [%rd37];

	{ cvt.f32.f16 %f1, %rs19;}


	
	{ cvt.f32.f16 %f2, %rs20;}


	setp.lt.f32	%p7, %f1, %f2;
add.s32 %r57, %r55, 1;
selp.b32	%r59, %r59, %r57, %p7;
selp.b32	%r58, %r55, %r58, %p7;
setp.lt.u32	%p8, %r59, %r58;
@%p8 bra BB59_6;

BB59_7:
st.global.u32 [%rd40], %r59;
add.s64 %rd41, %rd41, %rd4;
shl.b64 %rd38, %rd4, 2;
add.s64 %rd40, %rd40, %rd38;
add.s64 %rd39, %rd39, %rd4;
setp.lt.s64	%p9, %rd39, %rd19;
@%p9 bra BB59_4;

BB59_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<37>;
.reg .f32 %f<3>;
.reg .b32 %r<26>;
.reg .b64 %rd<68>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd31, %rd30;
setp.eq.s64	%p2, %rd31, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB60_2;

cvt.s64.s32	%rd32, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r23;
mov.u64 %rd33, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd34, %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd32;

BB60_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r25, %r4, %r3, %r1;
setp.ge.u32	%p4, %r25, %r9;
@%p4 bra BB60_8;

cvta.to.global.u64 %rd35, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd36, %r25;
add.s64 %rd65, %rd36, %rd23;
mul.wide.u32 %rd37, %r25, 8;
add.s64 %rd64, %rd35, %rd37;
neg.s64 %rd6, %rd29;
shr.u64 %rd38, %rd29, 63;
add.s64 %rd39, %rd29, %rd38;
shr.s64 %rd7, %rd39, 1;

BB60_4:
and.b64 %rd40, %rd65, %rd6;
mul.lo.s64 %rd10, %rd40, %rd28;
add.s64 %rd41, %rd7, %rd40;
mul.lo.s64 %rd42, %rd41, %rd28;
min.s64 %rd11, %rd42, %rd27;
sub.s64 %rd43, %rd27, %rd10;
mul.lo.s64 %rd44, %rd7, %rd28;
min.s64 %rd45, %rd43, %rd44;
sub.s64 %rd46, %rd27, %rd11;
min.s64 %rd47, %rd46, %rd44;
add.s64 %rd48, %rd47, %rd45;
mul.lo.s64 %rd49, %rd65, %rd28;
sub.s64 %rd50, %rd49, %rd10;
min.s64 %rd12, %rd50, %rd48;
setp.lt.s64	%p5, %rd12, %rd47;
sub.s64 %rd51, %rd12, %rd47;
selp.b64	%rd67, 0, %rd51, %p5;
min.s64 %rd66, %rd45, %rd12;
setp.ge.s64	%p6, %rd67, %rd66;
@%p6 bra BB60_7;

add.s64 %rd52, %rd11, %rd12;
add.s64 %rd15, %rd52, -1;

BB60_6:
add.s64 %rd53, %rd66, %rd67;
shr.s64 %rd54, %rd53, 1;
sub.s64 %rd55, %rd15, %rd54;
add.s64 %rd56, %rd54, %rd10;
shl.b64 %rd57, %rd55, 1;
add.s64 %rd58, %rd1, %rd57;
ld.global.u16 %rs35, [%rd58];
shl.b64 %rd59, %rd56, 1;
add.s64 %rd60, %rd1, %rd59;
ld.global.u16 %rs36, [%rd60];

	{ cvt.f32.f16 %f1, %rs35;}


	
	{ cvt.f32.f16 %f2, %rs36;}


	setp.lt.f32	%p7, %f1, %f2;
add.s64 %rd61, %rd54, 1;
selp.b64	%rd67, %rd67, %rd61, %p7;
selp.b64	%rd66, %rd54, %rd66, %p7;
setp.lt.s64	%p8, %rd67, %rd66;
@%p8 bra BB60_6;

BB60_7:
st.global.u64 [%rd64], %rd67;
cvt.u64.u32	%rd62, %r6;
add.s64 %rd65, %rd65, %rd62;
mul.wide.u32 %rd63, %r6, 8;
add.s64 %rd64, %rd64, %rd63;
add.s32 %r25, %r25, %r6;
setp.lt.u32	%p9, %r25, %r9;
@%p9 bra BB60_4;

BB60_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<29>;
.reg .f32 %f<3>;
.reg .b32 %r<21>;
.reg .b64 %rd<73>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIN3c104HalfEEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIS16_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd36, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd37, %rd36;
setp.eq.s64	%p2, %rd37, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB61_2;

cvt.s64.s32	%rd38, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r17;
mov.u64 %rd39, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd40, %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd40;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd38;

BB61_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd68, %r19;
setp.ge.s64	%p4, %rd68, %rd35;
@%p4 bra BB61_8;

cvta.to.global.u64 %rd41, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd70, %rd68, %rd28;
shl.b64 %rd42, %rd68, 3;
add.s64 %rd69, %rd41, %rd42;
neg.s64 %rd9, %rd34;
shr.u64 %rd43, %rd34, 63;
add.s64 %rd44, %rd34, %rd43;
shr.s64 %rd10, %rd44, 1;

BB61_4:
and.b64 %rd45, %rd70, %rd9;
mul.lo.s64 %rd14, %rd45, %rd33;
add.s64 %rd46, %rd10, %rd45;
mul.lo.s64 %rd47, %rd46, %rd33;
min.s64 %rd15, %rd47, %rd32;
sub.s64 %rd48, %rd32, %rd14;
mul.lo.s64 %rd49, %rd10, %rd33;
min.s64 %rd50, %rd48, %rd49;
sub.s64 %rd51, %rd32, %rd15;
min.s64 %rd52, %rd51, %rd49;
add.s64 %rd53, %rd52, %rd50;
mul.lo.s64 %rd54, %rd70, %rd33;
sub.s64 %rd55, %rd54, %rd14;
min.s64 %rd16, %rd55, %rd53;
setp.lt.s64	%p5, %rd16, %rd52;
sub.s64 %rd56, %rd16, %rd52;
selp.b64	%rd72, 0, %rd56, %p5;
min.s64 %rd71, %rd50, %rd16;
setp.ge.s64	%p6, %rd72, %rd71;
@%p6 bra BB61_7;

add.s64 %rd57, %rd15, %rd16;
add.s64 %rd19, %rd57, -1;

BB61_6:
add.s64 %rd58, %rd71, %rd72;
shr.s64 %rd59, %rd58, 1;
sub.s64 %rd60, %rd19, %rd59;
add.s64 %rd61, %rd59, %rd14;
shl.b64 %rd62, %rd60, 1;
add.s64 %rd63, %rd3, %rd62;
ld.global.u16 %rs27, [%rd63];
shl.b64 %rd64, %rd61, 1;
add.s64 %rd65, %rd3, %rd64;
ld.global.u16 %rs28, [%rd65];

	{ cvt.f32.f16 %f1, %rs27;}


	
	{ cvt.f32.f16 %f2, %rs28;}


	setp.lt.f32	%p7, %f1, %f2;
add.s64 %rd66, %rd59, 1;
selp.b64	%rd72, %rd72, %rd66, %p7;
selp.b64	%rd71, %rd59, %rd71, %p7;
setp.lt.s64	%p8, %rd72, %rd71;
@%p8 bra BB61_6;

BB61_7:
st.global.u64 [%rd69], %rd72;
add.s64 %rd70, %rd70, %rd6;
shl.b64 %rd67, %rd6, 3;
add.s64 %rd69, %rd69, %rd67;
add.s64 %rd68, %rd68, %rd6;
setp.lt.s64	%p9, %rd68, %rd35;
@%p9 bra BB61_4;

BB61_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<37>;
.reg .f32 %f<3>;
.reg .b32 %r<26>;
.reg .b64 %rd<67>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd29, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd30, %rd29;
setp.eq.s64	%p2, %rd30, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB62_2;

cvt.s64.s32	%rd31, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r23;
mov.u64 %rd32, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd33, %rd32;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd31;

BB62_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r25, %r4, %r3, %r1;
setp.ge.u32	%p4, %r25, %r9;
@%p4 bra BB62_8;

cvta.to.global.u64 %rd34, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd35, %r25;
add.s64 %rd64, %rd35, %rd23;
mul.wide.u32 %rd36, %r25, 8;
add.s64 %rd63, %rd34, %rd36;
neg.s64 %rd6, %rd28;
shr.u64 %rd37, %rd28, 63;
add.s64 %rd38, %rd28, %rd37;
shr.s64 %rd7, %rd38, 1;

BB62_4:
and.b64 %rd39, %rd64, %rd6;
mul.lo.s64 %rd10, %rd39, %rd27;
add.s64 %rd40, %rd7, %rd39;
mul.lo.s64 %rd41, %rd40, %rd27;
min.s64 %rd11, %rd41, %rd26;
sub.s64 %rd42, %rd26, %rd10;
mul.lo.s64 %rd43, %rd7, %rd27;
min.s64 %rd44, %rd42, %rd43;
sub.s64 %rd45, %rd26, %rd11;
min.s64 %rd46, %rd45, %rd43;
add.s64 %rd47, %rd46, %rd44;
mul.lo.s64 %rd48, %rd64, %rd27;
sub.s64 %rd49, %rd48, %rd10;
min.s64 %rd12, %rd49, %rd47;
setp.lt.s64	%p5, %rd12, %rd46;
sub.s64 %rd50, %rd12, %rd46;
selp.b64	%rd66, 0, %rd50, %p5;
min.s64 %rd65, %rd44, %rd12;
setp.ge.s64	%p6, %rd66, %rd65;
@%p6 bra BB62_7;

add.s64 %rd51, %rd11, %rd12;
add.s64 %rd15, %rd51, -1;

BB62_6:
add.s64 %rd52, %rd65, %rd66;
shr.s64 %rd53, %rd52, 1;
sub.s64 %rd54, %rd15, %rd53;
add.s64 %rd55, %rd53, %rd10;
shl.b64 %rd56, %rd54, 4;
add.s64 %rd57, %rd1, %rd56;
ld.global.u16 %rs35, [%rd57];
shl.b64 %rd58, %rd55, 4;
add.s64 %rd59, %rd1, %rd58;
ld.global.u16 %rs36, [%rd59];

	{ cvt.f32.f16 %f1, %rs35;}


	
	{ cvt.f32.f16 %f2, %rs36;}


	setp.lt.f32	%p7, %f1, %f2;
add.s64 %rd60, %rd53, 1;
selp.b64	%rd66, %rd66, %rd60, %p7;
selp.b64	%rd65, %rd53, %rd65, %p7;
setp.lt.s64	%p8, %rd66, %rd65;
@%p8 bra BB62_6;

BB62_7:
st.global.u64 [%rd63], %rd66;
cvt.u64.u32	%rd61, %r6;
add.s64 %rd64, %rd64, %rd61;
mul.wide.u32 %rd62, %r6, 8;
add.s64 %rd63, %rd63, %rd62;
add.s32 %r25, %r25, %r6;
setp.lt.u32	%p9, %r25, %r9;
@%p9 bra BB62_4;

BB62_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<29>;
.reg .f32 %f<3>;
.reg .b32 %r<21>;
.reg .b64 %rd<72>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd31, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IN3c104HalfElSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIS15_EEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd35, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd36, %rd35;
setp.eq.s64	%p2, %rd36, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB63_2;

cvt.s64.s32	%rd37, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r17;
mov.u64 %rd38, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd39, %rd38;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd37;

BB63_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd67, %r19;
setp.ge.s64	%p4, %rd67, %rd34;
@%p4 bra BB63_8;

cvta.to.global.u64 %rd40, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd69, %rd67, %rd28;
shl.b64 %rd41, %rd67, 3;
add.s64 %rd68, %rd40, %rd41;
neg.s64 %rd9, %rd33;
shr.u64 %rd42, %rd33, 63;
add.s64 %rd43, %rd33, %rd42;
shr.s64 %rd10, %rd43, 1;

BB63_4:
and.b64 %rd44, %rd69, %rd9;
mul.lo.s64 %rd14, %rd44, %rd32;
add.s64 %rd45, %rd10, %rd44;
mul.lo.s64 %rd46, %rd45, %rd32;
min.s64 %rd15, %rd46, %rd31;
sub.s64 %rd47, %rd31, %rd14;
mul.lo.s64 %rd48, %rd10, %rd32;
min.s64 %rd49, %rd47, %rd48;
sub.s64 %rd50, %rd31, %rd15;
min.s64 %rd51, %rd50, %rd48;
add.s64 %rd52, %rd51, %rd49;
mul.lo.s64 %rd53, %rd69, %rd32;
sub.s64 %rd54, %rd53, %rd14;
min.s64 %rd16, %rd54, %rd52;
setp.lt.s64	%p5, %rd16, %rd51;
sub.s64 %rd55, %rd16, %rd51;
selp.b64	%rd71, 0, %rd55, %p5;
min.s64 %rd70, %rd49, %rd16;
setp.ge.s64	%p6, %rd71, %rd70;
@%p6 bra BB63_7;

add.s64 %rd56, %rd15, %rd16;
add.s64 %rd19, %rd56, -1;

BB63_6:
add.s64 %rd57, %rd70, %rd71;
shr.s64 %rd58, %rd57, 1;
sub.s64 %rd59, %rd19, %rd58;
add.s64 %rd60, %rd58, %rd14;
shl.b64 %rd61, %rd59, 4;
add.s64 %rd62, %rd3, %rd61;
ld.global.u16 %rs27, [%rd62];
shl.b64 %rd63, %rd60, 4;
add.s64 %rd64, %rd3, %rd63;
ld.global.u16 %rs28, [%rd64];

	{ cvt.f32.f16 %f1, %rs27;}


	
	{ cvt.f32.f16 %f2, %rs28;}


	setp.lt.f32	%p7, %f1, %f2;
add.s64 %rd65, %rd58, 1;
selp.b64	%rd71, %rd71, %rd65, %p7;
selp.b64	%rd70, %rd58, %rd70, %p7;
setp.lt.s64	%p8, %rd71, %rd70;
@%p8 bra BB63_6;

BB63_7:
st.global.u64 [%rd68], %rd71;
add.s64 %rd69, %rd69, %rd6;
shl.b64 %rd66, %rd6, 3;
add.s64 %rd68, %rd68, %rd66;
add.s64 %rd67, %rd67, %rd6;
setp.lt.s64	%p9, %rd67, %rd34;
@%p9 bra BB63_4;

BB63_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IlN3c104HalfENS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IlN3c104HalfENS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[64]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<7>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IlN3c104HalfENS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IlN3c104HalfENS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IlN3c104HalfENS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IlN3c104HalfENS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+28];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd2, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd3, %rd2;
setp.eq.s64	%p2, %rd3, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB64_2;

cvt.s64.s32	%rd4, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r24;
mov.u64 %rd5, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd6, %rd5;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd6;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd4;

BB64_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;

BB64_3:
mov.u32 %r8, %r26;
add.s32 %r26, %r8, %r6;
setp.lt.u32	%p4, %r8, %r10;
@%p4 bra BB64_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IlN3c104HalfENS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IlN3c104HalfENS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<14>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IlN3c104HalfENS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IlN3c104HalfENS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IlN3c104HalfENS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd7, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IlN3c104HalfENS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultEST_EENSO_16wrapped_functionINSO_23allocator_traits_detail5gozerEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd8, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd9, %rd8;
setp.eq.s64	%p2, %rd9, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB65_2;

cvt.s64.s32	%rd10, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r18;
mov.u64 %rd11, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd12, %rd11;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd12;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd10;

BB65_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd2, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd13, %r21;

BB65_3:
mov.u64 %rd4, %rd13;
add.s64 %rd13, %rd4, %rd2;
setp.lt.s64	%p4, %rd4, %rd7;
@%p4 bra BB65_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<71>;
.reg .b64 %rd<54>;


ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r36, %r37}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r40, %r41}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd22, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd25, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd26, %rd25;
setp.eq.s64	%p2, %rd26, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB66_2;

cvt.s64.s32	%rd27, %r37;
mov.u32 %r42, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r42;
mov.u64 %rd28, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd29, %rd28;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd29;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd27;

BB66_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r43, %ctaid.x;
add.s32 %r4, %r43, %r33;
bar.sync 0;
mad.lo.s32 %r68, %r4, %r3, %r1;
setp.ge.u32	%p4, %r68, %r26;
@%p4 bra BB66_14;

cvta.to.global.u64 %rd30, %rd21;
cvta.to.global.u64 %rd1, %rd22;
mul.lo.s32 %r8, %r3, %r34;
cvt.u64.u32	%rd31, %r68;
add.s64 %rd51, %rd31, %rd20;
mul.wide.u32 %rd32, %r68, 4;
add.s64 %rd50, %rd30, %rd32;
neg.s32 %r44, %r25;
cvt.u64.u32	%rd5, %r44;
shr.u32 %r9, %r25, 1;

BB66_4:
cvt.u32.u64	%r45, %rd5;
cvt.u32.u64	%r46, %rd51;
and.b32 %r47, %r46, %r45;
mul.lo.s32 %r48, %r47, %r41;
add.s32 %r49, %r47, %r9;
mul.lo.s32 %r50, %r49, %r41;
min.u32 %r11, %r50, %r40;
sub.s32 %r51, %r40, %r48;
mul.lo.s32 %r52, %r9, %r41;
min.u32 %r53, %r51, %r52;
sub.s32 %r54, %r40, %r11;
min.u32 %r55, %r54, %r52;
add.s32 %r56, %r55, %r53;
cvt.u64.u32	%rd33, %r41;
mul.lo.s64 %rd34, %rd51, %rd33;
cvt.u64.u32	%rd8, %r48;
sub.s64 %rd35, %rd34, %rd8;
cvt.u32.u64	%r57, %rd35;
min.u32 %r12, %r57, %r56;
setp.lt.u32	%p5, %r12, %r55;
sub.s32 %r58, %r12, %r55;
selp.b32	%r70, 0, %r58, %p5;
min.u32 %r69, %r53, %r12;
setp.ge.u32	%p6, %r70, %r69;
@%p6 bra BB66_13;

cvt.u64.u32	%rd9, %r11;
add.s32 %r15, %r12, -1;

BB66_6:
add.s32 %r59, %r69, %r70;
shr.u32 %r18, %r59, 1;
sub.s32 %r60, %r15, %r18;
cvt.u64.u32	%rd36, %r60;
add.s64 %rd37, %rd36, %rd9;
shl.b64 %rd38, %rd37, 3;
add.s64 %rd39, %rd1, %rd38;
ld.global.u64 %rd10, [%rd39];
or.b64 %rd40, %rd10, %rd24;
and.b64 %rd41, %rd40, -4294967296;
setp.eq.s64	%p7, %rd41, 0;
@%p7 bra BB66_8;
bra.uni BB66_7;

BB66_8:
cvt.u32.u64	%r61, %rd24;
cvt.u32.u64	%r62, %rd10;
div.u32 %r63, %r62, %r61;
cvt.u64.u32	%rd52, %r63;
bra.uni BB66_9;

BB66_7:
div.s64 %rd52, %rd10, %rd24;

BB66_9:
cvt.u64.u32	%rd42, %r18;
add.s64 %rd43, %rd42, %rd8;
shl.b64 %rd44, %rd43, 3;
add.s64 %rd45, %rd1, %rd44;
ld.global.u64 %rd14, [%rd45];
or.b64 %rd46, %rd14, %rd24;
and.b64 %rd47, %rd46, -4294967296;
setp.eq.s64	%p8, %rd47, 0;
@%p8 bra BB66_11;
bra.uni BB66_10;

BB66_11:
cvt.u32.u64	%r64, %rd24;
cvt.u32.u64	%r65, %rd14;
div.u32 %r66, %r65, %r64;
cvt.u64.u32	%rd53, %r66;
bra.uni BB66_12;

BB66_10:
div.s64 %rd53, %rd14, %rd24;

BB66_12:
add.s32 %r67, %r18, 1;
setp.lt.s64	%p9, %rd52, %rd53;
selp.b32	%r70, %r70, %r67, %p9;
selp.b32	%r69, %r18, %r69, %p9;
setp.lt.u32	%p10, %r70, %r69;
@%p10 bra BB66_6;

BB66_13:
st.global.u32 [%rd50], %r70;
cvt.u64.u32	%rd48, %r8;
add.s64 %rd51, %rd51, %rd48;
mul.wide.u32 %rd49, %r8, 4;
add.s64 %rd50, %rd50, %rd49;
add.s32 %r68, %r68, %r8;
setp.lt.u32	%p11, %r68, %r26;
@%p11 bra BB66_4;

BB66_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<66>;
.reg .b64 %rd<59>;


ld.param.v2.u32 {%r28, %r29}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r30, %r31}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd31, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd32, %rd31;
setp.eq.s64	%p2, %rd32, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB67_2;

cvt.s64.s32	%rd33, %r31;
mov.u32 %r36, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r36;
mov.u64 %rd34, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd35, %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd35;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd33;

BB67_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r37, %ctaid.x;
add.s32 %r3, %r37, %r27;
bar.sync 0;
mad.lo.s32 %r38, %r3, %r2, %r1;
cvt.s64.s32	%rd54, %r38;
setp.ge.s64	%p4, %rd54, %rd30;
@%p4 bra BB67_14;

cvta.to.global.u64 %rd36, %rd26;
cvta.to.global.u64 %rd3, %rd27;
mul.lo.s32 %r39, %r2, %r28;
cvt.s64.s32	%rd5, %r39;
add.s64 %rd56, %rd54, %rd25;
shl.b64 %rd37, %rd54, 2;
add.s64 %rd55, %rd36, %rd37;
neg.s32 %r40, %r20;
cvt.u64.u32	%rd8, %r40;
shr.u32 %r6, %r20, 1;

BB67_4:
cvt.u32.u64	%r41, %rd8;
cvt.u32.u64	%r42, %rd56;
and.b32 %r43, %r42, %r41;
mul.lo.s32 %r44, %r43, %r35;
add.s32 %r45, %r43, %r6;
mul.lo.s32 %r46, %r45, %r35;
min.u32 %r7, %r46, %r34;
sub.s32 %r47, %r34, %r44;
mul.lo.s32 %r48, %r6, %r35;
min.u32 %r49, %r47, %r48;
sub.s32 %r50, %r34, %r7;
min.u32 %r51, %r50, %r48;
add.s32 %r52, %r51, %r49;
cvt.u64.u32	%rd38, %r35;
mul.lo.s64 %rd39, %rd56, %rd38;
cvt.u64.u32	%rd12, %r44;
sub.s64 %rd40, %rd39, %rd12;
cvt.u32.u64	%r53, %rd40;
min.u32 %r8, %r53, %r52;
setp.lt.u32	%p5, %r8, %r51;
sub.s32 %r54, %r8, %r51;
selp.b32	%r65, 0, %r54, %p5;
min.u32 %r64, %r49, %r8;
setp.ge.u32	%p6, %r65, %r64;
@%p6 bra BB67_13;

cvt.u64.u32	%rd13, %r7;
add.s32 %r11, %r8, -1;

BB67_6:
add.s32 %r55, %r64, %r65;
shr.u32 %r14, %r55, 1;
sub.s32 %r56, %r11, %r14;
cvt.u64.u32	%rd41, %r56;
add.s64 %rd42, %rd41, %rd13;
shl.b64 %rd43, %rd42, 3;
add.s64 %rd44, %rd3, %rd43;
ld.global.u64 %rd14, [%rd44];
or.b64 %rd45, %rd14, %rd29;
and.b64 %rd46, %rd45, -4294967296;
setp.eq.s64	%p7, %rd46, 0;
@%p7 bra BB67_8;
bra.uni BB67_7;

BB67_8:
cvt.u32.u64	%r57, %rd29;
cvt.u32.u64	%r58, %rd14;
div.u32 %r59, %r58, %r57;
cvt.u64.u32	%rd57, %r59;
bra.uni BB67_9;

BB67_7:
div.s64 %rd57, %rd14, %rd29;

BB67_9:
cvt.u64.u32	%rd47, %r14;
add.s64 %rd48, %rd47, %rd12;
shl.b64 %rd49, %rd48, 3;
add.s64 %rd50, %rd3, %rd49;
ld.global.u64 %rd18, [%rd50];
or.b64 %rd51, %rd18, %rd29;
and.b64 %rd52, %rd51, -4294967296;
setp.eq.s64	%p8, %rd52, 0;
@%p8 bra BB67_11;
bra.uni BB67_10;

BB67_11:
cvt.u32.u64	%r60, %rd29;
cvt.u32.u64	%r61, %rd18;
div.u32 %r62, %r61, %r60;
cvt.u64.u32	%rd58, %r62;
bra.uni BB67_12;

BB67_10:
div.s64 %rd58, %rd18, %rd29;

BB67_12:
add.s32 %r63, %r14, 1;
setp.lt.s64	%p9, %rd57, %rd58;
selp.b32	%r65, %r65, %r63, %p9;
selp.b32	%r64, %r14, %r64, %p9;
setp.lt.u32	%p10, %r65, %r64;
@%p10 bra BB67_6;

BB67_13:
st.global.u32 [%rd55], %r65;
add.s64 %rd56, %rd56, %rd5;
shl.b64 %rd53, %rd5, 2;
add.s64 %rd55, %rd55, %rd53;
add.s64 %rd54, %rd54, %rd5;
setp.lt.s64	%p11, %rd54, %rd30;
@%p11 bra BB67_4;

BB67_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<71>;
.reg .b64 %rd<53>;


ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r36, %r37}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r40, %r41}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd22, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd25, %rd24;
setp.eq.s64	%p2, %rd25, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB68_2;

cvt.s64.s32	%rd26, %r37;
mov.u32 %r42, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r42;
mov.u64 %rd27, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd28, %rd27;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd28;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd26;

BB68_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r43, %ctaid.x;
add.s32 %r4, %r43, %r33;
bar.sync 0;
mad.lo.s32 %r68, %r4, %r3, %r1;
setp.ge.u32	%p4, %r68, %r26;
@%p4 bra BB68_14;

cvta.to.global.u64 %rd29, %rd21;
cvta.to.global.u64 %rd1, %rd22;
mul.lo.s32 %r8, %r3, %r34;
cvt.u64.u32	%rd30, %r68;
add.s64 %rd50, %rd30, %rd20;
mul.wide.u32 %rd31, %r68, 4;
add.s64 %rd49, %rd29, %rd31;
neg.s32 %r44, %r25;
cvt.u64.u32	%rd5, %r44;
shr.u32 %r9, %r25, 1;

BB68_4:
cvt.u32.u64	%r45, %rd5;
cvt.u32.u64	%r46, %rd50;
and.b32 %r47, %r46, %r45;
mul.lo.s32 %r48, %r47, %r41;
add.s32 %r49, %r47, %r9;
mul.lo.s32 %r50, %r49, %r41;
min.u32 %r11, %r50, %r40;
sub.s32 %r51, %r40, %r48;
mul.lo.s32 %r52, %r9, %r41;
min.u32 %r53, %r51, %r52;
sub.s32 %r54, %r40, %r11;
min.u32 %r55, %r54, %r52;
add.s32 %r56, %r55, %r53;
cvt.u64.u32	%rd32, %r41;
mul.lo.s64 %rd33, %rd50, %rd32;
cvt.u64.u32	%rd8, %r48;
sub.s64 %rd34, %rd33, %rd8;
cvt.u32.u64	%r57, %rd34;
min.u32 %r12, %r57, %r56;
setp.lt.u32	%p5, %r12, %r55;
sub.s32 %r58, %r12, %r55;
selp.b32	%r70, 0, %r58, %p5;
min.u32 %r69, %r53, %r12;
setp.ge.u32	%p6, %r70, %r69;
@%p6 bra BB68_13;

cvt.u64.u32	%rd9, %r11;
add.s32 %r15, %r12, -1;

BB68_6:
add.s32 %r59, %r69, %r70;
shr.u32 %r18, %r59, 1;
sub.s32 %r60, %r15, %r18;
cvt.u64.u32	%rd35, %r60;
add.s64 %rd36, %rd35, %rd9;
shl.b64 %rd37, %rd36, 4;
add.s64 %rd38, %rd1, %rd37;
ld.global.u64 %rd10, [%rd38];
or.b64 %rd39, %rd10, %rd23;
and.b64 %rd40, %rd39, -4294967296;
setp.eq.s64	%p7, %rd40, 0;
@%p7 bra BB68_8;
bra.uni BB68_7;

BB68_8:
cvt.u32.u64	%r61, %rd23;
cvt.u32.u64	%r62, %rd10;
div.u32 %r63, %r62, %r61;
cvt.u64.u32	%rd51, %r63;
bra.uni BB68_9;

BB68_7:
div.s64 %rd51, %rd10, %rd23;

BB68_9:
cvt.u64.u32	%rd41, %r18;
add.s64 %rd42, %rd41, %rd8;
shl.b64 %rd43, %rd42, 4;
add.s64 %rd44, %rd1, %rd43;
ld.global.u64 %rd14, [%rd44];
or.b64 %rd45, %rd14, %rd23;
and.b64 %rd46, %rd45, -4294967296;
setp.eq.s64	%p8, %rd46, 0;
@%p8 bra BB68_11;
bra.uni BB68_10;

BB68_11:
cvt.u32.u64	%r64, %rd23;
cvt.u32.u64	%r65, %rd14;
div.u32 %r66, %r65, %r64;
cvt.u64.u32	%rd52, %r66;
bra.uni BB68_12;

BB68_10:
div.s64 %rd52, %rd14, %rd23;

BB68_12:
add.s32 %r67, %r18, 1;
setp.lt.s64	%p9, %rd51, %rd52;
selp.b32	%r70, %r70, %r67, %p9;
selp.b32	%r69, %r18, %r69, %p9;
setp.lt.u32	%p10, %r70, %r69;
@%p10 bra BB68_6;

BB68_13:
st.global.u32 [%rd49], %r70;
cvt.u64.u32	%rd47, %r8;
add.s64 %rd50, %rd50, %rd47;
mul.wide.u32 %rd48, %r8, 4;
add.s64 %rd49, %rd49, %rd48;
add.s32 %r68, %r68, %r8;
setp.lt.u32	%p11, %r68, %r26;
@%p11 bra BB68_4;

BB68_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<66>;
.reg .b64 %rd<58>;


ld.param.v2.u32 {%r28, %r29}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r30, %r31}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd31, %rd30;
setp.eq.s64	%p2, %rd31, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB69_2;

cvt.s64.s32	%rd32, %r31;
mov.u32 %r36, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r36;
mov.u64 %rd33, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd34, %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd32;

BB69_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r37, %ctaid.x;
add.s32 %r3, %r37, %r27;
bar.sync 0;
mad.lo.s32 %r38, %r3, %r2, %r1;
cvt.s64.s32	%rd53, %r38;
setp.ge.s64	%p4, %rd53, %rd29;
@%p4 bra BB69_14;

cvta.to.global.u64 %rd35, %rd26;
cvta.to.global.u64 %rd3, %rd27;
mul.lo.s32 %r39, %r2, %r28;
cvt.s64.s32	%rd5, %r39;
add.s64 %rd55, %rd53, %rd25;
shl.b64 %rd36, %rd53, 2;
add.s64 %rd54, %rd35, %rd36;
neg.s32 %r40, %r20;
cvt.u64.u32	%rd8, %r40;
shr.u32 %r6, %r20, 1;

BB69_4:
cvt.u32.u64	%r41, %rd8;
cvt.u32.u64	%r42, %rd55;
and.b32 %r43, %r42, %r41;
mul.lo.s32 %r44, %r43, %r35;
add.s32 %r45, %r43, %r6;
mul.lo.s32 %r46, %r45, %r35;
min.u32 %r7, %r46, %r34;
sub.s32 %r47, %r34, %r44;
mul.lo.s32 %r48, %r6, %r35;
min.u32 %r49, %r47, %r48;
sub.s32 %r50, %r34, %r7;
min.u32 %r51, %r50, %r48;
add.s32 %r52, %r51, %r49;
cvt.u64.u32	%rd37, %r35;
mul.lo.s64 %rd38, %rd55, %rd37;
cvt.u64.u32	%rd12, %r44;
sub.s64 %rd39, %rd38, %rd12;
cvt.u32.u64	%r53, %rd39;
min.u32 %r8, %r53, %r52;
setp.lt.u32	%p5, %r8, %r51;
sub.s32 %r54, %r8, %r51;
selp.b32	%r65, 0, %r54, %p5;
min.u32 %r64, %r49, %r8;
setp.ge.u32	%p6, %r65, %r64;
@%p6 bra BB69_13;

cvt.u64.u32	%rd13, %r7;
add.s32 %r11, %r8, -1;

BB69_6:
add.s32 %r55, %r64, %r65;
shr.u32 %r14, %r55, 1;
sub.s32 %r56, %r11, %r14;
cvt.u64.u32	%rd40, %r56;
add.s64 %rd41, %rd40, %rd13;
shl.b64 %rd42, %rd41, 4;
add.s64 %rd43, %rd3, %rd42;
ld.global.u64 %rd14, [%rd43];
or.b64 %rd44, %rd14, %rd28;
and.b64 %rd45, %rd44, -4294967296;
setp.eq.s64	%p7, %rd45, 0;
@%p7 bra BB69_8;
bra.uni BB69_7;

BB69_8:
cvt.u32.u64	%r57, %rd28;
cvt.u32.u64	%r58, %rd14;
div.u32 %r59, %r58, %r57;
cvt.u64.u32	%rd56, %r59;
bra.uni BB69_9;

BB69_7:
div.s64 %rd56, %rd14, %rd28;

BB69_9:
cvt.u64.u32	%rd46, %r14;
add.s64 %rd47, %rd46, %rd12;
shl.b64 %rd48, %rd47, 4;
add.s64 %rd49, %rd3, %rd48;
ld.global.u64 %rd18, [%rd49];
or.b64 %rd50, %rd18, %rd28;
and.b64 %rd51, %rd50, -4294967296;
setp.eq.s64	%p8, %rd51, 0;
@%p8 bra BB69_11;
bra.uni BB69_10;

BB69_11:
cvt.u32.u64	%r60, %rd28;
cvt.u32.u64	%r61, %rd18;
div.u32 %r62, %r61, %r60;
cvt.u64.u32	%rd57, %r62;
bra.uni BB69_12;

BB69_10:
div.s64 %rd57, %rd18, %rd28;

BB69_12:
add.s32 %r63, %r14, 1;
setp.lt.s64	%p9, %rd56, %rd57;
selp.b32	%r65, %r65, %r63, %p9;
selp.b32	%r64, %r14, %r64, %p9;
setp.lt.u32	%p10, %r65, %r64;
@%p10 bra BB69_6;

BB69_13:
st.global.u32 [%rd54], %r65;
add.s64 %rd55, %rd55, %rd5;
shl.b64 %rd52, %rd5, 2;
add.s64 %rd54, %rd54, %rd52;
add.s64 %rd53, %rd53, %rd5;
setp.lt.s64	%p11, %rd53, %rd29;
@%p11 bra BB69_4;

BB69_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<32>;
.reg .b64 %rd<84>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd37, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd41, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd42, %rd41;
setp.eq.s64	%p2, %rd42, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB70_2;

cvt.s64.s32	%rd43, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r23;
mov.u64 %rd44, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd45, %rd44;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd45;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd43;

BB70_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r31, %r4, %r3, %r1;
setp.ge.u32	%p4, %r31, %r9;
@%p4 bra BB70_14;

cvta.to.global.u64 %rd46, %rd34;
cvta.to.global.u64 %rd1, %rd35;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd47, %r31;
add.s64 %rd79, %rd47, %rd33;
mul.wide.u32 %rd48, %r31, 8;
add.s64 %rd78, %rd46, %rd48;
neg.s64 %rd7, %rd39;
shr.u64 %rd49, %rd39, 63;
add.s64 %rd50, %rd39, %rd49;
shr.s64 %rd8, %rd50, 1;

BB70_4:
and.b64 %rd51, %rd79, %rd7;
mul.lo.s64 %rd11, %rd51, %rd38;
add.s64 %rd52, %rd8, %rd51;
mul.lo.s64 %rd53, %rd52, %rd38;
min.s64 %rd12, %rd53, %rd37;
sub.s64 %rd54, %rd37, %rd11;
mul.lo.s64 %rd55, %rd8, %rd38;
min.s64 %rd56, %rd54, %rd55;
sub.s64 %rd57, %rd37, %rd12;
min.s64 %rd58, %rd57, %rd55;
add.s64 %rd59, %rd58, %rd56;
mul.lo.s64 %rd60, %rd79, %rd38;
sub.s64 %rd61, %rd60, %rd11;
min.s64 %rd13, %rd61, %rd59;
setp.lt.s64	%p5, %rd13, %rd58;
sub.s64 %rd62, %rd13, %rd58;
selp.b64	%rd83, 0, %rd62, %p5;
min.s64 %rd80, %rd56, %rd13;
setp.ge.s64	%p6, %rd83, %rd80;
@%p6 bra BB70_13;

add.s64 %rd63, %rd12, %rd13;
add.s64 %rd16, %rd63, -1;

BB70_6:
add.s64 %rd64, %rd80, %rd83;
shr.s64 %rd19, %rd64, 1;
sub.s64 %rd65, %rd16, %rd19;
shl.b64 %rd66, %rd65, 3;
add.s64 %rd67, %rd1, %rd66;
ld.global.u64 %rd20, [%rd67];
or.b64 %rd68, %rd20, %rd40;
and.b64 %rd69, %rd68, -4294967296;
setp.eq.s64	%p7, %rd69, 0;
@%p7 bra BB70_8;
bra.uni BB70_7;

BB70_8:
cvt.u32.u64	%r25, %rd40;
cvt.u32.u64	%r26, %rd20;
div.u32 %r27, %r26, %r25;
cvt.u64.u32	%rd81, %r27;
bra.uni BB70_9;

BB70_7:
div.s64 %rd81, %rd20, %rd40;

BB70_9:
add.s64 %rd70, %rd19, %rd11;
shl.b64 %rd71, %rd70, 3;
add.s64 %rd72, %rd1, %rd71;
ld.global.u64 %rd24, [%rd72];
or.b64 %rd73, %rd24, %rd40;
and.b64 %rd74, %rd73, -4294967296;
setp.eq.s64	%p8, %rd74, 0;
@%p8 bra BB70_11;
bra.uni BB70_10;

BB70_11:
cvt.u32.u64	%r28, %rd40;
cvt.u32.u64	%r29, %rd24;
div.u32 %r30, %r29, %r28;
cvt.u64.u32	%rd82, %r30;
bra.uni BB70_12;

BB70_10:
div.s64 %rd82, %rd24, %rd40;

BB70_12:
add.s64 %rd75, %rd19, 1;
setp.lt.s64	%p9, %rd81, %rd82;
selp.b64	%rd83, %rd83, %rd75, %p9;
selp.b64	%rd80, %rd19, %rd80, %p9;
setp.lt.s64	%p10, %rd83, %rd80;
@%p10 bra BB70_6;

BB70_13:
st.global.u64 [%rd78], %rd83;
cvt.u64.u32	%rd76, %r6;
add.s64 %rd79, %rd79, %rd76;
mul.wide.u32 %rd77, %r6, 8;
add.s64 %rd78, %rd78, %rd77;
add.s32 %r31, %r31, %r6;
setp.lt.u32	%p11, %r31, %r9;
@%p11 bra BB70_4;

BB70_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<27>;
.reg .b64 %rd<89>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd44, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IN3c104HalfEEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd47, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd48, %rd47;
setp.eq.s64	%p2, %rd48, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB71_2;

cvt.s64.s32	%rd49, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r17;
mov.u64 %rd50, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd51, %rd50;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd51;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd49;

BB71_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd82, %r19;
setp.ge.s64	%p4, %rd82, %rd46;
@%p4 bra BB71_14;

cvta.to.global.u64 %rd52, %rd39;
cvta.to.global.u64 %rd3, %rd40;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd7, %r20;
add.s64 %rd84, %rd82, %rd38;
shl.b64 %rd53, %rd82, 3;
add.s64 %rd83, %rd52, %rd53;
neg.s64 %rd10, %rd44;
shr.u64 %rd54, %rd44, 63;
add.s64 %rd55, %rd44, %rd54;
shr.s64 %rd11, %rd55, 1;

BB71_4:
and.b64 %rd56, %rd84, %rd10;
mul.lo.s64 %rd15, %rd56, %rd43;
add.s64 %rd57, %rd11, %rd56;
mul.lo.s64 %rd58, %rd57, %rd43;
min.s64 %rd16, %rd58, %rd42;
sub.s64 %rd59, %rd42, %rd15;
mul.lo.s64 %rd60, %rd11, %rd43;
min.s64 %rd61, %rd59, %rd60;
sub.s64 %rd62, %rd42, %rd16;
min.s64 %rd63, %rd62, %rd60;
add.s64 %rd64, %rd63, %rd61;
mul.lo.s64 %rd65, %rd84, %rd43;
sub.s64 %rd66, %rd65, %rd15;
min.s64 %rd17, %rd66, %rd64;
setp.lt.s64	%p5, %rd17, %rd63;
sub.s64 %rd67, %rd17, %rd63;
selp.b64	%rd88, 0, %rd67, %p5;
min.s64 %rd85, %rd61, %rd17;
setp.ge.s64	%p6, %rd88, %rd85;
@%p6 bra BB71_13;

add.s64 %rd68, %rd16, %rd17;
add.s64 %rd20, %rd68, -1;

BB71_6:
add.s64 %rd69, %rd85, %rd88;
shr.s64 %rd23, %rd69, 1;
sub.s64 %rd70, %rd20, %rd23;
shl.b64 %rd71, %rd70, 3;
add.s64 %rd72, %rd3, %rd71;
ld.global.u64 %rd24, [%rd72];
or.b64 %rd73, %rd24, %rd45;
and.b64 %rd74, %rd73, -4294967296;
setp.eq.s64	%p7, %rd74, 0;
@%p7 bra BB71_8;
bra.uni BB71_7;

BB71_8:
cvt.u32.u64	%r21, %rd45;
cvt.u32.u64	%r22, %rd24;
div.u32 %r23, %r22, %r21;
cvt.u64.u32	%rd86, %r23;
bra.uni BB71_9;

BB71_7:
div.s64 %rd86, %rd24, %rd45;

BB71_9:
add.s64 %rd75, %rd23, %rd15;
shl.b64 %rd76, %rd75, 3;
add.s64 %rd77, %rd3, %rd76;
ld.global.u64 %rd28, [%rd77];
or.b64 %rd78, %rd28, %rd45;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p8, %rd79, 0;
@%p8 bra BB71_11;
bra.uni BB71_10;

BB71_11:
cvt.u32.u64	%r24, %rd45;
cvt.u32.u64	%r25, %rd28;
div.u32 %r26, %r25, %r24;
cvt.u64.u32	%rd87, %r26;
bra.uni BB71_12;

BB71_10:
div.s64 %rd87, %rd28, %rd45;

BB71_12:
add.s64 %rd80, %rd23, 1;
setp.lt.s64	%p9, %rd86, %rd87;
selp.b64	%rd88, %rd88, %rd80, %p9;
selp.b64	%rd85, %rd23, %rd85, %p9;
setp.lt.s64	%p10, %rd88, %rd85;
@%p10 bra BB71_6;

BB71_13:
st.global.u64 [%rd83], %rd88;
add.s64 %rd84, %rd84, %rd7;
shl.b64 %rd81, %rd7, 3;
add.s64 %rd83, %rd83, %rd81;
add.s64 %rd82, %rd82, %rd7;
setp.lt.s64	%p11, %rd82, %rd46;
@%p11 bra BB71_4;

BB71_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<32>;
.reg .b64 %rd<83>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd37, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd36, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd40, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd41, %rd40;
setp.eq.s64	%p2, %rd41, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB72_2;

cvt.s64.s32	%rd42, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r23;
mov.u64 %rd43, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd44, %rd43;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd44;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd42;

BB72_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r31, %r4, %r3, %r1;
setp.ge.u32	%p4, %r31, %r9;
@%p4 bra BB72_14;

cvta.to.global.u64 %rd45, %rd34;
cvta.to.global.u64 %rd1, %rd35;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd46, %r31;
add.s64 %rd78, %rd46, %rd33;
mul.wide.u32 %rd47, %r31, 8;
add.s64 %rd77, %rd45, %rd47;
neg.s64 %rd7, %rd38;
shr.u64 %rd48, %rd38, 63;
add.s64 %rd49, %rd38, %rd48;
shr.s64 %rd8, %rd49, 1;

BB72_4:
and.b64 %rd50, %rd78, %rd7;
mul.lo.s64 %rd11, %rd50, %rd37;
add.s64 %rd51, %rd8, %rd50;
mul.lo.s64 %rd52, %rd51, %rd37;
min.s64 %rd12, %rd52, %rd36;
sub.s64 %rd53, %rd36, %rd11;
mul.lo.s64 %rd54, %rd8, %rd37;
min.s64 %rd55, %rd53, %rd54;
sub.s64 %rd56, %rd36, %rd12;
min.s64 %rd57, %rd56, %rd54;
add.s64 %rd58, %rd57, %rd55;
mul.lo.s64 %rd59, %rd78, %rd37;
sub.s64 %rd60, %rd59, %rd11;
min.s64 %rd13, %rd60, %rd58;
setp.lt.s64	%p5, %rd13, %rd57;
sub.s64 %rd61, %rd13, %rd57;
selp.b64	%rd82, 0, %rd61, %p5;
min.s64 %rd79, %rd55, %rd13;
setp.ge.s64	%p6, %rd82, %rd79;
@%p6 bra BB72_13;

add.s64 %rd62, %rd12, %rd13;
add.s64 %rd16, %rd62, -1;

BB72_6:
add.s64 %rd63, %rd79, %rd82;
shr.s64 %rd19, %rd63, 1;
sub.s64 %rd64, %rd16, %rd19;
shl.b64 %rd65, %rd64, 4;
add.s64 %rd66, %rd1, %rd65;
ld.global.u64 %rd20, [%rd66];
or.b64 %rd67, %rd20, %rd39;
and.b64 %rd68, %rd67, -4294967296;
setp.eq.s64	%p7, %rd68, 0;
@%p7 bra BB72_8;
bra.uni BB72_7;

BB72_8:
cvt.u32.u64	%r25, %rd39;
cvt.u32.u64	%r26, %rd20;
div.u32 %r27, %r26, %r25;
cvt.u64.u32	%rd80, %r27;
bra.uni BB72_9;

BB72_7:
div.s64 %rd80, %rd20, %rd39;

BB72_9:
add.s64 %rd69, %rd19, %rd11;
shl.b64 %rd70, %rd69, 4;
add.s64 %rd71, %rd1, %rd70;
ld.global.u64 %rd24, [%rd71];
or.b64 %rd72, %rd24, %rd39;
and.b64 %rd73, %rd72, -4294967296;
setp.eq.s64	%p8, %rd73, 0;
@%p8 bra BB72_11;
bra.uni BB72_10;

BB72_11:
cvt.u32.u64	%r28, %rd39;
cvt.u32.u64	%r29, %rd24;
div.u32 %r30, %r29, %r28;
cvt.u64.u32	%rd81, %r30;
bra.uni BB72_12;

BB72_10:
div.s64 %rd81, %rd24, %rd39;

BB72_12:
add.s64 %rd74, %rd19, 1;
setp.lt.s64	%p9, %rd80, %rd81;
selp.b64	%rd82, %rd82, %rd74, %p9;
selp.b64	%rd79, %rd19, %rd79, %p9;
setp.lt.s64	%p10, %rd82, %rd79;
@%p10 bra BB72_6;

BB72_13:
st.global.u64 [%rd77], %rd82;
cvt.u64.u32	%rd75, %r6;
add.s64 %rd78, %rd78, %rd75;
mul.wide.u32 %rd76, %r6, 8;
add.s64 %rd77, %rd77, %rd76;
add.s32 %r31, %r31, %r6;
setp.lt.u32	%p11, %r31, %r9;
@%p11 bra BB72_4;

BB72_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<27>;
.reg .b64 %rd<88>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd44, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd41, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IlN3c104HalfESW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd46, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd47, %rd46;
setp.eq.s64	%p2, %rd47, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB73_2;

cvt.s64.s32	%rd48, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r17;
mov.u64 %rd49, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd50, %rd49;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd50;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd48;

BB73_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd81, %r19;
setp.ge.s64	%p4, %rd81, %rd45;
@%p4 bra BB73_14;

cvta.to.global.u64 %rd51, %rd39;
cvta.to.global.u64 %rd3, %rd40;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd7, %r20;
add.s64 %rd83, %rd81, %rd38;
shl.b64 %rd52, %rd81, 3;
add.s64 %rd82, %rd51, %rd52;
neg.s64 %rd10, %rd43;
shr.u64 %rd53, %rd43, 63;
add.s64 %rd54, %rd43, %rd53;
shr.s64 %rd11, %rd54, 1;

BB73_4:
and.b64 %rd55, %rd83, %rd10;
mul.lo.s64 %rd15, %rd55, %rd42;
add.s64 %rd56, %rd11, %rd55;
mul.lo.s64 %rd57, %rd56, %rd42;
min.s64 %rd16, %rd57, %rd41;
sub.s64 %rd58, %rd41, %rd15;
mul.lo.s64 %rd59, %rd11, %rd42;
min.s64 %rd60, %rd58, %rd59;
sub.s64 %rd61, %rd41, %rd16;
min.s64 %rd62, %rd61, %rd59;
add.s64 %rd63, %rd62, %rd60;
mul.lo.s64 %rd64, %rd83, %rd42;
sub.s64 %rd65, %rd64, %rd15;
min.s64 %rd17, %rd65, %rd63;
setp.lt.s64	%p5, %rd17, %rd62;
sub.s64 %rd66, %rd17, %rd62;
selp.b64	%rd87, 0, %rd66, %p5;
min.s64 %rd84, %rd60, %rd17;
setp.ge.s64	%p6, %rd87, %rd84;
@%p6 bra BB73_13;

add.s64 %rd67, %rd16, %rd17;
add.s64 %rd20, %rd67, -1;

BB73_6:
add.s64 %rd68, %rd84, %rd87;
shr.s64 %rd23, %rd68, 1;
sub.s64 %rd69, %rd20, %rd23;
shl.b64 %rd70, %rd69, 4;
add.s64 %rd71, %rd3, %rd70;
ld.global.u64 %rd24, [%rd71];
or.b64 %rd72, %rd24, %rd44;
and.b64 %rd73, %rd72, -4294967296;
setp.eq.s64	%p7, %rd73, 0;
@%p7 bra BB73_8;
bra.uni BB73_7;

BB73_8:
cvt.u32.u64	%r21, %rd44;
cvt.u32.u64	%r22, %rd24;
div.u32 %r23, %r22, %r21;
cvt.u64.u32	%rd85, %r23;
bra.uni BB73_9;

BB73_7:
div.s64 %rd85, %rd24, %rd44;

BB73_9:
add.s64 %rd74, %rd23, %rd15;
shl.b64 %rd75, %rd74, 4;
add.s64 %rd76, %rd3, %rd75;
ld.global.u64 %rd28, [%rd76];
or.b64 %rd77, %rd28, %rd44;
and.b64 %rd78, %rd77, -4294967296;
setp.eq.s64	%p8, %rd78, 0;
@%p8 bra BB73_11;
bra.uni BB73_10;

BB73_11:
cvt.u32.u64	%r24, %rd44;
cvt.u32.u64	%r25, %rd28;
div.u32 %r26, %r25, %r24;
cvt.u64.u32	%rd86, %r26;
bra.uni BB73_12;

BB73_10:
div.s64 %rd86, %rd28, %rd44;

BB73_12:
add.s64 %rd79, %rd23, 1;
setp.lt.s64	%p9, %rd85, %rd86;
selp.b64	%rd87, %rd87, %rd79, %p9;
selp.b64	%rd84, %rd23, %rd84, %p9;
setp.lt.s64	%p10, %rd87, %rd84;
@%p10 bra BB73_6;

BB73_13:
st.global.u64 [%rd82], %rd87;
add.s64 %rd83, %rd83, %rd7;
shl.b64 %rd80, %rd7, 3;
add.s64 %rd82, %rd82, %rd80;
add.s64 %rd81, %rd81, %rd7;
setp.lt.s64	%p11, %rd81, %rd45;
@%p11 bra BB73_4;

BB73_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<19>;
.reg .b32 %r<30>;
.reg .b64 %rd<24>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd12, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd13, %rd12;
setp.eq.s64	%p2, %rd13, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB74_2;

cvt.s64.s32	%rd14, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r24;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd16, %rd15;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd16;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd14;

BB74_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r29, %r5, %r4, %r1;
setp.ge.u32	%p4, %r29, %r10;
@%p4 bra BB74_8;

cvta.to.global.u64 %rd17, %rd10;
mul.wide.u32 %rd18, %r29, 8;
add.s64 %rd22, %rd17, %rd18;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd21, %rd3, 3;

BB74_4:
ld.global.u64 %rd5, [%rd22];
or.b64 %rd19, %rd5, %rd11;
and.b64 %rd20, %rd19, -4294967296;
setp.eq.s64	%p5, %rd20, 0;
@%p5 bra BB74_6;
bra.uni BB74_5;

BB74_6:
cvt.u32.u64	%r26, %rd11;
cvt.u32.u64	%r27, %rd5;
rem.u32 %r28, %r27, %r26;
cvt.u64.u32	%rd23, %r28;
bra.uni BB74_7;

BB74_5:
rem.s64 %rd23, %rd5, %rd11;

BB74_7:
st.global.u64 [%rd22], %rd23;
add.s64 %rd22, %rd22, %rd21;
add.s32 %r29, %r29, %r6;
setp.lt.u32	%p6, %r29, %r10;
@%p6 bra BB74_4;

BB74_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<11>;
.reg .b32 %r<25>;
.reg .b64 %rd<30>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE;
cvta.shared.u64 %rd19, %rd18;
setp.eq.s64	%p2, %rd19, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB75_2;

cvt.s64.s32	%rd20, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE], %r18;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd22, %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+8], %rd22;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003f8e_00000000_7_THCTensorSortHalf_cpp1_ii_7b7ceaf019s_on_chip_allocatorE+16], %rd20;

BB75_2:
cvta.to.global.u64 %rd1, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd27, %r21;
mul.wide.s32 %rd23, %r21, 8;
add.s64 %rd28, %rd1, %rd23;
setp.ge.s64	%p4, %rd27, %rd17;
@%p4 bra BB75_7;

BB75_3:
ld.global.u64 %rd9, [%rd28];
or.b64 %rd24, %rd9, %rd16;
and.b64 %rd25, %rd24, -4294967296;
setp.eq.s64	%p5, %rd25, 0;
@%p5 bra BB75_5;
bra.uni BB75_4;

BB75_5:
cvt.u32.u64	%r22, %rd16;
cvt.u32.u64	%r23, %rd9;
rem.u32 %r24, %r23, %r22;
cvt.u64.u32	%rd29, %r24;
bra.uni BB75_6;

BB75_4:
rem.s64 %rd29, %rd9, %rd16;

BB75_6:
st.global.u64 [%rd28], %rd29;
shl.b64 %rd26, %rd4, 3;
add.s64 %rd28, %rd28, %rd26;
add.s64 %rd27, %rd27, %rd4;
setp.lt.s64	%p6, %rd27, %rd17;
@%p6 bra BB75_3;

BB75_7:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSN_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSN_EEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot76[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<234>;
.reg .f32 %f<71>;
.reg .b32 %r<76>;
.reg .b64 %rd<619>;


mov.u64 %rd618, __local_depot76;
cvta.local.u64 %SP, %rd618;
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSN_EEEEvT__param_0+48];
ld.param.u64 %rd192, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSN_EEEEvT__param_0+8];
ld.param.u64 %rd191, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSN_EEEEvT__param_0];
ld.param.u64 %rd193, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSN_EEEEvT__param_0+16];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSN_EEEEvT__param_0+40];
mov.u32 %r22, %ctaid.x;
cvt.u64.u32	%rd197, %r22;
mul.lo.s64 %rd1, %rd197, %rd195;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd198, %r23;
sub.s64 %rd199, %rd193, %rd198;
cvt.u32.u64	%r24, %rd199;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd200, %SP, 16;
cvta.to.local.u64 %rd2, %rd200;
add.u64 %rd201, %SP, 0;
cvta.to.local.u64 %rd3, %rd201;
add.u64 %rd202, %SP, 32;
cvta.to.local.u64 %rd4, %rd202;
cvta.to.global.u64 %rd203, %rd191;
cvta.to.global.u64 %rd204, %rd192;
cvta.to.global.u64 %rd5, %rd196;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r75, %tid.x;
cvt.u64.u32	%rd205, %r75;
add.s64 %rd206, %rd205, %rd198;
shl.b64 %rd207, %rd206, 1;
add.s64 %rd6, %rd203, %rd207;
shl.b64 %rd208, %rd206, 3;
add.s64 %rd7, %rd204, %rd208;
@%p16 bra BB76_15;
bra.uni BB76_1;

BB76_15:
ld.global.u16 %rs221, [%rd6];
ld.global.u64 %rd359, [%rd7];
ld.global.u16 %rs222, [%rd6+512];
ld.global.u64 %rd360, [%rd7+2048];
ld.global.u16 %rs224, [%rd6+1024];
ld.global.u64 %rd362, [%rd7+4096];
ld.global.u16 %rs225, [%rd6+1536];
ld.global.u64 %rd363, [%rd7+6144];
ld.global.u16 %rs227, [%rd6+2048];
ld.global.u64 %rd364, [%rd7+8192];
ld.global.u16 %rs226, [%rd6+2560];
ld.global.u64 %rd361, [%rd7+10240];
ld.global.u16 %rs223, [%rd6+3072];
ld.global.u64 %rd358, [%rd7+12288];
bra.uni BB76_16;

BB76_1:
mov.u16 %rs57, 0;
mov.u64 %rd209, 0;
setp.ge.u32	%p17, %r75, %r1;
mov.u64 %rd370, %rd209;
mov.u16 %rs233, %rs57;
@%p17 bra BB76_3;

ld.global.u16 %rs1, [%rd6];
ld.global.u64 %rd8, [%rd7];
mov.u64 %rd370, %rd8;
mov.u16 %rs233, %rs1;

BB76_3:
mov.u16 %rs209, %rs233;
mov.u16 %rs221, %rs209;
mov.u64 %rd346, %rd370;
mov.u64 %rd359, %rd346;
add.s32 %r26, %r75, 256;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd369, %rd209;
mov.u16 %rs232, %rs57;
@%p18 bra BB76_5;

ld.global.u16 %rs232, [%rd6+512];
ld.global.u64 %rd369, [%rd7+2048];

BB76_5:
mov.u16 %rs222, %rs232;
mov.u64 %rd360, %rd369;
add.s32 %r27, %r75, 512;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd368, %rd209;
mov.u16 %rs231, %rs57;
@%p19 bra BB76_7;

ld.global.u16 %rs231, [%rd6+1024];
ld.global.u64 %rd368, [%rd7+4096];

BB76_7:
mov.u16 %rs224, %rs231;
mov.u64 %rd362, %rd368;
add.s32 %r28, %r75, 768;
setp.ge.u32	%p20, %r28, %r1;
mov.u64 %rd367, %rd209;
mov.u16 %rs230, %rs57;
@%p20 bra BB76_9;

ld.global.u16 %rs230, [%rd6+1536];
ld.global.u64 %rd367, [%rd7+6144];

BB76_9:
mov.u16 %rs225, %rs230;
mov.u64 %rd363, %rd367;
add.s32 %r29, %r75, 1024;
setp.ge.u32	%p21, %r29, %r1;
mov.u64 %rd366, %rd209;
mov.u16 %rs229, %rs57;
@%p21 bra BB76_11;

ld.global.u16 %rs229, [%rd6+2048];
ld.global.u64 %rd366, [%rd7+8192];

BB76_11:
mov.u16 %rs227, %rs229;
mov.u64 %rd364, %rd366;
add.s32 %r30, %r75, 1280;
setp.ge.u32	%p22, %r30, %r1;
mov.u64 %rd365, %rd209;
mov.u16 %rs228, %rs57;
@%p22 bra BB76_13;

ld.global.u16 %rs228, [%rd6+2560];
ld.global.u64 %rd365, [%rd7+10240];

BB76_13:
mov.u16 %rs226, %rs228;
mov.u64 %rd361, %rd365;
add.s32 %r31, %r75, 1536;
setp.ge.u32	%p23, %r31, %r1;
mov.u64 %rd358, %rd209;
mov.u16 %rs223, %rs57;
@%p23 bra BB76_16;

ld.global.u16 %rs223, [%rd6+3072];
ld.global.u64 %rd358, [%rd7+12288];

BB76_16:
add.s64 %rd217, %rd205, %rd1;
shl.b64 %rd218, %rd217, 4;
add.s64 %rd35, %rd5, %rd218;
@%p16 bra BB76_31;
bra.uni BB76_17;

BB76_31:
st.global.u16 [%rd35], %rs221;
st.global.u16 [%rd35+4096], %rs222;
st.global.u16 [%rd35+8192], %rs224;
st.global.u16 [%rd35+12288], %rs225;
st.global.u16 [%rd35+16384], %rs227;
st.global.u16 [%rd35+20480], %rs226;
st.global.u16 [%rd35+24576], %rs223;
st.global.u64 [%rd35+8], %rd359;
st.global.u64 [%rd35+4104], %rd360;
st.global.u64 [%rd35+8200], %rd362;
st.global.u64 [%rd35+12296], %rd363;
st.global.u64 [%rd35+16392], %rd364;
st.global.u64 [%rd35+20488], %rd361;
bra.uni BB76_32;

BB76_17:
setp.ge.u32	%p25, %r75, %r1;
@%p25 bra BB76_19;

st.global.u16 [%rd35], %rs221;
st.global.u64 [%rd35+8], %rd359;

BB76_19:
add.s32 %r35, %r75, 256;
setp.ge.u32	%p26, %r35, %r1;
@%p26 bra BB76_21;

st.global.u16 [%rd35+4096], %rs222;
st.global.u64 [%rd35+4104], %rd360;

BB76_21:
add.s32 %r37, %r75, 512;
setp.ge.u32	%p27, %r37, %r1;
@%p27 bra BB76_23;

st.global.u16 [%rd35+8192], %rs224;
st.global.u64 [%rd35+8200], %rd362;

BB76_23:
add.s32 %r39, %r75, 768;
setp.ge.u32	%p28, %r39, %r1;
@%p28 bra BB76_25;

st.global.u16 [%rd35+12288], %rs225;
st.global.u64 [%rd35+12296], %rd363;

BB76_25:
add.s32 %r41, %r75, 1024;
setp.ge.u32	%p29, %r41, %r1;
@%p29 bra BB76_27;

st.global.u16 [%rd35+16384], %rs227;
st.global.u64 [%rd35+16392], %rd364;

BB76_27:
add.s32 %r43, %r75, 1280;
setp.ge.u32	%p30, %r43, %r1;
@%p30 bra BB76_29;

st.global.u16 [%rd35+20480], %rs226;
st.global.u64 [%rd35+20488], %rd361;

BB76_29:
add.s32 %r45, %r75, 1536;
setp.ge.u32	%p31, %r45, %r1;
@%p31 bra BB76_33;

st.global.u16 [%rd35+24576], %rs223;

BB76_32:
st.global.u64 [%rd35+24584], %rd358;

BB76_33:
bar.sync 0;
mov.u16 %rs64, 0;
st.local.u8 [%rd4], %rs64;
st.local.u8 [%rd4+1], %rs64;
add.s64 %rd36, %rd4, 8;
mov.u64 %rd219, 0;
st.local.u64 [%rd4+8], %rd219;
st.local.u64 [%rd4+24], %rd219;
st.local.u64 [%rd4+40], %rd219;
st.local.u64 [%rd4+56], %rd219;
st.local.u64 [%rd4+72], %rd219;
st.local.u64 [%rd4+88], %rd219;
st.local.u64 [%rd4+104], %rd219;
st.local.v2.u8 [%rd4+16], {%rs64, %rs64};
st.local.v2.u8 [%rd4+32], {%rs64, %rs64};
st.local.v2.u8 [%rd4+48], {%rs64, %rs64};
st.local.v2.u8 [%rd4+64], {%rs64, %rs64};
st.local.v2.u8 [%rd4+80], {%rs64, %rs64};
st.local.v2.u8 [%rd4+96], {%rs64, %rs64};
mul.lo.s32 %r4, %r75, 7;
add.s32 %r46, %r4, 7;
setp.gt.u32	%p32, %r46, %r1;
mad.lo.s32 %r5, %r75, -7, %r1;
selp.b32	%r6, %r5, 7, %p32;
cvt.u64.u32	%rd222, %r4;
add.s64 %rd223, %rd222, %rd1;
setp.eq.s32	%p33, %r6, 0;
shl.b64 %rd224, %rd223, 4;
add.s64 %rd37, %rd5, %rd224;
mov.u64 %rd567, %rd219;
@%p33 bra BB76_35;

ld.global.u16 %rs65, [%rd37];
st.local.u16 [%rd36+-8], %rs65;
ld.global.u64 %rd38, [%rd37+8];
st.local.u64 [%rd36], %rd38;
mov.u64 %rd567, %rd38;

BB76_35:
mov.u64 %rd376, %rd567;
mov.u64 %rd550, %rd376;
setp.lt.u32	%p34, %r6, 2;
mov.u64 %rd566, %rd219;
@%p34 bra BB76_37;

ld.global.u16 %rs66, [%rd37+16];
st.local.u16 [%rd36+8], %rs66;
ld.global.u64 %rd566, [%rd37+24];
st.local.u64 [%rd36+16], %rd566;

BB76_37:
mov.u64 %rd551, %rd566;
setp.lt.u32	%p35, %r6, 3;
mov.u64 %rd565, %rd219;
@%p35 bra BB76_39;

ld.global.u16 %rs67, [%rd37+32];
st.local.u16 [%rd36+24], %rs67;
ld.global.u64 %rd565, [%rd37+40];
st.local.u64 [%rd36+32], %rd565;

BB76_39:
mov.u64 %rd552, %rd565;
setp.lt.u32	%p36, %r6, 4;
mov.u64 %rd564, %rd219;
@%p36 bra BB76_41;

ld.global.u16 %rs68, [%rd37+48];
st.local.u16 [%rd36+40], %rs68;
ld.global.u64 %rd564, [%rd37+56];
st.local.u64 [%rd36+48], %rd564;

BB76_41:
mov.u64 %rd553, %rd564;
setp.lt.u32	%p37, %r6, 5;
mov.u64 %rd563, %rd219;
@%p37 bra BB76_43;

ld.global.u16 %rs69, [%rd37+64];
st.local.u16 [%rd36+56], %rs69;
ld.global.u64 %rd563, [%rd37+72];
st.local.u64 [%rd36+64], %rd563;

BB76_43:
mov.u64 %rd554, %rd563;
setp.lt.u32	%p38, %r6, 6;
mov.u64 %rd562, %rd219;
@%p38 bra BB76_45;

ld.global.u16 %rs70, [%rd37+80];
st.local.u16 [%rd36+72], %rs70;
ld.global.u64 %rd562, [%rd37+88];
st.local.u64 [%rd36+80], %rd562;

BB76_45:
mov.u64 %rd555, %rd562;
mov.u64 %rd569, 0;
setp.lt.u32	%p39, %r6, 7;
@%p39 bra BB76_47;

ld.global.u16 %rs71, [%rd37+96];
st.local.u16 [%rd36+88], %rs71;
ld.global.u64 %rd569, [%rd37+104];
st.local.u64 [%rd36+96], %rd569;

BB76_47:
mov.u64 %rd568, %rd569;
setp.gt.u32	%p40, %r6, 6;
@%p40 bra BB76_74;

ld.local.u16 %rs72, [%rd36+-8];
ld.local.u64 %rd231, [%rd36];
st.local.u64 [%rd3+8], %rd231;
st.local.u16 [%rd3], %rs72;
@%p34 bra BB76_50;

ld.local.u16 %rs73, [%rd3];
ld.local.u16 %rs74, [%rd36+8];

	{ cvt.f32.f16 %f1, %rs73;}


	
	{ cvt.f32.f16 %f2, %rs74;}


	setp.gt.f32	%p42, %f1, %f2;
add.s64 %rd236, %rd4, 16;
selp.b64	%rd237, %rd236, %rd3, %p42;
ld.local.u16 %rs75, [%rd237];
st.local.u16 [%rd3], %rs75;
ld.local.u64 %rd238, [%rd237+8];
st.local.u64 [%rd3+8], %rd238;

BB76_50:
@%p35 bra BB76_52;

ld.local.u16 %rs76, [%rd3];
ld.local.u16 %rs77, [%rd36+24];

	{ cvt.f32.f16 %f3, %rs76;}


	
	{ cvt.f32.f16 %f4, %rs77;}


	setp.gt.f32	%p44, %f3, %f4;
add.s64 %rd241, %rd4, 32;
selp.b64	%rd242, %rd241, %rd3, %p44;
ld.local.u16 %rs78, [%rd242];
st.local.u16 [%rd3], %rs78;
ld.local.u64 %rd243, [%rd242+8];
st.local.u64 [%rd3+8], %rd243;

BB76_52:
@%p36 bra BB76_54;

ld.local.u16 %rs79, [%rd3];
ld.local.u16 %rs80, [%rd36+40];

	{ cvt.f32.f16 %f5, %rs79;}


	
	{ cvt.f32.f16 %f6, %rs80;}


	setp.gt.f32	%p46, %f5, %f6;
add.s64 %rd246, %rd4, 48;
selp.b64	%rd247, %rd246, %rd3, %p46;
ld.local.u16 %rs81, [%rd247];
st.local.u16 [%rd3], %rs81;
ld.local.u64 %rd248, [%rd247+8];
st.local.u64 [%rd3+8], %rd248;

BB76_54:
@%p37 bra BB76_56;

ld.local.u16 %rs82, [%rd3];
ld.local.u16 %rs83, [%rd36+56];

	{ cvt.f32.f16 %f7, %rs82;}


	
	{ cvt.f32.f16 %f8, %rs83;}


	setp.gt.f32	%p48, %f7, %f8;
add.s64 %rd251, %rd4, 64;
selp.b64	%rd252, %rd251, %rd3, %p48;
ld.local.u16 %rs84, [%rd252];
st.local.u16 [%rd3], %rs84;
ld.local.u64 %rd253, [%rd252+8];
st.local.u64 [%rd3+8], %rd253;

BB76_56:
@%p38 bra BB76_58;

ld.local.u16 %rs85, [%rd3];
ld.local.u16 %rs86, [%rd36+72];

	{ cvt.f32.f16 %f9, %rs85;}


	
	{ cvt.f32.f16 %f10, %rs86;}


	setp.gt.f32	%p50, %f9, %f10;
add.s64 %rd256, %rd4, 80;
selp.b64	%rd257, %rd256, %rd3, %p50;
ld.local.u16 %rs87, [%rd257];
st.local.u16 [%rd3], %rs87;
ld.local.u64 %rd258, [%rd257+8];
st.local.u64 [%rd3+8], %rd258;

BB76_58:
@%p39 bra BB76_60;

ld.local.u16 %rs88, [%rd3];
ld.local.u16 %rs89, [%rd36+88];

	{ cvt.f32.f16 %f11, %rs88;}


	
	{ cvt.f32.f16 %f12, %rs89;}


	setp.gt.f32	%p52, %f11, %f12;
add.s64 %rd261, %rd4, 96;
selp.b64	%rd262, %rd261, %rd3, %p52;
ld.local.u16 %rs90, [%rd262];
st.local.u16 [%rd3], %rs90;
ld.local.u64 %rd263, [%rd262+8];
st.local.u64 [%rd3+8], %rd263;

BB76_60:
setp.ne.s32	%p53, %r6, 0;
mov.u64 %rd561, %rd550;
@%p53 bra BB76_62;

ld.local.u16 %rs91, [%rd3];
st.local.u16 [%rd36+-8], %rs91;
ld.local.u64 %rd561, [%rd3+8];
st.local.u64 [%rd36], %rd561;

BB76_62:
mov.u64 %rd550, %rd561;
setp.gt.u32	%p54, %r6, 1;
mov.u64 %rd560, %rd551;
@%p54 bra BB76_64;

ld.local.u16 %rs92, [%rd3];
st.local.u16 [%rd36+8], %rs92;
ld.local.u64 %rd560, [%rd3+8];
st.local.u64 [%rd36+16], %rd560;

BB76_64:
mov.u64 %rd551, %rd560;
setp.gt.u32	%p55, %r6, 2;
mov.u64 %rd559, %rd552;
@%p55 bra BB76_66;

ld.local.u16 %rs93, [%rd3];
st.local.u16 [%rd36+24], %rs93;
ld.local.u64 %rd559, [%rd3+8];
st.local.u64 [%rd36+32], %rd559;

BB76_66:
mov.u64 %rd552, %rd559;
setp.gt.u32	%p56, %r6, 3;
mov.u64 %rd558, %rd553;
@%p56 bra BB76_68;

ld.local.u16 %rs94, [%rd3];
st.local.u16 [%rd36+40], %rs94;
ld.local.u64 %rd558, [%rd3+8];
st.local.u64 [%rd36+48], %rd558;

BB76_68:
mov.u64 %rd553, %rd558;
setp.gt.u32	%p57, %r6, 4;
mov.u64 %rd557, %rd554;
@%p57 bra BB76_70;

ld.local.u16 %rs95, [%rd3];
st.local.u16 [%rd36+56], %rs95;
ld.local.u64 %rd557, [%rd3+8];
st.local.u64 [%rd36+64], %rd557;

BB76_70:
mov.u64 %rd554, %rd557;
setp.gt.u32	%p58, %r6, 5;
mov.u64 %rd556, %rd555;
@%p58 bra BB76_72;

ld.local.u16 %rs96, [%rd3];
st.local.u16 [%rd36+72], %rs96;
ld.local.u64 %rd556, [%rd3+8];
st.local.u64 [%rd36+80], %rd556;

BB76_72:
mov.u64 %rd555, %rd556;
@%p40 bra BB76_74;

ld.local.u16 %rs97, [%rd3];
st.local.u16 [%rd36+88], %rs97;
ld.local.u64 %rd568, [%rd3+8];
st.local.u64 [%rd36+96], %rd568;

BB76_74:
mov.u64 %rd503, %rd550;
mov.u64 %rd504, %rd551;
mov.u64 %rd505, %rd552;
mov.u64 %rd506, %rd553;
mov.u64 %rd507, %rd554;
mov.u64 %rd508, %rd555;
mov.u64 %rd509, %rd568;
mul.lo.s32 %r70, %r75, 7;
setp.ge.u32	%p60, %r70, %r1;
@%p60 bra BB76_117;

ld.local.u16 %rs98, [%rd36+8];
ld.local.u16 %rs28, [%rd36+-8];

	{ cvt.f32.f16 %f13, %rs98;}


	
	{ cvt.f32.f16 %f14, %rs28;}


	setp.leu.f32	%p61, %f13, %f14;
mov.u64 %rd548, %rd504;
mov.u64 %rd549, %rd503;
@%p61 bra BB76_77;

ld.local.u16 %rs100, [%rd36+8];
st.local.u16 [%rd36+-8], %rs100;
st.local.u16 [%rd36+8], %rs28;
st.local.u64 [%rd36], %rd504;
st.local.u64 [%rd36+16], %rd503;
mov.u64 %rd549, %rd504;
mov.u64 %rd548, %rd503;

BB76_77:
mov.u64 %rd542, %rd548;
mov.u64 %rd537, %rd549;
ld.local.u16 %rs101, [%rd36+40];
ld.local.u16 %rs29, [%rd36+24];

	{ cvt.f32.f16 %f15, %rs101;}


	
	{ cvt.f32.f16 %f16, %rs29;}


	setp.leu.f32	%p62, %f15, %f16;
mov.u64 %rd547, %rd506;
mov.u64 %rd546, %rd505;
@%p62 bra BB76_79;

ld.local.u16 %rs103, [%rd36+40];
st.local.u16 [%rd36+24], %rs103;
st.local.u16 [%rd36+40], %rs29;
st.local.u64 [%rd36+32], %rd506;
st.local.u64 [%rd36+48], %rd505;
mov.u64 %rd546, %rd506;
mov.u64 %rd547, %rd505;

BB76_79:
mov.u64 %rd75, %rd546;
mov.u64 %rd540, %rd547;
ld.local.u16 %rs104, [%rd36+72];
ld.local.u16 %rs30, [%rd36+56];

	{ cvt.f32.f16 %f17, %rs104;}


	
	{ cvt.f32.f16 %f18, %rs30;}


	setp.leu.f32	%p63, %f17, %f18;
mov.u64 %rd545, %rd508;
mov.u64 %rd544, %rd507;
@%p63 bra BB76_81;

ld.local.u16 %rs106, [%rd36+72];
st.local.u16 [%rd36+56], %rs106;
st.local.u16 [%rd36+72], %rs30;
st.local.u64 [%rd36+64], %rd508;
st.local.u64 [%rd36+80], %rd507;
mov.u64 %rd544, %rd508;
mov.u64 %rd545, %rd507;

BB76_81:
mov.u64 %rd77, %rd544;
mov.u64 %rd76, %rd545;
ld.local.u16 %rs107, [%rd36+24];
ld.local.u16 %rs31, [%rd36+8];

	{ cvt.f32.f16 %f19, %rs107;}


	
	{ cvt.f32.f16 %f20, %rs31;}


	setp.leu.f32	%p64, %f19, %f20;
mov.u64 %rd543, %rd75;
@%p64 bra BB76_83;

ld.local.u16 %rs109, [%rd36+24];
st.local.u16 [%rd36+8], %rs109;
st.local.u16 [%rd36+24], %rs31;
st.local.u64 [%rd36+16], %rd75;
st.local.u64 [%rd36+32], %rd542;
mov.u64 %rd426, %rd542;
mov.u64 %rd542, %rd75;
mov.u64 %rd543, %rd426;

BB76_83:
mov.u64 %rd79, %rd542;
mov.u64 %rd534, %rd543;
ld.local.u16 %rs110, [%rd36+56];
ld.local.u16 %rs32, [%rd36+40];

	{ cvt.f32.f16 %f21, %rs110;}


	
	{ cvt.f32.f16 %f22, %rs32;}


	setp.leu.f32	%p65, %f21, %f22;
mov.u64 %rd541, %rd77;
@%p65 bra BB76_85;

ld.local.u16 %rs112, [%rd36+56];
st.local.u16 [%rd36+40], %rs112;
st.local.u16 [%rd36+56], %rs32;
st.local.u64 [%rd36+48], %rd77;
st.local.u64 [%rd36+64], %rd540;
mov.u64 %rd428, %rd540;
mov.u64 %rd540, %rd77;
mov.u64 %rd541, %rd428;

BB76_85:
mov.u64 %rd81, %rd540;
mov.u64 %rd532, %rd541;
ld.local.u16 %rs113, [%rd36+88];
ld.local.u16 %rs33, [%rd36+72];

	{ cvt.f32.f16 %f23, %rs113;}


	
	{ cvt.f32.f16 %f24, %rs33;}


	setp.leu.f32	%p66, %f23, %f24;
mov.u64 %rd539, %rd509;
mov.u64 %rd538, %rd76;
@%p66 bra BB76_87;

ld.local.u16 %rs115, [%rd36+88];
st.local.u16 [%rd36+72], %rs115;
st.local.u16 [%rd36+88], %rs33;
st.local.u64 [%rd36+80], %rd509;
st.local.u64 [%rd36+96], %rd76;
mov.u64 %rd404, %rd509;
mov.u64 %rd539, %rd76;
mov.u64 %rd538, %rd404;

BB76_87:
mov.u64 %rd83, %rd538;
mov.u64 %rd527, %rd539;
ld.local.u16 %rs116, [%rd36+8];
ld.local.u16 %rs34, [%rd36+-8];

	{ cvt.f32.f16 %f25, %rs116;}


	
	{ cvt.f32.f16 %f26, %rs34;}


	setp.leu.f32	%p67, %f25, %f26;
mov.u64 %rd536, %rd79;
@%p67 bra BB76_89;

ld.local.u16 %rs118, [%rd36+8];
st.local.u16 [%rd36+-8], %rs118;
st.local.u16 [%rd36+8], %rs34;
st.local.u64 [%rd36], %rd79;
st.local.u64 [%rd36+16], %rd537;
mov.u64 %rd424, %rd537;
mov.u64 %rd537, %rd79;
mov.u64 %rd536, %rd424;

BB76_89:
mov.u64 %rd530, %rd536;
mov.u64 %rd525, %rd537;
ld.local.u16 %rs119, [%rd36+40];
ld.local.u16 %rs35, [%rd36+24];

	{ cvt.f32.f16 %f27, %rs119;}


	
	{ cvt.f32.f16 %f28, %rs35;}


	setp.leu.f32	%p68, %f27, %f28;
mov.u64 %rd535, %rd81;
@%p68 bra BB76_91;

ld.local.u16 %rs121, [%rd36+40];
st.local.u16 [%rd36+24], %rs121;
st.local.u16 [%rd36+40], %rs35;
st.local.u64 [%rd36+32], %rd81;
st.local.u64 [%rd36+48], %rd534;
mov.u64 %rd436, %rd534;
mov.u64 %rd534, %rd81;
mov.u64 %rd535, %rd436;

BB76_91:
mov.u64 %rd87, %rd534;
mov.u64 %rd528, %rd535;
ld.local.u16 %rs122, [%rd36+72];
ld.local.u16 %rs36, [%rd36+56];

	{ cvt.f32.f16 %f29, %rs122;}


	
	{ cvt.f32.f16 %f30, %rs36;}


	setp.leu.f32	%p69, %f29, %f30;
mov.u64 %rd533, %rd83;
@%p69 bra BB76_93;

ld.local.u16 %rs124, [%rd36+72];
st.local.u16 [%rd36+56], %rs124;
st.local.u16 [%rd36+72], %rs36;
st.local.u64 [%rd36+64], %rd83;
st.local.u64 [%rd36+80], %rd532;
mov.u64 %rd440, %rd532;
mov.u64 %rd532, %rd83;
mov.u64 %rd533, %rd440;

BB76_93:
mov.u64 %rd89, %rd532;
mov.u64 %rd88, %rd533;
ld.local.u16 %rs125, [%rd36+24];
ld.local.u16 %rs37, [%rd36+8];

	{ cvt.f32.f16 %f31, %rs125;}


	
	{ cvt.f32.f16 %f32, %rs37;}


	setp.leu.f32	%p70, %f31, %f32;
mov.u64 %rd531, %rd87;
@%p70 bra BB76_95;

ld.local.u16 %rs127, [%rd36+24];
st.local.u16 [%rd36+8], %rs127;
st.local.u16 [%rd36+24], %rs37;
st.local.u64 [%rd36+16], %rd87;
st.local.u64 [%rd36+32], %rd530;
mov.u64 %rd450, %rd530;
mov.u64 %rd530, %rd87;
mov.u64 %rd531, %rd450;

BB76_95:
mov.u64 %rd91, %rd530;
mov.u64 %rd522, %rd531;
ld.local.u16 %rs128, [%rd36+56];
ld.local.u16 %rs38, [%rd36+40];

	{ cvt.f32.f16 %f33, %rs128;}


	
	{ cvt.f32.f16 %f34, %rs38;}


	setp.leu.f32	%p71, %f33, %f34;
mov.u64 %rd529, %rd89;
@%p71 bra BB76_97;

ld.local.u16 %rs130, [%rd36+56];
st.local.u16 [%rd36+40], %rs130;
st.local.u16 [%rd36+56], %rs38;
st.local.u64 [%rd36+48], %rd89;
st.local.u64 [%rd36+64], %rd528;
mov.u64 %rd452, %rd528;
mov.u64 %rd528, %rd89;
mov.u64 %rd529, %rd452;

BB76_97:
mov.u64 %rd93, %rd528;
mov.u64 %rd520, %rd529;
ld.local.u16 %rs131, [%rd36+88];
ld.local.u16 %rs39, [%rd36+72];

	{ cvt.f32.f16 %f35, %rs131;}


	
	{ cvt.f32.f16 %f36, %rs39;}


	setp.leu.f32	%p72, %f35, %f36;
mov.u64 %rd526, %rd88;
@%p72 bra BB76_99;

ld.local.u16 %rs133, [%rd36+88];
st.local.u16 [%rd36+72], %rs133;
st.local.u16 [%rd36+88], %rs39;
st.local.u64 [%rd36+80], %rd527;
st.local.u64 [%rd36+96], %rd88;
mov.u64 %rd444, %rd527;
mov.u64 %rd527, %rd88;
mov.u64 %rd526, %rd444;

BB76_99:
mov.u64 %rd95, %rd526;
mov.u64 %rd515, %rd527;
ld.local.u16 %rs134, [%rd36+8];
ld.local.u16 %rs40, [%rd36+-8];

	{ cvt.f32.f16 %f37, %rs134;}


	
	{ cvt.f32.f16 %f38, %rs40;}


	setp.leu.f32	%p73, %f37, %f38;
mov.u64 %rd524, %rd91;
@%p73 bra BB76_101;

ld.local.u16 %rs136, [%rd36+8];
st.local.u16 [%rd36+-8], %rs136;
st.local.u16 [%rd36+8], %rs40;
st.local.u64 [%rd36], %rd91;
st.local.u64 [%rd36+16], %rd525;
mov.u64 %rd448, %rd525;
mov.u64 %rd525, %rd91;
mov.u64 %rd524, %rd448;

BB76_101:
mov.u64 %rd518, %rd524;
mov.u64 %rd512, %rd525;
ld.local.u16 %rs137, [%rd36+40];
ld.local.u16 %rs41, [%rd36+24];

	{ cvt.f32.f16 %f39, %rs137;}


	
	{ cvt.f32.f16 %f40, %rs41;}


	setp.leu.f32	%p74, %f39, %f40;
mov.u64 %rd523, %rd93;
@%p74 bra BB76_103;

ld.local.u16 %rs139, [%rd36+40];
st.local.u16 [%rd36+24], %rs139;
st.local.u16 [%rd36+40], %rs41;
st.local.u64 [%rd36+32], %rd93;
st.local.u64 [%rd36+48], %rd522;
mov.u64 %rd460, %rd522;
mov.u64 %rd522, %rd93;
mov.u64 %rd523, %rd460;

BB76_103:
mov.u64 %rd99, %rd522;
mov.u64 %rd516, %rd523;
ld.local.u16 %rs140, [%rd36+72];
ld.local.u16 %rs42, [%rd36+56];

	{ cvt.f32.f16 %f41, %rs140;}


	
	{ cvt.f32.f16 %f42, %rs42;}


	setp.leu.f32	%p75, %f41, %f42;
mov.u64 %rd521, %rd95;
@%p75 bra BB76_105;

ld.local.u16 %rs142, [%rd36+72];
st.local.u16 [%rd36+56], %rs142;
st.local.u16 [%rd36+72], %rs42;
st.local.u64 [%rd36+64], %rd95;
st.local.u64 [%rd36+80], %rd520;
mov.u64 %rd464, %rd520;
mov.u64 %rd520, %rd95;
mov.u64 %rd521, %rd464;

BB76_105:
mov.u64 %rd101, %rd520;
mov.u64 %rd100, %rd521;
ld.local.u16 %rs143, [%rd36+24];
ld.local.u16 %rs43, [%rd36+8];

	{ cvt.f32.f16 %f43, %rs143;}


	
	{ cvt.f32.f16 %f44, %rs43;}


	setp.leu.f32	%p76, %f43, %f44;
mov.u64 %rd519, %rd99;
@%p76 bra BB76_107;

ld.local.u16 %rs145, [%rd36+24];
st.local.u16 [%rd36+8], %rs145;
st.local.u16 [%rd36+24], %rs43;
st.local.u64 [%rd36+16], %rd99;
st.local.u64 [%rd36+32], %rd518;
mov.u64 %rd474, %rd518;
mov.u64 %rd518, %rd99;
mov.u64 %rd519, %rd474;

BB76_107:
mov.u64 %rd103, %rd518;
mov.u64 %rd510, %rd519;
ld.local.u16 %rs146, [%rd36+56];
ld.local.u16 %rs44, [%rd36+40];

	{ cvt.f32.f16 %f45, %rs146;}


	
	{ cvt.f32.f16 %f46, %rs44;}


	setp.leu.f32	%p77, %f45, %f46;
mov.u64 %rd517, %rd101;
@%p77 bra BB76_109;

ld.local.u16 %rs148, [%rd36+56];
st.local.u16 [%rd36+40], %rs148;
st.local.u16 [%rd36+56], %rs44;
st.local.u64 [%rd36+48], %rd101;
st.local.u64 [%rd36+64], %rd516;
mov.u64 %rd476, %rd516;
mov.u64 %rd516, %rd101;
mov.u64 %rd517, %rd476;

BB76_109:
mov.u64 %rd105, %rd516;
mov.u64 %rd507, %rd517;
ld.local.u16 %rs149, [%rd36+88];
ld.local.u16 %rs45, [%rd36+72];

	{ cvt.f32.f16 %f47, %rs149;}


	
	{ cvt.f32.f16 %f48, %rs45;}


	setp.leu.f32	%p78, %f47, %f48;
mov.u64 %rd514, %rd100;
@%p78 bra BB76_111;

ld.local.u16 %rs151, [%rd36+88];
st.local.u16 [%rd36+72], %rs151;
st.local.u16 [%rd36+88], %rs45;
st.local.u64 [%rd36+80], %rd515;
st.local.u64 [%rd36+96], %rd100;
mov.u64 %rd468, %rd515;
mov.u64 %rd515, %rd100;
mov.u64 %rd514, %rd468;

BB76_111:
mov.u64 %rd107, %rd514;
mov.u64 %rd509, %rd515;
ld.local.u16 %rs152, [%rd36+8];
ld.local.u16 %rs46, [%rd36+-8];

	{ cvt.f32.f16 %f49, %rs152;}


	
	{ cvt.f32.f16 %f50, %rs46;}


	setp.leu.f32	%p79, %f49, %f50;
mov.u64 %rd513, %rd103;
@%p79 bra BB76_113;

ld.local.u16 %rs154, [%rd36+8];
st.local.u16 [%rd36+-8], %rs154;
st.local.u16 [%rd36+8], %rs46;
st.local.u64 [%rd36], %rd103;
st.local.u64 [%rd36+16], %rd512;
mov.u64 %rd472, %rd512;
mov.u64 %rd512, %rd103;
mov.u64 %rd513, %rd472;

BB76_113:
mov.u64 %rd503, %rd512;
mov.u64 %rd504, %rd513;
ld.local.u16 %rs155, [%rd36+40];
ld.local.u16 %rs47, [%rd36+24];

	{ cvt.f32.f16 %f51, %rs155;}


	
	{ cvt.f32.f16 %f52, %rs47;}


	setp.leu.f32	%p80, %f51, %f52;
mov.u64 %rd511, %rd105;
@%p80 bra BB76_115;

ld.local.u16 %rs157, [%rd36+40];
st.local.u16 [%rd36+24], %rs157;
st.local.u16 [%rd36+40], %rs47;
st.local.u64 [%rd36+32], %rd105;
st.local.u64 [%rd36+48], %rd510;
mov.u64 %rd484, %rd510;
mov.u64 %rd510, %rd105;
mov.u64 %rd511, %rd484;

BB76_115:
mov.u64 %rd505, %rd510;
mov.u64 %rd506, %rd511;
ld.local.u16 %rs158, [%rd36+72];
ld.local.u16 %rs48, [%rd36+56];

	{ cvt.f32.f16 %f53, %rs158;}


	
	{ cvt.f32.f16 %f54, %rs48;}


	setp.leu.f32	%p81, %f53, %f54;
mov.u64 %rd508, %rd107;
@%p81 bra BB76_117;

ld.local.u16 %rs160, [%rd36+72];
st.local.u16 [%rd36+56], %rs160;
st.local.u16 [%rd36+72], %rs48;
st.local.u64 [%rd36+64], %rd107;
st.local.u64 [%rd36+80], %rd507;
mov.u64 %rd488, %rd507;
mov.u64 %rd507, %rd107;
mov.u64 %rd508, %rd488;

BB76_117:
@%p33 bra BB76_119;

ld.local.u16 %rs161, [%rd36+-8];
st.global.u16 [%rd37], %rs161;
st.global.u64 [%rd37+8], %rd503;

BB76_119:
@%p34 bra BB76_121;

ld.local.u16 %rs162, [%rd36+8];
st.global.u16 [%rd37+16], %rs162;
st.global.u64 [%rd37+24], %rd504;

BB76_121:
@%p35 bra BB76_123;

ld.local.u16 %rs163, [%rd36+24];
st.global.u16 [%rd37+32], %rs163;
st.global.u64 [%rd37+40], %rd505;

BB76_123:
@%p36 bra BB76_125;

ld.local.u16 %rs164, [%rd36+40];
st.global.u16 [%rd37+48], %rs164;
st.global.u64 [%rd37+56], %rd506;

BB76_125:
@%p37 bra BB76_127;

ld.local.u16 %rs165, [%rd36+56];
st.global.u16 [%rd37+64], %rs165;
st.global.u64 [%rd37+72], %rd507;

BB76_127:
@%p38 bra BB76_129;

ld.local.u16 %rs166, [%rd36+72];
st.global.u16 [%rd37+80], %rs166;
st.global.u64 [%rd37+88], %rd508;

BB76_129:
@%p39 bra BB76_131;

ld.local.u16 %rs167, [%rd36+88];
st.global.u16 [%rd37+96], %rs167;
st.global.u64 [%rd37+104], %rd509;

BB76_131:
ld.param.u64 %rd338, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSN_EEEEvT__param_0+24];
cvta.to.global.u64 %rd119, %rd338;
bar.sync 0;
mad.lo.s32 %r71, %r75, -7, %r1;
mov.u32 %r48, 7;
min.u32 %r7, %r71, %r48;
mov.u32 %r72, 2;

BB76_132:
neg.s32 %r49, %r72;
and.b32 %r50, %r75, %r49;
add.s32 %r51, %r72, -1;
and.b32 %r52, %r51, %r75;
mul.lo.s32 %r53, %r52, 7;
min.u32 %r9, %r53, %r1;
mul.lo.s32 %r54, %r50, 7;
shr.u32 %r55, %r72, 1;
mul.lo.s32 %r56, %r55, 7;
min.u32 %r57, %r54, %r1;
add.s32 %r58, %r57, %r56;
min.u32 %r59, %r58, %r1;
add.s32 %r60, %r59, %r56;
min.u32 %r10, %r60, %r1;
sub.s32 %r61, %r59, %r57;
sub.s32 %r62, %r10, %r59;
cvt.u64.u32	%rd280, %r57;
add.s64 %rd122, %rd280, %rd1;
cvt.u64.u32	%rd123, %r59;
add.s64 %rd124, %rd123, %rd1;
setp.lt.u32	%p89, %r9, %r62;
sub.s32 %r63, %r9, %r62;
selp.b32	%r74, 0, %r63, %p89;
min.u32 %r73, %r61, %r9;
setp.ge.u32	%p90, %r74, %r73;
@%p90 bra BB76_135;

add.s32 %r13, %r9, -1;

BB76_134:
add.s32 %r64, %r73, %r74;
shr.u32 %r65, %r64, 1;
sub.s32 %r66, %r13, %r65;
cvt.u64.u32	%rd281, %r66;
add.s64 %rd282, %rd281, %rd124;
cvt.u64.u32	%rd283, %r65;
add.s64 %rd284, %rd122, %rd283;
shl.b64 %rd285, %rd282, 4;
add.s64 %rd286, %rd5, %rd285;
ld.global.u16 %rs168, [%rd286];
shl.b64 %rd287, %rd284, 4;
add.s64 %rd288, %rd5, %rd287;
ld.global.u16 %rs169, [%rd288];

	{ cvt.f32.f16 %f55, %rs168;}


	
	{ cvt.f32.f16 %f56, %rs169;}


	setp.gt.f32	%p91, %f55, %f56;
add.s32 %r67, %r65, 1;
selp.b32	%r74, %r74, %r67, %p91;
selp.b32	%r73, %r65, %r73, %p91;
setp.lt.u32	%p92, %r74, %r73;
@%p92 bra BB76_134;

BB76_135:
cvt.u64.u32	%rd290, %r74;
add.s64 %rd125, %rd122, %rd290;
shl.b64 %rd291, %rd125, 4;
add.s64 %rd126, %rd5, %rd291;
shl.b64 %rd292, %rd124, 4;
add.s64 %rd127, %rd5, %rd292;
cvt.u64.u32	%rd293, %r9;
add.s64 %rd294, %rd293, %rd1;
add.s64 %rd295, %rd294, %rd123;
sub.s64 %rd128, %rd295, %rd290;
shl.b64 %rd296, %rd128, 4;
add.s64 %rd129, %rd5, %rd296;
cvt.u64.u32	%rd297, %r10;
add.s64 %rd298, %rd297, %rd1;
shl.b64 %rd299, %rd298, 4;
add.s64 %rd130, %rd5, %rd299;
mov.u64 %rd570, 0;
mov.pred %p93, 0;
@%p93 bra BB76_137;

BB76_136:
add.s64 %rd300, %rd2, %rd570;
st.local.u8 [%rd300], %rs64;
add.s64 %rd570, %rd570, 1;
setp.lt.u64	%p94, %rd570, 16;
@%p94 bra BB76_136;

BB76_137:
ld.global.u16 %rs171, [%rd126];
ld.global.u64 %rd302, [%rd126+8];
st.local.u64 [%rd2+8], %rd302;
st.local.u16 [%rd2], %rs171;
mov.u64 %rd571, 0;
@%p93 bra BB76_139;

BB76_138:
add.s64 %rd303, %rd3, %rd571;
st.local.u8 [%rd303], %rs64;
add.s64 %rd571, %rd571, 1;
setp.lt.u64	%p96, %rd571, 16;
@%p96 bra BB76_138;

BB76_139:
ld.global.u16 %rs173, [%rd129];
ld.global.u64 %rd304, [%rd129+8];
st.local.u64 [%rd3+8], %rd304;
st.local.u16 [%rd3], %rs173;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd129, %rd130;
@%p98 bra BB76_142;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd126, %rd127;
@%p100 bra BB76_142;

ld.local.u16 %rs174, [%rd3];
ld.local.u16 %rs175, [%rd2];

	{ cvt.f32.f16 %f57, %rs174;}


	
	{ cvt.f32.f16 %f58, %rs175;}


	setp.leu.f32	%p134, %f57, %f58;

BB76_142:
selp.b64	%rd305, %rd2, %rd3, %p134;
ld.local.u16 %rs49, [%rd305];
ld.local.u64 %rd135, [%rd305+8];
@%p134 bra BB76_144;
bra.uni BB76_143;

BB76_144:
add.s64 %rd310, %rd291, %rd5;
add.s64 %rd138, %rd310, 16;
mov.u64 %rd616, %rd138;
ld.global.u16 %rs177, [%rd126+16];
st.local.u16 [%rd2], %rs177;
ld.global.u64 %rd311, [%rd126+24];
st.local.u64 [%rd2+8], %rd311;
mov.u64 %rd593, %rd129;
mov.u64 %rd594, %rd129;
mov.u64 %rd617, %rd138;
bra.uni BB76_145;

BB76_143:
add.s64 %rd307, %rd296, %rd5;
add.s64 %rd136, %rd307, 16;
mov.u64 %rd593, %rd136;
ld.global.u16 %rs176, [%rd129+16];
st.local.u16 [%rd3], %rs176;
ld.global.u64 %rd308, [%rd129+24];
st.local.u64 [%rd3+8], %rd308;
mov.u64 %rd594, %rd136;
mov.u64 %rd616, %rd126;
mov.u64 %rd617, %rd126;

BB76_145:
mov.u64 %rd143, %rd616;
mov.u64 %rd615, %rd617;
mov.u64 %rd141, %rd593;
mov.u64 %rd592, %rd594;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd592, %rd130;
@%p102 bra BB76_148;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd615, %rd127;
@%p104 bra BB76_148;

ld.local.u16 %rs178, [%rd3];
ld.local.u16 %rs179, [%rd2];

	{ cvt.f32.f16 %f59, %rs178;}


	
	{ cvt.f32.f16 %f60, %rs179;}


	setp.leu.f32	%p135, %f59, %f60;

BB76_148:
selp.b64	%rd312, %rd2, %rd3, %p135;
ld.local.u16 %rs50, [%rd312];
ld.local.u64 %rd144, [%rd312+8];
@%p135 bra BB76_150;
bra.uni BB76_149;

BB76_150:
add.s64 %rd615, %rd615, 16;
add.s64 %rd148, %rd143, 16;
ld.global.u16 %rs181, [%rd143+16];
st.local.u16 [%rd2], %rs181;
ld.global.u64 %rd314, [%rd143+24];
st.local.u64 [%rd2+8], %rd314;
mov.u64 %rd591, %rd141;
mov.u64 %rd614, %rd148;
bra.uni BB76_151;

BB76_149:
add.s64 %rd592, %rd592, 16;
add.s64 %rd146, %rd141, 16;
ld.global.u16 %rs180, [%rd141+16];
st.local.u16 [%rd3], %rs180;
ld.global.u64 %rd313, [%rd141+24];
st.local.u64 [%rd3+8], %rd313;
mov.u64 %rd591, %rd146;
mov.u64 %rd614, %rd143;

BB76_151:
mov.u64 %rd152, %rd614;
mov.u64 %rd613, %rd615;
mov.u64 %rd150, %rd591;
mov.u64 %rd590, %rd592;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd590, %rd130;
@%p106 bra BB76_154;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd613, %rd127;
@%p108 bra BB76_154;

ld.local.u16 %rs182, [%rd3];
ld.local.u16 %rs183, [%rd2];

	{ cvt.f32.f16 %f61, %rs182;}


	
	{ cvt.f32.f16 %f62, %rs183;}


	setp.leu.f32	%p136, %f61, %f62;

BB76_154:
selp.b64	%rd315, %rd2, %rd3, %p136;
ld.local.u16 %rs51, [%rd315];
ld.local.u64 %rd153, [%rd315+8];
@%p136 bra BB76_156;
bra.uni BB76_155;

BB76_156:
add.s64 %rd613, %rd613, 16;
add.s64 %rd157, %rd152, 16;
ld.global.u16 %rs185, [%rd152+16];
st.local.u16 [%rd2], %rs185;
ld.global.u64 %rd317, [%rd152+24];
st.local.u64 [%rd2+8], %rd317;
mov.u64 %rd589, %rd150;
mov.u64 %rd612, %rd157;
bra.uni BB76_157;

BB76_155:
add.s64 %rd590, %rd590, 16;
add.s64 %rd155, %rd150, 16;
ld.global.u16 %rs184, [%rd150+16];
st.local.u16 [%rd3], %rs184;
ld.global.u64 %rd316, [%rd150+24];
st.local.u64 [%rd3+8], %rd316;
mov.u64 %rd589, %rd155;
mov.u64 %rd612, %rd152;

BB76_157:
mov.u64 %rd161, %rd612;
mov.u64 %rd611, %rd613;
mov.u64 %rd159, %rd589;
mov.u64 %rd588, %rd590;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd588, %rd130;
@%p110 bra BB76_160;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd611, %rd127;
@%p112 bra BB76_160;

ld.local.u16 %rs186, [%rd3];
ld.local.u16 %rs187, [%rd2];

	{ cvt.f32.f16 %f63, %rs186;}


	
	{ cvt.f32.f16 %f64, %rs187;}


	setp.leu.f32	%p137, %f63, %f64;

BB76_160:
selp.b64	%rd318, %rd2, %rd3, %p137;
ld.local.u16 %rs52, [%rd318];
ld.local.u64 %rd162, [%rd318+8];
@%p137 bra BB76_162;
bra.uni BB76_161;

BB76_162:
add.s64 %rd611, %rd611, 16;
add.s64 %rd166, %rd161, 16;
ld.global.u16 %rs189, [%rd161+16];
st.local.u16 [%rd2], %rs189;
ld.global.u64 %rd320, [%rd161+24];
st.local.u64 [%rd2+8], %rd320;
mov.u64 %rd587, %rd159;
mov.u64 %rd610, %rd166;
bra.uni BB76_163;

BB76_161:
add.s64 %rd588, %rd588, 16;
add.s64 %rd164, %rd159, 16;
ld.global.u16 %rs188, [%rd159+16];
st.local.u16 [%rd3], %rs188;
ld.global.u64 %rd319, [%rd159+24];
st.local.u64 [%rd3+8], %rd319;
mov.u64 %rd587, %rd164;
mov.u64 %rd610, %rd161;

BB76_163:
mov.u64 %rd170, %rd610;
mov.u64 %rd609, %rd611;
mov.u64 %rd168, %rd587;
mov.u64 %rd586, %rd588;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd586, %rd130;
@%p114 bra BB76_166;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd609, %rd127;
@%p116 bra BB76_166;

ld.local.u16 %rs190, [%rd3];
ld.local.u16 %rs191, [%rd2];

	{ cvt.f32.f16 %f65, %rs190;}


	
	{ cvt.f32.f16 %f66, %rs191;}


	setp.leu.f32	%p138, %f65, %f66;

BB76_166:
selp.b64	%rd321, %rd2, %rd3, %p138;
ld.local.u16 %rs53, [%rd321];
ld.local.u64 %rd171, [%rd321+8];
@%p138 bra BB76_168;
bra.uni BB76_167;

BB76_168:
add.s64 %rd609, %rd609, 16;
add.s64 %rd175, %rd170, 16;
ld.global.u16 %rs193, [%rd170+16];
st.local.u16 [%rd2], %rs193;
ld.global.u64 %rd323, [%rd170+24];
st.local.u64 [%rd2+8], %rd323;
mov.u64 %rd585, %rd168;
mov.u64 %rd608, %rd175;
bra.uni BB76_169;

BB76_167:
add.s64 %rd586, %rd586, 16;
add.s64 %rd173, %rd168, 16;
ld.global.u16 %rs192, [%rd168+16];
st.local.u16 [%rd3], %rs192;
ld.global.u64 %rd322, [%rd168+24];
st.local.u64 [%rd3+8], %rd322;
mov.u64 %rd585, %rd173;
mov.u64 %rd608, %rd170;

BB76_169:
mov.u64 %rd179, %rd608;
mov.u64 %rd607, %rd609;
mov.u64 %rd177, %rd585;
mov.u64 %rd584, %rd586;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd584, %rd130;
@%p118 bra BB76_172;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd607, %rd127;
@%p120 bra BB76_172;

ld.local.u16 %rs194, [%rd3];
ld.local.u16 %rs195, [%rd2];

	{ cvt.f32.f16 %f67, %rs194;}


	
	{ cvt.f32.f16 %f68, %rs195;}


	setp.leu.f32	%p139, %f67, %f68;

BB76_172:
selp.b64	%rd324, %rd2, %rd3, %p139;
ld.local.u16 %rs54, [%rd324];
ld.local.u64 %rd180, [%rd324+8];
@%p139 bra BB76_174;
bra.uni BB76_173;

BB76_174:
add.s64 %rd607, %rd607, 16;
add.s64 %rd184, %rd179, 16;
ld.global.u16 %rs197, [%rd179+16];
st.local.u16 [%rd2], %rs197;
ld.global.u64 %rd326, [%rd179+24];
st.local.u64 [%rd2+8], %rd326;
mov.u64 %rd583, %rd177;
mov.u64 %rd606, %rd184;
bra.uni BB76_175;

BB76_173:
add.s64 %rd584, %rd584, 16;
add.s64 %rd182, %rd177, 16;
ld.global.u16 %rs196, [%rd177+16];
st.local.u16 [%rd3], %rs196;
ld.global.u64 %rd325, [%rd177+24];
st.local.u64 [%rd3+8], %rd325;
mov.u64 %rd583, %rd182;
mov.u64 %rd606, %rd179;

BB76_175:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd584, %rd130;
mov.pred %p140, %p121;
@%p122 bra BB76_178;

setp.ge.u64	%p124, %rd607, %rd127;
mov.pred %p140, %p93;
@%p124 bra BB76_178;

ld.local.u16 %rs198, [%rd3];
ld.local.u16 %rs199, [%rd2];

	{ cvt.f32.f16 %f69, %rs198;}


	
	{ cvt.f32.f16 %f70, %rs199;}


	setp.leu.f32	%p140, %f69, %f70;

BB76_178:
selp.b64	%rd327, %rd2, %rd3, %p140;
ld.local.u16 %rs55, [%rd327];
ld.local.u64 %rd189, [%rd327+8];
@%p140 bra BB76_180;
bra.uni BB76_179;

BB76_180:
ld.global.u16 %rs201, [%rd606+16];
st.local.u16 [%rd2], %rs201;
ld.global.u64 %rd329, [%rd606+24];
st.local.u64 [%rd2+8], %rd329;
bra.uni BB76_181;

BB76_179:
ld.global.u16 %rs200, [%rd583+16];
st.local.u16 [%rd3], %rs200;
ld.global.u64 %rd328, [%rd583+24];
st.local.u64 [%rd3+8], %rd328;

BB76_181:
setp.eq.s32	%p15, %r7, 0;
bar.sync 0;
@%p15 bra BB76_183;

st.global.u16 [%rd37], %rs49;
st.global.u64 [%rd37+8], %rd135;

BB76_183:
setp.lt.u32	%p125, %r7, 2;
@%p125 bra BB76_185;

st.global.u16 [%rd37+16], %rs50;
st.global.u64 [%rd37+24], %rd144;

BB76_185:
setp.lt.u32	%p126, %r7, 3;
@%p126 bra BB76_187;

st.global.u16 [%rd37+32], %rs51;
st.global.u64 [%rd37+40], %rd153;

BB76_187:
setp.lt.u32	%p127, %r7, 4;
@%p127 bra BB76_189;

st.global.u16 [%rd37+48], %rs52;
st.global.u64 [%rd37+56], %rd162;

BB76_189:
setp.lt.u32	%p128, %r7, 5;
@%p128 bra BB76_191;

st.global.u16 [%rd37+64], %rs53;
st.global.u64 [%rd37+72], %rd171;

BB76_191:
setp.lt.u32	%p129, %r7, 6;
@%p129 bra BB76_193;

st.global.u16 [%rd37+80], %rs54;
st.global.u64 [%rd37+88], %rd180;

BB76_193:
setp.lt.u32	%p130, %r7, 7;
@%p130 bra BB76_195;

st.global.u16 [%rd37+96], %rs55;
st.global.u64 [%rd37+104], %rd189;

BB76_195:
bar.sync 0;
shl.b32 %r72, %r72, 1;
setp.lt.u32	%p131, %r72, 257;
@%p131 bra BB76_132;

setp.ge.u32	%p132, %r75, %r1;
@%p132 bra BB76_198;

BB76_197:
cvt.u64.u32	%rd330, %r75;
add.s64 %rd331, %rd330, %rd198;
add.s64 %rd332, %rd330, %rd1;
shl.b64 %rd333, %rd331, 4;
add.s64 %rd334, %rd119, %rd333;
shl.b64 %rd335, %rd332, 4;
add.s64 %rd336, %rd5, %rd335;
ld.global.u16 %rs202, [%rd336];
st.global.u16 [%rd334], %rs202;
ld.global.u64 %rd337, [%rd336+8];
st.global.u64 [%rd334+8], %rd337;
add.s32 %r75, %r75, 256;
setp.lt.u32	%p133, %r75, %r1;
@%p133 bra BB76_197;

BB76_198:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0[40]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot77[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<247>;
.reg .f32 %f<71>;
.reg .b32 %r<83>;
.reg .b64 %rd<619>;


mov.u64 %rd618, __local_depot77;
cvta.local.u64 %SP, %rd618;
ld.param.u64 %rd185, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0+8];
ld.param.u64 %rd184, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0];
ld.param.u64 %rd186, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0+16];
mov.u32 %r21, %ctaid.x;
mul.lo.s32 %r22, %r21, 1792;
cvt.u64.u32	%rd188, %r22;
sub.s64 %rd189, %rd186, %rd188;
cvt.u32.u64	%r23, %rd189;
mov.u32 %r24, 1792;
min.u32 %r1, %r23, %r24;
add.u64 %rd190, %SP, 16;
cvta.to.local.u64 %rd1, %rd190;
add.u64 %rd191, %SP, 0;
cvta.to.local.u64 %rd2, %rd191;
add.u64 %rd192, %SP, 32;
cvta.to.local.u64 %rd3, %rd192;
cvta.to.global.u64 %rd193, %rd184;
cvta.to.global.u64 %rd194, %rd185;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r82, %tid.x;
cvt.u64.u32	%rd195, %r82;
add.s64 %rd196, %rd195, %rd188;
shl.b64 %rd197, %rd196, 1;
add.s64 %rd4, %rd193, %rd197;
shl.b64 %rd198, %rd196, 3;
add.s64 %rd5, %rd194, %rd198;
@%p16 bra BB77_15;
bra.uni BB77_1;

BB77_15:
ld.global.u16 %rs234, [%rd4];
ld.global.u64 %rd362, [%rd5];
ld.global.u16 %rs235, [%rd4+512];
ld.global.u64 %rd363, [%rd5+2048];
ld.global.u16 %rs237, [%rd4+1024];
ld.global.u64 %rd365, [%rd5+4096];
ld.global.u16 %rs238, [%rd4+1536];
ld.global.u64 %rd366, [%rd5+6144];
ld.global.u16 %rs240, [%rd4+2048];
ld.global.u64 %rd367, [%rd5+8192];
ld.global.u16 %rs239, [%rd4+2560];
ld.global.u64 %rd364, [%rd5+10240];
ld.global.u16 %rs236, [%rd4+3072];
ld.global.u64 %rd361, [%rd5+12288];
bra.uni BB77_16;

BB77_1:
mov.u16 %rs72, 0;
mov.u64 %rd199, 0;
setp.ge.u32	%p17, %r82, %r1;
mov.u64 %rd373, %rd199;
mov.u16 %rs246, %rs72;
@%p17 bra BB77_3;

ld.global.u16 %rs1, [%rd4];
ld.global.u64 %rd6, [%rd5];
mov.u64 %rd373, %rd6;
mov.u16 %rs246, %rs1;

BB77_3:
mov.u16 %rs222, %rs246;
mov.u16 %rs234, %rs222;
mov.u64 %rd349, %rd373;
mov.u64 %rd362, %rd349;
add.s32 %r25, %r82, 256;
setp.ge.u32	%p18, %r25, %r1;
mov.u64 %rd372, %rd199;
mov.u16 %rs245, %rs72;
@%p18 bra BB77_5;

ld.global.u16 %rs245, [%rd4+512];
ld.global.u64 %rd372, [%rd5+2048];

BB77_5:
mov.u16 %rs235, %rs245;
mov.u64 %rd363, %rd372;
add.s32 %r26, %r82, 512;
setp.ge.u32	%p19, %r26, %r1;
mov.u64 %rd371, %rd199;
mov.u16 %rs244, %rs72;
@%p19 bra BB77_7;

ld.global.u16 %rs244, [%rd4+1024];
ld.global.u64 %rd371, [%rd5+4096];

BB77_7:
mov.u16 %rs237, %rs244;
mov.u64 %rd365, %rd371;
add.s32 %r27, %r82, 768;
setp.ge.u32	%p20, %r27, %r1;
mov.u64 %rd370, %rd199;
mov.u16 %rs243, %rs72;
@%p20 bra BB77_9;

ld.global.u16 %rs243, [%rd4+1536];
ld.global.u64 %rd370, [%rd5+6144];

BB77_9:
mov.u16 %rs238, %rs243;
mov.u64 %rd366, %rd370;
add.s32 %r28, %r82, 1024;
setp.ge.u32	%p21, %r28, %r1;
mov.u64 %rd369, %rd199;
mov.u16 %rs242, %rs72;
@%p21 bra BB77_11;

ld.global.u16 %rs242, [%rd4+2048];
ld.global.u64 %rd369, [%rd5+8192];

BB77_11:
mov.u16 %rs240, %rs242;
mov.u64 %rd367, %rd369;
add.s32 %r29, %r82, 1280;
setp.ge.u32	%p22, %r29, %r1;
mov.u64 %rd368, %rd199;
mov.u16 %rs241, %rs72;
@%p22 bra BB77_13;

ld.global.u16 %rs241, [%rd4+2560];
ld.global.u64 %rd368, [%rd5+10240];

BB77_13:
mov.u16 %rs239, %rs241;
mov.u64 %rd364, %rd368;
add.s32 %r30, %r82, 1536;
setp.ge.u32	%p23, %r30, %r1;
mov.u64 %rd361, %rd199;
mov.u16 %rs236, %rs72;
@%p23 bra BB77_16;

ld.global.u16 %rs236, [%rd4+3072];
ld.global.u64 %rd361, [%rd5+12288];

BB77_16:
@%p16 bra BB77_31;
bra.uni BB77_17;

BB77_31:
mov.u32 %r51, %tid.x;
mul.wide.u32 %rd227, %r51, 16;
mov.u64 %rd228, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd229, %rd228, %rd227;
st.shared.u16 [%rd229], %rs234;
st.shared.u16 [%rd229+4096], %rs235;
st.shared.u16 [%rd229+8192], %rs237;
st.shared.u16 [%rd229+12288], %rs238;
st.shared.u16 [%rd229+16384], %rs240;
st.shared.u16 [%rd229+20480], %rs239;
st.shared.u16 [%rd229+24576], %rs236;
st.shared.u64 [%rd229+8], %rd362;
st.shared.u64 [%rd229+4104], %rd363;
st.shared.u64 [%rd229+8200], %rd365;
st.shared.u64 [%rd229+12296], %rd366;
st.shared.u64 [%rd229+16392], %rd367;
st.shared.u64 [%rd229+20488], %rd364;
st.shared.u64 [%rd229+24584], %rd361;
bra.uni BB77_32;

BB77_17:
setp.ge.u32	%p25, %r82, %r1;
@%p25 bra BB77_19;

mul.wide.u32 %rd206, %r82, 16;
mov.u64 %rd207, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd208, %rd207, %rd206;
st.shared.u16 [%rd208], %rs234;
st.shared.u64 [%rd208+8], %rd362;

BB77_19:
add.s32 %r34, %r82, 256;
setp.ge.u32	%p26, %r34, %r1;
@%p26 bra BB77_21;

mul.wide.u32 %rd209, %r82, 16;
mov.u64 %rd210, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd211, %rd210, %rd209;
st.shared.u16 [%rd211+4096], %rs235;
st.shared.u64 [%rd211+4104], %rd363;

BB77_21:
add.s32 %r37, %r82, 512;
setp.ge.u32	%p27, %r37, %r1;
@%p27 bra BB77_23;

mul.wide.u32 %rd212, %r82, 16;
mov.u64 %rd213, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd214, %rd213, %rd212;
st.shared.u16 [%rd214+8192], %rs237;
st.shared.u64 [%rd214+8200], %rd365;

BB77_23:
add.s32 %r40, %r82, 768;
setp.ge.u32	%p28, %r40, %r1;
@%p28 bra BB77_25;

mul.wide.u32 %rd215, %r82, 16;
mov.u64 %rd216, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd217, %rd216, %rd215;
st.shared.u16 [%rd217+12288], %rs238;
st.shared.u64 [%rd217+12296], %rd366;

BB77_25:
add.s32 %r43, %r82, 1024;
setp.ge.u32	%p29, %r43, %r1;
@%p29 bra BB77_27;

mul.wide.u32 %rd218, %r82, 16;
mov.u64 %rd219, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd220, %rd219, %rd218;
st.shared.u16 [%rd220+16384], %rs240;
st.shared.u64 [%rd220+16392], %rd367;

BB77_27:
add.s32 %r46, %r82, 1280;
setp.ge.u32	%p30, %r46, %r1;
@%p30 bra BB77_29;

mul.wide.u32 %rd221, %r82, 16;
mov.u64 %rd222, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd223, %rd222, %rd221;
st.shared.u16 [%rd223+20480], %rs239;
st.shared.u64 [%rd223+20488], %rd364;

BB77_29:
add.s32 %r49, %r82, 1536;
setp.ge.u32	%p31, %r49, %r1;
@%p31 bra BB77_32;

mul.wide.u32 %rd224, %r82, 16;
mov.u64 %rd225, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd226, %rd225, %rd224;
st.shared.u16 [%rd226+24576], %rs236;
st.shared.u64 [%rd226+24584], %rd361;

BB77_32:
bar.sync 0;
mov.u16 %rs79, 0;
st.local.u8 [%rd3], %rs79;
st.local.u8 [%rd3+1], %rs79;
add.s64 %rd33, %rd3, 8;
mov.u64 %rd230, 0;
st.local.u64 [%rd3+8], %rd230;
st.local.u64 [%rd3+24], %rd230;
st.local.u64 [%rd3+40], %rd230;
st.local.u64 [%rd3+56], %rd230;
st.local.u64 [%rd3+72], %rd230;
st.local.u64 [%rd3+88], %rd230;
st.local.u64 [%rd3+104], %rd230;
st.local.v2.u8 [%rd3+16], {%rs79, %rs79};
st.local.v2.u8 [%rd3+32], {%rs79, %rs79};
st.local.v2.u8 [%rd3+48], {%rs79, %rs79};
st.local.v2.u8 [%rd3+64], {%rs79, %rs79};
st.local.v2.u8 [%rd3+80], {%rs79, %rs79};
st.local.v2.u8 [%rd3+96], {%rs79, %rs79};
mul.lo.s32 %r52, %r82, 7;
add.s32 %r53, %r52, 7;
setp.gt.u32	%p32, %r53, %r1;
mad.lo.s32 %r4, %r82, -7, %r1;
selp.b32	%r5, %r4, 7, %p32;
cvt.u64.u32	%rd34, %r52;
setp.eq.s32	%p33, %r5, 0;
mul.wide.u32 %rd233, %r52, 16;
mov.u64 %rd234, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd35, %rd234, %rd233;
mov.u64 %rd573, %rd230;
@%p33 bra BB77_34;

ld.shared.u16 %rs80, [%rd35];
st.local.u16 [%rd33+-8], %rs80;
ld.shared.u64 %rd36, [%rd35+8];
st.local.u64 [%rd33], %rd36;
mov.u64 %rd573, %rd36;

BB77_34:
mov.u64 %rd380, %rd573;
mov.u64 %rd554, %rd380;
setp.lt.u32	%p34, %r5, 2;
mov.u64 %rd572, %rd230;
@%p34 bra BB77_36;

ld.shared.u16 %rs81, [%rd35+16];
st.local.u16 [%rd33+8], %rs81;
ld.shared.u64 %rd572, [%rd35+24];
st.local.u64 [%rd33+16], %rd572;

BB77_36:
mov.u64 %rd555, %rd572;
setp.lt.u32	%p35, %r5, 3;
mov.u64 %rd571, %rd230;
@%p35 bra BB77_38;

ld.shared.u16 %rs82, [%rd35+32];
st.local.u16 [%rd33+24], %rs82;
ld.shared.u64 %rd571, [%rd35+40];
st.local.u64 [%rd33+32], %rd571;

BB77_38:
mov.u64 %rd556, %rd571;
setp.lt.u32	%p36, %r5, 4;
mov.u64 %rd570, %rd230;
@%p36 bra BB77_40;

ld.shared.u16 %rs83, [%rd35+48];
st.local.u16 [%rd33+40], %rs83;
ld.shared.u64 %rd570, [%rd35+56];
st.local.u64 [%rd33+48], %rd570;

BB77_40:
mov.u64 %rd557, %rd570;
setp.lt.u32	%p37, %r5, 5;
mov.u64 %rd569, %rd230;
@%p37 bra BB77_42;

ld.shared.u16 %rs84, [%rd35+64];
st.local.u16 [%rd33+56], %rs84;
ld.shared.u64 %rd569, [%rd35+72];
st.local.u64 [%rd33+64], %rd569;

BB77_42:
mov.u64 %rd558, %rd569;
setp.lt.u32	%p38, %r5, 6;
mov.u64 %rd568, %rd230;
@%p38 bra BB77_44;

ld.shared.u16 %rs85, [%rd35+80];
st.local.u16 [%rd33+72], %rs85;
ld.shared.u64 %rd568, [%rd35+88];
st.local.u64 [%rd33+80], %rd568;

BB77_44:
mov.u64 %rd559, %rd568;
setp.lt.u32	%p39, %r5, 7;
mov.u64 %rd567, %rd230;
@%p39 bra BB77_46;

ld.shared.u16 %rs86, [%rd35+96];
st.local.u16 [%rd33+88], %rs86;
ld.shared.u64 %rd567, [%rd35+104];
st.local.u64 [%rd33+96], %rd567;

BB77_46:
mov.u64 %rd560, %rd567;
setp.gt.u32	%p40, %r5, 6;
@%p40 bra BB77_73;

ld.local.u16 %rs87, [%rd33+-8];
ld.local.u64 %rd241, [%rd33];
st.local.u64 [%rd2+8], %rd241;
st.local.u16 [%rd2], %rs87;
@%p34 bra BB77_49;

ld.local.u16 %rs88, [%rd2];
ld.local.u16 %rs89, [%rd33+8];

	{ cvt.f32.f16 %f1, %rs88;}


	
	{ cvt.f32.f16 %f2, %rs89;}


	setp.gt.f32	%p42, %f1, %f2;
add.s64 %rd246, %rd3, 16;
selp.b64	%rd247, %rd246, %rd2, %p42;
ld.local.u16 %rs90, [%rd247];
st.local.u16 [%rd2], %rs90;
ld.local.u64 %rd248, [%rd247+8];
st.local.u64 [%rd2+8], %rd248;

BB77_49:
@%p35 bra BB77_51;

ld.local.u16 %rs91, [%rd2];
ld.local.u16 %rs92, [%rd33+24];

	{ cvt.f32.f16 %f3, %rs91;}


	
	{ cvt.f32.f16 %f4, %rs92;}


	setp.gt.f32	%p44, %f3, %f4;
add.s64 %rd251, %rd3, 32;
selp.b64	%rd252, %rd251, %rd2, %p44;
ld.local.u16 %rs93, [%rd252];
st.local.u16 [%rd2], %rs93;
ld.local.u64 %rd253, [%rd252+8];
st.local.u64 [%rd2+8], %rd253;

BB77_51:
@%p36 bra BB77_53;

ld.local.u16 %rs94, [%rd2];
ld.local.u16 %rs95, [%rd33+40];

	{ cvt.f32.f16 %f5, %rs94;}


	
	{ cvt.f32.f16 %f6, %rs95;}


	setp.gt.f32	%p46, %f5, %f6;
add.s64 %rd256, %rd3, 48;
selp.b64	%rd257, %rd256, %rd2, %p46;
ld.local.u16 %rs96, [%rd257];
st.local.u16 [%rd2], %rs96;
ld.local.u64 %rd258, [%rd257+8];
st.local.u64 [%rd2+8], %rd258;

BB77_53:
@%p37 bra BB77_55;

ld.local.u16 %rs97, [%rd2];
ld.local.u16 %rs98, [%rd33+56];

	{ cvt.f32.f16 %f7, %rs97;}


	
	{ cvt.f32.f16 %f8, %rs98;}


	setp.gt.f32	%p48, %f7, %f8;
add.s64 %rd261, %rd3, 64;
selp.b64	%rd262, %rd261, %rd2, %p48;
ld.local.u16 %rs99, [%rd262];
st.local.u16 [%rd2], %rs99;
ld.local.u64 %rd263, [%rd262+8];
st.local.u64 [%rd2+8], %rd263;

BB77_55:
@%p38 bra BB77_57;

ld.local.u16 %rs100, [%rd2];
ld.local.u16 %rs101, [%rd33+72];

	{ cvt.f32.f16 %f9, %rs100;}


	
	{ cvt.f32.f16 %f10, %rs101;}


	setp.gt.f32	%p50, %f9, %f10;
add.s64 %rd266, %rd3, 80;
selp.b64	%rd267, %rd266, %rd2, %p50;
ld.local.u16 %rs102, [%rd267];
st.local.u16 [%rd2], %rs102;
ld.local.u64 %rd268, [%rd267+8];
st.local.u64 [%rd2+8], %rd268;

BB77_57:
@%p39 bra BB77_59;

ld.local.u16 %rs103, [%rd2];
ld.local.u16 %rs104, [%rd33+88];

	{ cvt.f32.f16 %f11, %rs103;}


	
	{ cvt.f32.f16 %f12, %rs104;}


	setp.gt.f32	%p52, %f11, %f12;
add.s64 %rd271, %rd3, 96;
selp.b64	%rd272, %rd271, %rd2, %p52;
ld.local.u16 %rs105, [%rd272];
st.local.u16 [%rd2], %rs105;
ld.local.u64 %rd273, [%rd272+8];
st.local.u64 [%rd2+8], %rd273;

BB77_59:
setp.ne.s32	%p53, %r5, 0;
mov.u64 %rd566, %rd554;
@%p53 bra BB77_61;

ld.local.u16 %rs106, [%rd2];
st.local.u16 [%rd33+-8], %rs106;
ld.local.u64 %rd566, [%rd2+8];
st.local.u64 [%rd33], %rd566;

BB77_61:
mov.u64 %rd554, %rd566;
setp.gt.u32	%p54, %r5, 1;
mov.u64 %rd565, %rd555;
@%p54 bra BB77_63;

ld.local.u16 %rs107, [%rd2];
st.local.u16 [%rd33+8], %rs107;
ld.local.u64 %rd565, [%rd2+8];
st.local.u64 [%rd33+16], %rd565;

BB77_63:
mov.u64 %rd555, %rd565;
setp.gt.u32	%p55, %r5, 2;
mov.u64 %rd564, %rd556;
@%p55 bra BB77_65;

ld.local.u16 %rs108, [%rd2];
st.local.u16 [%rd33+24], %rs108;
ld.local.u64 %rd564, [%rd2+8];
st.local.u64 [%rd33+32], %rd564;

BB77_65:
mov.u64 %rd556, %rd564;
setp.gt.u32	%p56, %r5, 3;
mov.u64 %rd563, %rd557;
@%p56 bra BB77_67;

ld.local.u16 %rs109, [%rd2];
st.local.u16 [%rd33+40], %rs109;
ld.local.u64 %rd563, [%rd2+8];
st.local.u64 [%rd33+48], %rd563;

BB77_67:
mov.u64 %rd557, %rd563;
setp.gt.u32	%p57, %r5, 4;
mov.u64 %rd562, %rd558;
@%p57 bra BB77_69;

ld.local.u16 %rs110, [%rd2];
st.local.u16 [%rd33+56], %rs110;
ld.local.u64 %rd562, [%rd2+8];
st.local.u64 [%rd33+64], %rd562;

BB77_69:
mov.u64 %rd558, %rd562;
setp.gt.u32	%p58, %r5, 5;
mov.u64 %rd561, %rd559;
@%p58 bra BB77_71;

ld.local.u16 %rs111, [%rd2];
st.local.u16 [%rd33+72], %rs111;
ld.local.u64 %rd561, [%rd2+8];
st.local.u64 [%rd33+80], %rd561;

BB77_71:
mov.u64 %rd559, %rd561;
@%p40 bra BB77_73;

ld.local.u16 %rs112, [%rd2];
st.local.u16 [%rd33+88], %rs112;
ld.local.u64 %rd560, [%rd2+8];
st.local.u64 [%rd33+96], %rd560;

BB77_73:
mov.u64 %rd507, %rd554;
mov.u64 %rd508, %rd555;
mov.u64 %rd509, %rd556;
mov.u64 %rd510, %rd557;
mov.u64 %rd511, %rd558;
mov.u64 %rd512, %rd559;
mov.u64 %rd513, %rd560;
cvt.u32.u64	%r54, %rd34;
setp.ge.u32	%p60, %r54, %r1;
@%p60 bra BB77_116;

ld.local.u16 %rs113, [%rd33+8];
ld.local.u16 %rs28, [%rd33+-8];

	{ cvt.f32.f16 %f13, %rs113;}


	
	{ cvt.f32.f16 %f14, %rs28;}


	setp.leu.f32	%p61, %f13, %f14;
mov.u64 %rd552, %rd508;
mov.u64 %rd553, %rd507;
@%p61 bra BB77_76;

ld.local.u16 %rs115, [%rd33+8];
st.local.u16 [%rd33+-8], %rs115;
st.local.u16 [%rd33+8], %rs28;
st.local.u64 [%rd33], %rd508;
st.local.u64 [%rd33+16], %rd507;
mov.u64 %rd553, %rd508;
mov.u64 %rd552, %rd507;

BB77_76:
mov.u64 %rd546, %rd552;
mov.u64 %rd541, %rd553;
ld.local.u16 %rs116, [%rd33+40];
ld.local.u16 %rs29, [%rd33+24];

	{ cvt.f32.f16 %f15, %rs116;}


	
	{ cvt.f32.f16 %f16, %rs29;}


	setp.leu.f32	%p62, %f15, %f16;
mov.u64 %rd551, %rd510;
mov.u64 %rd550, %rd509;
@%p62 bra BB77_78;

ld.local.u16 %rs118, [%rd33+40];
st.local.u16 [%rd33+24], %rs118;
st.local.u16 [%rd33+40], %rs29;
st.local.u64 [%rd33+32], %rd510;
st.local.u64 [%rd33+48], %rd509;
mov.u64 %rd550, %rd510;
mov.u64 %rd551, %rd509;

BB77_78:
mov.u64 %rd73, %rd550;
mov.u64 %rd544, %rd551;
ld.local.u16 %rs119, [%rd33+72];
ld.local.u16 %rs30, [%rd33+56];

	{ cvt.f32.f16 %f17, %rs119;}


	
	{ cvt.f32.f16 %f18, %rs30;}


	setp.leu.f32	%p63, %f17, %f18;
mov.u64 %rd549, %rd512;
mov.u64 %rd548, %rd511;
@%p63 bra BB77_80;

ld.local.u16 %rs121, [%rd33+72];
st.local.u16 [%rd33+56], %rs121;
st.local.u16 [%rd33+72], %rs30;
st.local.u64 [%rd33+64], %rd512;
st.local.u64 [%rd33+80], %rd511;
mov.u64 %rd548, %rd512;
mov.u64 %rd549, %rd511;

BB77_80:
mov.u64 %rd75, %rd548;
mov.u64 %rd74, %rd549;
ld.local.u16 %rs122, [%rd33+24];
ld.local.u16 %rs31, [%rd33+8];

	{ cvt.f32.f16 %f19, %rs122;}


	
	{ cvt.f32.f16 %f20, %rs31;}


	setp.leu.f32	%p64, %f19, %f20;
mov.u64 %rd547, %rd73;
@%p64 bra BB77_82;

ld.local.u16 %rs124, [%rd33+24];
st.local.u16 [%rd33+8], %rs124;
st.local.u16 [%rd33+24], %rs31;
st.local.u64 [%rd33+16], %rd73;
st.local.u64 [%rd33+32], %rd546;
mov.u64 %rd430, %rd546;
mov.u64 %rd546, %rd73;
mov.u64 %rd547, %rd430;

BB77_82:
mov.u64 %rd77, %rd546;
mov.u64 %rd538, %rd547;
ld.local.u16 %rs125, [%rd33+56];
ld.local.u16 %rs32, [%rd33+40];

	{ cvt.f32.f16 %f21, %rs125;}


	
	{ cvt.f32.f16 %f22, %rs32;}


	setp.leu.f32	%p65, %f21, %f22;
mov.u64 %rd545, %rd75;
@%p65 bra BB77_84;

ld.local.u16 %rs127, [%rd33+56];
st.local.u16 [%rd33+40], %rs127;
st.local.u16 [%rd33+56], %rs32;
st.local.u64 [%rd33+48], %rd75;
st.local.u64 [%rd33+64], %rd544;
mov.u64 %rd432, %rd544;
mov.u64 %rd544, %rd75;
mov.u64 %rd545, %rd432;

BB77_84:
mov.u64 %rd79, %rd544;
mov.u64 %rd536, %rd545;
ld.local.u16 %rs128, [%rd33+88];
ld.local.u16 %rs33, [%rd33+72];

	{ cvt.f32.f16 %f23, %rs128;}


	
	{ cvt.f32.f16 %f24, %rs33;}


	setp.leu.f32	%p66, %f23, %f24;
mov.u64 %rd543, %rd513;
mov.u64 %rd542, %rd74;
@%p66 bra BB77_86;

ld.local.u16 %rs130, [%rd33+88];
st.local.u16 [%rd33+72], %rs130;
st.local.u16 [%rd33+88], %rs33;
st.local.u64 [%rd33+80], %rd513;
st.local.u64 [%rd33+96], %rd74;
mov.u64 %rd408, %rd513;
mov.u64 %rd543, %rd74;
mov.u64 %rd542, %rd408;

BB77_86:
mov.u64 %rd81, %rd542;
mov.u64 %rd531, %rd543;
ld.local.u16 %rs131, [%rd33+8];
ld.local.u16 %rs34, [%rd33+-8];

	{ cvt.f32.f16 %f25, %rs131;}


	
	{ cvt.f32.f16 %f26, %rs34;}


	setp.leu.f32	%p67, %f25, %f26;
mov.u64 %rd540, %rd77;
@%p67 bra BB77_88;

ld.local.u16 %rs133, [%rd33+8];
st.local.u16 [%rd33+-8], %rs133;
st.local.u16 [%rd33+8], %rs34;
st.local.u64 [%rd33], %rd77;
st.local.u64 [%rd33+16], %rd541;
mov.u64 %rd428, %rd541;
mov.u64 %rd541, %rd77;
mov.u64 %rd540, %rd428;

BB77_88:
mov.u64 %rd534, %rd540;
mov.u64 %rd529, %rd541;
ld.local.u16 %rs134, [%rd33+40];
ld.local.u16 %rs35, [%rd33+24];

	{ cvt.f32.f16 %f27, %rs134;}


	
	{ cvt.f32.f16 %f28, %rs35;}


	setp.leu.f32	%p68, %f27, %f28;
mov.u64 %rd539, %rd79;
@%p68 bra BB77_90;

ld.local.u16 %rs136, [%rd33+40];
st.local.u16 [%rd33+24], %rs136;
st.local.u16 [%rd33+40], %rs35;
st.local.u64 [%rd33+32], %rd79;
st.local.u64 [%rd33+48], %rd538;
mov.u64 %rd440, %rd538;
mov.u64 %rd538, %rd79;
mov.u64 %rd539, %rd440;

BB77_90:
mov.u64 %rd85, %rd538;
mov.u64 %rd532, %rd539;
ld.local.u16 %rs137, [%rd33+72];
ld.local.u16 %rs36, [%rd33+56];

	{ cvt.f32.f16 %f29, %rs137;}


	
	{ cvt.f32.f16 %f30, %rs36;}


	setp.leu.f32	%p69, %f29, %f30;
mov.u64 %rd537, %rd81;
@%p69 bra BB77_92;

ld.local.u16 %rs139, [%rd33+72];
st.local.u16 [%rd33+56], %rs139;
st.local.u16 [%rd33+72], %rs36;
st.local.u64 [%rd33+64], %rd81;
st.local.u64 [%rd33+80], %rd536;
mov.u64 %rd444, %rd536;
mov.u64 %rd536, %rd81;
mov.u64 %rd537, %rd444;

BB77_92:
mov.u64 %rd87, %rd536;
mov.u64 %rd86, %rd537;
ld.local.u16 %rs140, [%rd33+24];
ld.local.u16 %rs37, [%rd33+8];

	{ cvt.f32.f16 %f31, %rs140;}


	
	{ cvt.f32.f16 %f32, %rs37;}


	setp.leu.f32	%p70, %f31, %f32;
mov.u64 %rd535, %rd85;
@%p70 bra BB77_94;

ld.local.u16 %rs142, [%rd33+24];
st.local.u16 [%rd33+8], %rs142;
st.local.u16 [%rd33+24], %rs37;
st.local.u64 [%rd33+16], %rd85;
st.local.u64 [%rd33+32], %rd534;
mov.u64 %rd454, %rd534;
mov.u64 %rd534, %rd85;
mov.u64 %rd535, %rd454;

BB77_94:
mov.u64 %rd89, %rd534;
mov.u64 %rd526, %rd535;
ld.local.u16 %rs143, [%rd33+56];
ld.local.u16 %rs38, [%rd33+40];

	{ cvt.f32.f16 %f33, %rs143;}


	
	{ cvt.f32.f16 %f34, %rs38;}


	setp.leu.f32	%p71, %f33, %f34;
mov.u64 %rd533, %rd87;
@%p71 bra BB77_96;

ld.local.u16 %rs145, [%rd33+56];
st.local.u16 [%rd33+40], %rs145;
st.local.u16 [%rd33+56], %rs38;
st.local.u64 [%rd33+48], %rd87;
st.local.u64 [%rd33+64], %rd532;
mov.u64 %rd456, %rd532;
mov.u64 %rd532, %rd87;
mov.u64 %rd533, %rd456;

BB77_96:
mov.u64 %rd91, %rd532;
mov.u64 %rd524, %rd533;
ld.local.u16 %rs146, [%rd33+88];
ld.local.u16 %rs39, [%rd33+72];

	{ cvt.f32.f16 %f35, %rs146;}


	
	{ cvt.f32.f16 %f36, %rs39;}


	setp.leu.f32	%p72, %f35, %f36;
mov.u64 %rd530, %rd86;
@%p72 bra BB77_98;

ld.local.u16 %rs148, [%rd33+88];
st.local.u16 [%rd33+72], %rs148;
st.local.u16 [%rd33+88], %rs39;
st.local.u64 [%rd33+80], %rd531;
st.local.u64 [%rd33+96], %rd86;
mov.u64 %rd448, %rd531;
mov.u64 %rd531, %rd86;
mov.u64 %rd530, %rd448;

BB77_98:
mov.u64 %rd93, %rd530;
mov.u64 %rd519, %rd531;
ld.local.u16 %rs149, [%rd33+8];
ld.local.u16 %rs40, [%rd33+-8];

	{ cvt.f32.f16 %f37, %rs149;}


	
	{ cvt.f32.f16 %f38, %rs40;}


	setp.leu.f32	%p73, %f37, %f38;
mov.u64 %rd528, %rd89;
@%p73 bra BB77_100;

ld.local.u16 %rs151, [%rd33+8];
st.local.u16 [%rd33+-8], %rs151;
st.local.u16 [%rd33+8], %rs40;
st.local.u64 [%rd33], %rd89;
st.local.u64 [%rd33+16], %rd529;
mov.u64 %rd452, %rd529;
mov.u64 %rd529, %rd89;
mov.u64 %rd528, %rd452;

BB77_100:
mov.u64 %rd522, %rd528;
mov.u64 %rd516, %rd529;
ld.local.u16 %rs152, [%rd33+40];
ld.local.u16 %rs41, [%rd33+24];

	{ cvt.f32.f16 %f39, %rs152;}


	
	{ cvt.f32.f16 %f40, %rs41;}


	setp.leu.f32	%p74, %f39, %f40;
mov.u64 %rd527, %rd91;
@%p74 bra BB77_102;

ld.local.u16 %rs154, [%rd33+40];
st.local.u16 [%rd33+24], %rs154;
st.local.u16 [%rd33+40], %rs41;
st.local.u64 [%rd33+32], %rd91;
st.local.u64 [%rd33+48], %rd526;
mov.u64 %rd464, %rd526;
mov.u64 %rd526, %rd91;
mov.u64 %rd527, %rd464;

BB77_102:
mov.u64 %rd97, %rd526;
mov.u64 %rd520, %rd527;
ld.local.u16 %rs155, [%rd33+72];
ld.local.u16 %rs42, [%rd33+56];

	{ cvt.f32.f16 %f41, %rs155;}


	
	{ cvt.f32.f16 %f42, %rs42;}


	setp.leu.f32	%p75, %f41, %f42;
mov.u64 %rd525, %rd93;
@%p75 bra BB77_104;

ld.local.u16 %rs157, [%rd33+72];
st.local.u16 [%rd33+56], %rs157;
st.local.u16 [%rd33+72], %rs42;
st.local.u64 [%rd33+64], %rd93;
st.local.u64 [%rd33+80], %rd524;
mov.u64 %rd468, %rd524;
mov.u64 %rd524, %rd93;
mov.u64 %rd525, %rd468;

BB77_104:
mov.u64 %rd99, %rd524;
mov.u64 %rd98, %rd525;
ld.local.u16 %rs158, [%rd33+24];
ld.local.u16 %rs43, [%rd33+8];

	{ cvt.f32.f16 %f43, %rs158;}


	
	{ cvt.f32.f16 %f44, %rs43;}


	setp.leu.f32	%p76, %f43, %f44;
mov.u64 %rd523, %rd97;
@%p76 bra BB77_106;

ld.local.u16 %rs160, [%rd33+24];
st.local.u16 [%rd33+8], %rs160;
st.local.u16 [%rd33+24], %rs43;
st.local.u64 [%rd33+16], %rd97;
st.local.u64 [%rd33+32], %rd522;
mov.u64 %rd478, %rd522;
mov.u64 %rd522, %rd97;
mov.u64 %rd523, %rd478;

BB77_106:
mov.u64 %rd101, %rd522;
mov.u64 %rd514, %rd523;
ld.local.u16 %rs161, [%rd33+56];
ld.local.u16 %rs44, [%rd33+40];

	{ cvt.f32.f16 %f45, %rs161;}


	
	{ cvt.f32.f16 %f46, %rs44;}


	setp.leu.f32	%p77, %f45, %f46;
mov.u64 %rd521, %rd99;
@%p77 bra BB77_108;

ld.local.u16 %rs163, [%rd33+56];
st.local.u16 [%rd33+40], %rs163;
st.local.u16 [%rd33+56], %rs44;
st.local.u64 [%rd33+48], %rd99;
st.local.u64 [%rd33+64], %rd520;
mov.u64 %rd480, %rd520;
mov.u64 %rd520, %rd99;
mov.u64 %rd521, %rd480;

BB77_108:
mov.u64 %rd103, %rd520;
mov.u64 %rd511, %rd521;
ld.local.u16 %rs164, [%rd33+88];
ld.local.u16 %rs45, [%rd33+72];

	{ cvt.f32.f16 %f47, %rs164;}


	
	{ cvt.f32.f16 %f48, %rs45;}


	setp.leu.f32	%p78, %f47, %f48;
mov.u64 %rd518, %rd98;
@%p78 bra BB77_110;

ld.local.u16 %rs166, [%rd33+88];
st.local.u16 [%rd33+72], %rs166;
st.local.u16 [%rd33+88], %rs45;
st.local.u64 [%rd33+80], %rd519;
st.local.u64 [%rd33+96], %rd98;
mov.u64 %rd472, %rd519;
mov.u64 %rd519, %rd98;
mov.u64 %rd518, %rd472;

BB77_110:
mov.u64 %rd105, %rd518;
mov.u64 %rd513, %rd519;
ld.local.u16 %rs167, [%rd33+8];
ld.local.u16 %rs46, [%rd33+-8];

	{ cvt.f32.f16 %f49, %rs167;}


	
	{ cvt.f32.f16 %f50, %rs46;}


	setp.leu.f32	%p79, %f49, %f50;
mov.u64 %rd517, %rd101;
@%p79 bra BB77_112;

ld.local.u16 %rs169, [%rd33+8];
st.local.u16 [%rd33+-8], %rs169;
st.local.u16 [%rd33+8], %rs46;
st.local.u64 [%rd33], %rd101;
st.local.u64 [%rd33+16], %rd516;
mov.u64 %rd476, %rd516;
mov.u64 %rd516, %rd101;
mov.u64 %rd517, %rd476;

BB77_112:
mov.u64 %rd507, %rd516;
mov.u64 %rd508, %rd517;
ld.local.u16 %rs170, [%rd33+40];
ld.local.u16 %rs47, [%rd33+24];

	{ cvt.f32.f16 %f51, %rs170;}


	
	{ cvt.f32.f16 %f52, %rs47;}


	setp.leu.f32	%p80, %f51, %f52;
mov.u64 %rd515, %rd103;
@%p80 bra BB77_114;

ld.local.u16 %rs172, [%rd33+40];
st.local.u16 [%rd33+24], %rs172;
st.local.u16 [%rd33+40], %rs47;
st.local.u64 [%rd33+32], %rd103;
st.local.u64 [%rd33+48], %rd514;
mov.u64 %rd488, %rd514;
mov.u64 %rd514, %rd103;
mov.u64 %rd515, %rd488;

BB77_114:
mov.u64 %rd509, %rd514;
mov.u64 %rd510, %rd515;
ld.local.u16 %rs173, [%rd33+72];
ld.local.u16 %rs48, [%rd33+56];

	{ cvt.f32.f16 %f53, %rs173;}


	
	{ cvt.f32.f16 %f54, %rs48;}


	setp.leu.f32	%p81, %f53, %f54;
mov.u64 %rd512, %rd105;
@%p81 bra BB77_116;

ld.local.u16 %rs175, [%rd33+72];
st.local.u16 [%rd33+56], %rs175;
st.local.u16 [%rd33+72], %rs48;
st.local.u64 [%rd33+64], %rd105;
st.local.u64 [%rd33+80], %rd511;
mov.u64 %rd492, %rd511;
mov.u64 %rd511, %rd105;
mov.u64 %rd512, %rd492;

BB77_116:
@%p33 bra BB77_118;

ld.local.u16 %rs176, [%rd33+-8];
st.shared.u16 [%rd35], %rs176;
st.shared.u64 [%rd35+8], %rd507;

BB77_118:
@%p34 bra BB77_120;

ld.local.u16 %rs177, [%rd33+8];
st.shared.u16 [%rd35+16], %rs177;
st.shared.u64 [%rd35+24], %rd508;

BB77_120:
@%p35 bra BB77_122;

ld.local.u16 %rs178, [%rd33+24];
st.shared.u16 [%rd35+32], %rs178;
st.shared.u64 [%rd35+40], %rd509;

BB77_122:
@%p36 bra BB77_124;

ld.local.u16 %rs179, [%rd33+40];
st.shared.u16 [%rd35+48], %rs179;
st.shared.u64 [%rd35+56], %rd510;

BB77_124:
@%p37 bra BB77_126;

ld.local.u16 %rs180, [%rd33+56];
st.shared.u16 [%rd35+64], %rs180;
st.shared.u64 [%rd35+72], %rd511;

BB77_126:
@%p38 bra BB77_128;

ld.local.u16 %rs181, [%rd33+72];
st.shared.u16 [%rd35+80], %rs181;
st.shared.u64 [%rd35+88], %rd512;

BB77_128:
@%p39 bra BB77_130;

ld.local.u16 %rs182, [%rd33+88];
st.shared.u16 [%rd35+96], %rs182;
st.shared.u64 [%rd35+104], %rd513;

BB77_130:
ld.param.u64 %rd342, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd117, %rd342;
bar.sync 0;
mad.lo.s32 %r78, %r82, -7, %r1;
mov.u32 %r56, 7;
min.u32 %r6, %r78, %r56;
mov.u32 %r79, 2;

BB77_131:
neg.s32 %r57, %r79;
and.b32 %r58, %r82, %r57;
add.s32 %r59, %r79, -1;
and.b32 %r60, %r59, %r82;
mul.lo.s32 %r61, %r60, 7;
min.u32 %r8, %r61, %r1;
mul.lo.s32 %r62, %r58, 7;
shr.u32 %r63, %r79, 1;
mul.lo.s32 %r64, %r63, 7;
min.u32 %r65, %r62, %r1;
add.s32 %r66, %r65, %r64;
min.u32 %r67, %r66, %r1;
add.s32 %r68, %r67, %r64;
min.u32 %r9, %r68, %r1;
sub.s32 %r69, %r67, %r65;
sub.s32 %r70, %r9, %r67;
cvt.u64.u32	%rd118, %r65;
cvt.u64.u32	%rd119, %r67;
setp.lt.u32	%p89, %r8, %r70;
sub.s32 %r71, %r8, %r70;
selp.b32	%r81, 0, %r71, %p89;
min.u32 %r80, %r69, %r8;
setp.ge.u32	%p90, %r81, %r80;
@%p90 bra BB77_134;

add.s32 %r12, %r8, -1;

BB77_133:
add.s32 %r72, %r80, %r81;
shr.u32 %r73, %r72, 1;
sub.s32 %r74, %r12, %r73;
cvt.u64.u32	%rd288, %r74;
add.s64 %rd289, %rd288, %rd119;
cvt.u64.u32	%rd290, %r73;
add.s64 %rd291, %rd290, %rd118;
shl.b64 %rd292, %rd289, 4;
add.s64 %rd294, %rd234, %rd292;
ld.shared.u16 %rs183, [%rd294];
shl.b64 %rd295, %rd291, 4;
add.s64 %rd296, %rd234, %rd295;
ld.shared.u16 %rs184, [%rd296];

	{ cvt.f32.f16 %f55, %rs183;}


	
	{ cvt.f32.f16 %f56, %rs184;}


	setp.gt.f32	%p91, %f55, %f56;
add.s32 %r75, %r73, 1;
selp.b32	%r81, %r81, %r75, %p91;
selp.b32	%r80, %r73, %r80, %p91;
setp.lt.u32	%p92, %r81, %r80;
@%p92 bra BB77_133;

BB77_134:
cvt.u64.u32	%rd297, %r81;
add.s64 %rd120, %rd297, %rd118;
shl.b64 %rd298, %rd120, 4;
add.s64 %rd121, %rd234, %rd298;
shl.b64 %rd300, %rd119, 4;
add.s64 %rd122, %rd234, %rd300;
cvt.u64.u32	%rd301, %r8;
add.s64 %rd302, %rd119, %rd301;
sub.s64 %rd123, %rd302, %rd297;
shl.b64 %rd303, %rd123, 4;
add.s64 %rd124, %rd234, %rd303;
mul.wide.u32 %rd304, %r9, 16;
add.s64 %rd125, %rd234, %rd304;
ld.shared.u16 %rs185, [%rd121];
ld.shared.u64 %rd305, [%rd121+8];
st.local.u64 [%rd1+8], %rd305;
st.local.u16 [%rd1], %rs185;
ld.shared.u16 %rs186, [%rd124];
ld.shared.u64 %rd306, [%rd124+8];
st.local.u64 [%rd2+8], %rd306;
st.local.u16 [%rd2], %rs186;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd124, %rd125;
@%p94 bra BB77_137;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd121, %rd122;
@%p96 bra BB77_137;

ld.local.u16 %rs187, [%rd2];
ld.local.u16 %rs188, [%rd1];

	{ cvt.f32.f16 %f57, %rs187;}


	
	{ cvt.f32.f16 %f58, %rs188;}


	setp.leu.f32	%p130, %f57, %f58;

BB77_137:
selp.b64	%rd307, %rd1, %rd2, %p130;
ld.local.u16 %rs49, [%rd307];
ld.local.u64 %rd126, [%rd307+8];
@%p130 bra BB77_139;
bra.uni BB77_138;

BB77_139:
mov.u64 %rd595, %rd124;
add.s64 %rd314, %rd298, %rd234;
add.s64 %rd131, %rd314, 16;
mov.u64 %rd617, %rd131;
ld.shared.u16 %rs190, [%rd121+16];
st.local.u16 [%rd1], %rs190;
ld.shared.u64 %rd315, [%rd121+24];
st.local.u64 [%rd1+8], %rd315;
mov.u64 %rd584, %rd124;
mov.u64 %rd606, %rd131;
bra.uni BB77_140;

BB77_138:
mov.u64 %rd617, %rd121;
add.s64 %rd310, %rd303, %rd234;
add.s64 %rd128, %rd310, 16;
mov.u64 %rd595, %rd128;
ld.shared.u16 %rs189, [%rd124+16];
st.local.u16 [%rd2], %rs189;
ld.shared.u64 %rd311, [%rd124+24];
st.local.u64 [%rd2+8], %rd311;
mov.u64 %rd584, %rd128;
mov.u64 %rd606, %rd121;

BB77_140:
mov.u64 %rd136, %rd617;
mov.u64 %rd605, %rd606;
mov.u64 %rd134, %rd595;
mov.u64 %rd583, %rd584;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd583, %rd125;
@%p98 bra BB77_143;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd605, %rd122;
@%p100 bra BB77_143;

ld.local.u16 %rs191, [%rd2];
ld.local.u16 %rs192, [%rd1];

	{ cvt.f32.f16 %f59, %rs191;}


	
	{ cvt.f32.f16 %f60, %rs192;}


	setp.leu.f32	%p131, %f59, %f60;

BB77_143:
selp.b64	%rd316, %rd1, %rd2, %p131;
ld.local.u16 %rs50, [%rd316];
ld.local.u64 %rd137, [%rd316+8];
@%p131 bra BB77_145;
bra.uni BB77_144;

BB77_145:
add.s64 %rd605, %rd605, 16;
add.s64 %rd141, %rd136, 16;
ld.shared.u16 %rs194, [%rd136+16];
st.local.u16 [%rd1], %rs194;
ld.shared.u64 %rd318, [%rd136+24];
st.local.u64 [%rd1+8], %rd318;
mov.u64 %rd594, %rd134;
mov.u64 %rd616, %rd141;
bra.uni BB77_146;

BB77_144:
add.s64 %rd583, %rd583, 16;
add.s64 %rd139, %rd134, 16;
ld.shared.u16 %rs193, [%rd134+16];
st.local.u16 [%rd2], %rs193;
ld.shared.u64 %rd317, [%rd134+24];
st.local.u64 [%rd2+8], %rd317;
mov.u64 %rd594, %rd139;
mov.u64 %rd616, %rd136;

BB77_146:
mov.u64 %rd145, %rd616;
mov.u64 %rd604, %rd605;
mov.u64 %rd143, %rd594;
mov.u64 %rd582, %rd583;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd582, %rd125;
@%p102 bra BB77_149;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd604, %rd122;
@%p104 bra BB77_149;

ld.local.u16 %rs195, [%rd2];
ld.local.u16 %rs196, [%rd1];

	{ cvt.f32.f16 %f61, %rs195;}


	
	{ cvt.f32.f16 %f62, %rs196;}


	setp.leu.f32	%p132, %f61, %f62;

BB77_149:
selp.b64	%rd319, %rd1, %rd2, %p132;
ld.local.u16 %rs51, [%rd319];
ld.local.u64 %rd146, [%rd319+8];
@%p132 bra BB77_151;
bra.uni BB77_150;

BB77_151:
add.s64 %rd604, %rd604, 16;
add.s64 %rd150, %rd145, 16;
ld.shared.u16 %rs198, [%rd145+16];
st.local.u16 [%rd1], %rs198;
ld.shared.u64 %rd321, [%rd145+24];
st.local.u64 [%rd1+8], %rd321;
mov.u64 %rd593, %rd143;
mov.u64 %rd615, %rd150;
bra.uni BB77_152;

BB77_150:
add.s64 %rd582, %rd582, 16;
add.s64 %rd148, %rd143, 16;
ld.shared.u16 %rs197, [%rd143+16];
st.local.u16 [%rd2], %rs197;
ld.shared.u64 %rd320, [%rd143+24];
st.local.u64 [%rd2+8], %rd320;
mov.u64 %rd593, %rd148;
mov.u64 %rd615, %rd145;

BB77_152:
mov.u64 %rd154, %rd615;
mov.u64 %rd603, %rd604;
mov.u64 %rd152, %rd593;
mov.u64 %rd581, %rd582;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd581, %rd125;
@%p106 bra BB77_155;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd603, %rd122;
@%p108 bra BB77_155;

ld.local.u16 %rs199, [%rd2];
ld.local.u16 %rs200, [%rd1];

	{ cvt.f32.f16 %f63, %rs199;}


	
	{ cvt.f32.f16 %f64, %rs200;}


	setp.leu.f32	%p133, %f63, %f64;

BB77_155:
selp.b64	%rd322, %rd1, %rd2, %p133;
ld.local.u16 %rs52, [%rd322];
ld.local.u64 %rd155, [%rd322+8];
@%p133 bra BB77_157;
bra.uni BB77_156;

BB77_157:
add.s64 %rd603, %rd603, 16;
add.s64 %rd159, %rd154, 16;
ld.shared.u16 %rs202, [%rd154+16];
st.local.u16 [%rd1], %rs202;
ld.shared.u64 %rd324, [%rd154+24];
st.local.u64 [%rd1+8], %rd324;
mov.u64 %rd592, %rd152;
mov.u64 %rd614, %rd159;
bra.uni BB77_158;

BB77_156:
add.s64 %rd581, %rd581, 16;
add.s64 %rd157, %rd152, 16;
ld.shared.u16 %rs201, [%rd152+16];
st.local.u16 [%rd2], %rs201;
ld.shared.u64 %rd323, [%rd152+24];
st.local.u64 [%rd2+8], %rd323;
mov.u64 %rd592, %rd157;
mov.u64 %rd614, %rd154;

BB77_158:
mov.u64 %rd163, %rd614;
mov.u64 %rd602, %rd603;
mov.u64 %rd161, %rd592;
mov.u64 %rd580, %rd581;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd580, %rd125;
@%p110 bra BB77_161;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd602, %rd122;
@%p112 bra BB77_161;

ld.local.u16 %rs203, [%rd2];
ld.local.u16 %rs204, [%rd1];

	{ cvt.f32.f16 %f65, %rs203;}


	
	{ cvt.f32.f16 %f66, %rs204;}


	setp.leu.f32	%p134, %f65, %f66;

BB77_161:
selp.b64	%rd325, %rd1, %rd2, %p134;
ld.local.u16 %rs53, [%rd325];
ld.local.u64 %rd164, [%rd325+8];
@%p134 bra BB77_163;
bra.uni BB77_162;

BB77_163:
add.s64 %rd602, %rd602, 16;
add.s64 %rd168, %rd163, 16;
ld.shared.u16 %rs206, [%rd163+16];
st.local.u16 [%rd1], %rs206;
ld.shared.u64 %rd327, [%rd163+24];
st.local.u64 [%rd1+8], %rd327;
mov.u64 %rd591, %rd161;
mov.u64 %rd613, %rd168;
bra.uni BB77_164;

BB77_162:
add.s64 %rd580, %rd580, 16;
add.s64 %rd166, %rd161, 16;
ld.shared.u16 %rs205, [%rd161+16];
st.local.u16 [%rd2], %rs205;
ld.shared.u64 %rd326, [%rd161+24];
st.local.u64 [%rd2+8], %rd326;
mov.u64 %rd591, %rd166;
mov.u64 %rd613, %rd163;

BB77_164:
mov.u64 %rd172, %rd613;
mov.u64 %rd601, %rd602;
mov.u64 %rd170, %rd591;
mov.u64 %rd579, %rd580;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd579, %rd125;
@%p114 bra BB77_167;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd601, %rd122;
@%p116 bra BB77_167;

ld.local.u16 %rs207, [%rd2];
ld.local.u16 %rs208, [%rd1];

	{ cvt.f32.f16 %f67, %rs207;}


	
	{ cvt.f32.f16 %f68, %rs208;}


	setp.leu.f32	%p135, %f67, %f68;

BB77_167:
selp.b64	%rd328, %rd1, %rd2, %p135;
ld.local.u16 %rs54, [%rd328];
ld.local.u64 %rd173, [%rd328+8];
@%p135 bra BB77_169;
bra.uni BB77_168;

BB77_169:
add.s64 %rd601, %rd601, 16;
add.s64 %rd177, %rd172, 16;
ld.shared.u16 %rs210, [%rd172+16];
st.local.u16 [%rd1], %rs210;
ld.shared.u64 %rd330, [%rd172+24];
st.local.u64 [%rd1+8], %rd330;
mov.u64 %rd590, %rd170;
mov.u64 %rd612, %rd177;
bra.uni BB77_170;

BB77_168:
add.s64 %rd579, %rd579, 16;
add.s64 %rd175, %rd170, 16;
ld.shared.u16 %rs209, [%rd170+16];
st.local.u16 [%rd2], %rs209;
ld.shared.u64 %rd329, [%rd170+24];
st.local.u64 [%rd2+8], %rd329;
mov.u64 %rd590, %rd175;
mov.u64 %rd612, %rd172;

BB77_170:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd579, %rd125;
@%p118 bra BB77_173;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd601, %rd122;
@%p120 bra BB77_173;

ld.local.u16 %rs211, [%rd2];
ld.local.u16 %rs212, [%rd1];

	{ cvt.f32.f16 %f69, %rs211;}


	
	{ cvt.f32.f16 %f70, %rs212;}


	setp.leu.f32	%p136, %f69, %f70;

BB77_173:
selp.b64	%rd331, %rd1, %rd2, %p136;
ld.local.u16 %rs55, [%rd331];
ld.local.u64 %rd182, [%rd331+8];
@%p136 bra BB77_175;
bra.uni BB77_174;

BB77_175:
ld.shared.u16 %rs214, [%rd612+16];
st.local.u16 [%rd1], %rs214;
ld.shared.u64 %rd333, [%rd612+24];
st.local.u64 [%rd1+8], %rd333;
bra.uni BB77_176;

BB77_174:
ld.shared.u16 %rs213, [%rd590+16];
st.local.u16 [%rd2], %rs213;
ld.shared.u64 %rd332, [%rd590+24];
st.local.u64 [%rd2+8], %rd332;

BB77_176:
setp.eq.s32	%p15, %r6, 0;
bar.sync 0;
@%p15 bra BB77_178;

st.shared.u16 [%rd35], %rs49;
st.shared.u64 [%rd35+8], %rd126;

BB77_178:
setp.lt.u32	%p121, %r6, 2;
@%p121 bra BB77_180;

st.shared.u16 [%rd35+16], %rs50;
st.shared.u64 [%rd35+24], %rd137;

BB77_180:
setp.lt.u32	%p122, %r6, 3;
@%p122 bra BB77_182;

st.shared.u16 [%rd35+32], %rs51;
st.shared.u64 [%rd35+40], %rd146;

BB77_182:
setp.lt.u32	%p123, %r6, 4;
@%p123 bra BB77_184;

st.shared.u16 [%rd35+48], %rs52;
st.shared.u64 [%rd35+56], %rd155;

BB77_184:
setp.lt.u32	%p124, %r6, 5;
@%p124 bra BB77_186;

st.shared.u16 [%rd35+64], %rs53;
st.shared.u64 [%rd35+72], %rd164;

BB77_186:
setp.lt.u32	%p125, %r6, 6;
@%p125 bra BB77_188;

st.shared.u16 [%rd35+80], %rs54;
st.shared.u64 [%rd35+88], %rd173;

BB77_188:
setp.lt.u32	%p126, %r6, 7;
@%p126 bra BB77_190;

st.shared.u16 [%rd35+96], %rs55;
st.shared.u64 [%rd35+104], %rd182;

BB77_190:
bar.sync 0;
shl.b32 %r79, %r79, 1;
setp.lt.u32	%p127, %r79, 257;
@%p127 bra BB77_131;

setp.ge.u32	%p128, %r82, %r1;
@%p128 bra BB77_193;

BB77_192:
cvt.u64.u32	%rd334, %r82;
add.s64 %rd335, %rd334, %rd188;
shl.b64 %rd336, %rd335, 4;
add.s64 %rd337, %rd117, %rd336;
mul.wide.u32 %rd338, %r82, 16;
add.s64 %rd340, %rd234, %rd338;
ld.shared.u16 %rs215, [%rd340];
st.global.u16 [%rd337], %rs215;
ld.shared.u64 %rd341, [%rd340+8];
st.global.u64 [%rd337+8], %rd341;
add.s32 %r82, %r82, 256;
setp.lt.u32	%p129, %r82, %r1;
@%p129 bra BB77_192;

BB77_193:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustGTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustGTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0[64]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot78[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<234>;
.reg .f32 %f<71>;
.reg .b32 %r<76>;
.reg .b64 %rd<624>;


mov.u64 %rd623, __local_depot78;
cvta.local.u64 %SP, %rd623;
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustGTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+56];
ld.param.u64 %rd191, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustGTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+8];
ld.param.u64 %rd190, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustGTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0];
ld.param.u64 %rd192, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustGTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+16];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustGTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+48];
mov.u32 %r22, %ctaid.x;
cvt.u64.u32	%rd197, %r22;
mul.lo.s64 %rd1, %rd197, %rd195;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd198, %r23;
sub.s64 %rd199, %rd192, %rd198;
cvt.u32.u64	%r24, %rd199;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd200, %SP, 16;
cvta.to.local.u64 %rd2, %rd200;
add.u64 %rd201, %SP, 0;
cvta.to.local.u64 %rd3, %rd201;
add.u64 %rd202, %SP, 32;
cvta.to.local.u64 %rd4, %rd202;
cvta.to.global.u64 %rd203, %rd190;
cvta.to.global.u64 %rd204, %rd191;
cvta.to.global.u64 %rd5, %rd196;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r75, %tid.x;
cvt.u64.u32	%rd205, %r75;
add.s64 %rd206, %rd205, %rd198;
shl.b64 %rd207, %rd206, 1;
add.s64 %rd6, %rd203, %rd207;
shl.b64 %rd208, %rd206, 3;
add.s64 %rd7, %rd204, %rd208;
@%p16 bra BB78_15;
bra.uni BB78_1;

BB78_15:
ld.global.u16 %rs222, [%rd6];
ld.global.u64 %rd361, [%rd7];
ld.global.u16 %rs223, [%rd6+512];
ld.global.u64 %rd362, [%rd7+2048];
ld.global.u16 %rs224, [%rd6+1024];
ld.global.u64 %rd364, [%rd7+4096];
ld.global.u16 %rs225, [%rd6+1536];
ld.global.u64 %rd365, [%rd7+6144];
ld.global.u16 %rs227, [%rd6+2048];
ld.global.u64 %rd366, [%rd7+8192];
ld.global.u16 %rs226, [%rd6+2560];
ld.global.u64 %rd363, [%rd7+10240];
ld.global.u16 %rs204, [%rd6+3072];
ld.global.u64 %rd373, [%rd7+12288];
bra.uni BB78_16;

BB78_1:
mov.u16 %rs57, 0;
mov.u64 %rd209, 0;
setp.ge.u32	%p17, %r75, %r1;
mov.u64 %rd372, %rd209;
mov.u16 %rs233, %rs57;
@%p17 bra BB78_3;

ld.global.u16 %rs1, [%rd6];
ld.global.u64 %rd8, [%rd7];
mov.u64 %rd372, %rd8;
mov.u16 %rs233, %rs1;

BB78_3:
mov.u16 %rs210, %rs233;
mov.u16 %rs222, %rs210;
mov.u64 %rd349, %rd372;
mov.u64 %rd361, %rd349;
add.s32 %r26, %r75, 256;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd371, %rd209;
mov.u16 %rs232, %rs57;
@%p18 bra BB78_5;

ld.global.u16 %rs232, [%rd6+512];
ld.global.u64 %rd371, [%rd7+2048];

BB78_5:
mov.u16 %rs223, %rs232;
mov.u64 %rd362, %rd371;
add.s32 %r27, %r75, 512;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd370, %rd209;
mov.u16 %rs231, %rs57;
@%p19 bra BB78_7;

ld.global.u16 %rs231, [%rd6+1024];
ld.global.u64 %rd370, [%rd7+4096];

BB78_7:
mov.u16 %rs224, %rs231;
mov.u64 %rd364, %rd370;
add.s32 %r28, %r75, 768;
setp.ge.u32	%p20, %r28, %r1;
mov.u64 %rd369, %rd209;
mov.u16 %rs230, %rs57;
@%p20 bra BB78_9;

ld.global.u16 %rs230, [%rd6+1536];
ld.global.u64 %rd369, [%rd7+6144];

BB78_9:
mov.u16 %rs225, %rs230;
mov.u64 %rd365, %rd369;
add.s32 %r29, %r75, 1024;
setp.ge.u32	%p21, %r29, %r1;
mov.u64 %rd368, %rd209;
mov.u16 %rs229, %rs57;
@%p21 bra BB78_11;

ld.global.u16 %rs229, [%rd6+2048];
ld.global.u64 %rd368, [%rd7+8192];

BB78_11:
mov.u16 %rs227, %rs229;
mov.u64 %rd366, %rd368;
add.s32 %r30, %r75, 1280;
setp.ge.u32	%p22, %r30, %r1;
mov.u64 %rd367, %rd209;
mov.u16 %rs228, %rs57;
@%p22 bra BB78_13;

ld.global.u16 %rs228, [%rd6+2560];
ld.global.u64 %rd367, [%rd7+10240];

BB78_13:
mov.u16 %rs226, %rs228;
mov.u64 %rd363, %rd367;
mov.u16 %rs204, 0;
mov.u64 %rd373, 0;
add.s32 %r31, %r75, 1536;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB78_16;

ld.global.u16 %rs204, [%rd6+3072];
ld.global.u64 %rd373, [%rd7+12288];

BB78_16:
add.s64 %rd217, %rd205, %rd1;
shl.b64 %rd218, %rd217, 4;
add.s64 %rd35, %rd5, %rd218;
@%p16 bra BB78_31;
bra.uni BB78_17;

BB78_31:
st.global.u16 [%rd35], %rs222;
st.global.u16 [%rd35+4096], %rs223;
st.global.u16 [%rd35+8192], %rs224;
st.global.u16 [%rd35+12288], %rs225;
st.global.u16 [%rd35+16384], %rs227;
st.global.u16 [%rd35+20480], %rs226;
st.global.u16 [%rd35+24576], %rs204;
st.global.u64 [%rd35+8], %rd361;
st.global.u64 [%rd35+4104], %rd362;
st.global.u64 [%rd35+8200], %rd364;
st.global.u64 [%rd35+12296], %rd365;
st.global.u64 [%rd35+16392], %rd366;
st.global.u64 [%rd35+20488], %rd363;
bra.uni BB78_32;

BB78_17:
setp.ge.u32	%p25, %r75, %r1;
@%p25 bra BB78_19;

st.global.u16 [%rd35], %rs222;
st.global.u64 [%rd35+8], %rd361;

BB78_19:
add.s32 %r35, %r75, 256;
setp.ge.u32	%p26, %r35, %r1;
@%p26 bra BB78_21;

st.global.u16 [%rd35+4096], %rs223;
st.global.u64 [%rd35+4104], %rd362;

BB78_21:
add.s32 %r37, %r75, 512;
setp.ge.u32	%p27, %r37, %r1;
@%p27 bra BB78_23;

st.global.u16 [%rd35+8192], %rs224;
st.global.u64 [%rd35+8200], %rd364;

BB78_23:
add.s32 %r39, %r75, 768;
setp.ge.u32	%p28, %r39, %r1;
@%p28 bra BB78_25;

st.global.u16 [%rd35+12288], %rs225;
st.global.u64 [%rd35+12296], %rd365;

BB78_25:
add.s32 %r41, %r75, 1024;
setp.ge.u32	%p29, %r41, %r1;
@%p29 bra BB78_27;

st.global.u16 [%rd35+16384], %rs227;
st.global.u64 [%rd35+16392], %rd366;

BB78_27:
add.s32 %r43, %r75, 1280;
setp.ge.u32	%p30, %r43, %r1;
@%p30 bra BB78_29;

st.global.u16 [%rd35+20480], %rs226;
st.global.u64 [%rd35+20488], %rd363;

BB78_29:
add.s32 %r45, %r75, 1536;
setp.ge.u32	%p31, %r45, %r1;
@%p31 bra BB78_33;

st.global.u16 [%rd35+24576], %rs204;

BB78_32:
st.global.u64 [%rd35+24584], %rd373;

BB78_33:
bar.sync 0;
mov.u16 %rs64, 0;
st.local.u8 [%rd4], %rs64;
st.local.u8 [%rd4+1], %rs64;
add.s64 %rd36, %rd4, 8;
mov.u64 %rd219, 0;
st.local.u64 [%rd4+8], %rd219;
st.local.u64 [%rd4+24], %rd219;
st.local.u64 [%rd4+40], %rd219;
st.local.u64 [%rd4+56], %rd219;
st.local.u64 [%rd4+72], %rd219;
st.local.u64 [%rd4+88], %rd219;
st.local.u64 [%rd4+104], %rd219;
st.local.v2.u8 [%rd4+16], {%rs64, %rs64};
st.local.v2.u8 [%rd4+32], {%rs64, %rs64};
st.local.v2.u8 [%rd4+48], {%rs64, %rs64};
st.local.v2.u8 [%rd4+64], {%rs64, %rs64};
st.local.v2.u8 [%rd4+80], {%rs64, %rs64};
st.local.v2.u8 [%rd4+96], {%rs64, %rs64};
mul.lo.s32 %r4, %r75, 7;
add.s32 %r46, %r4, 7;
setp.gt.u32	%p32, %r46, %r1;
mad.lo.s32 %r5, %r75, -7, %r1;
selp.b32	%r6, %r5, 7, %p32;
cvt.u64.u32	%rd222, %r4;
add.s64 %rd223, %rd222, %rd1;
setp.eq.s32	%p33, %r6, 0;
shl.b64 %rd224, %rd223, 4;
add.s64 %rd37, %rd5, %rd224;
mov.u64 %rd570, %rd219;
@%p33 bra BB78_35;

ld.global.u16 %rs65, [%rd37];
st.local.u16 [%rd36+-8], %rs65;
ld.global.u64 %rd38, [%rd37+8];
st.local.u64 [%rd36], %rd38;
mov.u64 %rd570, %rd38;

BB78_35:
mov.u64 %rd379, %rd570;
mov.u64 %rd553, %rd379;
setp.lt.u32	%p34, %r6, 2;
mov.u64 %rd569, %rd219;
@%p34 bra BB78_37;

ld.global.u16 %rs66, [%rd37+16];
st.local.u16 [%rd36+8], %rs66;
ld.global.u64 %rd569, [%rd37+24];
st.local.u64 [%rd36+16], %rd569;

BB78_37:
mov.u64 %rd554, %rd569;
setp.lt.u32	%p35, %r6, 3;
mov.u64 %rd568, %rd219;
@%p35 bra BB78_39;

ld.global.u16 %rs67, [%rd37+32];
st.local.u16 [%rd36+24], %rs67;
ld.global.u64 %rd568, [%rd37+40];
st.local.u64 [%rd36+32], %rd568;

BB78_39:
mov.u64 %rd555, %rd568;
setp.lt.u32	%p36, %r6, 4;
mov.u64 %rd567, %rd219;
@%p36 bra BB78_41;

ld.global.u16 %rs68, [%rd37+48];
st.local.u16 [%rd36+40], %rs68;
ld.global.u64 %rd567, [%rd37+56];
st.local.u64 [%rd36+48], %rd567;

BB78_41:
mov.u64 %rd556, %rd567;
setp.lt.u32	%p37, %r6, 5;
mov.u64 %rd566, %rd219;
@%p37 bra BB78_43;

ld.global.u16 %rs69, [%rd37+64];
st.local.u16 [%rd36+56], %rs69;
ld.global.u64 %rd566, [%rd37+72];
st.local.u64 [%rd36+64], %rd566;

BB78_43:
mov.u64 %rd557, %rd566;
setp.lt.u32	%p38, %r6, 6;
mov.u64 %rd565, %rd219;
@%p38 bra BB78_45;

ld.global.u16 %rs70, [%rd37+80];
st.local.u16 [%rd36+72], %rs70;
ld.global.u64 %rd565, [%rd37+88];
st.local.u64 [%rd36+80], %rd565;

BB78_45:
mov.u64 %rd558, %rd565;
mov.u64 %rd572, 0;
setp.lt.u32	%p39, %r6, 7;
@%p39 bra BB78_47;

ld.global.u16 %rs71, [%rd37+96];
st.local.u16 [%rd36+88], %rs71;
ld.global.u64 %rd572, [%rd37+104];
st.local.u64 [%rd36+96], %rd572;

BB78_47:
mov.u64 %rd571, %rd572;
setp.gt.u32	%p40, %r6, 6;
@%p40 bra BB78_74;

ld.local.u16 %rs72, [%rd36+-8];
ld.local.u64 %rd231, [%rd36];
st.local.u64 [%rd3+8], %rd231;
st.local.u16 [%rd3], %rs72;
@%p34 bra BB78_50;

ld.local.u16 %rs73, [%rd3];
ld.local.u16 %rs74, [%rd36+8];

	{ cvt.f32.f16 %f1, %rs73;}


	
	{ cvt.f32.f16 %f2, %rs74;}


	setp.gt.f32	%p42, %f1, %f2;
add.s64 %rd236, %rd4, 16;
selp.b64	%rd237, %rd236, %rd3, %p42;
ld.local.u16 %rs75, [%rd237];
st.local.u16 [%rd3], %rs75;
ld.local.u64 %rd238, [%rd237+8];
st.local.u64 [%rd3+8], %rd238;

BB78_50:
@%p35 bra BB78_52;

ld.local.u16 %rs76, [%rd3];
ld.local.u16 %rs77, [%rd36+24];

	{ cvt.f32.f16 %f3, %rs76;}


	
	{ cvt.f32.f16 %f4, %rs77;}


	setp.gt.f32	%p44, %f3, %f4;
add.s64 %rd241, %rd4, 32;
selp.b64	%rd242, %rd241, %rd3, %p44;
ld.local.u16 %rs78, [%rd242];
st.local.u16 [%rd3], %rs78;
ld.local.u64 %rd243, [%rd242+8];
st.local.u64 [%rd3+8], %rd243;

BB78_52:
@%p36 bra BB78_54;

ld.local.u16 %rs79, [%rd3];
ld.local.u16 %rs80, [%rd36+40];

	{ cvt.f32.f16 %f5, %rs79;}


	
	{ cvt.f32.f16 %f6, %rs80;}


	setp.gt.f32	%p46, %f5, %f6;
add.s64 %rd246, %rd4, 48;
selp.b64	%rd247, %rd246, %rd3, %p46;
ld.local.u16 %rs81, [%rd247];
st.local.u16 [%rd3], %rs81;
ld.local.u64 %rd248, [%rd247+8];
st.local.u64 [%rd3+8], %rd248;

BB78_54:
@%p37 bra BB78_56;

ld.local.u16 %rs82, [%rd3];
ld.local.u16 %rs83, [%rd36+56];

	{ cvt.f32.f16 %f7, %rs82;}


	
	{ cvt.f32.f16 %f8, %rs83;}


	setp.gt.f32	%p48, %f7, %f8;
add.s64 %rd251, %rd4, 64;
selp.b64	%rd252, %rd251, %rd3, %p48;
ld.local.u16 %rs84, [%rd252];
st.local.u16 [%rd3], %rs84;
ld.local.u64 %rd253, [%rd252+8];
st.local.u64 [%rd3+8], %rd253;

BB78_56:
@%p38 bra BB78_58;

ld.local.u16 %rs85, [%rd3];
ld.local.u16 %rs86, [%rd36+72];

	{ cvt.f32.f16 %f9, %rs85;}


	
	{ cvt.f32.f16 %f10, %rs86;}


	setp.gt.f32	%p50, %f9, %f10;
add.s64 %rd256, %rd4, 80;
selp.b64	%rd257, %rd256, %rd3, %p50;
ld.local.u16 %rs87, [%rd257];
st.local.u16 [%rd3], %rs87;
ld.local.u64 %rd258, [%rd257+8];
st.local.u64 [%rd3+8], %rd258;

BB78_58:
@%p39 bra BB78_60;

ld.local.u16 %rs88, [%rd3];
ld.local.u16 %rs89, [%rd36+88];

	{ cvt.f32.f16 %f11, %rs88;}


	
	{ cvt.f32.f16 %f12, %rs89;}


	setp.gt.f32	%p52, %f11, %f12;
add.s64 %rd261, %rd4, 96;
selp.b64	%rd262, %rd261, %rd3, %p52;
ld.local.u16 %rs90, [%rd262];
st.local.u16 [%rd3], %rs90;
ld.local.u64 %rd263, [%rd262+8];
st.local.u64 [%rd3+8], %rd263;

BB78_60:
setp.ne.s32	%p53, %r6, 0;
mov.u64 %rd564, %rd553;
@%p53 bra BB78_62;

ld.local.u16 %rs91, [%rd3];
st.local.u16 [%rd36+-8], %rs91;
ld.local.u64 %rd564, [%rd3+8];
st.local.u64 [%rd36], %rd564;

BB78_62:
mov.u64 %rd553, %rd564;
setp.gt.u32	%p54, %r6, 1;
mov.u64 %rd563, %rd554;
@%p54 bra BB78_64;

ld.local.u16 %rs92, [%rd3];
st.local.u16 [%rd36+8], %rs92;
ld.local.u64 %rd563, [%rd3+8];
st.local.u64 [%rd36+16], %rd563;

BB78_64:
mov.u64 %rd554, %rd563;
setp.gt.u32	%p55, %r6, 2;
mov.u64 %rd562, %rd555;
@%p55 bra BB78_66;

ld.local.u16 %rs93, [%rd3];
st.local.u16 [%rd36+24], %rs93;
ld.local.u64 %rd562, [%rd3+8];
st.local.u64 [%rd36+32], %rd562;

BB78_66:
mov.u64 %rd555, %rd562;
setp.gt.u32	%p56, %r6, 3;
mov.u64 %rd561, %rd556;
@%p56 bra BB78_68;

ld.local.u16 %rs94, [%rd3];
st.local.u16 [%rd36+40], %rs94;
ld.local.u64 %rd561, [%rd3+8];
st.local.u64 [%rd36+48], %rd561;

BB78_68:
mov.u64 %rd556, %rd561;
setp.gt.u32	%p57, %r6, 4;
mov.u64 %rd560, %rd557;
@%p57 bra BB78_70;

ld.local.u16 %rs95, [%rd3];
st.local.u16 [%rd36+56], %rs95;
ld.local.u64 %rd560, [%rd3+8];
st.local.u64 [%rd36+64], %rd560;

BB78_70:
mov.u64 %rd557, %rd560;
setp.gt.u32	%p58, %r6, 5;
mov.u64 %rd559, %rd558;
@%p58 bra BB78_72;

ld.local.u16 %rs96, [%rd3];
st.local.u16 [%rd36+72], %rs96;
ld.local.u64 %rd559, [%rd3+8];
st.local.u64 [%rd36+80], %rd559;

BB78_72:
mov.u64 %rd558, %rd559;
@%p40 bra BB78_74;

ld.local.u16 %rs97, [%rd3];
st.local.u16 [%rd36+88], %rs97;
ld.local.u64 %rd571, [%rd3+8];
st.local.u64 [%rd36+96], %rd571;

BB78_74:
mov.u64 %rd506, %rd553;
mov.u64 %rd507, %rd554;
mov.u64 %rd508, %rd555;
mov.u64 %rd509, %rd556;
mov.u64 %rd510, %rd557;
mov.u64 %rd511, %rd558;
mov.u64 %rd512, %rd571;
mul.lo.s32 %r70, %r75, 7;
setp.ge.u32	%p60, %r70, %r1;
@%p60 bra BB78_117;

ld.local.u16 %rs98, [%rd36+8];
ld.local.u16 %rs28, [%rd36+-8];

	{ cvt.f32.f16 %f13, %rs98;}


	
	{ cvt.f32.f16 %f14, %rs28;}


	setp.leu.f32	%p61, %f13, %f14;
mov.u64 %rd551, %rd507;
mov.u64 %rd552, %rd506;
@%p61 bra BB78_77;

ld.local.u16 %rs100, [%rd36+8];
st.local.u16 [%rd36+-8], %rs100;
st.local.u16 [%rd36+8], %rs28;
st.local.u64 [%rd36], %rd507;
st.local.u64 [%rd36+16], %rd506;
mov.u64 %rd552, %rd507;
mov.u64 %rd551, %rd506;

BB78_77:
mov.u64 %rd545, %rd551;
mov.u64 %rd540, %rd552;
ld.local.u16 %rs101, [%rd36+40];
ld.local.u16 %rs29, [%rd36+24];

	{ cvt.f32.f16 %f15, %rs101;}


	
	{ cvt.f32.f16 %f16, %rs29;}


	setp.leu.f32	%p62, %f15, %f16;
mov.u64 %rd550, %rd509;
mov.u64 %rd549, %rd508;
@%p62 bra BB78_79;

ld.local.u16 %rs103, [%rd36+40];
st.local.u16 [%rd36+24], %rs103;
st.local.u16 [%rd36+40], %rs29;
st.local.u64 [%rd36+32], %rd509;
st.local.u64 [%rd36+48], %rd508;
mov.u64 %rd549, %rd509;
mov.u64 %rd550, %rd508;

BB78_79:
mov.u64 %rd75, %rd549;
mov.u64 %rd543, %rd550;
ld.local.u16 %rs104, [%rd36+72];
ld.local.u16 %rs30, [%rd36+56];

	{ cvt.f32.f16 %f17, %rs104;}


	
	{ cvt.f32.f16 %f18, %rs30;}


	setp.leu.f32	%p63, %f17, %f18;
mov.u64 %rd548, %rd511;
mov.u64 %rd547, %rd510;
@%p63 bra BB78_81;

ld.local.u16 %rs106, [%rd36+72];
st.local.u16 [%rd36+56], %rs106;
st.local.u16 [%rd36+72], %rs30;
st.local.u64 [%rd36+64], %rd511;
st.local.u64 [%rd36+80], %rd510;
mov.u64 %rd547, %rd511;
mov.u64 %rd548, %rd510;

BB78_81:
mov.u64 %rd77, %rd547;
mov.u64 %rd76, %rd548;
ld.local.u16 %rs107, [%rd36+24];
ld.local.u16 %rs31, [%rd36+8];

	{ cvt.f32.f16 %f19, %rs107;}


	
	{ cvt.f32.f16 %f20, %rs31;}


	setp.leu.f32	%p64, %f19, %f20;
mov.u64 %rd546, %rd75;
@%p64 bra BB78_83;

ld.local.u16 %rs109, [%rd36+24];
st.local.u16 [%rd36+8], %rs109;
st.local.u16 [%rd36+24], %rs31;
st.local.u64 [%rd36+16], %rd75;
st.local.u64 [%rd36+32], %rd545;
mov.u64 %rd429, %rd545;
mov.u64 %rd545, %rd75;
mov.u64 %rd546, %rd429;

BB78_83:
mov.u64 %rd79, %rd545;
mov.u64 %rd537, %rd546;
ld.local.u16 %rs110, [%rd36+56];
ld.local.u16 %rs32, [%rd36+40];

	{ cvt.f32.f16 %f21, %rs110;}


	
	{ cvt.f32.f16 %f22, %rs32;}


	setp.leu.f32	%p65, %f21, %f22;
mov.u64 %rd544, %rd77;
@%p65 bra BB78_85;

ld.local.u16 %rs112, [%rd36+56];
st.local.u16 [%rd36+40], %rs112;
st.local.u16 [%rd36+56], %rs32;
st.local.u64 [%rd36+48], %rd77;
st.local.u64 [%rd36+64], %rd543;
mov.u64 %rd431, %rd543;
mov.u64 %rd543, %rd77;
mov.u64 %rd544, %rd431;

BB78_85:
mov.u64 %rd81, %rd543;
mov.u64 %rd535, %rd544;
ld.local.u16 %rs113, [%rd36+88];
ld.local.u16 %rs33, [%rd36+72];

	{ cvt.f32.f16 %f23, %rs113;}


	
	{ cvt.f32.f16 %f24, %rs33;}


	setp.leu.f32	%p66, %f23, %f24;
mov.u64 %rd542, %rd512;
mov.u64 %rd541, %rd76;
@%p66 bra BB78_87;

ld.local.u16 %rs115, [%rd36+88];
st.local.u16 [%rd36+72], %rs115;
st.local.u16 [%rd36+88], %rs33;
st.local.u64 [%rd36+80], %rd512;
st.local.u64 [%rd36+96], %rd76;
mov.u64 %rd407, %rd512;
mov.u64 %rd542, %rd76;
mov.u64 %rd541, %rd407;

BB78_87:
mov.u64 %rd83, %rd541;
mov.u64 %rd530, %rd542;
ld.local.u16 %rs116, [%rd36+8];
ld.local.u16 %rs34, [%rd36+-8];

	{ cvt.f32.f16 %f25, %rs116;}


	
	{ cvt.f32.f16 %f26, %rs34;}


	setp.leu.f32	%p67, %f25, %f26;
mov.u64 %rd539, %rd79;
@%p67 bra BB78_89;

ld.local.u16 %rs118, [%rd36+8];
st.local.u16 [%rd36+-8], %rs118;
st.local.u16 [%rd36+8], %rs34;
st.local.u64 [%rd36], %rd79;
st.local.u64 [%rd36+16], %rd540;
mov.u64 %rd427, %rd540;
mov.u64 %rd540, %rd79;
mov.u64 %rd539, %rd427;

BB78_89:
mov.u64 %rd533, %rd539;
mov.u64 %rd528, %rd540;
ld.local.u16 %rs119, [%rd36+40];
ld.local.u16 %rs35, [%rd36+24];

	{ cvt.f32.f16 %f27, %rs119;}


	
	{ cvt.f32.f16 %f28, %rs35;}


	setp.leu.f32	%p68, %f27, %f28;
mov.u64 %rd538, %rd81;
@%p68 bra BB78_91;

ld.local.u16 %rs121, [%rd36+40];
st.local.u16 [%rd36+24], %rs121;
st.local.u16 [%rd36+40], %rs35;
st.local.u64 [%rd36+32], %rd81;
st.local.u64 [%rd36+48], %rd537;
mov.u64 %rd439, %rd537;
mov.u64 %rd537, %rd81;
mov.u64 %rd538, %rd439;

BB78_91:
mov.u64 %rd87, %rd537;
mov.u64 %rd531, %rd538;
ld.local.u16 %rs122, [%rd36+72];
ld.local.u16 %rs36, [%rd36+56];

	{ cvt.f32.f16 %f29, %rs122;}


	
	{ cvt.f32.f16 %f30, %rs36;}


	setp.leu.f32	%p69, %f29, %f30;
mov.u64 %rd536, %rd83;
@%p69 bra BB78_93;

ld.local.u16 %rs124, [%rd36+72];
st.local.u16 [%rd36+56], %rs124;
st.local.u16 [%rd36+72], %rs36;
st.local.u64 [%rd36+64], %rd83;
st.local.u64 [%rd36+80], %rd535;
mov.u64 %rd443, %rd535;
mov.u64 %rd535, %rd83;
mov.u64 %rd536, %rd443;

BB78_93:
mov.u64 %rd89, %rd535;
mov.u64 %rd88, %rd536;
ld.local.u16 %rs125, [%rd36+24];
ld.local.u16 %rs37, [%rd36+8];

	{ cvt.f32.f16 %f31, %rs125;}


	
	{ cvt.f32.f16 %f32, %rs37;}


	setp.leu.f32	%p70, %f31, %f32;
mov.u64 %rd534, %rd87;
@%p70 bra BB78_95;

ld.local.u16 %rs127, [%rd36+24];
st.local.u16 [%rd36+8], %rs127;
st.local.u16 [%rd36+24], %rs37;
st.local.u64 [%rd36+16], %rd87;
st.local.u64 [%rd36+32], %rd533;
mov.u64 %rd453, %rd533;
mov.u64 %rd533, %rd87;
mov.u64 %rd534, %rd453;

BB78_95:
mov.u64 %rd91, %rd533;
mov.u64 %rd525, %rd534;
ld.local.u16 %rs128, [%rd36+56];
ld.local.u16 %rs38, [%rd36+40];

	{ cvt.f32.f16 %f33, %rs128;}


	
	{ cvt.f32.f16 %f34, %rs38;}


	setp.leu.f32	%p71, %f33, %f34;
mov.u64 %rd532, %rd89;
@%p71 bra BB78_97;

ld.local.u16 %rs130, [%rd36+56];
st.local.u16 [%rd36+40], %rs130;
st.local.u16 [%rd36+56], %rs38;
st.local.u64 [%rd36+48], %rd89;
st.local.u64 [%rd36+64], %rd531;
mov.u64 %rd455, %rd531;
mov.u64 %rd531, %rd89;
mov.u64 %rd532, %rd455;

BB78_97:
mov.u64 %rd93, %rd531;
mov.u64 %rd523, %rd532;
ld.local.u16 %rs131, [%rd36+88];
ld.local.u16 %rs39, [%rd36+72];

	{ cvt.f32.f16 %f35, %rs131;}


	
	{ cvt.f32.f16 %f36, %rs39;}


	setp.leu.f32	%p72, %f35, %f36;
mov.u64 %rd529, %rd88;
@%p72 bra BB78_99;

ld.local.u16 %rs133, [%rd36+88];
st.local.u16 [%rd36+72], %rs133;
st.local.u16 [%rd36+88], %rs39;
st.local.u64 [%rd36+80], %rd530;
st.local.u64 [%rd36+96], %rd88;
mov.u64 %rd447, %rd530;
mov.u64 %rd530, %rd88;
mov.u64 %rd529, %rd447;

BB78_99:
mov.u64 %rd95, %rd529;
mov.u64 %rd518, %rd530;
ld.local.u16 %rs134, [%rd36+8];
ld.local.u16 %rs40, [%rd36+-8];

	{ cvt.f32.f16 %f37, %rs134;}


	
	{ cvt.f32.f16 %f38, %rs40;}


	setp.leu.f32	%p73, %f37, %f38;
mov.u64 %rd527, %rd91;
@%p73 bra BB78_101;

ld.local.u16 %rs136, [%rd36+8];
st.local.u16 [%rd36+-8], %rs136;
st.local.u16 [%rd36+8], %rs40;
st.local.u64 [%rd36], %rd91;
st.local.u64 [%rd36+16], %rd528;
mov.u64 %rd451, %rd528;
mov.u64 %rd528, %rd91;
mov.u64 %rd527, %rd451;

BB78_101:
mov.u64 %rd521, %rd527;
mov.u64 %rd515, %rd528;
ld.local.u16 %rs137, [%rd36+40];
ld.local.u16 %rs41, [%rd36+24];

	{ cvt.f32.f16 %f39, %rs137;}


	
	{ cvt.f32.f16 %f40, %rs41;}


	setp.leu.f32	%p74, %f39, %f40;
mov.u64 %rd526, %rd93;
@%p74 bra BB78_103;

ld.local.u16 %rs139, [%rd36+40];
st.local.u16 [%rd36+24], %rs139;
st.local.u16 [%rd36+40], %rs41;
st.local.u64 [%rd36+32], %rd93;
st.local.u64 [%rd36+48], %rd525;
mov.u64 %rd463, %rd525;
mov.u64 %rd525, %rd93;
mov.u64 %rd526, %rd463;

BB78_103:
mov.u64 %rd99, %rd525;
mov.u64 %rd519, %rd526;
ld.local.u16 %rs140, [%rd36+72];
ld.local.u16 %rs42, [%rd36+56];

	{ cvt.f32.f16 %f41, %rs140;}


	
	{ cvt.f32.f16 %f42, %rs42;}


	setp.leu.f32	%p75, %f41, %f42;
mov.u64 %rd524, %rd95;
@%p75 bra BB78_105;

ld.local.u16 %rs142, [%rd36+72];
st.local.u16 [%rd36+56], %rs142;
st.local.u16 [%rd36+72], %rs42;
st.local.u64 [%rd36+64], %rd95;
st.local.u64 [%rd36+80], %rd523;
mov.u64 %rd467, %rd523;
mov.u64 %rd523, %rd95;
mov.u64 %rd524, %rd467;

BB78_105:
mov.u64 %rd101, %rd523;
mov.u64 %rd100, %rd524;
ld.local.u16 %rs143, [%rd36+24];
ld.local.u16 %rs43, [%rd36+8];

	{ cvt.f32.f16 %f43, %rs143;}


	
	{ cvt.f32.f16 %f44, %rs43;}


	setp.leu.f32	%p76, %f43, %f44;
mov.u64 %rd522, %rd99;
@%p76 bra BB78_107;

ld.local.u16 %rs145, [%rd36+24];
st.local.u16 [%rd36+8], %rs145;
st.local.u16 [%rd36+24], %rs43;
st.local.u64 [%rd36+16], %rd99;
st.local.u64 [%rd36+32], %rd521;
mov.u64 %rd477, %rd521;
mov.u64 %rd521, %rd99;
mov.u64 %rd522, %rd477;

BB78_107:
mov.u64 %rd103, %rd521;
mov.u64 %rd513, %rd522;
ld.local.u16 %rs146, [%rd36+56];
ld.local.u16 %rs44, [%rd36+40];

	{ cvt.f32.f16 %f45, %rs146;}


	
	{ cvt.f32.f16 %f46, %rs44;}


	setp.leu.f32	%p77, %f45, %f46;
mov.u64 %rd520, %rd101;
@%p77 bra BB78_109;

ld.local.u16 %rs148, [%rd36+56];
st.local.u16 [%rd36+40], %rs148;
st.local.u16 [%rd36+56], %rs44;
st.local.u64 [%rd36+48], %rd101;
st.local.u64 [%rd36+64], %rd519;
mov.u64 %rd479, %rd519;
mov.u64 %rd519, %rd101;
mov.u64 %rd520, %rd479;

BB78_109:
mov.u64 %rd105, %rd519;
mov.u64 %rd510, %rd520;
ld.local.u16 %rs149, [%rd36+88];
ld.local.u16 %rs45, [%rd36+72];

	{ cvt.f32.f16 %f47, %rs149;}


	
	{ cvt.f32.f16 %f48, %rs45;}


	setp.leu.f32	%p78, %f47, %f48;
mov.u64 %rd517, %rd100;
@%p78 bra BB78_111;

ld.local.u16 %rs151, [%rd36+88];
st.local.u16 [%rd36+72], %rs151;
st.local.u16 [%rd36+88], %rs45;
st.local.u64 [%rd36+80], %rd518;
st.local.u64 [%rd36+96], %rd100;
mov.u64 %rd471, %rd518;
mov.u64 %rd518, %rd100;
mov.u64 %rd517, %rd471;

BB78_111:
mov.u64 %rd107, %rd517;
mov.u64 %rd512, %rd518;
ld.local.u16 %rs152, [%rd36+8];
ld.local.u16 %rs46, [%rd36+-8];

	{ cvt.f32.f16 %f49, %rs152;}


	
	{ cvt.f32.f16 %f50, %rs46;}


	setp.leu.f32	%p79, %f49, %f50;
mov.u64 %rd516, %rd103;
@%p79 bra BB78_113;

ld.local.u16 %rs154, [%rd36+8];
st.local.u16 [%rd36+-8], %rs154;
st.local.u16 [%rd36+8], %rs46;
st.local.u64 [%rd36], %rd103;
st.local.u64 [%rd36+16], %rd515;
mov.u64 %rd475, %rd515;
mov.u64 %rd515, %rd103;
mov.u64 %rd516, %rd475;

BB78_113:
mov.u64 %rd506, %rd515;
mov.u64 %rd507, %rd516;
ld.local.u16 %rs155, [%rd36+40];
ld.local.u16 %rs47, [%rd36+24];

	{ cvt.f32.f16 %f51, %rs155;}


	
	{ cvt.f32.f16 %f52, %rs47;}


	setp.leu.f32	%p80, %f51, %f52;
mov.u64 %rd514, %rd105;
@%p80 bra BB78_115;

ld.local.u16 %rs157, [%rd36+40];
st.local.u16 [%rd36+24], %rs157;
st.local.u16 [%rd36+40], %rs47;
st.local.u64 [%rd36+32], %rd105;
st.local.u64 [%rd36+48], %rd513;
mov.u64 %rd487, %rd513;
mov.u64 %rd513, %rd105;
mov.u64 %rd514, %rd487;

BB78_115:
mov.u64 %rd508, %rd513;
mov.u64 %rd509, %rd514;
ld.local.u16 %rs158, [%rd36+72];
ld.local.u16 %rs48, [%rd36+56];

	{ cvt.f32.f16 %f53, %rs158;}


	
	{ cvt.f32.f16 %f54, %rs48;}


	setp.leu.f32	%p81, %f53, %f54;
mov.u64 %rd511, %rd107;
@%p81 bra BB78_117;

ld.local.u16 %rs160, [%rd36+72];
st.local.u16 [%rd36+56], %rs160;
st.local.u16 [%rd36+72], %rs48;
st.local.u64 [%rd36+64], %rd107;
st.local.u64 [%rd36+80], %rd510;
mov.u64 %rd491, %rd510;
mov.u64 %rd510, %rd107;
mov.u64 %rd511, %rd491;

BB78_117:
@%p33 bra BB78_119;

ld.local.u16 %rs161, [%rd36+-8];
st.global.u16 [%rd37], %rs161;
st.global.u64 [%rd37+8], %rd506;

BB78_119:
@%p34 bra BB78_121;

ld.local.u16 %rs162, [%rd36+8];
st.global.u16 [%rd37+16], %rs162;
st.global.u64 [%rd37+24], %rd507;

BB78_121:
@%p35 bra BB78_123;

ld.local.u16 %rs163, [%rd36+24];
st.global.u16 [%rd37+32], %rs163;
st.global.u64 [%rd37+40], %rd508;

BB78_123:
@%p36 bra BB78_125;

ld.local.u16 %rs164, [%rd36+40];
st.global.u16 [%rd37+48], %rs164;
st.global.u64 [%rd37+56], %rd509;

BB78_125:
@%p37 bra BB78_127;

ld.local.u16 %rs165, [%rd36+56];
st.global.u16 [%rd37+64], %rs165;
st.global.u64 [%rd37+72], %rd510;

BB78_127:
@%p38 bra BB78_129;

ld.local.u16 %rs166, [%rd36+72];
st.global.u16 [%rd37+80], %rs166;
st.global.u64 [%rd37+88], %rd511;

BB78_129:
@%p39 bra BB78_131;

ld.local.u16 %rs167, [%rd36+88];
st.global.u16 [%rd37+96], %rs167;
st.global.u64 [%rd37+104], %rd512;

BB78_131:
ld.param.u64 %rd341, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustGTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+32];
ld.param.u64 %rd340, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustGTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+24];
cvta.to.global.u64 %rd119, %rd340;
cvta.to.global.u64 %rd120, %rd341;
bar.sync 0;
mad.lo.s32 %r71, %r75, -7, %r1;
mov.u32 %r48, 7;
min.u32 %r7, %r71, %r48;
mov.u32 %r72, 2;

BB78_132:
neg.s32 %r49, %r72;
and.b32 %r50, %r75, %r49;
add.s32 %r51, %r72, -1;
and.b32 %r52, %r51, %r75;
mul.lo.s32 %r53, %r52, 7;
min.u32 %r9, %r53, %r1;
mul.lo.s32 %r54, %r50, 7;
shr.u32 %r55, %r72, 1;
mul.lo.s32 %r56, %r55, 7;
min.u32 %r57, %r54, %r1;
add.s32 %r58, %r57, %r56;
min.u32 %r59, %r58, %r1;
add.s32 %r60, %r59, %r56;
min.u32 %r10, %r60, %r1;
sub.s32 %r61, %r59, %r57;
sub.s32 %r62, %r10, %r59;
cvt.u64.u32	%rd280, %r57;
add.s64 %rd123, %rd280, %rd1;
cvt.u64.u32	%rd124, %r59;
add.s64 %rd125, %rd124, %rd1;
setp.lt.u32	%p89, %r9, %r62;
sub.s32 %r63, %r9, %r62;
selp.b32	%r74, 0, %r63, %p89;
min.u32 %r73, %r61, %r9;
setp.ge.u32	%p90, %r74, %r73;
@%p90 bra BB78_135;

add.s32 %r13, %r9, -1;

BB78_134:
add.s32 %r64, %r73, %r74;
shr.u32 %r65, %r64, 1;
sub.s32 %r66, %r13, %r65;
cvt.u64.u32	%rd281, %r66;
add.s64 %rd282, %rd281, %rd125;
cvt.u64.u32	%rd283, %r65;
add.s64 %rd284, %rd123, %rd283;
shl.b64 %rd285, %rd282, 4;
add.s64 %rd286, %rd5, %rd285;
ld.global.u16 %rs168, [%rd286];
shl.b64 %rd287, %rd284, 4;
add.s64 %rd288, %rd5, %rd287;
ld.global.u16 %rs169, [%rd288];

	{ cvt.f32.f16 %f55, %rs168;}


	
	{ cvt.f32.f16 %f56, %rs169;}


	setp.gt.f32	%p91, %f55, %f56;
add.s32 %r67, %r65, 1;
selp.b32	%r74, %r74, %r67, %p91;
selp.b32	%r73, %r65, %r73, %p91;
setp.lt.u32	%p92, %r74, %r73;
@%p92 bra BB78_134;

BB78_135:
cvt.u64.u32	%rd290, %r74;
add.s64 %rd126, %rd123, %rd290;
shl.b64 %rd291, %rd126, 4;
add.s64 %rd127, %rd5, %rd291;
shl.b64 %rd292, %rd125, 4;
add.s64 %rd128, %rd5, %rd292;
cvt.u64.u32	%rd293, %r9;
add.s64 %rd294, %rd293, %rd1;
add.s64 %rd295, %rd294, %rd124;
sub.s64 %rd129, %rd295, %rd290;
shl.b64 %rd296, %rd129, 4;
add.s64 %rd130, %rd5, %rd296;
cvt.u64.u32	%rd297, %r10;
add.s64 %rd298, %rd297, %rd1;
shl.b64 %rd299, %rd298, 4;
add.s64 %rd131, %rd5, %rd299;
mov.u64 %rd573, 0;
mov.pred %p93, 0;
@%p93 bra BB78_137;

BB78_136:
add.s64 %rd300, %rd2, %rd573;
st.local.u8 [%rd300], %rs64;
add.s64 %rd573, %rd573, 1;
setp.lt.u64	%p94, %rd573, 16;
@%p94 bra BB78_136;

BB78_137:
ld.global.u16 %rs171, [%rd127];
ld.global.u64 %rd302, [%rd127+8];
st.local.u64 [%rd2+8], %rd302;
st.local.u16 [%rd2], %rs171;
mov.u64 %rd574, 0;
@%p93 bra BB78_139;

BB78_138:
add.s64 %rd303, %rd3, %rd574;
st.local.u8 [%rd303], %rs64;
add.s64 %rd574, %rd574, 1;
setp.lt.u64	%p96, %rd574, 16;
@%p96 bra BB78_138;

BB78_139:
ld.global.u16 %rs173, [%rd130];
ld.global.u64 %rd304, [%rd130+8];
st.local.u64 [%rd3+8], %rd304;
st.local.u16 [%rd3], %rs173;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd130, %rd131;
@%p98 bra BB78_142;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd127, %rd128;
@%p100 bra BB78_142;

ld.local.u16 %rs174, [%rd3];
ld.local.u16 %rs175, [%rd2];

	{ cvt.f32.f16 %f57, %rs174;}


	
	{ cvt.f32.f16 %f58, %rs175;}


	setp.leu.f32	%p134, %f57, %f58;

BB78_142:
selp.b64	%rd305, %rd2, %rd3, %p134;
ld.local.u16 %rs49, [%rd305];
ld.local.u64 %rd136, [%rd305+8];
@%p134 bra BB78_144;
bra.uni BB78_143;

BB78_144:
add.s64 %rd310, %rd291, %rd5;
add.s64 %rd138, %rd310, 16;
ld.global.u16 %rs177, [%rd127+16];
st.local.u16 [%rd2], %rs177;
ld.global.u64 %rd311, [%rd127+24];
st.local.u64 [%rd2+8], %rd311;
mov.u64 %rd597, %rd130;
mov.u64 %rd598, %rd130;
mov.u64 %rd621, %rd138;
mov.u64 %rd622, %rd138;
bra.uni BB78_145;

BB78_143:
add.s64 %rd307, %rd296, %rd5;
add.s64 %rd137, %rd307, 16;
ld.global.u16 %rs176, [%rd130+16];
st.local.u16 [%rd3], %rs176;
ld.global.u64 %rd308, [%rd130+24];
st.local.u64 [%rd3+8], %rd308;
mov.u64 %rd597, %rd137;
mov.u64 %rd598, %rd137;
mov.u64 %rd621, %rd127;
mov.u64 %rd622, %rd127;

BB78_145:
mov.u64 %rd142, %rd621;
mov.u64 %rd620, %rd622;
mov.u64 %rd140, %rd597;
mov.u64 %rd596, %rd598;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd596, %rd131;
@%p102 bra BB78_148;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd620, %rd128;
@%p104 bra BB78_148;

ld.local.u16 %rs178, [%rd3];
ld.local.u16 %rs179, [%rd2];

	{ cvt.f32.f16 %f59, %rs178;}


	
	{ cvt.f32.f16 %f60, %rs179;}


	setp.leu.f32	%p135, %f59, %f60;

BB78_148:
selp.b64	%rd312, %rd2, %rd3, %p135;
ld.local.u16 %rs50, [%rd312];
ld.local.u64 %rd143, [%rd312+8];
@%p135 bra BB78_150;
bra.uni BB78_149;

BB78_150:
add.s64 %rd620, %rd620, 16;
add.s64 %rd147, %rd142, 16;
ld.global.u16 %rs181, [%rd142+16];
st.local.u16 [%rd2], %rs181;
ld.global.u64 %rd314, [%rd142+24];
st.local.u64 [%rd2+8], %rd314;
mov.u64 %rd595, %rd140;
mov.u64 %rd619, %rd147;
bra.uni BB78_151;

BB78_149:
add.s64 %rd596, %rd596, 16;
add.s64 %rd145, %rd140, 16;
ld.global.u16 %rs180, [%rd140+16];
st.local.u16 [%rd3], %rs180;
ld.global.u64 %rd313, [%rd140+24];
st.local.u64 [%rd3+8], %rd313;
mov.u64 %rd595, %rd145;
mov.u64 %rd619, %rd142;

BB78_151:
mov.u64 %rd151, %rd619;
mov.u64 %rd618, %rd620;
mov.u64 %rd149, %rd595;
mov.u64 %rd594, %rd596;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd594, %rd131;
@%p106 bra BB78_154;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd618, %rd128;
@%p108 bra BB78_154;

ld.local.u16 %rs182, [%rd3];
ld.local.u16 %rs183, [%rd2];

	{ cvt.f32.f16 %f61, %rs182;}


	
	{ cvt.f32.f16 %f62, %rs183;}


	setp.leu.f32	%p136, %f61, %f62;

BB78_154:
selp.b64	%rd315, %rd2, %rd3, %p136;
ld.local.u16 %rs51, [%rd315];
ld.local.u64 %rd152, [%rd315+8];
@%p136 bra BB78_156;
bra.uni BB78_155;

BB78_156:
add.s64 %rd618, %rd618, 16;
add.s64 %rd156, %rd151, 16;
ld.global.u16 %rs185, [%rd151+16];
st.local.u16 [%rd2], %rs185;
ld.global.u64 %rd317, [%rd151+24];
st.local.u64 [%rd2+8], %rd317;
mov.u64 %rd593, %rd149;
mov.u64 %rd617, %rd156;
bra.uni BB78_157;

BB78_155:
add.s64 %rd594, %rd594, 16;
add.s64 %rd154, %rd149, 16;
ld.global.u16 %rs184, [%rd149+16];
st.local.u16 [%rd3], %rs184;
ld.global.u64 %rd316, [%rd149+24];
st.local.u64 [%rd3+8], %rd316;
mov.u64 %rd593, %rd154;
mov.u64 %rd617, %rd151;

BB78_157:
mov.u64 %rd160, %rd617;
mov.u64 %rd616, %rd618;
mov.u64 %rd158, %rd593;
mov.u64 %rd592, %rd594;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd592, %rd131;
@%p110 bra BB78_160;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd616, %rd128;
@%p112 bra BB78_160;

ld.local.u16 %rs186, [%rd3];
ld.local.u16 %rs187, [%rd2];

	{ cvt.f32.f16 %f63, %rs186;}


	
	{ cvt.f32.f16 %f64, %rs187;}


	setp.leu.f32	%p137, %f63, %f64;

BB78_160:
selp.b64	%rd318, %rd2, %rd3, %p137;
ld.local.u16 %rs52, [%rd318];
ld.local.u64 %rd161, [%rd318+8];
@%p137 bra BB78_162;
bra.uni BB78_161;

BB78_162:
add.s64 %rd616, %rd616, 16;
add.s64 %rd165, %rd160, 16;
ld.global.u16 %rs189, [%rd160+16];
st.local.u16 [%rd2], %rs189;
ld.global.u64 %rd320, [%rd160+24];
st.local.u64 [%rd2+8], %rd320;
mov.u64 %rd591, %rd158;
mov.u64 %rd615, %rd165;
bra.uni BB78_163;

BB78_161:
add.s64 %rd592, %rd592, 16;
add.s64 %rd163, %rd158, 16;
ld.global.u16 %rs188, [%rd158+16];
st.local.u16 [%rd3], %rs188;
ld.global.u64 %rd319, [%rd158+24];
st.local.u64 [%rd3+8], %rd319;
mov.u64 %rd591, %rd163;
mov.u64 %rd615, %rd160;

BB78_163:
mov.u64 %rd169, %rd615;
mov.u64 %rd614, %rd616;
mov.u64 %rd167, %rd591;
mov.u64 %rd590, %rd592;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd590, %rd131;
@%p114 bra BB78_166;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd614, %rd128;
@%p116 bra BB78_166;

ld.local.u16 %rs190, [%rd3];
ld.local.u16 %rs191, [%rd2];

	{ cvt.f32.f16 %f65, %rs190;}


	
	{ cvt.f32.f16 %f66, %rs191;}


	setp.leu.f32	%p138, %f65, %f66;

BB78_166:
selp.b64	%rd321, %rd2, %rd3, %p138;
ld.local.u16 %rs53, [%rd321];
ld.local.u64 %rd170, [%rd321+8];
@%p138 bra BB78_168;
bra.uni BB78_167;

BB78_168:
add.s64 %rd614, %rd614, 16;
add.s64 %rd174, %rd169, 16;
ld.global.u16 %rs193, [%rd169+16];
st.local.u16 [%rd2], %rs193;
ld.global.u64 %rd323, [%rd169+24];
st.local.u64 [%rd2+8], %rd323;
mov.u64 %rd589, %rd167;
mov.u64 %rd613, %rd174;
bra.uni BB78_169;

BB78_167:
add.s64 %rd590, %rd590, 16;
add.s64 %rd172, %rd167, 16;
ld.global.u16 %rs192, [%rd167+16];
st.local.u16 [%rd3], %rs192;
ld.global.u64 %rd322, [%rd167+24];
st.local.u64 [%rd3+8], %rd322;
mov.u64 %rd589, %rd172;
mov.u64 %rd613, %rd169;

BB78_169:
mov.u64 %rd178, %rd613;
mov.u64 %rd612, %rd614;
mov.u64 %rd176, %rd589;
mov.u64 %rd588, %rd590;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd588, %rd131;
@%p118 bra BB78_172;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd612, %rd128;
@%p120 bra BB78_172;

ld.local.u16 %rs194, [%rd3];
ld.local.u16 %rs195, [%rd2];

	{ cvt.f32.f16 %f67, %rs194;}


	
	{ cvt.f32.f16 %f68, %rs195;}


	setp.leu.f32	%p139, %f67, %f68;

BB78_172:
selp.b64	%rd324, %rd2, %rd3, %p139;
ld.local.u16 %rs54, [%rd324];
ld.local.u64 %rd179, [%rd324+8];
@%p139 bra BB78_174;
bra.uni BB78_173;

BB78_174:
add.s64 %rd612, %rd612, 16;
add.s64 %rd183, %rd178, 16;
ld.global.u16 %rs197, [%rd178+16];
st.local.u16 [%rd2], %rs197;
ld.global.u64 %rd326, [%rd178+24];
st.local.u64 [%rd2+8], %rd326;
mov.u64 %rd587, %rd176;
mov.u64 %rd611, %rd183;
bra.uni BB78_175;

BB78_173:
add.s64 %rd588, %rd588, 16;
add.s64 %rd181, %rd176, 16;
ld.global.u16 %rs196, [%rd176+16];
st.local.u16 [%rd3], %rs196;
ld.global.u64 %rd325, [%rd176+24];
st.local.u64 [%rd3+8], %rd325;
mov.u64 %rd587, %rd181;
mov.u64 %rd611, %rd178;

BB78_175:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd588, %rd131;
mov.pred %p140, %p121;
@%p122 bra BB78_178;

setp.ge.u64	%p124, %rd612, %rd128;
mov.pred %p140, %p93;
@%p124 bra BB78_178;

ld.local.u16 %rs198, [%rd3];
ld.local.u16 %rs199, [%rd2];

	{ cvt.f32.f16 %f69, %rs198;}


	
	{ cvt.f32.f16 %f70, %rs199;}


	setp.leu.f32	%p140, %f69, %f70;

BB78_178:
selp.b64	%rd327, %rd2, %rd3, %p140;
ld.local.u16 %rs55, [%rd327];
ld.local.u64 %rd188, [%rd327+8];
@%p140 bra BB78_180;
bra.uni BB78_179;

BB78_180:
ld.global.u16 %rs201, [%rd611+16];
st.local.u16 [%rd2], %rs201;
ld.global.u64 %rd329, [%rd611+24];
st.local.u64 [%rd2+8], %rd329;
bra.uni BB78_181;

BB78_179:
ld.global.u16 %rs200, [%rd587+16];
st.local.u16 [%rd3], %rs200;
ld.global.u64 %rd328, [%rd587+24];
st.local.u64 [%rd3+8], %rd328;

BB78_181:
setp.eq.s32	%p15, %r7, 0;
bar.sync 0;
@%p15 bra BB78_183;

st.global.u16 [%rd37], %rs49;
st.global.u64 [%rd37+8], %rd136;

BB78_183:
setp.lt.u32	%p125, %r7, 2;
@%p125 bra BB78_185;

st.global.u16 [%rd37+16], %rs50;
st.global.u64 [%rd37+24], %rd143;

BB78_185:
setp.lt.u32	%p126, %r7, 3;
@%p126 bra BB78_187;

st.global.u16 [%rd37+32], %rs51;
st.global.u64 [%rd37+40], %rd152;

BB78_187:
setp.lt.u32	%p127, %r7, 4;
@%p127 bra BB78_189;

st.global.u16 [%rd37+48], %rs52;
st.global.u64 [%rd37+56], %rd161;

BB78_189:
setp.lt.u32	%p128, %r7, 5;
@%p128 bra BB78_191;

st.global.u16 [%rd37+64], %rs53;
st.global.u64 [%rd37+72], %rd170;

BB78_191:
setp.lt.u32	%p129, %r7, 6;
@%p129 bra BB78_193;

st.global.u16 [%rd37+80], %rs54;
st.global.u64 [%rd37+88], %rd179;

BB78_193:
setp.lt.u32	%p130, %r7, 7;
@%p130 bra BB78_195;

st.global.u16 [%rd37+96], %rs55;
st.global.u64 [%rd37+104], %rd188;

BB78_195:
bar.sync 0;
shl.b32 %r72, %r72, 1;
setp.lt.u32	%p131, %r72, 257;
@%p131 bra BB78_132;

setp.ge.u32	%p132, %r75, %r1;
@%p132 bra BB78_198;

BB78_197:
cvt.u64.u32	%rd330, %r75;
add.s64 %rd331, %rd330, %rd198;
shl.b64 %rd332, %rd331, 1;
add.s64 %rd333, %rd119, %rd332;
shl.b64 %rd334, %rd331, 3;
add.s64 %rd335, %rd120, %rd334;
add.s64 %rd336, %rd330, %rd1;
shl.b64 %rd337, %rd336, 4;
add.s64 %rd338, %rd5, %rd337;
ld.global.u16 %rs202, [%rd338];
st.global.u16 [%rd333], %rs202;
ld.global.u64 %rd339, [%rd338+8];
st.global.u64 [%rd335], %rd339;
add.s32 %r75, %r75, 256;
setp.lt.u32	%p133, %r75, %r1;
@%p133 bra BB78_197;

BB78_198:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI10ThrustGTOpISD_EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0[48]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot79[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<247>;
.reg .f32 %f<71>;
.reg .b32 %r<83>;
.reg .b64 %rd<624>;


mov.u64 %rd623, __local_depot79;
cvta.local.u64 %SP, %rd623;
ld.param.u64 %rd186, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0+8];
ld.param.u64 %rd185, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0];
ld.param.u64 %rd187, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0+16];
mov.u32 %r21, %ctaid.x;
mul.lo.s32 %r22, %r21, 1792;
cvt.u64.u32	%rd190, %r22;
sub.s64 %rd191, %rd187, %rd190;
cvt.u32.u64	%r23, %rd191;
mov.u32 %r24, 1792;
min.u32 %r1, %r23, %r24;
add.u64 %rd192, %SP, 16;
cvta.to.local.u64 %rd1, %rd192;
add.u64 %rd193, %SP, 0;
cvta.to.local.u64 %rd2, %rd193;
add.u64 %rd194, %SP, 32;
cvta.to.local.u64 %rd3, %rd194;
cvta.to.global.u64 %rd195, %rd185;
cvta.to.global.u64 %rd196, %rd186;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r82, %tid.x;
cvt.u64.u32	%rd197, %r82;
add.s64 %rd198, %rd197, %rd190;
shl.b64 %rd199, %rd198, 1;
add.s64 %rd4, %rd195, %rd199;
shl.b64 %rd200, %rd198, 3;
add.s64 %rd5, %rd196, %rd200;
@%p16 bra BB79_15;
bra.uni BB79_1;

BB79_15:
ld.global.u16 %rs234, [%rd4];
ld.global.u64 %rd368, [%rd5];
ld.global.u16 %rs235, [%rd4+512];
ld.global.u64 %rd369, [%rd5+2048];
ld.global.u16 %rs237, [%rd4+1024];
ld.global.u64 %rd371, [%rd5+4096];
ld.global.u16 %rs238, [%rd4+1536];
ld.global.u64 %rd372, [%rd5+6144];
ld.global.u16 %rs240, [%rd4+2048];
ld.global.u64 %rd373, [%rd5+8192];
ld.global.u16 %rs239, [%rd4+2560];
ld.global.u64 %rd370, [%rd5+10240];
ld.global.u16 %rs236, [%rd4+3072];
ld.global.u64 %rd367, [%rd5+12288];
bra.uni BB79_16;

BB79_1:
mov.u16 %rs72, 0;
mov.u64 %rd201, 0;
setp.ge.u32	%p17, %r82, %r1;
mov.u64 %rd379, %rd201;
mov.u16 %rs246, %rs72;
@%p17 bra BB79_3;

ld.global.u16 %rs1, [%rd4];
ld.global.u64 %rd6, [%rd5];
mov.u64 %rd379, %rd6;
mov.u16 %rs246, %rs1;

BB79_3:
mov.u16 %rs222, %rs246;
mov.u16 %rs234, %rs222;
mov.u64 %rd355, %rd379;
mov.u64 %rd368, %rd355;
add.s32 %r25, %r82, 256;
setp.ge.u32	%p18, %r25, %r1;
mov.u64 %rd378, %rd201;
mov.u16 %rs245, %rs72;
@%p18 bra BB79_5;

ld.global.u16 %rs245, [%rd4+512];
ld.global.u64 %rd378, [%rd5+2048];

BB79_5:
mov.u16 %rs235, %rs245;
mov.u64 %rd369, %rd378;
add.s32 %r26, %r82, 512;
setp.ge.u32	%p19, %r26, %r1;
mov.u64 %rd377, %rd201;
mov.u16 %rs244, %rs72;
@%p19 bra BB79_7;

ld.global.u16 %rs244, [%rd4+1024];
ld.global.u64 %rd377, [%rd5+4096];

BB79_7:
mov.u16 %rs237, %rs244;
mov.u64 %rd371, %rd377;
add.s32 %r27, %r82, 768;
setp.ge.u32	%p20, %r27, %r1;
mov.u64 %rd376, %rd201;
mov.u16 %rs243, %rs72;
@%p20 bra BB79_9;

ld.global.u16 %rs243, [%rd4+1536];
ld.global.u64 %rd376, [%rd5+6144];

BB79_9:
mov.u16 %rs238, %rs243;
mov.u64 %rd372, %rd376;
add.s32 %r28, %r82, 1024;
setp.ge.u32	%p21, %r28, %r1;
mov.u64 %rd375, %rd201;
mov.u16 %rs242, %rs72;
@%p21 bra BB79_11;

ld.global.u16 %rs242, [%rd4+2048];
ld.global.u64 %rd375, [%rd5+8192];

BB79_11:
mov.u16 %rs240, %rs242;
mov.u64 %rd373, %rd375;
add.s32 %r29, %r82, 1280;
setp.ge.u32	%p22, %r29, %r1;
mov.u64 %rd374, %rd201;
mov.u16 %rs241, %rs72;
@%p22 bra BB79_13;

ld.global.u16 %rs241, [%rd4+2560];
ld.global.u64 %rd374, [%rd5+10240];

BB79_13:
mov.u16 %rs239, %rs241;
mov.u64 %rd370, %rd374;
add.s32 %r30, %r82, 1536;
setp.ge.u32	%p23, %r30, %r1;
mov.u64 %rd367, %rd201;
mov.u16 %rs236, %rs72;
@%p23 bra BB79_16;

ld.global.u16 %rs236, [%rd4+3072];
ld.global.u64 %rd367, [%rd5+12288];

BB79_16:
@%p16 bra BB79_31;
bra.uni BB79_17;

BB79_31:
mov.u32 %r51, %tid.x;
mul.wide.u32 %rd229, %r51, 16;
mov.u64 %rd230, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd231, %rd230, %rd229;
st.shared.u16 [%rd231], %rs234;
st.shared.u16 [%rd231+4096], %rs235;
st.shared.u16 [%rd231+8192], %rs237;
st.shared.u16 [%rd231+12288], %rs238;
st.shared.u16 [%rd231+16384], %rs240;
st.shared.u16 [%rd231+20480], %rs239;
st.shared.u16 [%rd231+24576], %rs236;
st.shared.u64 [%rd231+8], %rd368;
st.shared.u64 [%rd231+4104], %rd369;
st.shared.u64 [%rd231+8200], %rd371;
st.shared.u64 [%rd231+12296], %rd372;
st.shared.u64 [%rd231+16392], %rd373;
st.shared.u64 [%rd231+20488], %rd370;
st.shared.u64 [%rd231+24584], %rd367;
bra.uni BB79_32;

BB79_17:
setp.ge.u32	%p25, %r82, %r1;
@%p25 bra BB79_19;

mul.wide.u32 %rd208, %r82, 16;
mov.u64 %rd209, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd210, %rd209, %rd208;
st.shared.u16 [%rd210], %rs234;
st.shared.u64 [%rd210+8], %rd368;

BB79_19:
add.s32 %r34, %r82, 256;
setp.ge.u32	%p26, %r34, %r1;
@%p26 bra BB79_21;

mul.wide.u32 %rd211, %r82, 16;
mov.u64 %rd212, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd213, %rd212, %rd211;
st.shared.u16 [%rd213+4096], %rs235;
st.shared.u64 [%rd213+4104], %rd369;

BB79_21:
add.s32 %r37, %r82, 512;
setp.ge.u32	%p27, %r37, %r1;
@%p27 bra BB79_23;

mul.wide.u32 %rd214, %r82, 16;
mov.u64 %rd215, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd216, %rd215, %rd214;
st.shared.u16 [%rd216+8192], %rs237;
st.shared.u64 [%rd216+8200], %rd371;

BB79_23:
add.s32 %r40, %r82, 768;
setp.ge.u32	%p28, %r40, %r1;
@%p28 bra BB79_25;

mul.wide.u32 %rd217, %r82, 16;
mov.u64 %rd218, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd219, %rd218, %rd217;
st.shared.u16 [%rd219+12288], %rs238;
st.shared.u64 [%rd219+12296], %rd372;

BB79_25:
add.s32 %r43, %r82, 1024;
setp.ge.u32	%p29, %r43, %r1;
@%p29 bra BB79_27;

mul.wide.u32 %rd220, %r82, 16;
mov.u64 %rd221, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd222, %rd221, %rd220;
st.shared.u16 [%rd222+16384], %rs240;
st.shared.u64 [%rd222+16392], %rd373;

BB79_27:
add.s32 %r46, %r82, 1280;
setp.ge.u32	%p30, %r46, %r1;
@%p30 bra BB79_29;

mul.wide.u32 %rd223, %r82, 16;
mov.u64 %rd224, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd225, %rd224, %rd223;
st.shared.u16 [%rd225+20480], %rs239;
st.shared.u64 [%rd225+20488], %rd370;

BB79_29:
add.s32 %r49, %r82, 1536;
setp.ge.u32	%p31, %r49, %r1;
@%p31 bra BB79_32;

mul.wide.u32 %rd226, %r82, 16;
mov.u64 %rd227, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd228, %rd227, %rd226;
st.shared.u16 [%rd228+24576], %rs236;
st.shared.u64 [%rd228+24584], %rd367;

BB79_32:
bar.sync 0;
mov.u16 %rs79, 0;
st.local.u8 [%rd3], %rs79;
st.local.u8 [%rd3+1], %rs79;
add.s64 %rd33, %rd3, 8;
mov.u64 %rd232, 0;
st.local.u64 [%rd3+8], %rd232;
st.local.u64 [%rd3+24], %rd232;
st.local.u64 [%rd3+40], %rd232;
st.local.u64 [%rd3+56], %rd232;
st.local.u64 [%rd3+72], %rd232;
st.local.u64 [%rd3+88], %rd232;
st.local.u64 [%rd3+104], %rd232;
st.local.v2.u8 [%rd3+16], {%rs79, %rs79};
st.local.v2.u8 [%rd3+32], {%rs79, %rs79};
st.local.v2.u8 [%rd3+48], {%rs79, %rs79};
st.local.v2.u8 [%rd3+64], {%rs79, %rs79};
st.local.v2.u8 [%rd3+80], {%rs79, %rs79};
st.local.v2.u8 [%rd3+96], {%rs79, %rs79};
mul.lo.s32 %r52, %r82, 7;
add.s32 %r53, %r52, 7;
setp.gt.u32	%p32, %r53, %r1;
mad.lo.s32 %r4, %r82, -7, %r1;
selp.b32	%r5, %r4, 7, %p32;
cvt.u64.u32	%rd34, %r52;
setp.eq.s32	%p33, %r5, 0;
mul.wide.u32 %rd235, %r52, 16;
mov.u64 %rd236, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd35, %rd236, %rd235;
mov.u64 %rd576, %rd232;
@%p33 bra BB79_34;

ld.shared.u16 %rs80, [%rd35];
st.local.u16 [%rd33+-8], %rs80;
ld.shared.u64 %rd36, [%rd35+8];
st.local.u64 [%rd33], %rd36;
mov.u64 %rd576, %rd36;

BB79_34:
mov.u64 %rd385, %rd576;
mov.u64 %rd559, %rd385;
setp.lt.u32	%p34, %r5, 2;
mov.u64 %rd575, %rd232;
@%p34 bra BB79_36;

ld.shared.u16 %rs81, [%rd35+16];
st.local.u16 [%rd33+8], %rs81;
ld.shared.u64 %rd575, [%rd35+24];
st.local.u64 [%rd33+16], %rd575;

BB79_36:
mov.u64 %rd560, %rd575;
setp.lt.u32	%p35, %r5, 3;
mov.u64 %rd574, %rd232;
@%p35 bra BB79_38;

ld.shared.u16 %rs82, [%rd35+32];
st.local.u16 [%rd33+24], %rs82;
ld.shared.u64 %rd574, [%rd35+40];
st.local.u64 [%rd33+32], %rd574;

BB79_38:
mov.u64 %rd561, %rd574;
setp.lt.u32	%p36, %r5, 4;
mov.u64 %rd573, %rd232;
@%p36 bra BB79_40;

ld.shared.u16 %rs83, [%rd35+48];
st.local.u16 [%rd33+40], %rs83;
ld.shared.u64 %rd573, [%rd35+56];
st.local.u64 [%rd33+48], %rd573;

BB79_40:
mov.u64 %rd562, %rd573;
setp.lt.u32	%p37, %r5, 5;
mov.u64 %rd572, %rd232;
@%p37 bra BB79_42;

ld.shared.u16 %rs84, [%rd35+64];
st.local.u16 [%rd33+56], %rs84;
ld.shared.u64 %rd572, [%rd35+72];
st.local.u64 [%rd33+64], %rd572;

BB79_42:
mov.u64 %rd563, %rd572;
setp.lt.u32	%p38, %r5, 6;
mov.u64 %rd571, %rd232;
@%p38 bra BB79_44;

ld.shared.u16 %rs85, [%rd35+80];
st.local.u16 [%rd33+72], %rs85;
ld.shared.u64 %rd571, [%rd35+88];
st.local.u64 [%rd33+80], %rd571;

BB79_44:
mov.u64 %rd564, %rd571;
mov.u64 %rd578, 0;
setp.lt.u32	%p39, %r5, 7;
@%p39 bra BB79_46;

ld.shared.u16 %rs86, [%rd35+96];
st.local.u16 [%rd33+88], %rs86;
ld.shared.u64 %rd578, [%rd35+104];
st.local.u64 [%rd33+96], %rd578;

BB79_46:
mov.u64 %rd577, %rd578;
setp.gt.u32	%p40, %r5, 6;
@%p40 bra BB79_73;

ld.local.u16 %rs87, [%rd33+-8];
ld.local.u64 %rd243, [%rd33];
st.local.u64 [%rd2+8], %rd243;
st.local.u16 [%rd2], %rs87;
@%p34 bra BB79_49;

ld.local.u16 %rs88, [%rd2];
ld.local.u16 %rs89, [%rd33+8];

	{ cvt.f32.f16 %f1, %rs88;}


	
	{ cvt.f32.f16 %f2, %rs89;}


	setp.gt.f32	%p42, %f1, %f2;
add.s64 %rd248, %rd3, 16;
selp.b64	%rd249, %rd248, %rd2, %p42;
ld.local.u16 %rs90, [%rd249];
st.local.u16 [%rd2], %rs90;
ld.local.u64 %rd250, [%rd249+8];
st.local.u64 [%rd2+8], %rd250;

BB79_49:
@%p35 bra BB79_51;

ld.local.u16 %rs91, [%rd2];
ld.local.u16 %rs92, [%rd33+24];

	{ cvt.f32.f16 %f3, %rs91;}


	
	{ cvt.f32.f16 %f4, %rs92;}


	setp.gt.f32	%p44, %f3, %f4;
add.s64 %rd253, %rd3, 32;
selp.b64	%rd254, %rd253, %rd2, %p44;
ld.local.u16 %rs93, [%rd254];
st.local.u16 [%rd2], %rs93;
ld.local.u64 %rd255, [%rd254+8];
st.local.u64 [%rd2+8], %rd255;

BB79_51:
@%p36 bra BB79_53;

ld.local.u16 %rs94, [%rd2];
ld.local.u16 %rs95, [%rd33+40];

	{ cvt.f32.f16 %f5, %rs94;}


	
	{ cvt.f32.f16 %f6, %rs95;}


	setp.gt.f32	%p46, %f5, %f6;
add.s64 %rd258, %rd3, 48;
selp.b64	%rd259, %rd258, %rd2, %p46;
ld.local.u16 %rs96, [%rd259];
st.local.u16 [%rd2], %rs96;
ld.local.u64 %rd260, [%rd259+8];
st.local.u64 [%rd2+8], %rd260;

BB79_53:
@%p37 bra BB79_55;

ld.local.u16 %rs97, [%rd2];
ld.local.u16 %rs98, [%rd33+56];

	{ cvt.f32.f16 %f7, %rs97;}


	
	{ cvt.f32.f16 %f8, %rs98;}


	setp.gt.f32	%p48, %f7, %f8;
add.s64 %rd263, %rd3, 64;
selp.b64	%rd264, %rd263, %rd2, %p48;
ld.local.u16 %rs99, [%rd264];
st.local.u16 [%rd2], %rs99;
ld.local.u64 %rd265, [%rd264+8];
st.local.u64 [%rd2+8], %rd265;

BB79_55:
@%p38 bra BB79_57;

ld.local.u16 %rs100, [%rd2];
ld.local.u16 %rs101, [%rd33+72];

	{ cvt.f32.f16 %f9, %rs100;}


	
	{ cvt.f32.f16 %f10, %rs101;}


	setp.gt.f32	%p50, %f9, %f10;
add.s64 %rd268, %rd3, 80;
selp.b64	%rd269, %rd268, %rd2, %p50;
ld.local.u16 %rs102, [%rd269];
st.local.u16 [%rd2], %rs102;
ld.local.u64 %rd270, [%rd269+8];
st.local.u64 [%rd2+8], %rd270;

BB79_57:
@%p39 bra BB79_59;

ld.local.u16 %rs103, [%rd2];
ld.local.u16 %rs104, [%rd33+88];

	{ cvt.f32.f16 %f11, %rs103;}


	
	{ cvt.f32.f16 %f12, %rs104;}


	setp.gt.f32	%p52, %f11, %f12;
add.s64 %rd273, %rd3, 96;
selp.b64	%rd274, %rd273, %rd2, %p52;
ld.local.u16 %rs105, [%rd274];
st.local.u16 [%rd2], %rs105;
ld.local.u64 %rd275, [%rd274+8];
st.local.u64 [%rd2+8], %rd275;

BB79_59:
setp.ne.s32	%p53, %r5, 0;
mov.u64 %rd570, %rd559;
@%p53 bra BB79_61;

ld.local.u16 %rs106, [%rd2];
st.local.u16 [%rd33+-8], %rs106;
ld.local.u64 %rd570, [%rd2+8];
st.local.u64 [%rd33], %rd570;

BB79_61:
mov.u64 %rd559, %rd570;
setp.gt.u32	%p54, %r5, 1;
mov.u64 %rd569, %rd560;
@%p54 bra BB79_63;

ld.local.u16 %rs107, [%rd2];
st.local.u16 [%rd33+8], %rs107;
ld.local.u64 %rd569, [%rd2+8];
st.local.u64 [%rd33+16], %rd569;

BB79_63:
mov.u64 %rd560, %rd569;
setp.gt.u32	%p55, %r5, 2;
mov.u64 %rd568, %rd561;
@%p55 bra BB79_65;

ld.local.u16 %rs108, [%rd2];
st.local.u16 [%rd33+24], %rs108;
ld.local.u64 %rd568, [%rd2+8];
st.local.u64 [%rd33+32], %rd568;

BB79_65:
mov.u64 %rd561, %rd568;
setp.gt.u32	%p56, %r5, 3;
mov.u64 %rd567, %rd562;
@%p56 bra BB79_67;

ld.local.u16 %rs109, [%rd2];
st.local.u16 [%rd33+40], %rs109;
ld.local.u64 %rd567, [%rd2+8];
st.local.u64 [%rd33+48], %rd567;

BB79_67:
mov.u64 %rd562, %rd567;
setp.gt.u32	%p57, %r5, 4;
mov.u64 %rd566, %rd563;
@%p57 bra BB79_69;

ld.local.u16 %rs110, [%rd2];
st.local.u16 [%rd33+56], %rs110;
ld.local.u64 %rd566, [%rd2+8];
st.local.u64 [%rd33+64], %rd566;

BB79_69:
mov.u64 %rd563, %rd566;
setp.gt.u32	%p58, %r5, 5;
mov.u64 %rd565, %rd564;
@%p58 bra BB79_71;

ld.local.u16 %rs111, [%rd2];
st.local.u16 [%rd33+72], %rs111;
ld.local.u64 %rd565, [%rd2+8];
st.local.u64 [%rd33+80], %rd565;

BB79_71:
mov.u64 %rd564, %rd565;
@%p40 bra BB79_73;

ld.local.u16 %rs112, [%rd2];
st.local.u16 [%rd33+88], %rs112;
ld.local.u64 %rd577, [%rd2+8];
st.local.u64 [%rd33+96], %rd577;

BB79_73:
mov.u64 %rd512, %rd559;
mov.u64 %rd513, %rd560;
mov.u64 %rd514, %rd561;
mov.u64 %rd515, %rd562;
mov.u64 %rd516, %rd563;
mov.u64 %rd517, %rd564;
mov.u64 %rd518, %rd577;
cvt.u32.u64	%r54, %rd34;
setp.ge.u32	%p60, %r54, %r1;
@%p60 bra BB79_116;

ld.local.u16 %rs113, [%rd33+8];
ld.local.u16 %rs28, [%rd33+-8];

	{ cvt.f32.f16 %f13, %rs113;}


	
	{ cvt.f32.f16 %f14, %rs28;}


	setp.leu.f32	%p61, %f13, %f14;
mov.u64 %rd557, %rd513;
mov.u64 %rd558, %rd512;
@%p61 bra BB79_76;

ld.local.u16 %rs115, [%rd33+8];
st.local.u16 [%rd33+-8], %rs115;
st.local.u16 [%rd33+8], %rs28;
st.local.u64 [%rd33], %rd513;
st.local.u64 [%rd33+16], %rd512;
mov.u64 %rd558, %rd513;
mov.u64 %rd557, %rd512;

BB79_76:
mov.u64 %rd551, %rd557;
mov.u64 %rd546, %rd558;
ld.local.u16 %rs116, [%rd33+40];
ld.local.u16 %rs29, [%rd33+24];

	{ cvt.f32.f16 %f15, %rs116;}


	
	{ cvt.f32.f16 %f16, %rs29;}


	setp.leu.f32	%p62, %f15, %f16;
mov.u64 %rd556, %rd515;
mov.u64 %rd555, %rd514;
@%p62 bra BB79_78;

ld.local.u16 %rs118, [%rd33+40];
st.local.u16 [%rd33+24], %rs118;
st.local.u16 [%rd33+40], %rs29;
st.local.u64 [%rd33+32], %rd515;
st.local.u64 [%rd33+48], %rd514;
mov.u64 %rd555, %rd515;
mov.u64 %rd556, %rd514;

BB79_78:
mov.u64 %rd73, %rd555;
mov.u64 %rd549, %rd556;
ld.local.u16 %rs119, [%rd33+72];
ld.local.u16 %rs30, [%rd33+56];

	{ cvt.f32.f16 %f17, %rs119;}


	
	{ cvt.f32.f16 %f18, %rs30;}


	setp.leu.f32	%p63, %f17, %f18;
mov.u64 %rd554, %rd517;
mov.u64 %rd553, %rd516;
@%p63 bra BB79_80;

ld.local.u16 %rs121, [%rd33+72];
st.local.u16 [%rd33+56], %rs121;
st.local.u16 [%rd33+72], %rs30;
st.local.u64 [%rd33+64], %rd517;
st.local.u64 [%rd33+80], %rd516;
mov.u64 %rd553, %rd517;
mov.u64 %rd554, %rd516;

BB79_80:
mov.u64 %rd75, %rd553;
mov.u64 %rd74, %rd554;
ld.local.u16 %rs122, [%rd33+24];
ld.local.u16 %rs31, [%rd33+8];

	{ cvt.f32.f16 %f19, %rs122;}


	
	{ cvt.f32.f16 %f20, %rs31;}


	setp.leu.f32	%p64, %f19, %f20;
mov.u64 %rd552, %rd73;
@%p64 bra BB79_82;

ld.local.u16 %rs124, [%rd33+24];
st.local.u16 [%rd33+8], %rs124;
st.local.u16 [%rd33+24], %rs31;
st.local.u64 [%rd33+16], %rd73;
st.local.u64 [%rd33+32], %rd551;
mov.u64 %rd435, %rd551;
mov.u64 %rd551, %rd73;
mov.u64 %rd552, %rd435;

BB79_82:
mov.u64 %rd77, %rd551;
mov.u64 %rd543, %rd552;
ld.local.u16 %rs125, [%rd33+56];
ld.local.u16 %rs32, [%rd33+40];

	{ cvt.f32.f16 %f21, %rs125;}


	
	{ cvt.f32.f16 %f22, %rs32;}


	setp.leu.f32	%p65, %f21, %f22;
mov.u64 %rd550, %rd75;
@%p65 bra BB79_84;

ld.local.u16 %rs127, [%rd33+56];
st.local.u16 [%rd33+40], %rs127;
st.local.u16 [%rd33+56], %rs32;
st.local.u64 [%rd33+48], %rd75;
st.local.u64 [%rd33+64], %rd549;
mov.u64 %rd437, %rd549;
mov.u64 %rd549, %rd75;
mov.u64 %rd550, %rd437;

BB79_84:
mov.u64 %rd79, %rd549;
mov.u64 %rd541, %rd550;
ld.local.u16 %rs128, [%rd33+88];
ld.local.u16 %rs33, [%rd33+72];

	{ cvt.f32.f16 %f23, %rs128;}


	
	{ cvt.f32.f16 %f24, %rs33;}


	setp.leu.f32	%p66, %f23, %f24;
mov.u64 %rd548, %rd518;
mov.u64 %rd547, %rd74;
@%p66 bra BB79_86;

ld.local.u16 %rs130, [%rd33+88];
st.local.u16 [%rd33+72], %rs130;
st.local.u16 [%rd33+88], %rs33;
st.local.u64 [%rd33+80], %rd518;
st.local.u64 [%rd33+96], %rd74;
mov.u64 %rd413, %rd518;
mov.u64 %rd548, %rd74;
mov.u64 %rd547, %rd413;

BB79_86:
mov.u64 %rd81, %rd547;
mov.u64 %rd536, %rd548;
ld.local.u16 %rs131, [%rd33+8];
ld.local.u16 %rs34, [%rd33+-8];

	{ cvt.f32.f16 %f25, %rs131;}


	
	{ cvt.f32.f16 %f26, %rs34;}


	setp.leu.f32	%p67, %f25, %f26;
mov.u64 %rd545, %rd77;
@%p67 bra BB79_88;

ld.local.u16 %rs133, [%rd33+8];
st.local.u16 [%rd33+-8], %rs133;
st.local.u16 [%rd33+8], %rs34;
st.local.u64 [%rd33], %rd77;
st.local.u64 [%rd33+16], %rd546;
mov.u64 %rd433, %rd546;
mov.u64 %rd546, %rd77;
mov.u64 %rd545, %rd433;

BB79_88:
mov.u64 %rd539, %rd545;
mov.u64 %rd534, %rd546;
ld.local.u16 %rs134, [%rd33+40];
ld.local.u16 %rs35, [%rd33+24];

	{ cvt.f32.f16 %f27, %rs134;}


	
	{ cvt.f32.f16 %f28, %rs35;}


	setp.leu.f32	%p68, %f27, %f28;
mov.u64 %rd544, %rd79;
@%p68 bra BB79_90;

ld.local.u16 %rs136, [%rd33+40];
st.local.u16 [%rd33+24], %rs136;
st.local.u16 [%rd33+40], %rs35;
st.local.u64 [%rd33+32], %rd79;
st.local.u64 [%rd33+48], %rd543;
mov.u64 %rd445, %rd543;
mov.u64 %rd543, %rd79;
mov.u64 %rd544, %rd445;

BB79_90:
mov.u64 %rd85, %rd543;
mov.u64 %rd537, %rd544;
ld.local.u16 %rs137, [%rd33+72];
ld.local.u16 %rs36, [%rd33+56];

	{ cvt.f32.f16 %f29, %rs137;}


	
	{ cvt.f32.f16 %f30, %rs36;}


	setp.leu.f32	%p69, %f29, %f30;
mov.u64 %rd542, %rd81;
@%p69 bra BB79_92;

ld.local.u16 %rs139, [%rd33+72];
st.local.u16 [%rd33+56], %rs139;
st.local.u16 [%rd33+72], %rs36;
st.local.u64 [%rd33+64], %rd81;
st.local.u64 [%rd33+80], %rd541;
mov.u64 %rd449, %rd541;
mov.u64 %rd541, %rd81;
mov.u64 %rd542, %rd449;

BB79_92:
mov.u64 %rd87, %rd541;
mov.u64 %rd86, %rd542;
ld.local.u16 %rs140, [%rd33+24];
ld.local.u16 %rs37, [%rd33+8];

	{ cvt.f32.f16 %f31, %rs140;}


	
	{ cvt.f32.f16 %f32, %rs37;}


	setp.leu.f32	%p70, %f31, %f32;
mov.u64 %rd540, %rd85;
@%p70 bra BB79_94;

ld.local.u16 %rs142, [%rd33+24];
st.local.u16 [%rd33+8], %rs142;
st.local.u16 [%rd33+24], %rs37;
st.local.u64 [%rd33+16], %rd85;
st.local.u64 [%rd33+32], %rd539;
mov.u64 %rd459, %rd539;
mov.u64 %rd539, %rd85;
mov.u64 %rd540, %rd459;

BB79_94:
mov.u64 %rd89, %rd539;
mov.u64 %rd531, %rd540;
ld.local.u16 %rs143, [%rd33+56];
ld.local.u16 %rs38, [%rd33+40];

	{ cvt.f32.f16 %f33, %rs143;}


	
	{ cvt.f32.f16 %f34, %rs38;}


	setp.leu.f32	%p71, %f33, %f34;
mov.u64 %rd538, %rd87;
@%p71 bra BB79_96;

ld.local.u16 %rs145, [%rd33+56];
st.local.u16 [%rd33+40], %rs145;
st.local.u16 [%rd33+56], %rs38;
st.local.u64 [%rd33+48], %rd87;
st.local.u64 [%rd33+64], %rd537;
mov.u64 %rd461, %rd537;
mov.u64 %rd537, %rd87;
mov.u64 %rd538, %rd461;

BB79_96:
mov.u64 %rd91, %rd537;
mov.u64 %rd529, %rd538;
ld.local.u16 %rs146, [%rd33+88];
ld.local.u16 %rs39, [%rd33+72];

	{ cvt.f32.f16 %f35, %rs146;}


	
	{ cvt.f32.f16 %f36, %rs39;}


	setp.leu.f32	%p72, %f35, %f36;
mov.u64 %rd535, %rd86;
@%p72 bra BB79_98;

ld.local.u16 %rs148, [%rd33+88];
st.local.u16 [%rd33+72], %rs148;
st.local.u16 [%rd33+88], %rs39;
st.local.u64 [%rd33+80], %rd536;
st.local.u64 [%rd33+96], %rd86;
mov.u64 %rd453, %rd536;
mov.u64 %rd536, %rd86;
mov.u64 %rd535, %rd453;

BB79_98:
mov.u64 %rd93, %rd535;
mov.u64 %rd524, %rd536;
ld.local.u16 %rs149, [%rd33+8];
ld.local.u16 %rs40, [%rd33+-8];

	{ cvt.f32.f16 %f37, %rs149;}


	
	{ cvt.f32.f16 %f38, %rs40;}


	setp.leu.f32	%p73, %f37, %f38;
mov.u64 %rd533, %rd89;
@%p73 bra BB79_100;

ld.local.u16 %rs151, [%rd33+8];
st.local.u16 [%rd33+-8], %rs151;
st.local.u16 [%rd33+8], %rs40;
st.local.u64 [%rd33], %rd89;
st.local.u64 [%rd33+16], %rd534;
mov.u64 %rd457, %rd534;
mov.u64 %rd534, %rd89;
mov.u64 %rd533, %rd457;

BB79_100:
mov.u64 %rd527, %rd533;
mov.u64 %rd521, %rd534;
ld.local.u16 %rs152, [%rd33+40];
ld.local.u16 %rs41, [%rd33+24];

	{ cvt.f32.f16 %f39, %rs152;}


	
	{ cvt.f32.f16 %f40, %rs41;}


	setp.leu.f32	%p74, %f39, %f40;
mov.u64 %rd532, %rd91;
@%p74 bra BB79_102;

ld.local.u16 %rs154, [%rd33+40];
st.local.u16 [%rd33+24], %rs154;
st.local.u16 [%rd33+40], %rs41;
st.local.u64 [%rd33+32], %rd91;
st.local.u64 [%rd33+48], %rd531;
mov.u64 %rd469, %rd531;
mov.u64 %rd531, %rd91;
mov.u64 %rd532, %rd469;

BB79_102:
mov.u64 %rd97, %rd531;
mov.u64 %rd525, %rd532;
ld.local.u16 %rs155, [%rd33+72];
ld.local.u16 %rs42, [%rd33+56];

	{ cvt.f32.f16 %f41, %rs155;}


	
	{ cvt.f32.f16 %f42, %rs42;}


	setp.leu.f32	%p75, %f41, %f42;
mov.u64 %rd530, %rd93;
@%p75 bra BB79_104;

ld.local.u16 %rs157, [%rd33+72];
st.local.u16 [%rd33+56], %rs157;
st.local.u16 [%rd33+72], %rs42;
st.local.u64 [%rd33+64], %rd93;
st.local.u64 [%rd33+80], %rd529;
mov.u64 %rd473, %rd529;
mov.u64 %rd529, %rd93;
mov.u64 %rd530, %rd473;

BB79_104:
mov.u64 %rd99, %rd529;
mov.u64 %rd98, %rd530;
ld.local.u16 %rs158, [%rd33+24];
ld.local.u16 %rs43, [%rd33+8];

	{ cvt.f32.f16 %f43, %rs158;}


	
	{ cvt.f32.f16 %f44, %rs43;}


	setp.leu.f32	%p76, %f43, %f44;
mov.u64 %rd528, %rd97;
@%p76 bra BB79_106;

ld.local.u16 %rs160, [%rd33+24];
st.local.u16 [%rd33+8], %rs160;
st.local.u16 [%rd33+24], %rs43;
st.local.u64 [%rd33+16], %rd97;
st.local.u64 [%rd33+32], %rd527;
mov.u64 %rd483, %rd527;
mov.u64 %rd527, %rd97;
mov.u64 %rd528, %rd483;

BB79_106:
mov.u64 %rd101, %rd527;
mov.u64 %rd519, %rd528;
ld.local.u16 %rs161, [%rd33+56];
ld.local.u16 %rs44, [%rd33+40];

	{ cvt.f32.f16 %f45, %rs161;}


	
	{ cvt.f32.f16 %f46, %rs44;}


	setp.leu.f32	%p77, %f45, %f46;
mov.u64 %rd526, %rd99;
@%p77 bra BB79_108;

ld.local.u16 %rs163, [%rd33+56];
st.local.u16 [%rd33+40], %rs163;
st.local.u16 [%rd33+56], %rs44;
st.local.u64 [%rd33+48], %rd99;
st.local.u64 [%rd33+64], %rd525;
mov.u64 %rd485, %rd525;
mov.u64 %rd525, %rd99;
mov.u64 %rd526, %rd485;

BB79_108:
mov.u64 %rd103, %rd525;
mov.u64 %rd516, %rd526;
ld.local.u16 %rs164, [%rd33+88];
ld.local.u16 %rs45, [%rd33+72];

	{ cvt.f32.f16 %f47, %rs164;}


	
	{ cvt.f32.f16 %f48, %rs45;}


	setp.leu.f32	%p78, %f47, %f48;
mov.u64 %rd523, %rd98;
@%p78 bra BB79_110;

ld.local.u16 %rs166, [%rd33+88];
st.local.u16 [%rd33+72], %rs166;
st.local.u16 [%rd33+88], %rs45;
st.local.u64 [%rd33+80], %rd524;
st.local.u64 [%rd33+96], %rd98;
mov.u64 %rd477, %rd524;
mov.u64 %rd524, %rd98;
mov.u64 %rd523, %rd477;

BB79_110:
mov.u64 %rd105, %rd523;
mov.u64 %rd518, %rd524;
ld.local.u16 %rs167, [%rd33+8];
ld.local.u16 %rs46, [%rd33+-8];

	{ cvt.f32.f16 %f49, %rs167;}


	
	{ cvt.f32.f16 %f50, %rs46;}


	setp.leu.f32	%p79, %f49, %f50;
mov.u64 %rd522, %rd101;
@%p79 bra BB79_112;

ld.local.u16 %rs169, [%rd33+8];
st.local.u16 [%rd33+-8], %rs169;
st.local.u16 [%rd33+8], %rs46;
st.local.u64 [%rd33], %rd101;
st.local.u64 [%rd33+16], %rd521;
mov.u64 %rd481, %rd521;
mov.u64 %rd521, %rd101;
mov.u64 %rd522, %rd481;

BB79_112:
mov.u64 %rd512, %rd521;
mov.u64 %rd513, %rd522;
ld.local.u16 %rs170, [%rd33+40];
ld.local.u16 %rs47, [%rd33+24];

	{ cvt.f32.f16 %f51, %rs170;}


	
	{ cvt.f32.f16 %f52, %rs47;}


	setp.leu.f32	%p80, %f51, %f52;
mov.u64 %rd520, %rd103;
@%p80 bra BB79_114;

ld.local.u16 %rs172, [%rd33+40];
st.local.u16 [%rd33+24], %rs172;
st.local.u16 [%rd33+40], %rs47;
st.local.u64 [%rd33+32], %rd103;
st.local.u64 [%rd33+48], %rd519;
mov.u64 %rd493, %rd519;
mov.u64 %rd519, %rd103;
mov.u64 %rd520, %rd493;

BB79_114:
mov.u64 %rd514, %rd519;
mov.u64 %rd515, %rd520;
ld.local.u16 %rs173, [%rd33+72];
ld.local.u16 %rs48, [%rd33+56];

	{ cvt.f32.f16 %f53, %rs173;}


	
	{ cvt.f32.f16 %f54, %rs48;}


	setp.leu.f32	%p81, %f53, %f54;
mov.u64 %rd517, %rd105;
@%p81 bra BB79_116;

ld.local.u16 %rs175, [%rd33+72];
st.local.u16 [%rd33+56], %rs175;
st.local.u16 [%rd33+72], %rs48;
st.local.u64 [%rd33+64], %rd105;
st.local.u64 [%rd33+80], %rd516;
mov.u64 %rd497, %rd516;
mov.u64 %rd516, %rd105;
mov.u64 %rd517, %rd497;

BB79_116:
@%p33 bra BB79_118;

ld.local.u16 %rs176, [%rd33+-8];
st.shared.u16 [%rd35], %rs176;
st.shared.u64 [%rd35+8], %rd512;

BB79_118:
@%p34 bra BB79_120;

ld.local.u16 %rs177, [%rd33+8];
st.shared.u16 [%rd35+16], %rs177;
st.shared.u64 [%rd35+24], %rd513;

BB79_120:
@%p35 bra BB79_122;

ld.local.u16 %rs178, [%rd33+24];
st.shared.u16 [%rd35+32], %rs178;
st.shared.u64 [%rd35+40], %rd514;

BB79_122:
@%p36 bra BB79_124;

ld.local.u16 %rs179, [%rd33+40];
st.shared.u16 [%rd35+48], %rs179;
st.shared.u64 [%rd35+56], %rd515;

BB79_124:
@%p37 bra BB79_126;

ld.local.u16 %rs180, [%rd33+56];
st.shared.u16 [%rd35+64], %rs180;
st.shared.u64 [%rd35+72], %rd516;

BB79_126:
@%p38 bra BB79_128;

ld.local.u16 %rs181, [%rd33+72];
st.shared.u16 [%rd35+80], %rs181;
st.shared.u64 [%rd35+88], %rd517;

BB79_128:
@%p39 bra BB79_130;

ld.local.u16 %rs182, [%rd33+88];
st.shared.u16 [%rd35+96], %rs182;
st.shared.u64 [%rd35+104], %rd518;

BB79_130:
ld.param.u64 %rd347, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0+32];
ld.param.u64 %rd346, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd117, %rd346;
cvta.to.global.u64 %rd118, %rd347;
bar.sync 0;
mad.lo.s32 %r78, %r82, -7, %r1;
mov.u32 %r56, 7;
min.u32 %r6, %r78, %r56;
mov.u32 %r79, 2;

BB79_131:
neg.s32 %r57, %r79;
and.b32 %r58, %r82, %r57;
add.s32 %r59, %r79, -1;
and.b32 %r60, %r59, %r82;
mul.lo.s32 %r61, %r60, 7;
min.u32 %r8, %r61, %r1;
mul.lo.s32 %r62, %r58, 7;
shr.u32 %r63, %r79, 1;
mul.lo.s32 %r64, %r63, 7;
min.u32 %r65, %r62, %r1;
add.s32 %r66, %r65, %r64;
min.u32 %r67, %r66, %r1;
add.s32 %r68, %r67, %r64;
min.u32 %r9, %r68, %r1;
sub.s32 %r69, %r67, %r65;
sub.s32 %r70, %r9, %r67;
cvt.u64.u32	%rd119, %r65;
cvt.u64.u32	%rd120, %r67;
setp.lt.u32	%p89, %r8, %r70;
sub.s32 %r71, %r8, %r70;
selp.b32	%r81, 0, %r71, %p89;
min.u32 %r80, %r69, %r8;
setp.ge.u32	%p90, %r81, %r80;
@%p90 bra BB79_134;

add.s32 %r12, %r8, -1;

BB79_133:
add.s32 %r72, %r80, %r81;
shr.u32 %r73, %r72, 1;
sub.s32 %r74, %r12, %r73;
cvt.u64.u32	%rd290, %r74;
add.s64 %rd291, %rd290, %rd120;
cvt.u64.u32	%rd292, %r73;
add.s64 %rd293, %rd292, %rd119;
shl.b64 %rd294, %rd291, 4;
add.s64 %rd296, %rd236, %rd294;
ld.shared.u16 %rs183, [%rd296];
shl.b64 %rd297, %rd293, 4;
add.s64 %rd298, %rd236, %rd297;
ld.shared.u16 %rs184, [%rd298];

	{ cvt.f32.f16 %f55, %rs183;}


	
	{ cvt.f32.f16 %f56, %rs184;}


	setp.gt.f32	%p91, %f55, %f56;
add.s32 %r75, %r73, 1;
selp.b32	%r81, %r81, %r75, %p91;
selp.b32	%r80, %r73, %r80, %p91;
setp.lt.u32	%p92, %r81, %r80;
@%p92 bra BB79_133;

BB79_134:
cvt.u64.u32	%rd299, %r81;
add.s64 %rd121, %rd299, %rd119;
shl.b64 %rd300, %rd121, 4;
add.s64 %rd122, %rd236, %rd300;
shl.b64 %rd302, %rd120, 4;
add.s64 %rd123, %rd236, %rd302;
cvt.u64.u32	%rd303, %r8;
add.s64 %rd304, %rd120, %rd303;
sub.s64 %rd124, %rd304, %rd299;
shl.b64 %rd305, %rd124, 4;
add.s64 %rd125, %rd236, %rd305;
mul.wide.u32 %rd306, %r9, 16;
add.s64 %rd126, %rd236, %rd306;
ld.shared.u16 %rs185, [%rd122];
ld.shared.u64 %rd307, [%rd122+8];
st.local.u64 [%rd1+8], %rd307;
st.local.u16 [%rd1], %rs185;
ld.shared.u16 %rs186, [%rd125];
ld.shared.u64 %rd308, [%rd125+8];
st.local.u64 [%rd2+8], %rd308;
st.local.u16 [%rd2], %rs186;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd125, %rd126;
@%p94 bra BB79_137;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd122, %rd123;
@%p96 bra BB79_137;

ld.local.u16 %rs187, [%rd2];
ld.local.u16 %rs188, [%rd1];

	{ cvt.f32.f16 %f57, %rs187;}


	
	{ cvt.f32.f16 %f58, %rs188;}


	setp.leu.f32	%p130, %f57, %f58;

BB79_137:
selp.b64	%rd309, %rd1, %rd2, %p130;
ld.local.u16 %rs49, [%rd309];
ld.local.u64 %rd127, [%rd309+8];
@%p130 bra BB79_139;
bra.uni BB79_138;

BB79_139:
mov.u64 %rd600, %rd125;
add.s64 %rd316, %rd300, %rd236;
add.s64 %rd132, %rd316, 16;
mov.u64 %rd622, %rd132;
ld.shared.u16 %rs190, [%rd122+16];
st.local.u16 [%rd1], %rs190;
ld.shared.u64 %rd317, [%rd122+24];
st.local.u64 [%rd1+8], %rd317;
mov.u64 %rd589, %rd125;
mov.u64 %rd611, %rd132;
bra.uni BB79_140;

BB79_138:
mov.u64 %rd622, %rd122;
add.s64 %rd312, %rd305, %rd236;
add.s64 %rd129, %rd312, 16;
mov.u64 %rd600, %rd129;
ld.shared.u16 %rs189, [%rd125+16];
st.local.u16 [%rd2], %rs189;
ld.shared.u64 %rd313, [%rd125+24];
st.local.u64 [%rd2+8], %rd313;
mov.u64 %rd589, %rd129;
mov.u64 %rd611, %rd122;

BB79_140:
mov.u64 %rd137, %rd622;
mov.u64 %rd610, %rd611;
mov.u64 %rd135, %rd600;
mov.u64 %rd588, %rd589;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd588, %rd126;
@%p98 bra BB79_143;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd610, %rd123;
@%p100 bra BB79_143;

ld.local.u16 %rs191, [%rd2];
ld.local.u16 %rs192, [%rd1];

	{ cvt.f32.f16 %f59, %rs191;}


	
	{ cvt.f32.f16 %f60, %rs192;}


	setp.leu.f32	%p131, %f59, %f60;

BB79_143:
selp.b64	%rd318, %rd1, %rd2, %p131;
ld.local.u16 %rs50, [%rd318];
ld.local.u64 %rd138, [%rd318+8];
@%p131 bra BB79_145;
bra.uni BB79_144;

BB79_145:
add.s64 %rd610, %rd610, 16;
add.s64 %rd142, %rd137, 16;
ld.shared.u16 %rs194, [%rd137+16];
st.local.u16 [%rd1], %rs194;
ld.shared.u64 %rd320, [%rd137+24];
st.local.u64 [%rd1+8], %rd320;
mov.u64 %rd599, %rd135;
mov.u64 %rd621, %rd142;
bra.uni BB79_146;

BB79_144:
add.s64 %rd588, %rd588, 16;
add.s64 %rd140, %rd135, 16;
ld.shared.u16 %rs193, [%rd135+16];
st.local.u16 [%rd2], %rs193;
ld.shared.u64 %rd319, [%rd135+24];
st.local.u64 [%rd2+8], %rd319;
mov.u64 %rd599, %rd140;
mov.u64 %rd621, %rd137;

BB79_146:
mov.u64 %rd146, %rd621;
mov.u64 %rd609, %rd610;
mov.u64 %rd144, %rd599;
mov.u64 %rd587, %rd588;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd587, %rd126;
@%p102 bra BB79_149;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd609, %rd123;
@%p104 bra BB79_149;

ld.local.u16 %rs195, [%rd2];
ld.local.u16 %rs196, [%rd1];

	{ cvt.f32.f16 %f61, %rs195;}


	
	{ cvt.f32.f16 %f62, %rs196;}


	setp.leu.f32	%p132, %f61, %f62;

BB79_149:
selp.b64	%rd321, %rd1, %rd2, %p132;
ld.local.u16 %rs51, [%rd321];
ld.local.u64 %rd147, [%rd321+8];
@%p132 bra BB79_151;
bra.uni BB79_150;

BB79_151:
add.s64 %rd609, %rd609, 16;
add.s64 %rd151, %rd146, 16;
ld.shared.u16 %rs198, [%rd146+16];
st.local.u16 [%rd1], %rs198;
ld.shared.u64 %rd323, [%rd146+24];
st.local.u64 [%rd1+8], %rd323;
mov.u64 %rd598, %rd144;
mov.u64 %rd620, %rd151;
bra.uni BB79_152;

BB79_150:
add.s64 %rd587, %rd587, 16;
add.s64 %rd149, %rd144, 16;
ld.shared.u16 %rs197, [%rd144+16];
st.local.u16 [%rd2], %rs197;
ld.shared.u64 %rd322, [%rd144+24];
st.local.u64 [%rd2+8], %rd322;
mov.u64 %rd598, %rd149;
mov.u64 %rd620, %rd146;

BB79_152:
mov.u64 %rd155, %rd620;
mov.u64 %rd608, %rd609;
mov.u64 %rd153, %rd598;
mov.u64 %rd586, %rd587;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd586, %rd126;
@%p106 bra BB79_155;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd608, %rd123;
@%p108 bra BB79_155;

ld.local.u16 %rs199, [%rd2];
ld.local.u16 %rs200, [%rd1];

	{ cvt.f32.f16 %f63, %rs199;}


	
	{ cvt.f32.f16 %f64, %rs200;}


	setp.leu.f32	%p133, %f63, %f64;

BB79_155:
selp.b64	%rd324, %rd1, %rd2, %p133;
ld.local.u16 %rs52, [%rd324];
ld.local.u64 %rd156, [%rd324+8];
@%p133 bra BB79_157;
bra.uni BB79_156;

BB79_157:
add.s64 %rd608, %rd608, 16;
add.s64 %rd160, %rd155, 16;
ld.shared.u16 %rs202, [%rd155+16];
st.local.u16 [%rd1], %rs202;
ld.shared.u64 %rd326, [%rd155+24];
st.local.u64 [%rd1+8], %rd326;
mov.u64 %rd597, %rd153;
mov.u64 %rd619, %rd160;
bra.uni BB79_158;

BB79_156:
add.s64 %rd586, %rd586, 16;
add.s64 %rd158, %rd153, 16;
ld.shared.u16 %rs201, [%rd153+16];
st.local.u16 [%rd2], %rs201;
ld.shared.u64 %rd325, [%rd153+24];
st.local.u64 [%rd2+8], %rd325;
mov.u64 %rd597, %rd158;
mov.u64 %rd619, %rd155;

BB79_158:
mov.u64 %rd164, %rd619;
mov.u64 %rd607, %rd608;
mov.u64 %rd162, %rd597;
mov.u64 %rd585, %rd586;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd585, %rd126;
@%p110 bra BB79_161;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd607, %rd123;
@%p112 bra BB79_161;

ld.local.u16 %rs203, [%rd2];
ld.local.u16 %rs204, [%rd1];

	{ cvt.f32.f16 %f65, %rs203;}


	
	{ cvt.f32.f16 %f66, %rs204;}


	setp.leu.f32	%p134, %f65, %f66;

BB79_161:
selp.b64	%rd327, %rd1, %rd2, %p134;
ld.local.u16 %rs53, [%rd327];
ld.local.u64 %rd165, [%rd327+8];
@%p134 bra BB79_163;
bra.uni BB79_162;

BB79_163:
add.s64 %rd607, %rd607, 16;
add.s64 %rd169, %rd164, 16;
ld.shared.u16 %rs206, [%rd164+16];
st.local.u16 [%rd1], %rs206;
ld.shared.u64 %rd329, [%rd164+24];
st.local.u64 [%rd1+8], %rd329;
mov.u64 %rd596, %rd162;
mov.u64 %rd618, %rd169;
bra.uni BB79_164;

BB79_162:
add.s64 %rd585, %rd585, 16;
add.s64 %rd167, %rd162, 16;
ld.shared.u16 %rs205, [%rd162+16];
st.local.u16 [%rd2], %rs205;
ld.shared.u64 %rd328, [%rd162+24];
st.local.u64 [%rd2+8], %rd328;
mov.u64 %rd596, %rd167;
mov.u64 %rd618, %rd164;

BB79_164:
mov.u64 %rd173, %rd618;
mov.u64 %rd606, %rd607;
mov.u64 %rd171, %rd596;
mov.u64 %rd584, %rd585;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd584, %rd126;
@%p114 bra BB79_167;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd606, %rd123;
@%p116 bra BB79_167;

ld.local.u16 %rs207, [%rd2];
ld.local.u16 %rs208, [%rd1];

	{ cvt.f32.f16 %f67, %rs207;}


	
	{ cvt.f32.f16 %f68, %rs208;}


	setp.leu.f32	%p135, %f67, %f68;

BB79_167:
selp.b64	%rd330, %rd1, %rd2, %p135;
ld.local.u16 %rs54, [%rd330];
ld.local.u64 %rd174, [%rd330+8];
@%p135 bra BB79_169;
bra.uni BB79_168;

BB79_169:
add.s64 %rd606, %rd606, 16;
add.s64 %rd178, %rd173, 16;
ld.shared.u16 %rs210, [%rd173+16];
st.local.u16 [%rd1], %rs210;
ld.shared.u64 %rd332, [%rd173+24];
st.local.u64 [%rd1+8], %rd332;
mov.u64 %rd595, %rd171;
mov.u64 %rd617, %rd178;
bra.uni BB79_170;

BB79_168:
add.s64 %rd584, %rd584, 16;
add.s64 %rd176, %rd171, 16;
ld.shared.u16 %rs209, [%rd171+16];
st.local.u16 [%rd2], %rs209;
ld.shared.u64 %rd331, [%rd171+24];
st.local.u64 [%rd2+8], %rd331;
mov.u64 %rd595, %rd176;
mov.u64 %rd617, %rd173;

BB79_170:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd584, %rd126;
@%p118 bra BB79_173;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd606, %rd123;
@%p120 bra BB79_173;

ld.local.u16 %rs211, [%rd2];
ld.local.u16 %rs212, [%rd1];

	{ cvt.f32.f16 %f69, %rs211;}


	
	{ cvt.f32.f16 %f70, %rs212;}


	setp.leu.f32	%p136, %f69, %f70;

BB79_173:
selp.b64	%rd333, %rd1, %rd2, %p136;
ld.local.u16 %rs55, [%rd333];
ld.local.u64 %rd183, [%rd333+8];
@%p136 bra BB79_175;
bra.uni BB79_174;

BB79_175:
ld.shared.u16 %rs214, [%rd617+16];
st.local.u16 [%rd1], %rs214;
ld.shared.u64 %rd335, [%rd617+24];
st.local.u64 [%rd1+8], %rd335;
bra.uni BB79_176;

BB79_174:
ld.shared.u16 %rs213, [%rd595+16];
st.local.u16 [%rd2], %rs213;
ld.shared.u64 %rd334, [%rd595+24];
st.local.u64 [%rd2+8], %rd334;

BB79_176:
setp.eq.s32	%p15, %r6, 0;
bar.sync 0;
@%p15 bra BB79_178;

st.shared.u16 [%rd35], %rs49;
st.shared.u64 [%rd35+8], %rd127;

BB79_178:
setp.lt.u32	%p121, %r6, 2;
@%p121 bra BB79_180;

st.shared.u16 [%rd35+16], %rs50;
st.shared.u64 [%rd35+24], %rd138;

BB79_180:
setp.lt.u32	%p122, %r6, 3;
@%p122 bra BB79_182;

st.shared.u16 [%rd35+32], %rs51;
st.shared.u64 [%rd35+40], %rd147;

BB79_182:
setp.lt.u32	%p123, %r6, 4;
@%p123 bra BB79_184;

st.shared.u16 [%rd35+48], %rs52;
st.shared.u64 [%rd35+56], %rd156;

BB79_184:
setp.lt.u32	%p124, %r6, 5;
@%p124 bra BB79_186;

st.shared.u16 [%rd35+64], %rs53;
st.shared.u64 [%rd35+72], %rd165;

BB79_186:
setp.lt.u32	%p125, %r6, 6;
@%p125 bra BB79_188;

st.shared.u16 [%rd35+80], %rs54;
st.shared.u64 [%rd35+88], %rd174;

BB79_188:
setp.lt.u32	%p126, %r6, 7;
@%p126 bra BB79_190;

st.shared.u16 [%rd35+96], %rs55;
st.shared.u64 [%rd35+104], %rd183;

BB79_190:
bar.sync 0;
shl.b32 %r79, %r79, 1;
setp.lt.u32	%p127, %r79, 257;
@%p127 bra BB79_131;

setp.ge.u32	%p128, %r82, %r1;
@%p128 bra BB79_193;

BB79_192:
cvt.u64.u32	%rd336, %r82;
add.s64 %rd337, %rd336, %rd190;
shl.b64 %rd338, %rd337, 1;
add.s64 %rd339, %rd117, %rd338;
shl.b64 %rd340, %rd337, 3;
add.s64 %rd341, %rd118, %rd340;
mul.wide.u32 %rd342, %r82, 16;
add.s64 %rd344, %rd236, %rd342;
ld.shared.u16 %rs215, [%rd344];
st.global.u16 [%rd339], %rs215;
ld.shared.u64 %rd345, [%rd344+8];
st.global.u64 [%rd341], %rd345;
add.s32 %r82, %r82, 256;
setp.lt.u32	%p129, %r82, %r1;
@%p129 bra BB79_192;

BB79_193:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot80[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<174>;
.reg .f32 %f<17>;
.reg .b32 %r<95>;
.reg .b64 %rd<417>;


mov.u64 %rd416, __local_depot80;
cvta.local.u64 %SP, %rd416;
ld.param.u64 %rd141, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0+24];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0];
ld.param.u64 %rd142, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0+56];
ld.param.u64 %rd143, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0+64];
ld.param.u64 %rd140, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0+32];
ld.param.u64 %rd139, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0+16];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd138;
cvta.to.global.u64 %rd2, %rd139;
cvta.to.global.u64 %rd144, %rd140;
cvta.to.global.u64 %rd3, %rd143;
mov.u32 %r34, %ctaid.x;
cvt.u64.u32	%rd145, %r34;
mul.lo.s64 %rd4, %rd145, %rd142;
mul.wide.u32 %rd146, %r34, 4;
add.s64 %rd147, %rd144, %rd146;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd147];
ld.global.u32 %r36, [%rd147+4];
add.s32 %r37, %r3, %r36;
min.s32 %r91, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r90, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB80_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r91, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r90, %r48, %r5;

BB80_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r90, %r7;
sub.s32 %r14, %r91, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r94, %tid.x;
cvt.u64.u32	%rd148, %r94;
cvt.u64.u32	%rd149, %r49;
add.s64 %rd150, %rd148, %rd149;
shl.b64 %rd151, %rd150, 1;
add.s64 %rd5, %rd1, %rd151;
shl.b64 %rd152, %rd150, 3;
add.s64 %rd6, %rd2, %rd152;
@%p16 bra BB80_17;
bra.uni BB80_3;

BB80_17:
ld.global.u16 %rs130, [%rd5];
ld.global.u64 %rd347, [%rd6];
ld.global.u16 %rs131, [%rd5+512];
ld.global.u64 %rd348, [%rd6+2048];
ld.global.u16 %rs133, [%rd5+1024];
ld.global.u64 %rd350, [%rd6+4096];
ld.global.u16 %rs134, [%rd5+1536];
ld.global.u64 %rd351, [%rd6+6144];
ld.global.u16 %rs136, [%rd5+2048];
ld.global.u64 %rd352, [%rd6+8192];
ld.global.u16 %rs135, [%rd5+2560];
ld.global.u64 %rd349, [%rd6+10240];
ld.global.u16 %rs132, [%rd5+3072];
ld.global.u64 %rd346, [%rd6+12288];
bra.uni BB80_18;

BB80_3:
mov.u16 %rs63, 0;
mov.u64 %rd153, 0;
setp.ge.u32	%p17, %r94, %r14;
mov.u64 %rd358, %rd153;
mov.u16 %rs142, %rs63;
@%p17 bra BB80_5;

ld.global.u16 %rs1, [%rd5];
ld.global.u64 %rd7, [%rd6];
mov.u64 %rd358, %rd7;
mov.u16 %rs142, %rs1;

BB80_5:
mov.u16 %rs118, %rs142;
mov.u16 %rs130, %rs118;
mov.u64 %rd334, %rd358;
mov.u64 %rd347, %rd334;
add.s32 %r50, %r94, 256;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd357, %rd153;
mov.u16 %rs141, %rs63;
@%p18 bra BB80_7;

ld.global.u16 %rs141, [%rd5+512];
ld.global.u64 %rd357, [%rd6+2048];

BB80_7:
mov.u16 %rs131, %rs141;
mov.u64 %rd348, %rd357;
add.s32 %r51, %r94, 512;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd356, %rd153;
mov.u16 %rs140, %rs63;
@%p19 bra BB80_9;

ld.global.u16 %rs140, [%rd5+1024];
ld.global.u64 %rd356, [%rd6+4096];

BB80_9:
mov.u16 %rs133, %rs140;
mov.u64 %rd350, %rd356;
add.s32 %r52, %r94, 768;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd355, %rd153;
mov.u16 %rs139, %rs63;
@%p20 bra BB80_11;

ld.global.u16 %rs139, [%rd5+1536];
ld.global.u64 %rd355, [%rd6+6144];

BB80_11:
mov.u16 %rs134, %rs139;
mov.u64 %rd351, %rd355;
add.s32 %r53, %r94, 1024;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd354, %rd153;
mov.u16 %rs138, %rs63;
@%p21 bra BB80_13;

ld.global.u16 %rs138, [%rd5+2048];
ld.global.u64 %rd354, [%rd6+8192];

BB80_13:
mov.u16 %rs136, %rs138;
mov.u64 %rd352, %rd354;
add.s32 %r54, %r94, 1280;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd353, %rd153;
mov.u16 %rs137, %rs63;
@%p22 bra BB80_15;

ld.global.u16 %rs137, [%rd5+2560];
ld.global.u64 %rd353, [%rd6+10240];

BB80_15:
mov.u16 %rs135, %rs137;
mov.u64 %rd349, %rd353;
add.s32 %r55, %r94, 1536;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd346, %rd153;
mov.u16 %rs132, %rs63;
@%p23 bra BB80_18;

ld.global.u16 %rs132, [%rd5+3072];
ld.global.u64 %rd346, [%rd6+12288];

BB80_18:
add.s64 %rd161, %rd148, %rd4;
shl.b64 %rd162, %rd161, 4;
add.s64 %rd34, %rd3, %rd162;
@%p16 bra BB80_33;
bra.uni BB80_19;

BB80_33:
st.global.u16 [%rd34], %rs130;
st.global.u16 [%rd34+4096], %rs131;
st.global.u16 [%rd34+8192], %rs133;
st.global.u16 [%rd34+12288], %rs134;
st.global.u16 [%rd34+16384], %rs136;
st.global.u16 [%rd34+20480], %rs135;
st.global.u16 [%rd34+24576], %rs132;
st.global.u64 [%rd34+8], %rd347;
st.global.u64 [%rd34+4104], %rd348;
st.global.u64 [%rd34+8200], %rd350;
st.global.u64 [%rd34+12296], %rd351;
st.global.u64 [%rd34+16392], %rd352;
st.global.u64 [%rd34+20488], %rd349;
bra.uni BB80_34;

BB80_19:
setp.ge.u32	%p25, %r94, %r14;
@%p25 bra BB80_21;

st.global.u16 [%rd34], %rs130;
st.global.u64 [%rd34+8], %rd347;

BB80_21:
add.s32 %r59, %r94, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB80_23;

st.global.u16 [%rd34+4096], %rs131;
st.global.u64 [%rd34+4104], %rd348;

BB80_23:
add.s32 %r61, %r94, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB80_25;

st.global.u16 [%rd34+8192], %rs133;
st.global.u64 [%rd34+8200], %rd350;

BB80_25:
add.s32 %r63, %r94, 768;
setp.ge.u32	%p28, %r63, %r14;
@%p28 bra BB80_27;

st.global.u16 [%rd34+12288], %rs134;
st.global.u64 [%rd34+12296], %rd351;

BB80_27:
add.s32 %r65, %r94, 1024;
setp.ge.u32	%p29, %r65, %r14;
@%p29 bra BB80_29;

st.global.u16 [%rd34+16384], %rs136;
st.global.u64 [%rd34+16392], %rd352;

BB80_29:
add.s32 %r67, %r94, 1280;
setp.ge.u32	%p30, %r67, %r14;
@%p30 bra BB80_31;

st.global.u16 [%rd34+20480], %rs135;
st.global.u64 [%rd34+20488], %rd349;

BB80_31:
add.s32 %r69, %r94, 1536;
setp.ge.u32	%p31, %r69, %r14;
@%p31 bra BB80_35;

st.global.u16 [%rd34+24576], %rs132;

BB80_34:
st.global.u64 [%rd34+24584], %rd346;

BB80_35:
cvt.u64.u32	%rd163, %r7;
cvt.u64.u32	%rd35, %r14;
add.s64 %rd36, %rd35, %rd4;
add.s64 %rd165, %rd148, %rd163;
shl.b64 %rd166, %rd165, 1;
add.s64 %rd37, %rd1, %rd166;
shl.b64 %rd167, %rd165, 3;
add.s64 %rd38, %rd2, %rd167;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB80_50;
bra.uni BB80_36;

BB80_50:
ld.global.u16 %rs161, [%rd37];
ld.global.u64 %rd378, [%rd38];
ld.global.u16 %rs162, [%rd37+512];
ld.global.u64 %rd379, [%rd38+2048];
ld.global.u16 %rs164, [%rd37+1024];
ld.global.u64 %rd381, [%rd38+4096];
ld.global.u16 %rs165, [%rd37+1536];
ld.global.u64 %rd382, [%rd38+6144];
ld.global.u16 %rs167, [%rd37+2048];
ld.global.u64 %rd383, [%rd38+8192];
ld.global.u16 %rs166, [%rd37+2560];
ld.global.u64 %rd380, [%rd38+10240];
ld.global.u16 %rs163, [%rd37+3072];
ld.global.u64 %rd377, [%rd38+12288];
bra.uni BB80_51;

BB80_36:
mov.u16 %rs70, 0;
mov.u64 %rd168, 0;
setp.ge.u32	%p33, %r94, %r13;
mov.u64 %rd389, %rd168;
mov.u16 %rs173, %rs70;
@%p33 bra BB80_38;

ld.global.u16 %rs28, [%rd37];
ld.global.u64 %rd39, [%rd38];
mov.u64 %rd389, %rd39;
mov.u16 %rs173, %rs28;

BB80_38:
mov.u16 %rs149, %rs173;
mov.u16 %rs161, %rs149;
mov.u64 %rd365, %rd389;
mov.u64 %rd378, %rd365;
add.s32 %r70, %r94, 256;
setp.ge.u32	%p34, %r70, %r13;
mov.u64 %rd388, %rd168;
mov.u16 %rs172, %rs70;
@%p34 bra BB80_40;

ld.global.u16 %rs172, [%rd37+512];
ld.global.u64 %rd388, [%rd38+2048];

BB80_40:
mov.u16 %rs162, %rs172;
mov.u64 %rd379, %rd388;
add.s32 %r71, %r94, 512;
setp.ge.u32	%p35, %r71, %r13;
mov.u64 %rd387, %rd168;
mov.u16 %rs171, %rs70;
@%p35 bra BB80_42;

ld.global.u16 %rs171, [%rd37+1024];
ld.global.u64 %rd387, [%rd38+4096];

BB80_42:
mov.u16 %rs164, %rs171;
mov.u64 %rd381, %rd387;
add.s32 %r72, %r94, 768;
setp.ge.u32	%p36, %r72, %r13;
mov.u64 %rd386, %rd168;
mov.u16 %rs170, %rs70;
@%p36 bra BB80_44;

ld.global.u16 %rs170, [%rd37+1536];
ld.global.u64 %rd386, [%rd38+6144];

BB80_44:
mov.u16 %rs165, %rs170;
mov.u64 %rd382, %rd386;
add.s32 %r73, %r94, 1024;
setp.ge.u32	%p37, %r73, %r13;
mov.u64 %rd385, %rd168;
mov.u16 %rs169, %rs70;
@%p37 bra BB80_46;

ld.global.u16 %rs169, [%rd37+2048];
ld.global.u64 %rd385, [%rd38+8192];

BB80_46:
mov.u16 %rs167, %rs169;
mov.u64 %rd383, %rd385;
add.s32 %r74, %r94, 1280;
setp.ge.u32	%p38, %r74, %r13;
mov.u64 %rd384, %rd168;
mov.u16 %rs168, %rs70;
@%p38 bra BB80_48;

ld.global.u16 %rs168, [%rd37+2560];
ld.global.u64 %rd384, [%rd38+10240];

BB80_48:
mov.u16 %rs166, %rs168;
mov.u64 %rd380, %rd384;
add.s32 %r75, %r94, 1536;
setp.ge.u32	%p39, %r75, %r13;
mov.u64 %rd377, %rd168;
mov.u16 %rs163, %rs70;
@%p39 bra BB80_51;

ld.global.u16 %rs163, [%rd37+3072];
ld.global.u64 %rd377, [%rd38+12288];

BB80_51:
add.s64 %rd176, %rd148, %rd36;
shl.b64 %rd177, %rd176, 4;
add.s64 %rd66, %rd3, %rd177;
@%p32 bra BB80_66;
bra.uni BB80_52;

BB80_66:
st.global.u16 [%rd66], %rs161;
st.global.u16 [%rd66+4096], %rs162;
st.global.u16 [%rd66+8192], %rs164;
st.global.u16 [%rd66+12288], %rs165;
st.global.u16 [%rd66+16384], %rs167;
st.global.u16 [%rd66+20480], %rs166;
st.global.u16 [%rd66+24576], %rs163;
st.global.u64 [%rd66+8], %rd378;
st.global.u64 [%rd66+4104], %rd379;
st.global.u64 [%rd66+8200], %rd381;
st.global.u64 [%rd66+12296], %rd382;
st.global.u64 [%rd66+16392], %rd383;
st.global.u64 [%rd66+20488], %rd380;
bra.uni BB80_67;

BB80_52:
setp.ge.u32	%p41, %r94, %r13;
@%p41 bra BB80_54;

st.global.u16 [%rd66], %rs161;
st.global.u64 [%rd66+8], %rd378;

BB80_54:
add.s32 %r76, %r94, 256;
setp.ge.u32	%p42, %r76, %r13;
@%p42 bra BB80_56;

st.global.u16 [%rd66+4096], %rs162;
st.global.u64 [%rd66+4104], %rd379;

BB80_56:
add.s32 %r77, %r94, 512;
setp.ge.u32	%p43, %r77, %r13;
@%p43 bra BB80_58;

st.global.u16 [%rd66+8192], %rs164;
st.global.u64 [%rd66+8200], %rd381;

BB80_58:
add.s32 %r78, %r94, 768;
setp.ge.u32	%p44, %r78, %r13;
@%p44 bra BB80_60;

st.global.u16 [%rd66+12288], %rs165;
st.global.u64 [%rd66+12296], %rd382;

BB80_60:
add.s32 %r79, %r94, 1024;
setp.ge.u32	%p45, %r79, %r13;
@%p45 bra BB80_62;

st.global.u16 [%rd66+16384], %rs167;
st.global.u64 [%rd66+16392], %rd383;

BB80_62:
add.s32 %r80, %r94, 1280;
setp.ge.u32	%p46, %r80, %r13;
@%p46 bra BB80_64;

st.global.u16 [%rd66+20480], %rs166;
st.global.u64 [%rd66+20488], %rd380;

BB80_64:
add.s32 %r81, %r94, 1536;
setp.ge.u32	%p47, %r81, %r13;
@%p47 bra BB80_68;

st.global.u16 [%rd66+24576], %rs163;

BB80_67:
st.global.u64 [%rd66+24584], %rd377;

BB80_68:
bar.sync 0;
mul.lo.s32 %r19, %r94, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r82, %r21, %r13;
selp.b32	%r93, 0, %r82, %p48;
min.u32 %r92, %r14, %r21;
setp.ge.u32	%p49, %r93, %r92;
@%p49 bra BB80_71;

add.s32 %r24, %r21, -1;

BB80_70:
add.s32 %r83, %r92, %r93;
shr.u32 %r84, %r83, 1;
sub.s32 %r85, %r24, %r84;
cvt.u64.u32	%rd178, %r85;
add.s64 %rd179, %rd178, %rd36;
cvt.u64.u32	%rd180, %r84;
add.s64 %rd181, %rd180, %rd4;
shl.b64 %rd182, %rd179, 4;
add.s64 %rd183, %rd3, %rd182;
ld.global.u16 %rs77, [%rd183];
shl.b64 %rd184, %rd181, 4;
add.s64 %rd185, %rd3, %rd184;
ld.global.u16 %rs78, [%rd185];

	{ cvt.f32.f16 %f1, %rs77;}


	
	{ cvt.f32.f16 %f2, %rs78;}


	setp.gt.f32	%p50, %f1, %f2;
add.s32 %r86, %r84, 1;
selp.b32	%r93, %r93, %r86, %p50;
selp.b32	%r92, %r84, %r92, %p50;
setp.lt.u32	%p51, %r93, %r92;
@%p51 bra BB80_70;

BB80_71:
cvt.u64.u32	%rd187, %r93;
add.s64 %rd67, %rd187, %rd4;
shl.b64 %rd188, %rd67, 4;
add.s64 %rd69, %rd3, %rd188;
mov.u64 %rd404, %rd69;
shl.b64 %rd189, %rd36, 4;
add.s64 %rd70, %rd3, %rd189;
sub.s32 %r87, %r21, %r93;
cvt.u64.u32	%rd190, %r87;
add.s64 %rd71, %rd36, %rd190;
shl.b64 %rd191, %rd71, 4;
add.s64 %rd73, %rd3, %rd191;
mov.u64 %rd392, %rd73;
cvt.u64.u32	%rd192, %r13;
add.s64 %rd193, %rd192, %rd4;
add.s64 %rd194, %rd193, %rd35;
shl.b64 %rd195, %rd194, 4;
add.s64 %rd74, %rd3, %rd195;
add.u64 %rd196, %SP, 0;
cvta.to.local.u64 %rd75, %rd196;
mov.u64 %rd390, 0;
mov.pred %p52, 0;
@%p52 bra BB80_73;

BB80_72:
add.s64 %rd197, %rd75, %rd390;
mov.u16 %rs79, 0;
st.local.u8 [%rd197], %rs79;
add.s64 %rd390, %rd390, 1;
setp.lt.u64	%p53, %rd390, 16;
@%p53 bra BB80_72;

BB80_73:
ld.global.u16 %rs80, [%rd69];
ld.global.u64 %rd199, [%rd69+8];
st.local.u64 [%rd75+8], %rd199;
st.local.u16 [%rd75], %rs80;
add.u64 %rd202, %SP, 16;
cvta.to.local.u64 %rd78, %rd202;
mov.u64 %rd391, 0;
@%p52 bra BB80_75;

BB80_74:
add.s64 %rd203, %rd78, %rd391;
mov.u16 %rs81, 0;
st.local.u8 [%rd203], %rs81;
add.s64 %rd391, %rd391, 1;
setp.lt.u64	%p55, %rd391, 16;
@%p55 bra BB80_74;

BB80_75:
ld.global.u16 %rs82, [%rd73];
ld.global.u64 %rd204, [%rd73+8];
st.local.u64 [%rd78+8], %rd204;
st.local.u16 [%rd78], %rs82;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd73, %rd74;
@%p57 bra BB80_78;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd69, %rd70;
@%p59 bra BB80_78;

ld.local.u16 %rs83, [%rd78];
ld.local.u16 %rs84, [%rd75];

	{ cvt.f32.f16 %f3, %rs83;}


	
	{ cvt.f32.f16 %f4, %rs84;}


	setp.leu.f32	%p86, %f3, %f4;

BB80_78:
selp.b64	%rd215, %rd75, %rd78, %p86;
ld.local.u16 %rs55, [%rd215];
ld.local.u64 %rd81, [%rd215+8];
@%p86 bra BB80_80;
bra.uni BB80_79;

BB80_80:
add.s64 %rd222, %rd188, %rd3;
add.s64 %rd404, %rd222, 16;
mov.u64 %rd85, %rd404;
ld.global.u16 %rs86, [%rd69+16];
st.local.u16 [%rd75], %rs86;
ld.global.u64 %rd225, [%rd69+24];
st.local.u64 [%rd75+8], %rd225;
mov.u64 %rd403, %rd73;
mov.u64 %rd415, %rd85;
bra.uni BB80_81;

BB80_79:
add.s64 %rd217, %rd191, %rd3;
add.s64 %rd392, %rd217, 16;
mov.u64 %rd83, %rd392;
ld.global.u16 %rs85, [%rd73+16];
st.local.u16 [%rd78], %rs85;
ld.global.u64 %rd220, [%rd73+24];
st.local.u64 [%rd78+8], %rd220;
mov.u64 %rd403, %rd83;
mov.u64 %rd415, %rd69;

BB80_81:
mov.u64 %rd89, %rd415;
mov.u64 %rd87, %rd403;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd392, %rd74;
@%p61 bra BB80_84;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd404, %rd70;
@%p63 bra BB80_84;

ld.local.u16 %rs87, [%rd78];
ld.local.u16 %rs88, [%rd75];

	{ cvt.f32.f16 %f5, %rs87;}


	
	{ cvt.f32.f16 %f6, %rs88;}


	setp.leu.f32	%p87, %f5, %f6;

BB80_84:
selp.b64	%rd234, %rd75, %rd78, %p87;
ld.local.u16 %rs56, [%rd234];
ld.local.u64 %rd90, [%rd234+8];
@%p87 bra BB80_86;
bra.uni BB80_85;

BB80_86:
add.s64 %rd404, %rd404, 16;
add.s64 %rd94, %rd89, 16;
ld.global.u16 %rs90, [%rd89+16];
st.local.u16 [%rd75], %rs90;
ld.global.u64 %rd240, [%rd89+24];
st.local.u64 [%rd75+8], %rd240;
mov.u64 %rd402, %rd87;
mov.u64 %rd414, %rd94;
bra.uni BB80_87;

BB80_85:
add.s64 %rd392, %rd392, 16;
add.s64 %rd92, %rd87, 16;
ld.global.u16 %rs89, [%rd87+16];
st.local.u16 [%rd78], %rs89;
ld.global.u64 %rd237, [%rd87+24];
st.local.u64 [%rd78+8], %rd237;
mov.u64 %rd402, %rd92;
mov.u64 %rd414, %rd89;

BB80_87:
mov.u64 %rd98, %rd414;
mov.u64 %rd96, %rd402;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd392, %rd74;
@%p65 bra BB80_90;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd404, %rd70;
@%p67 bra BB80_90;

ld.local.u16 %rs91, [%rd78];
ld.local.u16 %rs92, [%rd75];

	{ cvt.f32.f16 %f7, %rs91;}


	
	{ cvt.f32.f16 %f8, %rs92;}


	setp.leu.f32	%p88, %f7, %f8;

BB80_90:
selp.b64	%rd249, %rd75, %rd78, %p88;
ld.local.u16 %rs57, [%rd249];
ld.local.u64 %rd99, [%rd249+8];
@%p88 bra BB80_92;
bra.uni BB80_91;

BB80_92:
add.s64 %rd404, %rd404, 16;
add.s64 %rd103, %rd98, 16;
ld.global.u16 %rs94, [%rd98+16];
st.local.u16 [%rd75], %rs94;
ld.global.u64 %rd255, [%rd98+24];
st.local.u64 [%rd75+8], %rd255;
mov.u64 %rd401, %rd96;
mov.u64 %rd413, %rd103;
bra.uni BB80_93;

BB80_91:
add.s64 %rd392, %rd392, 16;
add.s64 %rd101, %rd96, 16;
ld.global.u16 %rs93, [%rd96+16];
st.local.u16 [%rd78], %rs93;
ld.global.u64 %rd252, [%rd96+24];
st.local.u64 [%rd78+8], %rd252;
mov.u64 %rd401, %rd101;
mov.u64 %rd413, %rd98;

BB80_93:
mov.u64 %rd107, %rd413;
mov.u64 %rd105, %rd401;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd392, %rd74;
@%p69 bra BB80_96;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd404, %rd70;
@%p71 bra BB80_96;

ld.local.u16 %rs95, [%rd78];
ld.local.u16 %rs96, [%rd75];

	{ cvt.f32.f16 %f9, %rs95;}


	
	{ cvt.f32.f16 %f10, %rs96;}


	setp.leu.f32	%p89, %f9, %f10;

BB80_96:
selp.b64	%rd264, %rd75, %rd78, %p89;
ld.local.u16 %rs58, [%rd264];
ld.local.u64 %rd108, [%rd264+8];
@%p89 bra BB80_98;
bra.uni BB80_97;

BB80_98:
add.s64 %rd404, %rd404, 16;
add.s64 %rd112, %rd107, 16;
ld.global.u16 %rs98, [%rd107+16];
st.local.u16 [%rd75], %rs98;
ld.global.u64 %rd270, [%rd107+24];
st.local.u64 [%rd75+8], %rd270;
mov.u64 %rd400, %rd105;
mov.u64 %rd412, %rd112;
bra.uni BB80_99;

BB80_97:
add.s64 %rd392, %rd392, 16;
add.s64 %rd110, %rd105, 16;
ld.global.u16 %rs97, [%rd105+16];
st.local.u16 [%rd78], %rs97;
ld.global.u64 %rd267, [%rd105+24];
st.local.u64 [%rd78+8], %rd267;
mov.u64 %rd400, %rd110;
mov.u64 %rd412, %rd107;

BB80_99:
mov.u64 %rd116, %rd412;
mov.u64 %rd114, %rd400;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd392, %rd74;
@%p73 bra BB80_102;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd404, %rd70;
@%p75 bra BB80_102;

ld.local.u16 %rs99, [%rd78];
ld.local.u16 %rs100, [%rd75];

	{ cvt.f32.f16 %f11, %rs99;}


	
	{ cvt.f32.f16 %f12, %rs100;}


	setp.leu.f32	%p90, %f11, %f12;

BB80_102:
selp.b64	%rd279, %rd75, %rd78, %p90;
ld.local.u16 %rs59, [%rd279];
ld.local.u64 %rd117, [%rd279+8];
@%p90 bra BB80_104;
bra.uni BB80_103;

BB80_104:
add.s64 %rd404, %rd404, 16;
add.s64 %rd121, %rd116, 16;
ld.global.u16 %rs102, [%rd116+16];
st.local.u16 [%rd75], %rs102;
ld.global.u64 %rd285, [%rd116+24];
st.local.u64 [%rd75+8], %rd285;
mov.u64 %rd399, %rd114;
mov.u64 %rd411, %rd121;
bra.uni BB80_105;

BB80_103:
add.s64 %rd392, %rd392, 16;
add.s64 %rd119, %rd114, 16;
ld.global.u16 %rs101, [%rd114+16];
st.local.u16 [%rd78], %rs101;
ld.global.u64 %rd282, [%rd114+24];
st.local.u64 [%rd78+8], %rd282;
mov.u64 %rd399, %rd119;
mov.u64 %rd411, %rd116;

BB80_105:
mov.u64 %rd125, %rd411;
mov.u64 %rd123, %rd399;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd392, %rd74;
@%p77 bra BB80_108;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd404, %rd70;
@%p79 bra BB80_108;

ld.local.u16 %rs103, [%rd78];
ld.local.u16 %rs104, [%rd75];

	{ cvt.f32.f16 %f13, %rs103;}


	
	{ cvt.f32.f16 %f14, %rs104;}


	setp.leu.f32	%p91, %f13, %f14;

BB80_108:
selp.b64	%rd294, %rd75, %rd78, %p91;
ld.local.u16 %rs60, [%rd294];
ld.local.u64 %rd126, [%rd294+8];
@%p91 bra BB80_110;
bra.uni BB80_109;

BB80_110:
add.s64 %rd404, %rd404, 16;
add.s64 %rd130, %rd125, 16;
ld.global.u16 %rs106, [%rd125+16];
st.local.u16 [%rd75], %rs106;
ld.global.u64 %rd300, [%rd125+24];
st.local.u64 [%rd75+8], %rd300;
mov.u64 %rd398, %rd123;
mov.u64 %rd410, %rd130;
bra.uni BB80_111;

BB80_109:
add.s64 %rd392, %rd392, 16;
add.s64 %rd128, %rd123, 16;
ld.global.u16 %rs105, [%rd123+16];
st.local.u16 [%rd78], %rs105;
ld.global.u64 %rd297, [%rd123+24];
st.local.u64 [%rd78+8], %rd297;
mov.u64 %rd398, %rd128;
mov.u64 %rd410, %rd125;

BB80_111:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd392, %rd74;
mov.pred %p92, %p80;
@%p81 bra BB80_114;

setp.ge.u64	%p83, %rd404, %rd70;
mov.pred %p92, %p52;
@%p83 bra BB80_114;

ld.local.u16 %rs107, [%rd78];
ld.local.u16 %rs108, [%rd75];

	{ cvt.f32.f16 %f15, %rs107;}


	
	{ cvt.f32.f16 %f16, %rs108;}


	setp.leu.f32	%p92, %f15, %f16;

BB80_114:
selp.b64	%rd309, %rd75, %rd78, %p92;
ld.local.u16 %rs61, [%rd309];
ld.local.u64 %rd135, [%rd309+8];
@%p92 bra BB80_116;
bra.uni BB80_115;

BB80_116:
ld.global.u16 %rs110, [%rd410+16];
st.local.u16 [%rd75], %rs110;
ld.global.u64 %rd315, [%rd410+24];
st.local.u64 [%rd75+8], %rd315;
bra.uni BB80_117;

BB80_115:
ld.global.u16 %rs109, [%rd398+16];
st.local.u16 [%rd78], %rs109;
ld.global.u64 %rd312, [%rd398+24];
st.local.u64 [%rd78+8], %rd312;

BB80_117:
cvta.to.global.u64 %rd136, %rd141;
bar.sync 0;
cvt.u64.u32	%rd316, %r19;
add.s64 %rd317, %rd316, %rd4;
shl.b64 %rd318, %rd317, 4;
add.s64 %rd319, %rd3, %rd318;
st.global.u16 [%rd319], %rs55;
st.global.u16 [%rd319+16], %rs56;
st.global.u16 [%rd319+32], %rs57;
st.global.u16 [%rd319+48], %rs58;
st.global.u16 [%rd319+64], %rs59;
st.global.u16 [%rd319+80], %rs60;
st.global.u16 [%rd319+96], %rs61;
st.global.u64 [%rd319+8], %rd81;
st.global.u64 [%rd319+24], %rd90;
st.global.u64 [%rd319+40], %rd99;
st.global.u64 [%rd319+56], %rd108;
st.global.u64 [%rd319+72], %rd117;
st.global.u64 [%rd319+88], %rd126;
st.global.u64 [%rd319+104], %rd135;
bar.sync 0;
mul.lo.s32 %r89, %r34, 1792;
cvt.u64.u32	%rd137, %r89;
setp.ge.u32	%p84, %r94, %r20;
@%p84 bra BB80_119;

BB80_118:
cvt.u64.u32	%rd320, %r94;
add.s64 %rd321, %rd320, %rd137;
add.s64 %rd322, %rd320, %rd4;
shl.b64 %rd323, %rd321, 4;
add.s64 %rd324, %rd136, %rd323;
shl.b64 %rd325, %rd322, 4;
add.s64 %rd326, %rd3, %rd325;
ld.global.u16 %rs111, [%rd326];
st.global.u16 [%rd324], %rs111;
ld.global.u64 %rd327, [%rd326+8];
st.global.u64 [%rd324+8], %rd327;
add.s32 %r94, %r94, 256;
setp.lt.u32	%p85, %r94, %r20;
@%p85 bra BB80_118;

BB80_119:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot81[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<187>;
.reg .f32 %f<17>;
.reg .b32 %r<102>;
.reg .b64 %rd<421>;


mov.u64 %rd420, __local_depot81;
cvta.local.u64 %SP, %rd420;
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0+24];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0];
ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0+32];
ld.param.u64 %rd133, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0+16];
ld.param.u64 %rd132, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd132;
cvta.to.global.u64 %rd2, %rd133;
cvta.to.global.u64 %rd136, %rd134;
mov.u32 %r34, %ctaid.x;
mul.wide.u32 %rd137, %r34, 4;
add.s64 %rd138, %rd136, %rd137;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd138];
ld.global.u32 %r36, [%rd138+4];
add.s32 %r37, %r3, %r36;
min.s32 %r98, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r97, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB81_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r98, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r97, %r48, %r5;

BB81_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r97, %r7;
sub.s32 %r14, %r98, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r101, %tid.x;
cvt.u64.u32	%rd139, %r101;
cvt.u64.u32	%rd140, %r49;
add.s64 %rd141, %rd139, %rd140;
shl.b64 %rd142, %rd141, 1;
add.s64 %rd3, %rd1, %rd142;
shl.b64 %rd143, %rd141, 3;
add.s64 %rd4, %rd2, %rd143;
@%p16 bra BB81_17;
bra.uni BB81_3;

BB81_17:
ld.global.u16 %rs143, [%rd3];
ld.global.u64 %rd353, [%rd4];
ld.global.u16 %rs144, [%rd3+512];
ld.global.u64 %rd354, [%rd4+2048];
ld.global.u16 %rs146, [%rd3+1024];
ld.global.u64 %rd356, [%rd4+4096];
ld.global.u16 %rs147, [%rd3+1536];
ld.global.u64 %rd357, [%rd4+6144];
ld.global.u16 %rs149, [%rd3+2048];
ld.global.u64 %rd358, [%rd4+8192];
ld.global.u16 %rs148, [%rd3+2560];
ld.global.u64 %rd355, [%rd4+10240];
ld.global.u16 %rs145, [%rd3+3072];
ld.global.u64 %rd352, [%rd4+12288];
bra.uni BB81_18;

BB81_3:
mov.u16 %rs78, 0;
mov.u64 %rd144, 0;
setp.ge.u32	%p17, %r101, %r14;
mov.u64 %rd364, %rd144;
mov.u16 %rs155, %rs78;
@%p17 bra BB81_5;

ld.global.u16 %rs1, [%rd3];
ld.global.u64 %rd5, [%rd4];
mov.u64 %rd364, %rd5;
mov.u16 %rs155, %rs1;

BB81_5:
mov.u16 %rs131, %rs155;
mov.u16 %rs143, %rs131;
mov.u64 %rd340, %rd364;
mov.u64 %rd353, %rd340;
add.s32 %r50, %r101, 256;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd363, %rd144;
mov.u16 %rs154, %rs78;
@%p18 bra BB81_7;

ld.global.u16 %rs154, [%rd3+512];
ld.global.u64 %rd363, [%rd4+2048];

BB81_7:
mov.u16 %rs144, %rs154;
mov.u64 %rd354, %rd363;
add.s32 %r51, %r101, 512;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd362, %rd144;
mov.u16 %rs153, %rs78;
@%p19 bra BB81_9;

ld.global.u16 %rs153, [%rd3+1024];
ld.global.u64 %rd362, [%rd4+4096];

BB81_9:
mov.u16 %rs146, %rs153;
mov.u64 %rd356, %rd362;
add.s32 %r52, %r101, 768;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd361, %rd144;
mov.u16 %rs152, %rs78;
@%p20 bra BB81_11;

ld.global.u16 %rs152, [%rd3+1536];
ld.global.u64 %rd361, [%rd4+6144];

BB81_11:
mov.u16 %rs147, %rs152;
mov.u64 %rd357, %rd361;
add.s32 %r53, %r101, 1024;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd360, %rd144;
mov.u16 %rs151, %rs78;
@%p21 bra BB81_13;

ld.global.u16 %rs151, [%rd3+2048];
ld.global.u64 %rd360, [%rd4+8192];

BB81_13:
mov.u16 %rs149, %rs151;
mov.u64 %rd358, %rd360;
add.s32 %r54, %r101, 1280;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd359, %rd144;
mov.u16 %rs150, %rs78;
@%p22 bra BB81_15;

ld.global.u16 %rs150, [%rd3+2560];
ld.global.u64 %rd359, [%rd4+10240];

BB81_15:
mov.u16 %rs148, %rs150;
mov.u64 %rd355, %rd359;
add.s32 %r55, %r101, 1536;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd352, %rd144;
mov.u16 %rs145, %rs78;
@%p23 bra BB81_18;

ld.global.u16 %rs145, [%rd3+3072];
ld.global.u64 %rd352, [%rd4+12288];

BB81_18:
@%p16 bra BB81_33;
bra.uni BB81_19;

BB81_33:
mov.u32 %r76, %tid.x;
mul.wide.u32 %rd172, %r76, 16;
mov.u64 %rd173, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd174, %rd173, %rd172;
st.shared.u16 [%rd174], %rs143;
st.shared.u16 [%rd174+4096], %rs144;
st.shared.u16 [%rd174+8192], %rs146;
st.shared.u16 [%rd174+12288], %rs147;
st.shared.u16 [%rd174+16384], %rs149;
st.shared.u16 [%rd174+20480], %rs148;
st.shared.u16 [%rd174+24576], %rs145;
st.shared.u64 [%rd174+8], %rd353;
st.shared.u64 [%rd174+4104], %rd354;
st.shared.u64 [%rd174+8200], %rd356;
st.shared.u64 [%rd174+12296], %rd357;
st.shared.u64 [%rd174+16392], %rd358;
st.shared.u64 [%rd174+20488], %rd355;
st.shared.u64 [%rd174+24584], %rd352;
bra.uni BB81_34;

BB81_19:
setp.ge.u32	%p25, %r101, %r14;
@%p25 bra BB81_21;

mul.wide.u32 %rd151, %r101, 16;
mov.u64 %rd152, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd153, %rd152, %rd151;
st.shared.u16 [%rd153], %rs143;
st.shared.u64 [%rd153+8], %rd353;

BB81_21:
add.s32 %r59, %r101, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB81_23;

mul.wide.u32 %rd154, %r101, 16;
mov.u64 %rd155, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd156, %rd155, %rd154;
st.shared.u16 [%rd156+4096], %rs144;
st.shared.u64 [%rd156+4104], %rd354;

BB81_23:
add.s32 %r62, %r101, 512;
setp.ge.u32	%p27, %r62, %r14;
@%p27 bra BB81_25;

mul.wide.u32 %rd157, %r101, 16;
mov.u64 %rd158, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd159, %rd158, %rd157;
st.shared.u16 [%rd159+8192], %rs146;
st.shared.u64 [%rd159+8200], %rd356;

BB81_25:
add.s32 %r65, %r101, 768;
setp.ge.u32	%p28, %r65, %r14;
@%p28 bra BB81_27;

mul.wide.u32 %rd160, %r101, 16;
mov.u64 %rd161, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd162, %rd161, %rd160;
st.shared.u16 [%rd162+12288], %rs147;
st.shared.u64 [%rd162+12296], %rd357;

BB81_27:
add.s32 %r68, %r101, 1024;
setp.ge.u32	%p29, %r68, %r14;
@%p29 bra BB81_29;

mul.wide.u32 %rd163, %r101, 16;
mov.u64 %rd164, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd165, %rd164, %rd163;
st.shared.u16 [%rd165+16384], %rs149;
st.shared.u64 [%rd165+16392], %rd358;

BB81_29:
add.s32 %r71, %r101, 1280;
setp.ge.u32	%p30, %r71, %r14;
@%p30 bra BB81_31;

mul.wide.u32 %rd166, %r101, 16;
mov.u64 %rd167, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd168, %rd167, %rd166;
st.shared.u16 [%rd168+20480], %rs148;
st.shared.u64 [%rd168+20488], %rd355;

BB81_31:
add.s32 %r74, %r101, 1536;
setp.ge.u32	%p31, %r74, %r14;
@%p31 bra BB81_34;

mul.wide.u32 %rd169, %r101, 16;
mov.u64 %rd170, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd171, %rd170, %rd169;
st.shared.u16 [%rd171+24576], %rs145;
st.shared.u64 [%rd171+24584], %rd352;

BB81_34:
cvt.u64.u32	%rd175, %r7;
cvt.u64.u32	%rd32, %r14;
add.s64 %rd177, %rd139, %rd175;
shl.b64 %rd178, %rd177, 1;
add.s64 %rd33, %rd1, %rd178;
shl.b64 %rd179, %rd177, 3;
add.s64 %rd34, %rd2, %rd179;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB81_49;
bra.uni BB81_35;

BB81_49:
ld.global.u16 %rs174, [%rd33];
ld.global.u64 %rd384, [%rd34];
ld.global.u16 %rs175, [%rd33+512];
ld.global.u64 %rd385, [%rd34+2048];
ld.global.u16 %rs177, [%rd33+1024];
ld.global.u64 %rd387, [%rd34+4096];
ld.global.u16 %rs178, [%rd33+1536];
ld.global.u64 %rd388, [%rd34+6144];
ld.global.u16 %rs180, [%rd33+2048];
ld.global.u64 %rd389, [%rd34+8192];
ld.global.u16 %rs179, [%rd33+2560];
ld.global.u64 %rd386, [%rd34+10240];
ld.global.u16 %rs176, [%rd33+3072];
ld.global.u64 %rd383, [%rd34+12288];
bra.uni BB81_50;

BB81_35:
mov.u16 %rs85, 0;
mov.u64 %rd180, 0;
setp.ge.u32	%p33, %r101, %r13;
mov.u64 %rd395, %rd180;
mov.u16 %rs186, %rs85;
@%p33 bra BB81_37;

ld.global.u16 %rs28, [%rd33];
ld.global.u64 %rd35, [%rd34];
mov.u64 %rd395, %rd35;
mov.u16 %rs186, %rs28;

BB81_37:
mov.u16 %rs162, %rs186;
mov.u16 %rs174, %rs162;
mov.u64 %rd371, %rd395;
mov.u64 %rd384, %rd371;
add.s32 %r77, %r101, 256;
setp.ge.u32	%p34, %r77, %r13;
mov.u64 %rd394, %rd180;
mov.u16 %rs185, %rs85;
@%p34 bra BB81_39;

ld.global.u16 %rs185, [%rd33+512];
ld.global.u64 %rd394, [%rd34+2048];

BB81_39:
mov.u16 %rs175, %rs185;
mov.u64 %rd385, %rd394;
add.s32 %r78, %r101, 512;
setp.ge.u32	%p35, %r78, %r13;
mov.u64 %rd393, %rd180;
mov.u16 %rs184, %rs85;
@%p35 bra BB81_41;

ld.global.u16 %rs184, [%rd33+1024];
ld.global.u64 %rd393, [%rd34+4096];

BB81_41:
mov.u16 %rs177, %rs184;
mov.u64 %rd387, %rd393;
add.s32 %r79, %r101, 768;
setp.ge.u32	%p36, %r79, %r13;
mov.u64 %rd392, %rd180;
mov.u16 %rs183, %rs85;
@%p36 bra BB81_43;

ld.global.u16 %rs183, [%rd33+1536];
ld.global.u64 %rd392, [%rd34+6144];

BB81_43:
mov.u16 %rs178, %rs183;
mov.u64 %rd388, %rd392;
add.s32 %r80, %r101, 1024;
setp.ge.u32	%p37, %r80, %r13;
mov.u64 %rd391, %rd180;
mov.u16 %rs182, %rs85;
@%p37 bra BB81_45;

ld.global.u16 %rs182, [%rd33+2048];
ld.global.u64 %rd391, [%rd34+8192];

BB81_45:
mov.u16 %rs180, %rs182;
mov.u64 %rd389, %rd391;
add.s32 %r81, %r101, 1280;
setp.ge.u32	%p38, %r81, %r13;
mov.u64 %rd390, %rd180;
mov.u16 %rs181, %rs85;
@%p38 bra BB81_47;

ld.global.u16 %rs181, [%rd33+2560];
ld.global.u64 %rd390, [%rd34+10240];

BB81_47:
mov.u16 %rs179, %rs181;
mov.u64 %rd386, %rd390;
add.s32 %r82, %r101, 1536;
setp.ge.u32	%p39, %r82, %r13;
mov.u64 %rd383, %rd180;
mov.u16 %rs176, %rs85;
@%p39 bra BB81_50;

ld.global.u16 %rs176, [%rd33+3072];
ld.global.u64 %rd383, [%rd34+12288];

BB81_50:
add.s64 %rd188, %rd139, %rd32;
shl.b64 %rd189, %rd188, 4;
mov.u64 %rd190, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd62, %rd190, %rd189;
@%p32 bra BB81_65;
bra.uni BB81_51;

BB81_65:
st.shared.u16 [%rd62], %rs174;
st.shared.u16 [%rd62+4096], %rs175;
st.shared.u16 [%rd62+8192], %rs177;
st.shared.u16 [%rd62+12288], %rs178;
st.shared.u16 [%rd62+16384], %rs180;
st.shared.u16 [%rd62+20480], %rs179;
st.shared.u16 [%rd62+24576], %rs176;
st.shared.u64 [%rd62+8], %rd384;
st.shared.u64 [%rd62+4104], %rd385;
st.shared.u64 [%rd62+8200], %rd387;
st.shared.u64 [%rd62+12296], %rd388;
st.shared.u64 [%rd62+16392], %rd389;
st.shared.u64 [%rd62+20488], %rd386;
bra.uni BB81_66;

BB81_51:
setp.ge.u32	%p41, %r101, %r13;
@%p41 bra BB81_53;

st.shared.u16 [%rd62], %rs174;
st.shared.u64 [%rd62+8], %rd384;

BB81_53:
add.s32 %r83, %r101, 256;
setp.ge.u32	%p42, %r83, %r13;
@%p42 bra BB81_55;

st.shared.u16 [%rd62+4096], %rs175;
st.shared.u64 [%rd62+4104], %rd385;

BB81_55:
add.s32 %r84, %r101, 512;
setp.ge.u32	%p43, %r84, %r13;
@%p43 bra BB81_57;

st.shared.u16 [%rd62+8192], %rs177;
st.shared.u64 [%rd62+8200], %rd387;

BB81_57:
add.s32 %r85, %r101, 768;
setp.ge.u32	%p44, %r85, %r13;
@%p44 bra BB81_59;

st.shared.u16 [%rd62+12288], %rs178;
st.shared.u64 [%rd62+12296], %rd388;

BB81_59:
add.s32 %r86, %r101, 1024;
setp.ge.u32	%p45, %r86, %r13;
@%p45 bra BB81_61;

st.shared.u16 [%rd62+16384], %rs180;
st.shared.u64 [%rd62+16392], %rd389;

BB81_61:
add.s32 %r87, %r101, 1280;
setp.ge.u32	%p46, %r87, %r13;
@%p46 bra BB81_63;

st.shared.u16 [%rd62+20480], %rs179;
st.shared.u64 [%rd62+20488], %rd386;

BB81_63:
add.s32 %r88, %r101, 1536;
setp.ge.u32	%p47, %r88, %r13;
@%p47 bra BB81_67;

st.shared.u16 [%rd62+24576], %rs176;

BB81_66:
st.shared.u64 [%rd62+24584], %rd383;

BB81_67:
bar.sync 0;
mul.lo.s32 %r19, %r101, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r89, %r21, %r13;
selp.b32	%r100, 0, %r89, %p48;
min.u32 %r99, %r14, %r21;
setp.ge.u32	%p49, %r100, %r99;
@%p49 bra BB81_70;

add.s32 %r24, %r21, -1;

BB81_69:
add.s32 %r90, %r99, %r100;
shr.u32 %r91, %r90, 1;
sub.s32 %r92, %r24, %r91;
cvt.u64.u32	%rd191, %r92;
add.s64 %rd192, %rd191, %rd32;
shl.b64 %rd193, %rd192, 4;
add.s64 %rd195, %rd190, %rd193;
ld.shared.u16 %rs92, [%rd195];
mul.wide.u32 %rd196, %r91, 16;
add.s64 %rd197, %rd190, %rd196;
ld.shared.u16 %rs93, [%rd197];

	{ cvt.f32.f16 %f1, %rs92;}


	
	{ cvt.f32.f16 %f2, %rs93;}


	setp.gt.f32	%p50, %f1, %f2;
add.s32 %r93, %r91, 1;
selp.b32	%r100, %r100, %r93, %p50;
selp.b32	%r99, %r91, %r99, %p50;
setp.lt.u32	%p51, %r100, %r99;
@%p51 bra BB81_69;

BB81_70:
cvt.u64.u32	%rd63, %r100;
mul.wide.u32 %rd198, %r100, 16;
add.s64 %rd66, %rd190, %rd198;
mov.u64 %rd408, %rd66;
shl.b64 %rd200, %rd32, 4;
add.s64 %rd67, %rd190, %rd200;
sub.s32 %r94, %r21, %r100;
cvt.u64.u32	%rd201, %r94;
add.s64 %rd68, %rd201, %rd32;
shl.b64 %rd202, %rd68, 4;
add.s64 %rd71, %rd190, %rd202;
mov.u64 %rd396, %rd71;
cvt.u64.u32	%rd203, %r13;
add.s64 %rd204, %rd32, %rd203;
shl.b64 %rd205, %rd204, 4;
add.s64 %rd72, %rd190, %rd205;
ld.shared.u16 %rs94, [%rd66];
ld.shared.u64 %rd206, [%rd66+8];
add.u64 %rd207, %SP, 0;
cvta.to.local.u64 %rd208, %rd207;
st.local.u64 [%rd208+8], %rd206;
st.local.u16 [%rd208], %rs94;
ld.shared.u16 %rs95, [%rd71];
ld.shared.u64 %rd209, [%rd71+8];
add.u64 %rd210, %SP, 16;
cvta.to.local.u64 %rd211, %rd210;
st.local.u64 [%rd211+8], %rd209;
st.local.u16 [%rd211], %rs95;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd71, %rd72;
@%p53 bra BB81_73;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd66, %rd67;
@%p55 bra BB81_73;

ld.local.u16 %rs96, [%rd211];
ld.local.u16 %rs97, [%rd208];

	{ cvt.f32.f16 %f3, %rs96;}


	
	{ cvt.f32.f16 %f4, %rs97;}


	setp.leu.f32	%p82, %f3, %f4;

BB81_73:
selp.b64	%rd220, %rd208, %rd211, %p82;
ld.local.u16 %rs55, [%rd220];
ld.local.u64 %rd73, [%rd220+8];
@%p82 bra BB81_75;
bra.uni BB81_74;

BB81_75:
mov.u64 %rd407, %rd71;
shl.b64 %rd227, %rd63, 4;
add.s64 %rd229, %rd227, %rd190;
add.s64 %rd408, %rd229, 16;
mov.u64 %rd419, %rd408;
ld.shared.u16 %rs99, [%rd66+16];
st.local.u16 [%rd208], %rs99;
ld.shared.u64 %rd232, [%rd66+24];
st.local.u64 [%rd208+8], %rd232;
bra.uni BB81_76;

BB81_74:
mov.u64 %rd419, %rd66;
add.s64 %rd223, %rd202, %rd190;
add.s64 %rd396, %rd223, 16;
mov.u64 %rd407, %rd396;
ld.shared.u16 %rs98, [%rd71+16];
st.local.u16 [%rd211], %rs98;
ld.shared.u64 %rd226, [%rd71+24];
st.local.u64 [%rd211+8], %rd226;

BB81_76:
mov.u64 %rd83, %rd419;
mov.u64 %rd81, %rd407;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd396, %rd72;
@%p57 bra BB81_79;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd408, %rd67;
@%p59 bra BB81_79;

ld.local.u16 %rs100, [%rd211];
ld.local.u16 %rs101, [%rd208];

	{ cvt.f32.f16 %f5, %rs100;}


	
	{ cvt.f32.f16 %f6, %rs101;}


	setp.leu.f32	%p83, %f5, %f6;

BB81_79:
selp.b64	%rd241, %rd208, %rd211, %p83;
ld.local.u16 %rs56, [%rd241];
ld.local.u64 %rd84, [%rd241+8];
@%p83 bra BB81_81;
bra.uni BB81_80;

BB81_81:
add.s64 %rd408, %rd408, 16;
add.s64 %rd88, %rd83, 16;
ld.shared.u16 %rs103, [%rd83+16];
st.local.u16 [%rd208], %rs103;
ld.shared.u64 %rd247, [%rd83+24];
st.local.u64 [%rd208+8], %rd247;
mov.u64 %rd406, %rd81;
mov.u64 %rd418, %rd88;
bra.uni BB81_82;

BB81_80:
add.s64 %rd396, %rd396, 16;
add.s64 %rd86, %rd81, 16;
ld.shared.u16 %rs102, [%rd81+16];
st.local.u16 [%rd211], %rs102;
ld.shared.u64 %rd244, [%rd81+24];
st.local.u64 [%rd211+8], %rd244;
mov.u64 %rd406, %rd86;
mov.u64 %rd418, %rd83;

BB81_82:
mov.u64 %rd92, %rd418;
mov.u64 %rd90, %rd406;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd396, %rd72;
@%p61 bra BB81_85;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd408, %rd67;
@%p63 bra BB81_85;

ld.local.u16 %rs104, [%rd211];
ld.local.u16 %rs105, [%rd208];

	{ cvt.f32.f16 %f7, %rs104;}


	
	{ cvt.f32.f16 %f8, %rs105;}


	setp.leu.f32	%p84, %f7, %f8;

BB81_85:
selp.b64	%rd256, %rd208, %rd211, %p84;
ld.local.u16 %rs57, [%rd256];
ld.local.u64 %rd93, [%rd256+8];
@%p84 bra BB81_87;
bra.uni BB81_86;

BB81_87:
add.s64 %rd408, %rd408, 16;
add.s64 %rd97, %rd92, 16;
ld.shared.u16 %rs107, [%rd92+16];
st.local.u16 [%rd208], %rs107;
ld.shared.u64 %rd262, [%rd92+24];
st.local.u64 [%rd208+8], %rd262;
mov.u64 %rd405, %rd90;
mov.u64 %rd417, %rd97;
bra.uni BB81_88;

BB81_86:
add.s64 %rd396, %rd396, 16;
add.s64 %rd95, %rd90, 16;
ld.shared.u16 %rs106, [%rd90+16];
st.local.u16 [%rd211], %rs106;
ld.shared.u64 %rd259, [%rd90+24];
st.local.u64 [%rd211+8], %rd259;
mov.u64 %rd405, %rd95;
mov.u64 %rd417, %rd92;

BB81_88:
mov.u64 %rd101, %rd417;
mov.u64 %rd99, %rd405;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd396, %rd72;
@%p65 bra BB81_91;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd408, %rd67;
@%p67 bra BB81_91;

ld.local.u16 %rs108, [%rd211];
ld.local.u16 %rs109, [%rd208];

	{ cvt.f32.f16 %f9, %rs108;}


	
	{ cvt.f32.f16 %f10, %rs109;}


	setp.leu.f32	%p85, %f9, %f10;

BB81_91:
selp.b64	%rd271, %rd208, %rd211, %p85;
ld.local.u16 %rs58, [%rd271];
ld.local.u64 %rd102, [%rd271+8];
@%p85 bra BB81_93;
bra.uni BB81_92;

BB81_93:
add.s64 %rd408, %rd408, 16;
add.s64 %rd106, %rd101, 16;
ld.shared.u16 %rs111, [%rd101+16];
st.local.u16 [%rd208], %rs111;
ld.shared.u64 %rd277, [%rd101+24];
st.local.u64 [%rd208+8], %rd277;
mov.u64 %rd404, %rd99;
mov.u64 %rd416, %rd106;
bra.uni BB81_94;

BB81_92:
add.s64 %rd396, %rd396, 16;
add.s64 %rd104, %rd99, 16;
ld.shared.u16 %rs110, [%rd99+16];
st.local.u16 [%rd211], %rs110;
ld.shared.u64 %rd274, [%rd99+24];
st.local.u64 [%rd211+8], %rd274;
mov.u64 %rd404, %rd104;
mov.u64 %rd416, %rd101;

BB81_94:
mov.u64 %rd110, %rd416;
mov.u64 %rd108, %rd404;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd396, %rd72;
@%p69 bra BB81_97;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd408, %rd67;
@%p71 bra BB81_97;

ld.local.u16 %rs112, [%rd211];
ld.local.u16 %rs113, [%rd208];

	{ cvt.f32.f16 %f11, %rs112;}


	
	{ cvt.f32.f16 %f12, %rs113;}


	setp.leu.f32	%p86, %f11, %f12;

BB81_97:
selp.b64	%rd286, %rd208, %rd211, %p86;
ld.local.u16 %rs59, [%rd286];
ld.local.u64 %rd111, [%rd286+8];
@%p86 bra BB81_99;
bra.uni BB81_98;

BB81_99:
add.s64 %rd408, %rd408, 16;
add.s64 %rd115, %rd110, 16;
ld.shared.u16 %rs115, [%rd110+16];
st.local.u16 [%rd208], %rs115;
ld.shared.u64 %rd292, [%rd110+24];
st.local.u64 [%rd208+8], %rd292;
mov.u64 %rd403, %rd108;
mov.u64 %rd415, %rd115;
bra.uni BB81_100;

BB81_98:
add.s64 %rd396, %rd396, 16;
add.s64 %rd113, %rd108, 16;
ld.shared.u16 %rs114, [%rd108+16];
st.local.u16 [%rd211], %rs114;
ld.shared.u64 %rd289, [%rd108+24];
st.local.u64 [%rd211+8], %rd289;
mov.u64 %rd403, %rd113;
mov.u64 %rd415, %rd110;

BB81_100:
mov.u64 %rd119, %rd415;
mov.u64 %rd117, %rd403;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd396, %rd72;
@%p73 bra BB81_103;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd408, %rd67;
@%p75 bra BB81_103;

ld.local.u16 %rs116, [%rd211];
ld.local.u16 %rs117, [%rd208];

	{ cvt.f32.f16 %f13, %rs116;}


	
	{ cvt.f32.f16 %f14, %rs117;}


	setp.leu.f32	%p87, %f13, %f14;

BB81_103:
selp.b64	%rd301, %rd208, %rd211, %p87;
ld.local.u16 %rs60, [%rd301];
ld.local.u64 %rd120, [%rd301+8];
@%p87 bra BB81_105;
bra.uni BB81_104;

BB81_105:
add.s64 %rd408, %rd408, 16;
add.s64 %rd124, %rd119, 16;
ld.shared.u16 %rs119, [%rd119+16];
st.local.u16 [%rd208], %rs119;
ld.shared.u64 %rd307, [%rd119+24];
st.local.u64 [%rd208+8], %rd307;
mov.u64 %rd402, %rd117;
mov.u64 %rd414, %rd124;
bra.uni BB81_106;

BB81_104:
add.s64 %rd396, %rd396, 16;
add.s64 %rd122, %rd117, 16;
ld.shared.u16 %rs118, [%rd117+16];
st.local.u16 [%rd211], %rs118;
ld.shared.u64 %rd304, [%rd117+24];
st.local.u64 [%rd211+8], %rd304;
mov.u64 %rd402, %rd122;
mov.u64 %rd414, %rd119;

BB81_106:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd396, %rd72;
@%p77 bra BB81_109;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd408, %rd67;
@%p79 bra BB81_109;

ld.local.u16 %rs120, [%rd211];
ld.local.u16 %rs121, [%rd208];

	{ cvt.f32.f16 %f15, %rs120;}


	
	{ cvt.f32.f16 %f16, %rs121;}


	setp.leu.f32	%p88, %f15, %f16;

BB81_109:
selp.b64	%rd316, %rd208, %rd211, %p88;
ld.local.u16 %rs61, [%rd316];
ld.local.u64 %rd129, [%rd316+8];
@%p88 bra BB81_111;
bra.uni BB81_110;

BB81_111:
ld.shared.u16 %rs123, [%rd414+16];
st.local.u16 [%rd208], %rs123;
ld.shared.u64 %rd322, [%rd414+24];
st.local.u64 [%rd208+8], %rd322;
bra.uni BB81_112;

BB81_110:
ld.shared.u16 %rs122, [%rd402+16];
st.local.u16 [%rd211], %rs122;
ld.shared.u64 %rd319, [%rd402+24];
st.local.u64 [%rd211+8], %rd319;

BB81_112:
cvta.to.global.u64 %rd130, %rd135;
bar.sync 0;
mul.wide.u32 %rd323, %r19, 16;
add.s64 %rd325, %rd190, %rd323;
st.shared.u16 [%rd325], %rs55;
st.shared.u16 [%rd325+16], %rs56;
st.shared.u16 [%rd325+32], %rs57;
st.shared.u16 [%rd325+48], %rs58;
st.shared.u16 [%rd325+64], %rs59;
st.shared.u16 [%rd325+80], %rs60;
st.shared.u16 [%rd325+96], %rs61;
st.shared.u64 [%rd325+8], %rd73;
st.shared.u64 [%rd325+24], %rd84;
st.shared.u64 [%rd325+40], %rd93;
st.shared.u64 [%rd325+56], %rd102;
st.shared.u64 [%rd325+72], %rd111;
st.shared.u64 [%rd325+88], %rd120;
st.shared.u64 [%rd325+104], %rd129;
bar.sync 0;
mul.lo.s32 %r96, %r34, 1792;
cvt.u64.u32	%rd131, %r96;
setp.ge.u32	%p80, %r101, %r20;
@%p80 bra BB81_114;

BB81_113:
cvt.u64.u32	%rd326, %r101;
add.s64 %rd327, %rd326, %rd131;
shl.b64 %rd328, %rd327, 4;
add.s64 %rd329, %rd130, %rd328;
mul.wide.u32 %rd330, %r101, 16;
add.s64 %rd332, %rd190, %rd330;
ld.shared.u16 %rs124, [%rd332];
st.global.u16 [%rd329], %rs124;
ld.shared.u64 %rd333, [%rd332+8];
st.global.u64 [%rd329+8], %rd333;
add.s32 %r101, %r101, 256;
setp.lt.u32	%p81, %r101, %r20;
@%p81 bra BB81_113;

BB81_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot82[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<174>;
.reg .f32 %f<17>;
.reg .b32 %r<95>;
.reg .b64 %rd<435>;


mov.u64 %rd434, __local_depot82;
cvta.local.u64 %SP, %rd434;
ld.param.u64 %rd137, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0+40];
ld.param.u64 %rd136, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0+16];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0+56];
ld.param.u64 %rd139, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0+64];
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0+24];
ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd134;
cvta.to.global.u64 %rd140, %rd135;
cvta.to.global.u64 %rd2, %rd139;
mov.u32 %r34, %ctaid.x;
cvt.u64.u32	%rd141, %r34;
mul.lo.s64 %rd3, %rd141, %rd138;
mul.wide.u32 %rd142, %r34, 4;
add.s64 %rd143, %rd140, %rd142;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd143];
ld.global.u32 %r36, [%rd143+4];
add.s32 %r37, %r3, %r36;
min.s32 %r91, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r90, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB82_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r91, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r90, %r48, %r5;

BB82_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r90, %r7;
sub.s32 %r14, %r91, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r94, %tid.x;
cvt.u64.u32	%rd144, %r94;
cvt.u64.u32	%rd145, %r49;
add.s64 %rd146, %rd144, %rd145;
shl.b64 %rd147, %rd146, 4;
add.s64 %rd4, %rd1, %rd147;
@%p16 bra BB82_17;
bra.uni BB82_3;

BB82_17:
ld.global.u16 %rs130, [%rd4];
ld.global.u64 %rd343, [%rd4+8];
ld.global.u16 %rs131, [%rd4+4096];
ld.global.u64 %rd344, [%rd4+4104];
ld.global.u16 %rs133, [%rd4+8192];
ld.global.u64 %rd346, [%rd4+8200];
ld.global.u16 %rs134, [%rd4+12288];
ld.global.u64 %rd347, [%rd4+12296];
ld.global.u16 %rs136, [%rd4+16384];
ld.global.u64 %rd348, [%rd4+16392];
ld.global.u16 %rs135, [%rd4+20480];
ld.global.u64 %rd345, [%rd4+20488];
ld.global.u16 %rs132, [%rd4+24576];
ld.global.u64 %rd342, [%rd4+24584];
bra.uni BB82_18;

BB82_3:
mov.u16 %rs63, 0;
mov.u64 %rd148, 0;
setp.ge.u32	%p17, %r94, %r14;
mov.u64 %rd354, %rd148;
mov.u16 %rs142, %rs63;
@%p17 bra BB82_5;

ld.global.u16 %rs1, [%rd4];
ld.global.u64 %rd5, [%rd4+8];
mov.u64 %rd354, %rd5;
mov.u16 %rs142, %rs1;

BB82_5:
mov.u16 %rs118, %rs142;
mov.u16 %rs130, %rs118;
mov.u64 %rd330, %rd354;
mov.u64 %rd343, %rd330;
add.s32 %r50, %r94, 256;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd353, %rd148;
mov.u16 %rs141, %rs63;
@%p18 bra BB82_7;

ld.global.u16 %rs141, [%rd4+4096];
ld.global.u64 %rd353, [%rd4+4104];

BB82_7:
mov.u16 %rs131, %rs141;
mov.u64 %rd344, %rd353;
add.s32 %r51, %r94, 512;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd352, %rd148;
mov.u16 %rs140, %rs63;
@%p19 bra BB82_9;

ld.global.u16 %rs140, [%rd4+8192];
ld.global.u64 %rd352, [%rd4+8200];

BB82_9:
mov.u16 %rs133, %rs140;
mov.u64 %rd346, %rd352;
add.s32 %r52, %r94, 768;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd351, %rd148;
mov.u16 %rs139, %rs63;
@%p20 bra BB82_11;

ld.global.u16 %rs139, [%rd4+12288];
ld.global.u64 %rd351, [%rd4+12296];

BB82_11:
mov.u16 %rs134, %rs139;
mov.u64 %rd347, %rd351;
add.s32 %r53, %r94, 1024;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd350, %rd148;
mov.u16 %rs138, %rs63;
@%p21 bra BB82_13;

ld.global.u16 %rs138, [%rd4+16384];
ld.global.u64 %rd350, [%rd4+16392];

BB82_13:
mov.u16 %rs136, %rs138;
mov.u64 %rd348, %rd350;
add.s32 %r54, %r94, 1280;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd349, %rd148;
mov.u16 %rs137, %rs63;
@%p22 bra BB82_15;

ld.global.u16 %rs137, [%rd4+20480];
ld.global.u64 %rd349, [%rd4+20488];

BB82_15:
mov.u16 %rs135, %rs137;
mov.u64 %rd345, %rd349;
add.s32 %r55, %r94, 1536;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd342, %rd148;
mov.u16 %rs132, %rs63;
@%p23 bra BB82_18;

ld.global.u16 %rs132, [%rd4+24576];
ld.global.u64 %rd342, [%rd4+24584];

BB82_18:
add.s64 %rd156, %rd144, %rd3;
shl.b64 %rd157, %rd156, 4;
add.s64 %rd32, %rd2, %rd157;
@%p16 bra BB82_33;
bra.uni BB82_19;

BB82_33:
st.global.u16 [%rd32], %rs130;
st.global.u16 [%rd32+4096], %rs131;
st.global.u16 [%rd32+8192], %rs133;
st.global.u16 [%rd32+12288], %rs134;
st.global.u16 [%rd32+16384], %rs136;
st.global.u16 [%rd32+20480], %rs135;
st.global.u16 [%rd32+24576], %rs132;
st.global.u64 [%rd32+8], %rd343;
st.global.u64 [%rd32+4104], %rd344;
st.global.u64 [%rd32+8200], %rd346;
st.global.u64 [%rd32+12296], %rd347;
st.global.u64 [%rd32+16392], %rd348;
st.global.u64 [%rd32+20488], %rd345;
bra.uni BB82_34;

BB82_19:
setp.ge.u32	%p25, %r94, %r14;
@%p25 bra BB82_21;

st.global.u16 [%rd32], %rs130;
st.global.u64 [%rd32+8], %rd343;

BB82_21:
add.s32 %r59, %r94, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB82_23;

st.global.u16 [%rd32+4096], %rs131;
st.global.u64 [%rd32+4104], %rd344;

BB82_23:
add.s32 %r61, %r94, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB82_25;

st.global.u16 [%rd32+8192], %rs133;
st.global.u64 [%rd32+8200], %rd346;

BB82_25:
add.s32 %r63, %r94, 768;
setp.ge.u32	%p28, %r63, %r14;
@%p28 bra BB82_27;

st.global.u16 [%rd32+12288], %rs134;
st.global.u64 [%rd32+12296], %rd347;

BB82_27:
add.s32 %r65, %r94, 1024;
setp.ge.u32	%p29, %r65, %r14;
@%p29 bra BB82_29;

st.global.u16 [%rd32+16384], %rs136;
st.global.u64 [%rd32+16392], %rd348;

BB82_29:
add.s32 %r67, %r94, 1280;
setp.ge.u32	%p30, %r67, %r14;
@%p30 bra BB82_31;

st.global.u16 [%rd32+20480], %rs135;
st.global.u64 [%rd32+20488], %rd345;

BB82_31:
add.s32 %r69, %r94, 1536;
setp.ge.u32	%p31, %r69, %r14;
@%p31 bra BB82_35;

st.global.u16 [%rd32+24576], %rs132;

BB82_34:
st.global.u64 [%rd32+24584], %rd342;

BB82_35:
cvt.u64.u32	%rd158, %r7;
cvt.u64.u32	%rd33, %r14;
add.s64 %rd34, %rd33, %rd3;
add.s64 %rd160, %rd144, %rd158;
shl.b64 %rd161, %rd160, 4;
add.s64 %rd35, %rd1, %rd161;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB82_50;
bra.uni BB82_36;

BB82_50:
ld.global.u16 %rs161, [%rd35];
ld.global.u64 %rd374, [%rd35+8];
ld.global.u16 %rs162, [%rd35+4096];
ld.global.u64 %rd375, [%rd35+4104];
ld.global.u16 %rs164, [%rd35+8192];
ld.global.u64 %rd377, [%rd35+8200];
ld.global.u16 %rs165, [%rd35+12288];
ld.global.u64 %rd378, [%rd35+12296];
ld.global.u16 %rs167, [%rd35+16384];
ld.global.u64 %rd379, [%rd35+16392];
ld.global.u16 %rs166, [%rd35+20480];
ld.global.u64 %rd376, [%rd35+20488];
ld.global.u16 %rs163, [%rd35+24576];
ld.global.u64 %rd373, [%rd35+24584];
bra.uni BB82_51;

BB82_36:
mov.u16 %rs70, 0;
mov.u64 %rd162, 0;
setp.ge.u32	%p33, %r94, %r13;
mov.u64 %rd385, %rd162;
mov.u16 %rs173, %rs70;
@%p33 bra BB82_38;

ld.global.u16 %rs28, [%rd35];
ld.global.u64 %rd36, [%rd35+8];
mov.u64 %rd385, %rd36;
mov.u16 %rs173, %rs28;

BB82_38:
mov.u16 %rs149, %rs173;
mov.u16 %rs161, %rs149;
mov.u64 %rd361, %rd385;
mov.u64 %rd374, %rd361;
add.s32 %r70, %r94, 256;
setp.ge.u32	%p34, %r70, %r13;
mov.u64 %rd384, %rd162;
mov.u16 %rs172, %rs70;
@%p34 bra BB82_40;

ld.global.u16 %rs172, [%rd35+4096];
ld.global.u64 %rd384, [%rd35+4104];

BB82_40:
mov.u16 %rs162, %rs172;
mov.u64 %rd375, %rd384;
add.s32 %r71, %r94, 512;
setp.ge.u32	%p35, %r71, %r13;
mov.u64 %rd383, %rd162;
mov.u16 %rs171, %rs70;
@%p35 bra BB82_42;

ld.global.u16 %rs171, [%rd35+8192];
ld.global.u64 %rd383, [%rd35+8200];

BB82_42:
mov.u16 %rs164, %rs171;
mov.u64 %rd377, %rd383;
add.s32 %r72, %r94, 768;
setp.ge.u32	%p36, %r72, %r13;
mov.u64 %rd382, %rd162;
mov.u16 %rs170, %rs70;
@%p36 bra BB82_44;

ld.global.u16 %rs170, [%rd35+12288];
ld.global.u64 %rd382, [%rd35+12296];

BB82_44:
mov.u16 %rs165, %rs170;
mov.u64 %rd378, %rd382;
add.s32 %r73, %r94, 1024;
setp.ge.u32	%p37, %r73, %r13;
mov.u64 %rd381, %rd162;
mov.u16 %rs169, %rs70;
@%p37 bra BB82_46;

ld.global.u16 %rs169, [%rd35+16384];
ld.global.u64 %rd381, [%rd35+16392];

BB82_46:
mov.u16 %rs167, %rs169;
mov.u64 %rd379, %rd381;
add.s32 %r74, %r94, 1280;
setp.ge.u32	%p38, %r74, %r13;
mov.u64 %rd380, %rd162;
mov.u16 %rs168, %rs70;
@%p38 bra BB82_48;

ld.global.u16 %rs168, [%rd35+20480];
ld.global.u64 %rd380, [%rd35+20488];

BB82_48:
mov.u16 %rs166, %rs168;
mov.u64 %rd376, %rd380;
add.s32 %r75, %r94, 1536;
setp.ge.u32	%p39, %r75, %r13;
mov.u64 %rd373, %rd162;
mov.u16 %rs163, %rs70;
@%p39 bra BB82_51;

ld.global.u16 %rs163, [%rd35+24576];
ld.global.u64 %rd373, [%rd35+24584];

BB82_51:
add.s64 %rd170, %rd144, %rd34;
shl.b64 %rd171, %rd170, 4;
add.s64 %rd63, %rd2, %rd171;
@%p32 bra BB82_66;
bra.uni BB82_52;

BB82_66:
st.global.u16 [%rd63], %rs161;
st.global.u16 [%rd63+4096], %rs162;
st.global.u16 [%rd63+8192], %rs164;
st.global.u16 [%rd63+12288], %rs165;
st.global.u16 [%rd63+16384], %rs167;
st.global.u16 [%rd63+20480], %rs166;
st.global.u16 [%rd63+24576], %rs163;
st.global.u64 [%rd63+8], %rd374;
st.global.u64 [%rd63+4104], %rd375;
st.global.u64 [%rd63+8200], %rd377;
st.global.u64 [%rd63+12296], %rd378;
st.global.u64 [%rd63+16392], %rd379;
st.global.u64 [%rd63+20488], %rd376;
bra.uni BB82_67;

BB82_52:
setp.ge.u32	%p41, %r94, %r13;
@%p41 bra BB82_54;

st.global.u16 [%rd63], %rs161;
st.global.u64 [%rd63+8], %rd374;

BB82_54:
add.s32 %r76, %r94, 256;
setp.ge.u32	%p42, %r76, %r13;
@%p42 bra BB82_56;

st.global.u16 [%rd63+4096], %rs162;
st.global.u64 [%rd63+4104], %rd375;

BB82_56:
add.s32 %r77, %r94, 512;
setp.ge.u32	%p43, %r77, %r13;
@%p43 bra BB82_58;

st.global.u16 [%rd63+8192], %rs164;
st.global.u64 [%rd63+8200], %rd377;

BB82_58:
add.s32 %r78, %r94, 768;
setp.ge.u32	%p44, %r78, %r13;
@%p44 bra BB82_60;

st.global.u16 [%rd63+12288], %rs165;
st.global.u64 [%rd63+12296], %rd378;

BB82_60:
add.s32 %r79, %r94, 1024;
setp.ge.u32	%p45, %r79, %r13;
@%p45 bra BB82_62;

st.global.u16 [%rd63+16384], %rs167;
st.global.u64 [%rd63+16392], %rd379;

BB82_62:
add.s32 %r80, %r94, 1280;
setp.ge.u32	%p46, %r80, %r13;
@%p46 bra BB82_64;

st.global.u16 [%rd63+20480], %rs166;
st.global.u64 [%rd63+20488], %rd376;

BB82_64:
add.s32 %r81, %r94, 1536;
setp.ge.u32	%p47, %r81, %r13;
@%p47 bra BB82_68;

st.global.u16 [%rd63+24576], %rs163;

BB82_67:
st.global.u64 [%rd63+24584], %rd373;

BB82_68:
bar.sync 0;
mul.lo.s32 %r19, %r94, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r82, %r21, %r13;
selp.b32	%r93, 0, %r82, %p48;
min.u32 %r92, %r14, %r21;
setp.ge.u32	%p49, %r93, %r92;
@%p49 bra BB82_71;

add.s32 %r24, %r21, -1;

BB82_70:
add.s32 %r83, %r92, %r93;
shr.u32 %r84, %r83, 1;
sub.s32 %r85, %r24, %r84;
cvt.u64.u32	%rd172, %r85;
add.s64 %rd173, %rd172, %rd34;
cvt.u64.u32	%rd174, %r84;
add.s64 %rd175, %rd174, %rd3;
shl.b64 %rd176, %rd173, 4;
add.s64 %rd177, %rd2, %rd176;
ld.global.u16 %rs77, [%rd177];
shl.b64 %rd178, %rd175, 4;
add.s64 %rd179, %rd2, %rd178;
ld.global.u16 %rs78, [%rd179];

	{ cvt.f32.f16 %f1, %rs77;}


	
	{ cvt.f32.f16 %f2, %rs78;}


	setp.gt.f32	%p50, %f1, %f2;
add.s32 %r86, %r84, 1;
selp.b32	%r93, %r93, %r86, %p50;
selp.b32	%r92, %r84, %r92, %p50;
setp.lt.u32	%p51, %r93, %r92;
@%p51 bra BB82_70;

BB82_71:
cvt.u64.u32	%rd181, %r93;
add.s64 %rd64, %rd181, %rd3;
shl.b64 %rd182, %rd64, 4;
add.s64 %rd65, %rd2, %rd182;
shl.b64 %rd183, %rd34, 4;
add.s64 %rd66, %rd2, %rd183;
sub.s32 %r87, %r21, %r93;
cvt.u64.u32	%rd184, %r87;
add.s64 %rd67, %rd34, %rd184;
shl.b64 %rd185, %rd67, 4;
add.s64 %rd68, %rd2, %rd185;
cvt.u64.u32	%rd186, %r13;
add.s64 %rd187, %rd186, %rd3;
add.s64 %rd188, %rd187, %rd33;
shl.b64 %rd189, %rd188, 4;
add.s64 %rd69, %rd2, %rd189;
add.u64 %rd190, %SP, 0;
cvta.to.local.u64 %rd70, %rd190;
mov.u64 %rd386, 0;
mov.pred %p52, 0;
@%p52 bra BB82_73;

BB82_72:
add.s64 %rd191, %rd70, %rd386;
mov.u16 %rs79, 0;
st.local.u8 [%rd191], %rs79;
add.s64 %rd386, %rd386, 1;
setp.lt.u64	%p53, %rd386, 16;
@%p53 bra BB82_72;

BB82_73:
ld.global.u16 %rs80, [%rd65];
ld.global.u64 %rd193, [%rd65+8];
st.local.u64 [%rd70+8], %rd193;
st.local.u16 [%rd70], %rs80;
add.u64 %rd196, %SP, 16;
cvta.to.local.u64 %rd73, %rd196;
mov.u64 %rd387, 0;
@%p52 bra BB82_75;

BB82_74:
add.s64 %rd197, %rd73, %rd387;
mov.u16 %rs81, 0;
st.local.u8 [%rd197], %rs81;
add.s64 %rd387, %rd387, 1;
setp.lt.u64	%p55, %rd387, 16;
@%p55 bra BB82_74;

BB82_75:
ld.global.u16 %rs82, [%rd68];
ld.global.u64 %rd198, [%rd68+8];
st.local.u64 [%rd73+8], %rd198;
st.local.u16 [%rd73], %rs82;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd68, %rd69;
@%p57 bra BB82_78;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd65, %rd66;
@%p59 bra BB82_78;

ld.local.u16 %rs83, [%rd73];
ld.local.u16 %rs84, [%rd70];

	{ cvt.f32.f16 %f3, %rs83;}


	
	{ cvt.f32.f16 %f4, %rs84;}


	setp.leu.f32	%p86, %f3, %f4;

BB82_78:
selp.b64	%rd209, %rd70, %rd73, %p86;
ld.local.u16 %rs55, [%rd209];
ld.local.u64 %rd76, [%rd209+8];
@%p86 bra BB82_80;
bra.uni BB82_79;

BB82_80:
add.s64 %rd216, %rd182, %rd2;
add.s64 %rd79, %rd216, 16;
mov.u64 %rd432, %rd79;
ld.global.u16 %rs86, [%rd65+16];
st.local.u16 [%rd70], %rs86;
ld.global.u64 %rd219, [%rd65+24];
st.local.u64 [%rd70+8], %rd219;
mov.u64 %rd409, %rd68;
mov.u64 %rd410, %rd68;
mov.u64 %rd433, %rd79;
bra.uni BB82_81;

BB82_79:
add.s64 %rd211, %rd185, %rd2;
add.s64 %rd77, %rd211, 16;
mov.u64 %rd409, %rd77;
ld.global.u16 %rs85, [%rd68+16];
st.local.u16 [%rd73], %rs85;
ld.global.u64 %rd214, [%rd68+24];
st.local.u64 [%rd73+8], %rd214;
mov.u64 %rd410, %rd77;
mov.u64 %rd432, %rd65;
mov.u64 %rd433, %rd65;

BB82_81:
mov.u64 %rd84, %rd432;
mov.u64 %rd431, %rd433;
mov.u64 %rd82, %rd409;
mov.u64 %rd408, %rd410;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd408, %rd69;
@%p61 bra BB82_84;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd431, %rd66;
@%p63 bra BB82_84;

ld.local.u16 %rs87, [%rd73];
ld.local.u16 %rs88, [%rd70];

	{ cvt.f32.f16 %f5, %rs87;}


	
	{ cvt.f32.f16 %f6, %rs88;}


	setp.leu.f32	%p87, %f5, %f6;

BB82_84:
selp.b64	%rd228, %rd70, %rd73, %p87;
ld.local.u16 %rs56, [%rd228];
ld.local.u64 %rd85, [%rd228+8];
@%p87 bra BB82_86;
bra.uni BB82_85;

BB82_86:
add.s64 %rd431, %rd431, 16;
add.s64 %rd89, %rd84, 16;
ld.global.u16 %rs90, [%rd84+16];
st.local.u16 [%rd70], %rs90;
ld.global.u64 %rd234, [%rd84+24];
st.local.u64 [%rd70+8], %rd234;
mov.u64 %rd407, %rd82;
mov.u64 %rd430, %rd89;
bra.uni BB82_87;

BB82_85:
add.s64 %rd408, %rd408, 16;
add.s64 %rd87, %rd82, 16;
ld.global.u16 %rs89, [%rd82+16];
st.local.u16 [%rd73], %rs89;
ld.global.u64 %rd231, [%rd82+24];
st.local.u64 [%rd73+8], %rd231;
mov.u64 %rd407, %rd87;
mov.u64 %rd430, %rd84;

BB82_87:
mov.u64 %rd93, %rd430;
mov.u64 %rd429, %rd431;
mov.u64 %rd91, %rd407;
mov.u64 %rd406, %rd408;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd406, %rd69;
@%p65 bra BB82_90;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd429, %rd66;
@%p67 bra BB82_90;

ld.local.u16 %rs91, [%rd73];
ld.local.u16 %rs92, [%rd70];

	{ cvt.f32.f16 %f7, %rs91;}


	
	{ cvt.f32.f16 %f8, %rs92;}


	setp.leu.f32	%p88, %f7, %f8;

BB82_90:
selp.b64	%rd243, %rd70, %rd73, %p88;
ld.local.u16 %rs57, [%rd243];
ld.local.u64 %rd94, [%rd243+8];
@%p88 bra BB82_92;
bra.uni BB82_91;

BB82_92:
add.s64 %rd429, %rd429, 16;
add.s64 %rd98, %rd93, 16;
ld.global.u16 %rs94, [%rd93+16];
st.local.u16 [%rd70], %rs94;
ld.global.u64 %rd249, [%rd93+24];
st.local.u64 [%rd70+8], %rd249;
mov.u64 %rd405, %rd91;
mov.u64 %rd428, %rd98;
bra.uni BB82_93;

BB82_91:
add.s64 %rd406, %rd406, 16;
add.s64 %rd96, %rd91, 16;
ld.global.u16 %rs93, [%rd91+16];
st.local.u16 [%rd73], %rs93;
ld.global.u64 %rd246, [%rd91+24];
st.local.u64 [%rd73+8], %rd246;
mov.u64 %rd405, %rd96;
mov.u64 %rd428, %rd93;

BB82_93:
mov.u64 %rd102, %rd428;
mov.u64 %rd427, %rd429;
mov.u64 %rd100, %rd405;
mov.u64 %rd404, %rd406;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd404, %rd69;
@%p69 bra BB82_96;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd427, %rd66;
@%p71 bra BB82_96;

ld.local.u16 %rs95, [%rd73];
ld.local.u16 %rs96, [%rd70];

	{ cvt.f32.f16 %f9, %rs95;}


	
	{ cvt.f32.f16 %f10, %rs96;}


	setp.leu.f32	%p89, %f9, %f10;

BB82_96:
selp.b64	%rd258, %rd70, %rd73, %p89;
ld.local.u16 %rs58, [%rd258];
ld.local.u64 %rd103, [%rd258+8];
@%p89 bra BB82_98;
bra.uni BB82_97;

BB82_98:
add.s64 %rd427, %rd427, 16;
add.s64 %rd107, %rd102, 16;
ld.global.u16 %rs98, [%rd102+16];
st.local.u16 [%rd70], %rs98;
ld.global.u64 %rd264, [%rd102+24];
st.local.u64 [%rd70+8], %rd264;
mov.u64 %rd403, %rd100;
mov.u64 %rd426, %rd107;
bra.uni BB82_99;

BB82_97:
add.s64 %rd404, %rd404, 16;
add.s64 %rd105, %rd100, 16;
ld.global.u16 %rs97, [%rd100+16];
st.local.u16 [%rd73], %rs97;
ld.global.u64 %rd261, [%rd100+24];
st.local.u64 [%rd73+8], %rd261;
mov.u64 %rd403, %rd105;
mov.u64 %rd426, %rd102;

BB82_99:
mov.u64 %rd111, %rd426;
mov.u64 %rd425, %rd427;
mov.u64 %rd109, %rd403;
mov.u64 %rd402, %rd404;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd402, %rd69;
@%p73 bra BB82_102;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd425, %rd66;
@%p75 bra BB82_102;

ld.local.u16 %rs99, [%rd73];
ld.local.u16 %rs100, [%rd70];

	{ cvt.f32.f16 %f11, %rs99;}


	
	{ cvt.f32.f16 %f12, %rs100;}


	setp.leu.f32	%p90, %f11, %f12;

BB82_102:
selp.b64	%rd273, %rd70, %rd73, %p90;
ld.local.u16 %rs59, [%rd273];
ld.local.u64 %rd112, [%rd273+8];
@%p90 bra BB82_104;
bra.uni BB82_103;

BB82_104:
add.s64 %rd425, %rd425, 16;
add.s64 %rd116, %rd111, 16;
ld.global.u16 %rs102, [%rd111+16];
st.local.u16 [%rd70], %rs102;
ld.global.u64 %rd279, [%rd111+24];
st.local.u64 [%rd70+8], %rd279;
mov.u64 %rd401, %rd109;
mov.u64 %rd424, %rd116;
bra.uni BB82_105;

BB82_103:
add.s64 %rd402, %rd402, 16;
add.s64 %rd114, %rd109, 16;
ld.global.u16 %rs101, [%rd109+16];
st.local.u16 [%rd73], %rs101;
ld.global.u64 %rd276, [%rd109+24];
st.local.u64 [%rd73+8], %rd276;
mov.u64 %rd401, %rd114;
mov.u64 %rd424, %rd111;

BB82_105:
mov.u64 %rd120, %rd424;
mov.u64 %rd423, %rd425;
mov.u64 %rd118, %rd401;
mov.u64 %rd400, %rd402;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd400, %rd69;
@%p77 bra BB82_108;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd423, %rd66;
@%p79 bra BB82_108;

ld.local.u16 %rs103, [%rd73];
ld.local.u16 %rs104, [%rd70];

	{ cvt.f32.f16 %f13, %rs103;}


	
	{ cvt.f32.f16 %f14, %rs104;}


	setp.leu.f32	%p91, %f13, %f14;

BB82_108:
selp.b64	%rd288, %rd70, %rd73, %p91;
ld.local.u16 %rs60, [%rd288];
ld.local.u64 %rd121, [%rd288+8];
@%p91 bra BB82_110;
bra.uni BB82_109;

BB82_110:
add.s64 %rd423, %rd423, 16;
add.s64 %rd125, %rd120, 16;
ld.global.u16 %rs106, [%rd120+16];
st.local.u16 [%rd70], %rs106;
ld.global.u64 %rd294, [%rd120+24];
st.local.u64 [%rd70+8], %rd294;
mov.u64 %rd399, %rd118;
mov.u64 %rd422, %rd125;
bra.uni BB82_111;

BB82_109:
add.s64 %rd400, %rd400, 16;
add.s64 %rd123, %rd118, 16;
ld.global.u16 %rs105, [%rd118+16];
st.local.u16 [%rd73], %rs105;
ld.global.u64 %rd291, [%rd118+24];
st.local.u64 [%rd73+8], %rd291;
mov.u64 %rd399, %rd123;
mov.u64 %rd422, %rd120;

BB82_111:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd400, %rd69;
mov.pred %p92, %p80;
@%p81 bra BB82_114;

setp.ge.u64	%p83, %rd423, %rd66;
mov.pred %p92, %p52;
@%p83 bra BB82_114;

ld.local.u16 %rs107, [%rd73];
ld.local.u16 %rs108, [%rd70];

	{ cvt.f32.f16 %f15, %rs107;}


	
	{ cvt.f32.f16 %f16, %rs108;}


	setp.leu.f32	%p92, %f15, %f16;

BB82_114:
selp.b64	%rd303, %rd70, %rd73, %p92;
ld.local.u16 %rs61, [%rd303];
ld.local.u64 %rd130, [%rd303+8];
@%p92 bra BB82_116;
bra.uni BB82_115;

BB82_116:
ld.global.u16 %rs110, [%rd422+16];
st.local.u16 [%rd70], %rs110;
ld.global.u64 %rd309, [%rd422+24];
st.local.u64 [%rd70+8], %rd309;
bra.uni BB82_117;

BB82_115:
ld.global.u16 %rs109, [%rd399+16];
st.local.u16 [%rd73], %rs109;
ld.global.u64 %rd306, [%rd399+24];
st.local.u64 [%rd73+8], %rd306;

BB82_117:
cvta.to.global.u64 %rd131, %rd136;
cvta.to.global.u64 %rd132, %rd137;
bar.sync 0;
cvt.u64.u32	%rd310, %r19;
add.s64 %rd311, %rd310, %rd3;
shl.b64 %rd312, %rd311, 4;
add.s64 %rd313, %rd2, %rd312;
st.global.u16 [%rd313], %rs55;
st.global.u16 [%rd313+16], %rs56;
st.global.u16 [%rd313+32], %rs57;
st.global.u16 [%rd313+48], %rs58;
st.global.u16 [%rd313+64], %rs59;
st.global.u16 [%rd313+80], %rs60;
st.global.u16 [%rd313+96], %rs61;
st.global.u64 [%rd313+8], %rd76;
st.global.u64 [%rd313+24], %rd85;
st.global.u64 [%rd313+40], %rd94;
st.global.u64 [%rd313+56], %rd103;
st.global.u64 [%rd313+72], %rd112;
st.global.u64 [%rd313+88], %rd121;
st.global.u64 [%rd313+104], %rd130;
bar.sync 0;
mul.lo.s32 %r89, %r34, 1792;
cvt.u64.u32	%rd133, %r89;
setp.ge.u32	%p84, %r94, %r20;
@%p84 bra BB82_119;

BB82_118:
cvt.u64.u32	%rd314, %r94;
add.s64 %rd315, %rd314, %rd133;
shl.b64 %rd316, %rd315, 1;
add.s64 %rd317, %rd131, %rd316;
shl.b64 %rd318, %rd315, 3;
add.s64 %rd319, %rd132, %rd318;
add.s64 %rd320, %rd314, %rd3;
shl.b64 %rd321, %rd320, 4;
add.s64 %rd322, %rd2, %rd321;
ld.global.u16 %rs111, [%rd322];
st.global.u16 [%rd317], %rs111;
ld.global.u64 %rd323, [%rd322+8];
st.global.u64 [%rd319], %rd323;
add.s32 %r94, %r94, 256;
setp.lt.u32	%p85, %r94, %r20;
@%p85 bra BB82_118;

BB82_119:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot83[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<187>;
.reg .f32 %f<17>;
.reg .b32 %r<104>;
.reg .b64 %rd<435>;


mov.u64 %rd434, __local_depot83;
cvta.local.u64 %SP, %rd434;
ld.param.u64 %rd129, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0+40];
ld.param.u64 %rd128, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0+16];
ld.param.u32 %r31, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0];
ld.param.u64 %rd127, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0+24];
ld.param.u64 %rd126, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs70, %rs71, %rs72, %rs73}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0+52];
mov.u16 %rs69, %rs73;
mov.u16 %rs68, %rs72;
mov.u16 %rs67, %rs71;
mov.u16 %rs66, %rs70;
ld.param.v4.u8 {%rs74, %rs75, %rs76, %rs77}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0+48];
mov.u16 %rs65, %rs77;
mov.u16 %rs64, %rs76;
mov.u16 %rs63, %rs75;
mov.u16 %rs62, %rs74;
cvta.to.global.u64 %rd1, %rd126;
cvta.to.global.u64 %rd130, %rd127;
mov.u32 %r33, %ctaid.x;
mul.wide.u32 %rd131, %r33, 4;
add.s64 %rd132, %rd130, %rd131;
neg.s32 %r34, %r31;
and.b32 %r1, %r33, %r34;
shr.s32 %r2, %r31, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd132];
ld.global.u32 %r35, [%rd132+4];
add.s32 %r36, %r3, %r35;
min.s32 %r100, %r36, %r5;
add.s32 %r37, %r33, %r2;
mul.lo.s32 %r38, %r37, 1792;
sub.s32 %r39, %r38, %r4;
min.s32 %r7, %r39, %r5;
add.s32 %r40, %r38, 1792;
sub.s32 %r41, %r40, %r35;
min.s32 %r99, %r41, %r5;
add.s32 %r42, %r31, -1;
and.b32 %r43, %r33, %r42;
setp.ne.s32	%p15, %r42, %r43;
@%p15 bra BB83_2;

add.s32 %r44, %r1, %r2;
mul.lo.s32 %r45, %r44, 1792;
min.s32 %r100, %r45, %r5;
mad.lo.s32 %r46, %r2, 2, %r1;
mul.lo.s32 %r47, %r46, 1792;
min.s32 %r99, %r47, %r5;

BB83_2:
add.s32 %r48, %r3, %r4;
sub.s32 %r13, %r99, %r7;
sub.s32 %r14, %r100, %r48;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r103, %tid.x;
cvt.u64.u32	%rd133, %r103;
cvt.u64.u32	%rd134, %r48;
add.s64 %rd135, %rd133, %rd134;
shl.b64 %rd136, %rd135, 4;
add.s64 %rd2, %rd1, %rd136;
@%p16 bra BB83_17;
bra.uni BB83_3;

BB83_17:
ld.global.u16 %rs143, [%rd2];
ld.global.u64 %rd347, [%rd2+8];
ld.global.u16 %rs144, [%rd2+4096];
ld.global.u64 %rd348, [%rd2+4104];
ld.global.u16 %rs146, [%rd2+8192];
ld.global.u64 %rd350, [%rd2+8200];
ld.global.u16 %rs147, [%rd2+12288];
ld.global.u64 %rd351, [%rd2+12296];
ld.global.u16 %rs149, [%rd2+16384];
ld.global.u64 %rd352, [%rd2+16392];
ld.global.u16 %rs148, [%rd2+20480];
ld.global.u64 %rd349, [%rd2+20488];
ld.global.u16 %rs145, [%rd2+24576];
ld.global.u64 %rd346, [%rd2+24584];
bra.uni BB83_18;

BB83_3:
mov.u16 %rs78, 0;
mov.u64 %rd137, 0;
setp.ge.u32	%p17, %r103, %r14;
mov.u64 %rd358, %rd137;
mov.u16 %rs155, %rs78;
@%p17 bra BB83_5;

ld.global.u16 %rs1, [%rd2];
ld.global.u64 %rd3, [%rd2+8];
mov.u64 %rd358, %rd3;
mov.u16 %rs155, %rs1;

BB83_5:
mov.u16 %rs131, %rs155;
mov.u16 %rs143, %rs131;
mov.u64 %rd334, %rd358;
mov.u64 %rd347, %rd334;
add.s32 %r49, %r103, 256;
setp.ge.u32	%p18, %r49, %r14;
mov.u64 %rd357, %rd137;
mov.u16 %rs154, %rs78;
@%p18 bra BB83_7;

ld.global.u16 %rs154, [%rd2+4096];
ld.global.u64 %rd357, [%rd2+4104];

BB83_7:
mov.u16 %rs144, %rs154;
mov.u64 %rd348, %rd357;
add.s32 %r50, %r103, 512;
setp.ge.u32	%p19, %r50, %r14;
mov.u64 %rd356, %rd137;
mov.u16 %rs153, %rs78;
@%p19 bra BB83_9;

ld.global.u16 %rs153, [%rd2+8192];
ld.global.u64 %rd356, [%rd2+8200];

BB83_9:
mov.u16 %rs146, %rs153;
mov.u64 %rd350, %rd356;
add.s32 %r51, %r103, 768;
setp.ge.u32	%p20, %r51, %r14;
mov.u64 %rd355, %rd137;
mov.u16 %rs152, %rs78;
@%p20 bra BB83_11;

ld.global.u16 %rs152, [%rd2+12288];
ld.global.u64 %rd355, [%rd2+12296];

BB83_11:
mov.u16 %rs147, %rs152;
mov.u64 %rd351, %rd355;
add.s32 %r52, %r103, 1024;
setp.ge.u32	%p21, %r52, %r14;
mov.u64 %rd354, %rd137;
mov.u16 %rs151, %rs78;
@%p21 bra BB83_13;

ld.global.u16 %rs151, [%rd2+16384];
ld.global.u64 %rd354, [%rd2+16392];

BB83_13:
mov.u16 %rs149, %rs151;
mov.u64 %rd352, %rd354;
add.s32 %r53, %r103, 1280;
setp.ge.u32	%p22, %r53, %r14;
mov.u64 %rd353, %rd137;
mov.u16 %rs150, %rs78;
@%p22 bra BB83_15;

ld.global.u16 %rs150, [%rd2+20480];
ld.global.u64 %rd353, [%rd2+20488];

BB83_15:
mov.u16 %rs148, %rs150;
mov.u64 %rd349, %rd353;
add.s32 %r54, %r103, 1536;
setp.ge.u32	%p23, %r54, %r14;
mov.u64 %rd346, %rd137;
mov.u16 %rs145, %rs78;
@%p23 bra BB83_18;

ld.global.u16 %rs145, [%rd2+24576];
ld.global.u64 %rd346, [%rd2+24584];

BB83_18:
@%p16 bra BB83_33;
bra.uni BB83_19;

BB83_33:
mov.u32 %r75, %tid.x;
mul.wide.u32 %rd165, %r75, 16;
mov.u64 %rd166, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd167, %rd166, %rd165;
st.shared.u16 [%rd167], %rs143;
st.shared.u16 [%rd167+4096], %rs144;
st.shared.u16 [%rd167+8192], %rs146;
st.shared.u16 [%rd167+12288], %rs147;
st.shared.u16 [%rd167+16384], %rs149;
st.shared.u16 [%rd167+20480], %rs148;
st.shared.u16 [%rd167+24576], %rs145;
st.shared.u64 [%rd167+8], %rd347;
st.shared.u64 [%rd167+4104], %rd348;
st.shared.u64 [%rd167+8200], %rd350;
st.shared.u64 [%rd167+12296], %rd351;
st.shared.u64 [%rd167+16392], %rd352;
st.shared.u64 [%rd167+20488], %rd349;
st.shared.u64 [%rd167+24584], %rd346;
bra.uni BB83_34;

BB83_19:
setp.ge.u32	%p25, %r103, %r14;
@%p25 bra BB83_21;

mul.wide.u32 %rd144, %r103, 16;
mov.u64 %rd145, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd146, %rd145, %rd144;
st.shared.u16 [%rd146], %rs143;
st.shared.u64 [%rd146+8], %rd347;

BB83_21:
add.s32 %r58, %r103, 256;
setp.ge.u32	%p26, %r58, %r14;
@%p26 bra BB83_23;

mul.wide.u32 %rd147, %r103, 16;
mov.u64 %rd148, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd149, %rd148, %rd147;
st.shared.u16 [%rd149+4096], %rs144;
st.shared.u64 [%rd149+4104], %rd348;

BB83_23:
add.s32 %r61, %r103, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB83_25;

mul.wide.u32 %rd150, %r103, 16;
mov.u64 %rd151, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd152, %rd151, %rd150;
st.shared.u16 [%rd152+8192], %rs146;
st.shared.u64 [%rd152+8200], %rd350;

BB83_25:
add.s32 %r64, %r103, 768;
setp.ge.u32	%p28, %r64, %r14;
@%p28 bra BB83_27;

mul.wide.u32 %rd153, %r103, 16;
mov.u64 %rd154, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd155, %rd154, %rd153;
st.shared.u16 [%rd155+12288], %rs147;
st.shared.u64 [%rd155+12296], %rd351;

BB83_27:
add.s32 %r67, %r103, 1024;
setp.ge.u32	%p29, %r67, %r14;
@%p29 bra BB83_29;

mul.wide.u32 %rd156, %r103, 16;
mov.u64 %rd157, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd158, %rd157, %rd156;
st.shared.u16 [%rd158+16384], %rs149;
st.shared.u64 [%rd158+16392], %rd352;

BB83_29:
add.s32 %r70, %r103, 1280;
setp.ge.u32	%p30, %r70, %r14;
@%p30 bra BB83_31;

mul.wide.u32 %rd159, %r103, 16;
mov.u64 %rd160, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd161, %rd160, %rd159;
st.shared.u16 [%rd161+20480], %rs148;
st.shared.u64 [%rd161+20488], %rd349;

BB83_31:
add.s32 %r73, %r103, 1536;
setp.ge.u32	%p31, %r73, %r14;
@%p31 bra BB83_34;

mul.wide.u32 %rd162, %r103, 16;
mov.u64 %rd163, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd164, %rd163, %rd162;
st.shared.u16 [%rd164+24576], %rs145;
st.shared.u64 [%rd164+24584], %rd346;

BB83_34:
cvt.u64.u32	%rd168, %r7;
cvt.u64.u32	%rd30, %r14;
add.s64 %rd170, %rd133, %rd168;
shl.b64 %rd171, %rd170, 4;
add.s64 %rd31, %rd1, %rd171;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB83_49;
bra.uni BB83_35;

BB83_49:
ld.global.u16 %rs174, [%rd31];
ld.global.u64 %rd378, [%rd31+8];
ld.global.u16 %rs175, [%rd31+4096];
ld.global.u64 %rd379, [%rd31+4104];
ld.global.u16 %rs177, [%rd31+8192];
ld.global.u64 %rd381, [%rd31+8200];
ld.global.u16 %rs178, [%rd31+12288];
ld.global.u64 %rd382, [%rd31+12296];
ld.global.u16 %rs180, [%rd31+16384];
ld.global.u64 %rd383, [%rd31+16392];
ld.global.u16 %rs179, [%rd31+20480];
ld.global.u64 %rd380, [%rd31+20488];
ld.global.u16 %rs176, [%rd31+24576];
ld.global.u64 %rd377, [%rd31+24584];
bra.uni BB83_50;

BB83_35:
mov.u16 %rs85, 0;
mov.u64 %rd172, 0;
setp.ge.u32	%p33, %r103, %r13;
mov.u64 %rd389, %rd172;
mov.u16 %rs186, %rs85;
@%p33 bra BB83_37;

ld.global.u16 %rs28, [%rd31];
ld.global.u64 %rd32, [%rd31+8];
mov.u64 %rd389, %rd32;
mov.u16 %rs186, %rs28;

BB83_37:
mov.u16 %rs162, %rs186;
mov.u16 %rs174, %rs162;
mov.u64 %rd365, %rd389;
mov.u64 %rd378, %rd365;
add.s32 %r76, %r103, 256;
setp.ge.u32	%p34, %r76, %r13;
mov.u64 %rd388, %rd172;
mov.u16 %rs185, %rs85;
@%p34 bra BB83_39;

ld.global.u16 %rs185, [%rd31+4096];
ld.global.u64 %rd388, [%rd31+4104];

BB83_39:
mov.u16 %rs175, %rs185;
mov.u64 %rd379, %rd388;
add.s32 %r77, %r103, 512;
setp.ge.u32	%p35, %r77, %r13;
mov.u64 %rd387, %rd172;
mov.u16 %rs184, %rs85;
@%p35 bra BB83_41;

ld.global.u16 %rs184, [%rd31+8192];
ld.global.u64 %rd387, [%rd31+8200];

BB83_41:
mov.u16 %rs177, %rs184;
mov.u64 %rd381, %rd387;
add.s32 %r78, %r103, 768;
setp.ge.u32	%p36, %r78, %r13;
mov.u64 %rd386, %rd172;
mov.u16 %rs183, %rs85;
@%p36 bra BB83_43;

ld.global.u16 %rs183, [%rd31+12288];
ld.global.u64 %rd386, [%rd31+12296];

BB83_43:
mov.u16 %rs178, %rs183;
mov.u64 %rd382, %rd386;
add.s32 %r79, %r103, 1024;
setp.ge.u32	%p37, %r79, %r13;
mov.u64 %rd385, %rd172;
mov.u16 %rs182, %rs85;
@%p37 bra BB83_45;

ld.global.u16 %rs182, [%rd31+16384];
ld.global.u64 %rd385, [%rd31+16392];

BB83_45:
mov.u16 %rs180, %rs182;
mov.u64 %rd383, %rd385;
add.s32 %r80, %r103, 1280;
setp.ge.u32	%p38, %r80, %r13;
mov.u64 %rd384, %rd172;
mov.u16 %rs181, %rs85;
@%p38 bra BB83_47;

ld.global.u16 %rs181, [%rd31+20480];
ld.global.u64 %rd384, [%rd31+20488];

BB83_47:
mov.u16 %rs179, %rs181;
mov.u64 %rd380, %rd384;
add.s32 %r81, %r103, 1536;
setp.ge.u32	%p39, %r81, %r13;
mov.u64 %rd377, %rd172;
mov.u16 %rs176, %rs85;
@%p39 bra BB83_50;

ld.global.u16 %rs176, [%rd31+24576];
ld.global.u64 %rd377, [%rd31+24584];

BB83_50:
add.s64 %rd180, %rd133, %rd30;
shl.b64 %rd181, %rd180, 4;
mov.u64 %rd182, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd59, %rd182, %rd181;
@%p32 bra BB83_65;
bra.uni BB83_51;

BB83_65:
st.shared.u16 [%rd59], %rs174;
st.shared.u16 [%rd59+4096], %rs175;
st.shared.u16 [%rd59+8192], %rs177;
st.shared.u16 [%rd59+12288], %rs178;
st.shared.u16 [%rd59+16384], %rs180;
st.shared.u16 [%rd59+20480], %rs179;
st.shared.u16 [%rd59+24576], %rs176;
st.shared.u64 [%rd59+8], %rd378;
st.shared.u64 [%rd59+4104], %rd379;
st.shared.u64 [%rd59+8200], %rd381;
st.shared.u64 [%rd59+12296], %rd382;
st.shared.u64 [%rd59+16392], %rd383;
st.shared.u64 [%rd59+20488], %rd380;
bra.uni BB83_66;

BB83_51:
setp.ge.u32	%p41, %r103, %r13;
@%p41 bra BB83_53;

st.shared.u16 [%rd59], %rs174;
st.shared.u64 [%rd59+8], %rd378;

BB83_53:
add.s32 %r82, %r103, 256;
setp.ge.u32	%p42, %r82, %r13;
@%p42 bra BB83_55;

st.shared.u16 [%rd59+4096], %rs175;
st.shared.u64 [%rd59+4104], %rd379;

BB83_55:
add.s32 %r83, %r103, 512;
setp.ge.u32	%p43, %r83, %r13;
@%p43 bra BB83_57;

st.shared.u16 [%rd59+8192], %rs177;
st.shared.u64 [%rd59+8200], %rd381;

BB83_57:
add.s32 %r84, %r103, 768;
setp.ge.u32	%p44, %r84, %r13;
@%p44 bra BB83_59;

st.shared.u16 [%rd59+12288], %rs178;
st.shared.u64 [%rd59+12296], %rd382;

BB83_59:
add.s32 %r85, %r103, 1024;
setp.ge.u32	%p45, %r85, %r13;
@%p45 bra BB83_61;

st.shared.u16 [%rd59+16384], %rs180;
st.shared.u64 [%rd59+16392], %rd383;

BB83_61:
add.s32 %r86, %r103, 1280;
setp.ge.u32	%p46, %r86, %r13;
@%p46 bra BB83_63;

st.shared.u16 [%rd59+20480], %rs179;
st.shared.u64 [%rd59+20488], %rd380;

BB83_63:
add.s32 %r87, %r103, 1536;
setp.ge.u32	%p47, %r87, %r13;
@%p47 bra BB83_67;

st.shared.u16 [%rd59+24576], %rs176;

BB83_66:
st.shared.u64 [%rd59+24584], %rd377;

BB83_67:
bar.sync 0;
mul.lo.s32 %r89, %r103, 7;
add.s32 %r18, %r14, %r13;
min.u32 %r19, %r89, %r18;
setp.lt.u32	%p48, %r19, %r13;
sub.s32 %r90, %r19, %r13;
selp.b32	%r102, 0, %r90, %p48;
min.u32 %r101, %r14, %r19;
setp.ge.u32	%p49, %r102, %r101;
@%p49 bra BB83_70;

add.s32 %r22, %r19, -1;

BB83_69:
add.s32 %r91, %r101, %r102;
shr.u32 %r92, %r91, 1;
sub.s32 %r93, %r22, %r92;
cvt.u64.u32	%rd183, %r93;
add.s64 %rd184, %rd183, %rd30;
shl.b64 %rd185, %rd184, 4;
add.s64 %rd187, %rd182, %rd185;
ld.shared.u16 %rs92, [%rd187];
mul.wide.u32 %rd188, %r92, 16;
add.s64 %rd189, %rd182, %rd188;
ld.shared.u16 %rs93, [%rd189];

	{ cvt.f32.f16 %f1, %rs92;}


	
	{ cvt.f32.f16 %f2, %rs93;}


	setp.gt.f32	%p50, %f1, %f2;
add.s32 %r94, %r92, 1;
selp.b32	%r102, %r102, %r94, %p50;
selp.b32	%r101, %r92, %r101, %p50;
setp.lt.u32	%p51, %r102, %r101;
@%p51 bra BB83_69;

BB83_70:
cvt.u64.u32	%rd60, %r102;
mul.wide.u32 %rd190, %r102, 16;
add.s64 %rd61, %rd182, %rd190;
shl.b64 %rd192, %rd30, 4;
add.s64 %rd62, %rd182, %rd192;
sub.s32 %r95, %r19, %r102;
cvt.u64.u32	%rd193, %r95;
add.s64 %rd63, %rd193, %rd30;
shl.b64 %rd194, %rd63, 4;
add.s64 %rd64, %rd182, %rd194;
cvt.u64.u32	%rd195, %r13;
add.s64 %rd196, %rd30, %rd195;
shl.b64 %rd197, %rd196, 4;
add.s64 %rd65, %rd182, %rd197;
ld.shared.u16 %rs94, [%rd61];
ld.shared.u64 %rd198, [%rd61+8];
add.u64 %rd199, %SP, 0;
cvta.to.local.u64 %rd200, %rd199;
st.local.u64 [%rd200+8], %rd198;
st.local.u16 [%rd200], %rs94;
ld.shared.u16 %rs95, [%rd64];
ld.shared.u64 %rd201, [%rd64+8];
add.u64 %rd202, %SP, 16;
cvta.to.local.u64 %rd203, %rd202;
st.local.u64 [%rd203+8], %rd201;
st.local.u16 [%rd203], %rs95;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd64, %rd65;
@%p53 bra BB83_73;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd61, %rd62;
@%p55 bra BB83_73;

ld.local.u16 %rs96, [%rd203];
ld.local.u16 %rs97, [%rd200];

	{ cvt.f32.f16 %f3, %rs96;}


	
	{ cvt.f32.f16 %f4, %rs97;}


	setp.leu.f32	%p82, %f3, %f4;

BB83_73:
selp.b64	%rd212, %rd200, %rd203, %p82;
ld.local.u16 %rs55, [%rd212];
ld.local.u64 %rd66, [%rd212+8];
@%p82 bra BB83_75;
bra.uni BB83_74;

BB83_75:
mov.u64 %rd411, %rd64;
shl.b64 %rd219, %rd60, 4;
add.s64 %rd221, %rd219, %rd182;
add.s64 %rd71, %rd221, 16;
mov.u64 %rd433, %rd71;
ld.shared.u16 %rs99, [%rd61+16];
st.local.u16 [%rd200], %rs99;
ld.shared.u64 %rd224, [%rd61+24];
st.local.u64 [%rd200+8], %rd224;
mov.u64 %rd400, %rd64;
mov.u64 %rd422, %rd71;
bra.uni BB83_76;

BB83_74:
mov.u64 %rd433, %rd61;
add.s64 %rd215, %rd194, %rd182;
add.s64 %rd68, %rd215, 16;
mov.u64 %rd411, %rd68;
ld.shared.u16 %rs98, [%rd64+16];
st.local.u16 [%rd203], %rs98;
ld.shared.u64 %rd218, [%rd64+24];
st.local.u64 [%rd203+8], %rd218;
mov.u64 %rd400, %rd68;
mov.u64 %rd422, %rd61;

BB83_76:
mov.u64 %rd76, %rd433;
mov.u64 %rd421, %rd422;
mov.u64 %rd74, %rd411;
mov.u64 %rd399, %rd400;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd399, %rd65;
@%p57 bra BB83_79;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd421, %rd62;
@%p59 bra BB83_79;

ld.local.u16 %rs100, [%rd203];
ld.local.u16 %rs101, [%rd200];

	{ cvt.f32.f16 %f5, %rs100;}


	
	{ cvt.f32.f16 %f6, %rs101;}


	setp.leu.f32	%p83, %f5, %f6;

BB83_79:
selp.b64	%rd233, %rd200, %rd203, %p83;
ld.local.u16 %rs56, [%rd233];
ld.local.u64 %rd77, [%rd233+8];
@%p83 bra BB83_81;
bra.uni BB83_80;

BB83_81:
add.s64 %rd421, %rd421, 16;
add.s64 %rd81, %rd76, 16;
ld.shared.u16 %rs103, [%rd76+16];
st.local.u16 [%rd200], %rs103;
ld.shared.u64 %rd239, [%rd76+24];
st.local.u64 [%rd200+8], %rd239;
mov.u64 %rd410, %rd74;
mov.u64 %rd432, %rd81;
bra.uni BB83_82;

BB83_80:
add.s64 %rd399, %rd399, 16;
add.s64 %rd79, %rd74, 16;
ld.shared.u16 %rs102, [%rd74+16];
st.local.u16 [%rd203], %rs102;
ld.shared.u64 %rd236, [%rd74+24];
st.local.u64 [%rd203+8], %rd236;
mov.u64 %rd410, %rd79;
mov.u64 %rd432, %rd76;

BB83_82:
mov.u64 %rd85, %rd432;
mov.u64 %rd420, %rd421;
mov.u64 %rd83, %rd410;
mov.u64 %rd398, %rd399;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd398, %rd65;
@%p61 bra BB83_85;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd420, %rd62;
@%p63 bra BB83_85;

ld.local.u16 %rs104, [%rd203];
ld.local.u16 %rs105, [%rd200];

	{ cvt.f32.f16 %f7, %rs104;}


	
	{ cvt.f32.f16 %f8, %rs105;}


	setp.leu.f32	%p84, %f7, %f8;

BB83_85:
selp.b64	%rd248, %rd200, %rd203, %p84;
ld.local.u16 %rs57, [%rd248];
ld.local.u64 %rd86, [%rd248+8];
@%p84 bra BB83_87;
bra.uni BB83_86;

BB83_87:
add.s64 %rd420, %rd420, 16;
add.s64 %rd90, %rd85, 16;
ld.shared.u16 %rs107, [%rd85+16];
st.local.u16 [%rd200], %rs107;
ld.shared.u64 %rd254, [%rd85+24];
st.local.u64 [%rd200+8], %rd254;
mov.u64 %rd409, %rd83;
mov.u64 %rd431, %rd90;
bra.uni BB83_88;

BB83_86:
add.s64 %rd398, %rd398, 16;
add.s64 %rd88, %rd83, 16;
ld.shared.u16 %rs106, [%rd83+16];
st.local.u16 [%rd203], %rs106;
ld.shared.u64 %rd251, [%rd83+24];
st.local.u64 [%rd203+8], %rd251;
mov.u64 %rd409, %rd88;
mov.u64 %rd431, %rd85;

BB83_88:
mov.u64 %rd94, %rd431;
mov.u64 %rd419, %rd420;
mov.u64 %rd92, %rd409;
mov.u64 %rd397, %rd398;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd397, %rd65;
@%p65 bra BB83_91;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd419, %rd62;
@%p67 bra BB83_91;

ld.local.u16 %rs108, [%rd203];
ld.local.u16 %rs109, [%rd200];

	{ cvt.f32.f16 %f9, %rs108;}


	
	{ cvt.f32.f16 %f10, %rs109;}


	setp.leu.f32	%p85, %f9, %f10;

BB83_91:
selp.b64	%rd263, %rd200, %rd203, %p85;
ld.local.u16 %rs58, [%rd263];
ld.local.u64 %rd95, [%rd263+8];
@%p85 bra BB83_93;
bra.uni BB83_92;

BB83_93:
add.s64 %rd419, %rd419, 16;
add.s64 %rd99, %rd94, 16;
ld.shared.u16 %rs111, [%rd94+16];
st.local.u16 [%rd200], %rs111;
ld.shared.u64 %rd269, [%rd94+24];
st.local.u64 [%rd200+8], %rd269;
mov.u64 %rd408, %rd92;
mov.u64 %rd430, %rd99;
bra.uni BB83_94;

BB83_92:
add.s64 %rd397, %rd397, 16;
add.s64 %rd97, %rd92, 16;
ld.shared.u16 %rs110, [%rd92+16];
st.local.u16 [%rd203], %rs110;
ld.shared.u64 %rd266, [%rd92+24];
st.local.u64 [%rd203+8], %rd266;
mov.u64 %rd408, %rd97;
mov.u64 %rd430, %rd94;

BB83_94:
mov.u64 %rd103, %rd430;
mov.u64 %rd418, %rd419;
mov.u64 %rd101, %rd408;
mov.u64 %rd396, %rd397;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd396, %rd65;
@%p69 bra BB83_97;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd418, %rd62;
@%p71 bra BB83_97;

ld.local.u16 %rs112, [%rd203];
ld.local.u16 %rs113, [%rd200];

	{ cvt.f32.f16 %f11, %rs112;}


	
	{ cvt.f32.f16 %f12, %rs113;}


	setp.leu.f32	%p86, %f11, %f12;

BB83_97:
selp.b64	%rd278, %rd200, %rd203, %p86;
ld.local.u16 %rs59, [%rd278];
ld.local.u64 %rd104, [%rd278+8];
@%p86 bra BB83_99;
bra.uni BB83_98;

BB83_99:
add.s64 %rd418, %rd418, 16;
add.s64 %rd108, %rd103, 16;
ld.shared.u16 %rs115, [%rd103+16];
st.local.u16 [%rd200], %rs115;
ld.shared.u64 %rd284, [%rd103+24];
st.local.u64 [%rd200+8], %rd284;
mov.u64 %rd407, %rd101;
mov.u64 %rd429, %rd108;
bra.uni BB83_100;

BB83_98:
add.s64 %rd396, %rd396, 16;
add.s64 %rd106, %rd101, 16;
ld.shared.u16 %rs114, [%rd101+16];
st.local.u16 [%rd203], %rs114;
ld.shared.u64 %rd281, [%rd101+24];
st.local.u64 [%rd203+8], %rd281;
mov.u64 %rd407, %rd106;
mov.u64 %rd429, %rd103;

BB83_100:
mov.u64 %rd112, %rd429;
mov.u64 %rd417, %rd418;
mov.u64 %rd110, %rd407;
mov.u64 %rd395, %rd396;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd395, %rd65;
@%p73 bra BB83_103;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd417, %rd62;
@%p75 bra BB83_103;

ld.local.u16 %rs116, [%rd203];
ld.local.u16 %rs117, [%rd200];

	{ cvt.f32.f16 %f13, %rs116;}


	
	{ cvt.f32.f16 %f14, %rs117;}


	setp.leu.f32	%p87, %f13, %f14;

BB83_103:
selp.b64	%rd293, %rd200, %rd203, %p87;
ld.local.u16 %rs60, [%rd293];
ld.local.u64 %rd113, [%rd293+8];
@%p87 bra BB83_105;
bra.uni BB83_104;

BB83_105:
add.s64 %rd417, %rd417, 16;
add.s64 %rd117, %rd112, 16;
ld.shared.u16 %rs119, [%rd112+16];
st.local.u16 [%rd200], %rs119;
ld.shared.u64 %rd299, [%rd112+24];
st.local.u64 [%rd200+8], %rd299;
mov.u64 %rd406, %rd110;
mov.u64 %rd428, %rd117;
bra.uni BB83_106;

BB83_104:
add.s64 %rd395, %rd395, 16;
add.s64 %rd115, %rd110, 16;
ld.shared.u16 %rs118, [%rd110+16];
st.local.u16 [%rd203], %rs118;
ld.shared.u64 %rd296, [%rd110+24];
st.local.u64 [%rd203+8], %rd296;
mov.u64 %rd406, %rd115;
mov.u64 %rd428, %rd112;

BB83_106:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd395, %rd65;
@%p77 bra BB83_109;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd417, %rd62;
@%p79 bra BB83_109;

ld.local.u16 %rs120, [%rd203];
ld.local.u16 %rs121, [%rd200];

	{ cvt.f32.f16 %f15, %rs120;}


	
	{ cvt.f32.f16 %f16, %rs121;}


	setp.leu.f32	%p88, %f15, %f16;

BB83_109:
selp.b64	%rd308, %rd200, %rd203, %p88;
ld.local.u16 %rs61, [%rd308];
ld.local.u64 %rd122, [%rd308+8];
@%p88 bra BB83_111;
bra.uni BB83_110;

BB83_111:
ld.shared.u16 %rs123, [%rd428+16];
st.local.u16 [%rd200], %rs123;
ld.shared.u64 %rd314, [%rd428+24];
st.local.u64 [%rd200+8], %rd314;
bra.uni BB83_112;

BB83_110:
ld.shared.u16 %rs122, [%rd406+16];
st.local.u16 [%rd203], %rs122;
ld.shared.u64 %rd311, [%rd406+24];
st.local.u64 [%rd203+8], %rd311;

BB83_112:
cvta.to.global.u64 %rd123, %rd128;
cvta.to.global.u64 %rd124, %rd129;
bar.sync 0;
mul.wide.u32 %rd315, %r89, 16;
add.s64 %rd317, %rd182, %rd315;
st.shared.u16 [%rd317], %rs55;
st.shared.u16 [%rd317+16], %rs56;
st.shared.u16 [%rd317+32], %rs57;
st.shared.u16 [%rd317+48], %rs58;
st.shared.u16 [%rd317+64], %rs59;
st.shared.u16 [%rd317+80], %rs60;
st.shared.u16 [%rd317+96], %rs61;
st.shared.u64 [%rd317+8], %rd66;
st.shared.u64 [%rd317+24], %rd77;
st.shared.u64 [%rd317+40], %rd86;
st.shared.u64 [%rd317+56], %rd95;
st.shared.u64 [%rd317+72], %rd104;
st.shared.u64 [%rd317+88], %rd113;
st.shared.u64 [%rd317+104], %rd122;
bar.sync 0;
mul.lo.s32 %r98, %r33, 1792;
cvt.u64.u32	%rd125, %r98;
setp.ge.u32	%p80, %r103, %r18;
@%p80 bra BB83_114;

BB83_113:
cvt.u64.u32	%rd318, %r103;
add.s64 %rd319, %rd318, %rd125;
shl.b64 %rd320, %rd319, 1;
add.s64 %rd321, %rd123, %rd320;
shl.b64 %rd322, %rd319, 3;
add.s64 %rd323, %rd124, %rd322;
mul.wide.u32 %rd324, %r103, 16;
add.s64 %rd326, %rd182, %rd324;
ld.shared.u16 %rs124, [%rd326];
st.global.u16 [%rd321], %rs124;
ld.shared.u64 %rd327, [%rd326+8];
st.global.u64 [%rd323], %rd327;
add.s32 %r103, %r103, 256;
setp.lt.u32	%p81, %r103, %r18;
@%p81 bra BB83_113;

BB83_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot84[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<174>;
.reg .f32 %f<17>;
.reg .b32 %r<91>;
.reg .b64 %rd<537>;


mov.u64 %rd536, __local_depot84;
cvta.local.u64 %SP, %rd536;
ld.param.u64 %rd164, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0+56];
ld.param.u64 %rd163, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0+40];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0];
ld.param.u64 %rd161, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0+24];
ld.param.u64 %rd165, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0+64];
ld.param.u64 %rd162, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0+32];
ld.param.u64 %rd160, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0+16];
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustGTOpISE_EEEEEPSU_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd159;
cvta.to.global.u64 %rd2, %rd160;
cvta.to.global.u64 %rd166, %rd162;
cvta.to.global.u64 %rd3, %rd165;
mov.u32 %r17, %ctaid.x;
cvt.u32.u64	%r1, %rd161;
cvt.u32.u64	%r18, %rd158;
mul.wide.u32 %rd167, %r17, 8;
add.s64 %rd168, %rd166, %rd167;
ld.global.u32 %r2, [%rd168];
ld.global.u32 %r19, [%rd168+8];
neg.s32 %r20, %r18;
and.b32 %r3, %r17, %r20;
shr.s32 %r4, %r18, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r90, %r21, %r1;
add.s32 %r22, %r17, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r89, %r26, %r1;
add.s32 %r27, %r18, -1;
and.b32 %r28, %r17, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB84_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r90, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r89, %r32, %r1;

BB84_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd169, %r89;
cvt.s64.s32	%rd4, %r7;
sub.s64 %rd5, %rd169, %rd4;
cvt.s64.s32	%rd170, %r90;
cvt.s64.s32	%rd171, %r33;
sub.s64 %rd6, %rd170, %rd171;
setp.gt.s64	%p16, %rd6, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd535, %r13;
add.s64 %rd172, %rd535, %rd171;
shl.b64 %rd173, %rd172, 1;
add.s64 %rd8, %rd1, %rd173;
shl.b64 %rd174, %rd172, 3;
add.s64 %rd9, %rd2, %rd174;
@%p16 bra BB84_17;
bra.uni BB84_3;

BB84_17:
ld.global.u16 %rs130, [%rd8];
ld.global.u64 %rd441, [%rd9];
ld.global.u16 %rs131, [%rd8+512];
ld.global.u64 %rd442, [%rd9+2048];
ld.global.u16 %rs133, [%rd8+1024];
ld.global.u64 %rd444, [%rd9+4096];
ld.global.u16 %rs134, [%rd8+1536];
ld.global.u64 %rd445, [%rd9+6144];
ld.global.u16 %rs136, [%rd8+2048];
ld.global.u64 %rd446, [%rd9+8192];
ld.global.u16 %rs135, [%rd8+2560];
ld.global.u64 %rd443, [%rd9+10240];
ld.global.u16 %rs132, [%rd8+3072];
ld.global.u64 %rd440, [%rd9+12288];
bra.uni BB84_18;

BB84_3:
mov.u16 %rs63, 0;
mov.u64 %rd175, 0;
setp.ge.s64	%p17, %rd535, %rd6;
mov.u64 %rd452, %rd175;
mov.u16 %rs142, %rs63;
@%p17 bra BB84_5;

ld.global.u16 %rs1, [%rd8];
ld.global.u64 %rd10, [%rd9];
mov.u64 %rd452, %rd10;
mov.u16 %rs142, %rs1;

BB84_5:
mov.u16 %rs118, %rs142;
mov.u16 %rs130, %rs118;
mov.u64 %rd428, %rd452;
mov.u64 %rd441, %rd428;
cvt.u32.u64	%r34, %rd535;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd177, %r35;
setp.ge.s64	%p18, %rd177, %rd6;
mov.u64 %rd451, %rd175;
mov.u16 %rs141, %rs63;
@%p18 bra BB84_7;

ld.global.u16 %rs141, [%rd8+512];
ld.global.u64 %rd451, [%rd9+2048];

BB84_7:
mov.u16 %rs131, %rs141;
mov.u64 %rd442, %rd451;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd179, %r36;
setp.ge.s64	%p19, %rd179, %rd6;
mov.u64 %rd450, %rd175;
mov.u16 %rs140, %rs63;
@%p19 bra BB84_9;

ld.global.u16 %rs140, [%rd8+1024];
ld.global.u64 %rd450, [%rd9+4096];

BB84_9:
mov.u16 %rs133, %rs140;
mov.u64 %rd444, %rd450;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd181, %r37;
setp.ge.s64	%p20, %rd181, %rd6;
mov.u64 %rd449, %rd175;
mov.u16 %rs139, %rs63;
@%p20 bra BB84_11;

ld.global.u16 %rs139, [%rd8+1536];
ld.global.u64 %rd449, [%rd9+6144];

BB84_11:
mov.u16 %rs134, %rs139;
mov.u64 %rd445, %rd449;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd183, %r38;
setp.ge.s64	%p21, %rd183, %rd6;
mov.u64 %rd448, %rd175;
mov.u16 %rs138, %rs63;
@%p21 bra BB84_13;

ld.global.u16 %rs138, [%rd8+2048];
ld.global.u64 %rd448, [%rd9+8192];

BB84_13:
mov.u16 %rs136, %rs138;
mov.u64 %rd446, %rd448;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd185, %r39;
setp.ge.s64	%p22, %rd185, %rd6;
mov.u64 %rd447, %rd175;
mov.u16 %rs137, %rs63;
@%p22 bra BB84_15;

ld.global.u16 %rs137, [%rd8+2560];
ld.global.u64 %rd447, [%rd9+10240];

BB84_15:
mov.u16 %rs135, %rs137;
mov.u64 %rd443, %rd447;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd187, %r40;
setp.ge.s64	%p23, %rd187, %rd6;
mov.u64 %rd440, %rd175;
mov.u16 %rs132, %rs63;
@%p23 bra BB84_18;

ld.global.u16 %rs132, [%rd8+3072];
ld.global.u64 %rd440, [%rd9+12288];

BB84_18:
@%p16 bra BB84_33;
bra.uni BB84_19;

BB84_33:
cvt.u64.u32	%rd237, %r13;
cvt.u64.u32	%rd238, %r17;
mul.lo.s64 %rd239, %rd238, %rd164;
add.s64 %rd240, %rd237, %rd239;
shl.b64 %rd241, %rd240, 4;
add.s64 %rd242, %rd3, %rd241;
st.global.u16 [%rd242], %rs130;
st.global.u16 [%rd242+4096], %rs131;
st.global.u16 [%rd242+8192], %rs133;
st.global.u16 [%rd242+12288], %rs134;
st.global.u16 [%rd242+16384], %rs136;
st.global.u16 [%rd242+20480], %rs135;
st.global.u16 [%rd242+24576], %rs132;
st.global.u64 [%rd242+8], %rd441;
st.global.u64 [%rd242+4104], %rd442;
st.global.u64 [%rd242+8200], %rd444;
st.global.u64 [%rd242+12296], %rd445;
st.global.u64 [%rd242+16392], %rd446;
st.global.u64 [%rd242+20488], %rd443;
st.global.u64 [%rd242+24584], %rd440;
bra.uni BB84_34;

BB84_19:
setp.ge.s64	%p25, %rd535, %rd6;
@%p25 bra BB84_21;

cvt.u64.u32	%rd190, %r17;
mul.lo.s64 %rd191, %rd190, %rd164;
add.s64 %rd192, %rd535, %rd191;
shl.b64 %rd193, %rd192, 4;
add.s64 %rd194, %rd3, %rd193;
st.global.u16 [%rd194], %rs130;
st.global.u64 [%rd194+8], %rd441;

BB84_21:
add.s32 %r45, %r13, 256;
cvt.u64.u32	%rd195, %r45;
setp.ge.s64	%p26, %rd195, %rd6;
@%p26 bra BB84_23;

cvt.u64.u32	%rd197, %r17;
mul.lo.s64 %rd198, %rd197, %rd164;
add.s64 %rd199, %rd535, %rd198;
shl.b64 %rd200, %rd199, 4;
add.s64 %rd201, %rd3, %rd200;
st.global.u16 [%rd201+4096], %rs131;
st.global.u64 [%rd201+4104], %rd442;

BB84_23:
add.s32 %r49, %r13, 512;
cvt.u64.u32	%rd202, %r49;
setp.ge.s64	%p27, %rd202, %rd6;
@%p27 bra BB84_25;

cvt.u64.u32	%rd204, %r17;
mul.lo.s64 %rd205, %rd204, %rd164;
add.s64 %rd206, %rd535, %rd205;
shl.b64 %rd207, %rd206, 4;
add.s64 %rd208, %rd3, %rd207;
st.global.u16 [%rd208+8192], %rs133;
st.global.u64 [%rd208+8200], %rd444;

BB84_25:
add.s32 %r53, %r13, 768;
cvt.u64.u32	%rd209, %r53;
setp.ge.s64	%p28, %rd209, %rd6;
@%p28 bra BB84_27;

cvt.u64.u32	%rd211, %r17;
mul.lo.s64 %rd212, %rd211, %rd164;
add.s64 %rd213, %rd535, %rd212;
shl.b64 %rd214, %rd213, 4;
add.s64 %rd215, %rd3, %rd214;
st.global.u16 [%rd215+12288], %rs134;
st.global.u64 [%rd215+12296], %rd445;

BB84_27:
add.s32 %r57, %r13, 1024;
cvt.u64.u32	%rd216, %r57;
setp.ge.s64	%p29, %rd216, %rd6;
@%p29 bra BB84_29;

cvt.u64.u32	%rd218, %r17;
mul.lo.s64 %rd219, %rd218, %rd164;
add.s64 %rd220, %rd535, %rd219;
shl.b64 %rd221, %rd220, 4;
add.s64 %rd222, %rd3, %rd221;
st.global.u16 [%rd222+16384], %rs136;
st.global.u64 [%rd222+16392], %rd446;

BB84_29:
add.s32 %r61, %r13, 1280;
cvt.u64.u32	%rd223, %r61;
setp.ge.s64	%p30, %rd223, %rd6;
@%p30 bra BB84_31;

cvt.u64.u32	%rd225, %r17;
mul.lo.s64 %rd226, %rd225, %rd164;
add.s64 %rd227, %rd535, %rd226;
shl.b64 %rd228, %rd227, 4;
add.s64 %rd229, %rd3, %rd228;
st.global.u16 [%rd229+20480], %rs135;
st.global.u64 [%rd229+20488], %rd443;

BB84_31:
add.s32 %r65, %r13, 1536;
cvt.u64.u32	%rd230, %r65;
setp.ge.s64	%p31, %rd230, %rd6;
@%p31 bra BB84_34;

cvt.u64.u32	%rd232, %r17;
mul.lo.s64 %rd233, %rd232, %rd164;
add.s64 %rd234, %rd535, %rd233;
shl.b64 %rd235, %rd234, 4;
add.s64 %rd236, %rd3, %rd235;
st.global.u16 [%rd236+24576], %rs132;
st.global.u64 [%rd236+24584], %rd440;

BB84_34:
cvt.u64.u32	%rd243, %r17;
mul.lo.s64 %rd38, %rd243, %rd164;
add.s64 %rd39, %rd6, %rd38;
add.s64 %rd244, %rd535, %rd4;
shl.b64 %rd245, %rd244, 1;
add.s64 %rd41, %rd1, %rd245;
shl.b64 %rd246, %rd244, 3;
add.s64 %rd42, %rd2, %rd246;
setp.gt.s64	%p32, %rd5, 1791;
@%p32 bra BB84_49;
bra.uni BB84_35;

BB84_49:
ld.global.u16 %rs161, [%rd41];
ld.global.u64 %rd472, [%rd42];
ld.global.u16 %rs162, [%rd41+512];
ld.global.u64 %rd473, [%rd42+2048];
ld.global.u16 %rs164, [%rd41+1024];
ld.global.u64 %rd475, [%rd42+4096];
ld.global.u16 %rs165, [%rd41+1536];
ld.global.u64 %rd476, [%rd42+6144];
ld.global.u16 %rs167, [%rd41+2048];
ld.global.u64 %rd477, [%rd42+8192];
ld.global.u16 %rs166, [%rd41+2560];
ld.global.u64 %rd474, [%rd42+10240];
ld.global.u16 %rs163, [%rd41+3072];
ld.global.u64 %rd471, [%rd42+12288];
bra.uni BB84_50;

BB84_35:
mov.u16 %rs70, 0;
mov.u64 %rd247, 0;
setp.ge.s64	%p33, %rd535, %rd5;
mov.u64 %rd483, %rd247;
mov.u16 %rs173, %rs70;
@%p33 bra BB84_37;

ld.global.u16 %rs28, [%rd41];
ld.global.u64 %rd43, [%rd42];
mov.u64 %rd483, %rd43;
mov.u16 %rs173, %rs28;

BB84_37:
mov.u16 %rs149, %rs173;
mov.u16 %rs161, %rs149;
mov.u64 %rd459, %rd483;
mov.u64 %rd472, %rd459;
cvt.u32.u64	%r71, %rd535;
add.s32 %r72, %r71, 256;
cvt.u64.u32	%rd249, %r72;
setp.ge.s64	%p34, %rd249, %rd5;
mov.u64 %rd482, %rd247;
mov.u16 %rs172, %rs70;
@%p34 bra BB84_39;

ld.global.u16 %rs172, [%rd41+512];
ld.global.u64 %rd482, [%rd42+2048];

BB84_39:
mov.u16 %rs162, %rs172;
mov.u64 %rd473, %rd482;
add.s32 %r73, %r13, 512;
cvt.u64.u32	%rd251, %r73;
setp.ge.s64	%p35, %rd251, %rd5;
mov.u64 %rd481, %rd247;
mov.u16 %rs171, %rs70;
@%p35 bra BB84_41;

ld.global.u16 %rs171, [%rd41+1024];
ld.global.u64 %rd481, [%rd42+4096];

BB84_41:
mov.u16 %rs164, %rs171;
mov.u64 %rd475, %rd481;
add.s32 %r74, %r13, 768;
cvt.u64.u32	%rd253, %r74;
setp.ge.s64	%p36, %rd253, %rd5;
mov.u64 %rd480, %rd247;
mov.u16 %rs170, %rs70;
@%p36 bra BB84_43;

ld.global.u16 %rs170, [%rd41+1536];
ld.global.u64 %rd480, [%rd42+6144];

BB84_43:
mov.u16 %rs165, %rs170;
mov.u64 %rd476, %rd480;
add.s32 %r75, %r13, 1024;
cvt.u64.u32	%rd255, %r75;
setp.ge.s64	%p37, %rd255, %rd5;
mov.u64 %rd479, %rd247;
mov.u16 %rs169, %rs70;
@%p37 bra BB84_45;

ld.global.u16 %rs169, [%rd41+2048];
ld.global.u64 %rd479, [%rd42+8192];

BB84_45:
mov.u16 %rs167, %rs169;
mov.u64 %rd477, %rd479;
add.s32 %r76, %r13, 1280;
cvt.u64.u32	%rd257, %r76;
setp.ge.s64	%p38, %rd257, %rd5;
mov.u64 %rd478, %rd247;
mov.u16 %rs168, %rs70;
@%p38 bra BB84_47;

ld.global.u16 %rs168, [%rd41+2560];
ld.global.u64 %rd478, [%rd42+10240];

BB84_47:
mov.u16 %rs166, %rs168;
mov.u64 %rd474, %rd478;
add.s32 %r77, %r13, 1536;
cvt.u64.u32	%rd259, %r77;
setp.ge.s64	%p39, %rd259, %rd5;
mov.u64 %rd471, %rd247;
mov.u16 %rs163, %rs70;
@%p39 bra BB84_50;

ld.global.u16 %rs163, [%rd41+3072];
ld.global.u64 %rd471, [%rd42+12288];

BB84_50:
add.s64 %rd260, %rd535, %rd39;
shl.b64 %rd261, %rd260, 4;
add.s64 %rd71, %rd3, %rd261;
@%p32 bra BB84_65;
bra.uni BB84_51;

BB84_65:
st.global.u16 [%rd71], %rs161;
st.global.u16 [%rd71+4096], %rs162;
st.global.u16 [%rd71+8192], %rs164;
st.global.u16 [%rd71+12288], %rs165;
st.global.u16 [%rd71+16384], %rs167;
st.global.u16 [%rd71+20480], %rs166;
st.global.u16 [%rd71+24576], %rs163;
st.global.u64 [%rd71+8], %rd472;
st.global.u64 [%rd71+4104], %rd473;
st.global.u64 [%rd71+8200], %rd475;
st.global.u64 [%rd71+12296], %rd476;
st.global.u64 [%rd71+16392], %rd477;
st.global.u64 [%rd71+20488], %rd474;
bra.uni BB84_66;

BB84_51:
setp.ge.s64	%p41, %rd535, %rd5;
@%p41 bra BB84_53;

st.global.u16 [%rd71], %rs161;
st.global.u64 [%rd71+8], %rd472;

BB84_53:
cvt.u32.u64	%r78, %rd535;
add.s32 %r79, %r78, 256;
cvt.u64.u32	%rd262, %r79;
setp.ge.s64	%p42, %rd262, %rd5;
@%p42 bra BB84_55;

st.global.u16 [%rd71+4096], %rs162;
st.global.u64 [%rd71+4104], %rd473;

BB84_55:
add.s32 %r80, %r13, 512;
cvt.u64.u32	%rd263, %r80;
setp.ge.s64	%p43, %rd263, %rd5;
@%p43 bra BB84_57;

st.global.u16 [%rd71+8192], %rs164;
st.global.u64 [%rd71+8200], %rd475;

BB84_57:
add.s32 %r81, %r13, 768;
cvt.u64.u32	%rd264, %r81;
setp.ge.s64	%p44, %rd264, %rd5;
@%p44 bra BB84_59;

st.global.u16 [%rd71+12288], %rs165;
st.global.u64 [%rd71+12296], %rd476;

BB84_59:
add.s32 %r82, %r13, 1024;
cvt.u64.u32	%rd265, %r82;
setp.ge.s64	%p45, %rd265, %rd5;
@%p45 bra BB84_61;

st.global.u16 [%rd71+16384], %rs167;
st.global.u64 [%rd71+16392], %rd477;

BB84_61:
add.s32 %r83, %r13, 1280;
cvt.u64.u32	%rd266, %r83;
setp.ge.s64	%p46, %rd266, %rd5;
@%p46 bra BB84_63;

st.global.u16 [%rd71+20480], %rs166;
st.global.u64 [%rd71+20488], %rd474;

BB84_63:
add.s32 %r84, %r13, 1536;
cvt.u64.u32	%rd267, %r84;
setp.ge.s64	%p47, %rd267, %rd5;
@%p47 bra BB84_67;

st.global.u16 [%rd71+24576], %rs163;

BB84_66:
st.global.u64 [%rd71+24584], %rd471;

BB84_67:
bar.sync 0;
mul.lo.s32 %r85, %r13, 7;
cvt.u64.u32	%rd72, %r85;
add.s64 %rd73, %rd6, %rd5;
min.s64 %rd74, %rd72, %rd73;
setp.lt.s64	%p48, %rd74, %rd5;
sub.s64 %rd268, %rd74, %rd5;
selp.b64	%rd485, 0, %rd268, %p48;
min.s64 %rd484, %rd6, %rd74;
setp.ge.s64	%p49, %rd485, %rd484;
@%p49 bra BB84_70;

add.s64 %rd269, %rd39, %rd74;
add.s64 %rd77, %rd269, -1;

BB84_69:
add.s64 %rd270, %rd484, %rd485;
shr.s64 %rd271, %rd270, 1;
sub.s64 %rd272, %rd77, %rd271;
add.s64 %rd273, %rd271, %rd38;
shl.b64 %rd274, %rd272, 4;
add.s64 %rd275, %rd3, %rd274;
ld.global.u16 %rs77, [%rd275];
shl.b64 %rd276, %rd273, 4;
add.s64 %rd277, %rd3, %rd276;
ld.global.u16 %rs78, [%rd277];

	{ cvt.f32.f16 %f1, %rs77;}


	
	{ cvt.f32.f16 %f2, %rs78;}


	setp.gt.f32	%p50, %f1, %f2;
add.s64 %rd278, %rd271, 1;
selp.b64	%rd485, %rd485, %rd278, %p50;
selp.b64	%rd484, %rd271, %rd484, %p50;
setp.lt.s64	%p51, %rd485, %rd484;
@%p51 bra BB84_69;

BB84_70:
add.s64 %rd83, %rd485, %rd38;
shl.b64 %rd282, %rd83, 4;
add.s64 %rd84, %rd3, %rd282;
shl.b64 %rd283, %rd39, 4;
add.s64 %rd85, %rd3, %rd283;
add.s64 %rd284, %rd39, %rd74;
sub.s64 %rd86, %rd284, %rd485;
shl.b64 %rd285, %rd86, 4;
add.s64 %rd87, %rd3, %rd285;
add.s64 %rd286, %rd73, %rd38;
shl.b64 %rd287, %rd286, 4;
add.s64 %rd88, %rd3, %rd287;
add.u64 %rd288, %SP, 0;
cvta.to.local.u64 %rd89, %rd288;
mov.u64 %rd486, 0;
mov.pred %p52, 0;
@%p52 bra BB84_72;

BB84_71:
add.s64 %rd289, %rd89, %rd486;
mov.u16 %rs79, 0;
st.local.u8 [%rd289], %rs79;
add.s64 %rd486, %rd486, 1;
setp.lt.u64	%p53, %rd486, 16;
@%p53 bra BB84_71;

BB84_72:
ld.global.u16 %rs80, [%rd84];
ld.global.u64 %rd291, [%rd84+8];
st.local.u64 [%rd89+8], %rd291;
st.local.u16 [%rd89], %rs80;
add.u64 %rd294, %SP, 16;
cvta.to.local.u64 %rd92, %rd294;
mov.u64 %rd487, 0;
@%p52 bra BB84_74;

BB84_73:
add.s64 %rd295, %rd92, %rd487;
mov.u16 %rs81, 0;
st.local.u8 [%rd295], %rs81;
add.s64 %rd487, %rd487, 1;
setp.lt.u64	%p55, %rd487, 16;
@%p55 bra BB84_73;

BB84_74:
ld.global.u16 %rs82, [%rd87];
ld.global.u64 %rd296, [%rd87+8];
st.local.u64 [%rd92+8], %rd296;
st.local.u16 [%rd92], %rs82;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd87, %rd88;
@%p57 bra BB84_77;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd84, %rd85;
@%p59 bra BB84_77;

ld.local.u16 %rs83, [%rd92];
ld.local.u16 %rs84, [%rd89];

	{ cvt.f32.f16 %f3, %rs83;}


	
	{ cvt.f32.f16 %f4, %rs84;}


	setp.leu.f32	%p86, %f3, %f4;

BB84_77:
selp.b64	%rd307, %rd89, %rd92, %p86;
ld.local.u16 %rs55, [%rd307];
ld.local.u64 %rd95, [%rd307+8];
@%p86 bra BB84_79;
bra.uni BB84_78;

BB84_79:
add.s64 %rd314, %rd282, %rd3;
add.s64 %rd98, %rd314, 16;
mov.u64 %rd532, %rd98;
ld.global.u16 %rs86, [%rd84+16];
st.local.u16 [%rd89], %rs86;
ld.global.u64 %rd317, [%rd84+24];
st.local.u64 [%rd89+8], %rd317;
mov.u64 %rd509, %rd87;
mov.u64 %rd510, %rd87;
mov.u64 %rd533, %rd98;
bra.uni BB84_80;

BB84_78:
add.s64 %rd309, %rd285, %rd3;
add.s64 %rd96, %rd309, 16;
mov.u64 %rd509, %rd96;
ld.global.u16 %rs85, [%rd87+16];
st.local.u16 [%rd92], %rs85;
ld.global.u64 %rd312, [%rd87+24];
st.local.u64 [%rd92+8], %rd312;
mov.u64 %rd510, %rd96;
mov.u64 %rd532, %rd84;
mov.u64 %rd533, %rd84;

BB84_80:
mov.u64 %rd103, %rd532;
mov.u64 %rd531, %rd533;
mov.u64 %rd101, %rd509;
mov.u64 %rd508, %rd510;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd508, %rd88;
@%p61 bra BB84_83;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd531, %rd85;
@%p63 bra BB84_83;

ld.local.u16 %rs87, [%rd92];
ld.local.u16 %rs88, [%rd89];

	{ cvt.f32.f16 %f5, %rs87;}


	
	{ cvt.f32.f16 %f6, %rs88;}


	setp.leu.f32	%p87, %f5, %f6;

BB84_83:
selp.b64	%rd326, %rd89, %rd92, %p87;
ld.local.u16 %rs56, [%rd326];
ld.local.u64 %rd104, [%rd326+8];
@%p87 bra BB84_85;
bra.uni BB84_84;

BB84_85:
add.s64 %rd531, %rd531, 16;
add.s64 %rd108, %rd103, 16;
ld.global.u16 %rs90, [%rd103+16];
st.local.u16 [%rd89], %rs90;
ld.global.u64 %rd332, [%rd103+24];
st.local.u64 [%rd89+8], %rd332;
mov.u64 %rd507, %rd101;
mov.u64 %rd530, %rd108;
bra.uni BB84_86;

BB84_84:
add.s64 %rd508, %rd508, 16;
add.s64 %rd106, %rd101, 16;
ld.global.u16 %rs89, [%rd101+16];
st.local.u16 [%rd92], %rs89;
ld.global.u64 %rd329, [%rd101+24];
st.local.u64 [%rd92+8], %rd329;
mov.u64 %rd507, %rd106;
mov.u64 %rd530, %rd103;

BB84_86:
mov.u64 %rd112, %rd530;
mov.u64 %rd529, %rd531;
mov.u64 %rd110, %rd507;
mov.u64 %rd506, %rd508;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd506, %rd88;
@%p65 bra BB84_89;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd529, %rd85;
@%p67 bra BB84_89;

ld.local.u16 %rs91, [%rd92];
ld.local.u16 %rs92, [%rd89];

	{ cvt.f32.f16 %f7, %rs91;}


	
	{ cvt.f32.f16 %f8, %rs92;}


	setp.leu.f32	%p88, %f7, %f8;

BB84_89:
selp.b64	%rd341, %rd89, %rd92, %p88;
ld.local.u16 %rs57, [%rd341];
ld.local.u64 %rd113, [%rd341+8];
@%p88 bra BB84_91;
bra.uni BB84_90;

BB84_91:
add.s64 %rd529, %rd529, 16;
add.s64 %rd117, %rd112, 16;
ld.global.u16 %rs94, [%rd112+16];
st.local.u16 [%rd89], %rs94;
ld.global.u64 %rd347, [%rd112+24];
st.local.u64 [%rd89+8], %rd347;
mov.u64 %rd505, %rd110;
mov.u64 %rd528, %rd117;
bra.uni BB84_92;

BB84_90:
add.s64 %rd506, %rd506, 16;
add.s64 %rd115, %rd110, 16;
ld.global.u16 %rs93, [%rd110+16];
st.local.u16 [%rd92], %rs93;
ld.global.u64 %rd344, [%rd110+24];
st.local.u64 [%rd92+8], %rd344;
mov.u64 %rd505, %rd115;
mov.u64 %rd528, %rd112;

BB84_92:
mov.u64 %rd121, %rd528;
mov.u64 %rd527, %rd529;
mov.u64 %rd119, %rd505;
mov.u64 %rd504, %rd506;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd504, %rd88;
@%p69 bra BB84_95;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd527, %rd85;
@%p71 bra BB84_95;

ld.local.u16 %rs95, [%rd92];
ld.local.u16 %rs96, [%rd89];

	{ cvt.f32.f16 %f9, %rs95;}


	
	{ cvt.f32.f16 %f10, %rs96;}


	setp.leu.f32	%p89, %f9, %f10;

BB84_95:
selp.b64	%rd356, %rd89, %rd92, %p89;
ld.local.u16 %rs58, [%rd356];
ld.local.u64 %rd122, [%rd356+8];
@%p89 bra BB84_97;
bra.uni BB84_96;

BB84_97:
add.s64 %rd527, %rd527, 16;
add.s64 %rd126, %rd121, 16;
ld.global.u16 %rs98, [%rd121+16];
st.local.u16 [%rd89], %rs98;
ld.global.u64 %rd362, [%rd121+24];
st.local.u64 [%rd89+8], %rd362;
mov.u64 %rd503, %rd119;
mov.u64 %rd526, %rd126;
bra.uni BB84_98;

BB84_96:
add.s64 %rd504, %rd504, 16;
add.s64 %rd124, %rd119, 16;
ld.global.u16 %rs97, [%rd119+16];
st.local.u16 [%rd92], %rs97;
ld.global.u64 %rd359, [%rd119+24];
st.local.u64 [%rd92+8], %rd359;
mov.u64 %rd503, %rd124;
mov.u64 %rd526, %rd121;

BB84_98:
mov.u64 %rd130, %rd526;
mov.u64 %rd525, %rd527;
mov.u64 %rd128, %rd503;
mov.u64 %rd502, %rd504;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd502, %rd88;
@%p73 bra BB84_101;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd525, %rd85;
@%p75 bra BB84_101;

ld.local.u16 %rs99, [%rd92];
ld.local.u16 %rs100, [%rd89];

	{ cvt.f32.f16 %f11, %rs99;}


	
	{ cvt.f32.f16 %f12, %rs100;}


	setp.leu.f32	%p90, %f11, %f12;

BB84_101:
selp.b64	%rd371, %rd89, %rd92, %p90;
ld.local.u16 %rs59, [%rd371];
ld.local.u64 %rd131, [%rd371+8];
@%p90 bra BB84_103;
bra.uni BB84_102;

BB84_103:
add.s64 %rd525, %rd525, 16;
add.s64 %rd135, %rd130, 16;
ld.global.u16 %rs102, [%rd130+16];
st.local.u16 [%rd89], %rs102;
ld.global.u64 %rd377, [%rd130+24];
st.local.u64 [%rd89+8], %rd377;
mov.u64 %rd501, %rd128;
mov.u64 %rd524, %rd135;
bra.uni BB84_104;

BB84_102:
add.s64 %rd502, %rd502, 16;
add.s64 %rd133, %rd128, 16;
ld.global.u16 %rs101, [%rd128+16];
st.local.u16 [%rd92], %rs101;
ld.global.u64 %rd374, [%rd128+24];
st.local.u64 [%rd92+8], %rd374;
mov.u64 %rd501, %rd133;
mov.u64 %rd524, %rd130;

BB84_104:
mov.u64 %rd139, %rd524;
mov.u64 %rd523, %rd525;
mov.u64 %rd137, %rd501;
mov.u64 %rd500, %rd502;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd500, %rd88;
@%p77 bra BB84_107;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd523, %rd85;
@%p79 bra BB84_107;

ld.local.u16 %rs103, [%rd92];
ld.local.u16 %rs104, [%rd89];

	{ cvt.f32.f16 %f13, %rs103;}


	
	{ cvt.f32.f16 %f14, %rs104;}


	setp.leu.f32	%p91, %f13, %f14;

BB84_107:
selp.b64	%rd386, %rd89, %rd92, %p91;
ld.local.u16 %rs60, [%rd386];
ld.local.u64 %rd140, [%rd386+8];
@%p91 bra BB84_109;
bra.uni BB84_108;

BB84_109:
add.s64 %rd523, %rd523, 16;
add.s64 %rd144, %rd139, 16;
ld.global.u16 %rs106, [%rd139+16];
st.local.u16 [%rd89], %rs106;
ld.global.u64 %rd392, [%rd139+24];
st.local.u64 [%rd89+8], %rd392;
mov.u64 %rd499, %rd137;
mov.u64 %rd522, %rd144;
bra.uni BB84_110;

BB84_108:
add.s64 %rd500, %rd500, 16;
add.s64 %rd142, %rd137, 16;
ld.global.u16 %rs105, [%rd137+16];
st.local.u16 [%rd92], %rs105;
ld.global.u64 %rd389, [%rd137+24];
st.local.u64 [%rd92+8], %rd389;
mov.u64 %rd499, %rd142;
mov.u64 %rd522, %rd139;

BB84_110:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd500, %rd88;
mov.pred %p92, %p80;
@%p81 bra BB84_113;

setp.ge.u64	%p83, %rd523, %rd85;
mov.pred %p92, %p52;
@%p83 bra BB84_113;

ld.local.u16 %rs107, [%rd92];
ld.local.u16 %rs108, [%rd89];

	{ cvt.f32.f16 %f15, %rs107;}


	
	{ cvt.f32.f16 %f16, %rs108;}


	setp.leu.f32	%p92, %f15, %f16;

BB84_113:
selp.b64	%rd401, %rd89, %rd92, %p92;
ld.local.u16 %rs61, [%rd401];
ld.local.u64 %rd149, [%rd401+8];
@%p92 bra BB84_115;
bra.uni BB84_114;

BB84_115:
ld.global.u16 %rs110, [%rd522+16];
st.local.u16 [%rd89], %rs110;
ld.global.u64 %rd407, [%rd522+24];
st.local.u64 [%rd89+8], %rd407;
bra.uni BB84_116;

BB84_114:
ld.global.u16 %rs109, [%rd499+16];
st.local.u16 [%rd92], %rs109;
ld.global.u64 %rd404, [%rd499+24];
st.local.u64 [%rd92+8], %rd404;

BB84_116:
bar.sync 0;
add.s64 %rd410, %rd72, %rd38;
shl.b64 %rd411, %rd410, 4;
add.s64 %rd412, %rd3, %rd411;
st.global.u16 [%rd412], %rs55;
st.global.u16 [%rd412+16], %rs56;
st.global.u16 [%rd412+32], %rs57;
st.global.u16 [%rd412+48], %rs58;
st.global.u16 [%rd412+64], %rs59;
st.global.u16 [%rd412+80], %rs60;
st.global.u16 [%rd412+96], %rs61;
st.global.u64 [%rd412+8], %rd95;
st.global.u64 [%rd412+24], %rd104;
st.global.u64 [%rd412+40], %rd113;
st.global.u64 [%rd412+56], %rd122;
st.global.u64 [%rd412+72], %rd131;
st.global.u64 [%rd412+88], %rd140;
st.global.u64 [%rd412+104], %rd149;
bar.sync 0;
setp.ge.s64	%p84, %rd535, %rd73;
@%p84 bra BB84_119;

cvta.to.global.u64 %rd413, %rd163;
mul.wide.u32 %rd534, %r13, 16;
mul.wide.u32 %rd415, %r17, 1792;
shl.b64 %rd416, %rd415, 4;
add.s64 %rd152, %rd413, %rd416;
mul.lo.s64 %rd417, %rd164, %rd243;
shl.b64 %rd418, %rd417, 4;
add.s64 %rd153, %rd3, %rd418;

BB84_118:
add.s64 %rd419, %rd153, %rd534;
ld.global.u16 %rs111, [%rd419];
add.s64 %rd420, %rd152, %rd534;
st.global.u16 [%rd420], %rs111;
ld.global.u64 %rd421, [%rd419+8];
st.global.u64 [%rd420+8], %rd421;
add.s64 %rd534, %rd534, 4096;
add.s64 %rd535, %rd535, 256;
setp.lt.s64	%p85, %rd535, %rd73;
@%p85 bra BB84_118;

BB84_119:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot85[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<187>;
.reg .f32 %f<17>;
.reg .b32 %r<80>;
.reg .b64 %rd<475>;


mov.u64 %rd474, __local_depot85;
cvta.local.u64 %SP, %rd474;
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0+40];
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0];
ld.param.u64 %rd157, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0+24];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0+32];
ld.param.u64 %rd156, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0+16];
ld.param.u64 %rd155, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustGTOpISD_EEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd155;
cvta.to.global.u64 %rd2, %rd156;
cvta.to.global.u64 %rd160, %rd158;
cvt.u32.u64	%r1, %rd157;
cvt.u32.u64	%r17, %rd154;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd161, %r18, 8;
add.s64 %rd162, %rd160, %rd161;
ld.global.u32 %r2, [%rd162];
ld.global.u32 %r19, [%rd162+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r79, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r78, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB85_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r79, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r78, %r32, %r1;

BB85_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd163, %r78;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd163, %rd3;
cvt.s64.s32	%rd164, %r79;
cvt.s64.s32	%rd165, %r33;
sub.s64 %rd5, %rd164, %rd165;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd473, %r13;
add.s64 %rd166, %rd473, %rd165;
shl.b64 %rd167, %rd166, 1;
add.s64 %rd7, %rd1, %rd167;
shl.b64 %rd168, %rd166, 3;
add.s64 %rd8, %rd2, %rd168;
@%p16 bra BB85_17;
bra.uni BB85_3;

BB85_17:
ld.global.u16 %rs143, [%rd7];
ld.global.u64 %rd402, [%rd8];
ld.global.u16 %rs144, [%rd7+512];
ld.global.u64 %rd403, [%rd8+2048];
ld.global.u16 %rs146, [%rd7+1024];
ld.global.u64 %rd405, [%rd8+4096];
ld.global.u16 %rs147, [%rd7+1536];
ld.global.u64 %rd406, [%rd8+6144];
ld.global.u16 %rs149, [%rd7+2048];
ld.global.u64 %rd407, [%rd8+8192];
ld.global.u16 %rs148, [%rd7+2560];
ld.global.u64 %rd404, [%rd8+10240];
ld.global.u16 %rs145, [%rd7+3072];
ld.global.u64 %rd401, [%rd8+12288];
bra.uni BB85_18;

BB85_3:
mov.u16 %rs78, 0;
mov.u64 %rd169, 0;
setp.ge.s64	%p17, %rd473, %rd5;
mov.u64 %rd413, %rd169;
mov.u16 %rs155, %rs78;
@%p17 bra BB85_5;

ld.global.u16 %rs1, [%rd7];
ld.global.u64 %rd9, [%rd8];
mov.u64 %rd413, %rd9;
mov.u16 %rs155, %rs1;

BB85_5:
mov.u16 %rs131, %rs155;
mov.u16 %rs143, %rs131;
mov.u64 %rd389, %rd413;
mov.u64 %rd402, %rd389;
cvt.u32.u64	%r34, %rd473;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd171, %r35;
setp.ge.s64	%p18, %rd171, %rd5;
mov.u64 %rd412, %rd169;
mov.u16 %rs154, %rs78;
@%p18 bra BB85_7;

ld.global.u16 %rs154, [%rd7+512];
ld.global.u64 %rd412, [%rd8+2048];

BB85_7:
mov.u16 %rs144, %rs154;
mov.u64 %rd403, %rd412;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd173, %r36;
setp.ge.s64	%p19, %rd173, %rd5;
mov.u64 %rd411, %rd169;
mov.u16 %rs153, %rs78;
@%p19 bra BB85_9;

ld.global.u16 %rs153, [%rd7+1024];
ld.global.u64 %rd411, [%rd8+4096];

BB85_9:
mov.u16 %rs146, %rs153;
mov.u64 %rd405, %rd411;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd175, %r37;
setp.ge.s64	%p20, %rd175, %rd5;
mov.u64 %rd410, %rd169;
mov.u16 %rs152, %rs78;
@%p20 bra BB85_11;

ld.global.u16 %rs152, [%rd7+1536];
ld.global.u64 %rd410, [%rd8+6144];

BB85_11:
mov.u16 %rs147, %rs152;
mov.u64 %rd406, %rd410;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd177, %r38;
setp.ge.s64	%p21, %rd177, %rd5;
mov.u64 %rd409, %rd169;
mov.u16 %rs151, %rs78;
@%p21 bra BB85_13;

ld.global.u16 %rs151, [%rd7+2048];
ld.global.u64 %rd409, [%rd8+8192];

BB85_13:
mov.u16 %rs149, %rs151;
mov.u64 %rd407, %rd409;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd179, %r39;
setp.ge.s64	%p22, %rd179, %rd5;
mov.u64 %rd408, %rd169;
mov.u16 %rs150, %rs78;
@%p22 bra BB85_15;

ld.global.u16 %rs150, [%rd7+2560];
ld.global.u64 %rd408, [%rd8+10240];

BB85_15:
mov.u16 %rs148, %rs150;
mov.u64 %rd404, %rd408;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd181, %r40;
setp.ge.s64	%p23, %rd181, %rd5;
mov.u64 %rd401, %rd169;
mov.u16 %rs145, %rs78;
@%p23 bra BB85_18;

ld.global.u16 %rs145, [%rd7+3072];
ld.global.u64 %rd401, [%rd8+12288];

BB85_18:
@%p16 bra BB85_33;
bra.uni BB85_19;

BB85_33:
mul.wide.u32 %rd210, %r13, 16;
mov.u64 %rd211, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd212, %rd211, %rd210;
st.shared.u16 [%rd212], %rs143;
st.shared.u16 [%rd212+4096], %rs144;
st.shared.u16 [%rd212+8192], %rs146;
st.shared.u16 [%rd212+12288], %rs147;
st.shared.u16 [%rd212+16384], %rs149;
st.shared.u16 [%rd212+20480], %rs148;
st.shared.u16 [%rd212+24576], %rs145;
st.shared.u64 [%rd212+8], %rd402;
st.shared.u64 [%rd212+4104], %rd403;
st.shared.u64 [%rd212+8200], %rd405;
st.shared.u64 [%rd212+12296], %rd406;
st.shared.u64 [%rd212+16392], %rd407;
st.shared.u64 [%rd212+20488], %rd404;
st.shared.u64 [%rd212+24584], %rd401;
bra.uni BB85_34;

BB85_19:
setp.ge.s64	%p25, %rd473, %rd5;
@%p25 bra BB85_21;

mul.wide.u32 %rd183, %r13, 16;
mov.u64 %rd184, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd185, %rd184, %rd183;
st.shared.u16 [%rd185], %rs143;
st.shared.u64 [%rd185+8], %rd402;

BB85_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd186, %r44;
setp.ge.s64	%p26, %rd186, %rd5;
@%p26 bra BB85_23;

mul.wide.u32 %rd187, %r13, 16;
mov.u64 %rd188, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd189, %rd188, %rd187;
st.shared.u16 [%rd189+4096], %rs144;
st.shared.u64 [%rd189+4104], %rd403;

BB85_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd190, %r47;
setp.ge.s64	%p27, %rd190, %rd5;
@%p27 bra BB85_25;

mul.wide.u32 %rd191, %r13, 16;
mov.u64 %rd192, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd193, %rd192, %rd191;
st.shared.u16 [%rd193+8192], %rs146;
st.shared.u64 [%rd193+8200], %rd405;

BB85_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd194, %r50;
setp.ge.s64	%p28, %rd194, %rd5;
@%p28 bra BB85_27;

mul.wide.u32 %rd195, %r13, 16;
mov.u64 %rd196, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd197, %rd196, %rd195;
st.shared.u16 [%rd197+12288], %rs147;
st.shared.u64 [%rd197+12296], %rd406;

BB85_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd198, %r53;
setp.ge.s64	%p29, %rd198, %rd5;
@%p29 bra BB85_29;

mul.wide.u32 %rd199, %r13, 16;
mov.u64 %rd200, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd201, %rd200, %rd199;
st.shared.u16 [%rd201+16384], %rs149;
st.shared.u64 [%rd201+16392], %rd407;

BB85_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd202, %r56;
setp.ge.s64	%p30, %rd202, %rd5;
@%p30 bra BB85_31;

mul.wide.u32 %rd203, %r13, 16;
mov.u64 %rd204, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd205, %rd204, %rd203;
st.shared.u16 [%rd205+20480], %rs148;
st.shared.u64 [%rd205+20488], %rd404;

BB85_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd206, %r59;
setp.ge.s64	%p31, %rd206, %rd5;
@%p31 bra BB85_34;

mul.wide.u32 %rd207, %r13, 16;
mov.u64 %rd208, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd209, %rd208, %rd207;
st.shared.u16 [%rd209+24576], %rs145;
st.shared.u64 [%rd209+24584], %rd401;

BB85_34:
setp.gt.s64	%p32, %rd4, 1791;
add.s64 %rd213, %rd473, %rd3;
shl.b64 %rd214, %rd213, 1;
add.s64 %rd37, %rd1, %rd214;
shl.b64 %rd215, %rd213, 3;
add.s64 %rd38, %rd2, %rd215;
@%p32 bra BB85_49;
bra.uni BB85_35;

BB85_49:
ld.global.u16 %rs174, [%rd37];
ld.global.u64 %rd433, [%rd38];
ld.global.u16 %rs175, [%rd37+512];
ld.global.u64 %rd434, [%rd38+2048];
ld.global.u16 %rs177, [%rd37+1024];
ld.global.u64 %rd436, [%rd38+4096];
ld.global.u16 %rs178, [%rd37+1536];
ld.global.u64 %rd437, [%rd38+6144];
ld.global.u16 %rs180, [%rd37+2048];
ld.global.u64 %rd438, [%rd38+8192];
ld.global.u16 %rs179, [%rd37+2560];
ld.global.u64 %rd435, [%rd38+10240];
ld.global.u16 %rs176, [%rd37+3072];
ld.global.u64 %rd432, [%rd38+12288];
bra.uni BB85_50;

BB85_35:
mov.u16 %rs85, 0;
mov.u64 %rd216, 0;
setp.ge.s64	%p33, %rd473, %rd4;
mov.u64 %rd444, %rd216;
mov.u16 %rs186, %rs85;
@%p33 bra BB85_37;

ld.global.u16 %rs28, [%rd37];
ld.global.u64 %rd39, [%rd38];
mov.u64 %rd444, %rd39;
mov.u16 %rs186, %rs28;

BB85_37:
mov.u16 %rs162, %rs186;
mov.u16 %rs174, %rs162;
mov.u64 %rd420, %rd444;
mov.u64 %rd433, %rd420;
cvt.u32.u64	%r62, %rd473;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd218, %r63;
setp.ge.s64	%p34, %rd218, %rd4;
mov.u64 %rd443, %rd216;
mov.u16 %rs185, %rs85;
@%p34 bra BB85_39;

ld.global.u16 %rs185, [%rd37+512];
ld.global.u64 %rd443, [%rd38+2048];

BB85_39:
mov.u16 %rs175, %rs185;
mov.u64 %rd434, %rd443;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd220, %r64;
setp.ge.s64	%p35, %rd220, %rd4;
mov.u64 %rd442, %rd216;
mov.u16 %rs184, %rs85;
@%p35 bra BB85_41;

ld.global.u16 %rs184, [%rd37+1024];
ld.global.u64 %rd442, [%rd38+4096];

BB85_41:
mov.u16 %rs177, %rs184;
mov.u64 %rd436, %rd442;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd222, %r65;
setp.ge.s64	%p36, %rd222, %rd4;
mov.u64 %rd441, %rd216;
mov.u16 %rs183, %rs85;
@%p36 bra BB85_43;

ld.global.u16 %rs183, [%rd37+1536];
ld.global.u64 %rd441, [%rd38+6144];

BB85_43:
mov.u16 %rs178, %rs183;
mov.u64 %rd437, %rd441;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd224, %r66;
setp.ge.s64	%p37, %rd224, %rd4;
mov.u64 %rd440, %rd216;
mov.u16 %rs182, %rs85;
@%p37 bra BB85_45;

ld.global.u16 %rs182, [%rd37+2048];
ld.global.u64 %rd440, [%rd38+8192];

BB85_45:
mov.u16 %rs180, %rs182;
mov.u64 %rd438, %rd440;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd226, %r67;
setp.ge.s64	%p38, %rd226, %rd4;
mov.u64 %rd439, %rd216;
mov.u16 %rs181, %rs85;
@%p38 bra BB85_47;

ld.global.u16 %rs181, [%rd37+2560];
ld.global.u64 %rd439, [%rd38+10240];

BB85_47:
mov.u16 %rs179, %rs181;
mov.u64 %rd435, %rd439;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd228, %r68;
setp.ge.s64	%p39, %rd228, %rd4;
mov.u64 %rd432, %rd216;
mov.u16 %rs176, %rs85;
@%p39 bra BB85_50;

ld.global.u16 %rs176, [%rd37+3072];
ld.global.u64 %rd432, [%rd38+12288];

BB85_50:
add.s64 %rd229, %rd473, %rd5;
shl.b64 %rd230, %rd229, 4;
mov.u64 %rd231, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd67, %rd231, %rd230;
@%p32 bra BB85_65;
bra.uni BB85_51;

BB85_65:
st.shared.u16 [%rd67], %rs174;
st.shared.u16 [%rd67+4096], %rs175;
st.shared.u16 [%rd67+8192], %rs177;
st.shared.u16 [%rd67+12288], %rs178;
st.shared.u16 [%rd67+16384], %rs180;
st.shared.u16 [%rd67+20480], %rs179;
st.shared.u16 [%rd67+24576], %rs176;
st.shared.u64 [%rd67+8], %rd433;
st.shared.u64 [%rd67+4104], %rd434;
st.shared.u64 [%rd67+8200], %rd436;
st.shared.u64 [%rd67+12296], %rd437;
st.shared.u64 [%rd67+16392], %rd438;
st.shared.u64 [%rd67+20488], %rd435;
bra.uni BB85_66;

BB85_51:
setp.ge.s64	%p41, %rd473, %rd4;
@%p41 bra BB85_53;

st.shared.u16 [%rd67], %rs174;
st.shared.u64 [%rd67+8], %rd433;

BB85_53:
cvt.u32.u64	%r69, %rd473;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd232, %r70;
setp.ge.s64	%p42, %rd232, %rd4;
@%p42 bra BB85_55;

st.shared.u16 [%rd67+4096], %rs175;
st.shared.u64 [%rd67+4104], %rd434;

BB85_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd233, %r71;
setp.ge.s64	%p43, %rd233, %rd4;
@%p43 bra BB85_57;

st.shared.u16 [%rd67+8192], %rs177;
st.shared.u64 [%rd67+8200], %rd436;

BB85_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd234, %r72;
setp.ge.s64	%p44, %rd234, %rd4;
@%p44 bra BB85_59;

st.shared.u16 [%rd67+12288], %rs178;
st.shared.u64 [%rd67+12296], %rd437;

BB85_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd235, %r73;
setp.ge.s64	%p45, %rd235, %rd4;
@%p45 bra BB85_61;

st.shared.u16 [%rd67+16384], %rs180;
st.shared.u64 [%rd67+16392], %rd438;

BB85_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd236, %r74;
setp.ge.s64	%p46, %rd236, %rd4;
@%p46 bra BB85_63;

st.shared.u16 [%rd67+20480], %rs179;
st.shared.u64 [%rd67+20488], %rd435;

BB85_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd237, %r75;
setp.ge.s64	%p47, %rd237, %rd4;
@%p47 bra BB85_67;

st.shared.u16 [%rd67+24576], %rs176;

BB85_66:
st.shared.u64 [%rd67+24584], %rd432;

BB85_67:
bar.sync 0;
mul.lo.s32 %r76, %r13, 7;
cvt.u64.u32	%rd68, %r76;
add.s64 %rd69, %rd5, %rd4;
min.s64 %rd70, %rd68, %rd69;
setp.lt.s64	%p48, %rd70, %rd4;
sub.s64 %rd238, %rd70, %rd4;
selp.b64	%rd446, 0, %rd238, %p48;
min.s64 %rd445, %rd5, %rd70;
setp.ge.s64	%p49, %rd446, %rd445;
@%p49 bra BB85_70;

add.s64 %rd239, %rd5, %rd70;
add.s64 %rd73, %rd239, -1;

BB85_69:
add.s64 %rd240, %rd445, %rd446;
shr.s64 %rd241, %rd240, 1;
sub.s64 %rd242, %rd73, %rd241;
shl.b64 %rd243, %rd242, 4;
add.s64 %rd245, %rd231, %rd243;
ld.shared.u16 %rs92, [%rd245];
shl.b64 %rd246, %rd241, 4;
add.s64 %rd247, %rd231, %rd246;
ld.shared.u16 %rs93, [%rd247];

	{ cvt.f32.f16 %f1, %rs92;}


	
	{ cvt.f32.f16 %f2, %rs93;}


	setp.gt.f32	%p50, %f1, %f2;
add.s64 %rd248, %rd241, 1;
selp.b64	%rd446, %rd446, %rd248, %p50;
selp.b64	%rd445, %rd241, %rd445, %p50;
setp.lt.s64	%p51, %rd446, %rd445;
@%p51 bra BB85_69;

BB85_70:
shl.b64 %rd249, %rd446, 4;
add.s64 %rd81, %rd231, %rd249;
mov.u64 %rd459, %rd81;
shl.b64 %rd251, %rd5, 4;
add.s64 %rd82, %rd231, %rd251;
add.s64 %rd252, %rd70, %rd5;
sub.s64 %rd83, %rd252, %rd446;
shl.b64 %rd253, %rd83, 4;
add.s64 %rd86, %rd231, %rd253;
mov.u64 %rd447, %rd86;
ld.shared.u16 %rs94, [%rd81];
ld.shared.u64 %rd254, [%rd81+8];
add.u64 %rd255, %SP, 0;
cvta.to.local.u64 %rd256, %rd255;
st.local.u64 [%rd256+8], %rd254;
st.local.u16 [%rd256], %rs94;
ld.shared.u16 %rs95, [%rd86];
ld.shared.u64 %rd257, [%rd86+8];
add.u64 %rd258, %SP, 16;
cvta.to.local.u64 %rd259, %rd258;
st.local.u64 [%rd259+8], %rd257;
st.local.u16 [%rd259], %rs95;
shl.b64 %rd260, %rd69, 4;
add.s64 %rd87, %rd231, %rd260;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd86, %rd87;
@%p53 bra BB85_73;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd81, %rd82;
@%p55 bra BB85_73;

ld.local.u16 %rs96, [%rd259];
ld.local.u16 %rs97, [%rd256];

	{ cvt.f32.f16 %f3, %rs96;}


	
	{ cvt.f32.f16 %f4, %rs97;}


	setp.leu.f32	%p82, %f3, %f4;

BB85_73:
selp.b64	%rd269, %rd256, %rd259, %p82;
ld.local.u16 %rs55, [%rd269];
ld.local.u64 %rd88, [%rd269+8];
@%p82 bra BB85_75;
bra.uni BB85_74;

BB85_75:
mov.u64 %rd458, %rd86;
add.s64 %rd278, %rd249, %rd231;
add.s64 %rd459, %rd278, 16;
mov.u64 %rd470, %rd459;
ld.shared.u16 %rs99, [%rd81+16];
st.local.u16 [%rd256], %rs99;
ld.shared.u64 %rd281, [%rd81+24];
st.local.u64 [%rd256+8], %rd281;
bra.uni BB85_76;

BB85_74:
mov.u64 %rd470, %rd81;
add.s64 %rd272, %rd253, %rd231;
add.s64 %rd447, %rd272, 16;
mov.u64 %rd458, %rd447;
ld.shared.u16 %rs98, [%rd86+16];
st.local.u16 [%rd259], %rs98;
ld.shared.u64 %rd275, [%rd86+24];
st.local.u64 [%rd259+8], %rd275;

BB85_76:
mov.u64 %rd98, %rd470;
mov.u64 %rd96, %rd458;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd447, %rd87;
@%p57 bra BB85_79;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd459, %rd82;
@%p59 bra BB85_79;

ld.local.u16 %rs100, [%rd259];
ld.local.u16 %rs101, [%rd256];

	{ cvt.f32.f16 %f5, %rs100;}


	
	{ cvt.f32.f16 %f6, %rs101;}


	setp.leu.f32	%p83, %f5, %f6;

BB85_79:
selp.b64	%rd290, %rd256, %rd259, %p83;
ld.local.u16 %rs56, [%rd290];
ld.local.u64 %rd99, [%rd290+8];
@%p83 bra BB85_81;
bra.uni BB85_80;

BB85_81:
add.s64 %rd459, %rd459, 16;
add.s64 %rd103, %rd98, 16;
ld.shared.u16 %rs103, [%rd98+16];
st.local.u16 [%rd256], %rs103;
ld.shared.u64 %rd296, [%rd98+24];
st.local.u64 [%rd256+8], %rd296;
mov.u64 %rd457, %rd96;
mov.u64 %rd469, %rd103;
bra.uni BB85_82;

BB85_80:
add.s64 %rd447, %rd447, 16;
add.s64 %rd101, %rd96, 16;
ld.shared.u16 %rs102, [%rd96+16];
st.local.u16 [%rd259], %rs102;
ld.shared.u64 %rd293, [%rd96+24];
st.local.u64 [%rd259+8], %rd293;
mov.u64 %rd457, %rd101;
mov.u64 %rd469, %rd98;

BB85_82:
mov.u64 %rd107, %rd469;
mov.u64 %rd105, %rd457;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd447, %rd87;
@%p61 bra BB85_85;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd459, %rd82;
@%p63 bra BB85_85;

ld.local.u16 %rs104, [%rd259];
ld.local.u16 %rs105, [%rd256];

	{ cvt.f32.f16 %f7, %rs104;}


	
	{ cvt.f32.f16 %f8, %rs105;}


	setp.leu.f32	%p84, %f7, %f8;

BB85_85:
selp.b64	%rd305, %rd256, %rd259, %p84;
ld.local.u16 %rs57, [%rd305];
ld.local.u64 %rd108, [%rd305+8];
@%p84 bra BB85_87;
bra.uni BB85_86;

BB85_87:
add.s64 %rd459, %rd459, 16;
add.s64 %rd112, %rd107, 16;
ld.shared.u16 %rs107, [%rd107+16];
st.local.u16 [%rd256], %rs107;
ld.shared.u64 %rd311, [%rd107+24];
st.local.u64 [%rd256+8], %rd311;
mov.u64 %rd456, %rd105;
mov.u64 %rd468, %rd112;
bra.uni BB85_88;

BB85_86:
add.s64 %rd447, %rd447, 16;
add.s64 %rd110, %rd105, 16;
ld.shared.u16 %rs106, [%rd105+16];
st.local.u16 [%rd259], %rs106;
ld.shared.u64 %rd308, [%rd105+24];
st.local.u64 [%rd259+8], %rd308;
mov.u64 %rd456, %rd110;
mov.u64 %rd468, %rd107;

BB85_88:
mov.u64 %rd116, %rd468;
mov.u64 %rd114, %rd456;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd447, %rd87;
@%p65 bra BB85_91;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd459, %rd82;
@%p67 bra BB85_91;

ld.local.u16 %rs108, [%rd259];
ld.local.u16 %rs109, [%rd256];

	{ cvt.f32.f16 %f9, %rs108;}


	
	{ cvt.f32.f16 %f10, %rs109;}


	setp.leu.f32	%p85, %f9, %f10;

BB85_91:
selp.b64	%rd320, %rd256, %rd259, %p85;
ld.local.u16 %rs58, [%rd320];
ld.local.u64 %rd117, [%rd320+8];
@%p85 bra BB85_93;
bra.uni BB85_92;

BB85_93:
add.s64 %rd459, %rd459, 16;
add.s64 %rd121, %rd116, 16;
ld.shared.u16 %rs111, [%rd116+16];
st.local.u16 [%rd256], %rs111;
ld.shared.u64 %rd326, [%rd116+24];
st.local.u64 [%rd256+8], %rd326;
mov.u64 %rd455, %rd114;
mov.u64 %rd467, %rd121;
bra.uni BB85_94;

BB85_92:
add.s64 %rd447, %rd447, 16;
add.s64 %rd119, %rd114, 16;
ld.shared.u16 %rs110, [%rd114+16];
st.local.u16 [%rd259], %rs110;
ld.shared.u64 %rd323, [%rd114+24];
st.local.u64 [%rd259+8], %rd323;
mov.u64 %rd455, %rd119;
mov.u64 %rd467, %rd116;

BB85_94:
mov.u64 %rd125, %rd467;
mov.u64 %rd123, %rd455;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd447, %rd87;
@%p69 bra BB85_97;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd459, %rd82;
@%p71 bra BB85_97;

ld.local.u16 %rs112, [%rd259];
ld.local.u16 %rs113, [%rd256];

	{ cvt.f32.f16 %f11, %rs112;}


	
	{ cvt.f32.f16 %f12, %rs113;}


	setp.leu.f32	%p86, %f11, %f12;

BB85_97:
selp.b64	%rd335, %rd256, %rd259, %p86;
ld.local.u16 %rs59, [%rd335];
ld.local.u64 %rd126, [%rd335+8];
@%p86 bra BB85_99;
bra.uni BB85_98;

BB85_99:
add.s64 %rd459, %rd459, 16;
add.s64 %rd130, %rd125, 16;
ld.shared.u16 %rs115, [%rd125+16];
st.local.u16 [%rd256], %rs115;
ld.shared.u64 %rd341, [%rd125+24];
st.local.u64 [%rd256+8], %rd341;
mov.u64 %rd454, %rd123;
mov.u64 %rd466, %rd130;
bra.uni BB85_100;

BB85_98:
add.s64 %rd447, %rd447, 16;
add.s64 %rd128, %rd123, 16;
ld.shared.u16 %rs114, [%rd123+16];
st.local.u16 [%rd259], %rs114;
ld.shared.u64 %rd338, [%rd123+24];
st.local.u64 [%rd259+8], %rd338;
mov.u64 %rd454, %rd128;
mov.u64 %rd466, %rd125;

BB85_100:
mov.u64 %rd134, %rd466;
mov.u64 %rd132, %rd454;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd447, %rd87;
@%p73 bra BB85_103;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd459, %rd82;
@%p75 bra BB85_103;

ld.local.u16 %rs116, [%rd259];
ld.local.u16 %rs117, [%rd256];

	{ cvt.f32.f16 %f13, %rs116;}


	
	{ cvt.f32.f16 %f14, %rs117;}


	setp.leu.f32	%p87, %f13, %f14;

BB85_103:
selp.b64	%rd350, %rd256, %rd259, %p87;
ld.local.u16 %rs60, [%rd350];
ld.local.u64 %rd135, [%rd350+8];
@%p87 bra BB85_105;
bra.uni BB85_104;

BB85_105:
add.s64 %rd459, %rd459, 16;
add.s64 %rd139, %rd134, 16;
ld.shared.u16 %rs119, [%rd134+16];
st.local.u16 [%rd256], %rs119;
ld.shared.u64 %rd356, [%rd134+24];
st.local.u64 [%rd256+8], %rd356;
mov.u64 %rd453, %rd132;
mov.u64 %rd465, %rd139;
bra.uni BB85_106;

BB85_104:
add.s64 %rd447, %rd447, 16;
add.s64 %rd137, %rd132, 16;
ld.shared.u16 %rs118, [%rd132+16];
st.local.u16 [%rd259], %rs118;
ld.shared.u64 %rd353, [%rd132+24];
st.local.u64 [%rd259+8], %rd353;
mov.u64 %rd453, %rd137;
mov.u64 %rd465, %rd134;

BB85_106:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd447, %rd87;
@%p77 bra BB85_109;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd459, %rd82;
@%p79 bra BB85_109;

ld.local.u16 %rs120, [%rd259];
ld.local.u16 %rs121, [%rd256];

	{ cvt.f32.f16 %f15, %rs120;}


	
	{ cvt.f32.f16 %f16, %rs121;}


	setp.leu.f32	%p88, %f15, %f16;

BB85_109:
selp.b64	%rd365, %rd256, %rd259, %p88;
ld.local.u16 %rs61, [%rd365];
ld.local.u64 %rd144, [%rd365+8];
@%p88 bra BB85_111;
bra.uni BB85_110;

BB85_111:
ld.shared.u16 %rs123, [%rd465+16];
st.local.u16 [%rd256], %rs123;
ld.shared.u64 %rd371, [%rd465+24];
st.local.u64 [%rd256+8], %rd371;
bra.uni BB85_112;

BB85_110:
ld.shared.u16 %rs122, [%rd453+16];
st.local.u16 [%rd259], %rs122;
ld.shared.u64 %rd368, [%rd453+24];
st.local.u64 [%rd259+8], %rd368;

BB85_112:
bar.sync 0;
shl.b64 %rd372, %rd68, 4;
add.s64 %rd374, %rd231, %rd372;
st.shared.u16 [%rd374], %rs55;
st.shared.u16 [%rd374+16], %rs56;
st.shared.u16 [%rd374+32], %rs57;
st.shared.u16 [%rd374+48], %rs58;
st.shared.u16 [%rd374+64], %rs59;
st.shared.u16 [%rd374+80], %rs60;
st.shared.u16 [%rd374+96], %rs61;
st.shared.u64 [%rd374+8], %rd88;
st.shared.u64 [%rd374+24], %rd99;
st.shared.u64 [%rd374+40], %rd108;
st.shared.u64 [%rd374+56], %rd117;
st.shared.u64 [%rd374+72], %rd126;
st.shared.u64 [%rd374+88], %rd135;
st.shared.u64 [%rd374+104], %rd144;
bar.sync 0;
setp.ge.s64	%p80, %rd473, %rd69;
@%p80 bra BB85_115;

cvta.to.global.u64 %rd375, %rd159;
cvt.u64.u32	%rd376, %r13;
mul.wide.u32 %rd377, %r13, 16;
add.s64 %rd472, %rd231, %rd377;
mul.wide.u32 %rd379, %r18, 1792;
add.s64 %rd380, %rd379, %rd376;
shl.b64 %rd381, %rd380, 4;
add.s64 %rd471, %rd375, %rd381;

BB85_114:
ld.shared.u16 %rs124, [%rd472];
st.global.u16 [%rd471], %rs124;
ld.shared.u64 %rd382, [%rd472+8];
st.global.u64 [%rd471+8], %rd382;
add.s64 %rd472, %rd472, 4096;
add.s64 %rd471, %rd471, 4096;
add.s64 %rd473, %rd473, 256;
setp.lt.s64	%p81, %rd473, %rd69;
@%p81 bra BB85_114;

BB85_115:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot86[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<174>;
.reg .f32 %f<17>;
.reg .b32 %r<100>;
.reg .b64 %rd<544>;


mov.u64 %rd543, __local_depot86;
cvta.local.u64 %SP, %rd543;
ld.param.u64 %rd164, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0+56];
ld.param.u64 %rd163, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0+40];
ld.param.u64 %rd162, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0+32];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0];
ld.param.u64 %rd160, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0+16];
ld.param.u64 %rd165, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0+64];
ld.param.u64 %rd161, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0+24];
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustGTOpISF_EEEEEPSH_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd159;
cvta.to.global.u64 %rd166, %rd161;
cvta.to.global.u64 %rd2, %rd165;
mov.u32 %r16, %ctaid.x;
cvt.u32.u64	%r1, %rd160;
cvt.u32.u64	%r17, %rd158;
mul.wide.u32 %rd167, %r16, 8;
add.s64 %rd168, %rd166, %rd167;
ld.global.u32 %r2, [%rd168];
ld.global.u32 %r18, [%rd168+8];
neg.s32 %r19, %r17;
and.b32 %r3, %r16, %r19;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r20, %r18, %r5;
min.s32 %r99, %r20, %r1;
add.s32 %r21, %r16, %r4;
mul.lo.s32 %r22, %r21, 1792;
sub.s32 %r23, %r22, %r2;
min.s32 %r7, %r23, %r1;
add.s32 %r24, %r22, 1792;
sub.s32 %r25, %r24, %r18;
min.s32 %r98, %r25, %r1;
add.s32 %r26, %r17, -1;
and.b32 %r27, %r16, %r26;
setp.ne.s32	%p15, %r26, %r27;
@%p15 bra BB86_2;

add.s32 %r28, %r3, %r4;
mul.lo.s32 %r29, %r28, 1792;
min.s32 %r99, %r29, %r1;
mad.lo.s32 %r30, %r4, 2, %r3;
mul.lo.s32 %r31, %r30, 1792;
min.s32 %r98, %r31, %r1;

BB86_2:
add.s32 %r32, %r5, %r2;
cvt.s64.s32	%rd169, %r98;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd169, %rd3;
cvt.s64.s32	%rd170, %r99;
cvt.s64.s32	%rd171, %r32;
sub.s64 %rd5, %rd170, %rd171;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd542, %r13;
add.s64 %rd172, %rd542, %rd171;
shl.b64 %rd173, %rd172, 4;
add.s64 %rd7, %rd1, %rd173;
@%p16 bra BB86_17;
bra.uni BB86_3;

BB86_17:
ld.global.u16 %rs130, [%rd7];
ld.global.u64 %rd446, [%rd7+8];
ld.global.u16 %rs131, [%rd7+4096];
ld.global.u64 %rd447, [%rd7+4104];
ld.global.u16 %rs133, [%rd7+8192];
ld.global.u64 %rd449, [%rd7+8200];
ld.global.u16 %rs134, [%rd7+12288];
ld.global.u64 %rd450, [%rd7+12296];
ld.global.u16 %rs136, [%rd7+16384];
ld.global.u64 %rd451, [%rd7+16392];
ld.global.u16 %rs135, [%rd7+20480];
ld.global.u64 %rd448, [%rd7+20488];
ld.global.u16 %rs132, [%rd7+24576];
ld.global.u64 %rd445, [%rd7+24584];
bra.uni BB86_18;

BB86_3:
mov.u16 %rs63, 0;
mov.u64 %rd174, 0;
setp.ge.s64	%p17, %rd542, %rd5;
mov.u64 %rd457, %rd174;
mov.u16 %rs142, %rs63;
@%p17 bra BB86_5;

ld.global.u16 %rs1, [%rd7];
ld.global.u64 %rd8, [%rd7+8];
mov.u64 %rd457, %rd8;
mov.u16 %rs142, %rs1;

BB86_5:
mov.u16 %rs118, %rs142;
mov.u16 %rs130, %rs118;
mov.u64 %rd433, %rd457;
mov.u64 %rd446, %rd433;
cvt.u32.u64	%r33, %rd542;
add.s32 %r34, %r33, 256;
cvt.u64.u32	%rd176, %r34;
setp.ge.s64	%p18, %rd176, %rd5;
mov.u64 %rd456, %rd174;
mov.u16 %rs141, %rs63;
@%p18 bra BB86_7;

ld.global.u16 %rs141, [%rd7+4096];
ld.global.u64 %rd456, [%rd7+4104];

BB86_7:
mov.u16 %rs131, %rs141;
mov.u64 %rd447, %rd456;
add.s32 %r35, %r13, 512;
cvt.u64.u32	%rd178, %r35;
setp.ge.s64	%p19, %rd178, %rd5;
mov.u64 %rd455, %rd174;
mov.u16 %rs140, %rs63;
@%p19 bra BB86_9;

ld.global.u16 %rs140, [%rd7+8192];
ld.global.u64 %rd455, [%rd7+8200];

BB86_9:
mov.u16 %rs133, %rs140;
mov.u64 %rd449, %rd455;
add.s32 %r36, %r13, 768;
cvt.u64.u32	%rd180, %r36;
setp.ge.s64	%p20, %rd180, %rd5;
mov.u64 %rd454, %rd174;
mov.u16 %rs139, %rs63;
@%p20 bra BB86_11;

ld.global.u16 %rs139, [%rd7+12288];
ld.global.u64 %rd454, [%rd7+12296];

BB86_11:
mov.u16 %rs134, %rs139;
mov.u64 %rd450, %rd454;
add.s32 %r37, %r13, 1024;
cvt.u64.u32	%rd182, %r37;
setp.ge.s64	%p21, %rd182, %rd5;
mov.u64 %rd453, %rd174;
mov.u16 %rs138, %rs63;
@%p21 bra BB86_13;

ld.global.u16 %rs138, [%rd7+16384];
ld.global.u64 %rd453, [%rd7+16392];

BB86_13:
mov.u16 %rs136, %rs138;
mov.u64 %rd451, %rd453;
add.s32 %r38, %r13, 1280;
cvt.u64.u32	%rd184, %r38;
setp.ge.s64	%p22, %rd184, %rd5;
mov.u64 %rd452, %rd174;
mov.u16 %rs137, %rs63;
@%p22 bra BB86_15;

ld.global.u16 %rs137, [%rd7+20480];
ld.global.u64 %rd452, [%rd7+20488];

BB86_15:
mov.u16 %rs135, %rs137;
mov.u64 %rd448, %rd452;
add.s32 %r39, %r13, 1536;
cvt.u64.u32	%rd186, %r39;
setp.ge.s64	%p23, %rd186, %rd5;
mov.u64 %rd445, %rd174;
mov.u16 %rs132, %rs63;
@%p23 bra BB86_18;

ld.global.u16 %rs132, [%rd7+24576];
ld.global.u64 %rd445, [%rd7+24584];

BB86_18:
@%p16 bra BB86_33;
bra.uni BB86_19;

BB86_33:
cvt.u64.u32	%rd236, %r13;
cvt.u64.u32	%rd237, %r16;
mul.lo.s64 %rd238, %rd237, %rd164;
add.s64 %rd239, %rd236, %rd238;
shl.b64 %rd240, %rd239, 4;
add.s64 %rd241, %rd2, %rd240;
st.global.u16 [%rd241], %rs130;
st.global.u16 [%rd241+4096], %rs131;
st.global.u16 [%rd241+8192], %rs133;
st.global.u16 [%rd241+12288], %rs134;
st.global.u16 [%rd241+16384], %rs136;
st.global.u16 [%rd241+20480], %rs135;
st.global.u16 [%rd241+24576], %rs132;
st.global.u64 [%rd241+8], %rd446;
st.global.u64 [%rd241+4104], %rd447;
st.global.u64 [%rd241+8200], %rd449;
st.global.u64 [%rd241+12296], %rd450;
st.global.u64 [%rd241+16392], %rd451;
st.global.u64 [%rd241+20488], %rd448;
st.global.u64 [%rd241+24584], %rd445;
bra.uni BB86_34;

BB86_19:
setp.ge.s64	%p25, %rd542, %rd5;
@%p25 bra BB86_21;

cvt.u64.u32	%rd189, %r16;
mul.lo.s64 %rd190, %rd189, %rd164;
add.s64 %rd191, %rd542, %rd190;
shl.b64 %rd192, %rd191, 4;
add.s64 %rd193, %rd2, %rd192;
st.global.u16 [%rd193], %rs130;
st.global.u64 [%rd193+8], %rd446;

BB86_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd194, %r44;
setp.ge.s64	%p26, %rd194, %rd5;
@%p26 bra BB86_23;

cvt.u64.u32	%rd196, %r16;
mul.lo.s64 %rd197, %rd196, %rd164;
add.s64 %rd198, %rd542, %rd197;
shl.b64 %rd199, %rd198, 4;
add.s64 %rd200, %rd2, %rd199;
st.global.u16 [%rd200+4096], %rs131;
st.global.u64 [%rd200+4104], %rd447;

BB86_23:
add.s32 %r48, %r13, 512;
cvt.u64.u32	%rd201, %r48;
setp.ge.s64	%p27, %rd201, %rd5;
@%p27 bra BB86_25;

cvt.u64.u32	%rd203, %r16;
mul.lo.s64 %rd204, %rd203, %rd164;
add.s64 %rd205, %rd542, %rd204;
shl.b64 %rd206, %rd205, 4;
add.s64 %rd207, %rd2, %rd206;
st.global.u16 [%rd207+8192], %rs133;
st.global.u64 [%rd207+8200], %rd449;

BB86_25:
add.s32 %r52, %r13, 768;
cvt.u64.u32	%rd208, %r52;
setp.ge.s64	%p28, %rd208, %rd5;
@%p28 bra BB86_27;

cvt.u64.u32	%rd210, %r16;
mul.lo.s64 %rd211, %rd210, %rd164;
add.s64 %rd212, %rd542, %rd211;
shl.b64 %rd213, %rd212, 4;
add.s64 %rd214, %rd2, %rd213;
st.global.u16 [%rd214+12288], %rs134;
st.global.u64 [%rd214+12296], %rd450;

BB86_27:
add.s32 %r56, %r13, 1024;
cvt.u64.u32	%rd215, %r56;
setp.ge.s64	%p29, %rd215, %rd5;
@%p29 bra BB86_29;

cvt.u64.u32	%rd217, %r16;
mul.lo.s64 %rd218, %rd217, %rd164;
add.s64 %rd219, %rd542, %rd218;
shl.b64 %rd220, %rd219, 4;
add.s64 %rd221, %rd2, %rd220;
st.global.u16 [%rd221+16384], %rs136;
st.global.u64 [%rd221+16392], %rd451;

BB86_29:
add.s32 %r60, %r13, 1280;
cvt.u64.u32	%rd222, %r60;
setp.ge.s64	%p30, %rd222, %rd5;
@%p30 bra BB86_31;

cvt.u64.u32	%rd224, %r16;
mul.lo.s64 %rd225, %rd224, %rd164;
add.s64 %rd226, %rd542, %rd225;
shl.b64 %rd227, %rd226, 4;
add.s64 %rd228, %rd2, %rd227;
st.global.u16 [%rd228+20480], %rs135;
st.global.u64 [%rd228+20488], %rd448;

BB86_31:
add.s32 %r64, %r13, 1536;
cvt.u64.u32	%rd229, %r64;
setp.ge.s64	%p31, %rd229, %rd5;
@%p31 bra BB86_34;

cvt.u64.u32	%rd231, %r16;
mul.lo.s64 %rd232, %rd231, %rd164;
add.s64 %rd233, %rd542, %rd232;
shl.b64 %rd234, %rd233, 4;
add.s64 %rd235, %rd2, %rd234;
st.global.u16 [%rd235+24576], %rs132;
st.global.u64 [%rd235+24584], %rd445;

BB86_34:
cvt.u64.u32	%rd36, %r16;
mul.lo.s64 %rd242, %rd36, %rd164;
add.s64 %rd37, %rd5, %rd242;
add.s64 %rd243, %rd542, %rd3;
shl.b64 %rd244, %rd243, 4;
add.s64 %rd39, %rd1, %rd244;
setp.gt.s64	%p32, %rd4, 1791;
@%p32 bra BB86_49;
bra.uni BB86_35;

BB86_49:
ld.global.u16 %rs161, [%rd39];
ld.global.u64 %rd477, [%rd39+8];
ld.global.u16 %rs162, [%rd39+4096];
ld.global.u64 %rd478, [%rd39+4104];
ld.global.u16 %rs164, [%rd39+8192];
ld.global.u64 %rd480, [%rd39+8200];
ld.global.u16 %rs165, [%rd39+12288];
ld.global.u64 %rd481, [%rd39+12296];
ld.global.u16 %rs167, [%rd39+16384];
ld.global.u64 %rd482, [%rd39+16392];
ld.global.u16 %rs166, [%rd39+20480];
ld.global.u64 %rd479, [%rd39+20488];
ld.global.u16 %rs163, [%rd39+24576];
ld.global.u64 %rd476, [%rd39+24584];
bra.uni BB86_50;

BB86_35:
mov.u16 %rs70, 0;
mov.u64 %rd245, 0;
setp.ge.s64	%p33, %rd542, %rd4;
mov.u64 %rd488, %rd245;
mov.u16 %rs173, %rs70;
@%p33 bra BB86_37;

ld.global.u16 %rs28, [%rd39];
ld.global.u64 %rd40, [%rd39+8];
mov.u64 %rd488, %rd40;
mov.u16 %rs173, %rs28;

BB86_37:
mov.u16 %rs149, %rs173;
mov.u16 %rs161, %rs149;
mov.u64 %rd464, %rd488;
mov.u64 %rd477, %rd464;
cvt.u32.u64	%r70, %rd542;
add.s32 %r71, %r70, 256;
cvt.u64.u32	%rd247, %r71;
setp.ge.s64	%p34, %rd247, %rd4;
mov.u64 %rd487, %rd245;
mov.u16 %rs172, %rs70;
@%p34 bra BB86_39;

ld.global.u16 %rs172, [%rd39+4096];
ld.global.u64 %rd487, [%rd39+4104];

BB86_39:
mov.u16 %rs162, %rs172;
mov.u64 %rd478, %rd487;
add.s32 %r72, %r13, 512;
cvt.u64.u32	%rd249, %r72;
setp.ge.s64	%p35, %rd249, %rd4;
mov.u64 %rd486, %rd245;
mov.u16 %rs171, %rs70;
@%p35 bra BB86_41;

ld.global.u16 %rs171, [%rd39+8192];
ld.global.u64 %rd486, [%rd39+8200];

BB86_41:
mov.u16 %rs164, %rs171;
mov.u64 %rd480, %rd486;
add.s32 %r73, %r13, 768;
cvt.u64.u32	%rd251, %r73;
setp.ge.s64	%p36, %rd251, %rd4;
mov.u64 %rd485, %rd245;
mov.u16 %rs170, %rs70;
@%p36 bra BB86_43;

ld.global.u16 %rs170, [%rd39+12288];
ld.global.u64 %rd485, [%rd39+12296];

BB86_43:
mov.u16 %rs165, %rs170;
mov.u64 %rd481, %rd485;
add.s32 %r74, %r13, 1024;
cvt.u64.u32	%rd253, %r74;
setp.ge.s64	%p37, %rd253, %rd4;
mov.u64 %rd484, %rd245;
mov.u16 %rs169, %rs70;
@%p37 bra BB86_45;

ld.global.u16 %rs169, [%rd39+16384];
ld.global.u64 %rd484, [%rd39+16392];

BB86_45:
mov.u16 %rs167, %rs169;
mov.u64 %rd482, %rd484;
add.s32 %r75, %r13, 1280;
cvt.u64.u32	%rd255, %r75;
setp.ge.s64	%p38, %rd255, %rd4;
mov.u64 %rd483, %rd245;
mov.u16 %rs168, %rs70;
@%p38 bra BB86_47;

ld.global.u16 %rs168, [%rd39+20480];
ld.global.u64 %rd483, [%rd39+20488];

BB86_47:
mov.u16 %rs166, %rs168;
mov.u64 %rd479, %rd483;
add.s32 %r76, %r13, 1536;
cvt.u64.u32	%rd257, %r76;
setp.ge.s64	%p39, %rd257, %rd4;
mov.u64 %rd476, %rd245;
mov.u16 %rs163, %rs70;
@%p39 bra BB86_50;

ld.global.u16 %rs163, [%rd39+24576];
ld.global.u64 %rd476, [%rd39+24584];

BB86_50:
add.s64 %rd259, %rd542, %rd37;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd67, %rd2, %rd260;
@%p32 bra BB86_65;
bra.uni BB86_51;

BB86_65:
st.global.u16 [%rd67], %rs161;
st.global.u16 [%rd67+4096], %rs162;
st.global.u16 [%rd67+8192], %rs164;
st.global.u16 [%rd67+12288], %rs165;
st.global.u16 [%rd67+16384], %rs167;
st.global.u16 [%rd67+20480], %rs166;
st.global.u16 [%rd67+24576], %rs163;
st.global.u64 [%rd67+8], %rd477;
st.global.u64 [%rd67+4104], %rd478;
st.global.u64 [%rd67+8200], %rd480;
st.global.u64 [%rd67+12296], %rd481;
st.global.u64 [%rd67+16392], %rd482;
st.global.u64 [%rd67+20488], %rd479;
bra.uni BB86_66;

BB86_51:
setp.ge.s64	%p41, %rd542, %rd4;
@%p41 bra BB86_53;

st.global.u16 [%rd67], %rs161;
st.global.u64 [%rd67+8], %rd477;

BB86_53:
add.s32 %r80, %r13, 256;
cvt.u64.u32	%rd262, %r80;
setp.ge.s64	%p42, %rd262, %rd4;
@%p42 bra BB86_55;

st.global.u16 [%rd67+4096], %rs162;
st.global.u64 [%rd67+4104], %rd478;

BB86_55:
add.s32 %r82, %r13, 512;
cvt.u64.u32	%rd263, %r82;
setp.ge.s64	%p43, %rd263, %rd4;
@%p43 bra BB86_57;

st.global.u16 [%rd67+8192], %rs164;
st.global.u64 [%rd67+8200], %rd480;

BB86_57:
add.s32 %r84, %r13, 768;
cvt.u64.u32	%rd264, %r84;
setp.ge.s64	%p44, %rd264, %rd4;
@%p44 bra BB86_59;

st.global.u16 [%rd67+12288], %rs165;
st.global.u64 [%rd67+12296], %rd481;

BB86_59:
add.s32 %r86, %r13, 1024;
cvt.u64.u32	%rd265, %r86;
setp.ge.s64	%p45, %rd265, %rd4;
@%p45 bra BB86_61;

st.global.u16 [%rd67+16384], %rs167;
st.global.u64 [%rd67+16392], %rd482;

BB86_61:
add.s32 %r88, %r13, 1280;
cvt.u64.u32	%rd266, %r88;
setp.ge.s64	%p46, %rd266, %rd4;
@%p46 bra BB86_63;

st.global.u16 [%rd67+20480], %rs166;
st.global.u64 [%rd67+20488], %rd479;

BB86_63:
add.s32 %r90, %r13, 1536;
cvt.u64.u32	%rd267, %r90;
setp.ge.s64	%p47, %rd267, %rd4;
@%p47 bra BB86_67;

st.global.u16 [%rd67+24576], %rs163;

BB86_66:
st.global.u64 [%rd67+24584], %rd476;

BB86_67:
bar.sync 0;
mul.lo.s32 %r92, %r13, 7;
cvt.u64.u32	%rd268, %r92;
add.s64 %rd68, %rd5, %rd4;
min.s64 %rd69, %rd268, %rd68;
setp.lt.s64	%p48, %rd69, %rd4;
sub.s64 %rd269, %rd69, %rd4;
selp.b64	%rd490, 0, %rd269, %p48;
min.s64 %rd489, %rd5, %rd69;
setp.ge.s64	%p49, %rd490, %rd489;
@%p49 bra BB86_70;

add.s64 %rd270, %rd37, %rd69;
add.s64 %rd72, %rd270, -1;

BB86_69:
add.s64 %rd271, %rd489, %rd490;
shr.s64 %rd272, %rd271, 1;
sub.s64 %rd273, %rd72, %rd272;
add.s64 %rd274, %rd272, %rd242;
shl.b64 %rd275, %rd273, 4;
add.s64 %rd276, %rd2, %rd275;
ld.global.u16 %rs77, [%rd276];
shl.b64 %rd277, %rd274, 4;
add.s64 %rd278, %rd2, %rd277;
ld.global.u16 %rs78, [%rd278];

	{ cvt.f32.f16 %f1, %rs77;}


	
	{ cvt.f32.f16 %f2, %rs78;}


	setp.gt.f32	%p50, %f1, %f2;
add.s64 %rd279, %rd272, 1;
selp.b64	%rd490, %rd490, %rd279, %p50;
selp.b64	%rd489, %rd272, %rd489, %p50;
setp.lt.s64	%p51, %rd490, %rd489;
@%p51 bra BB86_69;

BB86_70:
add.s64 %rd79, %rd490, %rd242;
shl.b64 %rd283, %rd79, 4;
add.s64 %rd80, %rd2, %rd283;
shl.b64 %rd284, %rd37, 4;
add.s64 %rd81, %rd2, %rd284;
add.s64 %rd285, %rd37, %rd69;
sub.s64 %rd82, %rd285, %rd490;
shl.b64 %rd286, %rd82, 4;
add.s64 %rd83, %rd2, %rd286;
add.s64 %rd287, %rd68, %rd242;
shl.b64 %rd288, %rd287, 4;
add.s64 %rd84, %rd2, %rd288;
add.u64 %rd289, %SP, 0;
cvta.to.local.u64 %rd85, %rd289;
mov.u64 %rd491, 0;
mov.pred %p52, 0;
@%p52 bra BB86_72;

BB86_71:
add.s64 %rd290, %rd85, %rd491;
mov.u16 %rs79, 0;
st.local.u8 [%rd290], %rs79;
add.s64 %rd491, %rd491, 1;
setp.lt.u64	%p53, %rd491, 16;
@%p53 bra BB86_71;

BB86_72:
ld.global.u16 %rs80, [%rd80];
ld.global.u64 %rd292, [%rd80+8];
st.local.u64 [%rd85+8], %rd292;
st.local.u16 [%rd85], %rs80;
add.u64 %rd295, %SP, 16;
cvta.to.local.u64 %rd88, %rd295;
mov.u64 %rd492, 0;
@%p52 bra BB86_74;

BB86_73:
add.s64 %rd296, %rd88, %rd492;
mov.u16 %rs81, 0;
st.local.u8 [%rd296], %rs81;
add.s64 %rd492, %rd492, 1;
setp.lt.u64	%p55, %rd492, 16;
@%p55 bra BB86_73;

BB86_74:
ld.global.u16 %rs82, [%rd83];
ld.global.u64 %rd297, [%rd83+8];
st.local.u64 [%rd88+8], %rd297;
st.local.u16 [%rd88], %rs82;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd83, %rd84;
@%p57 bra BB86_77;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd80, %rd81;
@%p59 bra BB86_77;

ld.local.u16 %rs83, [%rd88];
ld.local.u16 %rs84, [%rd85];

	{ cvt.f32.f16 %f3, %rs83;}


	
	{ cvt.f32.f16 %f4, %rs84;}


	setp.leu.f32	%p86, %f3, %f4;

BB86_77:
selp.b64	%rd308, %rd85, %rd88, %p86;
ld.local.u16 %rs55, [%rd308];
ld.local.u64 %rd91, [%rd308+8];
@%p86 bra BB86_79;
bra.uni BB86_78;

BB86_79:
add.s64 %rd315, %rd283, %rd2;
add.s64 %rd94, %rd315, 16;
mov.u64 %rd537, %rd94;
ld.global.u16 %rs86, [%rd80+16];
st.local.u16 [%rd85], %rs86;
ld.global.u64 %rd318, [%rd80+24];
st.local.u64 [%rd85+8], %rd318;
mov.u64 %rd514, %rd83;
mov.u64 %rd515, %rd83;
mov.u64 %rd538, %rd94;
bra.uni BB86_80;

BB86_78:
add.s64 %rd310, %rd286, %rd2;
add.s64 %rd92, %rd310, 16;
mov.u64 %rd514, %rd92;
ld.global.u16 %rs85, [%rd83+16];
st.local.u16 [%rd88], %rs85;
ld.global.u64 %rd313, [%rd83+24];
st.local.u64 [%rd88+8], %rd313;
mov.u64 %rd515, %rd92;
mov.u64 %rd537, %rd80;
mov.u64 %rd538, %rd80;

BB86_80:
mov.u64 %rd99, %rd537;
mov.u64 %rd536, %rd538;
mov.u64 %rd97, %rd514;
mov.u64 %rd513, %rd515;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd513, %rd84;
@%p61 bra BB86_83;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd536, %rd81;
@%p63 bra BB86_83;

ld.local.u16 %rs87, [%rd88];
ld.local.u16 %rs88, [%rd85];

	{ cvt.f32.f16 %f5, %rs87;}


	
	{ cvt.f32.f16 %f6, %rs88;}


	setp.leu.f32	%p87, %f5, %f6;

BB86_83:
selp.b64	%rd327, %rd85, %rd88, %p87;
ld.local.u16 %rs56, [%rd327];
ld.local.u64 %rd100, [%rd327+8];
@%p87 bra BB86_85;
bra.uni BB86_84;

BB86_85:
add.s64 %rd536, %rd536, 16;
add.s64 %rd104, %rd99, 16;
ld.global.u16 %rs90, [%rd99+16];
st.local.u16 [%rd85], %rs90;
ld.global.u64 %rd333, [%rd99+24];
st.local.u64 [%rd85+8], %rd333;
mov.u64 %rd512, %rd97;
mov.u64 %rd535, %rd104;
bra.uni BB86_86;

BB86_84:
add.s64 %rd513, %rd513, 16;
add.s64 %rd102, %rd97, 16;
ld.global.u16 %rs89, [%rd97+16];
st.local.u16 [%rd88], %rs89;
ld.global.u64 %rd330, [%rd97+24];
st.local.u64 [%rd88+8], %rd330;
mov.u64 %rd512, %rd102;
mov.u64 %rd535, %rd99;

BB86_86:
mov.u64 %rd108, %rd535;
mov.u64 %rd534, %rd536;
mov.u64 %rd106, %rd512;
mov.u64 %rd511, %rd513;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd511, %rd84;
@%p65 bra BB86_89;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd534, %rd81;
@%p67 bra BB86_89;

ld.local.u16 %rs91, [%rd88];
ld.local.u16 %rs92, [%rd85];

	{ cvt.f32.f16 %f7, %rs91;}


	
	{ cvt.f32.f16 %f8, %rs92;}


	setp.leu.f32	%p88, %f7, %f8;

BB86_89:
selp.b64	%rd342, %rd85, %rd88, %p88;
ld.local.u16 %rs57, [%rd342];
ld.local.u64 %rd109, [%rd342+8];
@%p88 bra BB86_91;
bra.uni BB86_90;

BB86_91:
add.s64 %rd534, %rd534, 16;
add.s64 %rd113, %rd108, 16;
ld.global.u16 %rs94, [%rd108+16];
st.local.u16 [%rd85], %rs94;
ld.global.u64 %rd348, [%rd108+24];
st.local.u64 [%rd85+8], %rd348;
mov.u64 %rd510, %rd106;
mov.u64 %rd533, %rd113;
bra.uni BB86_92;

BB86_90:
add.s64 %rd511, %rd511, 16;
add.s64 %rd111, %rd106, 16;
ld.global.u16 %rs93, [%rd106+16];
st.local.u16 [%rd88], %rs93;
ld.global.u64 %rd345, [%rd106+24];
st.local.u64 [%rd88+8], %rd345;
mov.u64 %rd510, %rd111;
mov.u64 %rd533, %rd108;

BB86_92:
mov.u64 %rd117, %rd533;
mov.u64 %rd532, %rd534;
mov.u64 %rd115, %rd510;
mov.u64 %rd509, %rd511;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd509, %rd84;
@%p69 bra BB86_95;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd532, %rd81;
@%p71 bra BB86_95;

ld.local.u16 %rs95, [%rd88];
ld.local.u16 %rs96, [%rd85];

	{ cvt.f32.f16 %f9, %rs95;}


	
	{ cvt.f32.f16 %f10, %rs96;}


	setp.leu.f32	%p89, %f9, %f10;

BB86_95:
selp.b64	%rd357, %rd85, %rd88, %p89;
ld.local.u16 %rs58, [%rd357];
ld.local.u64 %rd118, [%rd357+8];
@%p89 bra BB86_97;
bra.uni BB86_96;

BB86_97:
add.s64 %rd532, %rd532, 16;
add.s64 %rd122, %rd117, 16;
ld.global.u16 %rs98, [%rd117+16];
st.local.u16 [%rd85], %rs98;
ld.global.u64 %rd363, [%rd117+24];
st.local.u64 [%rd85+8], %rd363;
mov.u64 %rd508, %rd115;
mov.u64 %rd531, %rd122;
bra.uni BB86_98;

BB86_96:
add.s64 %rd509, %rd509, 16;
add.s64 %rd120, %rd115, 16;
ld.global.u16 %rs97, [%rd115+16];
st.local.u16 [%rd88], %rs97;
ld.global.u64 %rd360, [%rd115+24];
st.local.u64 [%rd88+8], %rd360;
mov.u64 %rd508, %rd120;
mov.u64 %rd531, %rd117;

BB86_98:
mov.u64 %rd126, %rd531;
mov.u64 %rd530, %rd532;
mov.u64 %rd124, %rd508;
mov.u64 %rd507, %rd509;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd507, %rd84;
@%p73 bra BB86_101;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd530, %rd81;
@%p75 bra BB86_101;

ld.local.u16 %rs99, [%rd88];
ld.local.u16 %rs100, [%rd85];

	{ cvt.f32.f16 %f11, %rs99;}


	
	{ cvt.f32.f16 %f12, %rs100;}


	setp.leu.f32	%p90, %f11, %f12;

BB86_101:
selp.b64	%rd372, %rd85, %rd88, %p90;
ld.local.u16 %rs59, [%rd372];
ld.local.u64 %rd127, [%rd372+8];
@%p90 bra BB86_103;
bra.uni BB86_102;

BB86_103:
add.s64 %rd530, %rd530, 16;
add.s64 %rd131, %rd126, 16;
ld.global.u16 %rs102, [%rd126+16];
st.local.u16 [%rd85], %rs102;
ld.global.u64 %rd378, [%rd126+24];
st.local.u64 [%rd85+8], %rd378;
mov.u64 %rd506, %rd124;
mov.u64 %rd529, %rd131;
bra.uni BB86_104;

BB86_102:
add.s64 %rd507, %rd507, 16;
add.s64 %rd129, %rd124, 16;
ld.global.u16 %rs101, [%rd124+16];
st.local.u16 [%rd88], %rs101;
ld.global.u64 %rd375, [%rd124+24];
st.local.u64 [%rd88+8], %rd375;
mov.u64 %rd506, %rd129;
mov.u64 %rd529, %rd126;

BB86_104:
mov.u64 %rd135, %rd529;
mov.u64 %rd528, %rd530;
mov.u64 %rd133, %rd506;
mov.u64 %rd505, %rd507;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd505, %rd84;
@%p77 bra BB86_107;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd528, %rd81;
@%p79 bra BB86_107;

ld.local.u16 %rs103, [%rd88];
ld.local.u16 %rs104, [%rd85];

	{ cvt.f32.f16 %f13, %rs103;}


	
	{ cvt.f32.f16 %f14, %rs104;}


	setp.leu.f32	%p91, %f13, %f14;

BB86_107:
selp.b64	%rd387, %rd85, %rd88, %p91;
ld.local.u16 %rs60, [%rd387];
ld.local.u64 %rd136, [%rd387+8];
@%p91 bra BB86_109;
bra.uni BB86_108;

BB86_109:
add.s64 %rd528, %rd528, 16;
add.s64 %rd140, %rd135, 16;
ld.global.u16 %rs106, [%rd135+16];
st.local.u16 [%rd85], %rs106;
ld.global.u64 %rd393, [%rd135+24];
st.local.u64 [%rd85+8], %rd393;
mov.u64 %rd504, %rd133;
mov.u64 %rd527, %rd140;
bra.uni BB86_110;

BB86_108:
add.s64 %rd505, %rd505, 16;
add.s64 %rd138, %rd133, 16;
ld.global.u16 %rs105, [%rd133+16];
st.local.u16 [%rd88], %rs105;
ld.global.u64 %rd390, [%rd133+24];
st.local.u64 [%rd88+8], %rd390;
mov.u64 %rd504, %rd138;
mov.u64 %rd527, %rd135;

BB86_110:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd505, %rd84;
mov.pred %p92, %p80;
@%p81 bra BB86_113;

setp.ge.u64	%p83, %rd528, %rd81;
mov.pred %p92, %p52;
@%p83 bra BB86_113;

ld.local.u16 %rs107, [%rd88];
ld.local.u16 %rs108, [%rd85];

	{ cvt.f32.f16 %f15, %rs107;}


	
	{ cvt.f32.f16 %f16, %rs108;}


	setp.leu.f32	%p92, %f15, %f16;

BB86_113:
selp.b64	%rd402, %rd85, %rd88, %p92;
ld.local.u16 %rs61, [%rd402];
ld.local.u64 %rd145, [%rd402+8];
@%p92 bra BB86_115;
bra.uni BB86_114;

BB86_115:
ld.global.u16 %rs110, [%rd527+16];
st.local.u16 [%rd85], %rs110;
ld.global.u64 %rd408, [%rd527+24];
st.local.u64 [%rd85+8], %rd408;
bra.uni BB86_116;

BB86_114:
ld.global.u16 %rs109, [%rd504+16];
st.local.u16 [%rd88], %rs109;
ld.global.u64 %rd405, [%rd504+24];
st.local.u64 [%rd88+8], %rd405;

BB86_116:
bar.sync 0;
add.s64 %rd412, %rd268, %rd242;
shl.b64 %rd413, %rd412, 4;
add.s64 %rd414, %rd2, %rd413;
st.global.u16 [%rd414], %rs55;
st.global.u16 [%rd414+16], %rs56;
st.global.u16 [%rd414+32], %rs57;
st.global.u16 [%rd414+48], %rs58;
st.global.u16 [%rd414+64], %rs59;
st.global.u16 [%rd414+80], %rs60;
st.global.u16 [%rd414+96], %rs61;
st.global.u64 [%rd414+8], %rd91;
st.global.u64 [%rd414+24], %rd100;
st.global.u64 [%rd414+40], %rd109;
st.global.u64 [%rd414+56], %rd118;
st.global.u64 [%rd414+72], %rd127;
st.global.u64 [%rd414+88], %rd136;
st.global.u64 [%rd414+104], %rd145;
bar.sync 0;
setp.ge.s64	%p84, %rd542, %rd68;
@%p84 bra BB86_119;

cvta.to.global.u64 %rd415, %rd162;
cvta.to.global.u64 %rd416, %rd163;
mul.wide.u32 %rd418, %r16, 1792;
cvt.u64.u32	%rd419, %r13;
add.s64 %rd420, %rd418, %rd419;
shl.b64 %rd421, %rd420, 3;
add.s64 %rd541, %rd416, %rd421;
shl.b64 %rd422, %rd420, 1;
add.s64 %rd540, %rd415, %rd422;
mul.lo.s64 %rd423, %rd164, %rd36;
add.s64 %rd424, %rd423, %rd419;
shl.b64 %rd425, %rd424, 4;
add.s64 %rd539, %rd2, %rd425;

BB86_118:
ld.global.u16 %rs111, [%rd539];
st.global.u16 [%rd540], %rs111;
ld.global.u64 %rd426, [%rd539+8];
st.global.u64 [%rd541], %rd426;
add.s64 %rd541, %rd541, 2048;
add.s64 %rd540, %rd540, 512;
add.s64 %rd539, %rd539, 4096;
add.s64 %rd542, %rd542, 256;
setp.lt.s64	%p85, %rd542, %rd68;
@%p85 bra BB86_118;

BB86_119:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot87[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<187>;
.reg .f32 %f<17>;
.reg .b32 %r<83>;
.reg .b64 %rd<495>;


mov.u64 %rd494, __local_depot87;
cvta.local.u64 %SP, %rd494;
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0+40];
ld.param.u64 %rd153, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0+32];
ld.param.u64 %rd149, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0];
ld.param.u64 %rd151, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0+16];
ld.param.u64 %rd152, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0+24];
ld.param.u64 %rd150, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs70, %rs71, %rs72, %rs73}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0+52];
mov.u16 %rs69, %rs73;
mov.u16 %rs68, %rs72;
mov.u16 %rs67, %rs71;
mov.u16 %rs66, %rs70;
ld.param.v4.u8 {%rs74, %rs75, %rs76, %rs77}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustGTOpISE_EEEEEEEvT__param_0+48];
mov.u16 %rs65, %rs77;
mov.u16 %rs64, %rs76;
mov.u16 %rs63, %rs75;
mov.u16 %rs62, %rs74;
cvta.to.global.u64 %rd1, %rd150;
cvta.to.global.u64 %rd155, %rd152;
cvt.u32.u64	%r1, %rd151;
cvt.u32.u64	%r17, %rd149;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd156, %r18, 8;
add.s64 %rd157, %rd155, %rd156;
ld.global.u32 %r2, [%rd157];
ld.global.u32 %r19, [%rd157+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r82, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r81, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB87_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r82, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r81, %r32, %r1;

BB87_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd158, %r81;
cvt.s64.s32	%rd2, %r7;
sub.s64 %rd3, %rd158, %rd2;
cvt.s64.s32	%rd159, %r82;
cvt.s64.s32	%rd160, %r33;
sub.s64 %rd4, %rd159, %rd160;
setp.gt.s64	%p16, %rd4, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd493, %r13;
add.s64 %rd161, %rd493, %rd160;
shl.b64 %rd162, %rd161, 4;
add.s64 %rd6, %rd1, %rd162;
@%p16 bra BB87_17;
bra.uni BB87_3;

BB87_17:
ld.global.u16 %rs143, [%rd6];
ld.global.u64 %rd401, [%rd6+8];
ld.global.u16 %rs144, [%rd6+4096];
ld.global.u64 %rd402, [%rd6+4104];
ld.global.u16 %rs146, [%rd6+8192];
ld.global.u64 %rd404, [%rd6+8200];
ld.global.u16 %rs147, [%rd6+12288];
ld.global.u64 %rd405, [%rd6+12296];
ld.global.u16 %rs149, [%rd6+16384];
ld.global.u64 %rd406, [%rd6+16392];
ld.global.u16 %rs148, [%rd6+20480];
ld.global.u64 %rd403, [%rd6+20488];
ld.global.u16 %rs145, [%rd6+24576];
ld.global.u64 %rd400, [%rd6+24584];
bra.uni BB87_18;

BB87_3:
mov.u16 %rs78, 0;
mov.u64 %rd163, 0;
setp.ge.s64	%p17, %rd493, %rd4;
mov.u64 %rd412, %rd163;
mov.u16 %rs155, %rs78;
@%p17 bra BB87_5;

ld.global.u16 %rs1, [%rd6];
ld.global.u64 %rd7, [%rd6+8];
mov.u64 %rd412, %rd7;
mov.u16 %rs155, %rs1;

BB87_5:
mov.u16 %rs131, %rs155;
mov.u16 %rs143, %rs131;
mov.u64 %rd388, %rd412;
mov.u64 %rd401, %rd388;
cvt.u32.u64	%r34, %rd493;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd165, %r35;
setp.ge.s64	%p18, %rd165, %rd4;
mov.u64 %rd411, %rd163;
mov.u16 %rs154, %rs78;
@%p18 bra BB87_7;

ld.global.u16 %rs154, [%rd6+4096];
ld.global.u64 %rd411, [%rd6+4104];

BB87_7:
mov.u16 %rs144, %rs154;
mov.u64 %rd402, %rd411;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd167, %r36;
setp.ge.s64	%p19, %rd167, %rd4;
mov.u64 %rd410, %rd163;
mov.u16 %rs153, %rs78;
@%p19 bra BB87_9;

ld.global.u16 %rs153, [%rd6+8192];
ld.global.u64 %rd410, [%rd6+8200];

BB87_9:
mov.u16 %rs146, %rs153;
mov.u64 %rd404, %rd410;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd169, %r37;
setp.ge.s64	%p20, %rd169, %rd4;
mov.u64 %rd409, %rd163;
mov.u16 %rs152, %rs78;
@%p20 bra BB87_11;

ld.global.u16 %rs152, [%rd6+12288];
ld.global.u64 %rd409, [%rd6+12296];

BB87_11:
mov.u16 %rs147, %rs152;
mov.u64 %rd405, %rd409;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd171, %r38;
setp.ge.s64	%p21, %rd171, %rd4;
mov.u64 %rd408, %rd163;
mov.u16 %rs151, %rs78;
@%p21 bra BB87_13;

ld.global.u16 %rs151, [%rd6+16384];
ld.global.u64 %rd408, [%rd6+16392];

BB87_13:
mov.u16 %rs149, %rs151;
mov.u64 %rd406, %rd408;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd173, %r39;
setp.ge.s64	%p22, %rd173, %rd4;
mov.u64 %rd407, %rd163;
mov.u16 %rs150, %rs78;
@%p22 bra BB87_15;

ld.global.u16 %rs150, [%rd6+20480];
ld.global.u64 %rd407, [%rd6+20488];

BB87_15:
mov.u16 %rs148, %rs150;
mov.u64 %rd403, %rd407;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd175, %r40;
setp.ge.s64	%p23, %rd175, %rd4;
mov.u64 %rd400, %rd163;
mov.u16 %rs145, %rs78;
@%p23 bra BB87_18;

ld.global.u16 %rs145, [%rd6+24576];
ld.global.u64 %rd400, [%rd6+24584];

BB87_18:
@%p16 bra BB87_33;
bra.uni BB87_19;

BB87_33:
mul.wide.u32 %rd204, %r13, 16;
mov.u64 %rd205, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd206, %rd205, %rd204;
st.shared.u16 [%rd206], %rs143;
st.shared.u16 [%rd206+4096], %rs144;
st.shared.u16 [%rd206+8192], %rs146;
st.shared.u16 [%rd206+12288], %rs147;
st.shared.u16 [%rd206+16384], %rs149;
st.shared.u16 [%rd206+20480], %rs148;
st.shared.u16 [%rd206+24576], %rs145;
st.shared.u64 [%rd206+8], %rd401;
st.shared.u64 [%rd206+4104], %rd402;
st.shared.u64 [%rd206+8200], %rd404;
st.shared.u64 [%rd206+12296], %rd405;
st.shared.u64 [%rd206+16392], %rd406;
st.shared.u64 [%rd206+20488], %rd403;
st.shared.u64 [%rd206+24584], %rd400;
bra.uni BB87_34;

BB87_19:
setp.ge.s64	%p25, %rd493, %rd4;
@%p25 bra BB87_21;

mul.wide.u32 %rd177, %r13, 16;
mov.u64 %rd178, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd179, %rd178, %rd177;
st.shared.u16 [%rd179], %rs143;
st.shared.u64 [%rd179+8], %rd401;

BB87_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd180, %r44;
setp.ge.s64	%p26, %rd180, %rd4;
@%p26 bra BB87_23;

mul.wide.u32 %rd181, %r13, 16;
mov.u64 %rd182, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd183, %rd182, %rd181;
st.shared.u16 [%rd183+4096], %rs144;
st.shared.u64 [%rd183+4104], %rd402;

BB87_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd184, %r47;
setp.ge.s64	%p27, %rd184, %rd4;
@%p27 bra BB87_25;

mul.wide.u32 %rd185, %r13, 16;
mov.u64 %rd186, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd187, %rd186, %rd185;
st.shared.u16 [%rd187+8192], %rs146;
st.shared.u64 [%rd187+8200], %rd404;

BB87_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd188, %r50;
setp.ge.s64	%p28, %rd188, %rd4;
@%p28 bra BB87_27;

mul.wide.u32 %rd189, %r13, 16;
mov.u64 %rd190, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd191, %rd190, %rd189;
st.shared.u16 [%rd191+12288], %rs147;
st.shared.u64 [%rd191+12296], %rd405;

BB87_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd192, %r53;
setp.ge.s64	%p29, %rd192, %rd4;
@%p29 bra BB87_29;

mul.wide.u32 %rd193, %r13, 16;
mov.u64 %rd194, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd195, %rd194, %rd193;
st.shared.u16 [%rd195+16384], %rs149;
st.shared.u64 [%rd195+16392], %rd406;

BB87_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd196, %r56;
setp.ge.s64	%p30, %rd196, %rd4;
@%p30 bra BB87_31;

mul.wide.u32 %rd197, %r13, 16;
mov.u64 %rd198, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd199, %rd198, %rd197;
st.shared.u16 [%rd199+20480], %rs148;
st.shared.u64 [%rd199+20488], %rd403;

BB87_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd200, %r59;
setp.ge.s64	%p31, %rd200, %rd4;
@%p31 bra BB87_34;

mul.wide.u32 %rd201, %r13, 16;
mov.u64 %rd202, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd203, %rd202, %rd201;
st.shared.u16 [%rd203+24576], %rs145;
st.shared.u64 [%rd203+24584], %rd400;

BB87_34:
setp.gt.s64	%p32, %rd3, 1791;
add.s64 %rd207, %rd493, %rd2;
shl.b64 %rd208, %rd207, 4;
add.s64 %rd35, %rd1, %rd208;
@%p32 bra BB87_49;
bra.uni BB87_35;

BB87_49:
ld.global.u16 %rs174, [%rd35];
ld.global.u64 %rd432, [%rd35+8];
ld.global.u16 %rs175, [%rd35+4096];
ld.global.u64 %rd433, [%rd35+4104];
ld.global.u16 %rs177, [%rd35+8192];
ld.global.u64 %rd435, [%rd35+8200];
ld.global.u16 %rs178, [%rd35+12288];
ld.global.u64 %rd436, [%rd35+12296];
ld.global.u16 %rs180, [%rd35+16384];
ld.global.u64 %rd437, [%rd35+16392];
ld.global.u16 %rs179, [%rd35+20480];
ld.global.u64 %rd434, [%rd35+20488];
ld.global.u16 %rs176, [%rd35+24576];
ld.global.u64 %rd431, [%rd35+24584];
bra.uni BB87_50;

BB87_35:
mov.u16 %rs85, 0;
mov.u64 %rd209, 0;
setp.ge.s64	%p33, %rd493, %rd3;
mov.u64 %rd443, %rd209;
mov.u16 %rs186, %rs85;
@%p33 bra BB87_37;

ld.global.u16 %rs28, [%rd35];
ld.global.u64 %rd36, [%rd35+8];
mov.u64 %rd443, %rd36;
mov.u16 %rs186, %rs28;

BB87_37:
mov.u16 %rs162, %rs186;
mov.u16 %rs174, %rs162;
mov.u64 %rd419, %rd443;
mov.u64 %rd432, %rd419;
cvt.u32.u64	%r62, %rd493;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd211, %r63;
setp.ge.s64	%p34, %rd211, %rd3;
mov.u64 %rd442, %rd209;
mov.u16 %rs185, %rs85;
@%p34 bra BB87_39;

ld.global.u16 %rs185, [%rd35+4096];
ld.global.u64 %rd442, [%rd35+4104];

BB87_39:
mov.u16 %rs175, %rs185;
mov.u64 %rd433, %rd442;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd213, %r64;
setp.ge.s64	%p35, %rd213, %rd3;
mov.u64 %rd441, %rd209;
mov.u16 %rs184, %rs85;
@%p35 bra BB87_41;

ld.global.u16 %rs184, [%rd35+8192];
ld.global.u64 %rd441, [%rd35+8200];

BB87_41:
mov.u16 %rs177, %rs184;
mov.u64 %rd435, %rd441;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd215, %r65;
setp.ge.s64	%p36, %rd215, %rd3;
mov.u64 %rd440, %rd209;
mov.u16 %rs183, %rs85;
@%p36 bra BB87_43;

ld.global.u16 %rs183, [%rd35+12288];
ld.global.u64 %rd440, [%rd35+12296];

BB87_43:
mov.u16 %rs178, %rs183;
mov.u64 %rd436, %rd440;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd217, %r66;
setp.ge.s64	%p37, %rd217, %rd3;
mov.u64 %rd439, %rd209;
mov.u16 %rs182, %rs85;
@%p37 bra BB87_45;

ld.global.u16 %rs182, [%rd35+16384];
ld.global.u64 %rd439, [%rd35+16392];

BB87_45:
mov.u16 %rs180, %rs182;
mov.u64 %rd437, %rd439;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd219, %r67;
setp.ge.s64	%p38, %rd219, %rd3;
mov.u64 %rd438, %rd209;
mov.u16 %rs181, %rs85;
@%p38 bra BB87_47;

ld.global.u16 %rs181, [%rd35+20480];
ld.global.u64 %rd438, [%rd35+20488];

BB87_47:
mov.u16 %rs179, %rs181;
mov.u64 %rd434, %rd438;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd221, %r68;
setp.ge.s64	%p39, %rd221, %rd3;
mov.u64 %rd431, %rd209;
mov.u16 %rs176, %rs85;
@%p39 bra BB87_50;

ld.global.u16 %rs176, [%rd35+24576];
ld.global.u64 %rd431, [%rd35+24584];

BB87_50:
add.s64 %rd222, %rd493, %rd4;
shl.b64 %rd223, %rd222, 4;
mov.u64 %rd224, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd64, %rd224, %rd223;
@%p32 bra BB87_65;
bra.uni BB87_51;

BB87_65:
st.shared.u16 [%rd64], %rs174;
st.shared.u16 [%rd64+4096], %rs175;
st.shared.u16 [%rd64+8192], %rs177;
st.shared.u16 [%rd64+12288], %rs178;
st.shared.u16 [%rd64+16384], %rs180;
st.shared.u16 [%rd64+20480], %rs179;
st.shared.u16 [%rd64+24576], %rs176;
st.shared.u64 [%rd64+8], %rd432;
st.shared.u64 [%rd64+4104], %rd433;
st.shared.u64 [%rd64+8200], %rd435;
st.shared.u64 [%rd64+12296], %rd436;
st.shared.u64 [%rd64+16392], %rd437;
st.shared.u64 [%rd64+20488], %rd434;
bra.uni BB87_66;

BB87_51:
setp.ge.s64	%p41, %rd493, %rd3;
@%p41 bra BB87_53;

st.shared.u16 [%rd64], %rs174;
st.shared.u64 [%rd64+8], %rd432;

BB87_53:
cvt.u32.u64	%r69, %rd493;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd225, %r70;
setp.ge.s64	%p42, %rd225, %rd3;
@%p42 bra BB87_55;

st.shared.u16 [%rd64+4096], %rs175;
st.shared.u64 [%rd64+4104], %rd433;

BB87_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd226, %r71;
setp.ge.s64	%p43, %rd226, %rd3;
@%p43 bra BB87_57;

st.shared.u16 [%rd64+8192], %rs177;
st.shared.u64 [%rd64+8200], %rd435;

BB87_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd227, %r72;
setp.ge.s64	%p44, %rd227, %rd3;
@%p44 bra BB87_59;

st.shared.u16 [%rd64+12288], %rs178;
st.shared.u64 [%rd64+12296], %rd436;

BB87_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd228, %r73;
setp.ge.s64	%p45, %rd228, %rd3;
@%p45 bra BB87_61;

st.shared.u16 [%rd64+16384], %rs180;
st.shared.u64 [%rd64+16392], %rd437;

BB87_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd229, %r74;
setp.ge.s64	%p46, %rd229, %rd3;
@%p46 bra BB87_63;

st.shared.u16 [%rd64+20480], %rs179;
st.shared.u64 [%rd64+20488], %rd434;

BB87_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd230, %r75;
setp.ge.s64	%p47, %rd230, %rd3;
@%p47 bra BB87_67;

st.shared.u16 [%rd64+24576], %rs176;

BB87_66:
st.shared.u64 [%rd64+24584], %rd431;

BB87_67:
bar.sync 0;
mul.lo.s32 %r77, %r13, 7;
cvt.u64.u32	%rd231, %r77;
add.s64 %rd65, %rd4, %rd3;
min.s64 %rd66, %rd231, %rd65;
setp.lt.s64	%p48, %rd66, %rd3;
sub.s64 %rd232, %rd66, %rd3;
selp.b64	%rd445, 0, %rd232, %p48;
min.s64 %rd444, %rd4, %rd66;
setp.ge.s64	%p49, %rd445, %rd444;
@%p49 bra BB87_70;

add.s64 %rd233, %rd4, %rd66;
add.s64 %rd69, %rd233, -1;

BB87_69:
add.s64 %rd234, %rd444, %rd445;
shr.s64 %rd235, %rd234, 1;
sub.s64 %rd236, %rd69, %rd235;
shl.b64 %rd237, %rd236, 4;
add.s64 %rd239, %rd224, %rd237;
ld.shared.u16 %rs92, [%rd239];
shl.b64 %rd240, %rd235, 4;
add.s64 %rd241, %rd224, %rd240;
ld.shared.u16 %rs93, [%rd241];

	{ cvt.f32.f16 %f1, %rs92;}


	
	{ cvt.f32.f16 %f2, %rs93;}


	setp.gt.f32	%p50, %f1, %f2;
add.s64 %rd242, %rd235, 1;
selp.b64	%rd445, %rd445, %rd242, %p50;
selp.b64	%rd444, %rd235, %rd444, %p50;
setp.lt.s64	%p51, %rd445, %rd444;
@%p51 bra BB87_69;

BB87_70:
shl.b64 %rd243, %rd4, 4;
add.s64 %rd75, %rd224, %rd243;
add.s64 %rd245, %rd66, %rd4;
sub.s64 %rd76, %rd245, %rd445;
shl.b64 %rd246, %rd76, 4;
add.s64 %rd77, %rd224, %rd246;
shl.b64 %rd247, %rd445, 4;
add.s64 %rd78, %rd224, %rd247;
ld.shared.u16 %rs94, [%rd78];
ld.shared.u64 %rd248, [%rd78+8];
add.u64 %rd249, %SP, 0;
cvta.to.local.u64 %rd250, %rd249;
st.local.u64 [%rd250+8], %rd248;
st.local.u16 [%rd250], %rs94;
ld.shared.u16 %rs95, [%rd77];
ld.shared.u64 %rd251, [%rd77+8];
add.u64 %rd252, %SP, 16;
cvta.to.local.u64 %rd253, %rd252;
st.local.u64 [%rd253+8], %rd251;
st.local.u16 [%rd253], %rs95;
shl.b64 %rd254, %rd65, 4;
add.s64 %rd79, %rd224, %rd254;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd77, %rd79;
@%p53 bra BB87_73;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd78, %rd75;
@%p55 bra BB87_73;

ld.local.u16 %rs96, [%rd253];
ld.local.u16 %rs97, [%rd250];

	{ cvt.f32.f16 %f3, %rs96;}


	
	{ cvt.f32.f16 %f4, %rs97;}


	setp.leu.f32	%p82, %f3, %f4;

BB87_73:
selp.b64	%rd263, %rd250, %rd253, %p82;
ld.local.u16 %rs55, [%rd263];
ld.local.u64 %rd80, [%rd263+8];
@%p82 bra BB87_75;
bra.uni BB87_74;

BB87_75:
mov.u64 %rd467, %rd77;
add.s64 %rd272, %rd247, %rd224;
add.s64 %rd85, %rd272, 16;
mov.u64 %rd489, %rd85;
ld.shared.u16 %rs99, [%rd78+16];
st.local.u16 [%rd250], %rs99;
ld.shared.u64 %rd275, [%rd78+24];
st.local.u64 [%rd250+8], %rd275;
mov.u64 %rd456, %rd77;
mov.u64 %rd478, %rd85;
bra.uni BB87_76;

BB87_74:
mov.u64 %rd489, %rd78;
add.s64 %rd266, %rd246, %rd224;
add.s64 %rd82, %rd266, 16;
mov.u64 %rd467, %rd82;
ld.shared.u16 %rs98, [%rd77+16];
st.local.u16 [%rd253], %rs98;
ld.shared.u64 %rd269, [%rd77+24];
st.local.u64 [%rd253+8], %rd269;
mov.u64 %rd456, %rd82;
mov.u64 %rd478, %rd78;

BB87_76:
mov.u64 %rd90, %rd489;
mov.u64 %rd477, %rd478;
mov.u64 %rd88, %rd467;
mov.u64 %rd455, %rd456;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd455, %rd79;
@%p57 bra BB87_79;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd477, %rd75;
@%p59 bra BB87_79;

ld.local.u16 %rs100, [%rd253];
ld.local.u16 %rs101, [%rd250];

	{ cvt.f32.f16 %f5, %rs100;}


	
	{ cvt.f32.f16 %f6, %rs101;}


	setp.leu.f32	%p83, %f5, %f6;

BB87_79:
selp.b64	%rd284, %rd250, %rd253, %p83;
ld.local.u16 %rs56, [%rd284];
ld.local.u64 %rd91, [%rd284+8];
@%p83 bra BB87_81;
bra.uni BB87_80;

BB87_81:
add.s64 %rd477, %rd477, 16;
add.s64 %rd95, %rd90, 16;
ld.shared.u16 %rs103, [%rd90+16];
st.local.u16 [%rd250], %rs103;
ld.shared.u64 %rd290, [%rd90+24];
st.local.u64 [%rd250+8], %rd290;
mov.u64 %rd466, %rd88;
mov.u64 %rd488, %rd95;
bra.uni BB87_82;

BB87_80:
add.s64 %rd455, %rd455, 16;
add.s64 %rd93, %rd88, 16;
ld.shared.u16 %rs102, [%rd88+16];
st.local.u16 [%rd253], %rs102;
ld.shared.u64 %rd287, [%rd88+24];
st.local.u64 [%rd253+8], %rd287;
mov.u64 %rd466, %rd93;
mov.u64 %rd488, %rd90;

BB87_82:
mov.u64 %rd99, %rd488;
mov.u64 %rd476, %rd477;
mov.u64 %rd97, %rd466;
mov.u64 %rd454, %rd455;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd454, %rd79;
@%p61 bra BB87_85;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd476, %rd75;
@%p63 bra BB87_85;

ld.local.u16 %rs104, [%rd253];
ld.local.u16 %rs105, [%rd250];

	{ cvt.f32.f16 %f7, %rs104;}


	
	{ cvt.f32.f16 %f8, %rs105;}


	setp.leu.f32	%p84, %f7, %f8;

BB87_85:
selp.b64	%rd299, %rd250, %rd253, %p84;
ld.local.u16 %rs57, [%rd299];
ld.local.u64 %rd100, [%rd299+8];
@%p84 bra BB87_87;
bra.uni BB87_86;

BB87_87:
add.s64 %rd476, %rd476, 16;
add.s64 %rd104, %rd99, 16;
ld.shared.u16 %rs107, [%rd99+16];
st.local.u16 [%rd250], %rs107;
ld.shared.u64 %rd305, [%rd99+24];
st.local.u64 [%rd250+8], %rd305;
mov.u64 %rd465, %rd97;
mov.u64 %rd487, %rd104;
bra.uni BB87_88;

BB87_86:
add.s64 %rd454, %rd454, 16;
add.s64 %rd102, %rd97, 16;
ld.shared.u16 %rs106, [%rd97+16];
st.local.u16 [%rd253], %rs106;
ld.shared.u64 %rd302, [%rd97+24];
st.local.u64 [%rd253+8], %rd302;
mov.u64 %rd465, %rd102;
mov.u64 %rd487, %rd99;

BB87_88:
mov.u64 %rd108, %rd487;
mov.u64 %rd475, %rd476;
mov.u64 %rd106, %rd465;
mov.u64 %rd453, %rd454;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd453, %rd79;
@%p65 bra BB87_91;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd475, %rd75;
@%p67 bra BB87_91;

ld.local.u16 %rs108, [%rd253];
ld.local.u16 %rs109, [%rd250];

	{ cvt.f32.f16 %f9, %rs108;}


	
	{ cvt.f32.f16 %f10, %rs109;}


	setp.leu.f32	%p85, %f9, %f10;

BB87_91:
selp.b64	%rd314, %rd250, %rd253, %p85;
ld.local.u16 %rs58, [%rd314];
ld.local.u64 %rd109, [%rd314+8];
@%p85 bra BB87_93;
bra.uni BB87_92;

BB87_93:
add.s64 %rd475, %rd475, 16;
add.s64 %rd113, %rd108, 16;
ld.shared.u16 %rs111, [%rd108+16];
st.local.u16 [%rd250], %rs111;
ld.shared.u64 %rd320, [%rd108+24];
st.local.u64 [%rd250+8], %rd320;
mov.u64 %rd464, %rd106;
mov.u64 %rd486, %rd113;
bra.uni BB87_94;

BB87_92:
add.s64 %rd453, %rd453, 16;
add.s64 %rd111, %rd106, 16;
ld.shared.u16 %rs110, [%rd106+16];
st.local.u16 [%rd253], %rs110;
ld.shared.u64 %rd317, [%rd106+24];
st.local.u64 [%rd253+8], %rd317;
mov.u64 %rd464, %rd111;
mov.u64 %rd486, %rd108;

BB87_94:
mov.u64 %rd117, %rd486;
mov.u64 %rd474, %rd475;
mov.u64 %rd115, %rd464;
mov.u64 %rd452, %rd453;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd452, %rd79;
@%p69 bra BB87_97;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd474, %rd75;
@%p71 bra BB87_97;

ld.local.u16 %rs112, [%rd253];
ld.local.u16 %rs113, [%rd250];

	{ cvt.f32.f16 %f11, %rs112;}


	
	{ cvt.f32.f16 %f12, %rs113;}


	setp.leu.f32	%p86, %f11, %f12;

BB87_97:
selp.b64	%rd329, %rd250, %rd253, %p86;
ld.local.u16 %rs59, [%rd329];
ld.local.u64 %rd118, [%rd329+8];
@%p86 bra BB87_99;
bra.uni BB87_98;

BB87_99:
add.s64 %rd474, %rd474, 16;
add.s64 %rd122, %rd117, 16;
ld.shared.u16 %rs115, [%rd117+16];
st.local.u16 [%rd250], %rs115;
ld.shared.u64 %rd335, [%rd117+24];
st.local.u64 [%rd250+8], %rd335;
mov.u64 %rd463, %rd115;
mov.u64 %rd485, %rd122;
bra.uni BB87_100;

BB87_98:
add.s64 %rd452, %rd452, 16;
add.s64 %rd120, %rd115, 16;
ld.shared.u16 %rs114, [%rd115+16];
st.local.u16 [%rd253], %rs114;
ld.shared.u64 %rd332, [%rd115+24];
st.local.u64 [%rd253+8], %rd332;
mov.u64 %rd463, %rd120;
mov.u64 %rd485, %rd117;

BB87_100:
mov.u64 %rd126, %rd485;
mov.u64 %rd473, %rd474;
mov.u64 %rd124, %rd463;
mov.u64 %rd451, %rd452;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd451, %rd79;
@%p73 bra BB87_103;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd473, %rd75;
@%p75 bra BB87_103;

ld.local.u16 %rs116, [%rd253];
ld.local.u16 %rs117, [%rd250];

	{ cvt.f32.f16 %f13, %rs116;}


	
	{ cvt.f32.f16 %f14, %rs117;}


	setp.leu.f32	%p87, %f13, %f14;

BB87_103:
selp.b64	%rd344, %rd250, %rd253, %p87;
ld.local.u16 %rs60, [%rd344];
ld.local.u64 %rd127, [%rd344+8];
@%p87 bra BB87_105;
bra.uni BB87_104;

BB87_105:
add.s64 %rd473, %rd473, 16;
add.s64 %rd131, %rd126, 16;
ld.shared.u16 %rs119, [%rd126+16];
st.local.u16 [%rd250], %rs119;
ld.shared.u64 %rd350, [%rd126+24];
st.local.u64 [%rd250+8], %rd350;
mov.u64 %rd462, %rd124;
mov.u64 %rd484, %rd131;
bra.uni BB87_106;

BB87_104:
add.s64 %rd451, %rd451, 16;
add.s64 %rd129, %rd124, 16;
ld.shared.u16 %rs118, [%rd124+16];
st.local.u16 [%rd253], %rs118;
ld.shared.u64 %rd347, [%rd124+24];
st.local.u64 [%rd253+8], %rd347;
mov.u64 %rd462, %rd129;
mov.u64 %rd484, %rd126;

BB87_106:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd451, %rd79;
@%p77 bra BB87_109;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd473, %rd75;
@%p79 bra BB87_109;

ld.local.u16 %rs120, [%rd253];
ld.local.u16 %rs121, [%rd250];

	{ cvt.f32.f16 %f15, %rs120;}


	
	{ cvt.f32.f16 %f16, %rs121;}


	setp.leu.f32	%p88, %f15, %f16;

BB87_109:
selp.b64	%rd362, %rd250, %rd253, %p88;
ld.local.u16 %rs61, [%rd362];
ld.local.u64 %rd136, [%rd362+8];
@%p88 bra BB87_111;
bra.uni BB87_110;

BB87_111:
ld.shared.u16 %rs123, [%rd484+16];
st.local.u16 [%rd250], %rs123;
ld.shared.u64 %rd368, [%rd484+24];
st.local.u64 [%rd250+8], %rd368;
bra.uni BB87_112;

BB87_110:
ld.shared.u16 %rs122, [%rd462+16];
st.local.u16 [%rd253], %rs122;
ld.shared.u64 %rd365, [%rd462+24];
st.local.u64 [%rd253+8], %rd365;

BB87_112:
bar.sync 0;
mul.wide.u32 %rd369, %r77, 16;
add.s64 %rd371, %rd224, %rd369;
st.shared.u16 [%rd371], %rs55;
st.shared.u16 [%rd371+16], %rs56;
st.shared.u16 [%rd371+32], %rs57;
st.shared.u16 [%rd371+48], %rs58;
st.shared.u16 [%rd371+64], %rs59;
st.shared.u16 [%rd371+80], %rs60;
st.shared.u16 [%rd371+96], %rs61;
st.shared.u64 [%rd371+8], %rd80;
st.shared.u64 [%rd371+24], %rd91;
st.shared.u64 [%rd371+40], %rd100;
st.shared.u64 [%rd371+56], %rd109;
st.shared.u64 [%rd371+72], %rd118;
st.shared.u64 [%rd371+88], %rd127;
st.shared.u64 [%rd371+104], %rd136;
bar.sync 0;
setp.ge.s64	%p80, %rd493, %rd65;
@%p80 bra BB87_115;

cvta.to.global.u64 %rd372, %rd153;
cvta.to.global.u64 %rd373, %rd154;
cvt.u64.u32	%rd374, %r13;
mul.wide.u32 %rd375, %r13, 16;
add.s64 %rd492, %rd224, %rd375;
mul.wide.u32 %rd377, %r18, 1792;
add.s64 %rd378, %rd377, %rd374;
shl.b64 %rd379, %rd378, 3;
add.s64 %rd491, %rd373, %rd379;
shl.b64 %rd380, %rd378, 1;
add.s64 %rd490, %rd372, %rd380;

BB87_114:
ld.shared.u16 %rs124, [%rd492];
st.global.u16 [%rd490], %rs124;
ld.shared.u64 %rd381, [%rd492+8];
st.global.u64 [%rd491], %rd381;
add.s64 %rd492, %rd492, 4096;
add.s64 %rd491, %rd491, 2048;
add.s64 %rd490, %rd490, 512;
add.s64 %rd493, %rd493, 256;
setp.lt.s64	%p81, %rd493, %rd65;
@%p81 bra BB87_114;

BB87_115:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSN_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSN_EEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot88[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<234>;
.reg .f32 %f<71>;
.reg .b32 %r<76>;
.reg .b64 %rd<619>;


mov.u64 %rd618, __local_depot88;
cvta.local.u64 %SP, %rd618;
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSN_EEEEvT__param_0+48];
ld.param.u64 %rd192, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSN_EEEEvT__param_0+8];
ld.param.u64 %rd191, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSN_EEEEvT__param_0];
ld.param.u64 %rd193, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSN_EEEEvT__param_0+16];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSN_EEEEvT__param_0+40];
mov.u32 %r22, %ctaid.x;
cvt.u64.u32	%rd197, %r22;
mul.lo.s64 %rd1, %rd197, %rd195;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd198, %r23;
sub.s64 %rd199, %rd193, %rd198;
cvt.u32.u64	%r24, %rd199;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd200, %SP, 16;
cvta.to.local.u64 %rd2, %rd200;
add.u64 %rd201, %SP, 0;
cvta.to.local.u64 %rd3, %rd201;
add.u64 %rd202, %SP, 32;
cvta.to.local.u64 %rd4, %rd202;
cvta.to.global.u64 %rd203, %rd191;
cvta.to.global.u64 %rd204, %rd192;
cvta.to.global.u64 %rd5, %rd196;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r75, %tid.x;
cvt.u64.u32	%rd205, %r75;
add.s64 %rd206, %rd205, %rd198;
shl.b64 %rd207, %rd206, 1;
add.s64 %rd6, %rd203, %rd207;
shl.b64 %rd208, %rd206, 3;
add.s64 %rd7, %rd204, %rd208;
@%p16 bra BB88_15;
bra.uni BB88_1;

BB88_15:
ld.global.u16 %rs221, [%rd6];
ld.global.u64 %rd359, [%rd7];
ld.global.u16 %rs222, [%rd6+512];
ld.global.u64 %rd360, [%rd7+2048];
ld.global.u16 %rs224, [%rd6+1024];
ld.global.u64 %rd362, [%rd7+4096];
ld.global.u16 %rs225, [%rd6+1536];
ld.global.u64 %rd363, [%rd7+6144];
ld.global.u16 %rs227, [%rd6+2048];
ld.global.u64 %rd364, [%rd7+8192];
ld.global.u16 %rs226, [%rd6+2560];
ld.global.u64 %rd361, [%rd7+10240];
ld.global.u16 %rs223, [%rd6+3072];
ld.global.u64 %rd358, [%rd7+12288];
bra.uni BB88_16;

BB88_1:
mov.u16 %rs57, 0;
mov.u64 %rd209, 0;
setp.ge.u32	%p17, %r75, %r1;
mov.u64 %rd370, %rd209;
mov.u16 %rs233, %rs57;
@%p17 bra BB88_3;

ld.global.u16 %rs1, [%rd6];
ld.global.u64 %rd8, [%rd7];
mov.u64 %rd370, %rd8;
mov.u16 %rs233, %rs1;

BB88_3:
mov.u16 %rs209, %rs233;
mov.u16 %rs221, %rs209;
mov.u64 %rd346, %rd370;
mov.u64 %rd359, %rd346;
add.s32 %r26, %r75, 256;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd369, %rd209;
mov.u16 %rs232, %rs57;
@%p18 bra BB88_5;

ld.global.u16 %rs232, [%rd6+512];
ld.global.u64 %rd369, [%rd7+2048];

BB88_5:
mov.u16 %rs222, %rs232;
mov.u64 %rd360, %rd369;
add.s32 %r27, %r75, 512;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd368, %rd209;
mov.u16 %rs231, %rs57;
@%p19 bra BB88_7;

ld.global.u16 %rs231, [%rd6+1024];
ld.global.u64 %rd368, [%rd7+4096];

BB88_7:
mov.u16 %rs224, %rs231;
mov.u64 %rd362, %rd368;
add.s32 %r28, %r75, 768;
setp.ge.u32	%p20, %r28, %r1;
mov.u64 %rd367, %rd209;
mov.u16 %rs230, %rs57;
@%p20 bra BB88_9;

ld.global.u16 %rs230, [%rd6+1536];
ld.global.u64 %rd367, [%rd7+6144];

BB88_9:
mov.u16 %rs225, %rs230;
mov.u64 %rd363, %rd367;
add.s32 %r29, %r75, 1024;
setp.ge.u32	%p21, %r29, %r1;
mov.u64 %rd366, %rd209;
mov.u16 %rs229, %rs57;
@%p21 bra BB88_11;

ld.global.u16 %rs229, [%rd6+2048];
ld.global.u64 %rd366, [%rd7+8192];

BB88_11:
mov.u16 %rs227, %rs229;
mov.u64 %rd364, %rd366;
add.s32 %r30, %r75, 1280;
setp.ge.u32	%p22, %r30, %r1;
mov.u64 %rd365, %rd209;
mov.u16 %rs228, %rs57;
@%p22 bra BB88_13;

ld.global.u16 %rs228, [%rd6+2560];
ld.global.u64 %rd365, [%rd7+10240];

BB88_13:
mov.u16 %rs226, %rs228;
mov.u64 %rd361, %rd365;
add.s32 %r31, %r75, 1536;
setp.ge.u32	%p23, %r31, %r1;
mov.u64 %rd358, %rd209;
mov.u16 %rs223, %rs57;
@%p23 bra BB88_16;

ld.global.u16 %rs223, [%rd6+3072];
ld.global.u64 %rd358, [%rd7+12288];

BB88_16:
add.s64 %rd217, %rd205, %rd1;
shl.b64 %rd218, %rd217, 4;
add.s64 %rd35, %rd5, %rd218;
@%p16 bra BB88_31;
bra.uni BB88_17;

BB88_31:
st.global.u16 [%rd35], %rs221;
st.global.u16 [%rd35+4096], %rs222;
st.global.u16 [%rd35+8192], %rs224;
st.global.u16 [%rd35+12288], %rs225;
st.global.u16 [%rd35+16384], %rs227;
st.global.u16 [%rd35+20480], %rs226;
st.global.u16 [%rd35+24576], %rs223;
st.global.u64 [%rd35+8], %rd359;
st.global.u64 [%rd35+4104], %rd360;
st.global.u64 [%rd35+8200], %rd362;
st.global.u64 [%rd35+12296], %rd363;
st.global.u64 [%rd35+16392], %rd364;
st.global.u64 [%rd35+20488], %rd361;
bra.uni BB88_32;

BB88_17:
setp.ge.u32	%p25, %r75, %r1;
@%p25 bra BB88_19;

st.global.u16 [%rd35], %rs221;
st.global.u64 [%rd35+8], %rd359;

BB88_19:
add.s32 %r35, %r75, 256;
setp.ge.u32	%p26, %r35, %r1;
@%p26 bra BB88_21;

st.global.u16 [%rd35+4096], %rs222;
st.global.u64 [%rd35+4104], %rd360;

BB88_21:
add.s32 %r37, %r75, 512;
setp.ge.u32	%p27, %r37, %r1;
@%p27 bra BB88_23;

st.global.u16 [%rd35+8192], %rs224;
st.global.u64 [%rd35+8200], %rd362;

BB88_23:
add.s32 %r39, %r75, 768;
setp.ge.u32	%p28, %r39, %r1;
@%p28 bra BB88_25;

st.global.u16 [%rd35+12288], %rs225;
st.global.u64 [%rd35+12296], %rd363;

BB88_25:
add.s32 %r41, %r75, 1024;
setp.ge.u32	%p29, %r41, %r1;
@%p29 bra BB88_27;

st.global.u16 [%rd35+16384], %rs227;
st.global.u64 [%rd35+16392], %rd364;

BB88_27:
add.s32 %r43, %r75, 1280;
setp.ge.u32	%p30, %r43, %r1;
@%p30 bra BB88_29;

st.global.u16 [%rd35+20480], %rs226;
st.global.u64 [%rd35+20488], %rd361;

BB88_29:
add.s32 %r45, %r75, 1536;
setp.ge.u32	%p31, %r45, %r1;
@%p31 bra BB88_33;

st.global.u16 [%rd35+24576], %rs223;

BB88_32:
st.global.u64 [%rd35+24584], %rd358;

BB88_33:
bar.sync 0;
mov.u16 %rs64, 0;
st.local.u8 [%rd4], %rs64;
st.local.u8 [%rd4+1], %rs64;
add.s64 %rd36, %rd4, 8;
mov.u64 %rd219, 0;
st.local.u64 [%rd4+8], %rd219;
st.local.u64 [%rd4+24], %rd219;
st.local.u64 [%rd4+40], %rd219;
st.local.u64 [%rd4+56], %rd219;
st.local.u64 [%rd4+72], %rd219;
st.local.u64 [%rd4+88], %rd219;
st.local.u64 [%rd4+104], %rd219;
st.local.v2.u8 [%rd4+16], {%rs64, %rs64};
st.local.v2.u8 [%rd4+32], {%rs64, %rs64};
st.local.v2.u8 [%rd4+48], {%rs64, %rs64};
st.local.v2.u8 [%rd4+64], {%rs64, %rs64};
st.local.v2.u8 [%rd4+80], {%rs64, %rs64};
st.local.v2.u8 [%rd4+96], {%rs64, %rs64};
mul.lo.s32 %r4, %r75, 7;
add.s32 %r46, %r4, 7;
setp.gt.u32	%p32, %r46, %r1;
mad.lo.s32 %r5, %r75, -7, %r1;
selp.b32	%r6, %r5, 7, %p32;
cvt.u64.u32	%rd222, %r4;
add.s64 %rd223, %rd222, %rd1;
setp.eq.s32	%p33, %r6, 0;
shl.b64 %rd224, %rd223, 4;
add.s64 %rd37, %rd5, %rd224;
mov.u64 %rd567, %rd219;
@%p33 bra BB88_35;

ld.global.u16 %rs65, [%rd37];
st.local.u16 [%rd36+-8], %rs65;
ld.global.u64 %rd38, [%rd37+8];
st.local.u64 [%rd36], %rd38;
mov.u64 %rd567, %rd38;

BB88_35:
mov.u64 %rd376, %rd567;
mov.u64 %rd550, %rd376;
setp.lt.u32	%p34, %r6, 2;
mov.u64 %rd566, %rd219;
@%p34 bra BB88_37;

ld.global.u16 %rs66, [%rd37+16];
st.local.u16 [%rd36+8], %rs66;
ld.global.u64 %rd566, [%rd37+24];
st.local.u64 [%rd36+16], %rd566;

BB88_37:
mov.u64 %rd551, %rd566;
setp.lt.u32	%p35, %r6, 3;
mov.u64 %rd565, %rd219;
@%p35 bra BB88_39;

ld.global.u16 %rs67, [%rd37+32];
st.local.u16 [%rd36+24], %rs67;
ld.global.u64 %rd565, [%rd37+40];
st.local.u64 [%rd36+32], %rd565;

BB88_39:
mov.u64 %rd552, %rd565;
setp.lt.u32	%p36, %r6, 4;
mov.u64 %rd564, %rd219;
@%p36 bra BB88_41;

ld.global.u16 %rs68, [%rd37+48];
st.local.u16 [%rd36+40], %rs68;
ld.global.u64 %rd564, [%rd37+56];
st.local.u64 [%rd36+48], %rd564;

BB88_41:
mov.u64 %rd553, %rd564;
setp.lt.u32	%p37, %r6, 5;
mov.u64 %rd563, %rd219;
@%p37 bra BB88_43;

ld.global.u16 %rs69, [%rd37+64];
st.local.u16 [%rd36+56], %rs69;
ld.global.u64 %rd563, [%rd37+72];
st.local.u64 [%rd36+64], %rd563;

BB88_43:
mov.u64 %rd554, %rd563;
setp.lt.u32	%p38, %r6, 6;
mov.u64 %rd562, %rd219;
@%p38 bra BB88_45;

ld.global.u16 %rs70, [%rd37+80];
st.local.u16 [%rd36+72], %rs70;
ld.global.u64 %rd562, [%rd37+88];
st.local.u64 [%rd36+80], %rd562;

BB88_45:
mov.u64 %rd555, %rd562;
mov.u64 %rd569, 0;
setp.lt.u32	%p39, %r6, 7;
@%p39 bra BB88_47;

ld.global.u16 %rs71, [%rd37+96];
st.local.u16 [%rd36+88], %rs71;
ld.global.u64 %rd569, [%rd37+104];
st.local.u64 [%rd36+96], %rd569;

BB88_47:
mov.u64 %rd568, %rd569;
setp.gt.u32	%p40, %r6, 6;
@%p40 bra BB88_74;

ld.local.u16 %rs72, [%rd36+-8];
ld.local.u64 %rd231, [%rd36];
st.local.u64 [%rd3+8], %rd231;
st.local.u16 [%rd3], %rs72;
@%p34 bra BB88_50;

ld.local.u16 %rs73, [%rd3];
ld.local.u16 %rs74, [%rd36+8];

	{ cvt.f32.f16 %f1, %rs73;}


	
	{ cvt.f32.f16 %f2, %rs74;}


	setp.lt.f32	%p42, %f1, %f2;
add.s64 %rd236, %rd4, 16;
selp.b64	%rd237, %rd236, %rd3, %p42;
ld.local.u16 %rs75, [%rd237];
st.local.u16 [%rd3], %rs75;
ld.local.u64 %rd238, [%rd237+8];
st.local.u64 [%rd3+8], %rd238;

BB88_50:
@%p35 bra BB88_52;

ld.local.u16 %rs76, [%rd3];
ld.local.u16 %rs77, [%rd36+24];

	{ cvt.f32.f16 %f3, %rs76;}


	
	{ cvt.f32.f16 %f4, %rs77;}


	setp.lt.f32	%p44, %f3, %f4;
add.s64 %rd241, %rd4, 32;
selp.b64	%rd242, %rd241, %rd3, %p44;
ld.local.u16 %rs78, [%rd242];
st.local.u16 [%rd3], %rs78;
ld.local.u64 %rd243, [%rd242+8];
st.local.u64 [%rd3+8], %rd243;

BB88_52:
@%p36 bra BB88_54;

ld.local.u16 %rs79, [%rd3];
ld.local.u16 %rs80, [%rd36+40];

	{ cvt.f32.f16 %f5, %rs79;}


	
	{ cvt.f32.f16 %f6, %rs80;}


	setp.lt.f32	%p46, %f5, %f6;
add.s64 %rd246, %rd4, 48;
selp.b64	%rd247, %rd246, %rd3, %p46;
ld.local.u16 %rs81, [%rd247];
st.local.u16 [%rd3], %rs81;
ld.local.u64 %rd248, [%rd247+8];
st.local.u64 [%rd3+8], %rd248;

BB88_54:
@%p37 bra BB88_56;

ld.local.u16 %rs82, [%rd3];
ld.local.u16 %rs83, [%rd36+56];

	{ cvt.f32.f16 %f7, %rs82;}


	
	{ cvt.f32.f16 %f8, %rs83;}


	setp.lt.f32	%p48, %f7, %f8;
add.s64 %rd251, %rd4, 64;
selp.b64	%rd252, %rd251, %rd3, %p48;
ld.local.u16 %rs84, [%rd252];
st.local.u16 [%rd3], %rs84;
ld.local.u64 %rd253, [%rd252+8];
st.local.u64 [%rd3+8], %rd253;

BB88_56:
@%p38 bra BB88_58;

ld.local.u16 %rs85, [%rd3];
ld.local.u16 %rs86, [%rd36+72];

	{ cvt.f32.f16 %f9, %rs85;}


	
	{ cvt.f32.f16 %f10, %rs86;}


	setp.lt.f32	%p50, %f9, %f10;
add.s64 %rd256, %rd4, 80;
selp.b64	%rd257, %rd256, %rd3, %p50;
ld.local.u16 %rs87, [%rd257];
st.local.u16 [%rd3], %rs87;
ld.local.u64 %rd258, [%rd257+8];
st.local.u64 [%rd3+8], %rd258;

BB88_58:
@%p39 bra BB88_60;

ld.local.u16 %rs88, [%rd3];
ld.local.u16 %rs89, [%rd36+88];

	{ cvt.f32.f16 %f11, %rs88;}


	
	{ cvt.f32.f16 %f12, %rs89;}


	setp.lt.f32	%p52, %f11, %f12;
add.s64 %rd261, %rd4, 96;
selp.b64	%rd262, %rd261, %rd3, %p52;
ld.local.u16 %rs90, [%rd262];
st.local.u16 [%rd3], %rs90;
ld.local.u64 %rd263, [%rd262+8];
st.local.u64 [%rd3+8], %rd263;

BB88_60:
setp.ne.s32	%p53, %r6, 0;
mov.u64 %rd561, %rd550;
@%p53 bra BB88_62;

ld.local.u16 %rs91, [%rd3];
st.local.u16 [%rd36+-8], %rs91;
ld.local.u64 %rd561, [%rd3+8];
st.local.u64 [%rd36], %rd561;

BB88_62:
mov.u64 %rd550, %rd561;
setp.gt.u32	%p54, %r6, 1;
mov.u64 %rd560, %rd551;
@%p54 bra BB88_64;

ld.local.u16 %rs92, [%rd3];
st.local.u16 [%rd36+8], %rs92;
ld.local.u64 %rd560, [%rd3+8];
st.local.u64 [%rd36+16], %rd560;

BB88_64:
mov.u64 %rd551, %rd560;
setp.gt.u32	%p55, %r6, 2;
mov.u64 %rd559, %rd552;
@%p55 bra BB88_66;

ld.local.u16 %rs93, [%rd3];
st.local.u16 [%rd36+24], %rs93;
ld.local.u64 %rd559, [%rd3+8];
st.local.u64 [%rd36+32], %rd559;

BB88_66:
mov.u64 %rd552, %rd559;
setp.gt.u32	%p56, %r6, 3;
mov.u64 %rd558, %rd553;
@%p56 bra BB88_68;

ld.local.u16 %rs94, [%rd3];
st.local.u16 [%rd36+40], %rs94;
ld.local.u64 %rd558, [%rd3+8];
st.local.u64 [%rd36+48], %rd558;

BB88_68:
mov.u64 %rd553, %rd558;
setp.gt.u32	%p57, %r6, 4;
mov.u64 %rd557, %rd554;
@%p57 bra BB88_70;

ld.local.u16 %rs95, [%rd3];
st.local.u16 [%rd36+56], %rs95;
ld.local.u64 %rd557, [%rd3+8];
st.local.u64 [%rd36+64], %rd557;

BB88_70:
mov.u64 %rd554, %rd557;
setp.gt.u32	%p58, %r6, 5;
mov.u64 %rd556, %rd555;
@%p58 bra BB88_72;

ld.local.u16 %rs96, [%rd3];
st.local.u16 [%rd36+72], %rs96;
ld.local.u64 %rd556, [%rd3+8];
st.local.u64 [%rd36+80], %rd556;

BB88_72:
mov.u64 %rd555, %rd556;
@%p40 bra BB88_74;

ld.local.u16 %rs97, [%rd3];
st.local.u16 [%rd36+88], %rs97;
ld.local.u64 %rd568, [%rd3+8];
st.local.u64 [%rd36+96], %rd568;

BB88_74:
mov.u64 %rd503, %rd550;
mov.u64 %rd504, %rd551;
mov.u64 %rd505, %rd552;
mov.u64 %rd506, %rd553;
mov.u64 %rd507, %rd554;
mov.u64 %rd508, %rd555;
mov.u64 %rd509, %rd568;
mul.lo.s32 %r70, %r75, 7;
setp.ge.u32	%p60, %r70, %r1;
@%p60 bra BB88_117;

ld.local.u16 %rs98, [%rd36+8];
ld.local.u16 %rs28, [%rd36+-8];

	{ cvt.f32.f16 %f13, %rs98;}


	
	{ cvt.f32.f16 %f14, %rs28;}


	setp.geu.f32	%p61, %f13, %f14;
mov.u64 %rd548, %rd504;
mov.u64 %rd549, %rd503;
@%p61 bra BB88_77;

ld.local.u16 %rs100, [%rd36+8];
st.local.u16 [%rd36+-8], %rs100;
st.local.u16 [%rd36+8], %rs28;
st.local.u64 [%rd36], %rd504;
st.local.u64 [%rd36+16], %rd503;
mov.u64 %rd549, %rd504;
mov.u64 %rd548, %rd503;

BB88_77:
mov.u64 %rd542, %rd548;
mov.u64 %rd537, %rd549;
ld.local.u16 %rs101, [%rd36+40];
ld.local.u16 %rs29, [%rd36+24];

	{ cvt.f32.f16 %f15, %rs101;}


	
	{ cvt.f32.f16 %f16, %rs29;}


	setp.geu.f32	%p62, %f15, %f16;
mov.u64 %rd547, %rd506;
mov.u64 %rd546, %rd505;
@%p62 bra BB88_79;

ld.local.u16 %rs103, [%rd36+40];
st.local.u16 [%rd36+24], %rs103;
st.local.u16 [%rd36+40], %rs29;
st.local.u64 [%rd36+32], %rd506;
st.local.u64 [%rd36+48], %rd505;
mov.u64 %rd546, %rd506;
mov.u64 %rd547, %rd505;

BB88_79:
mov.u64 %rd75, %rd546;
mov.u64 %rd540, %rd547;
ld.local.u16 %rs104, [%rd36+72];
ld.local.u16 %rs30, [%rd36+56];

	{ cvt.f32.f16 %f17, %rs104;}


	
	{ cvt.f32.f16 %f18, %rs30;}


	setp.geu.f32	%p63, %f17, %f18;
mov.u64 %rd545, %rd508;
mov.u64 %rd544, %rd507;
@%p63 bra BB88_81;

ld.local.u16 %rs106, [%rd36+72];
st.local.u16 [%rd36+56], %rs106;
st.local.u16 [%rd36+72], %rs30;
st.local.u64 [%rd36+64], %rd508;
st.local.u64 [%rd36+80], %rd507;
mov.u64 %rd544, %rd508;
mov.u64 %rd545, %rd507;

BB88_81:
mov.u64 %rd77, %rd544;
mov.u64 %rd76, %rd545;
ld.local.u16 %rs107, [%rd36+24];
ld.local.u16 %rs31, [%rd36+8];

	{ cvt.f32.f16 %f19, %rs107;}


	
	{ cvt.f32.f16 %f20, %rs31;}


	setp.geu.f32	%p64, %f19, %f20;
mov.u64 %rd543, %rd75;
@%p64 bra BB88_83;

ld.local.u16 %rs109, [%rd36+24];
st.local.u16 [%rd36+8], %rs109;
st.local.u16 [%rd36+24], %rs31;
st.local.u64 [%rd36+16], %rd75;
st.local.u64 [%rd36+32], %rd542;
mov.u64 %rd426, %rd542;
mov.u64 %rd542, %rd75;
mov.u64 %rd543, %rd426;

BB88_83:
mov.u64 %rd79, %rd542;
mov.u64 %rd534, %rd543;
ld.local.u16 %rs110, [%rd36+56];
ld.local.u16 %rs32, [%rd36+40];

	{ cvt.f32.f16 %f21, %rs110;}


	
	{ cvt.f32.f16 %f22, %rs32;}


	setp.geu.f32	%p65, %f21, %f22;
mov.u64 %rd541, %rd77;
@%p65 bra BB88_85;

ld.local.u16 %rs112, [%rd36+56];
st.local.u16 [%rd36+40], %rs112;
st.local.u16 [%rd36+56], %rs32;
st.local.u64 [%rd36+48], %rd77;
st.local.u64 [%rd36+64], %rd540;
mov.u64 %rd428, %rd540;
mov.u64 %rd540, %rd77;
mov.u64 %rd541, %rd428;

BB88_85:
mov.u64 %rd81, %rd540;
mov.u64 %rd532, %rd541;
ld.local.u16 %rs113, [%rd36+88];
ld.local.u16 %rs33, [%rd36+72];

	{ cvt.f32.f16 %f23, %rs113;}


	
	{ cvt.f32.f16 %f24, %rs33;}


	setp.geu.f32	%p66, %f23, %f24;
mov.u64 %rd539, %rd509;
mov.u64 %rd538, %rd76;
@%p66 bra BB88_87;

ld.local.u16 %rs115, [%rd36+88];
st.local.u16 [%rd36+72], %rs115;
st.local.u16 [%rd36+88], %rs33;
st.local.u64 [%rd36+80], %rd509;
st.local.u64 [%rd36+96], %rd76;
mov.u64 %rd404, %rd509;
mov.u64 %rd539, %rd76;
mov.u64 %rd538, %rd404;

BB88_87:
mov.u64 %rd83, %rd538;
mov.u64 %rd527, %rd539;
ld.local.u16 %rs116, [%rd36+8];
ld.local.u16 %rs34, [%rd36+-8];

	{ cvt.f32.f16 %f25, %rs116;}


	
	{ cvt.f32.f16 %f26, %rs34;}


	setp.geu.f32	%p67, %f25, %f26;
mov.u64 %rd536, %rd79;
@%p67 bra BB88_89;

ld.local.u16 %rs118, [%rd36+8];
st.local.u16 [%rd36+-8], %rs118;
st.local.u16 [%rd36+8], %rs34;
st.local.u64 [%rd36], %rd79;
st.local.u64 [%rd36+16], %rd537;
mov.u64 %rd424, %rd537;
mov.u64 %rd537, %rd79;
mov.u64 %rd536, %rd424;

BB88_89:
mov.u64 %rd530, %rd536;
mov.u64 %rd525, %rd537;
ld.local.u16 %rs119, [%rd36+40];
ld.local.u16 %rs35, [%rd36+24];

	{ cvt.f32.f16 %f27, %rs119;}


	
	{ cvt.f32.f16 %f28, %rs35;}


	setp.geu.f32	%p68, %f27, %f28;
mov.u64 %rd535, %rd81;
@%p68 bra BB88_91;

ld.local.u16 %rs121, [%rd36+40];
st.local.u16 [%rd36+24], %rs121;
st.local.u16 [%rd36+40], %rs35;
st.local.u64 [%rd36+32], %rd81;
st.local.u64 [%rd36+48], %rd534;
mov.u64 %rd436, %rd534;
mov.u64 %rd534, %rd81;
mov.u64 %rd535, %rd436;

BB88_91:
mov.u64 %rd87, %rd534;
mov.u64 %rd528, %rd535;
ld.local.u16 %rs122, [%rd36+72];
ld.local.u16 %rs36, [%rd36+56];

	{ cvt.f32.f16 %f29, %rs122;}


	
	{ cvt.f32.f16 %f30, %rs36;}


	setp.geu.f32	%p69, %f29, %f30;
mov.u64 %rd533, %rd83;
@%p69 bra BB88_93;

ld.local.u16 %rs124, [%rd36+72];
st.local.u16 [%rd36+56], %rs124;
st.local.u16 [%rd36+72], %rs36;
st.local.u64 [%rd36+64], %rd83;
st.local.u64 [%rd36+80], %rd532;
mov.u64 %rd440, %rd532;
mov.u64 %rd532, %rd83;
mov.u64 %rd533, %rd440;

BB88_93:
mov.u64 %rd89, %rd532;
mov.u64 %rd88, %rd533;
ld.local.u16 %rs125, [%rd36+24];
ld.local.u16 %rs37, [%rd36+8];

	{ cvt.f32.f16 %f31, %rs125;}


	
	{ cvt.f32.f16 %f32, %rs37;}


	setp.geu.f32	%p70, %f31, %f32;
mov.u64 %rd531, %rd87;
@%p70 bra BB88_95;

ld.local.u16 %rs127, [%rd36+24];
st.local.u16 [%rd36+8], %rs127;
st.local.u16 [%rd36+24], %rs37;
st.local.u64 [%rd36+16], %rd87;
st.local.u64 [%rd36+32], %rd530;
mov.u64 %rd450, %rd530;
mov.u64 %rd530, %rd87;
mov.u64 %rd531, %rd450;

BB88_95:
mov.u64 %rd91, %rd530;
mov.u64 %rd522, %rd531;
ld.local.u16 %rs128, [%rd36+56];
ld.local.u16 %rs38, [%rd36+40];

	{ cvt.f32.f16 %f33, %rs128;}


	
	{ cvt.f32.f16 %f34, %rs38;}


	setp.geu.f32	%p71, %f33, %f34;
mov.u64 %rd529, %rd89;
@%p71 bra BB88_97;

ld.local.u16 %rs130, [%rd36+56];
st.local.u16 [%rd36+40], %rs130;
st.local.u16 [%rd36+56], %rs38;
st.local.u64 [%rd36+48], %rd89;
st.local.u64 [%rd36+64], %rd528;
mov.u64 %rd452, %rd528;
mov.u64 %rd528, %rd89;
mov.u64 %rd529, %rd452;

BB88_97:
mov.u64 %rd93, %rd528;
mov.u64 %rd520, %rd529;
ld.local.u16 %rs131, [%rd36+88];
ld.local.u16 %rs39, [%rd36+72];

	{ cvt.f32.f16 %f35, %rs131;}


	
	{ cvt.f32.f16 %f36, %rs39;}


	setp.geu.f32	%p72, %f35, %f36;
mov.u64 %rd526, %rd88;
@%p72 bra BB88_99;

ld.local.u16 %rs133, [%rd36+88];
st.local.u16 [%rd36+72], %rs133;
st.local.u16 [%rd36+88], %rs39;
st.local.u64 [%rd36+80], %rd527;
st.local.u64 [%rd36+96], %rd88;
mov.u64 %rd444, %rd527;
mov.u64 %rd527, %rd88;
mov.u64 %rd526, %rd444;

BB88_99:
mov.u64 %rd95, %rd526;
mov.u64 %rd515, %rd527;
ld.local.u16 %rs134, [%rd36+8];
ld.local.u16 %rs40, [%rd36+-8];

	{ cvt.f32.f16 %f37, %rs134;}


	
	{ cvt.f32.f16 %f38, %rs40;}


	setp.geu.f32	%p73, %f37, %f38;
mov.u64 %rd524, %rd91;
@%p73 bra BB88_101;

ld.local.u16 %rs136, [%rd36+8];
st.local.u16 [%rd36+-8], %rs136;
st.local.u16 [%rd36+8], %rs40;
st.local.u64 [%rd36], %rd91;
st.local.u64 [%rd36+16], %rd525;
mov.u64 %rd448, %rd525;
mov.u64 %rd525, %rd91;
mov.u64 %rd524, %rd448;

BB88_101:
mov.u64 %rd518, %rd524;
mov.u64 %rd512, %rd525;
ld.local.u16 %rs137, [%rd36+40];
ld.local.u16 %rs41, [%rd36+24];

	{ cvt.f32.f16 %f39, %rs137;}


	
	{ cvt.f32.f16 %f40, %rs41;}


	setp.geu.f32	%p74, %f39, %f40;
mov.u64 %rd523, %rd93;
@%p74 bra BB88_103;

ld.local.u16 %rs139, [%rd36+40];
st.local.u16 [%rd36+24], %rs139;
st.local.u16 [%rd36+40], %rs41;
st.local.u64 [%rd36+32], %rd93;
st.local.u64 [%rd36+48], %rd522;
mov.u64 %rd460, %rd522;
mov.u64 %rd522, %rd93;
mov.u64 %rd523, %rd460;

BB88_103:
mov.u64 %rd99, %rd522;
mov.u64 %rd516, %rd523;
ld.local.u16 %rs140, [%rd36+72];
ld.local.u16 %rs42, [%rd36+56];

	{ cvt.f32.f16 %f41, %rs140;}


	
	{ cvt.f32.f16 %f42, %rs42;}


	setp.geu.f32	%p75, %f41, %f42;
mov.u64 %rd521, %rd95;
@%p75 bra BB88_105;

ld.local.u16 %rs142, [%rd36+72];
st.local.u16 [%rd36+56], %rs142;
st.local.u16 [%rd36+72], %rs42;
st.local.u64 [%rd36+64], %rd95;
st.local.u64 [%rd36+80], %rd520;
mov.u64 %rd464, %rd520;
mov.u64 %rd520, %rd95;
mov.u64 %rd521, %rd464;

BB88_105:
mov.u64 %rd101, %rd520;
mov.u64 %rd100, %rd521;
ld.local.u16 %rs143, [%rd36+24];
ld.local.u16 %rs43, [%rd36+8];

	{ cvt.f32.f16 %f43, %rs143;}


	
	{ cvt.f32.f16 %f44, %rs43;}


	setp.geu.f32	%p76, %f43, %f44;
mov.u64 %rd519, %rd99;
@%p76 bra BB88_107;

ld.local.u16 %rs145, [%rd36+24];
st.local.u16 [%rd36+8], %rs145;
st.local.u16 [%rd36+24], %rs43;
st.local.u64 [%rd36+16], %rd99;
st.local.u64 [%rd36+32], %rd518;
mov.u64 %rd474, %rd518;
mov.u64 %rd518, %rd99;
mov.u64 %rd519, %rd474;

BB88_107:
mov.u64 %rd103, %rd518;
mov.u64 %rd510, %rd519;
ld.local.u16 %rs146, [%rd36+56];
ld.local.u16 %rs44, [%rd36+40];

	{ cvt.f32.f16 %f45, %rs146;}


	
	{ cvt.f32.f16 %f46, %rs44;}


	setp.geu.f32	%p77, %f45, %f46;
mov.u64 %rd517, %rd101;
@%p77 bra BB88_109;

ld.local.u16 %rs148, [%rd36+56];
st.local.u16 [%rd36+40], %rs148;
st.local.u16 [%rd36+56], %rs44;
st.local.u64 [%rd36+48], %rd101;
st.local.u64 [%rd36+64], %rd516;
mov.u64 %rd476, %rd516;
mov.u64 %rd516, %rd101;
mov.u64 %rd517, %rd476;

BB88_109:
mov.u64 %rd105, %rd516;
mov.u64 %rd507, %rd517;
ld.local.u16 %rs149, [%rd36+88];
ld.local.u16 %rs45, [%rd36+72];

	{ cvt.f32.f16 %f47, %rs149;}


	
	{ cvt.f32.f16 %f48, %rs45;}


	setp.geu.f32	%p78, %f47, %f48;
mov.u64 %rd514, %rd100;
@%p78 bra BB88_111;

ld.local.u16 %rs151, [%rd36+88];
st.local.u16 [%rd36+72], %rs151;
st.local.u16 [%rd36+88], %rs45;
st.local.u64 [%rd36+80], %rd515;
st.local.u64 [%rd36+96], %rd100;
mov.u64 %rd468, %rd515;
mov.u64 %rd515, %rd100;
mov.u64 %rd514, %rd468;

BB88_111:
mov.u64 %rd107, %rd514;
mov.u64 %rd509, %rd515;
ld.local.u16 %rs152, [%rd36+8];
ld.local.u16 %rs46, [%rd36+-8];

	{ cvt.f32.f16 %f49, %rs152;}


	
	{ cvt.f32.f16 %f50, %rs46;}


	setp.geu.f32	%p79, %f49, %f50;
mov.u64 %rd513, %rd103;
@%p79 bra BB88_113;

ld.local.u16 %rs154, [%rd36+8];
st.local.u16 [%rd36+-8], %rs154;
st.local.u16 [%rd36+8], %rs46;
st.local.u64 [%rd36], %rd103;
st.local.u64 [%rd36+16], %rd512;
mov.u64 %rd472, %rd512;
mov.u64 %rd512, %rd103;
mov.u64 %rd513, %rd472;

BB88_113:
mov.u64 %rd503, %rd512;
mov.u64 %rd504, %rd513;
ld.local.u16 %rs155, [%rd36+40];
ld.local.u16 %rs47, [%rd36+24];

	{ cvt.f32.f16 %f51, %rs155;}


	
	{ cvt.f32.f16 %f52, %rs47;}


	setp.geu.f32	%p80, %f51, %f52;
mov.u64 %rd511, %rd105;
@%p80 bra BB88_115;

ld.local.u16 %rs157, [%rd36+40];
st.local.u16 [%rd36+24], %rs157;
st.local.u16 [%rd36+40], %rs47;
st.local.u64 [%rd36+32], %rd105;
st.local.u64 [%rd36+48], %rd510;
mov.u64 %rd484, %rd510;
mov.u64 %rd510, %rd105;
mov.u64 %rd511, %rd484;

BB88_115:
mov.u64 %rd505, %rd510;
mov.u64 %rd506, %rd511;
ld.local.u16 %rs158, [%rd36+72];
ld.local.u16 %rs48, [%rd36+56];

	{ cvt.f32.f16 %f53, %rs158;}


	
	{ cvt.f32.f16 %f54, %rs48;}


	setp.geu.f32	%p81, %f53, %f54;
mov.u64 %rd508, %rd107;
@%p81 bra BB88_117;

ld.local.u16 %rs160, [%rd36+72];
st.local.u16 [%rd36+56], %rs160;
st.local.u16 [%rd36+72], %rs48;
st.local.u64 [%rd36+64], %rd107;
st.local.u64 [%rd36+80], %rd507;
mov.u64 %rd488, %rd507;
mov.u64 %rd507, %rd107;
mov.u64 %rd508, %rd488;

BB88_117:
@%p33 bra BB88_119;

ld.local.u16 %rs161, [%rd36+-8];
st.global.u16 [%rd37], %rs161;
st.global.u64 [%rd37+8], %rd503;

BB88_119:
@%p34 bra BB88_121;

ld.local.u16 %rs162, [%rd36+8];
st.global.u16 [%rd37+16], %rs162;
st.global.u64 [%rd37+24], %rd504;

BB88_121:
@%p35 bra BB88_123;

ld.local.u16 %rs163, [%rd36+24];
st.global.u16 [%rd37+32], %rs163;
st.global.u64 [%rd37+40], %rd505;

BB88_123:
@%p36 bra BB88_125;

ld.local.u16 %rs164, [%rd36+40];
st.global.u16 [%rd37+48], %rs164;
st.global.u64 [%rd37+56], %rd506;

BB88_125:
@%p37 bra BB88_127;

ld.local.u16 %rs165, [%rd36+56];
st.global.u16 [%rd37+64], %rs165;
st.global.u64 [%rd37+72], %rd507;

BB88_127:
@%p38 bra BB88_129;

ld.local.u16 %rs166, [%rd36+72];
st.global.u16 [%rd37+80], %rs166;
st.global.u64 [%rd37+88], %rd508;

BB88_129:
@%p39 bra BB88_131;

ld.local.u16 %rs167, [%rd36+88];
st.global.u16 [%rd37+96], %rs167;
st.global.u64 [%rd37+104], %rd509;

BB88_131:
ld.param.u64 %rd338, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSN_EEEEvT__param_0+24];
cvta.to.global.u64 %rd119, %rd338;
bar.sync 0;
mad.lo.s32 %r71, %r75, -7, %r1;
mov.u32 %r48, 7;
min.u32 %r7, %r71, %r48;
mov.u32 %r72, 2;

BB88_132:
neg.s32 %r49, %r72;
and.b32 %r50, %r75, %r49;
add.s32 %r51, %r72, -1;
and.b32 %r52, %r51, %r75;
mul.lo.s32 %r53, %r52, 7;
min.u32 %r9, %r53, %r1;
mul.lo.s32 %r54, %r50, 7;
shr.u32 %r55, %r72, 1;
mul.lo.s32 %r56, %r55, 7;
min.u32 %r57, %r54, %r1;
add.s32 %r58, %r57, %r56;
min.u32 %r59, %r58, %r1;
add.s32 %r60, %r59, %r56;
min.u32 %r10, %r60, %r1;
sub.s32 %r61, %r59, %r57;
sub.s32 %r62, %r10, %r59;
cvt.u64.u32	%rd280, %r57;
add.s64 %rd122, %rd280, %rd1;
cvt.u64.u32	%rd123, %r59;
add.s64 %rd124, %rd123, %rd1;
setp.lt.u32	%p89, %r9, %r62;
sub.s32 %r63, %r9, %r62;
selp.b32	%r74, 0, %r63, %p89;
min.u32 %r73, %r61, %r9;
setp.ge.u32	%p90, %r74, %r73;
@%p90 bra BB88_135;

add.s32 %r13, %r9, -1;

BB88_134:
add.s32 %r64, %r73, %r74;
shr.u32 %r65, %r64, 1;
sub.s32 %r66, %r13, %r65;
cvt.u64.u32	%rd281, %r66;
add.s64 %rd282, %rd281, %rd124;
cvt.u64.u32	%rd283, %r65;
add.s64 %rd284, %rd122, %rd283;
shl.b64 %rd285, %rd282, 4;
add.s64 %rd286, %rd5, %rd285;
ld.global.u16 %rs168, [%rd286];
shl.b64 %rd287, %rd284, 4;
add.s64 %rd288, %rd5, %rd287;
ld.global.u16 %rs169, [%rd288];

	{ cvt.f32.f16 %f55, %rs168;}


	
	{ cvt.f32.f16 %f56, %rs169;}


	setp.lt.f32	%p91, %f55, %f56;
add.s32 %r67, %r65, 1;
selp.b32	%r74, %r74, %r67, %p91;
selp.b32	%r73, %r65, %r73, %p91;
setp.lt.u32	%p92, %r74, %r73;
@%p92 bra BB88_134;

BB88_135:
cvt.u64.u32	%rd290, %r74;
add.s64 %rd125, %rd122, %rd290;
shl.b64 %rd291, %rd125, 4;
add.s64 %rd126, %rd5, %rd291;
shl.b64 %rd292, %rd124, 4;
add.s64 %rd127, %rd5, %rd292;
cvt.u64.u32	%rd293, %r9;
add.s64 %rd294, %rd293, %rd1;
add.s64 %rd295, %rd294, %rd123;
sub.s64 %rd128, %rd295, %rd290;
shl.b64 %rd296, %rd128, 4;
add.s64 %rd129, %rd5, %rd296;
cvt.u64.u32	%rd297, %r10;
add.s64 %rd298, %rd297, %rd1;
shl.b64 %rd299, %rd298, 4;
add.s64 %rd130, %rd5, %rd299;
mov.u64 %rd570, 0;
mov.pred %p93, 0;
@%p93 bra BB88_137;

BB88_136:
add.s64 %rd300, %rd2, %rd570;
st.local.u8 [%rd300], %rs64;
add.s64 %rd570, %rd570, 1;
setp.lt.u64	%p94, %rd570, 16;
@%p94 bra BB88_136;

BB88_137:
ld.global.u16 %rs171, [%rd126];
ld.global.u64 %rd302, [%rd126+8];
st.local.u64 [%rd2+8], %rd302;
st.local.u16 [%rd2], %rs171;
mov.u64 %rd571, 0;
@%p93 bra BB88_139;

BB88_138:
add.s64 %rd303, %rd3, %rd571;
st.local.u8 [%rd303], %rs64;
add.s64 %rd571, %rd571, 1;
setp.lt.u64	%p96, %rd571, 16;
@%p96 bra BB88_138;

BB88_139:
ld.global.u16 %rs173, [%rd129];
ld.global.u64 %rd304, [%rd129+8];
st.local.u64 [%rd3+8], %rd304;
st.local.u16 [%rd3], %rs173;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd129, %rd130;
@%p98 bra BB88_142;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd126, %rd127;
@%p100 bra BB88_142;

ld.local.u16 %rs174, [%rd3];
ld.local.u16 %rs175, [%rd2];

	{ cvt.f32.f16 %f57, %rs174;}


	
	{ cvt.f32.f16 %f58, %rs175;}


	setp.geu.f32	%p134, %f57, %f58;

BB88_142:
selp.b64	%rd305, %rd2, %rd3, %p134;
ld.local.u16 %rs49, [%rd305];
ld.local.u64 %rd135, [%rd305+8];
@%p134 bra BB88_144;
bra.uni BB88_143;

BB88_144:
add.s64 %rd310, %rd291, %rd5;
add.s64 %rd138, %rd310, 16;
mov.u64 %rd616, %rd138;
ld.global.u16 %rs177, [%rd126+16];
st.local.u16 [%rd2], %rs177;
ld.global.u64 %rd311, [%rd126+24];
st.local.u64 [%rd2+8], %rd311;
mov.u64 %rd593, %rd129;
mov.u64 %rd594, %rd129;
mov.u64 %rd617, %rd138;
bra.uni BB88_145;

BB88_143:
add.s64 %rd307, %rd296, %rd5;
add.s64 %rd136, %rd307, 16;
mov.u64 %rd593, %rd136;
ld.global.u16 %rs176, [%rd129+16];
st.local.u16 [%rd3], %rs176;
ld.global.u64 %rd308, [%rd129+24];
st.local.u64 [%rd3+8], %rd308;
mov.u64 %rd594, %rd136;
mov.u64 %rd616, %rd126;
mov.u64 %rd617, %rd126;

BB88_145:
mov.u64 %rd143, %rd616;
mov.u64 %rd615, %rd617;
mov.u64 %rd141, %rd593;
mov.u64 %rd592, %rd594;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd592, %rd130;
@%p102 bra BB88_148;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd615, %rd127;
@%p104 bra BB88_148;

ld.local.u16 %rs178, [%rd3];
ld.local.u16 %rs179, [%rd2];

	{ cvt.f32.f16 %f59, %rs178;}


	
	{ cvt.f32.f16 %f60, %rs179;}


	setp.geu.f32	%p135, %f59, %f60;

BB88_148:
selp.b64	%rd312, %rd2, %rd3, %p135;
ld.local.u16 %rs50, [%rd312];
ld.local.u64 %rd144, [%rd312+8];
@%p135 bra BB88_150;
bra.uni BB88_149;

BB88_150:
add.s64 %rd615, %rd615, 16;
add.s64 %rd148, %rd143, 16;
ld.global.u16 %rs181, [%rd143+16];
st.local.u16 [%rd2], %rs181;
ld.global.u64 %rd314, [%rd143+24];
st.local.u64 [%rd2+8], %rd314;
mov.u64 %rd591, %rd141;
mov.u64 %rd614, %rd148;
bra.uni BB88_151;

BB88_149:
add.s64 %rd592, %rd592, 16;
add.s64 %rd146, %rd141, 16;
ld.global.u16 %rs180, [%rd141+16];
st.local.u16 [%rd3], %rs180;
ld.global.u64 %rd313, [%rd141+24];
st.local.u64 [%rd3+8], %rd313;
mov.u64 %rd591, %rd146;
mov.u64 %rd614, %rd143;

BB88_151:
mov.u64 %rd152, %rd614;
mov.u64 %rd613, %rd615;
mov.u64 %rd150, %rd591;
mov.u64 %rd590, %rd592;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd590, %rd130;
@%p106 bra BB88_154;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd613, %rd127;
@%p108 bra BB88_154;

ld.local.u16 %rs182, [%rd3];
ld.local.u16 %rs183, [%rd2];

	{ cvt.f32.f16 %f61, %rs182;}


	
	{ cvt.f32.f16 %f62, %rs183;}


	setp.geu.f32	%p136, %f61, %f62;

BB88_154:
selp.b64	%rd315, %rd2, %rd3, %p136;
ld.local.u16 %rs51, [%rd315];
ld.local.u64 %rd153, [%rd315+8];
@%p136 bra BB88_156;
bra.uni BB88_155;

BB88_156:
add.s64 %rd613, %rd613, 16;
add.s64 %rd157, %rd152, 16;
ld.global.u16 %rs185, [%rd152+16];
st.local.u16 [%rd2], %rs185;
ld.global.u64 %rd317, [%rd152+24];
st.local.u64 [%rd2+8], %rd317;
mov.u64 %rd589, %rd150;
mov.u64 %rd612, %rd157;
bra.uni BB88_157;

BB88_155:
add.s64 %rd590, %rd590, 16;
add.s64 %rd155, %rd150, 16;
ld.global.u16 %rs184, [%rd150+16];
st.local.u16 [%rd3], %rs184;
ld.global.u64 %rd316, [%rd150+24];
st.local.u64 [%rd3+8], %rd316;
mov.u64 %rd589, %rd155;
mov.u64 %rd612, %rd152;

BB88_157:
mov.u64 %rd161, %rd612;
mov.u64 %rd611, %rd613;
mov.u64 %rd159, %rd589;
mov.u64 %rd588, %rd590;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd588, %rd130;
@%p110 bra BB88_160;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd611, %rd127;
@%p112 bra BB88_160;

ld.local.u16 %rs186, [%rd3];
ld.local.u16 %rs187, [%rd2];

	{ cvt.f32.f16 %f63, %rs186;}


	
	{ cvt.f32.f16 %f64, %rs187;}


	setp.geu.f32	%p137, %f63, %f64;

BB88_160:
selp.b64	%rd318, %rd2, %rd3, %p137;
ld.local.u16 %rs52, [%rd318];
ld.local.u64 %rd162, [%rd318+8];
@%p137 bra BB88_162;
bra.uni BB88_161;

BB88_162:
add.s64 %rd611, %rd611, 16;
add.s64 %rd166, %rd161, 16;
ld.global.u16 %rs189, [%rd161+16];
st.local.u16 [%rd2], %rs189;
ld.global.u64 %rd320, [%rd161+24];
st.local.u64 [%rd2+8], %rd320;
mov.u64 %rd587, %rd159;
mov.u64 %rd610, %rd166;
bra.uni BB88_163;

BB88_161:
add.s64 %rd588, %rd588, 16;
add.s64 %rd164, %rd159, 16;
ld.global.u16 %rs188, [%rd159+16];
st.local.u16 [%rd3], %rs188;
ld.global.u64 %rd319, [%rd159+24];
st.local.u64 [%rd3+8], %rd319;
mov.u64 %rd587, %rd164;
mov.u64 %rd610, %rd161;

BB88_163:
mov.u64 %rd170, %rd610;
mov.u64 %rd609, %rd611;
mov.u64 %rd168, %rd587;
mov.u64 %rd586, %rd588;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd586, %rd130;
@%p114 bra BB88_166;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd609, %rd127;
@%p116 bra BB88_166;

ld.local.u16 %rs190, [%rd3];
ld.local.u16 %rs191, [%rd2];

	{ cvt.f32.f16 %f65, %rs190;}


	
	{ cvt.f32.f16 %f66, %rs191;}


	setp.geu.f32	%p138, %f65, %f66;

BB88_166:
selp.b64	%rd321, %rd2, %rd3, %p138;
ld.local.u16 %rs53, [%rd321];
ld.local.u64 %rd171, [%rd321+8];
@%p138 bra BB88_168;
bra.uni BB88_167;

BB88_168:
add.s64 %rd609, %rd609, 16;
add.s64 %rd175, %rd170, 16;
ld.global.u16 %rs193, [%rd170+16];
st.local.u16 [%rd2], %rs193;
ld.global.u64 %rd323, [%rd170+24];
st.local.u64 [%rd2+8], %rd323;
mov.u64 %rd585, %rd168;
mov.u64 %rd608, %rd175;
bra.uni BB88_169;

BB88_167:
add.s64 %rd586, %rd586, 16;
add.s64 %rd173, %rd168, 16;
ld.global.u16 %rs192, [%rd168+16];
st.local.u16 [%rd3], %rs192;
ld.global.u64 %rd322, [%rd168+24];
st.local.u64 [%rd3+8], %rd322;
mov.u64 %rd585, %rd173;
mov.u64 %rd608, %rd170;

BB88_169:
mov.u64 %rd179, %rd608;
mov.u64 %rd607, %rd609;
mov.u64 %rd177, %rd585;
mov.u64 %rd584, %rd586;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd584, %rd130;
@%p118 bra BB88_172;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd607, %rd127;
@%p120 bra BB88_172;

ld.local.u16 %rs194, [%rd3];
ld.local.u16 %rs195, [%rd2];

	{ cvt.f32.f16 %f67, %rs194;}


	
	{ cvt.f32.f16 %f68, %rs195;}


	setp.geu.f32	%p139, %f67, %f68;

BB88_172:
selp.b64	%rd324, %rd2, %rd3, %p139;
ld.local.u16 %rs54, [%rd324];
ld.local.u64 %rd180, [%rd324+8];
@%p139 bra BB88_174;
bra.uni BB88_173;

BB88_174:
add.s64 %rd607, %rd607, 16;
add.s64 %rd184, %rd179, 16;
ld.global.u16 %rs197, [%rd179+16];
st.local.u16 [%rd2], %rs197;
ld.global.u64 %rd326, [%rd179+24];
st.local.u64 [%rd2+8], %rd326;
mov.u64 %rd583, %rd177;
mov.u64 %rd606, %rd184;
bra.uni BB88_175;

BB88_173:
add.s64 %rd584, %rd584, 16;
add.s64 %rd182, %rd177, 16;
ld.global.u16 %rs196, [%rd177+16];
st.local.u16 [%rd3], %rs196;
ld.global.u64 %rd325, [%rd177+24];
st.local.u64 [%rd3+8], %rd325;
mov.u64 %rd583, %rd182;
mov.u64 %rd606, %rd179;

BB88_175:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd584, %rd130;
mov.pred %p140, %p121;
@%p122 bra BB88_178;

setp.ge.u64	%p124, %rd607, %rd127;
mov.pred %p140, %p93;
@%p124 bra BB88_178;

ld.local.u16 %rs198, [%rd3];
ld.local.u16 %rs199, [%rd2];

	{ cvt.f32.f16 %f69, %rs198;}


	
	{ cvt.f32.f16 %f70, %rs199;}


	setp.geu.f32	%p140, %f69, %f70;

BB88_178:
selp.b64	%rd327, %rd2, %rd3, %p140;
ld.local.u16 %rs55, [%rd327];
ld.local.u64 %rd189, [%rd327+8];
@%p140 bra BB88_180;
bra.uni BB88_179;

BB88_180:
ld.global.u16 %rs201, [%rd606+16];
st.local.u16 [%rd2], %rs201;
ld.global.u64 %rd329, [%rd606+24];
st.local.u64 [%rd2+8], %rd329;
bra.uni BB88_181;

BB88_179:
ld.global.u16 %rs200, [%rd583+16];
st.local.u16 [%rd3], %rs200;
ld.global.u64 %rd328, [%rd583+24];
st.local.u64 [%rd3+8], %rd328;

BB88_181:
setp.eq.s32	%p15, %r7, 0;
bar.sync 0;
@%p15 bra BB88_183;

st.global.u16 [%rd37], %rs49;
st.global.u64 [%rd37+8], %rd135;

BB88_183:
setp.lt.u32	%p125, %r7, 2;
@%p125 bra BB88_185;

st.global.u16 [%rd37+16], %rs50;
st.global.u64 [%rd37+24], %rd144;

BB88_185:
setp.lt.u32	%p126, %r7, 3;
@%p126 bra BB88_187;

st.global.u16 [%rd37+32], %rs51;
st.global.u64 [%rd37+40], %rd153;

BB88_187:
setp.lt.u32	%p127, %r7, 4;
@%p127 bra BB88_189;

st.global.u16 [%rd37+48], %rs52;
st.global.u64 [%rd37+56], %rd162;

BB88_189:
setp.lt.u32	%p128, %r7, 5;
@%p128 bra BB88_191;

st.global.u16 [%rd37+64], %rs53;
st.global.u64 [%rd37+72], %rd171;

BB88_191:
setp.lt.u32	%p129, %r7, 6;
@%p129 bra BB88_193;

st.global.u16 [%rd37+80], %rs54;
st.global.u64 [%rd37+88], %rd180;

BB88_193:
setp.lt.u32	%p130, %r7, 7;
@%p130 bra BB88_195;

st.global.u16 [%rd37+96], %rs55;
st.global.u64 [%rd37+104], %rd189;

BB88_195:
bar.sync 0;
shl.b32 %r72, %r72, 1;
setp.lt.u32	%p131, %r72, 257;
@%p131 bra BB88_132;

setp.ge.u32	%p132, %r75, %r1;
@%p132 bra BB88_198;

BB88_197:
cvt.u64.u32	%rd330, %r75;
add.s64 %rd331, %rd330, %rd198;
add.s64 %rd332, %rd330, %rd1;
shl.b64 %rd333, %rd331, 4;
add.s64 %rd334, %rd119, %rd333;
shl.b64 %rd335, %rd332, 4;
add.s64 %rd336, %rd5, %rd335;
ld.global.u16 %rs202, [%rd336];
st.global.u16 [%rd334], %rs202;
ld.global.u64 %rd337, [%rd336+8];
st.global.u64 [%rd334+8], %rd337;
add.s32 %r75, %r75, 256;
setp.lt.u32	%p133, %r75, %r1;
@%p133 bra BB88_197;

BB88_198:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0[40]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot89[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<247>;
.reg .f32 %f<71>;
.reg .b32 %r<83>;
.reg .b64 %rd<619>;


mov.u64 %rd618, __local_depot89;
cvta.local.u64 %SP, %rd618;
ld.param.u64 %rd185, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0+8];
ld.param.u64 %rd184, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0];
ld.param.u64 %rd186, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0+16];
mov.u32 %r21, %ctaid.x;
mul.lo.s32 %r22, %r21, 1792;
cvt.u64.u32	%rd188, %r22;
sub.s64 %rd189, %rd186, %rd188;
cvt.u32.u64	%r23, %rd189;
mov.u32 %r24, 1792;
min.u32 %r1, %r23, %r24;
add.u64 %rd190, %SP, 16;
cvta.to.local.u64 %rd1, %rd190;
add.u64 %rd191, %SP, 0;
cvta.to.local.u64 %rd2, %rd191;
add.u64 %rd192, %SP, 32;
cvta.to.local.u64 %rd3, %rd192;
cvta.to.global.u64 %rd193, %rd184;
cvta.to.global.u64 %rd194, %rd185;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r82, %tid.x;
cvt.u64.u32	%rd195, %r82;
add.s64 %rd196, %rd195, %rd188;
shl.b64 %rd197, %rd196, 1;
add.s64 %rd4, %rd193, %rd197;
shl.b64 %rd198, %rd196, 3;
add.s64 %rd5, %rd194, %rd198;
@%p16 bra BB89_15;
bra.uni BB89_1;

BB89_15:
ld.global.u16 %rs234, [%rd4];
ld.global.u64 %rd362, [%rd5];
ld.global.u16 %rs235, [%rd4+512];
ld.global.u64 %rd363, [%rd5+2048];
ld.global.u16 %rs237, [%rd4+1024];
ld.global.u64 %rd365, [%rd5+4096];
ld.global.u16 %rs238, [%rd4+1536];
ld.global.u64 %rd366, [%rd5+6144];
ld.global.u16 %rs240, [%rd4+2048];
ld.global.u64 %rd367, [%rd5+8192];
ld.global.u16 %rs239, [%rd4+2560];
ld.global.u64 %rd364, [%rd5+10240];
ld.global.u16 %rs236, [%rd4+3072];
ld.global.u64 %rd361, [%rd5+12288];
bra.uni BB89_16;

BB89_1:
mov.u16 %rs72, 0;
mov.u64 %rd199, 0;
setp.ge.u32	%p17, %r82, %r1;
mov.u64 %rd373, %rd199;
mov.u16 %rs246, %rs72;
@%p17 bra BB89_3;

ld.global.u16 %rs1, [%rd4];
ld.global.u64 %rd6, [%rd5];
mov.u64 %rd373, %rd6;
mov.u16 %rs246, %rs1;

BB89_3:
mov.u16 %rs222, %rs246;
mov.u16 %rs234, %rs222;
mov.u64 %rd349, %rd373;
mov.u64 %rd362, %rd349;
add.s32 %r25, %r82, 256;
setp.ge.u32	%p18, %r25, %r1;
mov.u64 %rd372, %rd199;
mov.u16 %rs245, %rs72;
@%p18 bra BB89_5;

ld.global.u16 %rs245, [%rd4+512];
ld.global.u64 %rd372, [%rd5+2048];

BB89_5:
mov.u16 %rs235, %rs245;
mov.u64 %rd363, %rd372;
add.s32 %r26, %r82, 512;
setp.ge.u32	%p19, %r26, %r1;
mov.u64 %rd371, %rd199;
mov.u16 %rs244, %rs72;
@%p19 bra BB89_7;

ld.global.u16 %rs244, [%rd4+1024];
ld.global.u64 %rd371, [%rd5+4096];

BB89_7:
mov.u16 %rs237, %rs244;
mov.u64 %rd365, %rd371;
add.s32 %r27, %r82, 768;
setp.ge.u32	%p20, %r27, %r1;
mov.u64 %rd370, %rd199;
mov.u16 %rs243, %rs72;
@%p20 bra BB89_9;

ld.global.u16 %rs243, [%rd4+1536];
ld.global.u64 %rd370, [%rd5+6144];

BB89_9:
mov.u16 %rs238, %rs243;
mov.u64 %rd366, %rd370;
add.s32 %r28, %r82, 1024;
setp.ge.u32	%p21, %r28, %r1;
mov.u64 %rd369, %rd199;
mov.u16 %rs242, %rs72;
@%p21 bra BB89_11;

ld.global.u16 %rs242, [%rd4+2048];
ld.global.u64 %rd369, [%rd5+8192];

BB89_11:
mov.u16 %rs240, %rs242;
mov.u64 %rd367, %rd369;
add.s32 %r29, %r82, 1280;
setp.ge.u32	%p22, %r29, %r1;
mov.u64 %rd368, %rd199;
mov.u16 %rs241, %rs72;
@%p22 bra BB89_13;

ld.global.u16 %rs241, [%rd4+2560];
ld.global.u64 %rd368, [%rd5+10240];

BB89_13:
mov.u16 %rs239, %rs241;
mov.u64 %rd364, %rd368;
add.s32 %r30, %r82, 1536;
setp.ge.u32	%p23, %r30, %r1;
mov.u64 %rd361, %rd199;
mov.u16 %rs236, %rs72;
@%p23 bra BB89_16;

ld.global.u16 %rs236, [%rd4+3072];
ld.global.u64 %rd361, [%rd5+12288];

BB89_16:
@%p16 bra BB89_31;
bra.uni BB89_17;

BB89_31:
mov.u32 %r51, %tid.x;
mul.wide.u32 %rd227, %r51, 16;
mov.u64 %rd228, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd229, %rd228, %rd227;
st.shared.u16 [%rd229], %rs234;
st.shared.u16 [%rd229+4096], %rs235;
st.shared.u16 [%rd229+8192], %rs237;
st.shared.u16 [%rd229+12288], %rs238;
st.shared.u16 [%rd229+16384], %rs240;
st.shared.u16 [%rd229+20480], %rs239;
st.shared.u16 [%rd229+24576], %rs236;
st.shared.u64 [%rd229+8], %rd362;
st.shared.u64 [%rd229+4104], %rd363;
st.shared.u64 [%rd229+8200], %rd365;
st.shared.u64 [%rd229+12296], %rd366;
st.shared.u64 [%rd229+16392], %rd367;
st.shared.u64 [%rd229+20488], %rd364;
st.shared.u64 [%rd229+24584], %rd361;
bra.uni BB89_32;

BB89_17:
setp.ge.u32	%p25, %r82, %r1;
@%p25 bra BB89_19;

mul.wide.u32 %rd206, %r82, 16;
mov.u64 %rd207, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd208, %rd207, %rd206;
st.shared.u16 [%rd208], %rs234;
st.shared.u64 [%rd208+8], %rd362;

BB89_19:
add.s32 %r34, %r82, 256;
setp.ge.u32	%p26, %r34, %r1;
@%p26 bra BB89_21;

mul.wide.u32 %rd209, %r82, 16;
mov.u64 %rd210, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd211, %rd210, %rd209;
st.shared.u16 [%rd211+4096], %rs235;
st.shared.u64 [%rd211+4104], %rd363;

BB89_21:
add.s32 %r37, %r82, 512;
setp.ge.u32	%p27, %r37, %r1;
@%p27 bra BB89_23;

mul.wide.u32 %rd212, %r82, 16;
mov.u64 %rd213, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd214, %rd213, %rd212;
st.shared.u16 [%rd214+8192], %rs237;
st.shared.u64 [%rd214+8200], %rd365;

BB89_23:
add.s32 %r40, %r82, 768;
setp.ge.u32	%p28, %r40, %r1;
@%p28 bra BB89_25;

mul.wide.u32 %rd215, %r82, 16;
mov.u64 %rd216, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd217, %rd216, %rd215;
st.shared.u16 [%rd217+12288], %rs238;
st.shared.u64 [%rd217+12296], %rd366;

BB89_25:
add.s32 %r43, %r82, 1024;
setp.ge.u32	%p29, %r43, %r1;
@%p29 bra BB89_27;

mul.wide.u32 %rd218, %r82, 16;
mov.u64 %rd219, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd220, %rd219, %rd218;
st.shared.u16 [%rd220+16384], %rs240;
st.shared.u64 [%rd220+16392], %rd367;

BB89_27:
add.s32 %r46, %r82, 1280;
setp.ge.u32	%p30, %r46, %r1;
@%p30 bra BB89_29;

mul.wide.u32 %rd221, %r82, 16;
mov.u64 %rd222, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd223, %rd222, %rd221;
st.shared.u16 [%rd223+20480], %rs239;
st.shared.u64 [%rd223+20488], %rd364;

BB89_29:
add.s32 %r49, %r82, 1536;
setp.ge.u32	%p31, %r49, %r1;
@%p31 bra BB89_32;

mul.wide.u32 %rd224, %r82, 16;
mov.u64 %rd225, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd226, %rd225, %rd224;
st.shared.u16 [%rd226+24576], %rs236;
st.shared.u64 [%rd226+24584], %rd361;

BB89_32:
bar.sync 0;
mov.u16 %rs79, 0;
st.local.u8 [%rd3], %rs79;
st.local.u8 [%rd3+1], %rs79;
add.s64 %rd33, %rd3, 8;
mov.u64 %rd230, 0;
st.local.u64 [%rd3+8], %rd230;
st.local.u64 [%rd3+24], %rd230;
st.local.u64 [%rd3+40], %rd230;
st.local.u64 [%rd3+56], %rd230;
st.local.u64 [%rd3+72], %rd230;
st.local.u64 [%rd3+88], %rd230;
st.local.u64 [%rd3+104], %rd230;
st.local.v2.u8 [%rd3+16], {%rs79, %rs79};
st.local.v2.u8 [%rd3+32], {%rs79, %rs79};
st.local.v2.u8 [%rd3+48], {%rs79, %rs79};
st.local.v2.u8 [%rd3+64], {%rs79, %rs79};
st.local.v2.u8 [%rd3+80], {%rs79, %rs79};
st.local.v2.u8 [%rd3+96], {%rs79, %rs79};
mul.lo.s32 %r52, %r82, 7;
add.s32 %r53, %r52, 7;
setp.gt.u32	%p32, %r53, %r1;
mad.lo.s32 %r4, %r82, -7, %r1;
selp.b32	%r5, %r4, 7, %p32;
cvt.u64.u32	%rd34, %r52;
setp.eq.s32	%p33, %r5, 0;
mul.wide.u32 %rd233, %r52, 16;
mov.u64 %rd234, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd35, %rd234, %rd233;
mov.u64 %rd573, %rd230;
@%p33 bra BB89_34;

ld.shared.u16 %rs80, [%rd35];
st.local.u16 [%rd33+-8], %rs80;
ld.shared.u64 %rd36, [%rd35+8];
st.local.u64 [%rd33], %rd36;
mov.u64 %rd573, %rd36;

BB89_34:
mov.u64 %rd380, %rd573;
mov.u64 %rd554, %rd380;
setp.lt.u32	%p34, %r5, 2;
mov.u64 %rd572, %rd230;
@%p34 bra BB89_36;

ld.shared.u16 %rs81, [%rd35+16];
st.local.u16 [%rd33+8], %rs81;
ld.shared.u64 %rd572, [%rd35+24];
st.local.u64 [%rd33+16], %rd572;

BB89_36:
mov.u64 %rd555, %rd572;
setp.lt.u32	%p35, %r5, 3;
mov.u64 %rd571, %rd230;
@%p35 bra BB89_38;

ld.shared.u16 %rs82, [%rd35+32];
st.local.u16 [%rd33+24], %rs82;
ld.shared.u64 %rd571, [%rd35+40];
st.local.u64 [%rd33+32], %rd571;

BB89_38:
mov.u64 %rd556, %rd571;
setp.lt.u32	%p36, %r5, 4;
mov.u64 %rd570, %rd230;
@%p36 bra BB89_40;

ld.shared.u16 %rs83, [%rd35+48];
st.local.u16 [%rd33+40], %rs83;
ld.shared.u64 %rd570, [%rd35+56];
st.local.u64 [%rd33+48], %rd570;

BB89_40:
mov.u64 %rd557, %rd570;
setp.lt.u32	%p37, %r5, 5;
mov.u64 %rd569, %rd230;
@%p37 bra BB89_42;

ld.shared.u16 %rs84, [%rd35+64];
st.local.u16 [%rd33+56], %rs84;
ld.shared.u64 %rd569, [%rd35+72];
st.local.u64 [%rd33+64], %rd569;

BB89_42:
mov.u64 %rd558, %rd569;
setp.lt.u32	%p38, %r5, 6;
mov.u64 %rd568, %rd230;
@%p38 bra BB89_44;

ld.shared.u16 %rs85, [%rd35+80];
st.local.u16 [%rd33+72], %rs85;
ld.shared.u64 %rd568, [%rd35+88];
st.local.u64 [%rd33+80], %rd568;

BB89_44:
mov.u64 %rd559, %rd568;
setp.lt.u32	%p39, %r5, 7;
mov.u64 %rd567, %rd230;
@%p39 bra BB89_46;

ld.shared.u16 %rs86, [%rd35+96];
st.local.u16 [%rd33+88], %rs86;
ld.shared.u64 %rd567, [%rd35+104];
st.local.u64 [%rd33+96], %rd567;

BB89_46:
mov.u64 %rd560, %rd567;
setp.gt.u32	%p40, %r5, 6;
@%p40 bra BB89_73;

ld.local.u16 %rs87, [%rd33+-8];
ld.local.u64 %rd241, [%rd33];
st.local.u64 [%rd2+8], %rd241;
st.local.u16 [%rd2], %rs87;
@%p34 bra BB89_49;

ld.local.u16 %rs88, [%rd2];
ld.local.u16 %rs89, [%rd33+8];

	{ cvt.f32.f16 %f1, %rs88;}


	
	{ cvt.f32.f16 %f2, %rs89;}


	setp.lt.f32	%p42, %f1, %f2;
add.s64 %rd246, %rd3, 16;
selp.b64	%rd247, %rd246, %rd2, %p42;
ld.local.u16 %rs90, [%rd247];
st.local.u16 [%rd2], %rs90;
ld.local.u64 %rd248, [%rd247+8];
st.local.u64 [%rd2+8], %rd248;

BB89_49:
@%p35 bra BB89_51;

ld.local.u16 %rs91, [%rd2];
ld.local.u16 %rs92, [%rd33+24];

	{ cvt.f32.f16 %f3, %rs91;}


	
	{ cvt.f32.f16 %f4, %rs92;}


	setp.lt.f32	%p44, %f3, %f4;
add.s64 %rd251, %rd3, 32;
selp.b64	%rd252, %rd251, %rd2, %p44;
ld.local.u16 %rs93, [%rd252];
st.local.u16 [%rd2], %rs93;
ld.local.u64 %rd253, [%rd252+8];
st.local.u64 [%rd2+8], %rd253;

BB89_51:
@%p36 bra BB89_53;

ld.local.u16 %rs94, [%rd2];
ld.local.u16 %rs95, [%rd33+40];

	{ cvt.f32.f16 %f5, %rs94;}


	
	{ cvt.f32.f16 %f6, %rs95;}


	setp.lt.f32	%p46, %f5, %f6;
add.s64 %rd256, %rd3, 48;
selp.b64	%rd257, %rd256, %rd2, %p46;
ld.local.u16 %rs96, [%rd257];
st.local.u16 [%rd2], %rs96;
ld.local.u64 %rd258, [%rd257+8];
st.local.u64 [%rd2+8], %rd258;

BB89_53:
@%p37 bra BB89_55;

ld.local.u16 %rs97, [%rd2];
ld.local.u16 %rs98, [%rd33+56];

	{ cvt.f32.f16 %f7, %rs97;}


	
	{ cvt.f32.f16 %f8, %rs98;}


	setp.lt.f32	%p48, %f7, %f8;
add.s64 %rd261, %rd3, 64;
selp.b64	%rd262, %rd261, %rd2, %p48;
ld.local.u16 %rs99, [%rd262];
st.local.u16 [%rd2], %rs99;
ld.local.u64 %rd263, [%rd262+8];
st.local.u64 [%rd2+8], %rd263;

BB89_55:
@%p38 bra BB89_57;

ld.local.u16 %rs100, [%rd2];
ld.local.u16 %rs101, [%rd33+72];

	{ cvt.f32.f16 %f9, %rs100;}


	
	{ cvt.f32.f16 %f10, %rs101;}


	setp.lt.f32	%p50, %f9, %f10;
add.s64 %rd266, %rd3, 80;
selp.b64	%rd267, %rd266, %rd2, %p50;
ld.local.u16 %rs102, [%rd267];
st.local.u16 [%rd2], %rs102;
ld.local.u64 %rd268, [%rd267+8];
st.local.u64 [%rd2+8], %rd268;

BB89_57:
@%p39 bra BB89_59;

ld.local.u16 %rs103, [%rd2];
ld.local.u16 %rs104, [%rd33+88];

	{ cvt.f32.f16 %f11, %rs103;}


	
	{ cvt.f32.f16 %f12, %rs104;}


	setp.lt.f32	%p52, %f11, %f12;
add.s64 %rd271, %rd3, 96;
selp.b64	%rd272, %rd271, %rd2, %p52;
ld.local.u16 %rs105, [%rd272];
st.local.u16 [%rd2], %rs105;
ld.local.u64 %rd273, [%rd272+8];
st.local.u64 [%rd2+8], %rd273;

BB89_59:
setp.ne.s32	%p53, %r5, 0;
mov.u64 %rd566, %rd554;
@%p53 bra BB89_61;

ld.local.u16 %rs106, [%rd2];
st.local.u16 [%rd33+-8], %rs106;
ld.local.u64 %rd566, [%rd2+8];
st.local.u64 [%rd33], %rd566;

BB89_61:
mov.u64 %rd554, %rd566;
setp.gt.u32	%p54, %r5, 1;
mov.u64 %rd565, %rd555;
@%p54 bra BB89_63;

ld.local.u16 %rs107, [%rd2];
st.local.u16 [%rd33+8], %rs107;
ld.local.u64 %rd565, [%rd2+8];
st.local.u64 [%rd33+16], %rd565;

BB89_63:
mov.u64 %rd555, %rd565;
setp.gt.u32	%p55, %r5, 2;
mov.u64 %rd564, %rd556;
@%p55 bra BB89_65;

ld.local.u16 %rs108, [%rd2];
st.local.u16 [%rd33+24], %rs108;
ld.local.u64 %rd564, [%rd2+8];
st.local.u64 [%rd33+32], %rd564;

BB89_65:
mov.u64 %rd556, %rd564;
setp.gt.u32	%p56, %r5, 3;
mov.u64 %rd563, %rd557;
@%p56 bra BB89_67;

ld.local.u16 %rs109, [%rd2];
st.local.u16 [%rd33+40], %rs109;
ld.local.u64 %rd563, [%rd2+8];
st.local.u64 [%rd33+48], %rd563;

BB89_67:
mov.u64 %rd557, %rd563;
setp.gt.u32	%p57, %r5, 4;
mov.u64 %rd562, %rd558;
@%p57 bra BB89_69;

ld.local.u16 %rs110, [%rd2];
st.local.u16 [%rd33+56], %rs110;
ld.local.u64 %rd562, [%rd2+8];
st.local.u64 [%rd33+64], %rd562;

BB89_69:
mov.u64 %rd558, %rd562;
setp.gt.u32	%p58, %r5, 5;
mov.u64 %rd561, %rd559;
@%p58 bra BB89_71;

ld.local.u16 %rs111, [%rd2];
st.local.u16 [%rd33+72], %rs111;
ld.local.u64 %rd561, [%rd2+8];
st.local.u64 [%rd33+80], %rd561;

BB89_71:
mov.u64 %rd559, %rd561;
@%p40 bra BB89_73;

ld.local.u16 %rs112, [%rd2];
st.local.u16 [%rd33+88], %rs112;
ld.local.u64 %rd560, [%rd2+8];
st.local.u64 [%rd33+96], %rd560;

BB89_73:
mov.u64 %rd507, %rd554;
mov.u64 %rd508, %rd555;
mov.u64 %rd509, %rd556;
mov.u64 %rd510, %rd557;
mov.u64 %rd511, %rd558;
mov.u64 %rd512, %rd559;
mov.u64 %rd513, %rd560;
cvt.u32.u64	%r54, %rd34;
setp.ge.u32	%p60, %r54, %r1;
@%p60 bra BB89_116;

ld.local.u16 %rs113, [%rd33+8];
ld.local.u16 %rs28, [%rd33+-8];

	{ cvt.f32.f16 %f13, %rs113;}


	
	{ cvt.f32.f16 %f14, %rs28;}


	setp.geu.f32	%p61, %f13, %f14;
mov.u64 %rd552, %rd508;
mov.u64 %rd553, %rd507;
@%p61 bra BB89_76;

ld.local.u16 %rs115, [%rd33+8];
st.local.u16 [%rd33+-8], %rs115;
st.local.u16 [%rd33+8], %rs28;
st.local.u64 [%rd33], %rd508;
st.local.u64 [%rd33+16], %rd507;
mov.u64 %rd553, %rd508;
mov.u64 %rd552, %rd507;

BB89_76:
mov.u64 %rd546, %rd552;
mov.u64 %rd541, %rd553;
ld.local.u16 %rs116, [%rd33+40];
ld.local.u16 %rs29, [%rd33+24];

	{ cvt.f32.f16 %f15, %rs116;}


	
	{ cvt.f32.f16 %f16, %rs29;}


	setp.geu.f32	%p62, %f15, %f16;
mov.u64 %rd551, %rd510;
mov.u64 %rd550, %rd509;
@%p62 bra BB89_78;

ld.local.u16 %rs118, [%rd33+40];
st.local.u16 [%rd33+24], %rs118;
st.local.u16 [%rd33+40], %rs29;
st.local.u64 [%rd33+32], %rd510;
st.local.u64 [%rd33+48], %rd509;
mov.u64 %rd550, %rd510;
mov.u64 %rd551, %rd509;

BB89_78:
mov.u64 %rd73, %rd550;
mov.u64 %rd544, %rd551;
ld.local.u16 %rs119, [%rd33+72];
ld.local.u16 %rs30, [%rd33+56];

	{ cvt.f32.f16 %f17, %rs119;}


	
	{ cvt.f32.f16 %f18, %rs30;}


	setp.geu.f32	%p63, %f17, %f18;
mov.u64 %rd549, %rd512;
mov.u64 %rd548, %rd511;
@%p63 bra BB89_80;

ld.local.u16 %rs121, [%rd33+72];
st.local.u16 [%rd33+56], %rs121;
st.local.u16 [%rd33+72], %rs30;
st.local.u64 [%rd33+64], %rd512;
st.local.u64 [%rd33+80], %rd511;
mov.u64 %rd548, %rd512;
mov.u64 %rd549, %rd511;

BB89_80:
mov.u64 %rd75, %rd548;
mov.u64 %rd74, %rd549;
ld.local.u16 %rs122, [%rd33+24];
ld.local.u16 %rs31, [%rd33+8];

	{ cvt.f32.f16 %f19, %rs122;}


	
	{ cvt.f32.f16 %f20, %rs31;}


	setp.geu.f32	%p64, %f19, %f20;
mov.u64 %rd547, %rd73;
@%p64 bra BB89_82;

ld.local.u16 %rs124, [%rd33+24];
st.local.u16 [%rd33+8], %rs124;
st.local.u16 [%rd33+24], %rs31;
st.local.u64 [%rd33+16], %rd73;
st.local.u64 [%rd33+32], %rd546;
mov.u64 %rd430, %rd546;
mov.u64 %rd546, %rd73;
mov.u64 %rd547, %rd430;

BB89_82:
mov.u64 %rd77, %rd546;
mov.u64 %rd538, %rd547;
ld.local.u16 %rs125, [%rd33+56];
ld.local.u16 %rs32, [%rd33+40];

	{ cvt.f32.f16 %f21, %rs125;}


	
	{ cvt.f32.f16 %f22, %rs32;}


	setp.geu.f32	%p65, %f21, %f22;
mov.u64 %rd545, %rd75;
@%p65 bra BB89_84;

ld.local.u16 %rs127, [%rd33+56];
st.local.u16 [%rd33+40], %rs127;
st.local.u16 [%rd33+56], %rs32;
st.local.u64 [%rd33+48], %rd75;
st.local.u64 [%rd33+64], %rd544;
mov.u64 %rd432, %rd544;
mov.u64 %rd544, %rd75;
mov.u64 %rd545, %rd432;

BB89_84:
mov.u64 %rd79, %rd544;
mov.u64 %rd536, %rd545;
ld.local.u16 %rs128, [%rd33+88];
ld.local.u16 %rs33, [%rd33+72];

	{ cvt.f32.f16 %f23, %rs128;}


	
	{ cvt.f32.f16 %f24, %rs33;}


	setp.geu.f32	%p66, %f23, %f24;
mov.u64 %rd543, %rd513;
mov.u64 %rd542, %rd74;
@%p66 bra BB89_86;

ld.local.u16 %rs130, [%rd33+88];
st.local.u16 [%rd33+72], %rs130;
st.local.u16 [%rd33+88], %rs33;
st.local.u64 [%rd33+80], %rd513;
st.local.u64 [%rd33+96], %rd74;
mov.u64 %rd408, %rd513;
mov.u64 %rd543, %rd74;
mov.u64 %rd542, %rd408;

BB89_86:
mov.u64 %rd81, %rd542;
mov.u64 %rd531, %rd543;
ld.local.u16 %rs131, [%rd33+8];
ld.local.u16 %rs34, [%rd33+-8];

	{ cvt.f32.f16 %f25, %rs131;}


	
	{ cvt.f32.f16 %f26, %rs34;}


	setp.geu.f32	%p67, %f25, %f26;
mov.u64 %rd540, %rd77;
@%p67 bra BB89_88;

ld.local.u16 %rs133, [%rd33+8];
st.local.u16 [%rd33+-8], %rs133;
st.local.u16 [%rd33+8], %rs34;
st.local.u64 [%rd33], %rd77;
st.local.u64 [%rd33+16], %rd541;
mov.u64 %rd428, %rd541;
mov.u64 %rd541, %rd77;
mov.u64 %rd540, %rd428;

BB89_88:
mov.u64 %rd534, %rd540;
mov.u64 %rd529, %rd541;
ld.local.u16 %rs134, [%rd33+40];
ld.local.u16 %rs35, [%rd33+24];

	{ cvt.f32.f16 %f27, %rs134;}


	
	{ cvt.f32.f16 %f28, %rs35;}


	setp.geu.f32	%p68, %f27, %f28;
mov.u64 %rd539, %rd79;
@%p68 bra BB89_90;

ld.local.u16 %rs136, [%rd33+40];
st.local.u16 [%rd33+24], %rs136;
st.local.u16 [%rd33+40], %rs35;
st.local.u64 [%rd33+32], %rd79;
st.local.u64 [%rd33+48], %rd538;
mov.u64 %rd440, %rd538;
mov.u64 %rd538, %rd79;
mov.u64 %rd539, %rd440;

BB89_90:
mov.u64 %rd85, %rd538;
mov.u64 %rd532, %rd539;
ld.local.u16 %rs137, [%rd33+72];
ld.local.u16 %rs36, [%rd33+56];

	{ cvt.f32.f16 %f29, %rs137;}


	
	{ cvt.f32.f16 %f30, %rs36;}


	setp.geu.f32	%p69, %f29, %f30;
mov.u64 %rd537, %rd81;
@%p69 bra BB89_92;

ld.local.u16 %rs139, [%rd33+72];
st.local.u16 [%rd33+56], %rs139;
st.local.u16 [%rd33+72], %rs36;
st.local.u64 [%rd33+64], %rd81;
st.local.u64 [%rd33+80], %rd536;
mov.u64 %rd444, %rd536;
mov.u64 %rd536, %rd81;
mov.u64 %rd537, %rd444;

BB89_92:
mov.u64 %rd87, %rd536;
mov.u64 %rd86, %rd537;
ld.local.u16 %rs140, [%rd33+24];
ld.local.u16 %rs37, [%rd33+8];

	{ cvt.f32.f16 %f31, %rs140;}


	
	{ cvt.f32.f16 %f32, %rs37;}


	setp.geu.f32	%p70, %f31, %f32;
mov.u64 %rd535, %rd85;
@%p70 bra BB89_94;

ld.local.u16 %rs142, [%rd33+24];
st.local.u16 [%rd33+8], %rs142;
st.local.u16 [%rd33+24], %rs37;
st.local.u64 [%rd33+16], %rd85;
st.local.u64 [%rd33+32], %rd534;
mov.u64 %rd454, %rd534;
mov.u64 %rd534, %rd85;
mov.u64 %rd535, %rd454;

BB89_94:
mov.u64 %rd89, %rd534;
mov.u64 %rd526, %rd535;
ld.local.u16 %rs143, [%rd33+56];
ld.local.u16 %rs38, [%rd33+40];

	{ cvt.f32.f16 %f33, %rs143;}


	
	{ cvt.f32.f16 %f34, %rs38;}


	setp.geu.f32	%p71, %f33, %f34;
mov.u64 %rd533, %rd87;
@%p71 bra BB89_96;

ld.local.u16 %rs145, [%rd33+56];
st.local.u16 [%rd33+40], %rs145;
st.local.u16 [%rd33+56], %rs38;
st.local.u64 [%rd33+48], %rd87;
st.local.u64 [%rd33+64], %rd532;
mov.u64 %rd456, %rd532;
mov.u64 %rd532, %rd87;
mov.u64 %rd533, %rd456;

BB89_96:
mov.u64 %rd91, %rd532;
mov.u64 %rd524, %rd533;
ld.local.u16 %rs146, [%rd33+88];
ld.local.u16 %rs39, [%rd33+72];

	{ cvt.f32.f16 %f35, %rs146;}


	
	{ cvt.f32.f16 %f36, %rs39;}


	setp.geu.f32	%p72, %f35, %f36;
mov.u64 %rd530, %rd86;
@%p72 bra BB89_98;

ld.local.u16 %rs148, [%rd33+88];
st.local.u16 [%rd33+72], %rs148;
st.local.u16 [%rd33+88], %rs39;
st.local.u64 [%rd33+80], %rd531;
st.local.u64 [%rd33+96], %rd86;
mov.u64 %rd448, %rd531;
mov.u64 %rd531, %rd86;
mov.u64 %rd530, %rd448;

BB89_98:
mov.u64 %rd93, %rd530;
mov.u64 %rd519, %rd531;
ld.local.u16 %rs149, [%rd33+8];
ld.local.u16 %rs40, [%rd33+-8];

	{ cvt.f32.f16 %f37, %rs149;}


	
	{ cvt.f32.f16 %f38, %rs40;}


	setp.geu.f32	%p73, %f37, %f38;
mov.u64 %rd528, %rd89;
@%p73 bra BB89_100;

ld.local.u16 %rs151, [%rd33+8];
st.local.u16 [%rd33+-8], %rs151;
st.local.u16 [%rd33+8], %rs40;
st.local.u64 [%rd33], %rd89;
st.local.u64 [%rd33+16], %rd529;
mov.u64 %rd452, %rd529;
mov.u64 %rd529, %rd89;
mov.u64 %rd528, %rd452;

BB89_100:
mov.u64 %rd522, %rd528;
mov.u64 %rd516, %rd529;
ld.local.u16 %rs152, [%rd33+40];
ld.local.u16 %rs41, [%rd33+24];

	{ cvt.f32.f16 %f39, %rs152;}


	
	{ cvt.f32.f16 %f40, %rs41;}


	setp.geu.f32	%p74, %f39, %f40;
mov.u64 %rd527, %rd91;
@%p74 bra BB89_102;

ld.local.u16 %rs154, [%rd33+40];
st.local.u16 [%rd33+24], %rs154;
st.local.u16 [%rd33+40], %rs41;
st.local.u64 [%rd33+32], %rd91;
st.local.u64 [%rd33+48], %rd526;
mov.u64 %rd464, %rd526;
mov.u64 %rd526, %rd91;
mov.u64 %rd527, %rd464;

BB89_102:
mov.u64 %rd97, %rd526;
mov.u64 %rd520, %rd527;
ld.local.u16 %rs155, [%rd33+72];
ld.local.u16 %rs42, [%rd33+56];

	{ cvt.f32.f16 %f41, %rs155;}


	
	{ cvt.f32.f16 %f42, %rs42;}


	setp.geu.f32	%p75, %f41, %f42;
mov.u64 %rd525, %rd93;
@%p75 bra BB89_104;

ld.local.u16 %rs157, [%rd33+72];
st.local.u16 [%rd33+56], %rs157;
st.local.u16 [%rd33+72], %rs42;
st.local.u64 [%rd33+64], %rd93;
st.local.u64 [%rd33+80], %rd524;
mov.u64 %rd468, %rd524;
mov.u64 %rd524, %rd93;
mov.u64 %rd525, %rd468;

BB89_104:
mov.u64 %rd99, %rd524;
mov.u64 %rd98, %rd525;
ld.local.u16 %rs158, [%rd33+24];
ld.local.u16 %rs43, [%rd33+8];

	{ cvt.f32.f16 %f43, %rs158;}


	
	{ cvt.f32.f16 %f44, %rs43;}


	setp.geu.f32	%p76, %f43, %f44;
mov.u64 %rd523, %rd97;
@%p76 bra BB89_106;

ld.local.u16 %rs160, [%rd33+24];
st.local.u16 [%rd33+8], %rs160;
st.local.u16 [%rd33+24], %rs43;
st.local.u64 [%rd33+16], %rd97;
st.local.u64 [%rd33+32], %rd522;
mov.u64 %rd478, %rd522;
mov.u64 %rd522, %rd97;
mov.u64 %rd523, %rd478;

BB89_106:
mov.u64 %rd101, %rd522;
mov.u64 %rd514, %rd523;
ld.local.u16 %rs161, [%rd33+56];
ld.local.u16 %rs44, [%rd33+40];

	{ cvt.f32.f16 %f45, %rs161;}


	
	{ cvt.f32.f16 %f46, %rs44;}


	setp.geu.f32	%p77, %f45, %f46;
mov.u64 %rd521, %rd99;
@%p77 bra BB89_108;

ld.local.u16 %rs163, [%rd33+56];
st.local.u16 [%rd33+40], %rs163;
st.local.u16 [%rd33+56], %rs44;
st.local.u64 [%rd33+48], %rd99;
st.local.u64 [%rd33+64], %rd520;
mov.u64 %rd480, %rd520;
mov.u64 %rd520, %rd99;
mov.u64 %rd521, %rd480;

BB89_108:
mov.u64 %rd103, %rd520;
mov.u64 %rd511, %rd521;
ld.local.u16 %rs164, [%rd33+88];
ld.local.u16 %rs45, [%rd33+72];

	{ cvt.f32.f16 %f47, %rs164;}


	
	{ cvt.f32.f16 %f48, %rs45;}


	setp.geu.f32	%p78, %f47, %f48;
mov.u64 %rd518, %rd98;
@%p78 bra BB89_110;

ld.local.u16 %rs166, [%rd33+88];
st.local.u16 [%rd33+72], %rs166;
st.local.u16 [%rd33+88], %rs45;
st.local.u64 [%rd33+80], %rd519;
st.local.u64 [%rd33+96], %rd98;
mov.u64 %rd472, %rd519;
mov.u64 %rd519, %rd98;
mov.u64 %rd518, %rd472;

BB89_110:
mov.u64 %rd105, %rd518;
mov.u64 %rd513, %rd519;
ld.local.u16 %rs167, [%rd33+8];
ld.local.u16 %rs46, [%rd33+-8];

	{ cvt.f32.f16 %f49, %rs167;}


	
	{ cvt.f32.f16 %f50, %rs46;}


	setp.geu.f32	%p79, %f49, %f50;
mov.u64 %rd517, %rd101;
@%p79 bra BB89_112;

ld.local.u16 %rs169, [%rd33+8];
st.local.u16 [%rd33+-8], %rs169;
st.local.u16 [%rd33+8], %rs46;
st.local.u64 [%rd33], %rd101;
st.local.u64 [%rd33+16], %rd516;
mov.u64 %rd476, %rd516;
mov.u64 %rd516, %rd101;
mov.u64 %rd517, %rd476;

BB89_112:
mov.u64 %rd507, %rd516;
mov.u64 %rd508, %rd517;
ld.local.u16 %rs170, [%rd33+40];
ld.local.u16 %rs47, [%rd33+24];

	{ cvt.f32.f16 %f51, %rs170;}


	
	{ cvt.f32.f16 %f52, %rs47;}


	setp.geu.f32	%p80, %f51, %f52;
mov.u64 %rd515, %rd103;
@%p80 bra BB89_114;

ld.local.u16 %rs172, [%rd33+40];
st.local.u16 [%rd33+24], %rs172;
st.local.u16 [%rd33+40], %rs47;
st.local.u64 [%rd33+32], %rd103;
st.local.u64 [%rd33+48], %rd514;
mov.u64 %rd488, %rd514;
mov.u64 %rd514, %rd103;
mov.u64 %rd515, %rd488;

BB89_114:
mov.u64 %rd509, %rd514;
mov.u64 %rd510, %rd515;
ld.local.u16 %rs173, [%rd33+72];
ld.local.u16 %rs48, [%rd33+56];

	{ cvt.f32.f16 %f53, %rs173;}


	
	{ cvt.f32.f16 %f54, %rs48;}


	setp.geu.f32	%p81, %f53, %f54;
mov.u64 %rd512, %rd105;
@%p81 bra BB89_116;

ld.local.u16 %rs175, [%rd33+72];
st.local.u16 [%rd33+56], %rs175;
st.local.u16 [%rd33+72], %rs48;
st.local.u64 [%rd33+64], %rd105;
st.local.u64 [%rd33+80], %rd511;
mov.u64 %rd492, %rd511;
mov.u64 %rd511, %rd105;
mov.u64 %rd512, %rd492;

BB89_116:
@%p33 bra BB89_118;

ld.local.u16 %rs176, [%rd33+-8];
st.shared.u16 [%rd35], %rs176;
st.shared.u64 [%rd35+8], %rd507;

BB89_118:
@%p34 bra BB89_120;

ld.local.u16 %rs177, [%rd33+8];
st.shared.u16 [%rd35+16], %rs177;
st.shared.u64 [%rd35+24], %rd508;

BB89_120:
@%p35 bra BB89_122;

ld.local.u16 %rs178, [%rd33+24];
st.shared.u16 [%rd35+32], %rs178;
st.shared.u64 [%rd35+40], %rd509;

BB89_122:
@%p36 bra BB89_124;

ld.local.u16 %rs179, [%rd33+40];
st.shared.u16 [%rd35+48], %rs179;
st.shared.u64 [%rd35+56], %rd510;

BB89_124:
@%p37 bra BB89_126;

ld.local.u16 %rs180, [%rd33+56];
st.shared.u16 [%rd35+64], %rs180;
st.shared.u64 [%rd35+72], %rd511;

BB89_126:
@%p38 bra BB89_128;

ld.local.u16 %rs181, [%rd33+72];
st.shared.u16 [%rd35+80], %rs181;
st.shared.u64 [%rd35+88], %rd512;

BB89_128:
@%p39 bra BB89_130;

ld.local.u16 %rs182, [%rd33+88];
st.shared.u16 [%rd35+96], %rs182;
st.shared.u64 [%rd35+104], %rd513;

BB89_130:
ld.param.u64 %rd342, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd117, %rd342;
bar.sync 0;
mad.lo.s32 %r78, %r82, -7, %r1;
mov.u32 %r56, 7;
min.u32 %r6, %r78, %r56;
mov.u32 %r79, 2;

BB89_131:
neg.s32 %r57, %r79;
and.b32 %r58, %r82, %r57;
add.s32 %r59, %r79, -1;
and.b32 %r60, %r59, %r82;
mul.lo.s32 %r61, %r60, 7;
min.u32 %r8, %r61, %r1;
mul.lo.s32 %r62, %r58, 7;
shr.u32 %r63, %r79, 1;
mul.lo.s32 %r64, %r63, 7;
min.u32 %r65, %r62, %r1;
add.s32 %r66, %r65, %r64;
min.u32 %r67, %r66, %r1;
add.s32 %r68, %r67, %r64;
min.u32 %r9, %r68, %r1;
sub.s32 %r69, %r67, %r65;
sub.s32 %r70, %r9, %r67;
cvt.u64.u32	%rd118, %r65;
cvt.u64.u32	%rd119, %r67;
setp.lt.u32	%p89, %r8, %r70;
sub.s32 %r71, %r8, %r70;
selp.b32	%r81, 0, %r71, %p89;
min.u32 %r80, %r69, %r8;
setp.ge.u32	%p90, %r81, %r80;
@%p90 bra BB89_134;

add.s32 %r12, %r8, -1;

BB89_133:
add.s32 %r72, %r80, %r81;
shr.u32 %r73, %r72, 1;
sub.s32 %r74, %r12, %r73;
cvt.u64.u32	%rd288, %r74;
add.s64 %rd289, %rd288, %rd119;
cvt.u64.u32	%rd290, %r73;
add.s64 %rd291, %rd290, %rd118;
shl.b64 %rd292, %rd289, 4;
add.s64 %rd294, %rd234, %rd292;
ld.shared.u16 %rs183, [%rd294];
shl.b64 %rd295, %rd291, 4;
add.s64 %rd296, %rd234, %rd295;
ld.shared.u16 %rs184, [%rd296];

	{ cvt.f32.f16 %f55, %rs183;}


	
	{ cvt.f32.f16 %f56, %rs184;}


	setp.lt.f32	%p91, %f55, %f56;
add.s32 %r75, %r73, 1;
selp.b32	%r81, %r81, %r75, %p91;
selp.b32	%r80, %r73, %r80, %p91;
setp.lt.u32	%p92, %r81, %r80;
@%p92 bra BB89_133;

BB89_134:
cvt.u64.u32	%rd297, %r81;
add.s64 %rd120, %rd297, %rd118;
shl.b64 %rd298, %rd120, 4;
add.s64 %rd121, %rd234, %rd298;
shl.b64 %rd300, %rd119, 4;
add.s64 %rd122, %rd234, %rd300;
cvt.u64.u32	%rd301, %r8;
add.s64 %rd302, %rd119, %rd301;
sub.s64 %rd123, %rd302, %rd297;
shl.b64 %rd303, %rd123, 4;
add.s64 %rd124, %rd234, %rd303;
mul.wide.u32 %rd304, %r9, 16;
add.s64 %rd125, %rd234, %rd304;
ld.shared.u16 %rs185, [%rd121];
ld.shared.u64 %rd305, [%rd121+8];
st.local.u64 [%rd1+8], %rd305;
st.local.u16 [%rd1], %rs185;
ld.shared.u16 %rs186, [%rd124];
ld.shared.u64 %rd306, [%rd124+8];
st.local.u64 [%rd2+8], %rd306;
st.local.u16 [%rd2], %rs186;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd124, %rd125;
@%p94 bra BB89_137;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd121, %rd122;
@%p96 bra BB89_137;

ld.local.u16 %rs187, [%rd2];
ld.local.u16 %rs188, [%rd1];

	{ cvt.f32.f16 %f57, %rs187;}


	
	{ cvt.f32.f16 %f58, %rs188;}


	setp.geu.f32	%p130, %f57, %f58;

BB89_137:
selp.b64	%rd307, %rd1, %rd2, %p130;
ld.local.u16 %rs49, [%rd307];
ld.local.u64 %rd126, [%rd307+8];
@%p130 bra BB89_139;
bra.uni BB89_138;

BB89_139:
mov.u64 %rd595, %rd124;
add.s64 %rd314, %rd298, %rd234;
add.s64 %rd131, %rd314, 16;
mov.u64 %rd617, %rd131;
ld.shared.u16 %rs190, [%rd121+16];
st.local.u16 [%rd1], %rs190;
ld.shared.u64 %rd315, [%rd121+24];
st.local.u64 [%rd1+8], %rd315;
mov.u64 %rd584, %rd124;
mov.u64 %rd606, %rd131;
bra.uni BB89_140;

BB89_138:
mov.u64 %rd617, %rd121;
add.s64 %rd310, %rd303, %rd234;
add.s64 %rd128, %rd310, 16;
mov.u64 %rd595, %rd128;
ld.shared.u16 %rs189, [%rd124+16];
st.local.u16 [%rd2], %rs189;
ld.shared.u64 %rd311, [%rd124+24];
st.local.u64 [%rd2+8], %rd311;
mov.u64 %rd584, %rd128;
mov.u64 %rd606, %rd121;

BB89_140:
mov.u64 %rd136, %rd617;
mov.u64 %rd605, %rd606;
mov.u64 %rd134, %rd595;
mov.u64 %rd583, %rd584;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd583, %rd125;
@%p98 bra BB89_143;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd605, %rd122;
@%p100 bra BB89_143;

ld.local.u16 %rs191, [%rd2];
ld.local.u16 %rs192, [%rd1];

	{ cvt.f32.f16 %f59, %rs191;}


	
	{ cvt.f32.f16 %f60, %rs192;}


	setp.geu.f32	%p131, %f59, %f60;

BB89_143:
selp.b64	%rd316, %rd1, %rd2, %p131;
ld.local.u16 %rs50, [%rd316];
ld.local.u64 %rd137, [%rd316+8];
@%p131 bra BB89_145;
bra.uni BB89_144;

BB89_145:
add.s64 %rd605, %rd605, 16;
add.s64 %rd141, %rd136, 16;
ld.shared.u16 %rs194, [%rd136+16];
st.local.u16 [%rd1], %rs194;
ld.shared.u64 %rd318, [%rd136+24];
st.local.u64 [%rd1+8], %rd318;
mov.u64 %rd594, %rd134;
mov.u64 %rd616, %rd141;
bra.uni BB89_146;

BB89_144:
add.s64 %rd583, %rd583, 16;
add.s64 %rd139, %rd134, 16;
ld.shared.u16 %rs193, [%rd134+16];
st.local.u16 [%rd2], %rs193;
ld.shared.u64 %rd317, [%rd134+24];
st.local.u64 [%rd2+8], %rd317;
mov.u64 %rd594, %rd139;
mov.u64 %rd616, %rd136;

BB89_146:
mov.u64 %rd145, %rd616;
mov.u64 %rd604, %rd605;
mov.u64 %rd143, %rd594;
mov.u64 %rd582, %rd583;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd582, %rd125;
@%p102 bra BB89_149;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd604, %rd122;
@%p104 bra BB89_149;

ld.local.u16 %rs195, [%rd2];
ld.local.u16 %rs196, [%rd1];

	{ cvt.f32.f16 %f61, %rs195;}


	
	{ cvt.f32.f16 %f62, %rs196;}


	setp.geu.f32	%p132, %f61, %f62;

BB89_149:
selp.b64	%rd319, %rd1, %rd2, %p132;
ld.local.u16 %rs51, [%rd319];
ld.local.u64 %rd146, [%rd319+8];
@%p132 bra BB89_151;
bra.uni BB89_150;

BB89_151:
add.s64 %rd604, %rd604, 16;
add.s64 %rd150, %rd145, 16;
ld.shared.u16 %rs198, [%rd145+16];
st.local.u16 [%rd1], %rs198;
ld.shared.u64 %rd321, [%rd145+24];
st.local.u64 [%rd1+8], %rd321;
mov.u64 %rd593, %rd143;
mov.u64 %rd615, %rd150;
bra.uni BB89_152;

BB89_150:
add.s64 %rd582, %rd582, 16;
add.s64 %rd148, %rd143, 16;
ld.shared.u16 %rs197, [%rd143+16];
st.local.u16 [%rd2], %rs197;
ld.shared.u64 %rd320, [%rd143+24];
st.local.u64 [%rd2+8], %rd320;
mov.u64 %rd593, %rd148;
mov.u64 %rd615, %rd145;

BB89_152:
mov.u64 %rd154, %rd615;
mov.u64 %rd603, %rd604;
mov.u64 %rd152, %rd593;
mov.u64 %rd581, %rd582;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd581, %rd125;
@%p106 bra BB89_155;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd603, %rd122;
@%p108 bra BB89_155;

ld.local.u16 %rs199, [%rd2];
ld.local.u16 %rs200, [%rd1];

	{ cvt.f32.f16 %f63, %rs199;}


	
	{ cvt.f32.f16 %f64, %rs200;}


	setp.geu.f32	%p133, %f63, %f64;

BB89_155:
selp.b64	%rd322, %rd1, %rd2, %p133;
ld.local.u16 %rs52, [%rd322];
ld.local.u64 %rd155, [%rd322+8];
@%p133 bra BB89_157;
bra.uni BB89_156;

BB89_157:
add.s64 %rd603, %rd603, 16;
add.s64 %rd159, %rd154, 16;
ld.shared.u16 %rs202, [%rd154+16];
st.local.u16 [%rd1], %rs202;
ld.shared.u64 %rd324, [%rd154+24];
st.local.u64 [%rd1+8], %rd324;
mov.u64 %rd592, %rd152;
mov.u64 %rd614, %rd159;
bra.uni BB89_158;

BB89_156:
add.s64 %rd581, %rd581, 16;
add.s64 %rd157, %rd152, 16;
ld.shared.u16 %rs201, [%rd152+16];
st.local.u16 [%rd2], %rs201;
ld.shared.u64 %rd323, [%rd152+24];
st.local.u64 [%rd2+8], %rd323;
mov.u64 %rd592, %rd157;
mov.u64 %rd614, %rd154;

BB89_158:
mov.u64 %rd163, %rd614;
mov.u64 %rd602, %rd603;
mov.u64 %rd161, %rd592;
mov.u64 %rd580, %rd581;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd580, %rd125;
@%p110 bra BB89_161;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd602, %rd122;
@%p112 bra BB89_161;

ld.local.u16 %rs203, [%rd2];
ld.local.u16 %rs204, [%rd1];

	{ cvt.f32.f16 %f65, %rs203;}


	
	{ cvt.f32.f16 %f66, %rs204;}


	setp.geu.f32	%p134, %f65, %f66;

BB89_161:
selp.b64	%rd325, %rd1, %rd2, %p134;
ld.local.u16 %rs53, [%rd325];
ld.local.u64 %rd164, [%rd325+8];
@%p134 bra BB89_163;
bra.uni BB89_162;

BB89_163:
add.s64 %rd602, %rd602, 16;
add.s64 %rd168, %rd163, 16;
ld.shared.u16 %rs206, [%rd163+16];
st.local.u16 [%rd1], %rs206;
ld.shared.u64 %rd327, [%rd163+24];
st.local.u64 [%rd1+8], %rd327;
mov.u64 %rd591, %rd161;
mov.u64 %rd613, %rd168;
bra.uni BB89_164;

BB89_162:
add.s64 %rd580, %rd580, 16;
add.s64 %rd166, %rd161, 16;
ld.shared.u16 %rs205, [%rd161+16];
st.local.u16 [%rd2], %rs205;
ld.shared.u64 %rd326, [%rd161+24];
st.local.u64 [%rd2+8], %rd326;
mov.u64 %rd591, %rd166;
mov.u64 %rd613, %rd163;

BB89_164:
mov.u64 %rd172, %rd613;
mov.u64 %rd601, %rd602;
mov.u64 %rd170, %rd591;
mov.u64 %rd579, %rd580;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd579, %rd125;
@%p114 bra BB89_167;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd601, %rd122;
@%p116 bra BB89_167;

ld.local.u16 %rs207, [%rd2];
ld.local.u16 %rs208, [%rd1];

	{ cvt.f32.f16 %f67, %rs207;}


	
	{ cvt.f32.f16 %f68, %rs208;}


	setp.geu.f32	%p135, %f67, %f68;

BB89_167:
selp.b64	%rd328, %rd1, %rd2, %p135;
ld.local.u16 %rs54, [%rd328];
ld.local.u64 %rd173, [%rd328+8];
@%p135 bra BB89_169;
bra.uni BB89_168;

BB89_169:
add.s64 %rd601, %rd601, 16;
add.s64 %rd177, %rd172, 16;
ld.shared.u16 %rs210, [%rd172+16];
st.local.u16 [%rd1], %rs210;
ld.shared.u64 %rd330, [%rd172+24];
st.local.u64 [%rd1+8], %rd330;
mov.u64 %rd590, %rd170;
mov.u64 %rd612, %rd177;
bra.uni BB89_170;

BB89_168:
add.s64 %rd579, %rd579, 16;
add.s64 %rd175, %rd170, 16;
ld.shared.u16 %rs209, [%rd170+16];
st.local.u16 [%rd2], %rs209;
ld.shared.u64 %rd329, [%rd170+24];
st.local.u64 [%rd2+8], %rd329;
mov.u64 %rd590, %rd175;
mov.u64 %rd612, %rd172;

BB89_170:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd579, %rd125;
@%p118 bra BB89_173;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd601, %rd122;
@%p120 bra BB89_173;

ld.local.u16 %rs211, [%rd2];
ld.local.u16 %rs212, [%rd1];

	{ cvt.f32.f16 %f69, %rs211;}


	
	{ cvt.f32.f16 %f70, %rs212;}


	setp.geu.f32	%p136, %f69, %f70;

BB89_173:
selp.b64	%rd331, %rd1, %rd2, %p136;
ld.local.u16 %rs55, [%rd331];
ld.local.u64 %rd182, [%rd331+8];
@%p136 bra BB89_175;
bra.uni BB89_174;

BB89_175:
ld.shared.u16 %rs214, [%rd612+16];
st.local.u16 [%rd1], %rs214;
ld.shared.u64 %rd333, [%rd612+24];
st.local.u64 [%rd1+8], %rd333;
bra.uni BB89_176;

BB89_174:
ld.shared.u16 %rs213, [%rd590+16];
st.local.u16 [%rd2], %rs213;
ld.shared.u64 %rd332, [%rd590+24];
st.local.u64 [%rd2+8], %rd332;

BB89_176:
setp.eq.s32	%p15, %r6, 0;
bar.sync 0;
@%p15 bra BB89_178;

st.shared.u16 [%rd35], %rs49;
st.shared.u64 [%rd35+8], %rd126;

BB89_178:
setp.lt.u32	%p121, %r6, 2;
@%p121 bra BB89_180;

st.shared.u16 [%rd35+16], %rs50;
st.shared.u64 [%rd35+24], %rd137;

BB89_180:
setp.lt.u32	%p122, %r6, 3;
@%p122 bra BB89_182;

st.shared.u16 [%rd35+32], %rs51;
st.shared.u64 [%rd35+40], %rd146;

BB89_182:
setp.lt.u32	%p123, %r6, 4;
@%p123 bra BB89_184;

st.shared.u16 [%rd35+48], %rs52;
st.shared.u64 [%rd35+56], %rd155;

BB89_184:
setp.lt.u32	%p124, %r6, 5;
@%p124 bra BB89_186;

st.shared.u16 [%rd35+64], %rs53;
st.shared.u64 [%rd35+72], %rd164;

BB89_186:
setp.lt.u32	%p125, %r6, 6;
@%p125 bra BB89_188;

st.shared.u16 [%rd35+80], %rs54;
st.shared.u64 [%rd35+88], %rd173;

BB89_188:
setp.lt.u32	%p126, %r6, 7;
@%p126 bra BB89_190;

st.shared.u16 [%rd35+96], %rs55;
st.shared.u64 [%rd35+104], %rd182;

BB89_190:
bar.sync 0;
shl.b32 %r79, %r79, 1;
setp.lt.u32	%p127, %r79, 257;
@%p127 bra BB89_131;

setp.ge.u32	%p128, %r82, %r1;
@%p128 bra BB89_193;

BB89_192:
cvt.u64.u32	%rd334, %r82;
add.s64 %rd335, %rd334, %rd188;
shl.b64 %rd336, %rd335, 4;
add.s64 %rd337, %rd117, %rd336;
mul.wide.u32 %rd338, %r82, 16;
add.s64 %rd340, %rd234, %rd338;
ld.shared.u16 %rs215, [%rd340];
st.global.u16 [%rd337], %rs215;
ld.shared.u64 %rd341, [%rd340+8];
st.global.u64 [%rd337+8], %rd341;
add.s32 %r82, %r82, 256;
setp.lt.u32	%p129, %r82, %r1;
@%p129 bra BB89_192;

BB89_193:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustLTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustLTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0[64]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot90[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<234>;
.reg .f32 %f<71>;
.reg .b32 %r<76>;
.reg .b64 %rd<624>;


mov.u64 %rd623, __local_depot90;
cvta.local.u64 %SP, %rd623;
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustLTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+56];
ld.param.u64 %rd191, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustLTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+8];
ld.param.u64 %rd190, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustLTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0];
ld.param.u64 %rd192, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustLTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+16];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustLTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+48];
mov.u32 %r22, %ctaid.x;
cvt.u64.u32	%rd197, %r22;
mul.lo.s64 %rd1, %rd197, %rd195;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd198, %r23;
sub.s64 %rd199, %rd192, %rd198;
cvt.u32.u64	%r24, %rd199;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd200, %SP, 16;
cvta.to.local.u64 %rd2, %rd200;
add.u64 %rd201, %SP, 0;
cvta.to.local.u64 %rd3, %rd201;
add.u64 %rd202, %SP, 32;
cvta.to.local.u64 %rd4, %rd202;
cvta.to.global.u64 %rd203, %rd190;
cvta.to.global.u64 %rd204, %rd191;
cvta.to.global.u64 %rd5, %rd196;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r75, %tid.x;
cvt.u64.u32	%rd205, %r75;
add.s64 %rd206, %rd205, %rd198;
shl.b64 %rd207, %rd206, 1;
add.s64 %rd6, %rd203, %rd207;
shl.b64 %rd208, %rd206, 3;
add.s64 %rd7, %rd204, %rd208;
@%p16 bra BB90_15;
bra.uni BB90_1;

BB90_15:
ld.global.u16 %rs222, [%rd6];
ld.global.u64 %rd361, [%rd7];
ld.global.u16 %rs223, [%rd6+512];
ld.global.u64 %rd362, [%rd7+2048];
ld.global.u16 %rs224, [%rd6+1024];
ld.global.u64 %rd364, [%rd7+4096];
ld.global.u16 %rs225, [%rd6+1536];
ld.global.u64 %rd365, [%rd7+6144];
ld.global.u16 %rs227, [%rd6+2048];
ld.global.u64 %rd366, [%rd7+8192];
ld.global.u16 %rs226, [%rd6+2560];
ld.global.u64 %rd363, [%rd7+10240];
ld.global.u16 %rs204, [%rd6+3072];
ld.global.u64 %rd373, [%rd7+12288];
bra.uni BB90_16;

BB90_1:
mov.u16 %rs57, 0;
mov.u64 %rd209, 0;
setp.ge.u32	%p17, %r75, %r1;
mov.u64 %rd372, %rd209;
mov.u16 %rs233, %rs57;
@%p17 bra BB90_3;

ld.global.u16 %rs1, [%rd6];
ld.global.u64 %rd8, [%rd7];
mov.u64 %rd372, %rd8;
mov.u16 %rs233, %rs1;

BB90_3:
mov.u16 %rs210, %rs233;
mov.u16 %rs222, %rs210;
mov.u64 %rd349, %rd372;
mov.u64 %rd361, %rd349;
add.s32 %r26, %r75, 256;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd371, %rd209;
mov.u16 %rs232, %rs57;
@%p18 bra BB90_5;

ld.global.u16 %rs232, [%rd6+512];
ld.global.u64 %rd371, [%rd7+2048];

BB90_5:
mov.u16 %rs223, %rs232;
mov.u64 %rd362, %rd371;
add.s32 %r27, %r75, 512;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd370, %rd209;
mov.u16 %rs231, %rs57;
@%p19 bra BB90_7;

ld.global.u16 %rs231, [%rd6+1024];
ld.global.u64 %rd370, [%rd7+4096];

BB90_7:
mov.u16 %rs224, %rs231;
mov.u64 %rd364, %rd370;
add.s32 %r28, %r75, 768;
setp.ge.u32	%p20, %r28, %r1;
mov.u64 %rd369, %rd209;
mov.u16 %rs230, %rs57;
@%p20 bra BB90_9;

ld.global.u16 %rs230, [%rd6+1536];
ld.global.u64 %rd369, [%rd7+6144];

BB90_9:
mov.u16 %rs225, %rs230;
mov.u64 %rd365, %rd369;
add.s32 %r29, %r75, 1024;
setp.ge.u32	%p21, %r29, %r1;
mov.u64 %rd368, %rd209;
mov.u16 %rs229, %rs57;
@%p21 bra BB90_11;

ld.global.u16 %rs229, [%rd6+2048];
ld.global.u64 %rd368, [%rd7+8192];

BB90_11:
mov.u16 %rs227, %rs229;
mov.u64 %rd366, %rd368;
add.s32 %r30, %r75, 1280;
setp.ge.u32	%p22, %r30, %r1;
mov.u64 %rd367, %rd209;
mov.u16 %rs228, %rs57;
@%p22 bra BB90_13;

ld.global.u16 %rs228, [%rd6+2560];
ld.global.u64 %rd367, [%rd7+10240];

BB90_13:
mov.u16 %rs226, %rs228;
mov.u64 %rd363, %rd367;
mov.u16 %rs204, 0;
mov.u64 %rd373, 0;
add.s32 %r31, %r75, 1536;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB90_16;

ld.global.u16 %rs204, [%rd6+3072];
ld.global.u64 %rd373, [%rd7+12288];

BB90_16:
add.s64 %rd217, %rd205, %rd1;
shl.b64 %rd218, %rd217, 4;
add.s64 %rd35, %rd5, %rd218;
@%p16 bra BB90_31;
bra.uni BB90_17;

BB90_31:
st.global.u16 [%rd35], %rs222;
st.global.u16 [%rd35+4096], %rs223;
st.global.u16 [%rd35+8192], %rs224;
st.global.u16 [%rd35+12288], %rs225;
st.global.u16 [%rd35+16384], %rs227;
st.global.u16 [%rd35+20480], %rs226;
st.global.u16 [%rd35+24576], %rs204;
st.global.u64 [%rd35+8], %rd361;
st.global.u64 [%rd35+4104], %rd362;
st.global.u64 [%rd35+8200], %rd364;
st.global.u64 [%rd35+12296], %rd365;
st.global.u64 [%rd35+16392], %rd366;
st.global.u64 [%rd35+20488], %rd363;
bra.uni BB90_32;

BB90_17:
setp.ge.u32	%p25, %r75, %r1;
@%p25 bra BB90_19;

st.global.u16 [%rd35], %rs222;
st.global.u64 [%rd35+8], %rd361;

BB90_19:
add.s32 %r35, %r75, 256;
setp.ge.u32	%p26, %r35, %r1;
@%p26 bra BB90_21;

st.global.u16 [%rd35+4096], %rs223;
st.global.u64 [%rd35+4104], %rd362;

BB90_21:
add.s32 %r37, %r75, 512;
setp.ge.u32	%p27, %r37, %r1;
@%p27 bra BB90_23;

st.global.u16 [%rd35+8192], %rs224;
st.global.u64 [%rd35+8200], %rd364;

BB90_23:
add.s32 %r39, %r75, 768;
setp.ge.u32	%p28, %r39, %r1;
@%p28 bra BB90_25;

st.global.u16 [%rd35+12288], %rs225;
st.global.u64 [%rd35+12296], %rd365;

BB90_25:
add.s32 %r41, %r75, 1024;
setp.ge.u32	%p29, %r41, %r1;
@%p29 bra BB90_27;

st.global.u16 [%rd35+16384], %rs227;
st.global.u64 [%rd35+16392], %rd366;

BB90_27:
add.s32 %r43, %r75, 1280;
setp.ge.u32	%p30, %r43, %r1;
@%p30 bra BB90_29;

st.global.u16 [%rd35+20480], %rs226;
st.global.u64 [%rd35+20488], %rd363;

BB90_29:
add.s32 %r45, %r75, 1536;
setp.ge.u32	%p31, %r45, %r1;
@%p31 bra BB90_33;

st.global.u16 [%rd35+24576], %rs204;

BB90_32:
st.global.u64 [%rd35+24584], %rd373;

BB90_33:
bar.sync 0;
mov.u16 %rs64, 0;
st.local.u8 [%rd4], %rs64;
st.local.u8 [%rd4+1], %rs64;
add.s64 %rd36, %rd4, 8;
mov.u64 %rd219, 0;
st.local.u64 [%rd4+8], %rd219;
st.local.u64 [%rd4+24], %rd219;
st.local.u64 [%rd4+40], %rd219;
st.local.u64 [%rd4+56], %rd219;
st.local.u64 [%rd4+72], %rd219;
st.local.u64 [%rd4+88], %rd219;
st.local.u64 [%rd4+104], %rd219;
st.local.v2.u8 [%rd4+16], {%rs64, %rs64};
st.local.v2.u8 [%rd4+32], {%rs64, %rs64};
st.local.v2.u8 [%rd4+48], {%rs64, %rs64};
st.local.v2.u8 [%rd4+64], {%rs64, %rs64};
st.local.v2.u8 [%rd4+80], {%rs64, %rs64};
st.local.v2.u8 [%rd4+96], {%rs64, %rs64};
mul.lo.s32 %r4, %r75, 7;
add.s32 %r46, %r4, 7;
setp.gt.u32	%p32, %r46, %r1;
mad.lo.s32 %r5, %r75, -7, %r1;
selp.b32	%r6, %r5, 7, %p32;
cvt.u64.u32	%rd222, %r4;
add.s64 %rd223, %rd222, %rd1;
setp.eq.s32	%p33, %r6, 0;
shl.b64 %rd224, %rd223, 4;
add.s64 %rd37, %rd5, %rd224;
mov.u64 %rd570, %rd219;
@%p33 bra BB90_35;

ld.global.u16 %rs65, [%rd37];
st.local.u16 [%rd36+-8], %rs65;
ld.global.u64 %rd38, [%rd37+8];
st.local.u64 [%rd36], %rd38;
mov.u64 %rd570, %rd38;

BB90_35:
mov.u64 %rd379, %rd570;
mov.u64 %rd553, %rd379;
setp.lt.u32	%p34, %r6, 2;
mov.u64 %rd569, %rd219;
@%p34 bra BB90_37;

ld.global.u16 %rs66, [%rd37+16];
st.local.u16 [%rd36+8], %rs66;
ld.global.u64 %rd569, [%rd37+24];
st.local.u64 [%rd36+16], %rd569;

BB90_37:
mov.u64 %rd554, %rd569;
setp.lt.u32	%p35, %r6, 3;
mov.u64 %rd568, %rd219;
@%p35 bra BB90_39;

ld.global.u16 %rs67, [%rd37+32];
st.local.u16 [%rd36+24], %rs67;
ld.global.u64 %rd568, [%rd37+40];
st.local.u64 [%rd36+32], %rd568;

BB90_39:
mov.u64 %rd555, %rd568;
setp.lt.u32	%p36, %r6, 4;
mov.u64 %rd567, %rd219;
@%p36 bra BB90_41;

ld.global.u16 %rs68, [%rd37+48];
st.local.u16 [%rd36+40], %rs68;
ld.global.u64 %rd567, [%rd37+56];
st.local.u64 [%rd36+48], %rd567;

BB90_41:
mov.u64 %rd556, %rd567;
setp.lt.u32	%p37, %r6, 5;
mov.u64 %rd566, %rd219;
@%p37 bra BB90_43;

ld.global.u16 %rs69, [%rd37+64];
st.local.u16 [%rd36+56], %rs69;
ld.global.u64 %rd566, [%rd37+72];
st.local.u64 [%rd36+64], %rd566;

BB90_43:
mov.u64 %rd557, %rd566;
setp.lt.u32	%p38, %r6, 6;
mov.u64 %rd565, %rd219;
@%p38 bra BB90_45;

ld.global.u16 %rs70, [%rd37+80];
st.local.u16 [%rd36+72], %rs70;
ld.global.u64 %rd565, [%rd37+88];
st.local.u64 [%rd36+80], %rd565;

BB90_45:
mov.u64 %rd558, %rd565;
mov.u64 %rd572, 0;
setp.lt.u32	%p39, %r6, 7;
@%p39 bra BB90_47;

ld.global.u16 %rs71, [%rd37+96];
st.local.u16 [%rd36+88], %rs71;
ld.global.u64 %rd572, [%rd37+104];
st.local.u64 [%rd36+96], %rd572;

BB90_47:
mov.u64 %rd571, %rd572;
setp.gt.u32	%p40, %r6, 6;
@%p40 bra BB90_74;

ld.local.u16 %rs72, [%rd36+-8];
ld.local.u64 %rd231, [%rd36];
st.local.u64 [%rd3+8], %rd231;
st.local.u16 [%rd3], %rs72;
@%p34 bra BB90_50;

ld.local.u16 %rs73, [%rd3];
ld.local.u16 %rs74, [%rd36+8];

	{ cvt.f32.f16 %f1, %rs73;}


	
	{ cvt.f32.f16 %f2, %rs74;}


	setp.lt.f32	%p42, %f1, %f2;
add.s64 %rd236, %rd4, 16;
selp.b64	%rd237, %rd236, %rd3, %p42;
ld.local.u16 %rs75, [%rd237];
st.local.u16 [%rd3], %rs75;
ld.local.u64 %rd238, [%rd237+8];
st.local.u64 [%rd3+8], %rd238;

BB90_50:
@%p35 bra BB90_52;

ld.local.u16 %rs76, [%rd3];
ld.local.u16 %rs77, [%rd36+24];

	{ cvt.f32.f16 %f3, %rs76;}


	
	{ cvt.f32.f16 %f4, %rs77;}


	setp.lt.f32	%p44, %f3, %f4;
add.s64 %rd241, %rd4, 32;
selp.b64	%rd242, %rd241, %rd3, %p44;
ld.local.u16 %rs78, [%rd242];
st.local.u16 [%rd3], %rs78;
ld.local.u64 %rd243, [%rd242+8];
st.local.u64 [%rd3+8], %rd243;

BB90_52:
@%p36 bra BB90_54;

ld.local.u16 %rs79, [%rd3];
ld.local.u16 %rs80, [%rd36+40];

	{ cvt.f32.f16 %f5, %rs79;}


	
	{ cvt.f32.f16 %f6, %rs80;}


	setp.lt.f32	%p46, %f5, %f6;
add.s64 %rd246, %rd4, 48;
selp.b64	%rd247, %rd246, %rd3, %p46;
ld.local.u16 %rs81, [%rd247];
st.local.u16 [%rd3], %rs81;
ld.local.u64 %rd248, [%rd247+8];
st.local.u64 [%rd3+8], %rd248;

BB90_54:
@%p37 bra BB90_56;

ld.local.u16 %rs82, [%rd3];
ld.local.u16 %rs83, [%rd36+56];

	{ cvt.f32.f16 %f7, %rs82;}


	
	{ cvt.f32.f16 %f8, %rs83;}


	setp.lt.f32	%p48, %f7, %f8;
add.s64 %rd251, %rd4, 64;
selp.b64	%rd252, %rd251, %rd3, %p48;
ld.local.u16 %rs84, [%rd252];
st.local.u16 [%rd3], %rs84;
ld.local.u64 %rd253, [%rd252+8];
st.local.u64 [%rd3+8], %rd253;

BB90_56:
@%p38 bra BB90_58;

ld.local.u16 %rs85, [%rd3];
ld.local.u16 %rs86, [%rd36+72];

	{ cvt.f32.f16 %f9, %rs85;}


	
	{ cvt.f32.f16 %f10, %rs86;}


	setp.lt.f32	%p50, %f9, %f10;
add.s64 %rd256, %rd4, 80;
selp.b64	%rd257, %rd256, %rd3, %p50;
ld.local.u16 %rs87, [%rd257];
st.local.u16 [%rd3], %rs87;
ld.local.u64 %rd258, [%rd257+8];
st.local.u64 [%rd3+8], %rd258;

BB90_58:
@%p39 bra BB90_60;

ld.local.u16 %rs88, [%rd3];
ld.local.u16 %rs89, [%rd36+88];

	{ cvt.f32.f16 %f11, %rs88;}


	
	{ cvt.f32.f16 %f12, %rs89;}


	setp.lt.f32	%p52, %f11, %f12;
add.s64 %rd261, %rd4, 96;
selp.b64	%rd262, %rd261, %rd3, %p52;
ld.local.u16 %rs90, [%rd262];
st.local.u16 [%rd3], %rs90;
ld.local.u64 %rd263, [%rd262+8];
st.local.u64 [%rd3+8], %rd263;

BB90_60:
setp.ne.s32	%p53, %r6, 0;
mov.u64 %rd564, %rd553;
@%p53 bra BB90_62;

ld.local.u16 %rs91, [%rd3];
st.local.u16 [%rd36+-8], %rs91;
ld.local.u64 %rd564, [%rd3+8];
st.local.u64 [%rd36], %rd564;

BB90_62:
mov.u64 %rd553, %rd564;
setp.gt.u32	%p54, %r6, 1;
mov.u64 %rd563, %rd554;
@%p54 bra BB90_64;

ld.local.u16 %rs92, [%rd3];
st.local.u16 [%rd36+8], %rs92;
ld.local.u64 %rd563, [%rd3+8];
st.local.u64 [%rd36+16], %rd563;

BB90_64:
mov.u64 %rd554, %rd563;
setp.gt.u32	%p55, %r6, 2;
mov.u64 %rd562, %rd555;
@%p55 bra BB90_66;

ld.local.u16 %rs93, [%rd3];
st.local.u16 [%rd36+24], %rs93;
ld.local.u64 %rd562, [%rd3+8];
st.local.u64 [%rd36+32], %rd562;

BB90_66:
mov.u64 %rd555, %rd562;
setp.gt.u32	%p56, %r6, 3;
mov.u64 %rd561, %rd556;
@%p56 bra BB90_68;

ld.local.u16 %rs94, [%rd3];
st.local.u16 [%rd36+40], %rs94;
ld.local.u64 %rd561, [%rd3+8];
st.local.u64 [%rd36+48], %rd561;

BB90_68:
mov.u64 %rd556, %rd561;
setp.gt.u32	%p57, %r6, 4;
mov.u64 %rd560, %rd557;
@%p57 bra BB90_70;

ld.local.u16 %rs95, [%rd3];
st.local.u16 [%rd36+56], %rs95;
ld.local.u64 %rd560, [%rd3+8];
st.local.u64 [%rd36+64], %rd560;

BB90_70:
mov.u64 %rd557, %rd560;
setp.gt.u32	%p58, %r6, 5;
mov.u64 %rd559, %rd558;
@%p58 bra BB90_72;

ld.local.u16 %rs96, [%rd3];
st.local.u16 [%rd36+72], %rs96;
ld.local.u64 %rd559, [%rd3+8];
st.local.u64 [%rd36+80], %rd559;

BB90_72:
mov.u64 %rd558, %rd559;
@%p40 bra BB90_74;

ld.local.u16 %rs97, [%rd3];
st.local.u16 [%rd36+88], %rs97;
ld.local.u64 %rd571, [%rd3+8];
st.local.u64 [%rd36+96], %rd571;

BB90_74:
mov.u64 %rd506, %rd553;
mov.u64 %rd507, %rd554;
mov.u64 %rd508, %rd555;
mov.u64 %rd509, %rd556;
mov.u64 %rd510, %rd557;
mov.u64 %rd511, %rd558;
mov.u64 %rd512, %rd571;
mul.lo.s32 %r70, %r75, 7;
setp.ge.u32	%p60, %r70, %r1;
@%p60 bra BB90_117;

ld.local.u16 %rs98, [%rd36+8];
ld.local.u16 %rs28, [%rd36+-8];

	{ cvt.f32.f16 %f13, %rs98;}


	
	{ cvt.f32.f16 %f14, %rs28;}


	setp.geu.f32	%p61, %f13, %f14;
mov.u64 %rd551, %rd507;
mov.u64 %rd552, %rd506;
@%p61 bra BB90_77;

ld.local.u16 %rs100, [%rd36+8];
st.local.u16 [%rd36+-8], %rs100;
st.local.u16 [%rd36+8], %rs28;
st.local.u64 [%rd36], %rd507;
st.local.u64 [%rd36+16], %rd506;
mov.u64 %rd552, %rd507;
mov.u64 %rd551, %rd506;

BB90_77:
mov.u64 %rd545, %rd551;
mov.u64 %rd540, %rd552;
ld.local.u16 %rs101, [%rd36+40];
ld.local.u16 %rs29, [%rd36+24];

	{ cvt.f32.f16 %f15, %rs101;}


	
	{ cvt.f32.f16 %f16, %rs29;}


	setp.geu.f32	%p62, %f15, %f16;
mov.u64 %rd550, %rd509;
mov.u64 %rd549, %rd508;
@%p62 bra BB90_79;

ld.local.u16 %rs103, [%rd36+40];
st.local.u16 [%rd36+24], %rs103;
st.local.u16 [%rd36+40], %rs29;
st.local.u64 [%rd36+32], %rd509;
st.local.u64 [%rd36+48], %rd508;
mov.u64 %rd549, %rd509;
mov.u64 %rd550, %rd508;

BB90_79:
mov.u64 %rd75, %rd549;
mov.u64 %rd543, %rd550;
ld.local.u16 %rs104, [%rd36+72];
ld.local.u16 %rs30, [%rd36+56];

	{ cvt.f32.f16 %f17, %rs104;}


	
	{ cvt.f32.f16 %f18, %rs30;}


	setp.geu.f32	%p63, %f17, %f18;
mov.u64 %rd548, %rd511;
mov.u64 %rd547, %rd510;
@%p63 bra BB90_81;

ld.local.u16 %rs106, [%rd36+72];
st.local.u16 [%rd36+56], %rs106;
st.local.u16 [%rd36+72], %rs30;
st.local.u64 [%rd36+64], %rd511;
st.local.u64 [%rd36+80], %rd510;
mov.u64 %rd547, %rd511;
mov.u64 %rd548, %rd510;

BB90_81:
mov.u64 %rd77, %rd547;
mov.u64 %rd76, %rd548;
ld.local.u16 %rs107, [%rd36+24];
ld.local.u16 %rs31, [%rd36+8];

	{ cvt.f32.f16 %f19, %rs107;}


	
	{ cvt.f32.f16 %f20, %rs31;}


	setp.geu.f32	%p64, %f19, %f20;
mov.u64 %rd546, %rd75;
@%p64 bra BB90_83;

ld.local.u16 %rs109, [%rd36+24];
st.local.u16 [%rd36+8], %rs109;
st.local.u16 [%rd36+24], %rs31;
st.local.u64 [%rd36+16], %rd75;
st.local.u64 [%rd36+32], %rd545;
mov.u64 %rd429, %rd545;
mov.u64 %rd545, %rd75;
mov.u64 %rd546, %rd429;

BB90_83:
mov.u64 %rd79, %rd545;
mov.u64 %rd537, %rd546;
ld.local.u16 %rs110, [%rd36+56];
ld.local.u16 %rs32, [%rd36+40];

	{ cvt.f32.f16 %f21, %rs110;}


	
	{ cvt.f32.f16 %f22, %rs32;}


	setp.geu.f32	%p65, %f21, %f22;
mov.u64 %rd544, %rd77;
@%p65 bra BB90_85;

ld.local.u16 %rs112, [%rd36+56];
st.local.u16 [%rd36+40], %rs112;
st.local.u16 [%rd36+56], %rs32;
st.local.u64 [%rd36+48], %rd77;
st.local.u64 [%rd36+64], %rd543;
mov.u64 %rd431, %rd543;
mov.u64 %rd543, %rd77;
mov.u64 %rd544, %rd431;

BB90_85:
mov.u64 %rd81, %rd543;
mov.u64 %rd535, %rd544;
ld.local.u16 %rs113, [%rd36+88];
ld.local.u16 %rs33, [%rd36+72];

	{ cvt.f32.f16 %f23, %rs113;}


	
	{ cvt.f32.f16 %f24, %rs33;}


	setp.geu.f32	%p66, %f23, %f24;
mov.u64 %rd542, %rd512;
mov.u64 %rd541, %rd76;
@%p66 bra BB90_87;

ld.local.u16 %rs115, [%rd36+88];
st.local.u16 [%rd36+72], %rs115;
st.local.u16 [%rd36+88], %rs33;
st.local.u64 [%rd36+80], %rd512;
st.local.u64 [%rd36+96], %rd76;
mov.u64 %rd407, %rd512;
mov.u64 %rd542, %rd76;
mov.u64 %rd541, %rd407;

BB90_87:
mov.u64 %rd83, %rd541;
mov.u64 %rd530, %rd542;
ld.local.u16 %rs116, [%rd36+8];
ld.local.u16 %rs34, [%rd36+-8];

	{ cvt.f32.f16 %f25, %rs116;}


	
	{ cvt.f32.f16 %f26, %rs34;}


	setp.geu.f32	%p67, %f25, %f26;
mov.u64 %rd539, %rd79;
@%p67 bra BB90_89;

ld.local.u16 %rs118, [%rd36+8];
st.local.u16 [%rd36+-8], %rs118;
st.local.u16 [%rd36+8], %rs34;
st.local.u64 [%rd36], %rd79;
st.local.u64 [%rd36+16], %rd540;
mov.u64 %rd427, %rd540;
mov.u64 %rd540, %rd79;
mov.u64 %rd539, %rd427;

BB90_89:
mov.u64 %rd533, %rd539;
mov.u64 %rd528, %rd540;
ld.local.u16 %rs119, [%rd36+40];
ld.local.u16 %rs35, [%rd36+24];

	{ cvt.f32.f16 %f27, %rs119;}


	
	{ cvt.f32.f16 %f28, %rs35;}


	setp.geu.f32	%p68, %f27, %f28;
mov.u64 %rd538, %rd81;
@%p68 bra BB90_91;

ld.local.u16 %rs121, [%rd36+40];
st.local.u16 [%rd36+24], %rs121;
st.local.u16 [%rd36+40], %rs35;
st.local.u64 [%rd36+32], %rd81;
st.local.u64 [%rd36+48], %rd537;
mov.u64 %rd439, %rd537;
mov.u64 %rd537, %rd81;
mov.u64 %rd538, %rd439;

BB90_91:
mov.u64 %rd87, %rd537;
mov.u64 %rd531, %rd538;
ld.local.u16 %rs122, [%rd36+72];
ld.local.u16 %rs36, [%rd36+56];

	{ cvt.f32.f16 %f29, %rs122;}


	
	{ cvt.f32.f16 %f30, %rs36;}


	setp.geu.f32	%p69, %f29, %f30;
mov.u64 %rd536, %rd83;
@%p69 bra BB90_93;

ld.local.u16 %rs124, [%rd36+72];
st.local.u16 [%rd36+56], %rs124;
st.local.u16 [%rd36+72], %rs36;
st.local.u64 [%rd36+64], %rd83;
st.local.u64 [%rd36+80], %rd535;
mov.u64 %rd443, %rd535;
mov.u64 %rd535, %rd83;
mov.u64 %rd536, %rd443;

BB90_93:
mov.u64 %rd89, %rd535;
mov.u64 %rd88, %rd536;
ld.local.u16 %rs125, [%rd36+24];
ld.local.u16 %rs37, [%rd36+8];

	{ cvt.f32.f16 %f31, %rs125;}


	
	{ cvt.f32.f16 %f32, %rs37;}


	setp.geu.f32	%p70, %f31, %f32;
mov.u64 %rd534, %rd87;
@%p70 bra BB90_95;

ld.local.u16 %rs127, [%rd36+24];
st.local.u16 [%rd36+8], %rs127;
st.local.u16 [%rd36+24], %rs37;
st.local.u64 [%rd36+16], %rd87;
st.local.u64 [%rd36+32], %rd533;
mov.u64 %rd453, %rd533;
mov.u64 %rd533, %rd87;
mov.u64 %rd534, %rd453;

BB90_95:
mov.u64 %rd91, %rd533;
mov.u64 %rd525, %rd534;
ld.local.u16 %rs128, [%rd36+56];
ld.local.u16 %rs38, [%rd36+40];

	{ cvt.f32.f16 %f33, %rs128;}


	
	{ cvt.f32.f16 %f34, %rs38;}


	setp.geu.f32	%p71, %f33, %f34;
mov.u64 %rd532, %rd89;
@%p71 bra BB90_97;

ld.local.u16 %rs130, [%rd36+56];
st.local.u16 [%rd36+40], %rs130;
st.local.u16 [%rd36+56], %rs38;
st.local.u64 [%rd36+48], %rd89;
st.local.u64 [%rd36+64], %rd531;
mov.u64 %rd455, %rd531;
mov.u64 %rd531, %rd89;
mov.u64 %rd532, %rd455;

BB90_97:
mov.u64 %rd93, %rd531;
mov.u64 %rd523, %rd532;
ld.local.u16 %rs131, [%rd36+88];
ld.local.u16 %rs39, [%rd36+72];

	{ cvt.f32.f16 %f35, %rs131;}


	
	{ cvt.f32.f16 %f36, %rs39;}


	setp.geu.f32	%p72, %f35, %f36;
mov.u64 %rd529, %rd88;
@%p72 bra BB90_99;

ld.local.u16 %rs133, [%rd36+88];
st.local.u16 [%rd36+72], %rs133;
st.local.u16 [%rd36+88], %rs39;
st.local.u64 [%rd36+80], %rd530;
st.local.u64 [%rd36+96], %rd88;
mov.u64 %rd447, %rd530;
mov.u64 %rd530, %rd88;
mov.u64 %rd529, %rd447;

BB90_99:
mov.u64 %rd95, %rd529;
mov.u64 %rd518, %rd530;
ld.local.u16 %rs134, [%rd36+8];
ld.local.u16 %rs40, [%rd36+-8];

	{ cvt.f32.f16 %f37, %rs134;}


	
	{ cvt.f32.f16 %f38, %rs40;}


	setp.geu.f32	%p73, %f37, %f38;
mov.u64 %rd527, %rd91;
@%p73 bra BB90_101;

ld.local.u16 %rs136, [%rd36+8];
st.local.u16 [%rd36+-8], %rs136;
st.local.u16 [%rd36+8], %rs40;
st.local.u64 [%rd36], %rd91;
st.local.u64 [%rd36+16], %rd528;
mov.u64 %rd451, %rd528;
mov.u64 %rd528, %rd91;
mov.u64 %rd527, %rd451;

BB90_101:
mov.u64 %rd521, %rd527;
mov.u64 %rd515, %rd528;
ld.local.u16 %rs137, [%rd36+40];
ld.local.u16 %rs41, [%rd36+24];

	{ cvt.f32.f16 %f39, %rs137;}


	
	{ cvt.f32.f16 %f40, %rs41;}


	setp.geu.f32	%p74, %f39, %f40;
mov.u64 %rd526, %rd93;
@%p74 bra BB90_103;

ld.local.u16 %rs139, [%rd36+40];
st.local.u16 [%rd36+24], %rs139;
st.local.u16 [%rd36+40], %rs41;
st.local.u64 [%rd36+32], %rd93;
st.local.u64 [%rd36+48], %rd525;
mov.u64 %rd463, %rd525;
mov.u64 %rd525, %rd93;
mov.u64 %rd526, %rd463;

BB90_103:
mov.u64 %rd99, %rd525;
mov.u64 %rd519, %rd526;
ld.local.u16 %rs140, [%rd36+72];
ld.local.u16 %rs42, [%rd36+56];

	{ cvt.f32.f16 %f41, %rs140;}


	
	{ cvt.f32.f16 %f42, %rs42;}


	setp.geu.f32	%p75, %f41, %f42;
mov.u64 %rd524, %rd95;
@%p75 bra BB90_105;

ld.local.u16 %rs142, [%rd36+72];
st.local.u16 [%rd36+56], %rs142;
st.local.u16 [%rd36+72], %rs42;
st.local.u64 [%rd36+64], %rd95;
st.local.u64 [%rd36+80], %rd523;
mov.u64 %rd467, %rd523;
mov.u64 %rd523, %rd95;
mov.u64 %rd524, %rd467;

BB90_105:
mov.u64 %rd101, %rd523;
mov.u64 %rd100, %rd524;
ld.local.u16 %rs143, [%rd36+24];
ld.local.u16 %rs43, [%rd36+8];

	{ cvt.f32.f16 %f43, %rs143;}


	
	{ cvt.f32.f16 %f44, %rs43;}


	setp.geu.f32	%p76, %f43, %f44;
mov.u64 %rd522, %rd99;
@%p76 bra BB90_107;

ld.local.u16 %rs145, [%rd36+24];
st.local.u16 [%rd36+8], %rs145;
st.local.u16 [%rd36+24], %rs43;
st.local.u64 [%rd36+16], %rd99;
st.local.u64 [%rd36+32], %rd521;
mov.u64 %rd477, %rd521;
mov.u64 %rd521, %rd99;
mov.u64 %rd522, %rd477;

BB90_107:
mov.u64 %rd103, %rd521;
mov.u64 %rd513, %rd522;
ld.local.u16 %rs146, [%rd36+56];
ld.local.u16 %rs44, [%rd36+40];

	{ cvt.f32.f16 %f45, %rs146;}


	
	{ cvt.f32.f16 %f46, %rs44;}


	setp.geu.f32	%p77, %f45, %f46;
mov.u64 %rd520, %rd101;
@%p77 bra BB90_109;

ld.local.u16 %rs148, [%rd36+56];
st.local.u16 [%rd36+40], %rs148;
st.local.u16 [%rd36+56], %rs44;
st.local.u64 [%rd36+48], %rd101;
st.local.u64 [%rd36+64], %rd519;
mov.u64 %rd479, %rd519;
mov.u64 %rd519, %rd101;
mov.u64 %rd520, %rd479;

BB90_109:
mov.u64 %rd105, %rd519;
mov.u64 %rd510, %rd520;
ld.local.u16 %rs149, [%rd36+88];
ld.local.u16 %rs45, [%rd36+72];

	{ cvt.f32.f16 %f47, %rs149;}


	
	{ cvt.f32.f16 %f48, %rs45;}


	setp.geu.f32	%p78, %f47, %f48;
mov.u64 %rd517, %rd100;
@%p78 bra BB90_111;

ld.local.u16 %rs151, [%rd36+88];
st.local.u16 [%rd36+72], %rs151;
st.local.u16 [%rd36+88], %rs45;
st.local.u64 [%rd36+80], %rd518;
st.local.u64 [%rd36+96], %rd100;
mov.u64 %rd471, %rd518;
mov.u64 %rd518, %rd100;
mov.u64 %rd517, %rd471;

BB90_111:
mov.u64 %rd107, %rd517;
mov.u64 %rd512, %rd518;
ld.local.u16 %rs152, [%rd36+8];
ld.local.u16 %rs46, [%rd36+-8];

	{ cvt.f32.f16 %f49, %rs152;}


	
	{ cvt.f32.f16 %f50, %rs46;}


	setp.geu.f32	%p79, %f49, %f50;
mov.u64 %rd516, %rd103;
@%p79 bra BB90_113;

ld.local.u16 %rs154, [%rd36+8];
st.local.u16 [%rd36+-8], %rs154;
st.local.u16 [%rd36+8], %rs46;
st.local.u64 [%rd36], %rd103;
st.local.u64 [%rd36+16], %rd515;
mov.u64 %rd475, %rd515;
mov.u64 %rd515, %rd103;
mov.u64 %rd516, %rd475;

BB90_113:
mov.u64 %rd506, %rd515;
mov.u64 %rd507, %rd516;
ld.local.u16 %rs155, [%rd36+40];
ld.local.u16 %rs47, [%rd36+24];

	{ cvt.f32.f16 %f51, %rs155;}


	
	{ cvt.f32.f16 %f52, %rs47;}


	setp.geu.f32	%p80, %f51, %f52;
mov.u64 %rd514, %rd105;
@%p80 bra BB90_115;

ld.local.u16 %rs157, [%rd36+40];
st.local.u16 [%rd36+24], %rs157;
st.local.u16 [%rd36+40], %rs47;
st.local.u64 [%rd36+32], %rd105;
st.local.u64 [%rd36+48], %rd513;
mov.u64 %rd487, %rd513;
mov.u64 %rd513, %rd105;
mov.u64 %rd514, %rd487;

BB90_115:
mov.u64 %rd508, %rd513;
mov.u64 %rd509, %rd514;
ld.local.u16 %rs158, [%rd36+72];
ld.local.u16 %rs48, [%rd36+56];

	{ cvt.f32.f16 %f53, %rs158;}


	
	{ cvt.f32.f16 %f54, %rs48;}


	setp.geu.f32	%p81, %f53, %f54;
mov.u64 %rd511, %rd107;
@%p81 bra BB90_117;

ld.local.u16 %rs160, [%rd36+72];
st.local.u16 [%rd36+56], %rs160;
st.local.u16 [%rd36+72], %rs48;
st.local.u64 [%rd36+64], %rd107;
st.local.u64 [%rd36+80], %rd510;
mov.u64 %rd491, %rd510;
mov.u64 %rd510, %rd107;
mov.u64 %rd511, %rd491;

BB90_117:
@%p33 bra BB90_119;

ld.local.u16 %rs161, [%rd36+-8];
st.global.u16 [%rd37], %rs161;
st.global.u64 [%rd37+8], %rd506;

BB90_119:
@%p34 bra BB90_121;

ld.local.u16 %rs162, [%rd36+8];
st.global.u16 [%rd37+16], %rs162;
st.global.u64 [%rd37+24], %rd507;

BB90_121:
@%p35 bra BB90_123;

ld.local.u16 %rs163, [%rd36+24];
st.global.u16 [%rd37+32], %rs163;
st.global.u64 [%rd37+40], %rd508;

BB90_123:
@%p36 bra BB90_125;

ld.local.u16 %rs164, [%rd36+40];
st.global.u16 [%rd37+48], %rs164;
st.global.u64 [%rd37+56], %rd509;

BB90_125:
@%p37 bra BB90_127;

ld.local.u16 %rs165, [%rd36+56];
st.global.u16 [%rd37+64], %rs165;
st.global.u64 [%rd37+72], %rd510;

BB90_127:
@%p38 bra BB90_129;

ld.local.u16 %rs166, [%rd36+72];
st.global.u16 [%rd37+80], %rs166;
st.global.u64 [%rd37+88], %rd511;

BB90_129:
@%p39 bra BB90_131;

ld.local.u16 %rs167, [%rd36+88];
st.global.u16 [%rd37+96], %rs167;
st.global.u64 [%rd37+104], %rd512;

BB90_131:
ld.param.u64 %rd341, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustLTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+32];
ld.param.u64 %rd340, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI10ThrustLTOpISE_EEEEEPNSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+24];
cvta.to.global.u64 %rd119, %rd340;
cvta.to.global.u64 %rd120, %rd341;
bar.sync 0;
mad.lo.s32 %r71, %r75, -7, %r1;
mov.u32 %r48, 7;
min.u32 %r7, %r71, %r48;
mov.u32 %r72, 2;

BB90_132:
neg.s32 %r49, %r72;
and.b32 %r50, %r75, %r49;
add.s32 %r51, %r72, -1;
and.b32 %r52, %r51, %r75;
mul.lo.s32 %r53, %r52, 7;
min.u32 %r9, %r53, %r1;
mul.lo.s32 %r54, %r50, 7;
shr.u32 %r55, %r72, 1;
mul.lo.s32 %r56, %r55, 7;
min.u32 %r57, %r54, %r1;
add.s32 %r58, %r57, %r56;
min.u32 %r59, %r58, %r1;
add.s32 %r60, %r59, %r56;
min.u32 %r10, %r60, %r1;
sub.s32 %r61, %r59, %r57;
sub.s32 %r62, %r10, %r59;
cvt.u64.u32	%rd280, %r57;
add.s64 %rd123, %rd280, %rd1;
cvt.u64.u32	%rd124, %r59;
add.s64 %rd125, %rd124, %rd1;
setp.lt.u32	%p89, %r9, %r62;
sub.s32 %r63, %r9, %r62;
selp.b32	%r74, 0, %r63, %p89;
min.u32 %r73, %r61, %r9;
setp.ge.u32	%p90, %r74, %r73;
@%p90 bra BB90_135;

add.s32 %r13, %r9, -1;

BB90_134:
add.s32 %r64, %r73, %r74;
shr.u32 %r65, %r64, 1;
sub.s32 %r66, %r13, %r65;
cvt.u64.u32	%rd281, %r66;
add.s64 %rd282, %rd281, %rd125;
cvt.u64.u32	%rd283, %r65;
add.s64 %rd284, %rd123, %rd283;
shl.b64 %rd285, %rd282, 4;
add.s64 %rd286, %rd5, %rd285;
ld.global.u16 %rs168, [%rd286];
shl.b64 %rd287, %rd284, 4;
add.s64 %rd288, %rd5, %rd287;
ld.global.u16 %rs169, [%rd288];

	{ cvt.f32.f16 %f55, %rs168;}


	
	{ cvt.f32.f16 %f56, %rs169;}


	setp.lt.f32	%p91, %f55, %f56;
add.s32 %r67, %r65, 1;
selp.b32	%r74, %r74, %r67, %p91;
selp.b32	%r73, %r65, %r73, %p91;
setp.lt.u32	%p92, %r74, %r73;
@%p92 bra BB90_134;

BB90_135:
cvt.u64.u32	%rd290, %r74;
add.s64 %rd126, %rd123, %rd290;
shl.b64 %rd291, %rd126, 4;
add.s64 %rd127, %rd5, %rd291;
shl.b64 %rd292, %rd125, 4;
add.s64 %rd128, %rd5, %rd292;
cvt.u64.u32	%rd293, %r9;
add.s64 %rd294, %rd293, %rd1;
add.s64 %rd295, %rd294, %rd124;
sub.s64 %rd129, %rd295, %rd290;
shl.b64 %rd296, %rd129, 4;
add.s64 %rd130, %rd5, %rd296;
cvt.u64.u32	%rd297, %r10;
add.s64 %rd298, %rd297, %rd1;
shl.b64 %rd299, %rd298, 4;
add.s64 %rd131, %rd5, %rd299;
mov.u64 %rd573, 0;
mov.pred %p93, 0;
@%p93 bra BB90_137;

BB90_136:
add.s64 %rd300, %rd2, %rd573;
st.local.u8 [%rd300], %rs64;
add.s64 %rd573, %rd573, 1;
setp.lt.u64	%p94, %rd573, 16;
@%p94 bra BB90_136;

BB90_137:
ld.global.u16 %rs171, [%rd127];
ld.global.u64 %rd302, [%rd127+8];
st.local.u64 [%rd2+8], %rd302;
st.local.u16 [%rd2], %rs171;
mov.u64 %rd574, 0;
@%p93 bra BB90_139;

BB90_138:
add.s64 %rd303, %rd3, %rd574;
st.local.u8 [%rd303], %rs64;
add.s64 %rd574, %rd574, 1;
setp.lt.u64	%p96, %rd574, 16;
@%p96 bra BB90_138;

BB90_139:
ld.global.u16 %rs173, [%rd130];
ld.global.u64 %rd304, [%rd130+8];
st.local.u64 [%rd3+8], %rd304;
st.local.u16 [%rd3], %rs173;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd130, %rd131;
@%p98 bra BB90_142;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd127, %rd128;
@%p100 bra BB90_142;

ld.local.u16 %rs174, [%rd3];
ld.local.u16 %rs175, [%rd2];

	{ cvt.f32.f16 %f57, %rs174;}


	
	{ cvt.f32.f16 %f58, %rs175;}


	setp.geu.f32	%p134, %f57, %f58;

BB90_142:
selp.b64	%rd305, %rd2, %rd3, %p134;
ld.local.u16 %rs49, [%rd305];
ld.local.u64 %rd136, [%rd305+8];
@%p134 bra BB90_144;
bra.uni BB90_143;

BB90_144:
add.s64 %rd310, %rd291, %rd5;
add.s64 %rd138, %rd310, 16;
ld.global.u16 %rs177, [%rd127+16];
st.local.u16 [%rd2], %rs177;
ld.global.u64 %rd311, [%rd127+24];
st.local.u64 [%rd2+8], %rd311;
mov.u64 %rd597, %rd130;
mov.u64 %rd598, %rd130;
mov.u64 %rd621, %rd138;
mov.u64 %rd622, %rd138;
bra.uni BB90_145;

BB90_143:
add.s64 %rd307, %rd296, %rd5;
add.s64 %rd137, %rd307, 16;
ld.global.u16 %rs176, [%rd130+16];
st.local.u16 [%rd3], %rs176;
ld.global.u64 %rd308, [%rd130+24];
st.local.u64 [%rd3+8], %rd308;
mov.u64 %rd597, %rd137;
mov.u64 %rd598, %rd137;
mov.u64 %rd621, %rd127;
mov.u64 %rd622, %rd127;

BB90_145:
mov.u64 %rd142, %rd621;
mov.u64 %rd620, %rd622;
mov.u64 %rd140, %rd597;
mov.u64 %rd596, %rd598;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd596, %rd131;
@%p102 bra BB90_148;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd620, %rd128;
@%p104 bra BB90_148;

ld.local.u16 %rs178, [%rd3];
ld.local.u16 %rs179, [%rd2];

	{ cvt.f32.f16 %f59, %rs178;}


	
	{ cvt.f32.f16 %f60, %rs179;}


	setp.geu.f32	%p135, %f59, %f60;

BB90_148:
selp.b64	%rd312, %rd2, %rd3, %p135;
ld.local.u16 %rs50, [%rd312];
ld.local.u64 %rd143, [%rd312+8];
@%p135 bra BB90_150;
bra.uni BB90_149;

BB90_150:
add.s64 %rd620, %rd620, 16;
add.s64 %rd147, %rd142, 16;
ld.global.u16 %rs181, [%rd142+16];
st.local.u16 [%rd2], %rs181;
ld.global.u64 %rd314, [%rd142+24];
st.local.u64 [%rd2+8], %rd314;
mov.u64 %rd595, %rd140;
mov.u64 %rd619, %rd147;
bra.uni BB90_151;

BB90_149:
add.s64 %rd596, %rd596, 16;
add.s64 %rd145, %rd140, 16;
ld.global.u16 %rs180, [%rd140+16];
st.local.u16 [%rd3], %rs180;
ld.global.u64 %rd313, [%rd140+24];
st.local.u64 [%rd3+8], %rd313;
mov.u64 %rd595, %rd145;
mov.u64 %rd619, %rd142;

BB90_151:
mov.u64 %rd151, %rd619;
mov.u64 %rd618, %rd620;
mov.u64 %rd149, %rd595;
mov.u64 %rd594, %rd596;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd594, %rd131;
@%p106 bra BB90_154;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd618, %rd128;
@%p108 bra BB90_154;

ld.local.u16 %rs182, [%rd3];
ld.local.u16 %rs183, [%rd2];

	{ cvt.f32.f16 %f61, %rs182;}


	
	{ cvt.f32.f16 %f62, %rs183;}


	setp.geu.f32	%p136, %f61, %f62;

BB90_154:
selp.b64	%rd315, %rd2, %rd3, %p136;
ld.local.u16 %rs51, [%rd315];
ld.local.u64 %rd152, [%rd315+8];
@%p136 bra BB90_156;
bra.uni BB90_155;

BB90_156:
add.s64 %rd618, %rd618, 16;
add.s64 %rd156, %rd151, 16;
ld.global.u16 %rs185, [%rd151+16];
st.local.u16 [%rd2], %rs185;
ld.global.u64 %rd317, [%rd151+24];
st.local.u64 [%rd2+8], %rd317;
mov.u64 %rd593, %rd149;
mov.u64 %rd617, %rd156;
bra.uni BB90_157;

BB90_155:
add.s64 %rd594, %rd594, 16;
add.s64 %rd154, %rd149, 16;
ld.global.u16 %rs184, [%rd149+16];
st.local.u16 [%rd3], %rs184;
ld.global.u64 %rd316, [%rd149+24];
st.local.u64 [%rd3+8], %rd316;
mov.u64 %rd593, %rd154;
mov.u64 %rd617, %rd151;

BB90_157:
mov.u64 %rd160, %rd617;
mov.u64 %rd616, %rd618;
mov.u64 %rd158, %rd593;
mov.u64 %rd592, %rd594;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd592, %rd131;
@%p110 bra BB90_160;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd616, %rd128;
@%p112 bra BB90_160;

ld.local.u16 %rs186, [%rd3];
ld.local.u16 %rs187, [%rd2];

	{ cvt.f32.f16 %f63, %rs186;}


	
	{ cvt.f32.f16 %f64, %rs187;}


	setp.geu.f32	%p137, %f63, %f64;

BB90_160:
selp.b64	%rd318, %rd2, %rd3, %p137;
ld.local.u16 %rs52, [%rd318];
ld.local.u64 %rd161, [%rd318+8];
@%p137 bra BB90_162;
bra.uni BB90_161;

BB90_162:
add.s64 %rd616, %rd616, 16;
add.s64 %rd165, %rd160, 16;
ld.global.u16 %rs189, [%rd160+16];
st.local.u16 [%rd2], %rs189;
ld.global.u64 %rd320, [%rd160+24];
st.local.u64 [%rd2+8], %rd320;
mov.u64 %rd591, %rd158;
mov.u64 %rd615, %rd165;
bra.uni BB90_163;

BB90_161:
add.s64 %rd592, %rd592, 16;
add.s64 %rd163, %rd158, 16;
ld.global.u16 %rs188, [%rd158+16];
st.local.u16 [%rd3], %rs188;
ld.global.u64 %rd319, [%rd158+24];
st.local.u64 [%rd3+8], %rd319;
mov.u64 %rd591, %rd163;
mov.u64 %rd615, %rd160;

BB90_163:
mov.u64 %rd169, %rd615;
mov.u64 %rd614, %rd616;
mov.u64 %rd167, %rd591;
mov.u64 %rd590, %rd592;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd590, %rd131;
@%p114 bra BB90_166;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd614, %rd128;
@%p116 bra BB90_166;

ld.local.u16 %rs190, [%rd3];
ld.local.u16 %rs191, [%rd2];

	{ cvt.f32.f16 %f65, %rs190;}


	
	{ cvt.f32.f16 %f66, %rs191;}


	setp.geu.f32	%p138, %f65, %f66;

BB90_166:
selp.b64	%rd321, %rd2, %rd3, %p138;
ld.local.u16 %rs53, [%rd321];
ld.local.u64 %rd170, [%rd321+8];
@%p138 bra BB90_168;
bra.uni BB90_167;

BB90_168:
add.s64 %rd614, %rd614, 16;
add.s64 %rd174, %rd169, 16;
ld.global.u16 %rs193, [%rd169+16];
st.local.u16 [%rd2], %rs193;
ld.global.u64 %rd323, [%rd169+24];
st.local.u64 [%rd2+8], %rd323;
mov.u64 %rd589, %rd167;
mov.u64 %rd613, %rd174;
bra.uni BB90_169;

BB90_167:
add.s64 %rd590, %rd590, 16;
add.s64 %rd172, %rd167, 16;
ld.global.u16 %rs192, [%rd167+16];
st.local.u16 [%rd3], %rs192;
ld.global.u64 %rd322, [%rd167+24];
st.local.u64 [%rd3+8], %rd322;
mov.u64 %rd589, %rd172;
mov.u64 %rd613, %rd169;

BB90_169:
mov.u64 %rd178, %rd613;
mov.u64 %rd612, %rd614;
mov.u64 %rd176, %rd589;
mov.u64 %rd588, %rd590;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd588, %rd131;
@%p118 bra BB90_172;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd612, %rd128;
@%p120 bra BB90_172;

ld.local.u16 %rs194, [%rd3];
ld.local.u16 %rs195, [%rd2];

	{ cvt.f32.f16 %f67, %rs194;}


	
	{ cvt.f32.f16 %f68, %rs195;}


	setp.geu.f32	%p139, %f67, %f68;

BB90_172:
selp.b64	%rd324, %rd2, %rd3, %p139;
ld.local.u16 %rs54, [%rd324];
ld.local.u64 %rd179, [%rd324+8];
@%p139 bra BB90_174;
bra.uni BB90_173;

BB90_174:
add.s64 %rd612, %rd612, 16;
add.s64 %rd183, %rd178, 16;
ld.global.u16 %rs197, [%rd178+16];
st.local.u16 [%rd2], %rs197;
ld.global.u64 %rd326, [%rd178+24];
st.local.u64 [%rd2+8], %rd326;
mov.u64 %rd587, %rd176;
mov.u64 %rd611, %rd183;
bra.uni BB90_175;

BB90_173:
add.s64 %rd588, %rd588, 16;
add.s64 %rd181, %rd176, 16;
ld.global.u16 %rs196, [%rd176+16];
st.local.u16 [%rd3], %rs196;
ld.global.u64 %rd325, [%rd176+24];
st.local.u64 [%rd3+8], %rd325;
mov.u64 %rd587, %rd181;
mov.u64 %rd611, %rd178;

BB90_175:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd588, %rd131;
mov.pred %p140, %p121;
@%p122 bra BB90_178;

setp.ge.u64	%p124, %rd612, %rd128;
mov.pred %p140, %p93;
@%p124 bra BB90_178;

ld.local.u16 %rs198, [%rd3];
ld.local.u16 %rs199, [%rd2];

	{ cvt.f32.f16 %f69, %rs198;}


	
	{ cvt.f32.f16 %f70, %rs199;}


	setp.geu.f32	%p140, %f69, %f70;

BB90_178:
selp.b64	%rd327, %rd2, %rd3, %p140;
ld.local.u16 %rs55, [%rd327];
ld.local.u64 %rd188, [%rd327+8];
@%p140 bra BB90_180;
bra.uni BB90_179;

BB90_180:
ld.global.u16 %rs201, [%rd611+16];
st.local.u16 [%rd2], %rs201;
ld.global.u64 %rd329, [%rd611+24];
st.local.u64 [%rd2+8], %rd329;
bra.uni BB90_181;

BB90_179:
ld.global.u16 %rs200, [%rd587+16];
st.local.u16 [%rd3], %rs200;
ld.global.u64 %rd328, [%rd587+24];
st.local.u64 [%rd3+8], %rd328;

BB90_181:
setp.eq.s32	%p15, %r7, 0;
bar.sync 0;
@%p15 bra BB90_183;

st.global.u16 [%rd37], %rs49;
st.global.u64 [%rd37+8], %rd136;

BB90_183:
setp.lt.u32	%p125, %r7, 2;
@%p125 bra BB90_185;

st.global.u16 [%rd37+16], %rs50;
st.global.u64 [%rd37+24], %rd143;

BB90_185:
setp.lt.u32	%p126, %r7, 3;
@%p126 bra BB90_187;

st.global.u16 [%rd37+32], %rs51;
st.global.u64 [%rd37+40], %rd152;

BB90_187:
setp.lt.u32	%p127, %r7, 4;
@%p127 bra BB90_189;

st.global.u16 [%rd37+48], %rs52;
st.global.u64 [%rd37+56], %rd161;

BB90_189:
setp.lt.u32	%p128, %r7, 5;
@%p128 bra BB90_191;

st.global.u16 [%rd37+64], %rs53;
st.global.u64 [%rd37+72], %rd170;

BB90_191:
setp.lt.u32	%p129, %r7, 6;
@%p129 bra BB90_193;

st.global.u16 [%rd37+80], %rs54;
st.global.u64 [%rd37+88], %rd179;

BB90_193:
setp.lt.u32	%p130, %r7, 7;
@%p130 bra BB90_195;

st.global.u16 [%rd37+96], %rs55;
st.global.u64 [%rd37+104], %rd188;

BB90_195:
bar.sync 0;
shl.b32 %r72, %r72, 1;
setp.lt.u32	%p131, %r72, 257;
@%p131 bra BB90_132;

setp.ge.u32	%p132, %r75, %r1;
@%p132 bra BB90_198;

BB90_197:
cvt.u64.u32	%rd330, %r75;
add.s64 %rd331, %rd330, %rd198;
shl.b64 %rd332, %rd331, 1;
add.s64 %rd333, %rd119, %rd332;
shl.b64 %rd334, %rd331, 3;
add.s64 %rd335, %rd120, %rd334;
add.s64 %rd336, %rd330, %rd1;
shl.b64 %rd337, %rd336, 4;
add.s64 %rd338, %rd5, %rd337;
ld.global.u16 %rs202, [%rd338];
st.global.u16 [%rd333], %rs202;
ld.global.u64 %rd339, [%rd338+8];
st.global.u64 [%rd335], %rd339;
add.s32 %r75, %r75, 256;
setp.lt.u32	%p133, %r75, %r1;
@%p133 bra BB90_197;

BB90_198:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI10ThrustLTOpISD_EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0[48]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot91[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<247>;
.reg .f32 %f<71>;
.reg .b32 %r<83>;
.reg .b64 %rd<624>;


mov.u64 %rd623, __local_depot91;
cvta.local.u64 %SP, %rd623;
ld.param.u64 %rd186, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0+8];
ld.param.u64 %rd185, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0];
ld.param.u64 %rd187, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0+16];
mov.u32 %r21, %ctaid.x;
mul.lo.s32 %r22, %r21, 1792;
cvt.u64.u32	%rd190, %r22;
sub.s64 %rd191, %rd187, %rd190;
cvt.u32.u64	%r23, %rd191;
mov.u32 %r24, 1792;
min.u32 %r1, %r23, %r24;
add.u64 %rd192, %SP, 16;
cvta.to.local.u64 %rd1, %rd192;
add.u64 %rd193, %SP, 0;
cvta.to.local.u64 %rd2, %rd193;
add.u64 %rd194, %SP, 32;
cvta.to.local.u64 %rd3, %rd194;
cvta.to.global.u64 %rd195, %rd185;
cvta.to.global.u64 %rd196, %rd186;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r82, %tid.x;
cvt.u64.u32	%rd197, %r82;
add.s64 %rd198, %rd197, %rd190;
shl.b64 %rd199, %rd198, 1;
add.s64 %rd4, %rd195, %rd199;
shl.b64 %rd200, %rd198, 3;
add.s64 %rd5, %rd196, %rd200;
@%p16 bra BB91_15;
bra.uni BB91_1;

BB91_15:
ld.global.u16 %rs234, [%rd4];
ld.global.u64 %rd368, [%rd5];
ld.global.u16 %rs235, [%rd4+512];
ld.global.u64 %rd369, [%rd5+2048];
ld.global.u16 %rs237, [%rd4+1024];
ld.global.u64 %rd371, [%rd5+4096];
ld.global.u16 %rs238, [%rd4+1536];
ld.global.u64 %rd372, [%rd5+6144];
ld.global.u16 %rs240, [%rd4+2048];
ld.global.u64 %rd373, [%rd5+8192];
ld.global.u16 %rs239, [%rd4+2560];
ld.global.u64 %rd370, [%rd5+10240];
ld.global.u16 %rs236, [%rd4+3072];
ld.global.u64 %rd367, [%rd5+12288];
bra.uni BB91_16;

BB91_1:
mov.u16 %rs72, 0;
mov.u64 %rd201, 0;
setp.ge.u32	%p17, %r82, %r1;
mov.u64 %rd379, %rd201;
mov.u16 %rs246, %rs72;
@%p17 bra BB91_3;

ld.global.u16 %rs1, [%rd4];
ld.global.u64 %rd6, [%rd5];
mov.u64 %rd379, %rd6;
mov.u16 %rs246, %rs1;

BB91_3:
mov.u16 %rs222, %rs246;
mov.u16 %rs234, %rs222;
mov.u64 %rd355, %rd379;
mov.u64 %rd368, %rd355;
add.s32 %r25, %r82, 256;
setp.ge.u32	%p18, %r25, %r1;
mov.u64 %rd378, %rd201;
mov.u16 %rs245, %rs72;
@%p18 bra BB91_5;

ld.global.u16 %rs245, [%rd4+512];
ld.global.u64 %rd378, [%rd5+2048];

BB91_5:
mov.u16 %rs235, %rs245;
mov.u64 %rd369, %rd378;
add.s32 %r26, %r82, 512;
setp.ge.u32	%p19, %r26, %r1;
mov.u64 %rd377, %rd201;
mov.u16 %rs244, %rs72;
@%p19 bra BB91_7;

ld.global.u16 %rs244, [%rd4+1024];
ld.global.u64 %rd377, [%rd5+4096];

BB91_7:
mov.u16 %rs237, %rs244;
mov.u64 %rd371, %rd377;
add.s32 %r27, %r82, 768;
setp.ge.u32	%p20, %r27, %r1;
mov.u64 %rd376, %rd201;
mov.u16 %rs243, %rs72;
@%p20 bra BB91_9;

ld.global.u16 %rs243, [%rd4+1536];
ld.global.u64 %rd376, [%rd5+6144];

BB91_9:
mov.u16 %rs238, %rs243;
mov.u64 %rd372, %rd376;
add.s32 %r28, %r82, 1024;
setp.ge.u32	%p21, %r28, %r1;
mov.u64 %rd375, %rd201;
mov.u16 %rs242, %rs72;
@%p21 bra BB91_11;

ld.global.u16 %rs242, [%rd4+2048];
ld.global.u64 %rd375, [%rd5+8192];

BB91_11:
mov.u16 %rs240, %rs242;
mov.u64 %rd373, %rd375;
add.s32 %r29, %r82, 1280;
setp.ge.u32	%p22, %r29, %r1;
mov.u64 %rd374, %rd201;
mov.u16 %rs241, %rs72;
@%p22 bra BB91_13;

ld.global.u16 %rs241, [%rd4+2560];
ld.global.u64 %rd374, [%rd5+10240];

BB91_13:
mov.u16 %rs239, %rs241;
mov.u64 %rd370, %rd374;
add.s32 %r30, %r82, 1536;
setp.ge.u32	%p23, %r30, %r1;
mov.u64 %rd367, %rd201;
mov.u16 %rs236, %rs72;
@%p23 bra BB91_16;

ld.global.u16 %rs236, [%rd4+3072];
ld.global.u64 %rd367, [%rd5+12288];

BB91_16:
@%p16 bra BB91_31;
bra.uni BB91_17;

BB91_31:
mov.u32 %r51, %tid.x;
mul.wide.u32 %rd229, %r51, 16;
mov.u64 %rd230, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd231, %rd230, %rd229;
st.shared.u16 [%rd231], %rs234;
st.shared.u16 [%rd231+4096], %rs235;
st.shared.u16 [%rd231+8192], %rs237;
st.shared.u16 [%rd231+12288], %rs238;
st.shared.u16 [%rd231+16384], %rs240;
st.shared.u16 [%rd231+20480], %rs239;
st.shared.u16 [%rd231+24576], %rs236;
st.shared.u64 [%rd231+8], %rd368;
st.shared.u64 [%rd231+4104], %rd369;
st.shared.u64 [%rd231+8200], %rd371;
st.shared.u64 [%rd231+12296], %rd372;
st.shared.u64 [%rd231+16392], %rd373;
st.shared.u64 [%rd231+20488], %rd370;
st.shared.u64 [%rd231+24584], %rd367;
bra.uni BB91_32;

BB91_17:
setp.ge.u32	%p25, %r82, %r1;
@%p25 bra BB91_19;

mul.wide.u32 %rd208, %r82, 16;
mov.u64 %rd209, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd210, %rd209, %rd208;
st.shared.u16 [%rd210], %rs234;
st.shared.u64 [%rd210+8], %rd368;

BB91_19:
add.s32 %r34, %r82, 256;
setp.ge.u32	%p26, %r34, %r1;
@%p26 bra BB91_21;

mul.wide.u32 %rd211, %r82, 16;
mov.u64 %rd212, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd213, %rd212, %rd211;
st.shared.u16 [%rd213+4096], %rs235;
st.shared.u64 [%rd213+4104], %rd369;

BB91_21:
add.s32 %r37, %r82, 512;
setp.ge.u32	%p27, %r37, %r1;
@%p27 bra BB91_23;

mul.wide.u32 %rd214, %r82, 16;
mov.u64 %rd215, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd216, %rd215, %rd214;
st.shared.u16 [%rd216+8192], %rs237;
st.shared.u64 [%rd216+8200], %rd371;

BB91_23:
add.s32 %r40, %r82, 768;
setp.ge.u32	%p28, %r40, %r1;
@%p28 bra BB91_25;

mul.wide.u32 %rd217, %r82, 16;
mov.u64 %rd218, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd219, %rd218, %rd217;
st.shared.u16 [%rd219+12288], %rs238;
st.shared.u64 [%rd219+12296], %rd372;

BB91_25:
add.s32 %r43, %r82, 1024;
setp.ge.u32	%p29, %r43, %r1;
@%p29 bra BB91_27;

mul.wide.u32 %rd220, %r82, 16;
mov.u64 %rd221, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd222, %rd221, %rd220;
st.shared.u16 [%rd222+16384], %rs240;
st.shared.u64 [%rd222+16392], %rd373;

BB91_27:
add.s32 %r46, %r82, 1280;
setp.ge.u32	%p30, %r46, %r1;
@%p30 bra BB91_29;

mul.wide.u32 %rd223, %r82, 16;
mov.u64 %rd224, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd225, %rd224, %rd223;
st.shared.u16 [%rd225+20480], %rs239;
st.shared.u64 [%rd225+20488], %rd370;

BB91_29:
add.s32 %r49, %r82, 1536;
setp.ge.u32	%p31, %r49, %r1;
@%p31 bra BB91_32;

mul.wide.u32 %rd226, %r82, 16;
mov.u64 %rd227, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd228, %rd227, %rd226;
st.shared.u16 [%rd228+24576], %rs236;
st.shared.u64 [%rd228+24584], %rd367;

BB91_32:
bar.sync 0;
mov.u16 %rs79, 0;
st.local.u8 [%rd3], %rs79;
st.local.u8 [%rd3+1], %rs79;
add.s64 %rd33, %rd3, 8;
mov.u64 %rd232, 0;
st.local.u64 [%rd3+8], %rd232;
st.local.u64 [%rd3+24], %rd232;
st.local.u64 [%rd3+40], %rd232;
st.local.u64 [%rd3+56], %rd232;
st.local.u64 [%rd3+72], %rd232;
st.local.u64 [%rd3+88], %rd232;
st.local.u64 [%rd3+104], %rd232;
st.local.v2.u8 [%rd3+16], {%rs79, %rs79};
st.local.v2.u8 [%rd3+32], {%rs79, %rs79};
st.local.v2.u8 [%rd3+48], {%rs79, %rs79};
st.local.v2.u8 [%rd3+64], {%rs79, %rs79};
st.local.v2.u8 [%rd3+80], {%rs79, %rs79};
st.local.v2.u8 [%rd3+96], {%rs79, %rs79};
mul.lo.s32 %r52, %r82, 7;
add.s32 %r53, %r52, 7;
setp.gt.u32	%p32, %r53, %r1;
mad.lo.s32 %r4, %r82, -7, %r1;
selp.b32	%r5, %r4, 7, %p32;
cvt.u64.u32	%rd34, %r52;
setp.eq.s32	%p33, %r5, 0;
mul.wide.u32 %rd235, %r52, 16;
mov.u64 %rd236, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd35, %rd236, %rd235;
mov.u64 %rd576, %rd232;
@%p33 bra BB91_34;

ld.shared.u16 %rs80, [%rd35];
st.local.u16 [%rd33+-8], %rs80;
ld.shared.u64 %rd36, [%rd35+8];
st.local.u64 [%rd33], %rd36;
mov.u64 %rd576, %rd36;

BB91_34:
mov.u64 %rd385, %rd576;
mov.u64 %rd559, %rd385;
setp.lt.u32	%p34, %r5, 2;
mov.u64 %rd575, %rd232;
@%p34 bra BB91_36;

ld.shared.u16 %rs81, [%rd35+16];
st.local.u16 [%rd33+8], %rs81;
ld.shared.u64 %rd575, [%rd35+24];
st.local.u64 [%rd33+16], %rd575;

BB91_36:
mov.u64 %rd560, %rd575;
setp.lt.u32	%p35, %r5, 3;
mov.u64 %rd574, %rd232;
@%p35 bra BB91_38;

ld.shared.u16 %rs82, [%rd35+32];
st.local.u16 [%rd33+24], %rs82;
ld.shared.u64 %rd574, [%rd35+40];
st.local.u64 [%rd33+32], %rd574;

BB91_38:
mov.u64 %rd561, %rd574;
setp.lt.u32	%p36, %r5, 4;
mov.u64 %rd573, %rd232;
@%p36 bra BB91_40;

ld.shared.u16 %rs83, [%rd35+48];
st.local.u16 [%rd33+40], %rs83;
ld.shared.u64 %rd573, [%rd35+56];
st.local.u64 [%rd33+48], %rd573;

BB91_40:
mov.u64 %rd562, %rd573;
setp.lt.u32	%p37, %r5, 5;
mov.u64 %rd572, %rd232;
@%p37 bra BB91_42;

ld.shared.u16 %rs84, [%rd35+64];
st.local.u16 [%rd33+56], %rs84;
ld.shared.u64 %rd572, [%rd35+72];
st.local.u64 [%rd33+64], %rd572;

BB91_42:
mov.u64 %rd563, %rd572;
setp.lt.u32	%p38, %r5, 6;
mov.u64 %rd571, %rd232;
@%p38 bra BB91_44;

ld.shared.u16 %rs85, [%rd35+80];
st.local.u16 [%rd33+72], %rs85;
ld.shared.u64 %rd571, [%rd35+88];
st.local.u64 [%rd33+80], %rd571;

BB91_44:
mov.u64 %rd564, %rd571;
mov.u64 %rd578, 0;
setp.lt.u32	%p39, %r5, 7;
@%p39 bra BB91_46;

ld.shared.u16 %rs86, [%rd35+96];
st.local.u16 [%rd33+88], %rs86;
ld.shared.u64 %rd578, [%rd35+104];
st.local.u64 [%rd33+96], %rd578;

BB91_46:
mov.u64 %rd577, %rd578;
setp.gt.u32	%p40, %r5, 6;
@%p40 bra BB91_73;

ld.local.u16 %rs87, [%rd33+-8];
ld.local.u64 %rd243, [%rd33];
st.local.u64 [%rd2+8], %rd243;
st.local.u16 [%rd2], %rs87;
@%p34 bra BB91_49;

ld.local.u16 %rs88, [%rd2];
ld.local.u16 %rs89, [%rd33+8];

	{ cvt.f32.f16 %f1, %rs88;}


	
	{ cvt.f32.f16 %f2, %rs89;}


	setp.lt.f32	%p42, %f1, %f2;
add.s64 %rd248, %rd3, 16;
selp.b64	%rd249, %rd248, %rd2, %p42;
ld.local.u16 %rs90, [%rd249];
st.local.u16 [%rd2], %rs90;
ld.local.u64 %rd250, [%rd249+8];
st.local.u64 [%rd2+8], %rd250;

BB91_49:
@%p35 bra BB91_51;

ld.local.u16 %rs91, [%rd2];
ld.local.u16 %rs92, [%rd33+24];

	{ cvt.f32.f16 %f3, %rs91;}


	
	{ cvt.f32.f16 %f4, %rs92;}


	setp.lt.f32	%p44, %f3, %f4;
add.s64 %rd253, %rd3, 32;
selp.b64	%rd254, %rd253, %rd2, %p44;
ld.local.u16 %rs93, [%rd254];
st.local.u16 [%rd2], %rs93;
ld.local.u64 %rd255, [%rd254+8];
st.local.u64 [%rd2+8], %rd255;

BB91_51:
@%p36 bra BB91_53;

ld.local.u16 %rs94, [%rd2];
ld.local.u16 %rs95, [%rd33+40];

	{ cvt.f32.f16 %f5, %rs94;}


	
	{ cvt.f32.f16 %f6, %rs95;}


	setp.lt.f32	%p46, %f5, %f6;
add.s64 %rd258, %rd3, 48;
selp.b64	%rd259, %rd258, %rd2, %p46;
ld.local.u16 %rs96, [%rd259];
st.local.u16 [%rd2], %rs96;
ld.local.u64 %rd260, [%rd259+8];
st.local.u64 [%rd2+8], %rd260;

BB91_53:
@%p37 bra BB91_55;

ld.local.u16 %rs97, [%rd2];
ld.local.u16 %rs98, [%rd33+56];

	{ cvt.f32.f16 %f7, %rs97;}


	
	{ cvt.f32.f16 %f8, %rs98;}


	setp.lt.f32	%p48, %f7, %f8;
add.s64 %rd263, %rd3, 64;
selp.b64	%rd264, %rd263, %rd2, %p48;
ld.local.u16 %rs99, [%rd264];
st.local.u16 [%rd2], %rs99;
ld.local.u64 %rd265, [%rd264+8];
st.local.u64 [%rd2+8], %rd265;

BB91_55:
@%p38 bra BB91_57;

ld.local.u16 %rs100, [%rd2];
ld.local.u16 %rs101, [%rd33+72];

	{ cvt.f32.f16 %f9, %rs100;}


	
	{ cvt.f32.f16 %f10, %rs101;}


	setp.lt.f32	%p50, %f9, %f10;
add.s64 %rd268, %rd3, 80;
selp.b64	%rd269, %rd268, %rd2, %p50;
ld.local.u16 %rs102, [%rd269];
st.local.u16 [%rd2], %rs102;
ld.local.u64 %rd270, [%rd269+8];
st.local.u64 [%rd2+8], %rd270;

BB91_57:
@%p39 bra BB91_59;

ld.local.u16 %rs103, [%rd2];
ld.local.u16 %rs104, [%rd33+88];

	{ cvt.f32.f16 %f11, %rs103;}


	
	{ cvt.f32.f16 %f12, %rs104;}


	setp.lt.f32	%p52, %f11, %f12;
add.s64 %rd273, %rd3, 96;
selp.b64	%rd274, %rd273, %rd2, %p52;
ld.local.u16 %rs105, [%rd274];
st.local.u16 [%rd2], %rs105;
ld.local.u64 %rd275, [%rd274+8];
st.local.u64 [%rd2+8], %rd275;

BB91_59:
setp.ne.s32	%p53, %r5, 0;
mov.u64 %rd570, %rd559;
@%p53 bra BB91_61;

ld.local.u16 %rs106, [%rd2];
st.local.u16 [%rd33+-8], %rs106;
ld.local.u64 %rd570, [%rd2+8];
st.local.u64 [%rd33], %rd570;

BB91_61:
mov.u64 %rd559, %rd570;
setp.gt.u32	%p54, %r5, 1;
mov.u64 %rd569, %rd560;
@%p54 bra BB91_63;

ld.local.u16 %rs107, [%rd2];
st.local.u16 [%rd33+8], %rs107;
ld.local.u64 %rd569, [%rd2+8];
st.local.u64 [%rd33+16], %rd569;

BB91_63:
mov.u64 %rd560, %rd569;
setp.gt.u32	%p55, %r5, 2;
mov.u64 %rd568, %rd561;
@%p55 bra BB91_65;

ld.local.u16 %rs108, [%rd2];
st.local.u16 [%rd33+24], %rs108;
ld.local.u64 %rd568, [%rd2+8];
st.local.u64 [%rd33+32], %rd568;

BB91_65:
mov.u64 %rd561, %rd568;
setp.gt.u32	%p56, %r5, 3;
mov.u64 %rd567, %rd562;
@%p56 bra BB91_67;

ld.local.u16 %rs109, [%rd2];
st.local.u16 [%rd33+40], %rs109;
ld.local.u64 %rd567, [%rd2+8];
st.local.u64 [%rd33+48], %rd567;

BB91_67:
mov.u64 %rd562, %rd567;
setp.gt.u32	%p57, %r5, 4;
mov.u64 %rd566, %rd563;
@%p57 bra BB91_69;

ld.local.u16 %rs110, [%rd2];
st.local.u16 [%rd33+56], %rs110;
ld.local.u64 %rd566, [%rd2+8];
st.local.u64 [%rd33+64], %rd566;

BB91_69:
mov.u64 %rd563, %rd566;
setp.gt.u32	%p58, %r5, 5;
mov.u64 %rd565, %rd564;
@%p58 bra BB91_71;

ld.local.u16 %rs111, [%rd2];
st.local.u16 [%rd33+72], %rs111;
ld.local.u64 %rd565, [%rd2+8];
st.local.u64 [%rd33+80], %rd565;

BB91_71:
mov.u64 %rd564, %rd565;
@%p40 bra BB91_73;

ld.local.u16 %rs112, [%rd2];
st.local.u16 [%rd33+88], %rs112;
ld.local.u64 %rd577, [%rd2+8];
st.local.u64 [%rd33+96], %rd577;

BB91_73:
mov.u64 %rd512, %rd559;
mov.u64 %rd513, %rd560;
mov.u64 %rd514, %rd561;
mov.u64 %rd515, %rd562;
mov.u64 %rd516, %rd563;
mov.u64 %rd517, %rd564;
mov.u64 %rd518, %rd577;
cvt.u32.u64	%r54, %rd34;
setp.ge.u32	%p60, %r54, %r1;
@%p60 bra BB91_116;

ld.local.u16 %rs113, [%rd33+8];
ld.local.u16 %rs28, [%rd33+-8];

	{ cvt.f32.f16 %f13, %rs113;}


	
	{ cvt.f32.f16 %f14, %rs28;}


	setp.geu.f32	%p61, %f13, %f14;
mov.u64 %rd557, %rd513;
mov.u64 %rd558, %rd512;
@%p61 bra BB91_76;

ld.local.u16 %rs115, [%rd33+8];
st.local.u16 [%rd33+-8], %rs115;
st.local.u16 [%rd33+8], %rs28;
st.local.u64 [%rd33], %rd513;
st.local.u64 [%rd33+16], %rd512;
mov.u64 %rd558, %rd513;
mov.u64 %rd557, %rd512;

BB91_76:
mov.u64 %rd551, %rd557;
mov.u64 %rd546, %rd558;
ld.local.u16 %rs116, [%rd33+40];
ld.local.u16 %rs29, [%rd33+24];

	{ cvt.f32.f16 %f15, %rs116;}


	
	{ cvt.f32.f16 %f16, %rs29;}


	setp.geu.f32	%p62, %f15, %f16;
mov.u64 %rd556, %rd515;
mov.u64 %rd555, %rd514;
@%p62 bra BB91_78;

ld.local.u16 %rs118, [%rd33+40];
st.local.u16 [%rd33+24], %rs118;
st.local.u16 [%rd33+40], %rs29;
st.local.u64 [%rd33+32], %rd515;
st.local.u64 [%rd33+48], %rd514;
mov.u64 %rd555, %rd515;
mov.u64 %rd556, %rd514;

BB91_78:
mov.u64 %rd73, %rd555;
mov.u64 %rd549, %rd556;
ld.local.u16 %rs119, [%rd33+72];
ld.local.u16 %rs30, [%rd33+56];

	{ cvt.f32.f16 %f17, %rs119;}


	
	{ cvt.f32.f16 %f18, %rs30;}


	setp.geu.f32	%p63, %f17, %f18;
mov.u64 %rd554, %rd517;
mov.u64 %rd553, %rd516;
@%p63 bra BB91_80;

ld.local.u16 %rs121, [%rd33+72];
st.local.u16 [%rd33+56], %rs121;
st.local.u16 [%rd33+72], %rs30;
st.local.u64 [%rd33+64], %rd517;
st.local.u64 [%rd33+80], %rd516;
mov.u64 %rd553, %rd517;
mov.u64 %rd554, %rd516;

BB91_80:
mov.u64 %rd75, %rd553;
mov.u64 %rd74, %rd554;
ld.local.u16 %rs122, [%rd33+24];
ld.local.u16 %rs31, [%rd33+8];

	{ cvt.f32.f16 %f19, %rs122;}


	
	{ cvt.f32.f16 %f20, %rs31;}


	setp.geu.f32	%p64, %f19, %f20;
mov.u64 %rd552, %rd73;
@%p64 bra BB91_82;

ld.local.u16 %rs124, [%rd33+24];
st.local.u16 [%rd33+8], %rs124;
st.local.u16 [%rd33+24], %rs31;
st.local.u64 [%rd33+16], %rd73;
st.local.u64 [%rd33+32], %rd551;
mov.u64 %rd435, %rd551;
mov.u64 %rd551, %rd73;
mov.u64 %rd552, %rd435;

BB91_82:
mov.u64 %rd77, %rd551;
mov.u64 %rd543, %rd552;
ld.local.u16 %rs125, [%rd33+56];
ld.local.u16 %rs32, [%rd33+40];

	{ cvt.f32.f16 %f21, %rs125;}


	
	{ cvt.f32.f16 %f22, %rs32;}


	setp.geu.f32	%p65, %f21, %f22;
mov.u64 %rd550, %rd75;
@%p65 bra BB91_84;

ld.local.u16 %rs127, [%rd33+56];
st.local.u16 [%rd33+40], %rs127;
st.local.u16 [%rd33+56], %rs32;
st.local.u64 [%rd33+48], %rd75;
st.local.u64 [%rd33+64], %rd549;
mov.u64 %rd437, %rd549;
mov.u64 %rd549, %rd75;
mov.u64 %rd550, %rd437;

BB91_84:
mov.u64 %rd79, %rd549;
mov.u64 %rd541, %rd550;
ld.local.u16 %rs128, [%rd33+88];
ld.local.u16 %rs33, [%rd33+72];

	{ cvt.f32.f16 %f23, %rs128;}


	
	{ cvt.f32.f16 %f24, %rs33;}


	setp.geu.f32	%p66, %f23, %f24;
mov.u64 %rd548, %rd518;
mov.u64 %rd547, %rd74;
@%p66 bra BB91_86;

ld.local.u16 %rs130, [%rd33+88];
st.local.u16 [%rd33+72], %rs130;
st.local.u16 [%rd33+88], %rs33;
st.local.u64 [%rd33+80], %rd518;
st.local.u64 [%rd33+96], %rd74;
mov.u64 %rd413, %rd518;
mov.u64 %rd548, %rd74;
mov.u64 %rd547, %rd413;

BB91_86:
mov.u64 %rd81, %rd547;
mov.u64 %rd536, %rd548;
ld.local.u16 %rs131, [%rd33+8];
ld.local.u16 %rs34, [%rd33+-8];

	{ cvt.f32.f16 %f25, %rs131;}


	
	{ cvt.f32.f16 %f26, %rs34;}


	setp.geu.f32	%p67, %f25, %f26;
mov.u64 %rd545, %rd77;
@%p67 bra BB91_88;

ld.local.u16 %rs133, [%rd33+8];
st.local.u16 [%rd33+-8], %rs133;
st.local.u16 [%rd33+8], %rs34;
st.local.u64 [%rd33], %rd77;
st.local.u64 [%rd33+16], %rd546;
mov.u64 %rd433, %rd546;
mov.u64 %rd546, %rd77;
mov.u64 %rd545, %rd433;

BB91_88:
mov.u64 %rd539, %rd545;
mov.u64 %rd534, %rd546;
ld.local.u16 %rs134, [%rd33+40];
ld.local.u16 %rs35, [%rd33+24];

	{ cvt.f32.f16 %f27, %rs134;}


	
	{ cvt.f32.f16 %f28, %rs35;}


	setp.geu.f32	%p68, %f27, %f28;
mov.u64 %rd544, %rd79;
@%p68 bra BB91_90;

ld.local.u16 %rs136, [%rd33+40];
st.local.u16 [%rd33+24], %rs136;
st.local.u16 [%rd33+40], %rs35;
st.local.u64 [%rd33+32], %rd79;
st.local.u64 [%rd33+48], %rd543;
mov.u64 %rd445, %rd543;
mov.u64 %rd543, %rd79;
mov.u64 %rd544, %rd445;

BB91_90:
mov.u64 %rd85, %rd543;
mov.u64 %rd537, %rd544;
ld.local.u16 %rs137, [%rd33+72];
ld.local.u16 %rs36, [%rd33+56];

	{ cvt.f32.f16 %f29, %rs137;}


	
	{ cvt.f32.f16 %f30, %rs36;}


	setp.geu.f32	%p69, %f29, %f30;
mov.u64 %rd542, %rd81;
@%p69 bra BB91_92;

ld.local.u16 %rs139, [%rd33+72];
st.local.u16 [%rd33+56], %rs139;
st.local.u16 [%rd33+72], %rs36;
st.local.u64 [%rd33+64], %rd81;
st.local.u64 [%rd33+80], %rd541;
mov.u64 %rd449, %rd541;
mov.u64 %rd541, %rd81;
mov.u64 %rd542, %rd449;

BB91_92:
mov.u64 %rd87, %rd541;
mov.u64 %rd86, %rd542;
ld.local.u16 %rs140, [%rd33+24];
ld.local.u16 %rs37, [%rd33+8];

	{ cvt.f32.f16 %f31, %rs140;}


	
	{ cvt.f32.f16 %f32, %rs37;}


	setp.geu.f32	%p70, %f31, %f32;
mov.u64 %rd540, %rd85;
@%p70 bra BB91_94;

ld.local.u16 %rs142, [%rd33+24];
st.local.u16 [%rd33+8], %rs142;
st.local.u16 [%rd33+24], %rs37;
st.local.u64 [%rd33+16], %rd85;
st.local.u64 [%rd33+32], %rd539;
mov.u64 %rd459, %rd539;
mov.u64 %rd539, %rd85;
mov.u64 %rd540, %rd459;

BB91_94:
mov.u64 %rd89, %rd539;
mov.u64 %rd531, %rd540;
ld.local.u16 %rs143, [%rd33+56];
ld.local.u16 %rs38, [%rd33+40];

	{ cvt.f32.f16 %f33, %rs143;}


	
	{ cvt.f32.f16 %f34, %rs38;}


	setp.geu.f32	%p71, %f33, %f34;
mov.u64 %rd538, %rd87;
@%p71 bra BB91_96;

ld.local.u16 %rs145, [%rd33+56];
st.local.u16 [%rd33+40], %rs145;
st.local.u16 [%rd33+56], %rs38;
st.local.u64 [%rd33+48], %rd87;
st.local.u64 [%rd33+64], %rd537;
mov.u64 %rd461, %rd537;
mov.u64 %rd537, %rd87;
mov.u64 %rd538, %rd461;

BB91_96:
mov.u64 %rd91, %rd537;
mov.u64 %rd529, %rd538;
ld.local.u16 %rs146, [%rd33+88];
ld.local.u16 %rs39, [%rd33+72];

	{ cvt.f32.f16 %f35, %rs146;}


	
	{ cvt.f32.f16 %f36, %rs39;}


	setp.geu.f32	%p72, %f35, %f36;
mov.u64 %rd535, %rd86;
@%p72 bra BB91_98;

ld.local.u16 %rs148, [%rd33+88];
st.local.u16 [%rd33+72], %rs148;
st.local.u16 [%rd33+88], %rs39;
st.local.u64 [%rd33+80], %rd536;
st.local.u64 [%rd33+96], %rd86;
mov.u64 %rd453, %rd536;
mov.u64 %rd536, %rd86;
mov.u64 %rd535, %rd453;

BB91_98:
mov.u64 %rd93, %rd535;
mov.u64 %rd524, %rd536;
ld.local.u16 %rs149, [%rd33+8];
ld.local.u16 %rs40, [%rd33+-8];

	{ cvt.f32.f16 %f37, %rs149;}


	
	{ cvt.f32.f16 %f38, %rs40;}


	setp.geu.f32	%p73, %f37, %f38;
mov.u64 %rd533, %rd89;
@%p73 bra BB91_100;

ld.local.u16 %rs151, [%rd33+8];
st.local.u16 [%rd33+-8], %rs151;
st.local.u16 [%rd33+8], %rs40;
st.local.u64 [%rd33], %rd89;
st.local.u64 [%rd33+16], %rd534;
mov.u64 %rd457, %rd534;
mov.u64 %rd534, %rd89;
mov.u64 %rd533, %rd457;

BB91_100:
mov.u64 %rd527, %rd533;
mov.u64 %rd521, %rd534;
ld.local.u16 %rs152, [%rd33+40];
ld.local.u16 %rs41, [%rd33+24];

	{ cvt.f32.f16 %f39, %rs152;}


	
	{ cvt.f32.f16 %f40, %rs41;}


	setp.geu.f32	%p74, %f39, %f40;
mov.u64 %rd532, %rd91;
@%p74 bra BB91_102;

ld.local.u16 %rs154, [%rd33+40];
st.local.u16 [%rd33+24], %rs154;
st.local.u16 [%rd33+40], %rs41;
st.local.u64 [%rd33+32], %rd91;
st.local.u64 [%rd33+48], %rd531;
mov.u64 %rd469, %rd531;
mov.u64 %rd531, %rd91;
mov.u64 %rd532, %rd469;

BB91_102:
mov.u64 %rd97, %rd531;
mov.u64 %rd525, %rd532;
ld.local.u16 %rs155, [%rd33+72];
ld.local.u16 %rs42, [%rd33+56];

	{ cvt.f32.f16 %f41, %rs155;}


	
	{ cvt.f32.f16 %f42, %rs42;}


	setp.geu.f32	%p75, %f41, %f42;
mov.u64 %rd530, %rd93;
@%p75 bra BB91_104;

ld.local.u16 %rs157, [%rd33+72];
st.local.u16 [%rd33+56], %rs157;
st.local.u16 [%rd33+72], %rs42;
st.local.u64 [%rd33+64], %rd93;
st.local.u64 [%rd33+80], %rd529;
mov.u64 %rd473, %rd529;
mov.u64 %rd529, %rd93;
mov.u64 %rd530, %rd473;

BB91_104:
mov.u64 %rd99, %rd529;
mov.u64 %rd98, %rd530;
ld.local.u16 %rs158, [%rd33+24];
ld.local.u16 %rs43, [%rd33+8];

	{ cvt.f32.f16 %f43, %rs158;}


	
	{ cvt.f32.f16 %f44, %rs43;}


	setp.geu.f32	%p76, %f43, %f44;
mov.u64 %rd528, %rd97;
@%p76 bra BB91_106;

ld.local.u16 %rs160, [%rd33+24];
st.local.u16 [%rd33+8], %rs160;
st.local.u16 [%rd33+24], %rs43;
st.local.u64 [%rd33+16], %rd97;
st.local.u64 [%rd33+32], %rd527;
mov.u64 %rd483, %rd527;
mov.u64 %rd527, %rd97;
mov.u64 %rd528, %rd483;

BB91_106:
mov.u64 %rd101, %rd527;
mov.u64 %rd519, %rd528;
ld.local.u16 %rs161, [%rd33+56];
ld.local.u16 %rs44, [%rd33+40];

	{ cvt.f32.f16 %f45, %rs161;}


	
	{ cvt.f32.f16 %f46, %rs44;}


	setp.geu.f32	%p77, %f45, %f46;
mov.u64 %rd526, %rd99;
@%p77 bra BB91_108;

ld.local.u16 %rs163, [%rd33+56];
st.local.u16 [%rd33+40], %rs163;
st.local.u16 [%rd33+56], %rs44;
st.local.u64 [%rd33+48], %rd99;
st.local.u64 [%rd33+64], %rd525;
mov.u64 %rd485, %rd525;
mov.u64 %rd525, %rd99;
mov.u64 %rd526, %rd485;

BB91_108:
mov.u64 %rd103, %rd525;
mov.u64 %rd516, %rd526;
ld.local.u16 %rs164, [%rd33+88];
ld.local.u16 %rs45, [%rd33+72];

	{ cvt.f32.f16 %f47, %rs164;}


	
	{ cvt.f32.f16 %f48, %rs45;}


	setp.geu.f32	%p78, %f47, %f48;
mov.u64 %rd523, %rd98;
@%p78 bra BB91_110;

ld.local.u16 %rs166, [%rd33+88];
st.local.u16 [%rd33+72], %rs166;
st.local.u16 [%rd33+88], %rs45;
st.local.u64 [%rd33+80], %rd524;
st.local.u64 [%rd33+96], %rd98;
mov.u64 %rd477, %rd524;
mov.u64 %rd524, %rd98;
mov.u64 %rd523, %rd477;

BB91_110:
mov.u64 %rd105, %rd523;
mov.u64 %rd518, %rd524;
ld.local.u16 %rs167, [%rd33+8];
ld.local.u16 %rs46, [%rd33+-8];

	{ cvt.f32.f16 %f49, %rs167;}


	
	{ cvt.f32.f16 %f50, %rs46;}


	setp.geu.f32	%p79, %f49, %f50;
mov.u64 %rd522, %rd101;
@%p79 bra BB91_112;

ld.local.u16 %rs169, [%rd33+8];
st.local.u16 [%rd33+-8], %rs169;
st.local.u16 [%rd33+8], %rs46;
st.local.u64 [%rd33], %rd101;
st.local.u64 [%rd33+16], %rd521;
mov.u64 %rd481, %rd521;
mov.u64 %rd521, %rd101;
mov.u64 %rd522, %rd481;

BB91_112:
mov.u64 %rd512, %rd521;
mov.u64 %rd513, %rd522;
ld.local.u16 %rs170, [%rd33+40];
ld.local.u16 %rs47, [%rd33+24];

	{ cvt.f32.f16 %f51, %rs170;}


	
	{ cvt.f32.f16 %f52, %rs47;}


	setp.geu.f32	%p80, %f51, %f52;
mov.u64 %rd520, %rd103;
@%p80 bra BB91_114;

ld.local.u16 %rs172, [%rd33+40];
st.local.u16 [%rd33+24], %rs172;
st.local.u16 [%rd33+40], %rs47;
st.local.u64 [%rd33+32], %rd103;
st.local.u64 [%rd33+48], %rd519;
mov.u64 %rd493, %rd519;
mov.u64 %rd519, %rd103;
mov.u64 %rd520, %rd493;

BB91_114:
mov.u64 %rd514, %rd519;
mov.u64 %rd515, %rd520;
ld.local.u16 %rs173, [%rd33+72];
ld.local.u16 %rs48, [%rd33+56];

	{ cvt.f32.f16 %f53, %rs173;}


	
	{ cvt.f32.f16 %f54, %rs48;}


	setp.geu.f32	%p81, %f53, %f54;
mov.u64 %rd517, %rd105;
@%p81 bra BB91_116;

ld.local.u16 %rs175, [%rd33+72];
st.local.u16 [%rd33+56], %rs175;
st.local.u16 [%rd33+72], %rs48;
st.local.u64 [%rd33+64], %rd105;
st.local.u64 [%rd33+80], %rd516;
mov.u64 %rd497, %rd516;
mov.u64 %rd516, %rd105;
mov.u64 %rd517, %rd497;

BB91_116:
@%p33 bra BB91_118;

ld.local.u16 %rs176, [%rd33+-8];
st.shared.u16 [%rd35], %rs176;
st.shared.u64 [%rd35+8], %rd512;

BB91_118:
@%p34 bra BB91_120;

ld.local.u16 %rs177, [%rd33+8];
st.shared.u16 [%rd35+16], %rs177;
st.shared.u64 [%rd35+24], %rd513;

BB91_120:
@%p35 bra BB91_122;

ld.local.u16 %rs178, [%rd33+24];
st.shared.u16 [%rd35+32], %rs178;
st.shared.u64 [%rd35+40], %rd514;

BB91_122:
@%p36 bra BB91_124;

ld.local.u16 %rs179, [%rd33+40];
st.shared.u16 [%rd35+48], %rs179;
st.shared.u64 [%rd35+56], %rd515;

BB91_124:
@%p37 bra BB91_126;

ld.local.u16 %rs180, [%rd33+56];
st.shared.u16 [%rd35+64], %rs180;
st.shared.u64 [%rd35+72], %rd516;

BB91_126:
@%p38 bra BB91_128;

ld.local.u16 %rs181, [%rd33+72];
st.shared.u16 [%rd35+80], %rs181;
st.shared.u64 [%rd35+88], %rd517;

BB91_128:
@%p39 bra BB91_130;

ld.local.u16 %rs182, [%rd33+88];
st.shared.u16 [%rd35+96], %rs182;
st.shared.u64 [%rd35+104], %rd518;

BB91_130:
ld.param.u64 %rd347, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0+32];
ld.param.u64 %rd346, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd117, %rd346;
cvta.to.global.u64 %rd118, %rd347;
bar.sync 0;
mad.lo.s32 %r78, %r82, -7, %r1;
mov.u32 %r56, 7;
min.u32 %r6, %r78, %r56;
mov.u32 %r79, 2;

BB91_131:
neg.s32 %r57, %r79;
and.b32 %r58, %r82, %r57;
add.s32 %r59, %r79, -1;
and.b32 %r60, %r59, %r82;
mul.lo.s32 %r61, %r60, 7;
min.u32 %r8, %r61, %r1;
mul.lo.s32 %r62, %r58, 7;
shr.u32 %r63, %r79, 1;
mul.lo.s32 %r64, %r63, 7;
min.u32 %r65, %r62, %r1;
add.s32 %r66, %r65, %r64;
min.u32 %r67, %r66, %r1;
add.s32 %r68, %r67, %r64;
min.u32 %r9, %r68, %r1;
sub.s32 %r69, %r67, %r65;
sub.s32 %r70, %r9, %r67;
cvt.u64.u32	%rd119, %r65;
cvt.u64.u32	%rd120, %r67;
setp.lt.u32	%p89, %r8, %r70;
sub.s32 %r71, %r8, %r70;
selp.b32	%r81, 0, %r71, %p89;
min.u32 %r80, %r69, %r8;
setp.ge.u32	%p90, %r81, %r80;
@%p90 bra BB91_134;

add.s32 %r12, %r8, -1;

BB91_133:
add.s32 %r72, %r80, %r81;
shr.u32 %r73, %r72, 1;
sub.s32 %r74, %r12, %r73;
cvt.u64.u32	%rd290, %r74;
add.s64 %rd291, %rd290, %rd120;
cvt.u64.u32	%rd292, %r73;
add.s64 %rd293, %rd292, %rd119;
shl.b64 %rd294, %rd291, 4;
add.s64 %rd296, %rd236, %rd294;
ld.shared.u16 %rs183, [%rd296];
shl.b64 %rd297, %rd293, 4;
add.s64 %rd298, %rd236, %rd297;
ld.shared.u16 %rs184, [%rd298];

	{ cvt.f32.f16 %f55, %rs183;}


	
	{ cvt.f32.f16 %f56, %rs184;}


	setp.lt.f32	%p91, %f55, %f56;
add.s32 %r75, %r73, 1;
selp.b32	%r81, %r81, %r75, %p91;
selp.b32	%r80, %r73, %r80, %p91;
setp.lt.u32	%p92, %r81, %r80;
@%p92 bra BB91_133;

BB91_134:
cvt.u64.u32	%rd299, %r81;
add.s64 %rd121, %rd299, %rd119;
shl.b64 %rd300, %rd121, 4;
add.s64 %rd122, %rd236, %rd300;
shl.b64 %rd302, %rd120, 4;
add.s64 %rd123, %rd236, %rd302;
cvt.u64.u32	%rd303, %r8;
add.s64 %rd304, %rd120, %rd303;
sub.s64 %rd124, %rd304, %rd299;
shl.b64 %rd305, %rd124, 4;
add.s64 %rd125, %rd236, %rd305;
mul.wide.u32 %rd306, %r9, 16;
add.s64 %rd126, %rd236, %rd306;
ld.shared.u16 %rs185, [%rd122];
ld.shared.u64 %rd307, [%rd122+8];
st.local.u64 [%rd1+8], %rd307;
st.local.u16 [%rd1], %rs185;
ld.shared.u16 %rs186, [%rd125];
ld.shared.u64 %rd308, [%rd125+8];
st.local.u64 [%rd2+8], %rd308;
st.local.u16 [%rd2], %rs186;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd125, %rd126;
@%p94 bra BB91_137;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd122, %rd123;
@%p96 bra BB91_137;

ld.local.u16 %rs187, [%rd2];
ld.local.u16 %rs188, [%rd1];

	{ cvt.f32.f16 %f57, %rs187;}


	
	{ cvt.f32.f16 %f58, %rs188;}


	setp.geu.f32	%p130, %f57, %f58;

BB91_137:
selp.b64	%rd309, %rd1, %rd2, %p130;
ld.local.u16 %rs49, [%rd309];
ld.local.u64 %rd127, [%rd309+8];
@%p130 bra BB91_139;
bra.uni BB91_138;

BB91_139:
mov.u64 %rd600, %rd125;
add.s64 %rd316, %rd300, %rd236;
add.s64 %rd132, %rd316, 16;
mov.u64 %rd622, %rd132;
ld.shared.u16 %rs190, [%rd122+16];
st.local.u16 [%rd1], %rs190;
ld.shared.u64 %rd317, [%rd122+24];
st.local.u64 [%rd1+8], %rd317;
mov.u64 %rd589, %rd125;
mov.u64 %rd611, %rd132;
bra.uni BB91_140;

BB91_138:
mov.u64 %rd622, %rd122;
add.s64 %rd312, %rd305, %rd236;
add.s64 %rd129, %rd312, 16;
mov.u64 %rd600, %rd129;
ld.shared.u16 %rs189, [%rd125+16];
st.local.u16 [%rd2], %rs189;
ld.shared.u64 %rd313, [%rd125+24];
st.local.u64 [%rd2+8], %rd313;
mov.u64 %rd589, %rd129;
mov.u64 %rd611, %rd122;

BB91_140:
mov.u64 %rd137, %rd622;
mov.u64 %rd610, %rd611;
mov.u64 %rd135, %rd600;
mov.u64 %rd588, %rd589;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd588, %rd126;
@%p98 bra BB91_143;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd610, %rd123;
@%p100 bra BB91_143;

ld.local.u16 %rs191, [%rd2];
ld.local.u16 %rs192, [%rd1];

	{ cvt.f32.f16 %f59, %rs191;}


	
	{ cvt.f32.f16 %f60, %rs192;}


	setp.geu.f32	%p131, %f59, %f60;

BB91_143:
selp.b64	%rd318, %rd1, %rd2, %p131;
ld.local.u16 %rs50, [%rd318];
ld.local.u64 %rd138, [%rd318+8];
@%p131 bra BB91_145;
bra.uni BB91_144;

BB91_145:
add.s64 %rd610, %rd610, 16;
add.s64 %rd142, %rd137, 16;
ld.shared.u16 %rs194, [%rd137+16];
st.local.u16 [%rd1], %rs194;
ld.shared.u64 %rd320, [%rd137+24];
st.local.u64 [%rd1+8], %rd320;
mov.u64 %rd599, %rd135;
mov.u64 %rd621, %rd142;
bra.uni BB91_146;

BB91_144:
add.s64 %rd588, %rd588, 16;
add.s64 %rd140, %rd135, 16;
ld.shared.u16 %rs193, [%rd135+16];
st.local.u16 [%rd2], %rs193;
ld.shared.u64 %rd319, [%rd135+24];
st.local.u64 [%rd2+8], %rd319;
mov.u64 %rd599, %rd140;
mov.u64 %rd621, %rd137;

BB91_146:
mov.u64 %rd146, %rd621;
mov.u64 %rd609, %rd610;
mov.u64 %rd144, %rd599;
mov.u64 %rd587, %rd588;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd587, %rd126;
@%p102 bra BB91_149;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd609, %rd123;
@%p104 bra BB91_149;

ld.local.u16 %rs195, [%rd2];
ld.local.u16 %rs196, [%rd1];

	{ cvt.f32.f16 %f61, %rs195;}


	
	{ cvt.f32.f16 %f62, %rs196;}


	setp.geu.f32	%p132, %f61, %f62;

BB91_149:
selp.b64	%rd321, %rd1, %rd2, %p132;
ld.local.u16 %rs51, [%rd321];
ld.local.u64 %rd147, [%rd321+8];
@%p132 bra BB91_151;
bra.uni BB91_150;

BB91_151:
add.s64 %rd609, %rd609, 16;
add.s64 %rd151, %rd146, 16;
ld.shared.u16 %rs198, [%rd146+16];
st.local.u16 [%rd1], %rs198;
ld.shared.u64 %rd323, [%rd146+24];
st.local.u64 [%rd1+8], %rd323;
mov.u64 %rd598, %rd144;
mov.u64 %rd620, %rd151;
bra.uni BB91_152;

BB91_150:
add.s64 %rd587, %rd587, 16;
add.s64 %rd149, %rd144, 16;
ld.shared.u16 %rs197, [%rd144+16];
st.local.u16 [%rd2], %rs197;
ld.shared.u64 %rd322, [%rd144+24];
st.local.u64 [%rd2+8], %rd322;
mov.u64 %rd598, %rd149;
mov.u64 %rd620, %rd146;

BB91_152:
mov.u64 %rd155, %rd620;
mov.u64 %rd608, %rd609;
mov.u64 %rd153, %rd598;
mov.u64 %rd586, %rd587;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd586, %rd126;
@%p106 bra BB91_155;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd608, %rd123;
@%p108 bra BB91_155;

ld.local.u16 %rs199, [%rd2];
ld.local.u16 %rs200, [%rd1];

	{ cvt.f32.f16 %f63, %rs199;}


	
	{ cvt.f32.f16 %f64, %rs200;}


	setp.geu.f32	%p133, %f63, %f64;

BB91_155:
selp.b64	%rd324, %rd1, %rd2, %p133;
ld.local.u16 %rs52, [%rd324];
ld.local.u64 %rd156, [%rd324+8];
@%p133 bra BB91_157;
bra.uni BB91_156;

BB91_157:
add.s64 %rd608, %rd608, 16;
add.s64 %rd160, %rd155, 16;
ld.shared.u16 %rs202, [%rd155+16];
st.local.u16 [%rd1], %rs202;
ld.shared.u64 %rd326, [%rd155+24];
st.local.u64 [%rd1+8], %rd326;
mov.u64 %rd597, %rd153;
mov.u64 %rd619, %rd160;
bra.uni BB91_158;

BB91_156:
add.s64 %rd586, %rd586, 16;
add.s64 %rd158, %rd153, 16;
ld.shared.u16 %rs201, [%rd153+16];
st.local.u16 [%rd2], %rs201;
ld.shared.u64 %rd325, [%rd153+24];
st.local.u64 [%rd2+8], %rd325;
mov.u64 %rd597, %rd158;
mov.u64 %rd619, %rd155;

BB91_158:
mov.u64 %rd164, %rd619;
mov.u64 %rd607, %rd608;
mov.u64 %rd162, %rd597;
mov.u64 %rd585, %rd586;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd585, %rd126;
@%p110 bra BB91_161;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd607, %rd123;
@%p112 bra BB91_161;

ld.local.u16 %rs203, [%rd2];
ld.local.u16 %rs204, [%rd1];

	{ cvt.f32.f16 %f65, %rs203;}


	
	{ cvt.f32.f16 %f66, %rs204;}


	setp.geu.f32	%p134, %f65, %f66;

BB91_161:
selp.b64	%rd327, %rd1, %rd2, %p134;
ld.local.u16 %rs53, [%rd327];
ld.local.u64 %rd165, [%rd327+8];
@%p134 bra BB91_163;
bra.uni BB91_162;

BB91_163:
add.s64 %rd607, %rd607, 16;
add.s64 %rd169, %rd164, 16;
ld.shared.u16 %rs206, [%rd164+16];
st.local.u16 [%rd1], %rs206;
ld.shared.u64 %rd329, [%rd164+24];
st.local.u64 [%rd1+8], %rd329;
mov.u64 %rd596, %rd162;
mov.u64 %rd618, %rd169;
bra.uni BB91_164;

BB91_162:
add.s64 %rd585, %rd585, 16;
add.s64 %rd167, %rd162, 16;
ld.shared.u16 %rs205, [%rd162+16];
st.local.u16 [%rd2], %rs205;
ld.shared.u64 %rd328, [%rd162+24];
st.local.u64 [%rd2+8], %rd328;
mov.u64 %rd596, %rd167;
mov.u64 %rd618, %rd164;

BB91_164:
mov.u64 %rd173, %rd618;
mov.u64 %rd606, %rd607;
mov.u64 %rd171, %rd596;
mov.u64 %rd584, %rd585;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd584, %rd126;
@%p114 bra BB91_167;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd606, %rd123;
@%p116 bra BB91_167;

ld.local.u16 %rs207, [%rd2];
ld.local.u16 %rs208, [%rd1];

	{ cvt.f32.f16 %f67, %rs207;}


	
	{ cvt.f32.f16 %f68, %rs208;}


	setp.geu.f32	%p135, %f67, %f68;

BB91_167:
selp.b64	%rd330, %rd1, %rd2, %p135;
ld.local.u16 %rs54, [%rd330];
ld.local.u64 %rd174, [%rd330+8];
@%p135 bra BB91_169;
bra.uni BB91_168;

BB91_169:
add.s64 %rd606, %rd606, 16;
add.s64 %rd178, %rd173, 16;
ld.shared.u16 %rs210, [%rd173+16];
st.local.u16 [%rd1], %rs210;
ld.shared.u64 %rd332, [%rd173+24];
st.local.u64 [%rd1+8], %rd332;
mov.u64 %rd595, %rd171;
mov.u64 %rd617, %rd178;
bra.uni BB91_170;

BB91_168:
add.s64 %rd584, %rd584, 16;
add.s64 %rd176, %rd171, 16;
ld.shared.u16 %rs209, [%rd171+16];
st.local.u16 [%rd2], %rs209;
ld.shared.u64 %rd331, [%rd171+24];
st.local.u64 [%rd2+8], %rd331;
mov.u64 %rd595, %rd176;
mov.u64 %rd617, %rd173;

BB91_170:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd584, %rd126;
@%p118 bra BB91_173;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd606, %rd123;
@%p120 bra BB91_173;

ld.local.u16 %rs211, [%rd2];
ld.local.u16 %rs212, [%rd1];

	{ cvt.f32.f16 %f69, %rs211;}


	
	{ cvt.f32.f16 %f70, %rs212;}


	setp.geu.f32	%p136, %f69, %f70;

BB91_173:
selp.b64	%rd333, %rd1, %rd2, %p136;
ld.local.u16 %rs55, [%rd333];
ld.local.u64 %rd183, [%rd333+8];
@%p136 bra BB91_175;
bra.uni BB91_174;

BB91_175:
ld.shared.u16 %rs214, [%rd617+16];
st.local.u16 [%rd1], %rs214;
ld.shared.u64 %rd335, [%rd617+24];
st.local.u64 [%rd1+8], %rd335;
bra.uni BB91_176;

BB91_174:
ld.shared.u16 %rs213, [%rd595+16];
st.local.u16 [%rd2], %rs213;
ld.shared.u64 %rd334, [%rd595+24];
st.local.u64 [%rd2+8], %rd334;

BB91_176:
setp.eq.s32	%p15, %r6, 0;
bar.sync 0;
@%p15 bra BB91_178;

st.shared.u16 [%rd35], %rs49;
st.shared.u64 [%rd35+8], %rd127;

BB91_178:
setp.lt.u32	%p121, %r6, 2;
@%p121 bra BB91_180;

st.shared.u16 [%rd35+16], %rs50;
st.shared.u64 [%rd35+24], %rd138;

BB91_180:
setp.lt.u32	%p122, %r6, 3;
@%p122 bra BB91_182;

st.shared.u16 [%rd35+32], %rs51;
st.shared.u64 [%rd35+40], %rd147;

BB91_182:
setp.lt.u32	%p123, %r6, 4;
@%p123 bra BB91_184;

st.shared.u16 [%rd35+48], %rs52;
st.shared.u64 [%rd35+56], %rd156;

BB91_184:
setp.lt.u32	%p124, %r6, 5;
@%p124 bra BB91_186;

st.shared.u16 [%rd35+64], %rs53;
st.shared.u64 [%rd35+72], %rd165;

BB91_186:
setp.lt.u32	%p125, %r6, 6;
@%p125 bra BB91_188;

st.shared.u16 [%rd35+80], %rs54;
st.shared.u64 [%rd35+88], %rd174;

BB91_188:
setp.lt.u32	%p126, %r6, 7;
@%p126 bra BB91_190;

st.shared.u16 [%rd35+96], %rs55;
st.shared.u64 [%rd35+104], %rd183;

BB91_190:
bar.sync 0;
shl.b32 %r79, %r79, 1;
setp.lt.u32	%p127, %r79, 257;
@%p127 bra BB91_131;

setp.ge.u32	%p128, %r82, %r1;
@%p128 bra BB91_193;

BB91_192:
cvt.u64.u32	%rd336, %r82;
add.s64 %rd337, %rd336, %rd190;
shl.b64 %rd338, %rd337, 1;
add.s64 %rd339, %rd117, %rd338;
shl.b64 %rd340, %rd337, 3;
add.s64 %rd341, %rd118, %rd340;
mul.wide.u32 %rd342, %r82, 16;
add.s64 %rd344, %rd236, %rd342;
ld.shared.u16 %rs215, [%rd344];
st.global.u16 [%rd339], %rs215;
ld.shared.u64 %rd345, [%rd344+8];
st.global.u64 [%rd341], %rd345;
add.s32 %r82, %r82, 256;
setp.lt.u32	%p129, %r82, %r1;
@%p129 bra BB91_192;

BB91_193:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot92[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<174>;
.reg .f32 %f<17>;
.reg .b32 %r<95>;
.reg .b64 %rd<417>;


mov.u64 %rd416, __local_depot92;
cvta.local.u64 %SP, %rd416;
ld.param.u64 %rd141, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0+24];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0];
ld.param.u64 %rd142, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0+56];
ld.param.u64 %rd143, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0+64];
ld.param.u64 %rd140, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0+32];
ld.param.u64 %rd139, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0+16];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd138;
cvta.to.global.u64 %rd2, %rd139;
cvta.to.global.u64 %rd144, %rd140;
cvta.to.global.u64 %rd3, %rd143;
mov.u32 %r34, %ctaid.x;
cvt.u64.u32	%rd145, %r34;
mul.lo.s64 %rd4, %rd145, %rd142;
mul.wide.u32 %rd146, %r34, 4;
add.s64 %rd147, %rd144, %rd146;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd147];
ld.global.u32 %r36, [%rd147+4];
add.s32 %r37, %r3, %r36;
min.s32 %r91, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r90, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB92_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r91, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r90, %r48, %r5;

BB92_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r90, %r7;
sub.s32 %r14, %r91, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r94, %tid.x;
cvt.u64.u32	%rd148, %r94;
cvt.u64.u32	%rd149, %r49;
add.s64 %rd150, %rd148, %rd149;
shl.b64 %rd151, %rd150, 1;
add.s64 %rd5, %rd1, %rd151;
shl.b64 %rd152, %rd150, 3;
add.s64 %rd6, %rd2, %rd152;
@%p16 bra BB92_17;
bra.uni BB92_3;

BB92_17:
ld.global.u16 %rs130, [%rd5];
ld.global.u64 %rd347, [%rd6];
ld.global.u16 %rs131, [%rd5+512];
ld.global.u64 %rd348, [%rd6+2048];
ld.global.u16 %rs133, [%rd5+1024];
ld.global.u64 %rd350, [%rd6+4096];
ld.global.u16 %rs134, [%rd5+1536];
ld.global.u64 %rd351, [%rd6+6144];
ld.global.u16 %rs136, [%rd5+2048];
ld.global.u64 %rd352, [%rd6+8192];
ld.global.u16 %rs135, [%rd5+2560];
ld.global.u64 %rd349, [%rd6+10240];
ld.global.u16 %rs132, [%rd5+3072];
ld.global.u64 %rd346, [%rd6+12288];
bra.uni BB92_18;

BB92_3:
mov.u16 %rs63, 0;
mov.u64 %rd153, 0;
setp.ge.u32	%p17, %r94, %r14;
mov.u64 %rd358, %rd153;
mov.u16 %rs142, %rs63;
@%p17 bra BB92_5;

ld.global.u16 %rs1, [%rd5];
ld.global.u64 %rd7, [%rd6];
mov.u64 %rd358, %rd7;
mov.u16 %rs142, %rs1;

BB92_5:
mov.u16 %rs118, %rs142;
mov.u16 %rs130, %rs118;
mov.u64 %rd334, %rd358;
mov.u64 %rd347, %rd334;
add.s32 %r50, %r94, 256;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd357, %rd153;
mov.u16 %rs141, %rs63;
@%p18 bra BB92_7;

ld.global.u16 %rs141, [%rd5+512];
ld.global.u64 %rd357, [%rd6+2048];

BB92_7:
mov.u16 %rs131, %rs141;
mov.u64 %rd348, %rd357;
add.s32 %r51, %r94, 512;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd356, %rd153;
mov.u16 %rs140, %rs63;
@%p19 bra BB92_9;

ld.global.u16 %rs140, [%rd5+1024];
ld.global.u64 %rd356, [%rd6+4096];

BB92_9:
mov.u16 %rs133, %rs140;
mov.u64 %rd350, %rd356;
add.s32 %r52, %r94, 768;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd355, %rd153;
mov.u16 %rs139, %rs63;
@%p20 bra BB92_11;

ld.global.u16 %rs139, [%rd5+1536];
ld.global.u64 %rd355, [%rd6+6144];

BB92_11:
mov.u16 %rs134, %rs139;
mov.u64 %rd351, %rd355;
add.s32 %r53, %r94, 1024;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd354, %rd153;
mov.u16 %rs138, %rs63;
@%p21 bra BB92_13;

ld.global.u16 %rs138, [%rd5+2048];
ld.global.u64 %rd354, [%rd6+8192];

BB92_13:
mov.u16 %rs136, %rs138;
mov.u64 %rd352, %rd354;
add.s32 %r54, %r94, 1280;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd353, %rd153;
mov.u16 %rs137, %rs63;
@%p22 bra BB92_15;

ld.global.u16 %rs137, [%rd5+2560];
ld.global.u64 %rd353, [%rd6+10240];

BB92_15:
mov.u16 %rs135, %rs137;
mov.u64 %rd349, %rd353;
add.s32 %r55, %r94, 1536;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd346, %rd153;
mov.u16 %rs132, %rs63;
@%p23 bra BB92_18;

ld.global.u16 %rs132, [%rd5+3072];
ld.global.u64 %rd346, [%rd6+12288];

BB92_18:
add.s64 %rd161, %rd148, %rd4;
shl.b64 %rd162, %rd161, 4;
add.s64 %rd34, %rd3, %rd162;
@%p16 bra BB92_33;
bra.uni BB92_19;

BB92_33:
st.global.u16 [%rd34], %rs130;
st.global.u16 [%rd34+4096], %rs131;
st.global.u16 [%rd34+8192], %rs133;
st.global.u16 [%rd34+12288], %rs134;
st.global.u16 [%rd34+16384], %rs136;
st.global.u16 [%rd34+20480], %rs135;
st.global.u16 [%rd34+24576], %rs132;
st.global.u64 [%rd34+8], %rd347;
st.global.u64 [%rd34+4104], %rd348;
st.global.u64 [%rd34+8200], %rd350;
st.global.u64 [%rd34+12296], %rd351;
st.global.u64 [%rd34+16392], %rd352;
st.global.u64 [%rd34+20488], %rd349;
bra.uni BB92_34;

BB92_19:
setp.ge.u32	%p25, %r94, %r14;
@%p25 bra BB92_21;

st.global.u16 [%rd34], %rs130;
st.global.u64 [%rd34+8], %rd347;

BB92_21:
add.s32 %r59, %r94, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB92_23;

st.global.u16 [%rd34+4096], %rs131;
st.global.u64 [%rd34+4104], %rd348;

BB92_23:
add.s32 %r61, %r94, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB92_25;

st.global.u16 [%rd34+8192], %rs133;
st.global.u64 [%rd34+8200], %rd350;

BB92_25:
add.s32 %r63, %r94, 768;
setp.ge.u32	%p28, %r63, %r14;
@%p28 bra BB92_27;

st.global.u16 [%rd34+12288], %rs134;
st.global.u64 [%rd34+12296], %rd351;

BB92_27:
add.s32 %r65, %r94, 1024;
setp.ge.u32	%p29, %r65, %r14;
@%p29 bra BB92_29;

st.global.u16 [%rd34+16384], %rs136;
st.global.u64 [%rd34+16392], %rd352;

BB92_29:
add.s32 %r67, %r94, 1280;
setp.ge.u32	%p30, %r67, %r14;
@%p30 bra BB92_31;

st.global.u16 [%rd34+20480], %rs135;
st.global.u64 [%rd34+20488], %rd349;

BB92_31:
add.s32 %r69, %r94, 1536;
setp.ge.u32	%p31, %r69, %r14;
@%p31 bra BB92_35;

st.global.u16 [%rd34+24576], %rs132;

BB92_34:
st.global.u64 [%rd34+24584], %rd346;

BB92_35:
cvt.u64.u32	%rd163, %r7;
cvt.u64.u32	%rd35, %r14;
add.s64 %rd36, %rd35, %rd4;
add.s64 %rd165, %rd148, %rd163;
shl.b64 %rd166, %rd165, 1;
add.s64 %rd37, %rd1, %rd166;
shl.b64 %rd167, %rd165, 3;
add.s64 %rd38, %rd2, %rd167;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB92_50;
bra.uni BB92_36;

BB92_50:
ld.global.u16 %rs161, [%rd37];
ld.global.u64 %rd378, [%rd38];
ld.global.u16 %rs162, [%rd37+512];
ld.global.u64 %rd379, [%rd38+2048];
ld.global.u16 %rs164, [%rd37+1024];
ld.global.u64 %rd381, [%rd38+4096];
ld.global.u16 %rs165, [%rd37+1536];
ld.global.u64 %rd382, [%rd38+6144];
ld.global.u16 %rs167, [%rd37+2048];
ld.global.u64 %rd383, [%rd38+8192];
ld.global.u16 %rs166, [%rd37+2560];
ld.global.u64 %rd380, [%rd38+10240];
ld.global.u16 %rs163, [%rd37+3072];
ld.global.u64 %rd377, [%rd38+12288];
bra.uni BB92_51;

BB92_36:
mov.u16 %rs70, 0;
mov.u64 %rd168, 0;
setp.ge.u32	%p33, %r94, %r13;
mov.u64 %rd389, %rd168;
mov.u16 %rs173, %rs70;
@%p33 bra BB92_38;

ld.global.u16 %rs28, [%rd37];
ld.global.u64 %rd39, [%rd38];
mov.u64 %rd389, %rd39;
mov.u16 %rs173, %rs28;

BB92_38:
mov.u16 %rs149, %rs173;
mov.u16 %rs161, %rs149;
mov.u64 %rd365, %rd389;
mov.u64 %rd378, %rd365;
add.s32 %r70, %r94, 256;
setp.ge.u32	%p34, %r70, %r13;
mov.u64 %rd388, %rd168;
mov.u16 %rs172, %rs70;
@%p34 bra BB92_40;

ld.global.u16 %rs172, [%rd37+512];
ld.global.u64 %rd388, [%rd38+2048];

BB92_40:
mov.u16 %rs162, %rs172;
mov.u64 %rd379, %rd388;
add.s32 %r71, %r94, 512;
setp.ge.u32	%p35, %r71, %r13;
mov.u64 %rd387, %rd168;
mov.u16 %rs171, %rs70;
@%p35 bra BB92_42;

ld.global.u16 %rs171, [%rd37+1024];
ld.global.u64 %rd387, [%rd38+4096];

BB92_42:
mov.u16 %rs164, %rs171;
mov.u64 %rd381, %rd387;
add.s32 %r72, %r94, 768;
setp.ge.u32	%p36, %r72, %r13;
mov.u64 %rd386, %rd168;
mov.u16 %rs170, %rs70;
@%p36 bra BB92_44;

ld.global.u16 %rs170, [%rd37+1536];
ld.global.u64 %rd386, [%rd38+6144];

BB92_44:
mov.u16 %rs165, %rs170;
mov.u64 %rd382, %rd386;
add.s32 %r73, %r94, 1024;
setp.ge.u32	%p37, %r73, %r13;
mov.u64 %rd385, %rd168;
mov.u16 %rs169, %rs70;
@%p37 bra BB92_46;

ld.global.u16 %rs169, [%rd37+2048];
ld.global.u64 %rd385, [%rd38+8192];

BB92_46:
mov.u16 %rs167, %rs169;
mov.u64 %rd383, %rd385;
add.s32 %r74, %r94, 1280;
setp.ge.u32	%p38, %r74, %r13;
mov.u64 %rd384, %rd168;
mov.u16 %rs168, %rs70;
@%p38 bra BB92_48;

ld.global.u16 %rs168, [%rd37+2560];
ld.global.u64 %rd384, [%rd38+10240];

BB92_48:
mov.u16 %rs166, %rs168;
mov.u64 %rd380, %rd384;
add.s32 %r75, %r94, 1536;
setp.ge.u32	%p39, %r75, %r13;
mov.u64 %rd377, %rd168;
mov.u16 %rs163, %rs70;
@%p39 bra BB92_51;

ld.global.u16 %rs163, [%rd37+3072];
ld.global.u64 %rd377, [%rd38+12288];

BB92_51:
add.s64 %rd176, %rd148, %rd36;
shl.b64 %rd177, %rd176, 4;
add.s64 %rd66, %rd3, %rd177;
@%p32 bra BB92_66;
bra.uni BB92_52;

BB92_66:
st.global.u16 [%rd66], %rs161;
st.global.u16 [%rd66+4096], %rs162;
st.global.u16 [%rd66+8192], %rs164;
st.global.u16 [%rd66+12288], %rs165;
st.global.u16 [%rd66+16384], %rs167;
st.global.u16 [%rd66+20480], %rs166;
st.global.u16 [%rd66+24576], %rs163;
st.global.u64 [%rd66+8], %rd378;
st.global.u64 [%rd66+4104], %rd379;
st.global.u64 [%rd66+8200], %rd381;
st.global.u64 [%rd66+12296], %rd382;
st.global.u64 [%rd66+16392], %rd383;
st.global.u64 [%rd66+20488], %rd380;
bra.uni BB92_67;

BB92_52:
setp.ge.u32	%p41, %r94, %r13;
@%p41 bra BB92_54;

st.global.u16 [%rd66], %rs161;
st.global.u64 [%rd66+8], %rd378;

BB92_54:
add.s32 %r76, %r94, 256;
setp.ge.u32	%p42, %r76, %r13;
@%p42 bra BB92_56;

st.global.u16 [%rd66+4096], %rs162;
st.global.u64 [%rd66+4104], %rd379;

BB92_56:
add.s32 %r77, %r94, 512;
setp.ge.u32	%p43, %r77, %r13;
@%p43 bra BB92_58;

st.global.u16 [%rd66+8192], %rs164;
st.global.u64 [%rd66+8200], %rd381;

BB92_58:
add.s32 %r78, %r94, 768;
setp.ge.u32	%p44, %r78, %r13;
@%p44 bra BB92_60;

st.global.u16 [%rd66+12288], %rs165;
st.global.u64 [%rd66+12296], %rd382;

BB92_60:
add.s32 %r79, %r94, 1024;
setp.ge.u32	%p45, %r79, %r13;
@%p45 bra BB92_62;

st.global.u16 [%rd66+16384], %rs167;
st.global.u64 [%rd66+16392], %rd383;

BB92_62:
add.s32 %r80, %r94, 1280;
setp.ge.u32	%p46, %r80, %r13;
@%p46 bra BB92_64;

st.global.u16 [%rd66+20480], %rs166;
st.global.u64 [%rd66+20488], %rd380;

BB92_64:
add.s32 %r81, %r94, 1536;
setp.ge.u32	%p47, %r81, %r13;
@%p47 bra BB92_68;

st.global.u16 [%rd66+24576], %rs163;

BB92_67:
st.global.u64 [%rd66+24584], %rd377;

BB92_68:
bar.sync 0;
mul.lo.s32 %r19, %r94, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r82, %r21, %r13;
selp.b32	%r93, 0, %r82, %p48;
min.u32 %r92, %r14, %r21;
setp.ge.u32	%p49, %r93, %r92;
@%p49 bra BB92_71;

add.s32 %r24, %r21, -1;

BB92_70:
add.s32 %r83, %r92, %r93;
shr.u32 %r84, %r83, 1;
sub.s32 %r85, %r24, %r84;
cvt.u64.u32	%rd178, %r85;
add.s64 %rd179, %rd178, %rd36;
cvt.u64.u32	%rd180, %r84;
add.s64 %rd181, %rd180, %rd4;
shl.b64 %rd182, %rd179, 4;
add.s64 %rd183, %rd3, %rd182;
ld.global.u16 %rs77, [%rd183];
shl.b64 %rd184, %rd181, 4;
add.s64 %rd185, %rd3, %rd184;
ld.global.u16 %rs78, [%rd185];

	{ cvt.f32.f16 %f1, %rs77;}


	
	{ cvt.f32.f16 %f2, %rs78;}


	setp.lt.f32	%p50, %f1, %f2;
add.s32 %r86, %r84, 1;
selp.b32	%r93, %r93, %r86, %p50;
selp.b32	%r92, %r84, %r92, %p50;
setp.lt.u32	%p51, %r93, %r92;
@%p51 bra BB92_70;

BB92_71:
cvt.u64.u32	%rd187, %r93;
add.s64 %rd67, %rd187, %rd4;
shl.b64 %rd188, %rd67, 4;
add.s64 %rd69, %rd3, %rd188;
mov.u64 %rd404, %rd69;
shl.b64 %rd189, %rd36, 4;
add.s64 %rd70, %rd3, %rd189;
sub.s32 %r87, %r21, %r93;
cvt.u64.u32	%rd190, %r87;
add.s64 %rd71, %rd36, %rd190;
shl.b64 %rd191, %rd71, 4;
add.s64 %rd73, %rd3, %rd191;
mov.u64 %rd392, %rd73;
cvt.u64.u32	%rd192, %r13;
add.s64 %rd193, %rd192, %rd4;
add.s64 %rd194, %rd193, %rd35;
shl.b64 %rd195, %rd194, 4;
add.s64 %rd74, %rd3, %rd195;
add.u64 %rd196, %SP, 0;
cvta.to.local.u64 %rd75, %rd196;
mov.u64 %rd390, 0;
mov.pred %p52, 0;
@%p52 bra BB92_73;

BB92_72:
add.s64 %rd197, %rd75, %rd390;
mov.u16 %rs79, 0;
st.local.u8 [%rd197], %rs79;
add.s64 %rd390, %rd390, 1;
setp.lt.u64	%p53, %rd390, 16;
@%p53 bra BB92_72;

BB92_73:
ld.global.u16 %rs80, [%rd69];
ld.global.u64 %rd199, [%rd69+8];
st.local.u64 [%rd75+8], %rd199;
st.local.u16 [%rd75], %rs80;
add.u64 %rd202, %SP, 16;
cvta.to.local.u64 %rd78, %rd202;
mov.u64 %rd391, 0;
@%p52 bra BB92_75;

BB92_74:
add.s64 %rd203, %rd78, %rd391;
mov.u16 %rs81, 0;
st.local.u8 [%rd203], %rs81;
add.s64 %rd391, %rd391, 1;
setp.lt.u64	%p55, %rd391, 16;
@%p55 bra BB92_74;

BB92_75:
ld.global.u16 %rs82, [%rd73];
ld.global.u64 %rd204, [%rd73+8];
st.local.u64 [%rd78+8], %rd204;
st.local.u16 [%rd78], %rs82;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd73, %rd74;
@%p57 bra BB92_78;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd69, %rd70;
@%p59 bra BB92_78;

ld.local.u16 %rs83, [%rd78];
ld.local.u16 %rs84, [%rd75];

	{ cvt.f32.f16 %f3, %rs83;}


	
	{ cvt.f32.f16 %f4, %rs84;}


	setp.geu.f32	%p86, %f3, %f4;

BB92_78:
selp.b64	%rd215, %rd75, %rd78, %p86;
ld.local.u16 %rs55, [%rd215];
ld.local.u64 %rd81, [%rd215+8];
@%p86 bra BB92_80;
bra.uni BB92_79;

BB92_80:
add.s64 %rd222, %rd188, %rd3;
add.s64 %rd404, %rd222, 16;
mov.u64 %rd85, %rd404;
ld.global.u16 %rs86, [%rd69+16];
st.local.u16 [%rd75], %rs86;
ld.global.u64 %rd225, [%rd69+24];
st.local.u64 [%rd75+8], %rd225;
mov.u64 %rd403, %rd73;
mov.u64 %rd415, %rd85;
bra.uni BB92_81;

BB92_79:
add.s64 %rd217, %rd191, %rd3;
add.s64 %rd392, %rd217, 16;
mov.u64 %rd83, %rd392;
ld.global.u16 %rs85, [%rd73+16];
st.local.u16 [%rd78], %rs85;
ld.global.u64 %rd220, [%rd73+24];
st.local.u64 [%rd78+8], %rd220;
mov.u64 %rd403, %rd83;
mov.u64 %rd415, %rd69;

BB92_81:
mov.u64 %rd89, %rd415;
mov.u64 %rd87, %rd403;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd392, %rd74;
@%p61 bra BB92_84;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd404, %rd70;
@%p63 bra BB92_84;

ld.local.u16 %rs87, [%rd78];
ld.local.u16 %rs88, [%rd75];

	{ cvt.f32.f16 %f5, %rs87;}


	
	{ cvt.f32.f16 %f6, %rs88;}


	setp.geu.f32	%p87, %f5, %f6;

BB92_84:
selp.b64	%rd234, %rd75, %rd78, %p87;
ld.local.u16 %rs56, [%rd234];
ld.local.u64 %rd90, [%rd234+8];
@%p87 bra BB92_86;
bra.uni BB92_85;

BB92_86:
add.s64 %rd404, %rd404, 16;
add.s64 %rd94, %rd89, 16;
ld.global.u16 %rs90, [%rd89+16];
st.local.u16 [%rd75], %rs90;
ld.global.u64 %rd240, [%rd89+24];
st.local.u64 [%rd75+8], %rd240;
mov.u64 %rd402, %rd87;
mov.u64 %rd414, %rd94;
bra.uni BB92_87;

BB92_85:
add.s64 %rd392, %rd392, 16;
add.s64 %rd92, %rd87, 16;
ld.global.u16 %rs89, [%rd87+16];
st.local.u16 [%rd78], %rs89;
ld.global.u64 %rd237, [%rd87+24];
st.local.u64 [%rd78+8], %rd237;
mov.u64 %rd402, %rd92;
mov.u64 %rd414, %rd89;

BB92_87:
mov.u64 %rd98, %rd414;
mov.u64 %rd96, %rd402;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd392, %rd74;
@%p65 bra BB92_90;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd404, %rd70;
@%p67 bra BB92_90;

ld.local.u16 %rs91, [%rd78];
ld.local.u16 %rs92, [%rd75];

	{ cvt.f32.f16 %f7, %rs91;}


	
	{ cvt.f32.f16 %f8, %rs92;}


	setp.geu.f32	%p88, %f7, %f8;

BB92_90:
selp.b64	%rd249, %rd75, %rd78, %p88;
ld.local.u16 %rs57, [%rd249];
ld.local.u64 %rd99, [%rd249+8];
@%p88 bra BB92_92;
bra.uni BB92_91;

BB92_92:
add.s64 %rd404, %rd404, 16;
add.s64 %rd103, %rd98, 16;
ld.global.u16 %rs94, [%rd98+16];
st.local.u16 [%rd75], %rs94;
ld.global.u64 %rd255, [%rd98+24];
st.local.u64 [%rd75+8], %rd255;
mov.u64 %rd401, %rd96;
mov.u64 %rd413, %rd103;
bra.uni BB92_93;

BB92_91:
add.s64 %rd392, %rd392, 16;
add.s64 %rd101, %rd96, 16;
ld.global.u16 %rs93, [%rd96+16];
st.local.u16 [%rd78], %rs93;
ld.global.u64 %rd252, [%rd96+24];
st.local.u64 [%rd78+8], %rd252;
mov.u64 %rd401, %rd101;
mov.u64 %rd413, %rd98;

BB92_93:
mov.u64 %rd107, %rd413;
mov.u64 %rd105, %rd401;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd392, %rd74;
@%p69 bra BB92_96;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd404, %rd70;
@%p71 bra BB92_96;

ld.local.u16 %rs95, [%rd78];
ld.local.u16 %rs96, [%rd75];

	{ cvt.f32.f16 %f9, %rs95;}


	
	{ cvt.f32.f16 %f10, %rs96;}


	setp.geu.f32	%p89, %f9, %f10;

BB92_96:
selp.b64	%rd264, %rd75, %rd78, %p89;
ld.local.u16 %rs58, [%rd264];
ld.local.u64 %rd108, [%rd264+8];
@%p89 bra BB92_98;
bra.uni BB92_97;

BB92_98:
add.s64 %rd404, %rd404, 16;
add.s64 %rd112, %rd107, 16;
ld.global.u16 %rs98, [%rd107+16];
st.local.u16 [%rd75], %rs98;
ld.global.u64 %rd270, [%rd107+24];
st.local.u64 [%rd75+8], %rd270;
mov.u64 %rd400, %rd105;
mov.u64 %rd412, %rd112;
bra.uni BB92_99;

BB92_97:
add.s64 %rd392, %rd392, 16;
add.s64 %rd110, %rd105, 16;
ld.global.u16 %rs97, [%rd105+16];
st.local.u16 [%rd78], %rs97;
ld.global.u64 %rd267, [%rd105+24];
st.local.u64 [%rd78+8], %rd267;
mov.u64 %rd400, %rd110;
mov.u64 %rd412, %rd107;

BB92_99:
mov.u64 %rd116, %rd412;
mov.u64 %rd114, %rd400;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd392, %rd74;
@%p73 bra BB92_102;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd404, %rd70;
@%p75 bra BB92_102;

ld.local.u16 %rs99, [%rd78];
ld.local.u16 %rs100, [%rd75];

	{ cvt.f32.f16 %f11, %rs99;}


	
	{ cvt.f32.f16 %f12, %rs100;}


	setp.geu.f32	%p90, %f11, %f12;

BB92_102:
selp.b64	%rd279, %rd75, %rd78, %p90;
ld.local.u16 %rs59, [%rd279];
ld.local.u64 %rd117, [%rd279+8];
@%p90 bra BB92_104;
bra.uni BB92_103;

BB92_104:
add.s64 %rd404, %rd404, 16;
add.s64 %rd121, %rd116, 16;
ld.global.u16 %rs102, [%rd116+16];
st.local.u16 [%rd75], %rs102;
ld.global.u64 %rd285, [%rd116+24];
st.local.u64 [%rd75+8], %rd285;
mov.u64 %rd399, %rd114;
mov.u64 %rd411, %rd121;
bra.uni BB92_105;

BB92_103:
add.s64 %rd392, %rd392, 16;
add.s64 %rd119, %rd114, 16;
ld.global.u16 %rs101, [%rd114+16];
st.local.u16 [%rd78], %rs101;
ld.global.u64 %rd282, [%rd114+24];
st.local.u64 [%rd78+8], %rd282;
mov.u64 %rd399, %rd119;
mov.u64 %rd411, %rd116;

BB92_105:
mov.u64 %rd125, %rd411;
mov.u64 %rd123, %rd399;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd392, %rd74;
@%p77 bra BB92_108;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd404, %rd70;
@%p79 bra BB92_108;

ld.local.u16 %rs103, [%rd78];
ld.local.u16 %rs104, [%rd75];

	{ cvt.f32.f16 %f13, %rs103;}


	
	{ cvt.f32.f16 %f14, %rs104;}


	setp.geu.f32	%p91, %f13, %f14;

BB92_108:
selp.b64	%rd294, %rd75, %rd78, %p91;
ld.local.u16 %rs60, [%rd294];
ld.local.u64 %rd126, [%rd294+8];
@%p91 bra BB92_110;
bra.uni BB92_109;

BB92_110:
add.s64 %rd404, %rd404, 16;
add.s64 %rd130, %rd125, 16;
ld.global.u16 %rs106, [%rd125+16];
st.local.u16 [%rd75], %rs106;
ld.global.u64 %rd300, [%rd125+24];
st.local.u64 [%rd75+8], %rd300;
mov.u64 %rd398, %rd123;
mov.u64 %rd410, %rd130;
bra.uni BB92_111;

BB92_109:
add.s64 %rd392, %rd392, 16;
add.s64 %rd128, %rd123, 16;
ld.global.u16 %rs105, [%rd123+16];
st.local.u16 [%rd78], %rs105;
ld.global.u64 %rd297, [%rd123+24];
st.local.u64 [%rd78+8], %rd297;
mov.u64 %rd398, %rd128;
mov.u64 %rd410, %rd125;

BB92_111:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd392, %rd74;
mov.pred %p92, %p80;
@%p81 bra BB92_114;

setp.ge.u64	%p83, %rd404, %rd70;
mov.pred %p92, %p52;
@%p83 bra BB92_114;

ld.local.u16 %rs107, [%rd78];
ld.local.u16 %rs108, [%rd75];

	{ cvt.f32.f16 %f15, %rs107;}


	
	{ cvt.f32.f16 %f16, %rs108;}


	setp.geu.f32	%p92, %f15, %f16;

BB92_114:
selp.b64	%rd309, %rd75, %rd78, %p92;
ld.local.u16 %rs61, [%rd309];
ld.local.u64 %rd135, [%rd309+8];
@%p92 bra BB92_116;
bra.uni BB92_115;

BB92_116:
ld.global.u16 %rs110, [%rd410+16];
st.local.u16 [%rd75], %rs110;
ld.global.u64 %rd315, [%rd410+24];
st.local.u64 [%rd75+8], %rd315;
bra.uni BB92_117;

BB92_115:
ld.global.u16 %rs109, [%rd398+16];
st.local.u16 [%rd78], %rs109;
ld.global.u64 %rd312, [%rd398+24];
st.local.u64 [%rd78+8], %rd312;

BB92_117:
cvta.to.global.u64 %rd136, %rd141;
bar.sync 0;
cvt.u64.u32	%rd316, %r19;
add.s64 %rd317, %rd316, %rd4;
shl.b64 %rd318, %rd317, 4;
add.s64 %rd319, %rd3, %rd318;
st.global.u16 [%rd319], %rs55;
st.global.u16 [%rd319+16], %rs56;
st.global.u16 [%rd319+32], %rs57;
st.global.u16 [%rd319+48], %rs58;
st.global.u16 [%rd319+64], %rs59;
st.global.u16 [%rd319+80], %rs60;
st.global.u16 [%rd319+96], %rs61;
st.global.u64 [%rd319+8], %rd81;
st.global.u64 [%rd319+24], %rd90;
st.global.u64 [%rd319+40], %rd99;
st.global.u64 [%rd319+56], %rd108;
st.global.u64 [%rd319+72], %rd117;
st.global.u64 [%rd319+88], %rd126;
st.global.u64 [%rd319+104], %rd135;
bar.sync 0;
mul.lo.s32 %r89, %r34, 1792;
cvt.u64.u32	%rd137, %r89;
setp.ge.u32	%p84, %r94, %r20;
@%p84 bra BB92_119;

BB92_118:
cvt.u64.u32	%rd320, %r94;
add.s64 %rd321, %rd320, %rd137;
add.s64 %rd322, %rd320, %rd4;
shl.b64 %rd323, %rd321, 4;
add.s64 %rd324, %rd136, %rd323;
shl.b64 %rd325, %rd322, 4;
add.s64 %rd326, %rd3, %rd325;
ld.global.u16 %rs111, [%rd326];
st.global.u16 [%rd324], %rs111;
ld.global.u64 %rd327, [%rd326+8];
st.global.u64 [%rd324+8], %rd327;
add.s32 %r94, %r94, 256;
setp.lt.u32	%p85, %r94, %r20;
@%p85 bra BB92_118;

BB92_119:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot93[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<187>;
.reg .f32 %f<17>;
.reg .b32 %r<102>;
.reg .b64 %rd<421>;


mov.u64 %rd420, __local_depot93;
cvta.local.u64 %SP, %rd420;
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0+24];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0];
ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0+32];
ld.param.u64 %rd133, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0+16];
ld.param.u64 %rd132, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd132;
cvta.to.global.u64 %rd2, %rd133;
cvta.to.global.u64 %rd136, %rd134;
mov.u32 %r34, %ctaid.x;
mul.wide.u32 %rd137, %r34, 4;
add.s64 %rd138, %rd136, %rd137;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd138];
ld.global.u32 %r36, [%rd138+4];
add.s32 %r37, %r3, %r36;
min.s32 %r98, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r97, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB93_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r98, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r97, %r48, %r5;

BB93_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r97, %r7;
sub.s32 %r14, %r98, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r101, %tid.x;
cvt.u64.u32	%rd139, %r101;
cvt.u64.u32	%rd140, %r49;
add.s64 %rd141, %rd139, %rd140;
shl.b64 %rd142, %rd141, 1;
add.s64 %rd3, %rd1, %rd142;
shl.b64 %rd143, %rd141, 3;
add.s64 %rd4, %rd2, %rd143;
@%p16 bra BB93_17;
bra.uni BB93_3;

BB93_17:
ld.global.u16 %rs143, [%rd3];
ld.global.u64 %rd353, [%rd4];
ld.global.u16 %rs144, [%rd3+512];
ld.global.u64 %rd354, [%rd4+2048];
ld.global.u16 %rs146, [%rd3+1024];
ld.global.u64 %rd356, [%rd4+4096];
ld.global.u16 %rs147, [%rd3+1536];
ld.global.u64 %rd357, [%rd4+6144];
ld.global.u16 %rs149, [%rd3+2048];
ld.global.u64 %rd358, [%rd4+8192];
ld.global.u16 %rs148, [%rd3+2560];
ld.global.u64 %rd355, [%rd4+10240];
ld.global.u16 %rs145, [%rd3+3072];
ld.global.u64 %rd352, [%rd4+12288];
bra.uni BB93_18;

BB93_3:
mov.u16 %rs78, 0;
mov.u64 %rd144, 0;
setp.ge.u32	%p17, %r101, %r14;
mov.u64 %rd364, %rd144;
mov.u16 %rs155, %rs78;
@%p17 bra BB93_5;

ld.global.u16 %rs1, [%rd3];
ld.global.u64 %rd5, [%rd4];
mov.u64 %rd364, %rd5;
mov.u16 %rs155, %rs1;

BB93_5:
mov.u16 %rs131, %rs155;
mov.u16 %rs143, %rs131;
mov.u64 %rd340, %rd364;
mov.u64 %rd353, %rd340;
add.s32 %r50, %r101, 256;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd363, %rd144;
mov.u16 %rs154, %rs78;
@%p18 bra BB93_7;

ld.global.u16 %rs154, [%rd3+512];
ld.global.u64 %rd363, [%rd4+2048];

BB93_7:
mov.u16 %rs144, %rs154;
mov.u64 %rd354, %rd363;
add.s32 %r51, %r101, 512;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd362, %rd144;
mov.u16 %rs153, %rs78;
@%p19 bra BB93_9;

ld.global.u16 %rs153, [%rd3+1024];
ld.global.u64 %rd362, [%rd4+4096];

BB93_9:
mov.u16 %rs146, %rs153;
mov.u64 %rd356, %rd362;
add.s32 %r52, %r101, 768;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd361, %rd144;
mov.u16 %rs152, %rs78;
@%p20 bra BB93_11;

ld.global.u16 %rs152, [%rd3+1536];
ld.global.u64 %rd361, [%rd4+6144];

BB93_11:
mov.u16 %rs147, %rs152;
mov.u64 %rd357, %rd361;
add.s32 %r53, %r101, 1024;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd360, %rd144;
mov.u16 %rs151, %rs78;
@%p21 bra BB93_13;

ld.global.u16 %rs151, [%rd3+2048];
ld.global.u64 %rd360, [%rd4+8192];

BB93_13:
mov.u16 %rs149, %rs151;
mov.u64 %rd358, %rd360;
add.s32 %r54, %r101, 1280;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd359, %rd144;
mov.u16 %rs150, %rs78;
@%p22 bra BB93_15;

ld.global.u16 %rs150, [%rd3+2560];
ld.global.u64 %rd359, [%rd4+10240];

BB93_15:
mov.u16 %rs148, %rs150;
mov.u64 %rd355, %rd359;
add.s32 %r55, %r101, 1536;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd352, %rd144;
mov.u16 %rs145, %rs78;
@%p23 bra BB93_18;

ld.global.u16 %rs145, [%rd3+3072];
ld.global.u64 %rd352, [%rd4+12288];

BB93_18:
@%p16 bra BB93_33;
bra.uni BB93_19;

BB93_33:
mov.u32 %r76, %tid.x;
mul.wide.u32 %rd172, %r76, 16;
mov.u64 %rd173, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd174, %rd173, %rd172;
st.shared.u16 [%rd174], %rs143;
st.shared.u16 [%rd174+4096], %rs144;
st.shared.u16 [%rd174+8192], %rs146;
st.shared.u16 [%rd174+12288], %rs147;
st.shared.u16 [%rd174+16384], %rs149;
st.shared.u16 [%rd174+20480], %rs148;
st.shared.u16 [%rd174+24576], %rs145;
st.shared.u64 [%rd174+8], %rd353;
st.shared.u64 [%rd174+4104], %rd354;
st.shared.u64 [%rd174+8200], %rd356;
st.shared.u64 [%rd174+12296], %rd357;
st.shared.u64 [%rd174+16392], %rd358;
st.shared.u64 [%rd174+20488], %rd355;
st.shared.u64 [%rd174+24584], %rd352;
bra.uni BB93_34;

BB93_19:
setp.ge.u32	%p25, %r101, %r14;
@%p25 bra BB93_21;

mul.wide.u32 %rd151, %r101, 16;
mov.u64 %rd152, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd153, %rd152, %rd151;
st.shared.u16 [%rd153], %rs143;
st.shared.u64 [%rd153+8], %rd353;

BB93_21:
add.s32 %r59, %r101, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB93_23;

mul.wide.u32 %rd154, %r101, 16;
mov.u64 %rd155, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd156, %rd155, %rd154;
st.shared.u16 [%rd156+4096], %rs144;
st.shared.u64 [%rd156+4104], %rd354;

BB93_23:
add.s32 %r62, %r101, 512;
setp.ge.u32	%p27, %r62, %r14;
@%p27 bra BB93_25;

mul.wide.u32 %rd157, %r101, 16;
mov.u64 %rd158, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd159, %rd158, %rd157;
st.shared.u16 [%rd159+8192], %rs146;
st.shared.u64 [%rd159+8200], %rd356;

BB93_25:
add.s32 %r65, %r101, 768;
setp.ge.u32	%p28, %r65, %r14;
@%p28 bra BB93_27;

mul.wide.u32 %rd160, %r101, 16;
mov.u64 %rd161, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd162, %rd161, %rd160;
st.shared.u16 [%rd162+12288], %rs147;
st.shared.u64 [%rd162+12296], %rd357;

BB93_27:
add.s32 %r68, %r101, 1024;
setp.ge.u32	%p29, %r68, %r14;
@%p29 bra BB93_29;

mul.wide.u32 %rd163, %r101, 16;
mov.u64 %rd164, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd165, %rd164, %rd163;
st.shared.u16 [%rd165+16384], %rs149;
st.shared.u64 [%rd165+16392], %rd358;

BB93_29:
add.s32 %r71, %r101, 1280;
setp.ge.u32	%p30, %r71, %r14;
@%p30 bra BB93_31;

mul.wide.u32 %rd166, %r101, 16;
mov.u64 %rd167, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd168, %rd167, %rd166;
st.shared.u16 [%rd168+20480], %rs148;
st.shared.u64 [%rd168+20488], %rd355;

BB93_31:
add.s32 %r74, %r101, 1536;
setp.ge.u32	%p31, %r74, %r14;
@%p31 bra BB93_34;

mul.wide.u32 %rd169, %r101, 16;
mov.u64 %rd170, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd171, %rd170, %rd169;
st.shared.u16 [%rd171+24576], %rs145;
st.shared.u64 [%rd171+24584], %rd352;

BB93_34:
cvt.u64.u32	%rd175, %r7;
cvt.u64.u32	%rd32, %r14;
add.s64 %rd177, %rd139, %rd175;
shl.b64 %rd178, %rd177, 1;
add.s64 %rd33, %rd1, %rd178;
shl.b64 %rd179, %rd177, 3;
add.s64 %rd34, %rd2, %rd179;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB93_49;
bra.uni BB93_35;

BB93_49:
ld.global.u16 %rs174, [%rd33];
ld.global.u64 %rd384, [%rd34];
ld.global.u16 %rs175, [%rd33+512];
ld.global.u64 %rd385, [%rd34+2048];
ld.global.u16 %rs177, [%rd33+1024];
ld.global.u64 %rd387, [%rd34+4096];
ld.global.u16 %rs178, [%rd33+1536];
ld.global.u64 %rd388, [%rd34+6144];
ld.global.u16 %rs180, [%rd33+2048];
ld.global.u64 %rd389, [%rd34+8192];
ld.global.u16 %rs179, [%rd33+2560];
ld.global.u64 %rd386, [%rd34+10240];
ld.global.u16 %rs176, [%rd33+3072];
ld.global.u64 %rd383, [%rd34+12288];
bra.uni BB93_50;

BB93_35:
mov.u16 %rs85, 0;
mov.u64 %rd180, 0;
setp.ge.u32	%p33, %r101, %r13;
mov.u64 %rd395, %rd180;
mov.u16 %rs186, %rs85;
@%p33 bra BB93_37;

ld.global.u16 %rs28, [%rd33];
ld.global.u64 %rd35, [%rd34];
mov.u64 %rd395, %rd35;
mov.u16 %rs186, %rs28;

BB93_37:
mov.u16 %rs162, %rs186;
mov.u16 %rs174, %rs162;
mov.u64 %rd371, %rd395;
mov.u64 %rd384, %rd371;
add.s32 %r77, %r101, 256;
setp.ge.u32	%p34, %r77, %r13;
mov.u64 %rd394, %rd180;
mov.u16 %rs185, %rs85;
@%p34 bra BB93_39;

ld.global.u16 %rs185, [%rd33+512];
ld.global.u64 %rd394, [%rd34+2048];

BB93_39:
mov.u16 %rs175, %rs185;
mov.u64 %rd385, %rd394;
add.s32 %r78, %r101, 512;
setp.ge.u32	%p35, %r78, %r13;
mov.u64 %rd393, %rd180;
mov.u16 %rs184, %rs85;
@%p35 bra BB93_41;

ld.global.u16 %rs184, [%rd33+1024];
ld.global.u64 %rd393, [%rd34+4096];

BB93_41:
mov.u16 %rs177, %rs184;
mov.u64 %rd387, %rd393;
add.s32 %r79, %r101, 768;
setp.ge.u32	%p36, %r79, %r13;
mov.u64 %rd392, %rd180;
mov.u16 %rs183, %rs85;
@%p36 bra BB93_43;

ld.global.u16 %rs183, [%rd33+1536];
ld.global.u64 %rd392, [%rd34+6144];

BB93_43:
mov.u16 %rs178, %rs183;
mov.u64 %rd388, %rd392;
add.s32 %r80, %r101, 1024;
setp.ge.u32	%p37, %r80, %r13;
mov.u64 %rd391, %rd180;
mov.u16 %rs182, %rs85;
@%p37 bra BB93_45;

ld.global.u16 %rs182, [%rd33+2048];
ld.global.u64 %rd391, [%rd34+8192];

BB93_45:
mov.u16 %rs180, %rs182;
mov.u64 %rd389, %rd391;
add.s32 %r81, %r101, 1280;
setp.ge.u32	%p38, %r81, %r13;
mov.u64 %rd390, %rd180;
mov.u16 %rs181, %rs85;
@%p38 bra BB93_47;

ld.global.u16 %rs181, [%rd33+2560];
ld.global.u64 %rd390, [%rd34+10240];

BB93_47:
mov.u16 %rs179, %rs181;
mov.u64 %rd386, %rd390;
add.s32 %r82, %r101, 1536;
setp.ge.u32	%p39, %r82, %r13;
mov.u64 %rd383, %rd180;
mov.u16 %rs176, %rs85;
@%p39 bra BB93_50;

ld.global.u16 %rs176, [%rd33+3072];
ld.global.u64 %rd383, [%rd34+12288];

BB93_50:
add.s64 %rd188, %rd139, %rd32;
shl.b64 %rd189, %rd188, 4;
mov.u64 %rd190, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd62, %rd190, %rd189;
@%p32 bra BB93_65;
bra.uni BB93_51;

BB93_65:
st.shared.u16 [%rd62], %rs174;
st.shared.u16 [%rd62+4096], %rs175;
st.shared.u16 [%rd62+8192], %rs177;
st.shared.u16 [%rd62+12288], %rs178;
st.shared.u16 [%rd62+16384], %rs180;
st.shared.u16 [%rd62+20480], %rs179;
st.shared.u16 [%rd62+24576], %rs176;
st.shared.u64 [%rd62+8], %rd384;
st.shared.u64 [%rd62+4104], %rd385;
st.shared.u64 [%rd62+8200], %rd387;
st.shared.u64 [%rd62+12296], %rd388;
st.shared.u64 [%rd62+16392], %rd389;
st.shared.u64 [%rd62+20488], %rd386;
bra.uni BB93_66;

BB93_51:
setp.ge.u32	%p41, %r101, %r13;
@%p41 bra BB93_53;

st.shared.u16 [%rd62], %rs174;
st.shared.u64 [%rd62+8], %rd384;

BB93_53:
add.s32 %r83, %r101, 256;
setp.ge.u32	%p42, %r83, %r13;
@%p42 bra BB93_55;

st.shared.u16 [%rd62+4096], %rs175;
st.shared.u64 [%rd62+4104], %rd385;

BB93_55:
add.s32 %r84, %r101, 512;
setp.ge.u32	%p43, %r84, %r13;
@%p43 bra BB93_57;

st.shared.u16 [%rd62+8192], %rs177;
st.shared.u64 [%rd62+8200], %rd387;

BB93_57:
add.s32 %r85, %r101, 768;
setp.ge.u32	%p44, %r85, %r13;
@%p44 bra BB93_59;

st.shared.u16 [%rd62+12288], %rs178;
st.shared.u64 [%rd62+12296], %rd388;

BB93_59:
add.s32 %r86, %r101, 1024;
setp.ge.u32	%p45, %r86, %r13;
@%p45 bra BB93_61;

st.shared.u16 [%rd62+16384], %rs180;
st.shared.u64 [%rd62+16392], %rd389;

BB93_61:
add.s32 %r87, %r101, 1280;
setp.ge.u32	%p46, %r87, %r13;
@%p46 bra BB93_63;

st.shared.u16 [%rd62+20480], %rs179;
st.shared.u64 [%rd62+20488], %rd386;

BB93_63:
add.s32 %r88, %r101, 1536;
setp.ge.u32	%p47, %r88, %r13;
@%p47 bra BB93_67;

st.shared.u16 [%rd62+24576], %rs176;

BB93_66:
st.shared.u64 [%rd62+24584], %rd383;

BB93_67:
bar.sync 0;
mul.lo.s32 %r19, %r101, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r89, %r21, %r13;
selp.b32	%r100, 0, %r89, %p48;
min.u32 %r99, %r14, %r21;
setp.ge.u32	%p49, %r100, %r99;
@%p49 bra BB93_70;

add.s32 %r24, %r21, -1;

BB93_69:
add.s32 %r90, %r99, %r100;
shr.u32 %r91, %r90, 1;
sub.s32 %r92, %r24, %r91;
cvt.u64.u32	%rd191, %r92;
add.s64 %rd192, %rd191, %rd32;
shl.b64 %rd193, %rd192, 4;
add.s64 %rd195, %rd190, %rd193;
ld.shared.u16 %rs92, [%rd195];
mul.wide.u32 %rd196, %r91, 16;
add.s64 %rd197, %rd190, %rd196;
ld.shared.u16 %rs93, [%rd197];

	{ cvt.f32.f16 %f1, %rs92;}


	
	{ cvt.f32.f16 %f2, %rs93;}


	setp.lt.f32	%p50, %f1, %f2;
add.s32 %r93, %r91, 1;
selp.b32	%r100, %r100, %r93, %p50;
selp.b32	%r99, %r91, %r99, %p50;
setp.lt.u32	%p51, %r100, %r99;
@%p51 bra BB93_69;

BB93_70:
cvt.u64.u32	%rd63, %r100;
mul.wide.u32 %rd198, %r100, 16;
add.s64 %rd66, %rd190, %rd198;
mov.u64 %rd408, %rd66;
shl.b64 %rd200, %rd32, 4;
add.s64 %rd67, %rd190, %rd200;
sub.s32 %r94, %r21, %r100;
cvt.u64.u32	%rd201, %r94;
add.s64 %rd68, %rd201, %rd32;
shl.b64 %rd202, %rd68, 4;
add.s64 %rd71, %rd190, %rd202;
mov.u64 %rd396, %rd71;
cvt.u64.u32	%rd203, %r13;
add.s64 %rd204, %rd32, %rd203;
shl.b64 %rd205, %rd204, 4;
add.s64 %rd72, %rd190, %rd205;
ld.shared.u16 %rs94, [%rd66];
ld.shared.u64 %rd206, [%rd66+8];
add.u64 %rd207, %SP, 0;
cvta.to.local.u64 %rd208, %rd207;
st.local.u64 [%rd208+8], %rd206;
st.local.u16 [%rd208], %rs94;
ld.shared.u16 %rs95, [%rd71];
ld.shared.u64 %rd209, [%rd71+8];
add.u64 %rd210, %SP, 16;
cvta.to.local.u64 %rd211, %rd210;
st.local.u64 [%rd211+8], %rd209;
st.local.u16 [%rd211], %rs95;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd71, %rd72;
@%p53 bra BB93_73;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd66, %rd67;
@%p55 bra BB93_73;

ld.local.u16 %rs96, [%rd211];
ld.local.u16 %rs97, [%rd208];

	{ cvt.f32.f16 %f3, %rs96;}


	
	{ cvt.f32.f16 %f4, %rs97;}


	setp.geu.f32	%p82, %f3, %f4;

BB93_73:
selp.b64	%rd220, %rd208, %rd211, %p82;
ld.local.u16 %rs55, [%rd220];
ld.local.u64 %rd73, [%rd220+8];
@%p82 bra BB93_75;
bra.uni BB93_74;

BB93_75:
mov.u64 %rd407, %rd71;
shl.b64 %rd227, %rd63, 4;
add.s64 %rd229, %rd227, %rd190;
add.s64 %rd408, %rd229, 16;
mov.u64 %rd419, %rd408;
ld.shared.u16 %rs99, [%rd66+16];
st.local.u16 [%rd208], %rs99;
ld.shared.u64 %rd232, [%rd66+24];
st.local.u64 [%rd208+8], %rd232;
bra.uni BB93_76;

BB93_74:
mov.u64 %rd419, %rd66;
add.s64 %rd223, %rd202, %rd190;
add.s64 %rd396, %rd223, 16;
mov.u64 %rd407, %rd396;
ld.shared.u16 %rs98, [%rd71+16];
st.local.u16 [%rd211], %rs98;
ld.shared.u64 %rd226, [%rd71+24];
st.local.u64 [%rd211+8], %rd226;

BB93_76:
mov.u64 %rd83, %rd419;
mov.u64 %rd81, %rd407;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd396, %rd72;
@%p57 bra BB93_79;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd408, %rd67;
@%p59 bra BB93_79;

ld.local.u16 %rs100, [%rd211];
ld.local.u16 %rs101, [%rd208];

	{ cvt.f32.f16 %f5, %rs100;}


	
	{ cvt.f32.f16 %f6, %rs101;}


	setp.geu.f32	%p83, %f5, %f6;

BB93_79:
selp.b64	%rd241, %rd208, %rd211, %p83;
ld.local.u16 %rs56, [%rd241];
ld.local.u64 %rd84, [%rd241+8];
@%p83 bra BB93_81;
bra.uni BB93_80;

BB93_81:
add.s64 %rd408, %rd408, 16;
add.s64 %rd88, %rd83, 16;
ld.shared.u16 %rs103, [%rd83+16];
st.local.u16 [%rd208], %rs103;
ld.shared.u64 %rd247, [%rd83+24];
st.local.u64 [%rd208+8], %rd247;
mov.u64 %rd406, %rd81;
mov.u64 %rd418, %rd88;
bra.uni BB93_82;

BB93_80:
add.s64 %rd396, %rd396, 16;
add.s64 %rd86, %rd81, 16;
ld.shared.u16 %rs102, [%rd81+16];
st.local.u16 [%rd211], %rs102;
ld.shared.u64 %rd244, [%rd81+24];
st.local.u64 [%rd211+8], %rd244;
mov.u64 %rd406, %rd86;
mov.u64 %rd418, %rd83;

BB93_82:
mov.u64 %rd92, %rd418;
mov.u64 %rd90, %rd406;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd396, %rd72;
@%p61 bra BB93_85;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd408, %rd67;
@%p63 bra BB93_85;

ld.local.u16 %rs104, [%rd211];
ld.local.u16 %rs105, [%rd208];

	{ cvt.f32.f16 %f7, %rs104;}


	
	{ cvt.f32.f16 %f8, %rs105;}


	setp.geu.f32	%p84, %f7, %f8;

BB93_85:
selp.b64	%rd256, %rd208, %rd211, %p84;
ld.local.u16 %rs57, [%rd256];
ld.local.u64 %rd93, [%rd256+8];
@%p84 bra BB93_87;
bra.uni BB93_86;

BB93_87:
add.s64 %rd408, %rd408, 16;
add.s64 %rd97, %rd92, 16;
ld.shared.u16 %rs107, [%rd92+16];
st.local.u16 [%rd208], %rs107;
ld.shared.u64 %rd262, [%rd92+24];
st.local.u64 [%rd208+8], %rd262;
mov.u64 %rd405, %rd90;
mov.u64 %rd417, %rd97;
bra.uni BB93_88;

BB93_86:
add.s64 %rd396, %rd396, 16;
add.s64 %rd95, %rd90, 16;
ld.shared.u16 %rs106, [%rd90+16];
st.local.u16 [%rd211], %rs106;
ld.shared.u64 %rd259, [%rd90+24];
st.local.u64 [%rd211+8], %rd259;
mov.u64 %rd405, %rd95;
mov.u64 %rd417, %rd92;

BB93_88:
mov.u64 %rd101, %rd417;
mov.u64 %rd99, %rd405;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd396, %rd72;
@%p65 bra BB93_91;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd408, %rd67;
@%p67 bra BB93_91;

ld.local.u16 %rs108, [%rd211];
ld.local.u16 %rs109, [%rd208];

	{ cvt.f32.f16 %f9, %rs108;}


	
	{ cvt.f32.f16 %f10, %rs109;}


	setp.geu.f32	%p85, %f9, %f10;

BB93_91:
selp.b64	%rd271, %rd208, %rd211, %p85;
ld.local.u16 %rs58, [%rd271];
ld.local.u64 %rd102, [%rd271+8];
@%p85 bra BB93_93;
bra.uni BB93_92;

BB93_93:
add.s64 %rd408, %rd408, 16;
add.s64 %rd106, %rd101, 16;
ld.shared.u16 %rs111, [%rd101+16];
st.local.u16 [%rd208], %rs111;
ld.shared.u64 %rd277, [%rd101+24];
st.local.u64 [%rd208+8], %rd277;
mov.u64 %rd404, %rd99;
mov.u64 %rd416, %rd106;
bra.uni BB93_94;

BB93_92:
add.s64 %rd396, %rd396, 16;
add.s64 %rd104, %rd99, 16;
ld.shared.u16 %rs110, [%rd99+16];
st.local.u16 [%rd211], %rs110;
ld.shared.u64 %rd274, [%rd99+24];
st.local.u64 [%rd211+8], %rd274;
mov.u64 %rd404, %rd104;
mov.u64 %rd416, %rd101;

BB93_94:
mov.u64 %rd110, %rd416;
mov.u64 %rd108, %rd404;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd396, %rd72;
@%p69 bra BB93_97;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd408, %rd67;
@%p71 bra BB93_97;

ld.local.u16 %rs112, [%rd211];
ld.local.u16 %rs113, [%rd208];

	{ cvt.f32.f16 %f11, %rs112;}


	
	{ cvt.f32.f16 %f12, %rs113;}


	setp.geu.f32	%p86, %f11, %f12;

BB93_97:
selp.b64	%rd286, %rd208, %rd211, %p86;
ld.local.u16 %rs59, [%rd286];
ld.local.u64 %rd111, [%rd286+8];
@%p86 bra BB93_99;
bra.uni BB93_98;

BB93_99:
add.s64 %rd408, %rd408, 16;
add.s64 %rd115, %rd110, 16;
ld.shared.u16 %rs115, [%rd110+16];
st.local.u16 [%rd208], %rs115;
ld.shared.u64 %rd292, [%rd110+24];
st.local.u64 [%rd208+8], %rd292;
mov.u64 %rd403, %rd108;
mov.u64 %rd415, %rd115;
bra.uni BB93_100;

BB93_98:
add.s64 %rd396, %rd396, 16;
add.s64 %rd113, %rd108, 16;
ld.shared.u16 %rs114, [%rd108+16];
st.local.u16 [%rd211], %rs114;
ld.shared.u64 %rd289, [%rd108+24];
st.local.u64 [%rd211+8], %rd289;
mov.u64 %rd403, %rd113;
mov.u64 %rd415, %rd110;

BB93_100:
mov.u64 %rd119, %rd415;
mov.u64 %rd117, %rd403;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd396, %rd72;
@%p73 bra BB93_103;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd408, %rd67;
@%p75 bra BB93_103;

ld.local.u16 %rs116, [%rd211];
ld.local.u16 %rs117, [%rd208];

	{ cvt.f32.f16 %f13, %rs116;}


	
	{ cvt.f32.f16 %f14, %rs117;}


	setp.geu.f32	%p87, %f13, %f14;

BB93_103:
selp.b64	%rd301, %rd208, %rd211, %p87;
ld.local.u16 %rs60, [%rd301];
ld.local.u64 %rd120, [%rd301+8];
@%p87 bra BB93_105;
bra.uni BB93_104;

BB93_105:
add.s64 %rd408, %rd408, 16;
add.s64 %rd124, %rd119, 16;
ld.shared.u16 %rs119, [%rd119+16];
st.local.u16 [%rd208], %rs119;
ld.shared.u64 %rd307, [%rd119+24];
st.local.u64 [%rd208+8], %rd307;
mov.u64 %rd402, %rd117;
mov.u64 %rd414, %rd124;
bra.uni BB93_106;

BB93_104:
add.s64 %rd396, %rd396, 16;
add.s64 %rd122, %rd117, 16;
ld.shared.u16 %rs118, [%rd117+16];
st.local.u16 [%rd211], %rs118;
ld.shared.u64 %rd304, [%rd117+24];
st.local.u64 [%rd211+8], %rd304;
mov.u64 %rd402, %rd122;
mov.u64 %rd414, %rd119;

BB93_106:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd396, %rd72;
@%p77 bra BB93_109;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd408, %rd67;
@%p79 bra BB93_109;

ld.local.u16 %rs120, [%rd211];
ld.local.u16 %rs121, [%rd208];

	{ cvt.f32.f16 %f15, %rs120;}


	
	{ cvt.f32.f16 %f16, %rs121;}


	setp.geu.f32	%p88, %f15, %f16;

BB93_109:
selp.b64	%rd316, %rd208, %rd211, %p88;
ld.local.u16 %rs61, [%rd316];
ld.local.u64 %rd129, [%rd316+8];
@%p88 bra BB93_111;
bra.uni BB93_110;

BB93_111:
ld.shared.u16 %rs123, [%rd414+16];
st.local.u16 [%rd208], %rs123;
ld.shared.u64 %rd322, [%rd414+24];
st.local.u64 [%rd208+8], %rd322;
bra.uni BB93_112;

BB93_110:
ld.shared.u16 %rs122, [%rd402+16];
st.local.u16 [%rd211], %rs122;
ld.shared.u64 %rd319, [%rd402+24];
st.local.u64 [%rd211+8], %rd319;

BB93_112:
cvta.to.global.u64 %rd130, %rd135;
bar.sync 0;
mul.wide.u32 %rd323, %r19, 16;
add.s64 %rd325, %rd190, %rd323;
st.shared.u16 [%rd325], %rs55;
st.shared.u16 [%rd325+16], %rs56;
st.shared.u16 [%rd325+32], %rs57;
st.shared.u16 [%rd325+48], %rs58;
st.shared.u16 [%rd325+64], %rs59;
st.shared.u16 [%rd325+80], %rs60;
st.shared.u16 [%rd325+96], %rs61;
st.shared.u64 [%rd325+8], %rd73;
st.shared.u64 [%rd325+24], %rd84;
st.shared.u64 [%rd325+40], %rd93;
st.shared.u64 [%rd325+56], %rd102;
st.shared.u64 [%rd325+72], %rd111;
st.shared.u64 [%rd325+88], %rd120;
st.shared.u64 [%rd325+104], %rd129;
bar.sync 0;
mul.lo.s32 %r96, %r34, 1792;
cvt.u64.u32	%rd131, %r96;
setp.ge.u32	%p80, %r101, %r20;
@%p80 bra BB93_114;

BB93_113:
cvt.u64.u32	%rd326, %r101;
add.s64 %rd327, %rd326, %rd131;
shl.b64 %rd328, %rd327, 4;
add.s64 %rd329, %rd130, %rd328;
mul.wide.u32 %rd330, %r101, 16;
add.s64 %rd332, %rd190, %rd330;
ld.shared.u16 %rs124, [%rd332];
st.global.u16 [%rd329], %rs124;
ld.shared.u64 %rd333, [%rd332+8];
st.global.u64 [%rd329+8], %rd333;
add.s32 %r101, %r101, 256;
setp.lt.u32	%p81, %r101, %r20;
@%p81 bra BB93_113;

BB93_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot94[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<174>;
.reg .f32 %f<17>;
.reg .b32 %r<95>;
.reg .b64 %rd<435>;


mov.u64 %rd434, __local_depot94;
cvta.local.u64 %SP, %rd434;
ld.param.u64 %rd137, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0+40];
ld.param.u64 %rd136, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0+16];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0+56];
ld.param.u64 %rd139, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0+64];
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0+24];
ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd134;
cvta.to.global.u64 %rd140, %rd135;
cvta.to.global.u64 %rd2, %rd139;
mov.u32 %r34, %ctaid.x;
cvt.u64.u32	%rd141, %r34;
mul.lo.s64 %rd3, %rd141, %rd138;
mul.wide.u32 %rd142, %r34, 4;
add.s64 %rd143, %rd140, %rd142;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd143];
ld.global.u32 %r36, [%rd143+4];
add.s32 %r37, %r3, %r36;
min.s32 %r91, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r90, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB94_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r91, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r90, %r48, %r5;

BB94_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r90, %r7;
sub.s32 %r14, %r91, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r94, %tid.x;
cvt.u64.u32	%rd144, %r94;
cvt.u64.u32	%rd145, %r49;
add.s64 %rd146, %rd144, %rd145;
shl.b64 %rd147, %rd146, 4;
add.s64 %rd4, %rd1, %rd147;
@%p16 bra BB94_17;
bra.uni BB94_3;

BB94_17:
ld.global.u16 %rs130, [%rd4];
ld.global.u64 %rd343, [%rd4+8];
ld.global.u16 %rs131, [%rd4+4096];
ld.global.u64 %rd344, [%rd4+4104];
ld.global.u16 %rs133, [%rd4+8192];
ld.global.u64 %rd346, [%rd4+8200];
ld.global.u16 %rs134, [%rd4+12288];
ld.global.u64 %rd347, [%rd4+12296];
ld.global.u16 %rs136, [%rd4+16384];
ld.global.u64 %rd348, [%rd4+16392];
ld.global.u16 %rs135, [%rd4+20480];
ld.global.u64 %rd345, [%rd4+20488];
ld.global.u16 %rs132, [%rd4+24576];
ld.global.u64 %rd342, [%rd4+24584];
bra.uni BB94_18;

BB94_3:
mov.u16 %rs63, 0;
mov.u64 %rd148, 0;
setp.ge.u32	%p17, %r94, %r14;
mov.u64 %rd354, %rd148;
mov.u16 %rs142, %rs63;
@%p17 bra BB94_5;

ld.global.u16 %rs1, [%rd4];
ld.global.u64 %rd5, [%rd4+8];
mov.u64 %rd354, %rd5;
mov.u16 %rs142, %rs1;

BB94_5:
mov.u16 %rs118, %rs142;
mov.u16 %rs130, %rs118;
mov.u64 %rd330, %rd354;
mov.u64 %rd343, %rd330;
add.s32 %r50, %r94, 256;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd353, %rd148;
mov.u16 %rs141, %rs63;
@%p18 bra BB94_7;

ld.global.u16 %rs141, [%rd4+4096];
ld.global.u64 %rd353, [%rd4+4104];

BB94_7:
mov.u16 %rs131, %rs141;
mov.u64 %rd344, %rd353;
add.s32 %r51, %r94, 512;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd352, %rd148;
mov.u16 %rs140, %rs63;
@%p19 bra BB94_9;

ld.global.u16 %rs140, [%rd4+8192];
ld.global.u64 %rd352, [%rd4+8200];

BB94_9:
mov.u16 %rs133, %rs140;
mov.u64 %rd346, %rd352;
add.s32 %r52, %r94, 768;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd351, %rd148;
mov.u16 %rs139, %rs63;
@%p20 bra BB94_11;

ld.global.u16 %rs139, [%rd4+12288];
ld.global.u64 %rd351, [%rd4+12296];

BB94_11:
mov.u16 %rs134, %rs139;
mov.u64 %rd347, %rd351;
add.s32 %r53, %r94, 1024;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd350, %rd148;
mov.u16 %rs138, %rs63;
@%p21 bra BB94_13;

ld.global.u16 %rs138, [%rd4+16384];
ld.global.u64 %rd350, [%rd4+16392];

BB94_13:
mov.u16 %rs136, %rs138;
mov.u64 %rd348, %rd350;
add.s32 %r54, %r94, 1280;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd349, %rd148;
mov.u16 %rs137, %rs63;
@%p22 bra BB94_15;

ld.global.u16 %rs137, [%rd4+20480];
ld.global.u64 %rd349, [%rd4+20488];

BB94_15:
mov.u16 %rs135, %rs137;
mov.u64 %rd345, %rd349;
add.s32 %r55, %r94, 1536;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd342, %rd148;
mov.u16 %rs132, %rs63;
@%p23 bra BB94_18;

ld.global.u16 %rs132, [%rd4+24576];
ld.global.u64 %rd342, [%rd4+24584];

BB94_18:
add.s64 %rd156, %rd144, %rd3;
shl.b64 %rd157, %rd156, 4;
add.s64 %rd32, %rd2, %rd157;
@%p16 bra BB94_33;
bra.uni BB94_19;

BB94_33:
st.global.u16 [%rd32], %rs130;
st.global.u16 [%rd32+4096], %rs131;
st.global.u16 [%rd32+8192], %rs133;
st.global.u16 [%rd32+12288], %rs134;
st.global.u16 [%rd32+16384], %rs136;
st.global.u16 [%rd32+20480], %rs135;
st.global.u16 [%rd32+24576], %rs132;
st.global.u64 [%rd32+8], %rd343;
st.global.u64 [%rd32+4104], %rd344;
st.global.u64 [%rd32+8200], %rd346;
st.global.u64 [%rd32+12296], %rd347;
st.global.u64 [%rd32+16392], %rd348;
st.global.u64 [%rd32+20488], %rd345;
bra.uni BB94_34;

BB94_19:
setp.ge.u32	%p25, %r94, %r14;
@%p25 bra BB94_21;

st.global.u16 [%rd32], %rs130;
st.global.u64 [%rd32+8], %rd343;

BB94_21:
add.s32 %r59, %r94, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB94_23;

st.global.u16 [%rd32+4096], %rs131;
st.global.u64 [%rd32+4104], %rd344;

BB94_23:
add.s32 %r61, %r94, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB94_25;

st.global.u16 [%rd32+8192], %rs133;
st.global.u64 [%rd32+8200], %rd346;

BB94_25:
add.s32 %r63, %r94, 768;
setp.ge.u32	%p28, %r63, %r14;
@%p28 bra BB94_27;

st.global.u16 [%rd32+12288], %rs134;
st.global.u64 [%rd32+12296], %rd347;

BB94_27:
add.s32 %r65, %r94, 1024;
setp.ge.u32	%p29, %r65, %r14;
@%p29 bra BB94_29;

st.global.u16 [%rd32+16384], %rs136;
st.global.u64 [%rd32+16392], %rd348;

BB94_29:
add.s32 %r67, %r94, 1280;
setp.ge.u32	%p30, %r67, %r14;
@%p30 bra BB94_31;

st.global.u16 [%rd32+20480], %rs135;
st.global.u64 [%rd32+20488], %rd345;

BB94_31:
add.s32 %r69, %r94, 1536;
setp.ge.u32	%p31, %r69, %r14;
@%p31 bra BB94_35;

st.global.u16 [%rd32+24576], %rs132;

BB94_34:
st.global.u64 [%rd32+24584], %rd342;

BB94_35:
cvt.u64.u32	%rd158, %r7;
cvt.u64.u32	%rd33, %r14;
add.s64 %rd34, %rd33, %rd3;
add.s64 %rd160, %rd144, %rd158;
shl.b64 %rd161, %rd160, 4;
add.s64 %rd35, %rd1, %rd161;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB94_50;
bra.uni BB94_36;

BB94_50:
ld.global.u16 %rs161, [%rd35];
ld.global.u64 %rd374, [%rd35+8];
ld.global.u16 %rs162, [%rd35+4096];
ld.global.u64 %rd375, [%rd35+4104];
ld.global.u16 %rs164, [%rd35+8192];
ld.global.u64 %rd377, [%rd35+8200];
ld.global.u16 %rs165, [%rd35+12288];
ld.global.u64 %rd378, [%rd35+12296];
ld.global.u16 %rs167, [%rd35+16384];
ld.global.u64 %rd379, [%rd35+16392];
ld.global.u16 %rs166, [%rd35+20480];
ld.global.u64 %rd376, [%rd35+20488];
ld.global.u16 %rs163, [%rd35+24576];
ld.global.u64 %rd373, [%rd35+24584];
bra.uni BB94_51;

BB94_36:
mov.u16 %rs70, 0;
mov.u64 %rd162, 0;
setp.ge.u32	%p33, %r94, %r13;
mov.u64 %rd385, %rd162;
mov.u16 %rs173, %rs70;
@%p33 bra BB94_38;

ld.global.u16 %rs28, [%rd35];
ld.global.u64 %rd36, [%rd35+8];
mov.u64 %rd385, %rd36;
mov.u16 %rs173, %rs28;

BB94_38:
mov.u16 %rs149, %rs173;
mov.u16 %rs161, %rs149;
mov.u64 %rd361, %rd385;
mov.u64 %rd374, %rd361;
add.s32 %r70, %r94, 256;
setp.ge.u32	%p34, %r70, %r13;
mov.u64 %rd384, %rd162;
mov.u16 %rs172, %rs70;
@%p34 bra BB94_40;

ld.global.u16 %rs172, [%rd35+4096];
ld.global.u64 %rd384, [%rd35+4104];

BB94_40:
mov.u16 %rs162, %rs172;
mov.u64 %rd375, %rd384;
add.s32 %r71, %r94, 512;
setp.ge.u32	%p35, %r71, %r13;
mov.u64 %rd383, %rd162;
mov.u16 %rs171, %rs70;
@%p35 bra BB94_42;

ld.global.u16 %rs171, [%rd35+8192];
ld.global.u64 %rd383, [%rd35+8200];

BB94_42:
mov.u16 %rs164, %rs171;
mov.u64 %rd377, %rd383;
add.s32 %r72, %r94, 768;
setp.ge.u32	%p36, %r72, %r13;
mov.u64 %rd382, %rd162;
mov.u16 %rs170, %rs70;
@%p36 bra BB94_44;

ld.global.u16 %rs170, [%rd35+12288];
ld.global.u64 %rd382, [%rd35+12296];

BB94_44:
mov.u16 %rs165, %rs170;
mov.u64 %rd378, %rd382;
add.s32 %r73, %r94, 1024;
setp.ge.u32	%p37, %r73, %r13;
mov.u64 %rd381, %rd162;
mov.u16 %rs169, %rs70;
@%p37 bra BB94_46;

ld.global.u16 %rs169, [%rd35+16384];
ld.global.u64 %rd381, [%rd35+16392];

BB94_46:
mov.u16 %rs167, %rs169;
mov.u64 %rd379, %rd381;
add.s32 %r74, %r94, 1280;
setp.ge.u32	%p38, %r74, %r13;
mov.u64 %rd380, %rd162;
mov.u16 %rs168, %rs70;
@%p38 bra BB94_48;

ld.global.u16 %rs168, [%rd35+20480];
ld.global.u64 %rd380, [%rd35+20488];

BB94_48:
mov.u16 %rs166, %rs168;
mov.u64 %rd376, %rd380;
add.s32 %r75, %r94, 1536;
setp.ge.u32	%p39, %r75, %r13;
mov.u64 %rd373, %rd162;
mov.u16 %rs163, %rs70;
@%p39 bra BB94_51;

ld.global.u16 %rs163, [%rd35+24576];
ld.global.u64 %rd373, [%rd35+24584];

BB94_51:
add.s64 %rd170, %rd144, %rd34;
shl.b64 %rd171, %rd170, 4;
add.s64 %rd63, %rd2, %rd171;
@%p32 bra BB94_66;
bra.uni BB94_52;

BB94_66:
st.global.u16 [%rd63], %rs161;
st.global.u16 [%rd63+4096], %rs162;
st.global.u16 [%rd63+8192], %rs164;
st.global.u16 [%rd63+12288], %rs165;
st.global.u16 [%rd63+16384], %rs167;
st.global.u16 [%rd63+20480], %rs166;
st.global.u16 [%rd63+24576], %rs163;
st.global.u64 [%rd63+8], %rd374;
st.global.u64 [%rd63+4104], %rd375;
st.global.u64 [%rd63+8200], %rd377;
st.global.u64 [%rd63+12296], %rd378;
st.global.u64 [%rd63+16392], %rd379;
st.global.u64 [%rd63+20488], %rd376;
bra.uni BB94_67;

BB94_52:
setp.ge.u32	%p41, %r94, %r13;
@%p41 bra BB94_54;

st.global.u16 [%rd63], %rs161;
st.global.u64 [%rd63+8], %rd374;

BB94_54:
add.s32 %r76, %r94, 256;
setp.ge.u32	%p42, %r76, %r13;
@%p42 bra BB94_56;

st.global.u16 [%rd63+4096], %rs162;
st.global.u64 [%rd63+4104], %rd375;

BB94_56:
add.s32 %r77, %r94, 512;
setp.ge.u32	%p43, %r77, %r13;
@%p43 bra BB94_58;

st.global.u16 [%rd63+8192], %rs164;
st.global.u64 [%rd63+8200], %rd377;

BB94_58:
add.s32 %r78, %r94, 768;
setp.ge.u32	%p44, %r78, %r13;
@%p44 bra BB94_60;

st.global.u16 [%rd63+12288], %rs165;
st.global.u64 [%rd63+12296], %rd378;

BB94_60:
add.s32 %r79, %r94, 1024;
setp.ge.u32	%p45, %r79, %r13;
@%p45 bra BB94_62;

st.global.u16 [%rd63+16384], %rs167;
st.global.u64 [%rd63+16392], %rd379;

BB94_62:
add.s32 %r80, %r94, 1280;
setp.ge.u32	%p46, %r80, %r13;
@%p46 bra BB94_64;

st.global.u16 [%rd63+20480], %rs166;
st.global.u64 [%rd63+20488], %rd376;

BB94_64:
add.s32 %r81, %r94, 1536;
setp.ge.u32	%p47, %r81, %r13;
@%p47 bra BB94_68;

st.global.u16 [%rd63+24576], %rs163;

BB94_67:
st.global.u64 [%rd63+24584], %rd373;

BB94_68:
bar.sync 0;
mul.lo.s32 %r19, %r94, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r82, %r21, %r13;
selp.b32	%r93, 0, %r82, %p48;
min.u32 %r92, %r14, %r21;
setp.ge.u32	%p49, %r93, %r92;
@%p49 bra BB94_71;

add.s32 %r24, %r21, -1;

BB94_70:
add.s32 %r83, %r92, %r93;
shr.u32 %r84, %r83, 1;
sub.s32 %r85, %r24, %r84;
cvt.u64.u32	%rd172, %r85;
add.s64 %rd173, %rd172, %rd34;
cvt.u64.u32	%rd174, %r84;
add.s64 %rd175, %rd174, %rd3;
shl.b64 %rd176, %rd173, 4;
add.s64 %rd177, %rd2, %rd176;
ld.global.u16 %rs77, [%rd177];
shl.b64 %rd178, %rd175, 4;
add.s64 %rd179, %rd2, %rd178;
ld.global.u16 %rs78, [%rd179];

	{ cvt.f32.f16 %f1, %rs77;}


	
	{ cvt.f32.f16 %f2, %rs78;}


	setp.lt.f32	%p50, %f1, %f2;
add.s32 %r86, %r84, 1;
selp.b32	%r93, %r93, %r86, %p50;
selp.b32	%r92, %r84, %r92, %p50;
setp.lt.u32	%p51, %r93, %r92;
@%p51 bra BB94_70;

BB94_71:
cvt.u64.u32	%rd181, %r93;
add.s64 %rd64, %rd181, %rd3;
shl.b64 %rd182, %rd64, 4;
add.s64 %rd65, %rd2, %rd182;
shl.b64 %rd183, %rd34, 4;
add.s64 %rd66, %rd2, %rd183;
sub.s32 %r87, %r21, %r93;
cvt.u64.u32	%rd184, %r87;
add.s64 %rd67, %rd34, %rd184;
shl.b64 %rd185, %rd67, 4;
add.s64 %rd68, %rd2, %rd185;
cvt.u64.u32	%rd186, %r13;
add.s64 %rd187, %rd186, %rd3;
add.s64 %rd188, %rd187, %rd33;
shl.b64 %rd189, %rd188, 4;
add.s64 %rd69, %rd2, %rd189;
add.u64 %rd190, %SP, 0;
cvta.to.local.u64 %rd70, %rd190;
mov.u64 %rd386, 0;
mov.pred %p52, 0;
@%p52 bra BB94_73;

BB94_72:
add.s64 %rd191, %rd70, %rd386;
mov.u16 %rs79, 0;
st.local.u8 [%rd191], %rs79;
add.s64 %rd386, %rd386, 1;
setp.lt.u64	%p53, %rd386, 16;
@%p53 bra BB94_72;

BB94_73:
ld.global.u16 %rs80, [%rd65];
ld.global.u64 %rd193, [%rd65+8];
st.local.u64 [%rd70+8], %rd193;
st.local.u16 [%rd70], %rs80;
add.u64 %rd196, %SP, 16;
cvta.to.local.u64 %rd73, %rd196;
mov.u64 %rd387, 0;
@%p52 bra BB94_75;

BB94_74:
add.s64 %rd197, %rd73, %rd387;
mov.u16 %rs81, 0;
st.local.u8 [%rd197], %rs81;
add.s64 %rd387, %rd387, 1;
setp.lt.u64	%p55, %rd387, 16;
@%p55 bra BB94_74;

BB94_75:
ld.global.u16 %rs82, [%rd68];
ld.global.u64 %rd198, [%rd68+8];
st.local.u64 [%rd73+8], %rd198;
st.local.u16 [%rd73], %rs82;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd68, %rd69;
@%p57 bra BB94_78;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd65, %rd66;
@%p59 bra BB94_78;

ld.local.u16 %rs83, [%rd73];
ld.local.u16 %rs84, [%rd70];

	{ cvt.f32.f16 %f3, %rs83;}


	
	{ cvt.f32.f16 %f4, %rs84;}


	setp.geu.f32	%p86, %f3, %f4;

BB94_78:
selp.b64	%rd209, %rd70, %rd73, %p86;
ld.local.u16 %rs55, [%rd209];
ld.local.u64 %rd76, [%rd209+8];
@%p86 bra BB94_80;
bra.uni BB94_79;

BB94_80:
add.s64 %rd216, %rd182, %rd2;
add.s64 %rd79, %rd216, 16;
mov.u64 %rd432, %rd79;
ld.global.u16 %rs86, [%rd65+16];
st.local.u16 [%rd70], %rs86;
ld.global.u64 %rd219, [%rd65+24];
st.local.u64 [%rd70+8], %rd219;
mov.u64 %rd409, %rd68;
mov.u64 %rd410, %rd68;
mov.u64 %rd433, %rd79;
bra.uni BB94_81;

BB94_79:
add.s64 %rd211, %rd185, %rd2;
add.s64 %rd77, %rd211, 16;
mov.u64 %rd409, %rd77;
ld.global.u16 %rs85, [%rd68+16];
st.local.u16 [%rd73], %rs85;
ld.global.u64 %rd214, [%rd68+24];
st.local.u64 [%rd73+8], %rd214;
mov.u64 %rd410, %rd77;
mov.u64 %rd432, %rd65;
mov.u64 %rd433, %rd65;

BB94_81:
mov.u64 %rd84, %rd432;
mov.u64 %rd431, %rd433;
mov.u64 %rd82, %rd409;
mov.u64 %rd408, %rd410;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd408, %rd69;
@%p61 bra BB94_84;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd431, %rd66;
@%p63 bra BB94_84;

ld.local.u16 %rs87, [%rd73];
ld.local.u16 %rs88, [%rd70];

	{ cvt.f32.f16 %f5, %rs87;}


	
	{ cvt.f32.f16 %f6, %rs88;}


	setp.geu.f32	%p87, %f5, %f6;

BB94_84:
selp.b64	%rd228, %rd70, %rd73, %p87;
ld.local.u16 %rs56, [%rd228];
ld.local.u64 %rd85, [%rd228+8];
@%p87 bra BB94_86;
bra.uni BB94_85;

BB94_86:
add.s64 %rd431, %rd431, 16;
add.s64 %rd89, %rd84, 16;
ld.global.u16 %rs90, [%rd84+16];
st.local.u16 [%rd70], %rs90;
ld.global.u64 %rd234, [%rd84+24];
st.local.u64 [%rd70+8], %rd234;
mov.u64 %rd407, %rd82;
mov.u64 %rd430, %rd89;
bra.uni BB94_87;

BB94_85:
add.s64 %rd408, %rd408, 16;
add.s64 %rd87, %rd82, 16;
ld.global.u16 %rs89, [%rd82+16];
st.local.u16 [%rd73], %rs89;
ld.global.u64 %rd231, [%rd82+24];
st.local.u64 [%rd73+8], %rd231;
mov.u64 %rd407, %rd87;
mov.u64 %rd430, %rd84;

BB94_87:
mov.u64 %rd93, %rd430;
mov.u64 %rd429, %rd431;
mov.u64 %rd91, %rd407;
mov.u64 %rd406, %rd408;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd406, %rd69;
@%p65 bra BB94_90;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd429, %rd66;
@%p67 bra BB94_90;

ld.local.u16 %rs91, [%rd73];
ld.local.u16 %rs92, [%rd70];

	{ cvt.f32.f16 %f7, %rs91;}


	
	{ cvt.f32.f16 %f8, %rs92;}


	setp.geu.f32	%p88, %f7, %f8;

BB94_90:
selp.b64	%rd243, %rd70, %rd73, %p88;
ld.local.u16 %rs57, [%rd243];
ld.local.u64 %rd94, [%rd243+8];
@%p88 bra BB94_92;
bra.uni BB94_91;

BB94_92:
add.s64 %rd429, %rd429, 16;
add.s64 %rd98, %rd93, 16;
ld.global.u16 %rs94, [%rd93+16];
st.local.u16 [%rd70], %rs94;
ld.global.u64 %rd249, [%rd93+24];
st.local.u64 [%rd70+8], %rd249;
mov.u64 %rd405, %rd91;
mov.u64 %rd428, %rd98;
bra.uni BB94_93;

BB94_91:
add.s64 %rd406, %rd406, 16;
add.s64 %rd96, %rd91, 16;
ld.global.u16 %rs93, [%rd91+16];
st.local.u16 [%rd73], %rs93;
ld.global.u64 %rd246, [%rd91+24];
st.local.u64 [%rd73+8], %rd246;
mov.u64 %rd405, %rd96;
mov.u64 %rd428, %rd93;

BB94_93:
mov.u64 %rd102, %rd428;
mov.u64 %rd427, %rd429;
mov.u64 %rd100, %rd405;
mov.u64 %rd404, %rd406;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd404, %rd69;
@%p69 bra BB94_96;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd427, %rd66;
@%p71 bra BB94_96;

ld.local.u16 %rs95, [%rd73];
ld.local.u16 %rs96, [%rd70];

	{ cvt.f32.f16 %f9, %rs95;}


	
	{ cvt.f32.f16 %f10, %rs96;}


	setp.geu.f32	%p89, %f9, %f10;

BB94_96:
selp.b64	%rd258, %rd70, %rd73, %p89;
ld.local.u16 %rs58, [%rd258];
ld.local.u64 %rd103, [%rd258+8];
@%p89 bra BB94_98;
bra.uni BB94_97;

BB94_98:
add.s64 %rd427, %rd427, 16;
add.s64 %rd107, %rd102, 16;
ld.global.u16 %rs98, [%rd102+16];
st.local.u16 [%rd70], %rs98;
ld.global.u64 %rd264, [%rd102+24];
st.local.u64 [%rd70+8], %rd264;
mov.u64 %rd403, %rd100;
mov.u64 %rd426, %rd107;
bra.uni BB94_99;

BB94_97:
add.s64 %rd404, %rd404, 16;
add.s64 %rd105, %rd100, 16;
ld.global.u16 %rs97, [%rd100+16];
st.local.u16 [%rd73], %rs97;
ld.global.u64 %rd261, [%rd100+24];
st.local.u64 [%rd73+8], %rd261;
mov.u64 %rd403, %rd105;
mov.u64 %rd426, %rd102;

BB94_99:
mov.u64 %rd111, %rd426;
mov.u64 %rd425, %rd427;
mov.u64 %rd109, %rd403;
mov.u64 %rd402, %rd404;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd402, %rd69;
@%p73 bra BB94_102;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd425, %rd66;
@%p75 bra BB94_102;

ld.local.u16 %rs99, [%rd73];
ld.local.u16 %rs100, [%rd70];

	{ cvt.f32.f16 %f11, %rs99;}


	
	{ cvt.f32.f16 %f12, %rs100;}


	setp.geu.f32	%p90, %f11, %f12;

BB94_102:
selp.b64	%rd273, %rd70, %rd73, %p90;
ld.local.u16 %rs59, [%rd273];
ld.local.u64 %rd112, [%rd273+8];
@%p90 bra BB94_104;
bra.uni BB94_103;

BB94_104:
add.s64 %rd425, %rd425, 16;
add.s64 %rd116, %rd111, 16;
ld.global.u16 %rs102, [%rd111+16];
st.local.u16 [%rd70], %rs102;
ld.global.u64 %rd279, [%rd111+24];
st.local.u64 [%rd70+8], %rd279;
mov.u64 %rd401, %rd109;
mov.u64 %rd424, %rd116;
bra.uni BB94_105;

BB94_103:
add.s64 %rd402, %rd402, 16;
add.s64 %rd114, %rd109, 16;
ld.global.u16 %rs101, [%rd109+16];
st.local.u16 [%rd73], %rs101;
ld.global.u64 %rd276, [%rd109+24];
st.local.u64 [%rd73+8], %rd276;
mov.u64 %rd401, %rd114;
mov.u64 %rd424, %rd111;

BB94_105:
mov.u64 %rd120, %rd424;
mov.u64 %rd423, %rd425;
mov.u64 %rd118, %rd401;
mov.u64 %rd400, %rd402;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd400, %rd69;
@%p77 bra BB94_108;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd423, %rd66;
@%p79 bra BB94_108;

ld.local.u16 %rs103, [%rd73];
ld.local.u16 %rs104, [%rd70];

	{ cvt.f32.f16 %f13, %rs103;}


	
	{ cvt.f32.f16 %f14, %rs104;}


	setp.geu.f32	%p91, %f13, %f14;

BB94_108:
selp.b64	%rd288, %rd70, %rd73, %p91;
ld.local.u16 %rs60, [%rd288];
ld.local.u64 %rd121, [%rd288+8];
@%p91 bra BB94_110;
bra.uni BB94_109;

BB94_110:
add.s64 %rd423, %rd423, 16;
add.s64 %rd125, %rd120, 16;
ld.global.u16 %rs106, [%rd120+16];
st.local.u16 [%rd70], %rs106;
ld.global.u64 %rd294, [%rd120+24];
st.local.u64 [%rd70+8], %rd294;
mov.u64 %rd399, %rd118;
mov.u64 %rd422, %rd125;
bra.uni BB94_111;

BB94_109:
add.s64 %rd400, %rd400, 16;
add.s64 %rd123, %rd118, 16;
ld.global.u16 %rs105, [%rd118+16];
st.local.u16 [%rd73], %rs105;
ld.global.u64 %rd291, [%rd118+24];
st.local.u64 [%rd73+8], %rd291;
mov.u64 %rd399, %rd123;
mov.u64 %rd422, %rd120;

BB94_111:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd400, %rd69;
mov.pred %p92, %p80;
@%p81 bra BB94_114;

setp.ge.u64	%p83, %rd423, %rd66;
mov.pred %p92, %p52;
@%p83 bra BB94_114;

ld.local.u16 %rs107, [%rd73];
ld.local.u16 %rs108, [%rd70];

	{ cvt.f32.f16 %f15, %rs107;}


	
	{ cvt.f32.f16 %f16, %rs108;}


	setp.geu.f32	%p92, %f15, %f16;

BB94_114:
selp.b64	%rd303, %rd70, %rd73, %p92;
ld.local.u16 %rs61, [%rd303];
ld.local.u64 %rd130, [%rd303+8];
@%p92 bra BB94_116;
bra.uni BB94_115;

BB94_116:
ld.global.u16 %rs110, [%rd422+16];
st.local.u16 [%rd70], %rs110;
ld.global.u64 %rd309, [%rd422+24];
st.local.u64 [%rd70+8], %rd309;
bra.uni BB94_117;

BB94_115:
ld.global.u16 %rs109, [%rd399+16];
st.local.u16 [%rd73], %rs109;
ld.global.u64 %rd306, [%rd399+24];
st.local.u64 [%rd73+8], %rd306;

BB94_117:
cvta.to.global.u64 %rd131, %rd136;
cvta.to.global.u64 %rd132, %rd137;
bar.sync 0;
cvt.u64.u32	%rd310, %r19;
add.s64 %rd311, %rd310, %rd3;
shl.b64 %rd312, %rd311, 4;
add.s64 %rd313, %rd2, %rd312;
st.global.u16 [%rd313], %rs55;
st.global.u16 [%rd313+16], %rs56;
st.global.u16 [%rd313+32], %rs57;
st.global.u16 [%rd313+48], %rs58;
st.global.u16 [%rd313+64], %rs59;
st.global.u16 [%rd313+80], %rs60;
st.global.u16 [%rd313+96], %rs61;
st.global.u64 [%rd313+8], %rd76;
st.global.u64 [%rd313+24], %rd85;
st.global.u64 [%rd313+40], %rd94;
st.global.u64 [%rd313+56], %rd103;
st.global.u64 [%rd313+72], %rd112;
st.global.u64 [%rd313+88], %rd121;
st.global.u64 [%rd313+104], %rd130;
bar.sync 0;
mul.lo.s32 %r89, %r34, 1792;
cvt.u64.u32	%rd133, %r89;
setp.ge.u32	%p84, %r94, %r20;
@%p84 bra BB94_119;

BB94_118:
cvt.u64.u32	%rd314, %r94;
add.s64 %rd315, %rd314, %rd133;
shl.b64 %rd316, %rd315, 1;
add.s64 %rd317, %rd131, %rd316;
shl.b64 %rd318, %rd315, 3;
add.s64 %rd319, %rd132, %rd318;
add.s64 %rd320, %rd314, %rd3;
shl.b64 %rd321, %rd320, 4;
add.s64 %rd322, %rd2, %rd321;
ld.global.u16 %rs111, [%rd322];
st.global.u16 [%rd317], %rs111;
ld.global.u64 %rd323, [%rd322+8];
st.global.u64 [%rd319], %rd323;
add.s32 %r94, %r94, 256;
setp.lt.u32	%p85, %r94, %r20;
@%p85 bra BB94_118;

BB94_119:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot95[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<187>;
.reg .f32 %f<17>;
.reg .b32 %r<104>;
.reg .b64 %rd<435>;


mov.u64 %rd434, __local_depot95;
cvta.local.u64 %SP, %rd434;
ld.param.u64 %rd129, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0+40];
ld.param.u64 %rd128, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0+16];
ld.param.u32 %r31, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0];
ld.param.u64 %rd127, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0+24];
ld.param.u64 %rd126, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs70, %rs71, %rs72, %rs73}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0+52];
mov.u16 %rs69, %rs73;
mov.u16 %rs68, %rs72;
mov.u16 %rs67, %rs71;
mov.u16 %rs66, %rs70;
ld.param.v4.u8 {%rs74, %rs75, %rs76, %rs77}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0+48];
mov.u16 %rs65, %rs77;
mov.u16 %rs64, %rs76;
mov.u16 %rs63, %rs75;
mov.u16 %rs62, %rs74;
cvta.to.global.u64 %rd1, %rd126;
cvta.to.global.u64 %rd130, %rd127;
mov.u32 %r33, %ctaid.x;
mul.wide.u32 %rd131, %r33, 4;
add.s64 %rd132, %rd130, %rd131;
neg.s32 %r34, %r31;
and.b32 %r1, %r33, %r34;
shr.s32 %r2, %r31, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd132];
ld.global.u32 %r35, [%rd132+4];
add.s32 %r36, %r3, %r35;
min.s32 %r100, %r36, %r5;
add.s32 %r37, %r33, %r2;
mul.lo.s32 %r38, %r37, 1792;
sub.s32 %r39, %r38, %r4;
min.s32 %r7, %r39, %r5;
add.s32 %r40, %r38, 1792;
sub.s32 %r41, %r40, %r35;
min.s32 %r99, %r41, %r5;
add.s32 %r42, %r31, -1;
and.b32 %r43, %r33, %r42;
setp.ne.s32	%p15, %r42, %r43;
@%p15 bra BB95_2;

add.s32 %r44, %r1, %r2;
mul.lo.s32 %r45, %r44, 1792;
min.s32 %r100, %r45, %r5;
mad.lo.s32 %r46, %r2, 2, %r1;
mul.lo.s32 %r47, %r46, 1792;
min.s32 %r99, %r47, %r5;

BB95_2:
add.s32 %r48, %r3, %r4;
sub.s32 %r13, %r99, %r7;
sub.s32 %r14, %r100, %r48;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r103, %tid.x;
cvt.u64.u32	%rd133, %r103;
cvt.u64.u32	%rd134, %r48;
add.s64 %rd135, %rd133, %rd134;
shl.b64 %rd136, %rd135, 4;
add.s64 %rd2, %rd1, %rd136;
@%p16 bra BB95_17;
bra.uni BB95_3;

BB95_17:
ld.global.u16 %rs143, [%rd2];
ld.global.u64 %rd347, [%rd2+8];
ld.global.u16 %rs144, [%rd2+4096];
ld.global.u64 %rd348, [%rd2+4104];
ld.global.u16 %rs146, [%rd2+8192];
ld.global.u64 %rd350, [%rd2+8200];
ld.global.u16 %rs147, [%rd2+12288];
ld.global.u64 %rd351, [%rd2+12296];
ld.global.u16 %rs149, [%rd2+16384];
ld.global.u64 %rd352, [%rd2+16392];
ld.global.u16 %rs148, [%rd2+20480];
ld.global.u64 %rd349, [%rd2+20488];
ld.global.u16 %rs145, [%rd2+24576];
ld.global.u64 %rd346, [%rd2+24584];
bra.uni BB95_18;

BB95_3:
mov.u16 %rs78, 0;
mov.u64 %rd137, 0;
setp.ge.u32	%p17, %r103, %r14;
mov.u64 %rd358, %rd137;
mov.u16 %rs155, %rs78;
@%p17 bra BB95_5;

ld.global.u16 %rs1, [%rd2];
ld.global.u64 %rd3, [%rd2+8];
mov.u64 %rd358, %rd3;
mov.u16 %rs155, %rs1;

BB95_5:
mov.u16 %rs131, %rs155;
mov.u16 %rs143, %rs131;
mov.u64 %rd334, %rd358;
mov.u64 %rd347, %rd334;
add.s32 %r49, %r103, 256;
setp.ge.u32	%p18, %r49, %r14;
mov.u64 %rd357, %rd137;
mov.u16 %rs154, %rs78;
@%p18 bra BB95_7;

ld.global.u16 %rs154, [%rd2+4096];
ld.global.u64 %rd357, [%rd2+4104];

BB95_7:
mov.u16 %rs144, %rs154;
mov.u64 %rd348, %rd357;
add.s32 %r50, %r103, 512;
setp.ge.u32	%p19, %r50, %r14;
mov.u64 %rd356, %rd137;
mov.u16 %rs153, %rs78;
@%p19 bra BB95_9;

ld.global.u16 %rs153, [%rd2+8192];
ld.global.u64 %rd356, [%rd2+8200];

BB95_9:
mov.u16 %rs146, %rs153;
mov.u64 %rd350, %rd356;
add.s32 %r51, %r103, 768;
setp.ge.u32	%p20, %r51, %r14;
mov.u64 %rd355, %rd137;
mov.u16 %rs152, %rs78;
@%p20 bra BB95_11;

ld.global.u16 %rs152, [%rd2+12288];
ld.global.u64 %rd355, [%rd2+12296];

BB95_11:
mov.u16 %rs147, %rs152;
mov.u64 %rd351, %rd355;
add.s32 %r52, %r103, 1024;
setp.ge.u32	%p21, %r52, %r14;
mov.u64 %rd354, %rd137;
mov.u16 %rs151, %rs78;
@%p21 bra BB95_13;

ld.global.u16 %rs151, [%rd2+16384];
ld.global.u64 %rd354, [%rd2+16392];

BB95_13:
mov.u16 %rs149, %rs151;
mov.u64 %rd352, %rd354;
add.s32 %r53, %r103, 1280;
setp.ge.u32	%p22, %r53, %r14;
mov.u64 %rd353, %rd137;
mov.u16 %rs150, %rs78;
@%p22 bra BB95_15;

ld.global.u16 %rs150, [%rd2+20480];
ld.global.u64 %rd353, [%rd2+20488];

BB95_15:
mov.u16 %rs148, %rs150;
mov.u64 %rd349, %rd353;
add.s32 %r54, %r103, 1536;
setp.ge.u32	%p23, %r54, %r14;
mov.u64 %rd346, %rd137;
mov.u16 %rs145, %rs78;
@%p23 bra BB95_18;

ld.global.u16 %rs145, [%rd2+24576];
ld.global.u64 %rd346, [%rd2+24584];

BB95_18:
@%p16 bra BB95_33;
bra.uni BB95_19;

BB95_33:
mov.u32 %r75, %tid.x;
mul.wide.u32 %rd165, %r75, 16;
mov.u64 %rd166, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd167, %rd166, %rd165;
st.shared.u16 [%rd167], %rs143;
st.shared.u16 [%rd167+4096], %rs144;
st.shared.u16 [%rd167+8192], %rs146;
st.shared.u16 [%rd167+12288], %rs147;
st.shared.u16 [%rd167+16384], %rs149;
st.shared.u16 [%rd167+20480], %rs148;
st.shared.u16 [%rd167+24576], %rs145;
st.shared.u64 [%rd167+8], %rd347;
st.shared.u64 [%rd167+4104], %rd348;
st.shared.u64 [%rd167+8200], %rd350;
st.shared.u64 [%rd167+12296], %rd351;
st.shared.u64 [%rd167+16392], %rd352;
st.shared.u64 [%rd167+20488], %rd349;
st.shared.u64 [%rd167+24584], %rd346;
bra.uni BB95_34;

BB95_19:
setp.ge.u32	%p25, %r103, %r14;
@%p25 bra BB95_21;

mul.wide.u32 %rd144, %r103, 16;
mov.u64 %rd145, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd146, %rd145, %rd144;
st.shared.u16 [%rd146], %rs143;
st.shared.u64 [%rd146+8], %rd347;

BB95_21:
add.s32 %r58, %r103, 256;
setp.ge.u32	%p26, %r58, %r14;
@%p26 bra BB95_23;

mul.wide.u32 %rd147, %r103, 16;
mov.u64 %rd148, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd149, %rd148, %rd147;
st.shared.u16 [%rd149+4096], %rs144;
st.shared.u64 [%rd149+4104], %rd348;

BB95_23:
add.s32 %r61, %r103, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB95_25;

mul.wide.u32 %rd150, %r103, 16;
mov.u64 %rd151, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd152, %rd151, %rd150;
st.shared.u16 [%rd152+8192], %rs146;
st.shared.u64 [%rd152+8200], %rd350;

BB95_25:
add.s32 %r64, %r103, 768;
setp.ge.u32	%p28, %r64, %r14;
@%p28 bra BB95_27;

mul.wide.u32 %rd153, %r103, 16;
mov.u64 %rd154, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd155, %rd154, %rd153;
st.shared.u16 [%rd155+12288], %rs147;
st.shared.u64 [%rd155+12296], %rd351;

BB95_27:
add.s32 %r67, %r103, 1024;
setp.ge.u32	%p29, %r67, %r14;
@%p29 bra BB95_29;

mul.wide.u32 %rd156, %r103, 16;
mov.u64 %rd157, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd158, %rd157, %rd156;
st.shared.u16 [%rd158+16384], %rs149;
st.shared.u64 [%rd158+16392], %rd352;

BB95_29:
add.s32 %r70, %r103, 1280;
setp.ge.u32	%p30, %r70, %r14;
@%p30 bra BB95_31;

mul.wide.u32 %rd159, %r103, 16;
mov.u64 %rd160, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd161, %rd160, %rd159;
st.shared.u16 [%rd161+20480], %rs148;
st.shared.u64 [%rd161+20488], %rd349;

BB95_31:
add.s32 %r73, %r103, 1536;
setp.ge.u32	%p31, %r73, %r14;
@%p31 bra BB95_34;

mul.wide.u32 %rd162, %r103, 16;
mov.u64 %rd163, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd164, %rd163, %rd162;
st.shared.u16 [%rd164+24576], %rs145;
st.shared.u64 [%rd164+24584], %rd346;

BB95_34:
cvt.u64.u32	%rd168, %r7;
cvt.u64.u32	%rd30, %r14;
add.s64 %rd170, %rd133, %rd168;
shl.b64 %rd171, %rd170, 4;
add.s64 %rd31, %rd1, %rd171;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB95_49;
bra.uni BB95_35;

BB95_49:
ld.global.u16 %rs174, [%rd31];
ld.global.u64 %rd378, [%rd31+8];
ld.global.u16 %rs175, [%rd31+4096];
ld.global.u64 %rd379, [%rd31+4104];
ld.global.u16 %rs177, [%rd31+8192];
ld.global.u64 %rd381, [%rd31+8200];
ld.global.u16 %rs178, [%rd31+12288];
ld.global.u64 %rd382, [%rd31+12296];
ld.global.u16 %rs180, [%rd31+16384];
ld.global.u64 %rd383, [%rd31+16392];
ld.global.u16 %rs179, [%rd31+20480];
ld.global.u64 %rd380, [%rd31+20488];
ld.global.u16 %rs176, [%rd31+24576];
ld.global.u64 %rd377, [%rd31+24584];
bra.uni BB95_50;

BB95_35:
mov.u16 %rs85, 0;
mov.u64 %rd172, 0;
setp.ge.u32	%p33, %r103, %r13;
mov.u64 %rd389, %rd172;
mov.u16 %rs186, %rs85;
@%p33 bra BB95_37;

ld.global.u16 %rs28, [%rd31];
ld.global.u64 %rd32, [%rd31+8];
mov.u64 %rd389, %rd32;
mov.u16 %rs186, %rs28;

BB95_37:
mov.u16 %rs162, %rs186;
mov.u16 %rs174, %rs162;
mov.u64 %rd365, %rd389;
mov.u64 %rd378, %rd365;
add.s32 %r76, %r103, 256;
setp.ge.u32	%p34, %r76, %r13;
mov.u64 %rd388, %rd172;
mov.u16 %rs185, %rs85;
@%p34 bra BB95_39;

ld.global.u16 %rs185, [%rd31+4096];
ld.global.u64 %rd388, [%rd31+4104];

BB95_39:
mov.u16 %rs175, %rs185;
mov.u64 %rd379, %rd388;
add.s32 %r77, %r103, 512;
setp.ge.u32	%p35, %r77, %r13;
mov.u64 %rd387, %rd172;
mov.u16 %rs184, %rs85;
@%p35 bra BB95_41;

ld.global.u16 %rs184, [%rd31+8192];
ld.global.u64 %rd387, [%rd31+8200];

BB95_41:
mov.u16 %rs177, %rs184;
mov.u64 %rd381, %rd387;
add.s32 %r78, %r103, 768;
setp.ge.u32	%p36, %r78, %r13;
mov.u64 %rd386, %rd172;
mov.u16 %rs183, %rs85;
@%p36 bra BB95_43;

ld.global.u16 %rs183, [%rd31+12288];
ld.global.u64 %rd386, [%rd31+12296];

BB95_43:
mov.u16 %rs178, %rs183;
mov.u64 %rd382, %rd386;
add.s32 %r79, %r103, 1024;
setp.ge.u32	%p37, %r79, %r13;
mov.u64 %rd385, %rd172;
mov.u16 %rs182, %rs85;
@%p37 bra BB95_45;

ld.global.u16 %rs182, [%rd31+16384];
ld.global.u64 %rd385, [%rd31+16392];

BB95_45:
mov.u16 %rs180, %rs182;
mov.u64 %rd383, %rd385;
add.s32 %r80, %r103, 1280;
setp.ge.u32	%p38, %r80, %r13;
mov.u64 %rd384, %rd172;
mov.u16 %rs181, %rs85;
@%p38 bra BB95_47;

ld.global.u16 %rs181, [%rd31+20480];
ld.global.u64 %rd384, [%rd31+20488];

BB95_47:
mov.u16 %rs179, %rs181;
mov.u64 %rd380, %rd384;
add.s32 %r81, %r103, 1536;
setp.ge.u32	%p39, %r81, %r13;
mov.u64 %rd377, %rd172;
mov.u16 %rs176, %rs85;
@%p39 bra BB95_50;

ld.global.u16 %rs176, [%rd31+24576];
ld.global.u64 %rd377, [%rd31+24584];

BB95_50:
add.s64 %rd180, %rd133, %rd30;
shl.b64 %rd181, %rd180, 4;
mov.u64 %rd182, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd59, %rd182, %rd181;
@%p32 bra BB95_65;
bra.uni BB95_51;

BB95_65:
st.shared.u16 [%rd59], %rs174;
st.shared.u16 [%rd59+4096], %rs175;
st.shared.u16 [%rd59+8192], %rs177;
st.shared.u16 [%rd59+12288], %rs178;
st.shared.u16 [%rd59+16384], %rs180;
st.shared.u16 [%rd59+20480], %rs179;
st.shared.u16 [%rd59+24576], %rs176;
st.shared.u64 [%rd59+8], %rd378;
st.shared.u64 [%rd59+4104], %rd379;
st.shared.u64 [%rd59+8200], %rd381;
st.shared.u64 [%rd59+12296], %rd382;
st.shared.u64 [%rd59+16392], %rd383;
st.shared.u64 [%rd59+20488], %rd380;
bra.uni BB95_66;

BB95_51:
setp.ge.u32	%p41, %r103, %r13;
@%p41 bra BB95_53;

st.shared.u16 [%rd59], %rs174;
st.shared.u64 [%rd59+8], %rd378;

BB95_53:
add.s32 %r82, %r103, 256;
setp.ge.u32	%p42, %r82, %r13;
@%p42 bra BB95_55;

st.shared.u16 [%rd59+4096], %rs175;
st.shared.u64 [%rd59+4104], %rd379;

BB95_55:
add.s32 %r83, %r103, 512;
setp.ge.u32	%p43, %r83, %r13;
@%p43 bra BB95_57;

st.shared.u16 [%rd59+8192], %rs177;
st.shared.u64 [%rd59+8200], %rd381;

BB95_57:
add.s32 %r84, %r103, 768;
setp.ge.u32	%p44, %r84, %r13;
@%p44 bra BB95_59;

st.shared.u16 [%rd59+12288], %rs178;
st.shared.u64 [%rd59+12296], %rd382;

BB95_59:
add.s32 %r85, %r103, 1024;
setp.ge.u32	%p45, %r85, %r13;
@%p45 bra BB95_61;

st.shared.u16 [%rd59+16384], %rs180;
st.shared.u64 [%rd59+16392], %rd383;

BB95_61:
add.s32 %r86, %r103, 1280;
setp.ge.u32	%p46, %r86, %r13;
@%p46 bra BB95_63;

st.shared.u16 [%rd59+20480], %rs179;
st.shared.u64 [%rd59+20488], %rd380;

BB95_63:
add.s32 %r87, %r103, 1536;
setp.ge.u32	%p47, %r87, %r13;
@%p47 bra BB95_67;

st.shared.u16 [%rd59+24576], %rs176;

BB95_66:
st.shared.u64 [%rd59+24584], %rd377;

BB95_67:
bar.sync 0;
mul.lo.s32 %r89, %r103, 7;
add.s32 %r18, %r14, %r13;
min.u32 %r19, %r89, %r18;
setp.lt.u32	%p48, %r19, %r13;
sub.s32 %r90, %r19, %r13;
selp.b32	%r102, 0, %r90, %p48;
min.u32 %r101, %r14, %r19;
setp.ge.u32	%p49, %r102, %r101;
@%p49 bra BB95_70;

add.s32 %r22, %r19, -1;

BB95_69:
add.s32 %r91, %r101, %r102;
shr.u32 %r92, %r91, 1;
sub.s32 %r93, %r22, %r92;
cvt.u64.u32	%rd183, %r93;
add.s64 %rd184, %rd183, %rd30;
shl.b64 %rd185, %rd184, 4;
add.s64 %rd187, %rd182, %rd185;
ld.shared.u16 %rs92, [%rd187];
mul.wide.u32 %rd188, %r92, 16;
add.s64 %rd189, %rd182, %rd188;
ld.shared.u16 %rs93, [%rd189];

	{ cvt.f32.f16 %f1, %rs92;}


	
	{ cvt.f32.f16 %f2, %rs93;}


	setp.lt.f32	%p50, %f1, %f2;
add.s32 %r94, %r92, 1;
selp.b32	%r102, %r102, %r94, %p50;
selp.b32	%r101, %r92, %r101, %p50;
setp.lt.u32	%p51, %r102, %r101;
@%p51 bra BB95_69;

BB95_70:
cvt.u64.u32	%rd60, %r102;
mul.wide.u32 %rd190, %r102, 16;
add.s64 %rd61, %rd182, %rd190;
shl.b64 %rd192, %rd30, 4;
add.s64 %rd62, %rd182, %rd192;
sub.s32 %r95, %r19, %r102;
cvt.u64.u32	%rd193, %r95;
add.s64 %rd63, %rd193, %rd30;
shl.b64 %rd194, %rd63, 4;
add.s64 %rd64, %rd182, %rd194;
cvt.u64.u32	%rd195, %r13;
add.s64 %rd196, %rd30, %rd195;
shl.b64 %rd197, %rd196, 4;
add.s64 %rd65, %rd182, %rd197;
ld.shared.u16 %rs94, [%rd61];
ld.shared.u64 %rd198, [%rd61+8];
add.u64 %rd199, %SP, 0;
cvta.to.local.u64 %rd200, %rd199;
st.local.u64 [%rd200+8], %rd198;
st.local.u16 [%rd200], %rs94;
ld.shared.u16 %rs95, [%rd64];
ld.shared.u64 %rd201, [%rd64+8];
add.u64 %rd202, %SP, 16;
cvta.to.local.u64 %rd203, %rd202;
st.local.u64 [%rd203+8], %rd201;
st.local.u16 [%rd203], %rs95;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd64, %rd65;
@%p53 bra BB95_73;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd61, %rd62;
@%p55 bra BB95_73;

ld.local.u16 %rs96, [%rd203];
ld.local.u16 %rs97, [%rd200];

	{ cvt.f32.f16 %f3, %rs96;}


	
	{ cvt.f32.f16 %f4, %rs97;}


	setp.geu.f32	%p82, %f3, %f4;

BB95_73:
selp.b64	%rd212, %rd200, %rd203, %p82;
ld.local.u16 %rs55, [%rd212];
ld.local.u64 %rd66, [%rd212+8];
@%p82 bra BB95_75;
bra.uni BB95_74;

BB95_75:
mov.u64 %rd411, %rd64;
shl.b64 %rd219, %rd60, 4;
add.s64 %rd221, %rd219, %rd182;
add.s64 %rd71, %rd221, 16;
mov.u64 %rd433, %rd71;
ld.shared.u16 %rs99, [%rd61+16];
st.local.u16 [%rd200], %rs99;
ld.shared.u64 %rd224, [%rd61+24];
st.local.u64 [%rd200+8], %rd224;
mov.u64 %rd400, %rd64;
mov.u64 %rd422, %rd71;
bra.uni BB95_76;

BB95_74:
mov.u64 %rd433, %rd61;
add.s64 %rd215, %rd194, %rd182;
add.s64 %rd68, %rd215, 16;
mov.u64 %rd411, %rd68;
ld.shared.u16 %rs98, [%rd64+16];
st.local.u16 [%rd203], %rs98;
ld.shared.u64 %rd218, [%rd64+24];
st.local.u64 [%rd203+8], %rd218;
mov.u64 %rd400, %rd68;
mov.u64 %rd422, %rd61;

BB95_76:
mov.u64 %rd76, %rd433;
mov.u64 %rd421, %rd422;
mov.u64 %rd74, %rd411;
mov.u64 %rd399, %rd400;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd399, %rd65;
@%p57 bra BB95_79;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd421, %rd62;
@%p59 bra BB95_79;

ld.local.u16 %rs100, [%rd203];
ld.local.u16 %rs101, [%rd200];

	{ cvt.f32.f16 %f5, %rs100;}


	
	{ cvt.f32.f16 %f6, %rs101;}


	setp.geu.f32	%p83, %f5, %f6;

BB95_79:
selp.b64	%rd233, %rd200, %rd203, %p83;
ld.local.u16 %rs56, [%rd233];
ld.local.u64 %rd77, [%rd233+8];
@%p83 bra BB95_81;
bra.uni BB95_80;

BB95_81:
add.s64 %rd421, %rd421, 16;
add.s64 %rd81, %rd76, 16;
ld.shared.u16 %rs103, [%rd76+16];
st.local.u16 [%rd200], %rs103;
ld.shared.u64 %rd239, [%rd76+24];
st.local.u64 [%rd200+8], %rd239;
mov.u64 %rd410, %rd74;
mov.u64 %rd432, %rd81;
bra.uni BB95_82;

BB95_80:
add.s64 %rd399, %rd399, 16;
add.s64 %rd79, %rd74, 16;
ld.shared.u16 %rs102, [%rd74+16];
st.local.u16 [%rd203], %rs102;
ld.shared.u64 %rd236, [%rd74+24];
st.local.u64 [%rd203+8], %rd236;
mov.u64 %rd410, %rd79;
mov.u64 %rd432, %rd76;

BB95_82:
mov.u64 %rd85, %rd432;
mov.u64 %rd420, %rd421;
mov.u64 %rd83, %rd410;
mov.u64 %rd398, %rd399;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd398, %rd65;
@%p61 bra BB95_85;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd420, %rd62;
@%p63 bra BB95_85;

ld.local.u16 %rs104, [%rd203];
ld.local.u16 %rs105, [%rd200];

	{ cvt.f32.f16 %f7, %rs104;}


	
	{ cvt.f32.f16 %f8, %rs105;}


	setp.geu.f32	%p84, %f7, %f8;

BB95_85:
selp.b64	%rd248, %rd200, %rd203, %p84;
ld.local.u16 %rs57, [%rd248];
ld.local.u64 %rd86, [%rd248+8];
@%p84 bra BB95_87;
bra.uni BB95_86;

BB95_87:
add.s64 %rd420, %rd420, 16;
add.s64 %rd90, %rd85, 16;
ld.shared.u16 %rs107, [%rd85+16];
st.local.u16 [%rd200], %rs107;
ld.shared.u64 %rd254, [%rd85+24];
st.local.u64 [%rd200+8], %rd254;
mov.u64 %rd409, %rd83;
mov.u64 %rd431, %rd90;
bra.uni BB95_88;

BB95_86:
add.s64 %rd398, %rd398, 16;
add.s64 %rd88, %rd83, 16;
ld.shared.u16 %rs106, [%rd83+16];
st.local.u16 [%rd203], %rs106;
ld.shared.u64 %rd251, [%rd83+24];
st.local.u64 [%rd203+8], %rd251;
mov.u64 %rd409, %rd88;
mov.u64 %rd431, %rd85;

BB95_88:
mov.u64 %rd94, %rd431;
mov.u64 %rd419, %rd420;
mov.u64 %rd92, %rd409;
mov.u64 %rd397, %rd398;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd397, %rd65;
@%p65 bra BB95_91;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd419, %rd62;
@%p67 bra BB95_91;

ld.local.u16 %rs108, [%rd203];
ld.local.u16 %rs109, [%rd200];

	{ cvt.f32.f16 %f9, %rs108;}


	
	{ cvt.f32.f16 %f10, %rs109;}


	setp.geu.f32	%p85, %f9, %f10;

BB95_91:
selp.b64	%rd263, %rd200, %rd203, %p85;
ld.local.u16 %rs58, [%rd263];
ld.local.u64 %rd95, [%rd263+8];
@%p85 bra BB95_93;
bra.uni BB95_92;

BB95_93:
add.s64 %rd419, %rd419, 16;
add.s64 %rd99, %rd94, 16;
ld.shared.u16 %rs111, [%rd94+16];
st.local.u16 [%rd200], %rs111;
ld.shared.u64 %rd269, [%rd94+24];
st.local.u64 [%rd200+8], %rd269;
mov.u64 %rd408, %rd92;
mov.u64 %rd430, %rd99;
bra.uni BB95_94;

BB95_92:
add.s64 %rd397, %rd397, 16;
add.s64 %rd97, %rd92, 16;
ld.shared.u16 %rs110, [%rd92+16];
st.local.u16 [%rd203], %rs110;
ld.shared.u64 %rd266, [%rd92+24];
st.local.u64 [%rd203+8], %rd266;
mov.u64 %rd408, %rd97;
mov.u64 %rd430, %rd94;

BB95_94:
mov.u64 %rd103, %rd430;
mov.u64 %rd418, %rd419;
mov.u64 %rd101, %rd408;
mov.u64 %rd396, %rd397;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd396, %rd65;
@%p69 bra BB95_97;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd418, %rd62;
@%p71 bra BB95_97;

ld.local.u16 %rs112, [%rd203];
ld.local.u16 %rs113, [%rd200];

	{ cvt.f32.f16 %f11, %rs112;}


	
	{ cvt.f32.f16 %f12, %rs113;}


	setp.geu.f32	%p86, %f11, %f12;

BB95_97:
selp.b64	%rd278, %rd200, %rd203, %p86;
ld.local.u16 %rs59, [%rd278];
ld.local.u64 %rd104, [%rd278+8];
@%p86 bra BB95_99;
bra.uni BB95_98;

BB95_99:
add.s64 %rd418, %rd418, 16;
add.s64 %rd108, %rd103, 16;
ld.shared.u16 %rs115, [%rd103+16];
st.local.u16 [%rd200], %rs115;
ld.shared.u64 %rd284, [%rd103+24];
st.local.u64 [%rd200+8], %rd284;
mov.u64 %rd407, %rd101;
mov.u64 %rd429, %rd108;
bra.uni BB95_100;

BB95_98:
add.s64 %rd396, %rd396, 16;
add.s64 %rd106, %rd101, 16;
ld.shared.u16 %rs114, [%rd101+16];
st.local.u16 [%rd203], %rs114;
ld.shared.u64 %rd281, [%rd101+24];
st.local.u64 [%rd203+8], %rd281;
mov.u64 %rd407, %rd106;
mov.u64 %rd429, %rd103;

BB95_100:
mov.u64 %rd112, %rd429;
mov.u64 %rd417, %rd418;
mov.u64 %rd110, %rd407;
mov.u64 %rd395, %rd396;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd395, %rd65;
@%p73 bra BB95_103;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd417, %rd62;
@%p75 bra BB95_103;

ld.local.u16 %rs116, [%rd203];
ld.local.u16 %rs117, [%rd200];

	{ cvt.f32.f16 %f13, %rs116;}


	
	{ cvt.f32.f16 %f14, %rs117;}


	setp.geu.f32	%p87, %f13, %f14;

BB95_103:
selp.b64	%rd293, %rd200, %rd203, %p87;
ld.local.u16 %rs60, [%rd293];
ld.local.u64 %rd113, [%rd293+8];
@%p87 bra BB95_105;
bra.uni BB95_104;

BB95_105:
add.s64 %rd417, %rd417, 16;
add.s64 %rd117, %rd112, 16;
ld.shared.u16 %rs119, [%rd112+16];
st.local.u16 [%rd200], %rs119;
ld.shared.u64 %rd299, [%rd112+24];
st.local.u64 [%rd200+8], %rd299;
mov.u64 %rd406, %rd110;
mov.u64 %rd428, %rd117;
bra.uni BB95_106;

BB95_104:
add.s64 %rd395, %rd395, 16;
add.s64 %rd115, %rd110, 16;
ld.shared.u16 %rs118, [%rd110+16];
st.local.u16 [%rd203], %rs118;
ld.shared.u64 %rd296, [%rd110+24];
st.local.u64 [%rd203+8], %rd296;
mov.u64 %rd406, %rd115;
mov.u64 %rd428, %rd112;

BB95_106:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd395, %rd65;
@%p77 bra BB95_109;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd417, %rd62;
@%p79 bra BB95_109;

ld.local.u16 %rs120, [%rd203];
ld.local.u16 %rs121, [%rd200];

	{ cvt.f32.f16 %f15, %rs120;}


	
	{ cvt.f32.f16 %f16, %rs121;}


	setp.geu.f32	%p88, %f15, %f16;

BB95_109:
selp.b64	%rd308, %rd200, %rd203, %p88;
ld.local.u16 %rs61, [%rd308];
ld.local.u64 %rd122, [%rd308+8];
@%p88 bra BB95_111;
bra.uni BB95_110;

BB95_111:
ld.shared.u16 %rs123, [%rd428+16];
st.local.u16 [%rd200], %rs123;
ld.shared.u64 %rd314, [%rd428+24];
st.local.u64 [%rd200+8], %rd314;
bra.uni BB95_112;

BB95_110:
ld.shared.u16 %rs122, [%rd406+16];
st.local.u16 [%rd203], %rs122;
ld.shared.u64 %rd311, [%rd406+24];
st.local.u64 [%rd203+8], %rd311;

BB95_112:
cvta.to.global.u64 %rd123, %rd128;
cvta.to.global.u64 %rd124, %rd129;
bar.sync 0;
mul.wide.u32 %rd315, %r89, 16;
add.s64 %rd317, %rd182, %rd315;
st.shared.u16 [%rd317], %rs55;
st.shared.u16 [%rd317+16], %rs56;
st.shared.u16 [%rd317+32], %rs57;
st.shared.u16 [%rd317+48], %rs58;
st.shared.u16 [%rd317+64], %rs59;
st.shared.u16 [%rd317+80], %rs60;
st.shared.u16 [%rd317+96], %rs61;
st.shared.u64 [%rd317+8], %rd66;
st.shared.u64 [%rd317+24], %rd77;
st.shared.u64 [%rd317+40], %rd86;
st.shared.u64 [%rd317+56], %rd95;
st.shared.u64 [%rd317+72], %rd104;
st.shared.u64 [%rd317+88], %rd113;
st.shared.u64 [%rd317+104], %rd122;
bar.sync 0;
mul.lo.s32 %r98, %r33, 1792;
cvt.u64.u32	%rd125, %r98;
setp.ge.u32	%p80, %r103, %r18;
@%p80 bra BB95_114;

BB95_113:
cvt.u64.u32	%rd318, %r103;
add.s64 %rd319, %rd318, %rd125;
shl.b64 %rd320, %rd319, 1;
add.s64 %rd321, %rd123, %rd320;
shl.b64 %rd322, %rd319, 3;
add.s64 %rd323, %rd124, %rd322;
mul.wide.u32 %rd324, %r103, 16;
add.s64 %rd326, %rd182, %rd324;
ld.shared.u16 %rs124, [%rd326];
st.global.u16 [%rd321], %rs124;
ld.shared.u64 %rd327, [%rd326+8];
st.global.u64 [%rd323], %rd327;
add.s32 %r103, %r103, 256;
setp.lt.u32	%p81, %r103, %r18;
@%p81 bra BB95_113;

BB95_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot96[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<174>;
.reg .f32 %f<17>;
.reg .b32 %r<91>;
.reg .b64 %rd<537>;


mov.u64 %rd536, __local_depot96;
cvta.local.u64 %SP, %rd536;
ld.param.u64 %rd164, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0+56];
ld.param.u64 %rd163, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0+40];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0];
ld.param.u64 %rd161, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0+24];
ld.param.u64 %rd165, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0+64];
ld.param.u64 %rd162, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0+32];
ld.param.u64 %rd160, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0+16];
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSC_IlEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_ISE_lSH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI10ThrustLTOpISE_EEEEEPSU_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd159;
cvta.to.global.u64 %rd2, %rd160;
cvta.to.global.u64 %rd166, %rd162;
cvta.to.global.u64 %rd3, %rd165;
mov.u32 %r17, %ctaid.x;
cvt.u32.u64	%r1, %rd161;
cvt.u32.u64	%r18, %rd158;
mul.wide.u32 %rd167, %r17, 8;
add.s64 %rd168, %rd166, %rd167;
ld.global.u32 %r2, [%rd168];
ld.global.u32 %r19, [%rd168+8];
neg.s32 %r20, %r18;
and.b32 %r3, %r17, %r20;
shr.s32 %r4, %r18, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r90, %r21, %r1;
add.s32 %r22, %r17, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r89, %r26, %r1;
add.s32 %r27, %r18, -1;
and.b32 %r28, %r17, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB96_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r90, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r89, %r32, %r1;

BB96_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd169, %r89;
cvt.s64.s32	%rd4, %r7;
sub.s64 %rd5, %rd169, %rd4;
cvt.s64.s32	%rd170, %r90;
cvt.s64.s32	%rd171, %r33;
sub.s64 %rd6, %rd170, %rd171;
setp.gt.s64	%p16, %rd6, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd535, %r13;
add.s64 %rd172, %rd535, %rd171;
shl.b64 %rd173, %rd172, 1;
add.s64 %rd8, %rd1, %rd173;
shl.b64 %rd174, %rd172, 3;
add.s64 %rd9, %rd2, %rd174;
@%p16 bra BB96_17;
bra.uni BB96_3;

BB96_17:
ld.global.u16 %rs130, [%rd8];
ld.global.u64 %rd441, [%rd9];
ld.global.u16 %rs131, [%rd8+512];
ld.global.u64 %rd442, [%rd9+2048];
ld.global.u16 %rs133, [%rd8+1024];
ld.global.u64 %rd444, [%rd9+4096];
ld.global.u16 %rs134, [%rd8+1536];
ld.global.u64 %rd445, [%rd9+6144];
ld.global.u16 %rs136, [%rd8+2048];
ld.global.u64 %rd446, [%rd9+8192];
ld.global.u16 %rs135, [%rd8+2560];
ld.global.u64 %rd443, [%rd9+10240];
ld.global.u16 %rs132, [%rd8+3072];
ld.global.u64 %rd440, [%rd9+12288];
bra.uni BB96_18;

BB96_3:
mov.u16 %rs63, 0;
mov.u64 %rd175, 0;
setp.ge.s64	%p17, %rd535, %rd6;
mov.u64 %rd452, %rd175;
mov.u16 %rs142, %rs63;
@%p17 bra BB96_5;

ld.global.u16 %rs1, [%rd8];
ld.global.u64 %rd10, [%rd9];
mov.u64 %rd452, %rd10;
mov.u16 %rs142, %rs1;

BB96_5:
mov.u16 %rs118, %rs142;
mov.u16 %rs130, %rs118;
mov.u64 %rd428, %rd452;
mov.u64 %rd441, %rd428;
cvt.u32.u64	%r34, %rd535;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd177, %r35;
setp.ge.s64	%p18, %rd177, %rd6;
mov.u64 %rd451, %rd175;
mov.u16 %rs141, %rs63;
@%p18 bra BB96_7;

ld.global.u16 %rs141, [%rd8+512];
ld.global.u64 %rd451, [%rd9+2048];

BB96_7:
mov.u16 %rs131, %rs141;
mov.u64 %rd442, %rd451;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd179, %r36;
setp.ge.s64	%p19, %rd179, %rd6;
mov.u64 %rd450, %rd175;
mov.u16 %rs140, %rs63;
@%p19 bra BB96_9;

ld.global.u16 %rs140, [%rd8+1024];
ld.global.u64 %rd450, [%rd9+4096];

BB96_9:
mov.u16 %rs133, %rs140;
mov.u64 %rd444, %rd450;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd181, %r37;
setp.ge.s64	%p20, %rd181, %rd6;
mov.u64 %rd449, %rd175;
mov.u16 %rs139, %rs63;
@%p20 bra BB96_11;

ld.global.u16 %rs139, [%rd8+1536];
ld.global.u64 %rd449, [%rd9+6144];

BB96_11:
mov.u16 %rs134, %rs139;
mov.u64 %rd445, %rd449;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd183, %r38;
setp.ge.s64	%p21, %rd183, %rd6;
mov.u64 %rd448, %rd175;
mov.u16 %rs138, %rs63;
@%p21 bra BB96_13;

ld.global.u16 %rs138, [%rd8+2048];
ld.global.u64 %rd448, [%rd9+8192];

BB96_13:
mov.u16 %rs136, %rs138;
mov.u64 %rd446, %rd448;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd185, %r39;
setp.ge.s64	%p22, %rd185, %rd6;
mov.u64 %rd447, %rd175;
mov.u16 %rs137, %rs63;
@%p22 bra BB96_15;

ld.global.u16 %rs137, [%rd8+2560];
ld.global.u64 %rd447, [%rd9+10240];

BB96_15:
mov.u16 %rs135, %rs137;
mov.u64 %rd443, %rd447;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd187, %r40;
setp.ge.s64	%p23, %rd187, %rd6;
mov.u64 %rd440, %rd175;
mov.u16 %rs132, %rs63;
@%p23 bra BB96_18;

ld.global.u16 %rs132, [%rd8+3072];
ld.global.u64 %rd440, [%rd9+12288];

BB96_18:
@%p16 bra BB96_33;
bra.uni BB96_19;

BB96_33:
cvt.u64.u32	%rd237, %r13;
cvt.u64.u32	%rd238, %r17;
mul.lo.s64 %rd239, %rd238, %rd164;
add.s64 %rd240, %rd237, %rd239;
shl.b64 %rd241, %rd240, 4;
add.s64 %rd242, %rd3, %rd241;
st.global.u16 [%rd242], %rs130;
st.global.u16 [%rd242+4096], %rs131;
st.global.u16 [%rd242+8192], %rs133;
st.global.u16 [%rd242+12288], %rs134;
st.global.u16 [%rd242+16384], %rs136;
st.global.u16 [%rd242+20480], %rs135;
st.global.u16 [%rd242+24576], %rs132;
st.global.u64 [%rd242+8], %rd441;
st.global.u64 [%rd242+4104], %rd442;
st.global.u64 [%rd242+8200], %rd444;
st.global.u64 [%rd242+12296], %rd445;
st.global.u64 [%rd242+16392], %rd446;
st.global.u64 [%rd242+20488], %rd443;
st.global.u64 [%rd242+24584], %rd440;
bra.uni BB96_34;

BB96_19:
setp.ge.s64	%p25, %rd535, %rd6;
@%p25 bra BB96_21;

cvt.u64.u32	%rd190, %r17;
mul.lo.s64 %rd191, %rd190, %rd164;
add.s64 %rd192, %rd535, %rd191;
shl.b64 %rd193, %rd192, 4;
add.s64 %rd194, %rd3, %rd193;
st.global.u16 [%rd194], %rs130;
st.global.u64 [%rd194+8], %rd441;

BB96_21:
add.s32 %r45, %r13, 256;
cvt.u64.u32	%rd195, %r45;
setp.ge.s64	%p26, %rd195, %rd6;
@%p26 bra BB96_23;

cvt.u64.u32	%rd197, %r17;
mul.lo.s64 %rd198, %rd197, %rd164;
add.s64 %rd199, %rd535, %rd198;
shl.b64 %rd200, %rd199, 4;
add.s64 %rd201, %rd3, %rd200;
st.global.u16 [%rd201+4096], %rs131;
st.global.u64 [%rd201+4104], %rd442;

BB96_23:
add.s32 %r49, %r13, 512;
cvt.u64.u32	%rd202, %r49;
setp.ge.s64	%p27, %rd202, %rd6;
@%p27 bra BB96_25;

cvt.u64.u32	%rd204, %r17;
mul.lo.s64 %rd205, %rd204, %rd164;
add.s64 %rd206, %rd535, %rd205;
shl.b64 %rd207, %rd206, 4;
add.s64 %rd208, %rd3, %rd207;
st.global.u16 [%rd208+8192], %rs133;
st.global.u64 [%rd208+8200], %rd444;

BB96_25:
add.s32 %r53, %r13, 768;
cvt.u64.u32	%rd209, %r53;
setp.ge.s64	%p28, %rd209, %rd6;
@%p28 bra BB96_27;

cvt.u64.u32	%rd211, %r17;
mul.lo.s64 %rd212, %rd211, %rd164;
add.s64 %rd213, %rd535, %rd212;
shl.b64 %rd214, %rd213, 4;
add.s64 %rd215, %rd3, %rd214;
st.global.u16 [%rd215+12288], %rs134;
st.global.u64 [%rd215+12296], %rd445;

BB96_27:
add.s32 %r57, %r13, 1024;
cvt.u64.u32	%rd216, %r57;
setp.ge.s64	%p29, %rd216, %rd6;
@%p29 bra BB96_29;

cvt.u64.u32	%rd218, %r17;
mul.lo.s64 %rd219, %rd218, %rd164;
add.s64 %rd220, %rd535, %rd219;
shl.b64 %rd221, %rd220, 4;
add.s64 %rd222, %rd3, %rd221;
st.global.u16 [%rd222+16384], %rs136;
st.global.u64 [%rd222+16392], %rd446;

BB96_29:
add.s32 %r61, %r13, 1280;
cvt.u64.u32	%rd223, %r61;
setp.ge.s64	%p30, %rd223, %rd6;
@%p30 bra BB96_31;

cvt.u64.u32	%rd225, %r17;
mul.lo.s64 %rd226, %rd225, %rd164;
add.s64 %rd227, %rd535, %rd226;
shl.b64 %rd228, %rd227, 4;
add.s64 %rd229, %rd3, %rd228;
st.global.u16 [%rd229+20480], %rs135;
st.global.u64 [%rd229+20488], %rd443;

BB96_31:
add.s32 %r65, %r13, 1536;
cvt.u64.u32	%rd230, %r65;
setp.ge.s64	%p31, %rd230, %rd6;
@%p31 bra BB96_34;

cvt.u64.u32	%rd232, %r17;
mul.lo.s64 %rd233, %rd232, %rd164;
add.s64 %rd234, %rd535, %rd233;
shl.b64 %rd235, %rd234, 4;
add.s64 %rd236, %rd3, %rd235;
st.global.u16 [%rd236+24576], %rs132;
st.global.u64 [%rd236+24584], %rd440;

BB96_34:
cvt.u64.u32	%rd243, %r17;
mul.lo.s64 %rd38, %rd243, %rd164;
add.s64 %rd39, %rd6, %rd38;
add.s64 %rd244, %rd535, %rd4;
shl.b64 %rd245, %rd244, 1;
add.s64 %rd41, %rd1, %rd245;
shl.b64 %rd246, %rd244, 3;
add.s64 %rd42, %rd2, %rd246;
setp.gt.s64	%p32, %rd5, 1791;
@%p32 bra BB96_49;
bra.uni BB96_35;

BB96_49:
ld.global.u16 %rs161, [%rd41];
ld.global.u64 %rd472, [%rd42];
ld.global.u16 %rs162, [%rd41+512];
ld.global.u64 %rd473, [%rd42+2048];
ld.global.u16 %rs164, [%rd41+1024];
ld.global.u64 %rd475, [%rd42+4096];
ld.global.u16 %rs165, [%rd41+1536];
ld.global.u64 %rd476, [%rd42+6144];
ld.global.u16 %rs167, [%rd41+2048];
ld.global.u64 %rd477, [%rd42+8192];
ld.global.u16 %rs166, [%rd41+2560];
ld.global.u64 %rd474, [%rd42+10240];
ld.global.u16 %rs163, [%rd41+3072];
ld.global.u64 %rd471, [%rd42+12288];
bra.uni BB96_50;

BB96_35:
mov.u16 %rs70, 0;
mov.u64 %rd247, 0;
setp.ge.s64	%p33, %rd535, %rd5;
mov.u64 %rd483, %rd247;
mov.u16 %rs173, %rs70;
@%p33 bra BB96_37;

ld.global.u16 %rs28, [%rd41];
ld.global.u64 %rd43, [%rd42];
mov.u64 %rd483, %rd43;
mov.u16 %rs173, %rs28;

BB96_37:
mov.u16 %rs149, %rs173;
mov.u16 %rs161, %rs149;
mov.u64 %rd459, %rd483;
mov.u64 %rd472, %rd459;
cvt.u32.u64	%r71, %rd535;
add.s32 %r72, %r71, 256;
cvt.u64.u32	%rd249, %r72;
setp.ge.s64	%p34, %rd249, %rd5;
mov.u64 %rd482, %rd247;
mov.u16 %rs172, %rs70;
@%p34 bra BB96_39;

ld.global.u16 %rs172, [%rd41+512];
ld.global.u64 %rd482, [%rd42+2048];

BB96_39:
mov.u16 %rs162, %rs172;
mov.u64 %rd473, %rd482;
add.s32 %r73, %r13, 512;
cvt.u64.u32	%rd251, %r73;
setp.ge.s64	%p35, %rd251, %rd5;
mov.u64 %rd481, %rd247;
mov.u16 %rs171, %rs70;
@%p35 bra BB96_41;

ld.global.u16 %rs171, [%rd41+1024];
ld.global.u64 %rd481, [%rd42+4096];

BB96_41:
mov.u16 %rs164, %rs171;
mov.u64 %rd475, %rd481;
add.s32 %r74, %r13, 768;
cvt.u64.u32	%rd253, %r74;
setp.ge.s64	%p36, %rd253, %rd5;
mov.u64 %rd480, %rd247;
mov.u16 %rs170, %rs70;
@%p36 bra BB96_43;

ld.global.u16 %rs170, [%rd41+1536];
ld.global.u64 %rd480, [%rd42+6144];

BB96_43:
mov.u16 %rs165, %rs170;
mov.u64 %rd476, %rd480;
add.s32 %r75, %r13, 1024;
cvt.u64.u32	%rd255, %r75;
setp.ge.s64	%p37, %rd255, %rd5;
mov.u64 %rd479, %rd247;
mov.u16 %rs169, %rs70;
@%p37 bra BB96_45;

ld.global.u16 %rs169, [%rd41+2048];
ld.global.u64 %rd479, [%rd42+8192];

BB96_45:
mov.u16 %rs167, %rs169;
mov.u64 %rd477, %rd479;
add.s32 %r76, %r13, 1280;
cvt.u64.u32	%rd257, %r76;
setp.ge.s64	%p38, %rd257, %rd5;
mov.u64 %rd478, %rd247;
mov.u16 %rs168, %rs70;
@%p38 bra BB96_47;

ld.global.u16 %rs168, [%rd41+2560];
ld.global.u64 %rd478, [%rd42+10240];

BB96_47:
mov.u16 %rs166, %rs168;
mov.u64 %rd474, %rd478;
add.s32 %r77, %r13, 1536;
cvt.u64.u32	%rd259, %r77;
setp.ge.s64	%p39, %rd259, %rd5;
mov.u64 %rd471, %rd247;
mov.u16 %rs163, %rs70;
@%p39 bra BB96_50;

ld.global.u16 %rs163, [%rd41+3072];
ld.global.u64 %rd471, [%rd42+12288];

BB96_50:
add.s64 %rd260, %rd535, %rd39;
shl.b64 %rd261, %rd260, 4;
add.s64 %rd71, %rd3, %rd261;
@%p32 bra BB96_65;
bra.uni BB96_51;

BB96_65:
st.global.u16 [%rd71], %rs161;
st.global.u16 [%rd71+4096], %rs162;
st.global.u16 [%rd71+8192], %rs164;
st.global.u16 [%rd71+12288], %rs165;
st.global.u16 [%rd71+16384], %rs167;
st.global.u16 [%rd71+20480], %rs166;
st.global.u16 [%rd71+24576], %rs163;
st.global.u64 [%rd71+8], %rd472;
st.global.u64 [%rd71+4104], %rd473;
st.global.u64 [%rd71+8200], %rd475;
st.global.u64 [%rd71+12296], %rd476;
st.global.u64 [%rd71+16392], %rd477;
st.global.u64 [%rd71+20488], %rd474;
bra.uni BB96_66;

BB96_51:
setp.ge.s64	%p41, %rd535, %rd5;
@%p41 bra BB96_53;

st.global.u16 [%rd71], %rs161;
st.global.u64 [%rd71+8], %rd472;

BB96_53:
cvt.u32.u64	%r78, %rd535;
add.s32 %r79, %r78, 256;
cvt.u64.u32	%rd262, %r79;
setp.ge.s64	%p42, %rd262, %rd5;
@%p42 bra BB96_55;

st.global.u16 [%rd71+4096], %rs162;
st.global.u64 [%rd71+4104], %rd473;

BB96_55:
add.s32 %r80, %r13, 512;
cvt.u64.u32	%rd263, %r80;
setp.ge.s64	%p43, %rd263, %rd5;
@%p43 bra BB96_57;

st.global.u16 [%rd71+8192], %rs164;
st.global.u64 [%rd71+8200], %rd475;

BB96_57:
add.s32 %r81, %r13, 768;
cvt.u64.u32	%rd264, %r81;
setp.ge.s64	%p44, %rd264, %rd5;
@%p44 bra BB96_59;

st.global.u16 [%rd71+12288], %rs165;
st.global.u64 [%rd71+12296], %rd476;

BB96_59:
add.s32 %r82, %r13, 1024;
cvt.u64.u32	%rd265, %r82;
setp.ge.s64	%p45, %rd265, %rd5;
@%p45 bra BB96_61;

st.global.u16 [%rd71+16384], %rs167;
st.global.u64 [%rd71+16392], %rd477;

BB96_61:
add.s32 %r83, %r13, 1280;
cvt.u64.u32	%rd266, %r83;
setp.ge.s64	%p46, %rd266, %rd5;
@%p46 bra BB96_63;

st.global.u16 [%rd71+20480], %rs166;
st.global.u64 [%rd71+20488], %rd474;

BB96_63:
add.s32 %r84, %r13, 1536;
cvt.u64.u32	%rd267, %r84;
setp.ge.s64	%p47, %rd267, %rd5;
@%p47 bra BB96_67;

st.global.u16 [%rd71+24576], %rs163;

BB96_66:
st.global.u64 [%rd71+24584], %rd471;

BB96_67:
bar.sync 0;
mul.lo.s32 %r85, %r13, 7;
cvt.u64.u32	%rd72, %r85;
add.s64 %rd73, %rd6, %rd5;
min.s64 %rd74, %rd72, %rd73;
setp.lt.s64	%p48, %rd74, %rd5;
sub.s64 %rd268, %rd74, %rd5;
selp.b64	%rd485, 0, %rd268, %p48;
min.s64 %rd484, %rd6, %rd74;
setp.ge.s64	%p49, %rd485, %rd484;
@%p49 bra BB96_70;

add.s64 %rd269, %rd39, %rd74;
add.s64 %rd77, %rd269, -1;

BB96_69:
add.s64 %rd270, %rd484, %rd485;
shr.s64 %rd271, %rd270, 1;
sub.s64 %rd272, %rd77, %rd271;
add.s64 %rd273, %rd271, %rd38;
shl.b64 %rd274, %rd272, 4;
add.s64 %rd275, %rd3, %rd274;
ld.global.u16 %rs77, [%rd275];
shl.b64 %rd276, %rd273, 4;
add.s64 %rd277, %rd3, %rd276;
ld.global.u16 %rs78, [%rd277];

	{ cvt.f32.f16 %f1, %rs77;}


	
	{ cvt.f32.f16 %f2, %rs78;}


	setp.lt.f32	%p50, %f1, %f2;
add.s64 %rd278, %rd271, 1;
selp.b64	%rd485, %rd485, %rd278, %p50;
selp.b64	%rd484, %rd271, %rd484, %p50;
setp.lt.s64	%p51, %rd485, %rd484;
@%p51 bra BB96_69;

BB96_70:
add.s64 %rd83, %rd485, %rd38;
shl.b64 %rd282, %rd83, 4;
add.s64 %rd84, %rd3, %rd282;
shl.b64 %rd283, %rd39, 4;
add.s64 %rd85, %rd3, %rd283;
add.s64 %rd284, %rd39, %rd74;
sub.s64 %rd86, %rd284, %rd485;
shl.b64 %rd285, %rd86, 4;
add.s64 %rd87, %rd3, %rd285;
add.s64 %rd286, %rd73, %rd38;
shl.b64 %rd287, %rd286, 4;
add.s64 %rd88, %rd3, %rd287;
add.u64 %rd288, %SP, 0;
cvta.to.local.u64 %rd89, %rd288;
mov.u64 %rd486, 0;
mov.pred %p52, 0;
@%p52 bra BB96_72;

BB96_71:
add.s64 %rd289, %rd89, %rd486;
mov.u16 %rs79, 0;
st.local.u8 [%rd289], %rs79;
add.s64 %rd486, %rd486, 1;
setp.lt.u64	%p53, %rd486, 16;
@%p53 bra BB96_71;

BB96_72:
ld.global.u16 %rs80, [%rd84];
ld.global.u64 %rd291, [%rd84+8];
st.local.u64 [%rd89+8], %rd291;
st.local.u16 [%rd89], %rs80;
add.u64 %rd294, %SP, 16;
cvta.to.local.u64 %rd92, %rd294;
mov.u64 %rd487, 0;
@%p52 bra BB96_74;

BB96_73:
add.s64 %rd295, %rd92, %rd487;
mov.u16 %rs81, 0;
st.local.u8 [%rd295], %rs81;
add.s64 %rd487, %rd487, 1;
setp.lt.u64	%p55, %rd487, 16;
@%p55 bra BB96_73;

BB96_74:
ld.global.u16 %rs82, [%rd87];
ld.global.u64 %rd296, [%rd87+8];
st.local.u64 [%rd92+8], %rd296;
st.local.u16 [%rd92], %rs82;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd87, %rd88;
@%p57 bra BB96_77;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd84, %rd85;
@%p59 bra BB96_77;

ld.local.u16 %rs83, [%rd92];
ld.local.u16 %rs84, [%rd89];

	{ cvt.f32.f16 %f3, %rs83;}


	
	{ cvt.f32.f16 %f4, %rs84;}


	setp.geu.f32	%p86, %f3, %f4;

BB96_77:
selp.b64	%rd307, %rd89, %rd92, %p86;
ld.local.u16 %rs55, [%rd307];
ld.local.u64 %rd95, [%rd307+8];
@%p86 bra BB96_79;
bra.uni BB96_78;

BB96_79:
add.s64 %rd314, %rd282, %rd3;
add.s64 %rd98, %rd314, 16;
mov.u64 %rd532, %rd98;
ld.global.u16 %rs86, [%rd84+16];
st.local.u16 [%rd89], %rs86;
ld.global.u64 %rd317, [%rd84+24];
st.local.u64 [%rd89+8], %rd317;
mov.u64 %rd509, %rd87;
mov.u64 %rd510, %rd87;
mov.u64 %rd533, %rd98;
bra.uni BB96_80;

BB96_78:
add.s64 %rd309, %rd285, %rd3;
add.s64 %rd96, %rd309, 16;
mov.u64 %rd509, %rd96;
ld.global.u16 %rs85, [%rd87+16];
st.local.u16 [%rd92], %rs85;
ld.global.u64 %rd312, [%rd87+24];
st.local.u64 [%rd92+8], %rd312;
mov.u64 %rd510, %rd96;
mov.u64 %rd532, %rd84;
mov.u64 %rd533, %rd84;

BB96_80:
mov.u64 %rd103, %rd532;
mov.u64 %rd531, %rd533;
mov.u64 %rd101, %rd509;
mov.u64 %rd508, %rd510;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd508, %rd88;
@%p61 bra BB96_83;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd531, %rd85;
@%p63 bra BB96_83;

ld.local.u16 %rs87, [%rd92];
ld.local.u16 %rs88, [%rd89];

	{ cvt.f32.f16 %f5, %rs87;}


	
	{ cvt.f32.f16 %f6, %rs88;}


	setp.geu.f32	%p87, %f5, %f6;

BB96_83:
selp.b64	%rd326, %rd89, %rd92, %p87;
ld.local.u16 %rs56, [%rd326];
ld.local.u64 %rd104, [%rd326+8];
@%p87 bra BB96_85;
bra.uni BB96_84;

BB96_85:
add.s64 %rd531, %rd531, 16;
add.s64 %rd108, %rd103, 16;
ld.global.u16 %rs90, [%rd103+16];
st.local.u16 [%rd89], %rs90;
ld.global.u64 %rd332, [%rd103+24];
st.local.u64 [%rd89+8], %rd332;
mov.u64 %rd507, %rd101;
mov.u64 %rd530, %rd108;
bra.uni BB96_86;

BB96_84:
add.s64 %rd508, %rd508, 16;
add.s64 %rd106, %rd101, 16;
ld.global.u16 %rs89, [%rd101+16];
st.local.u16 [%rd92], %rs89;
ld.global.u64 %rd329, [%rd101+24];
st.local.u64 [%rd92+8], %rd329;
mov.u64 %rd507, %rd106;
mov.u64 %rd530, %rd103;

BB96_86:
mov.u64 %rd112, %rd530;
mov.u64 %rd529, %rd531;
mov.u64 %rd110, %rd507;
mov.u64 %rd506, %rd508;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd506, %rd88;
@%p65 bra BB96_89;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd529, %rd85;
@%p67 bra BB96_89;

ld.local.u16 %rs91, [%rd92];
ld.local.u16 %rs92, [%rd89];

	{ cvt.f32.f16 %f7, %rs91;}


	
	{ cvt.f32.f16 %f8, %rs92;}


	setp.geu.f32	%p88, %f7, %f8;

BB96_89:
selp.b64	%rd341, %rd89, %rd92, %p88;
ld.local.u16 %rs57, [%rd341];
ld.local.u64 %rd113, [%rd341+8];
@%p88 bra BB96_91;
bra.uni BB96_90;

BB96_91:
add.s64 %rd529, %rd529, 16;
add.s64 %rd117, %rd112, 16;
ld.global.u16 %rs94, [%rd112+16];
st.local.u16 [%rd89], %rs94;
ld.global.u64 %rd347, [%rd112+24];
st.local.u64 [%rd89+8], %rd347;
mov.u64 %rd505, %rd110;
mov.u64 %rd528, %rd117;
bra.uni BB96_92;

BB96_90:
add.s64 %rd506, %rd506, 16;
add.s64 %rd115, %rd110, 16;
ld.global.u16 %rs93, [%rd110+16];
st.local.u16 [%rd92], %rs93;
ld.global.u64 %rd344, [%rd110+24];
st.local.u64 [%rd92+8], %rd344;
mov.u64 %rd505, %rd115;
mov.u64 %rd528, %rd112;

BB96_92:
mov.u64 %rd121, %rd528;
mov.u64 %rd527, %rd529;
mov.u64 %rd119, %rd505;
mov.u64 %rd504, %rd506;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd504, %rd88;
@%p69 bra BB96_95;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd527, %rd85;
@%p71 bra BB96_95;

ld.local.u16 %rs95, [%rd92];
ld.local.u16 %rs96, [%rd89];

	{ cvt.f32.f16 %f9, %rs95;}


	
	{ cvt.f32.f16 %f10, %rs96;}


	setp.geu.f32	%p89, %f9, %f10;

BB96_95:
selp.b64	%rd356, %rd89, %rd92, %p89;
ld.local.u16 %rs58, [%rd356];
ld.local.u64 %rd122, [%rd356+8];
@%p89 bra BB96_97;
bra.uni BB96_96;

BB96_97:
add.s64 %rd527, %rd527, 16;
add.s64 %rd126, %rd121, 16;
ld.global.u16 %rs98, [%rd121+16];
st.local.u16 [%rd89], %rs98;
ld.global.u64 %rd362, [%rd121+24];
st.local.u64 [%rd89+8], %rd362;
mov.u64 %rd503, %rd119;
mov.u64 %rd526, %rd126;
bra.uni BB96_98;

BB96_96:
add.s64 %rd504, %rd504, 16;
add.s64 %rd124, %rd119, 16;
ld.global.u16 %rs97, [%rd119+16];
st.local.u16 [%rd92], %rs97;
ld.global.u64 %rd359, [%rd119+24];
st.local.u64 [%rd92+8], %rd359;
mov.u64 %rd503, %rd124;
mov.u64 %rd526, %rd121;

BB96_98:
mov.u64 %rd130, %rd526;
mov.u64 %rd525, %rd527;
mov.u64 %rd128, %rd503;
mov.u64 %rd502, %rd504;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd502, %rd88;
@%p73 bra BB96_101;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd525, %rd85;
@%p75 bra BB96_101;

ld.local.u16 %rs99, [%rd92];
ld.local.u16 %rs100, [%rd89];

	{ cvt.f32.f16 %f11, %rs99;}


	
	{ cvt.f32.f16 %f12, %rs100;}


	setp.geu.f32	%p90, %f11, %f12;

BB96_101:
selp.b64	%rd371, %rd89, %rd92, %p90;
ld.local.u16 %rs59, [%rd371];
ld.local.u64 %rd131, [%rd371+8];
@%p90 bra BB96_103;
bra.uni BB96_102;

BB96_103:
add.s64 %rd525, %rd525, 16;
add.s64 %rd135, %rd130, 16;
ld.global.u16 %rs102, [%rd130+16];
st.local.u16 [%rd89], %rs102;
ld.global.u64 %rd377, [%rd130+24];
st.local.u64 [%rd89+8], %rd377;
mov.u64 %rd501, %rd128;
mov.u64 %rd524, %rd135;
bra.uni BB96_104;

BB96_102:
add.s64 %rd502, %rd502, 16;
add.s64 %rd133, %rd128, 16;
ld.global.u16 %rs101, [%rd128+16];
st.local.u16 [%rd92], %rs101;
ld.global.u64 %rd374, [%rd128+24];
st.local.u64 [%rd92+8], %rd374;
mov.u64 %rd501, %rd133;
mov.u64 %rd524, %rd130;

BB96_104:
mov.u64 %rd139, %rd524;
mov.u64 %rd523, %rd525;
mov.u64 %rd137, %rd501;
mov.u64 %rd500, %rd502;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd500, %rd88;
@%p77 bra BB96_107;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd523, %rd85;
@%p79 bra BB96_107;

ld.local.u16 %rs103, [%rd92];
ld.local.u16 %rs104, [%rd89];

	{ cvt.f32.f16 %f13, %rs103;}


	
	{ cvt.f32.f16 %f14, %rs104;}


	setp.geu.f32	%p91, %f13, %f14;

BB96_107:
selp.b64	%rd386, %rd89, %rd92, %p91;
ld.local.u16 %rs60, [%rd386];
ld.local.u64 %rd140, [%rd386+8];
@%p91 bra BB96_109;
bra.uni BB96_108;

BB96_109:
add.s64 %rd523, %rd523, 16;
add.s64 %rd144, %rd139, 16;
ld.global.u16 %rs106, [%rd139+16];
st.local.u16 [%rd89], %rs106;
ld.global.u64 %rd392, [%rd139+24];
st.local.u64 [%rd89+8], %rd392;
mov.u64 %rd499, %rd137;
mov.u64 %rd522, %rd144;
bra.uni BB96_110;

BB96_108:
add.s64 %rd500, %rd500, 16;
add.s64 %rd142, %rd137, 16;
ld.global.u16 %rs105, [%rd137+16];
st.local.u16 [%rd92], %rs105;
ld.global.u64 %rd389, [%rd137+24];
st.local.u64 [%rd92+8], %rd389;
mov.u64 %rd499, %rd142;
mov.u64 %rd522, %rd139;

BB96_110:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd500, %rd88;
mov.pred %p92, %p80;
@%p81 bra BB96_113;

setp.ge.u64	%p83, %rd523, %rd85;
mov.pred %p92, %p52;
@%p83 bra BB96_113;

ld.local.u16 %rs107, [%rd92];
ld.local.u16 %rs108, [%rd89];

	{ cvt.f32.f16 %f15, %rs107;}


	
	{ cvt.f32.f16 %f16, %rs108;}


	setp.geu.f32	%p92, %f15, %f16;

BB96_113:
selp.b64	%rd401, %rd89, %rd92, %p92;
ld.local.u16 %rs61, [%rd401];
ld.local.u64 %rd149, [%rd401+8];
@%p92 bra BB96_115;
bra.uni BB96_114;

BB96_115:
ld.global.u16 %rs110, [%rd522+16];
st.local.u16 [%rd89], %rs110;
ld.global.u64 %rd407, [%rd522+24];
st.local.u64 [%rd89+8], %rd407;
bra.uni BB96_116;

BB96_114:
ld.global.u16 %rs109, [%rd499+16];
st.local.u16 [%rd92], %rs109;
ld.global.u64 %rd404, [%rd499+24];
st.local.u64 [%rd92+8], %rd404;

BB96_116:
bar.sync 0;
add.s64 %rd410, %rd72, %rd38;
shl.b64 %rd411, %rd410, 4;
add.s64 %rd412, %rd3, %rd411;
st.global.u16 [%rd412], %rs55;
st.global.u16 [%rd412+16], %rs56;
st.global.u16 [%rd412+32], %rs57;
st.global.u16 [%rd412+48], %rs58;
st.global.u16 [%rd412+64], %rs59;
st.global.u16 [%rd412+80], %rs60;
st.global.u16 [%rd412+96], %rs61;
st.global.u64 [%rd412+8], %rd95;
st.global.u64 [%rd412+24], %rd104;
st.global.u64 [%rd412+40], %rd113;
st.global.u64 [%rd412+56], %rd122;
st.global.u64 [%rd412+72], %rd131;
st.global.u64 [%rd412+88], %rd140;
st.global.u64 [%rd412+104], %rd149;
bar.sync 0;
setp.ge.s64	%p84, %rd535, %rd73;
@%p84 bra BB96_119;

cvta.to.global.u64 %rd413, %rd163;
mul.wide.u32 %rd534, %r13, 16;
mul.wide.u32 %rd415, %r17, 1792;
shl.b64 %rd416, %rd415, 4;
add.s64 %rd152, %rd413, %rd416;
mul.lo.s64 %rd417, %rd164, %rd243;
shl.b64 %rd418, %rd417, 4;
add.s64 %rd153, %rd3, %rd418;

BB96_118:
add.s64 %rd419, %rd153, %rd534;
ld.global.u16 %rs111, [%rd419];
add.s64 %rd420, %rd152, %rd534;
st.global.u16 [%rd420], %rs111;
ld.global.u64 %rd421, [%rd419+8];
st.global.u64 [%rd420+8], %rd421;
add.s64 %rd534, %rd534, 4096;
add.s64 %rd535, %rd535, 256;
setp.lt.s64	%p85, %rd535, %rd73;
@%p85 bra BB96_118;

BB96_119:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot97[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<187>;
.reg .f32 %f<17>;
.reg .b32 %r<80>;
.reg .b64 %rd<475>;


mov.u64 %rd474, __local_depot97;
cvta.local.u64 %SP, %rd474;
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0+40];
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0];
ld.param.u64 %rd157, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0+24];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0+32];
ld.param.u64 %rd156, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0+16];
ld.param.u64 %rd155, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIN3c104HalfEEENSB_IlEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_ISD_lSG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI10ThrustLTOpISD_EEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd155;
cvta.to.global.u64 %rd2, %rd156;
cvta.to.global.u64 %rd160, %rd158;
cvt.u32.u64	%r1, %rd157;
cvt.u32.u64	%r17, %rd154;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd161, %r18, 8;
add.s64 %rd162, %rd160, %rd161;
ld.global.u32 %r2, [%rd162];
ld.global.u32 %r19, [%rd162+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r79, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r78, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB97_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r79, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r78, %r32, %r1;

BB97_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd163, %r78;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd163, %rd3;
cvt.s64.s32	%rd164, %r79;
cvt.s64.s32	%rd165, %r33;
sub.s64 %rd5, %rd164, %rd165;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd473, %r13;
add.s64 %rd166, %rd473, %rd165;
shl.b64 %rd167, %rd166, 1;
add.s64 %rd7, %rd1, %rd167;
shl.b64 %rd168, %rd166, 3;
add.s64 %rd8, %rd2, %rd168;
@%p16 bra BB97_17;
bra.uni BB97_3;

BB97_17:
ld.global.u16 %rs143, [%rd7];
ld.global.u64 %rd402, [%rd8];
ld.global.u16 %rs144, [%rd7+512];
ld.global.u64 %rd403, [%rd8+2048];
ld.global.u16 %rs146, [%rd7+1024];
ld.global.u64 %rd405, [%rd8+4096];
ld.global.u16 %rs147, [%rd7+1536];
ld.global.u64 %rd406, [%rd8+6144];
ld.global.u16 %rs149, [%rd7+2048];
ld.global.u64 %rd407, [%rd8+8192];
ld.global.u16 %rs148, [%rd7+2560];
ld.global.u64 %rd404, [%rd8+10240];
ld.global.u16 %rs145, [%rd7+3072];
ld.global.u64 %rd401, [%rd8+12288];
bra.uni BB97_18;

BB97_3:
mov.u16 %rs78, 0;
mov.u64 %rd169, 0;
setp.ge.s64	%p17, %rd473, %rd5;
mov.u64 %rd413, %rd169;
mov.u16 %rs155, %rs78;
@%p17 bra BB97_5;

ld.global.u16 %rs1, [%rd7];
ld.global.u64 %rd9, [%rd8];
mov.u64 %rd413, %rd9;
mov.u16 %rs155, %rs1;

BB97_5:
mov.u16 %rs131, %rs155;
mov.u16 %rs143, %rs131;
mov.u64 %rd389, %rd413;
mov.u64 %rd402, %rd389;
cvt.u32.u64	%r34, %rd473;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd171, %r35;
setp.ge.s64	%p18, %rd171, %rd5;
mov.u64 %rd412, %rd169;
mov.u16 %rs154, %rs78;
@%p18 bra BB97_7;

ld.global.u16 %rs154, [%rd7+512];
ld.global.u64 %rd412, [%rd8+2048];

BB97_7:
mov.u16 %rs144, %rs154;
mov.u64 %rd403, %rd412;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd173, %r36;
setp.ge.s64	%p19, %rd173, %rd5;
mov.u64 %rd411, %rd169;
mov.u16 %rs153, %rs78;
@%p19 bra BB97_9;

ld.global.u16 %rs153, [%rd7+1024];
ld.global.u64 %rd411, [%rd8+4096];

BB97_9:
mov.u16 %rs146, %rs153;
mov.u64 %rd405, %rd411;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd175, %r37;
setp.ge.s64	%p20, %rd175, %rd5;
mov.u64 %rd410, %rd169;
mov.u16 %rs152, %rs78;
@%p20 bra BB97_11;

ld.global.u16 %rs152, [%rd7+1536];
ld.global.u64 %rd410, [%rd8+6144];

BB97_11:
mov.u16 %rs147, %rs152;
mov.u64 %rd406, %rd410;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd177, %r38;
setp.ge.s64	%p21, %rd177, %rd5;
mov.u64 %rd409, %rd169;
mov.u16 %rs151, %rs78;
@%p21 bra BB97_13;

ld.global.u16 %rs151, [%rd7+2048];
ld.global.u64 %rd409, [%rd8+8192];

BB97_13:
mov.u16 %rs149, %rs151;
mov.u64 %rd407, %rd409;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd179, %r39;
setp.ge.s64	%p22, %rd179, %rd5;
mov.u64 %rd408, %rd169;
mov.u16 %rs150, %rs78;
@%p22 bra BB97_15;

ld.global.u16 %rs150, [%rd7+2560];
ld.global.u64 %rd408, [%rd8+10240];

BB97_15:
mov.u16 %rs148, %rs150;
mov.u64 %rd404, %rd408;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd181, %r40;
setp.ge.s64	%p23, %rd181, %rd5;
mov.u64 %rd401, %rd169;
mov.u16 %rs145, %rs78;
@%p23 bra BB97_18;

ld.global.u16 %rs145, [%rd7+3072];
ld.global.u64 %rd401, [%rd8+12288];

BB97_18:
@%p16 bra BB97_33;
bra.uni BB97_19;

BB97_33:
mul.wide.u32 %rd210, %r13, 16;
mov.u64 %rd211, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd212, %rd211, %rd210;
st.shared.u16 [%rd212], %rs143;
st.shared.u16 [%rd212+4096], %rs144;
st.shared.u16 [%rd212+8192], %rs146;
st.shared.u16 [%rd212+12288], %rs147;
st.shared.u16 [%rd212+16384], %rs149;
st.shared.u16 [%rd212+20480], %rs148;
st.shared.u16 [%rd212+24576], %rs145;
st.shared.u64 [%rd212+8], %rd402;
st.shared.u64 [%rd212+4104], %rd403;
st.shared.u64 [%rd212+8200], %rd405;
st.shared.u64 [%rd212+12296], %rd406;
st.shared.u64 [%rd212+16392], %rd407;
st.shared.u64 [%rd212+20488], %rd404;
st.shared.u64 [%rd212+24584], %rd401;
bra.uni BB97_34;

BB97_19:
setp.ge.s64	%p25, %rd473, %rd5;
@%p25 bra BB97_21;

mul.wide.u32 %rd183, %r13, 16;
mov.u64 %rd184, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd185, %rd184, %rd183;
st.shared.u16 [%rd185], %rs143;
st.shared.u64 [%rd185+8], %rd402;

BB97_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd186, %r44;
setp.ge.s64	%p26, %rd186, %rd5;
@%p26 bra BB97_23;

mul.wide.u32 %rd187, %r13, 16;
mov.u64 %rd188, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd189, %rd188, %rd187;
st.shared.u16 [%rd189+4096], %rs144;
st.shared.u64 [%rd189+4104], %rd403;

BB97_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd190, %r47;
setp.ge.s64	%p27, %rd190, %rd5;
@%p27 bra BB97_25;

mul.wide.u32 %rd191, %r13, 16;
mov.u64 %rd192, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd193, %rd192, %rd191;
st.shared.u16 [%rd193+8192], %rs146;
st.shared.u64 [%rd193+8200], %rd405;

BB97_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd194, %r50;
setp.ge.s64	%p28, %rd194, %rd5;
@%p28 bra BB97_27;

mul.wide.u32 %rd195, %r13, 16;
mov.u64 %rd196, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd197, %rd196, %rd195;
st.shared.u16 [%rd197+12288], %rs147;
st.shared.u64 [%rd197+12296], %rd406;

BB97_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd198, %r53;
setp.ge.s64	%p29, %rd198, %rd5;
@%p29 bra BB97_29;

mul.wide.u32 %rd199, %r13, 16;
mov.u64 %rd200, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd201, %rd200, %rd199;
st.shared.u16 [%rd201+16384], %rs149;
st.shared.u64 [%rd201+16392], %rd407;

BB97_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd202, %r56;
setp.ge.s64	%p30, %rd202, %rd5;
@%p30 bra BB97_31;

mul.wide.u32 %rd203, %r13, 16;
mov.u64 %rd204, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd205, %rd204, %rd203;
st.shared.u16 [%rd205+20480], %rs148;
st.shared.u64 [%rd205+20488], %rd404;

BB97_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd206, %r59;
setp.ge.s64	%p31, %rd206, %rd5;
@%p31 bra BB97_34;

mul.wide.u32 %rd207, %r13, 16;
mov.u64 %rd208, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd209, %rd208, %rd207;
st.shared.u16 [%rd209+24576], %rs145;
st.shared.u64 [%rd209+24584], %rd401;

BB97_34:
setp.gt.s64	%p32, %rd4, 1791;
add.s64 %rd213, %rd473, %rd3;
shl.b64 %rd214, %rd213, 1;
add.s64 %rd37, %rd1, %rd214;
shl.b64 %rd215, %rd213, 3;
add.s64 %rd38, %rd2, %rd215;
@%p32 bra BB97_49;
bra.uni BB97_35;

BB97_49:
ld.global.u16 %rs174, [%rd37];
ld.global.u64 %rd433, [%rd38];
ld.global.u16 %rs175, [%rd37+512];
ld.global.u64 %rd434, [%rd38+2048];
ld.global.u16 %rs177, [%rd37+1024];
ld.global.u64 %rd436, [%rd38+4096];
ld.global.u16 %rs178, [%rd37+1536];
ld.global.u64 %rd437, [%rd38+6144];
ld.global.u16 %rs180, [%rd37+2048];
ld.global.u64 %rd438, [%rd38+8192];
ld.global.u16 %rs179, [%rd37+2560];
ld.global.u64 %rd435, [%rd38+10240];
ld.global.u16 %rs176, [%rd37+3072];
ld.global.u64 %rd432, [%rd38+12288];
bra.uni BB97_50;

BB97_35:
mov.u16 %rs85, 0;
mov.u64 %rd216, 0;
setp.ge.s64	%p33, %rd473, %rd4;
mov.u64 %rd444, %rd216;
mov.u16 %rs186, %rs85;
@%p33 bra BB97_37;

ld.global.u16 %rs28, [%rd37];
ld.global.u64 %rd39, [%rd38];
mov.u64 %rd444, %rd39;
mov.u16 %rs186, %rs28;

BB97_37:
mov.u16 %rs162, %rs186;
mov.u16 %rs174, %rs162;
mov.u64 %rd420, %rd444;
mov.u64 %rd433, %rd420;
cvt.u32.u64	%r62, %rd473;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd218, %r63;
setp.ge.s64	%p34, %rd218, %rd4;
mov.u64 %rd443, %rd216;
mov.u16 %rs185, %rs85;
@%p34 bra BB97_39;

ld.global.u16 %rs185, [%rd37+512];
ld.global.u64 %rd443, [%rd38+2048];

BB97_39:
mov.u16 %rs175, %rs185;
mov.u64 %rd434, %rd443;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd220, %r64;
setp.ge.s64	%p35, %rd220, %rd4;
mov.u64 %rd442, %rd216;
mov.u16 %rs184, %rs85;
@%p35 bra BB97_41;

ld.global.u16 %rs184, [%rd37+1024];
ld.global.u64 %rd442, [%rd38+4096];

BB97_41:
mov.u16 %rs177, %rs184;
mov.u64 %rd436, %rd442;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd222, %r65;
setp.ge.s64	%p36, %rd222, %rd4;
mov.u64 %rd441, %rd216;
mov.u16 %rs183, %rs85;
@%p36 bra BB97_43;

ld.global.u16 %rs183, [%rd37+1536];
ld.global.u64 %rd441, [%rd38+6144];

BB97_43:
mov.u16 %rs178, %rs183;
mov.u64 %rd437, %rd441;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd224, %r66;
setp.ge.s64	%p37, %rd224, %rd4;
mov.u64 %rd440, %rd216;
mov.u16 %rs182, %rs85;
@%p37 bra BB97_45;

ld.global.u16 %rs182, [%rd37+2048];
ld.global.u64 %rd440, [%rd38+8192];

BB97_45:
mov.u16 %rs180, %rs182;
mov.u64 %rd438, %rd440;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd226, %r67;
setp.ge.s64	%p38, %rd226, %rd4;
mov.u64 %rd439, %rd216;
mov.u16 %rs181, %rs85;
@%p38 bra BB97_47;

ld.global.u16 %rs181, [%rd37+2560];
ld.global.u64 %rd439, [%rd38+10240];

BB97_47:
mov.u16 %rs179, %rs181;
mov.u64 %rd435, %rd439;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd228, %r68;
setp.ge.s64	%p39, %rd228, %rd4;
mov.u64 %rd432, %rd216;
mov.u16 %rs176, %rs85;
@%p39 bra BB97_50;

ld.global.u16 %rs176, [%rd37+3072];
ld.global.u64 %rd432, [%rd38+12288];

BB97_50:
add.s64 %rd229, %rd473, %rd5;
shl.b64 %rd230, %rd229, 4;
mov.u64 %rd231, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd67, %rd231, %rd230;
@%p32 bra BB97_65;
bra.uni BB97_51;

BB97_65:
st.shared.u16 [%rd67], %rs174;
st.shared.u16 [%rd67+4096], %rs175;
st.shared.u16 [%rd67+8192], %rs177;
st.shared.u16 [%rd67+12288], %rs178;
st.shared.u16 [%rd67+16384], %rs180;
st.shared.u16 [%rd67+20480], %rs179;
st.shared.u16 [%rd67+24576], %rs176;
st.shared.u64 [%rd67+8], %rd433;
st.shared.u64 [%rd67+4104], %rd434;
st.shared.u64 [%rd67+8200], %rd436;
st.shared.u64 [%rd67+12296], %rd437;
st.shared.u64 [%rd67+16392], %rd438;
st.shared.u64 [%rd67+20488], %rd435;
bra.uni BB97_66;

BB97_51:
setp.ge.s64	%p41, %rd473, %rd4;
@%p41 bra BB97_53;

st.shared.u16 [%rd67], %rs174;
st.shared.u64 [%rd67+8], %rd433;

BB97_53:
cvt.u32.u64	%r69, %rd473;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd232, %r70;
setp.ge.s64	%p42, %rd232, %rd4;
@%p42 bra BB97_55;

st.shared.u16 [%rd67+4096], %rs175;
st.shared.u64 [%rd67+4104], %rd434;

BB97_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd233, %r71;
setp.ge.s64	%p43, %rd233, %rd4;
@%p43 bra BB97_57;

st.shared.u16 [%rd67+8192], %rs177;
st.shared.u64 [%rd67+8200], %rd436;

BB97_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd234, %r72;
setp.ge.s64	%p44, %rd234, %rd4;
@%p44 bra BB97_59;

st.shared.u16 [%rd67+12288], %rs178;
st.shared.u64 [%rd67+12296], %rd437;

BB97_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd235, %r73;
setp.ge.s64	%p45, %rd235, %rd4;
@%p45 bra BB97_61;

st.shared.u16 [%rd67+16384], %rs180;
st.shared.u64 [%rd67+16392], %rd438;

BB97_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd236, %r74;
setp.ge.s64	%p46, %rd236, %rd4;
@%p46 bra BB97_63;

st.shared.u16 [%rd67+20480], %rs179;
st.shared.u64 [%rd67+20488], %rd435;

BB97_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd237, %r75;
setp.ge.s64	%p47, %rd237, %rd4;
@%p47 bra BB97_67;

st.shared.u16 [%rd67+24576], %rs176;

BB97_66:
st.shared.u64 [%rd67+24584], %rd432;

BB97_67:
bar.sync 0;
mul.lo.s32 %r76, %r13, 7;
cvt.u64.u32	%rd68, %r76;
add.s64 %rd69, %rd5, %rd4;
min.s64 %rd70, %rd68, %rd69;
setp.lt.s64	%p48, %rd70, %rd4;
sub.s64 %rd238, %rd70, %rd4;
selp.b64	%rd446, 0, %rd238, %p48;
min.s64 %rd445, %rd5, %rd70;
setp.ge.s64	%p49, %rd446, %rd445;
@%p49 bra BB97_70;

add.s64 %rd239, %rd5, %rd70;
add.s64 %rd73, %rd239, -1;

BB97_69:
add.s64 %rd240, %rd445, %rd446;
shr.s64 %rd241, %rd240, 1;
sub.s64 %rd242, %rd73, %rd241;
shl.b64 %rd243, %rd242, 4;
add.s64 %rd245, %rd231, %rd243;
ld.shared.u16 %rs92, [%rd245];
shl.b64 %rd246, %rd241, 4;
add.s64 %rd247, %rd231, %rd246;
ld.shared.u16 %rs93, [%rd247];

	{ cvt.f32.f16 %f1, %rs92;}


	
	{ cvt.f32.f16 %f2, %rs93;}


	setp.lt.f32	%p50, %f1, %f2;
add.s64 %rd248, %rd241, 1;
selp.b64	%rd446, %rd446, %rd248, %p50;
selp.b64	%rd445, %rd241, %rd445, %p50;
setp.lt.s64	%p51, %rd446, %rd445;
@%p51 bra BB97_69;

BB97_70:
shl.b64 %rd249, %rd446, 4;
add.s64 %rd81, %rd231, %rd249;
mov.u64 %rd459, %rd81;
shl.b64 %rd251, %rd5, 4;
add.s64 %rd82, %rd231, %rd251;
add.s64 %rd252, %rd70, %rd5;
sub.s64 %rd83, %rd252, %rd446;
shl.b64 %rd253, %rd83, 4;
add.s64 %rd86, %rd231, %rd253;
mov.u64 %rd447, %rd86;
ld.shared.u16 %rs94, [%rd81];
ld.shared.u64 %rd254, [%rd81+8];
add.u64 %rd255, %SP, 0;
cvta.to.local.u64 %rd256, %rd255;
st.local.u64 [%rd256+8], %rd254;
st.local.u16 [%rd256], %rs94;
ld.shared.u16 %rs95, [%rd86];
ld.shared.u64 %rd257, [%rd86+8];
add.u64 %rd258, %SP, 16;
cvta.to.local.u64 %rd259, %rd258;
st.local.u64 [%rd259+8], %rd257;
st.local.u16 [%rd259], %rs95;
shl.b64 %rd260, %rd69, 4;
add.s64 %rd87, %rd231, %rd260;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd86, %rd87;
@%p53 bra BB97_73;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd81, %rd82;
@%p55 bra BB97_73;

ld.local.u16 %rs96, [%rd259];
ld.local.u16 %rs97, [%rd256];

	{ cvt.f32.f16 %f3, %rs96;}


	
	{ cvt.f32.f16 %f4, %rs97;}


	setp.geu.f32	%p82, %f3, %f4;

BB97_73:
selp.b64	%rd269, %rd256, %rd259, %p82;
ld.local.u16 %rs55, [%rd269];
ld.local.u64 %rd88, [%rd269+8];
@%p82 bra BB97_75;
bra.uni BB97_74;

BB97_75:
mov.u64 %rd458, %rd86;
add.s64 %rd278, %rd249, %rd231;
add.s64 %rd459, %rd278, 16;
mov.u64 %rd470, %rd459;
ld.shared.u16 %rs99, [%rd81+16];
st.local.u16 [%rd256], %rs99;
ld.shared.u64 %rd281, [%rd81+24];
st.local.u64 [%rd256+8], %rd281;
bra.uni BB97_76;

BB97_74:
mov.u64 %rd470, %rd81;
add.s64 %rd272, %rd253, %rd231;
add.s64 %rd447, %rd272, 16;
mov.u64 %rd458, %rd447;
ld.shared.u16 %rs98, [%rd86+16];
st.local.u16 [%rd259], %rs98;
ld.shared.u64 %rd275, [%rd86+24];
st.local.u64 [%rd259+8], %rd275;

BB97_76:
mov.u64 %rd98, %rd470;
mov.u64 %rd96, %rd458;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd447, %rd87;
@%p57 bra BB97_79;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd459, %rd82;
@%p59 bra BB97_79;

ld.local.u16 %rs100, [%rd259];
ld.local.u16 %rs101, [%rd256];

	{ cvt.f32.f16 %f5, %rs100;}


	
	{ cvt.f32.f16 %f6, %rs101;}


	setp.geu.f32	%p83, %f5, %f6;

BB97_79:
selp.b64	%rd290, %rd256, %rd259, %p83;
ld.local.u16 %rs56, [%rd290];
ld.local.u64 %rd99, [%rd290+8];
@%p83 bra BB97_81;
bra.uni BB97_80;

BB97_81:
add.s64 %rd459, %rd459, 16;
add.s64 %rd103, %rd98, 16;
ld.shared.u16 %rs103, [%rd98+16];
st.local.u16 [%rd256], %rs103;
ld.shared.u64 %rd296, [%rd98+24];
st.local.u64 [%rd256+8], %rd296;
mov.u64 %rd457, %rd96;
mov.u64 %rd469, %rd103;
bra.uni BB97_82;

BB97_80:
add.s64 %rd447, %rd447, 16;
add.s64 %rd101, %rd96, 16;
ld.shared.u16 %rs102, [%rd96+16];
st.local.u16 [%rd259], %rs102;
ld.shared.u64 %rd293, [%rd96+24];
st.local.u64 [%rd259+8], %rd293;
mov.u64 %rd457, %rd101;
mov.u64 %rd469, %rd98;

BB97_82:
mov.u64 %rd107, %rd469;
mov.u64 %rd105, %rd457;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd447, %rd87;
@%p61 bra BB97_85;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd459, %rd82;
@%p63 bra BB97_85;

ld.local.u16 %rs104, [%rd259];
ld.local.u16 %rs105, [%rd256];

	{ cvt.f32.f16 %f7, %rs104;}


	
	{ cvt.f32.f16 %f8, %rs105;}


	setp.geu.f32	%p84, %f7, %f8;

BB97_85:
selp.b64	%rd305, %rd256, %rd259, %p84;
ld.local.u16 %rs57, [%rd305];
ld.local.u64 %rd108, [%rd305+8];
@%p84 bra BB97_87;
bra.uni BB97_86;

BB97_87:
add.s64 %rd459, %rd459, 16;
add.s64 %rd112, %rd107, 16;
ld.shared.u16 %rs107, [%rd107+16];
st.local.u16 [%rd256], %rs107;
ld.shared.u64 %rd311, [%rd107+24];
st.local.u64 [%rd256+8], %rd311;
mov.u64 %rd456, %rd105;
mov.u64 %rd468, %rd112;
bra.uni BB97_88;

BB97_86:
add.s64 %rd447, %rd447, 16;
add.s64 %rd110, %rd105, 16;
ld.shared.u16 %rs106, [%rd105+16];
st.local.u16 [%rd259], %rs106;
ld.shared.u64 %rd308, [%rd105+24];
st.local.u64 [%rd259+8], %rd308;
mov.u64 %rd456, %rd110;
mov.u64 %rd468, %rd107;

BB97_88:
mov.u64 %rd116, %rd468;
mov.u64 %rd114, %rd456;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd447, %rd87;
@%p65 bra BB97_91;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd459, %rd82;
@%p67 bra BB97_91;

ld.local.u16 %rs108, [%rd259];
ld.local.u16 %rs109, [%rd256];

	{ cvt.f32.f16 %f9, %rs108;}


	
	{ cvt.f32.f16 %f10, %rs109;}


	setp.geu.f32	%p85, %f9, %f10;

BB97_91:
selp.b64	%rd320, %rd256, %rd259, %p85;
ld.local.u16 %rs58, [%rd320];
ld.local.u64 %rd117, [%rd320+8];
@%p85 bra BB97_93;
bra.uni BB97_92;

BB97_93:
add.s64 %rd459, %rd459, 16;
add.s64 %rd121, %rd116, 16;
ld.shared.u16 %rs111, [%rd116+16];
st.local.u16 [%rd256], %rs111;
ld.shared.u64 %rd326, [%rd116+24];
st.local.u64 [%rd256+8], %rd326;
mov.u64 %rd455, %rd114;
mov.u64 %rd467, %rd121;
bra.uni BB97_94;

BB97_92:
add.s64 %rd447, %rd447, 16;
add.s64 %rd119, %rd114, 16;
ld.shared.u16 %rs110, [%rd114+16];
st.local.u16 [%rd259], %rs110;
ld.shared.u64 %rd323, [%rd114+24];
st.local.u64 [%rd259+8], %rd323;
mov.u64 %rd455, %rd119;
mov.u64 %rd467, %rd116;

BB97_94:
mov.u64 %rd125, %rd467;
mov.u64 %rd123, %rd455;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd447, %rd87;
@%p69 bra BB97_97;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd459, %rd82;
@%p71 bra BB97_97;

ld.local.u16 %rs112, [%rd259];
ld.local.u16 %rs113, [%rd256];

	{ cvt.f32.f16 %f11, %rs112;}


	
	{ cvt.f32.f16 %f12, %rs113;}


	setp.geu.f32	%p86, %f11, %f12;

BB97_97:
selp.b64	%rd335, %rd256, %rd259, %p86;
ld.local.u16 %rs59, [%rd335];
ld.local.u64 %rd126, [%rd335+8];
@%p86 bra BB97_99;
bra.uni BB97_98;

BB97_99:
add.s64 %rd459, %rd459, 16;
add.s64 %rd130, %rd125, 16;
ld.shared.u16 %rs115, [%rd125+16];
st.local.u16 [%rd256], %rs115;
ld.shared.u64 %rd341, [%rd125+24];
st.local.u64 [%rd256+8], %rd341;
mov.u64 %rd454, %rd123;
mov.u64 %rd466, %rd130;
bra.uni BB97_100;

BB97_98:
add.s64 %rd447, %rd447, 16;
add.s64 %rd128, %rd123, 16;
ld.shared.u16 %rs114, [%rd123+16];
st.local.u16 [%rd259], %rs114;
ld.shared.u64 %rd338, [%rd123+24];
st.local.u64 [%rd259+8], %rd338;
mov.u64 %rd454, %rd128;
mov.u64 %rd466, %rd125;

BB97_100:
mov.u64 %rd134, %rd466;
mov.u64 %rd132, %rd454;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd447, %rd87;
@%p73 bra BB97_103;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd459, %rd82;
@%p75 bra BB97_103;

ld.local.u16 %rs116, [%rd259];
ld.local.u16 %rs117, [%rd256];

	{ cvt.f32.f16 %f13, %rs116;}


	
	{ cvt.f32.f16 %f14, %rs117;}


	setp.geu.f32	%p87, %f13, %f14;

BB97_103:
selp.b64	%rd350, %rd256, %rd259, %p87;
ld.local.u16 %rs60, [%rd350];
ld.local.u64 %rd135, [%rd350+8];
@%p87 bra BB97_105;
bra.uni BB97_104;

BB97_105:
add.s64 %rd459, %rd459, 16;
add.s64 %rd139, %rd134, 16;
ld.shared.u16 %rs119, [%rd134+16];
st.local.u16 [%rd256], %rs119;
ld.shared.u64 %rd356, [%rd134+24];
st.local.u64 [%rd256+8], %rd356;
mov.u64 %rd453, %rd132;
mov.u64 %rd465, %rd139;
bra.uni BB97_106;

BB97_104:
add.s64 %rd447, %rd447, 16;
add.s64 %rd137, %rd132, 16;
ld.shared.u16 %rs118, [%rd132+16];
st.local.u16 [%rd259], %rs118;
ld.shared.u64 %rd353, [%rd132+24];
st.local.u64 [%rd259+8], %rd353;
mov.u64 %rd453, %rd137;
mov.u64 %rd465, %rd134;

BB97_106:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd447, %rd87;
@%p77 bra BB97_109;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd459, %rd82;
@%p79 bra BB97_109;

ld.local.u16 %rs120, [%rd259];
ld.local.u16 %rs121, [%rd256];

	{ cvt.f32.f16 %f15, %rs120;}


	
	{ cvt.f32.f16 %f16, %rs121;}


	setp.geu.f32	%p88, %f15, %f16;

BB97_109:
selp.b64	%rd365, %rd256, %rd259, %p88;
ld.local.u16 %rs61, [%rd365];
ld.local.u64 %rd144, [%rd365+8];
@%p88 bra BB97_111;
bra.uni BB97_110;

BB97_111:
ld.shared.u16 %rs123, [%rd465+16];
st.local.u16 [%rd256], %rs123;
ld.shared.u64 %rd371, [%rd465+24];
st.local.u64 [%rd256+8], %rd371;
bra.uni BB97_112;

BB97_110:
ld.shared.u16 %rs122, [%rd453+16];
st.local.u16 [%rd259], %rs122;
ld.shared.u64 %rd368, [%rd453+24];
st.local.u64 [%rd259+8], %rd368;

BB97_112:
bar.sync 0;
shl.b64 %rd372, %rd68, 4;
add.s64 %rd374, %rd231, %rd372;
st.shared.u16 [%rd374], %rs55;
st.shared.u16 [%rd374+16], %rs56;
st.shared.u16 [%rd374+32], %rs57;
st.shared.u16 [%rd374+48], %rs58;
st.shared.u16 [%rd374+64], %rs59;
st.shared.u16 [%rd374+80], %rs60;
st.shared.u16 [%rd374+96], %rs61;
st.shared.u64 [%rd374+8], %rd88;
st.shared.u64 [%rd374+24], %rd99;
st.shared.u64 [%rd374+40], %rd108;
st.shared.u64 [%rd374+56], %rd117;
st.shared.u64 [%rd374+72], %rd126;
st.shared.u64 [%rd374+88], %rd135;
st.shared.u64 [%rd374+104], %rd144;
bar.sync 0;
setp.ge.s64	%p80, %rd473, %rd69;
@%p80 bra BB97_115;

cvta.to.global.u64 %rd375, %rd159;
cvt.u64.u32	%rd376, %r13;
mul.wide.u32 %rd377, %r13, 16;
add.s64 %rd472, %rd231, %rd377;
mul.wide.u32 %rd379, %r18, 1792;
add.s64 %rd380, %rd379, %rd376;
shl.b64 %rd381, %rd380, 4;
add.s64 %rd471, %rd375, %rd381;

BB97_114:
ld.shared.u16 %rs124, [%rd472];
st.global.u16 [%rd471], %rs124;
ld.shared.u64 %rd382, [%rd472+8];
st.global.u64 [%rd471+8], %rd382;
add.s64 %rd472, %rd472, 4096;
add.s64 %rd471, %rd471, 4096;
add.s64 %rd473, %rd473, 256;
setp.lt.s64	%p81, %rd473, %rd69;
@%p81 bra BB97_114;

BB97_115:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot98[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<174>;
.reg .f32 %f<17>;
.reg .b32 %r<100>;
.reg .b64 %rd<544>;


mov.u64 %rd543, __local_depot98;
cvta.local.u64 %SP, %rd543;
ld.param.u64 %rd164, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0+56];
ld.param.u64 %rd163, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0+40];
ld.param.u64 %rd162, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0+32];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0];
ld.param.u64 %rd160, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0+16];
ld.param.u64 %rd165, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0+64];
ld.param.u64 %rd161, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0+24];
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrISF_EENSS_IlEESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI10ThrustLTOpISF_EEEEEPSH_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd159;
cvta.to.global.u64 %rd166, %rd161;
cvta.to.global.u64 %rd2, %rd165;
mov.u32 %r16, %ctaid.x;
cvt.u32.u64	%r1, %rd160;
cvt.u32.u64	%r17, %rd158;
mul.wide.u32 %rd167, %r16, 8;
add.s64 %rd168, %rd166, %rd167;
ld.global.u32 %r2, [%rd168];
ld.global.u32 %r18, [%rd168+8];
neg.s32 %r19, %r17;
and.b32 %r3, %r16, %r19;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r20, %r18, %r5;
min.s32 %r99, %r20, %r1;
add.s32 %r21, %r16, %r4;
mul.lo.s32 %r22, %r21, 1792;
sub.s32 %r23, %r22, %r2;
min.s32 %r7, %r23, %r1;
add.s32 %r24, %r22, 1792;
sub.s32 %r25, %r24, %r18;
min.s32 %r98, %r25, %r1;
add.s32 %r26, %r17, -1;
and.b32 %r27, %r16, %r26;
setp.ne.s32	%p15, %r26, %r27;
@%p15 bra BB98_2;

add.s32 %r28, %r3, %r4;
mul.lo.s32 %r29, %r28, 1792;
min.s32 %r99, %r29, %r1;
mad.lo.s32 %r30, %r4, 2, %r3;
mul.lo.s32 %r31, %r30, 1792;
min.s32 %r98, %r31, %r1;

BB98_2:
add.s32 %r32, %r5, %r2;
cvt.s64.s32	%rd169, %r98;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd169, %rd3;
cvt.s64.s32	%rd170, %r99;
cvt.s64.s32	%rd171, %r32;
sub.s64 %rd5, %rd170, %rd171;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd542, %r13;
add.s64 %rd172, %rd542, %rd171;
shl.b64 %rd173, %rd172, 4;
add.s64 %rd7, %rd1, %rd173;
@%p16 bra BB98_17;
bra.uni BB98_3;

BB98_17:
ld.global.u16 %rs130, [%rd7];
ld.global.u64 %rd446, [%rd7+8];
ld.global.u16 %rs131, [%rd7+4096];
ld.global.u64 %rd447, [%rd7+4104];
ld.global.u16 %rs133, [%rd7+8192];
ld.global.u64 %rd449, [%rd7+8200];
ld.global.u16 %rs134, [%rd7+12288];
ld.global.u64 %rd450, [%rd7+12296];
ld.global.u16 %rs136, [%rd7+16384];
ld.global.u64 %rd451, [%rd7+16392];
ld.global.u16 %rs135, [%rd7+20480];
ld.global.u64 %rd448, [%rd7+20488];
ld.global.u16 %rs132, [%rd7+24576];
ld.global.u64 %rd445, [%rd7+24584];
bra.uni BB98_18;

BB98_3:
mov.u16 %rs63, 0;
mov.u64 %rd174, 0;
setp.ge.s64	%p17, %rd542, %rd5;
mov.u64 %rd457, %rd174;
mov.u16 %rs142, %rs63;
@%p17 bra BB98_5;

ld.global.u16 %rs1, [%rd7];
ld.global.u64 %rd8, [%rd7+8];
mov.u64 %rd457, %rd8;
mov.u16 %rs142, %rs1;

BB98_5:
mov.u16 %rs118, %rs142;
mov.u16 %rs130, %rs118;
mov.u64 %rd433, %rd457;
mov.u64 %rd446, %rd433;
cvt.u32.u64	%r33, %rd542;
add.s32 %r34, %r33, 256;
cvt.u64.u32	%rd176, %r34;
setp.ge.s64	%p18, %rd176, %rd5;
mov.u64 %rd456, %rd174;
mov.u16 %rs141, %rs63;
@%p18 bra BB98_7;

ld.global.u16 %rs141, [%rd7+4096];
ld.global.u64 %rd456, [%rd7+4104];

BB98_7:
mov.u16 %rs131, %rs141;
mov.u64 %rd447, %rd456;
add.s32 %r35, %r13, 512;
cvt.u64.u32	%rd178, %r35;
setp.ge.s64	%p19, %rd178, %rd5;
mov.u64 %rd455, %rd174;
mov.u16 %rs140, %rs63;
@%p19 bra BB98_9;

ld.global.u16 %rs140, [%rd7+8192];
ld.global.u64 %rd455, [%rd7+8200];

BB98_9:
mov.u16 %rs133, %rs140;
mov.u64 %rd449, %rd455;
add.s32 %r36, %r13, 768;
cvt.u64.u32	%rd180, %r36;
setp.ge.s64	%p20, %rd180, %rd5;
mov.u64 %rd454, %rd174;
mov.u16 %rs139, %rs63;
@%p20 bra BB98_11;

ld.global.u16 %rs139, [%rd7+12288];
ld.global.u64 %rd454, [%rd7+12296];

BB98_11:
mov.u16 %rs134, %rs139;
mov.u64 %rd450, %rd454;
add.s32 %r37, %r13, 1024;
cvt.u64.u32	%rd182, %r37;
setp.ge.s64	%p21, %rd182, %rd5;
mov.u64 %rd453, %rd174;
mov.u16 %rs138, %rs63;
@%p21 bra BB98_13;

ld.global.u16 %rs138, [%rd7+16384];
ld.global.u64 %rd453, [%rd7+16392];

BB98_13:
mov.u16 %rs136, %rs138;
mov.u64 %rd451, %rd453;
add.s32 %r38, %r13, 1280;
cvt.u64.u32	%rd184, %r38;
setp.ge.s64	%p22, %rd184, %rd5;
mov.u64 %rd452, %rd174;
mov.u16 %rs137, %rs63;
@%p22 bra BB98_15;

ld.global.u16 %rs137, [%rd7+20480];
ld.global.u64 %rd452, [%rd7+20488];

BB98_15:
mov.u16 %rs135, %rs137;
mov.u64 %rd448, %rd452;
add.s32 %r39, %r13, 1536;
cvt.u64.u32	%rd186, %r39;
setp.ge.s64	%p23, %rd186, %rd5;
mov.u64 %rd445, %rd174;
mov.u16 %rs132, %rs63;
@%p23 bra BB98_18;

ld.global.u16 %rs132, [%rd7+24576];
ld.global.u64 %rd445, [%rd7+24584];

BB98_18:
@%p16 bra BB98_33;
bra.uni BB98_19;

BB98_33:
cvt.u64.u32	%rd236, %r13;
cvt.u64.u32	%rd237, %r16;
mul.lo.s64 %rd238, %rd237, %rd164;
add.s64 %rd239, %rd236, %rd238;
shl.b64 %rd240, %rd239, 4;
add.s64 %rd241, %rd2, %rd240;
st.global.u16 [%rd241], %rs130;
st.global.u16 [%rd241+4096], %rs131;
st.global.u16 [%rd241+8192], %rs133;
st.global.u16 [%rd241+12288], %rs134;
st.global.u16 [%rd241+16384], %rs136;
st.global.u16 [%rd241+20480], %rs135;
st.global.u16 [%rd241+24576], %rs132;
st.global.u64 [%rd241+8], %rd446;
st.global.u64 [%rd241+4104], %rd447;
st.global.u64 [%rd241+8200], %rd449;
st.global.u64 [%rd241+12296], %rd450;
st.global.u64 [%rd241+16392], %rd451;
st.global.u64 [%rd241+20488], %rd448;
st.global.u64 [%rd241+24584], %rd445;
bra.uni BB98_34;

BB98_19:
setp.ge.s64	%p25, %rd542, %rd5;
@%p25 bra BB98_21;

cvt.u64.u32	%rd189, %r16;
mul.lo.s64 %rd190, %rd189, %rd164;
add.s64 %rd191, %rd542, %rd190;
shl.b64 %rd192, %rd191, 4;
add.s64 %rd193, %rd2, %rd192;
st.global.u16 [%rd193], %rs130;
st.global.u64 [%rd193+8], %rd446;

BB98_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd194, %r44;
setp.ge.s64	%p26, %rd194, %rd5;
@%p26 bra BB98_23;

cvt.u64.u32	%rd196, %r16;
mul.lo.s64 %rd197, %rd196, %rd164;
add.s64 %rd198, %rd542, %rd197;
shl.b64 %rd199, %rd198, 4;
add.s64 %rd200, %rd2, %rd199;
st.global.u16 [%rd200+4096], %rs131;
st.global.u64 [%rd200+4104], %rd447;

BB98_23:
add.s32 %r48, %r13, 512;
cvt.u64.u32	%rd201, %r48;
setp.ge.s64	%p27, %rd201, %rd5;
@%p27 bra BB98_25;

cvt.u64.u32	%rd203, %r16;
mul.lo.s64 %rd204, %rd203, %rd164;
add.s64 %rd205, %rd542, %rd204;
shl.b64 %rd206, %rd205, 4;
add.s64 %rd207, %rd2, %rd206;
st.global.u16 [%rd207+8192], %rs133;
st.global.u64 [%rd207+8200], %rd449;

BB98_25:
add.s32 %r52, %r13, 768;
cvt.u64.u32	%rd208, %r52;
setp.ge.s64	%p28, %rd208, %rd5;
@%p28 bra BB98_27;

cvt.u64.u32	%rd210, %r16;
mul.lo.s64 %rd211, %rd210, %rd164;
add.s64 %rd212, %rd542, %rd211;
shl.b64 %rd213, %rd212, 4;
add.s64 %rd214, %rd2, %rd213;
st.global.u16 [%rd214+12288], %rs134;
st.global.u64 [%rd214+12296], %rd450;

BB98_27:
add.s32 %r56, %r13, 1024;
cvt.u64.u32	%rd215, %r56;
setp.ge.s64	%p29, %rd215, %rd5;
@%p29 bra BB98_29;

cvt.u64.u32	%rd217, %r16;
mul.lo.s64 %rd218, %rd217, %rd164;
add.s64 %rd219, %rd542, %rd218;
shl.b64 %rd220, %rd219, 4;
add.s64 %rd221, %rd2, %rd220;
st.global.u16 [%rd221+16384], %rs136;
st.global.u64 [%rd221+16392], %rd451;

BB98_29:
add.s32 %r60, %r13, 1280;
cvt.u64.u32	%rd222, %r60;
setp.ge.s64	%p30, %rd222, %rd5;
@%p30 bra BB98_31;

cvt.u64.u32	%rd224, %r16;
mul.lo.s64 %rd225, %rd224, %rd164;
add.s64 %rd226, %rd542, %rd225;
shl.b64 %rd227, %rd226, 4;
add.s64 %rd228, %rd2, %rd227;
st.global.u16 [%rd228+20480], %rs135;
st.global.u64 [%rd228+20488], %rd448;

BB98_31:
add.s32 %r64, %r13, 1536;
cvt.u64.u32	%rd229, %r64;
setp.ge.s64	%p31, %rd229, %rd5;
@%p31 bra BB98_34;

cvt.u64.u32	%rd231, %r16;
mul.lo.s64 %rd232, %rd231, %rd164;
add.s64 %rd233, %rd542, %rd232;
shl.b64 %rd234, %rd233, 4;
add.s64 %rd235, %rd2, %rd234;
st.global.u16 [%rd235+24576], %rs132;
st.global.u64 [%rd235+24584], %rd445;

BB98_34:
cvt.u64.u32	%rd36, %r16;
mul.lo.s64 %rd242, %rd36, %rd164;
add.s64 %rd37, %rd5, %rd242;
add.s64 %rd243, %rd542, %rd3;
shl.b64 %rd244, %rd243, 4;
add.s64 %rd39, %rd1, %rd244;
setp.gt.s64	%p32, %rd4, 1791;
@%p32 bra BB98_49;
bra.uni BB98_35;

BB98_49:
ld.global.u16 %rs161, [%rd39];
ld.global.u64 %rd477, [%rd39+8];
ld.global.u16 %rs162, [%rd39+4096];
ld.global.u64 %rd478, [%rd39+4104];
ld.global.u16 %rs164, [%rd39+8192];
ld.global.u64 %rd480, [%rd39+8200];
ld.global.u16 %rs165, [%rd39+12288];
ld.global.u64 %rd481, [%rd39+12296];
ld.global.u16 %rs167, [%rd39+16384];
ld.global.u64 %rd482, [%rd39+16392];
ld.global.u16 %rs166, [%rd39+20480];
ld.global.u64 %rd479, [%rd39+20488];
ld.global.u16 %rs163, [%rd39+24576];
ld.global.u64 %rd476, [%rd39+24584];
bra.uni BB98_50;

BB98_35:
mov.u16 %rs70, 0;
mov.u64 %rd245, 0;
setp.ge.s64	%p33, %rd542, %rd4;
mov.u64 %rd488, %rd245;
mov.u16 %rs173, %rs70;
@%p33 bra BB98_37;

ld.global.u16 %rs28, [%rd39];
ld.global.u64 %rd40, [%rd39+8];
mov.u64 %rd488, %rd40;
mov.u16 %rs173, %rs28;

BB98_37:
mov.u16 %rs149, %rs173;
mov.u16 %rs161, %rs149;
mov.u64 %rd464, %rd488;
mov.u64 %rd477, %rd464;
cvt.u32.u64	%r70, %rd542;
add.s32 %r71, %r70, 256;
cvt.u64.u32	%rd247, %r71;
setp.ge.s64	%p34, %rd247, %rd4;
mov.u64 %rd487, %rd245;
mov.u16 %rs172, %rs70;
@%p34 bra BB98_39;

ld.global.u16 %rs172, [%rd39+4096];
ld.global.u64 %rd487, [%rd39+4104];

BB98_39:
mov.u16 %rs162, %rs172;
mov.u64 %rd478, %rd487;
add.s32 %r72, %r13, 512;
cvt.u64.u32	%rd249, %r72;
setp.ge.s64	%p35, %rd249, %rd4;
mov.u64 %rd486, %rd245;
mov.u16 %rs171, %rs70;
@%p35 bra BB98_41;

ld.global.u16 %rs171, [%rd39+8192];
ld.global.u64 %rd486, [%rd39+8200];

BB98_41:
mov.u16 %rs164, %rs171;
mov.u64 %rd480, %rd486;
add.s32 %r73, %r13, 768;
cvt.u64.u32	%rd251, %r73;
setp.ge.s64	%p36, %rd251, %rd4;
mov.u64 %rd485, %rd245;
mov.u16 %rs170, %rs70;
@%p36 bra BB98_43;

ld.global.u16 %rs170, [%rd39+12288];
ld.global.u64 %rd485, [%rd39+12296];

BB98_43:
mov.u16 %rs165, %rs170;
mov.u64 %rd481, %rd485;
add.s32 %r74, %r13, 1024;
cvt.u64.u32	%rd253, %r74;
setp.ge.s64	%p37, %rd253, %rd4;
mov.u64 %rd484, %rd245;
mov.u16 %rs169, %rs70;
@%p37 bra BB98_45;

ld.global.u16 %rs169, [%rd39+16384];
ld.global.u64 %rd484, [%rd39+16392];

BB98_45:
mov.u16 %rs167, %rs169;
mov.u64 %rd482, %rd484;
add.s32 %r75, %r13, 1280;
cvt.u64.u32	%rd255, %r75;
setp.ge.s64	%p38, %rd255, %rd4;
mov.u64 %rd483, %rd245;
mov.u16 %rs168, %rs70;
@%p38 bra BB98_47;

ld.global.u16 %rs168, [%rd39+20480];
ld.global.u64 %rd483, [%rd39+20488];

BB98_47:
mov.u16 %rs166, %rs168;
mov.u64 %rd479, %rd483;
add.s32 %r76, %r13, 1536;
cvt.u64.u32	%rd257, %r76;
setp.ge.s64	%p39, %rd257, %rd4;
mov.u64 %rd476, %rd245;
mov.u16 %rs163, %rs70;
@%p39 bra BB98_50;

ld.global.u16 %rs163, [%rd39+24576];
ld.global.u64 %rd476, [%rd39+24584];

BB98_50:
add.s64 %rd259, %rd542, %rd37;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd67, %rd2, %rd260;
@%p32 bra BB98_65;
bra.uni BB98_51;

BB98_65:
st.global.u16 [%rd67], %rs161;
st.global.u16 [%rd67+4096], %rs162;
st.global.u16 [%rd67+8192], %rs164;
st.global.u16 [%rd67+12288], %rs165;
st.global.u16 [%rd67+16384], %rs167;
st.global.u16 [%rd67+20480], %rs166;
st.global.u16 [%rd67+24576], %rs163;
st.global.u64 [%rd67+8], %rd477;
st.global.u64 [%rd67+4104], %rd478;
st.global.u64 [%rd67+8200], %rd480;
st.global.u64 [%rd67+12296], %rd481;
st.global.u64 [%rd67+16392], %rd482;
st.global.u64 [%rd67+20488], %rd479;
bra.uni BB98_66;

BB98_51:
setp.ge.s64	%p41, %rd542, %rd4;
@%p41 bra BB98_53;

st.global.u16 [%rd67], %rs161;
st.global.u64 [%rd67+8], %rd477;

BB98_53:
add.s32 %r80, %r13, 256;
cvt.u64.u32	%rd262, %r80;
setp.ge.s64	%p42, %rd262, %rd4;
@%p42 bra BB98_55;

st.global.u16 [%rd67+4096], %rs162;
st.global.u64 [%rd67+4104], %rd478;

BB98_55:
add.s32 %r82, %r13, 512;
cvt.u64.u32	%rd263, %r82;
setp.ge.s64	%p43, %rd263, %rd4;
@%p43 bra BB98_57;

st.global.u16 [%rd67+8192], %rs164;
st.global.u64 [%rd67+8200], %rd480;

BB98_57:
add.s32 %r84, %r13, 768;
cvt.u64.u32	%rd264, %r84;
setp.ge.s64	%p44, %rd264, %rd4;
@%p44 bra BB98_59;

st.global.u16 [%rd67+12288], %rs165;
st.global.u64 [%rd67+12296], %rd481;

BB98_59:
add.s32 %r86, %r13, 1024;
cvt.u64.u32	%rd265, %r86;
setp.ge.s64	%p45, %rd265, %rd4;
@%p45 bra BB98_61;

st.global.u16 [%rd67+16384], %rs167;
st.global.u64 [%rd67+16392], %rd482;

BB98_61:
add.s32 %r88, %r13, 1280;
cvt.u64.u32	%rd266, %r88;
setp.ge.s64	%p46, %rd266, %rd4;
@%p46 bra BB98_63;

st.global.u16 [%rd67+20480], %rs166;
st.global.u64 [%rd67+20488], %rd479;

BB98_63:
add.s32 %r90, %r13, 1536;
cvt.u64.u32	%rd267, %r90;
setp.ge.s64	%p47, %rd267, %rd4;
@%p47 bra BB98_67;

st.global.u16 [%rd67+24576], %rs163;

BB98_66:
st.global.u64 [%rd67+24584], %rd476;

BB98_67:
bar.sync 0;
mul.lo.s32 %r92, %r13, 7;
cvt.u64.u32	%rd268, %r92;
add.s64 %rd68, %rd5, %rd4;
min.s64 %rd69, %rd268, %rd68;
setp.lt.s64	%p48, %rd69, %rd4;
sub.s64 %rd269, %rd69, %rd4;
selp.b64	%rd490, 0, %rd269, %p48;
min.s64 %rd489, %rd5, %rd69;
setp.ge.s64	%p49, %rd490, %rd489;
@%p49 bra BB98_70;

add.s64 %rd270, %rd37, %rd69;
add.s64 %rd72, %rd270, -1;

BB98_69:
add.s64 %rd271, %rd489, %rd490;
shr.s64 %rd272, %rd271, 1;
sub.s64 %rd273, %rd72, %rd272;
add.s64 %rd274, %rd272, %rd242;
shl.b64 %rd275, %rd273, 4;
add.s64 %rd276, %rd2, %rd275;
ld.global.u16 %rs77, [%rd276];
shl.b64 %rd277, %rd274, 4;
add.s64 %rd278, %rd2, %rd277;
ld.global.u16 %rs78, [%rd278];

	{ cvt.f32.f16 %f1, %rs77;}


	
	{ cvt.f32.f16 %f2, %rs78;}


	setp.lt.f32	%p50, %f1, %f2;
add.s64 %rd279, %rd272, 1;
selp.b64	%rd490, %rd490, %rd279, %p50;
selp.b64	%rd489, %rd272, %rd489, %p50;
setp.lt.s64	%p51, %rd490, %rd489;
@%p51 bra BB98_69;

BB98_70:
add.s64 %rd79, %rd490, %rd242;
shl.b64 %rd283, %rd79, 4;
add.s64 %rd80, %rd2, %rd283;
shl.b64 %rd284, %rd37, 4;
add.s64 %rd81, %rd2, %rd284;
add.s64 %rd285, %rd37, %rd69;
sub.s64 %rd82, %rd285, %rd490;
shl.b64 %rd286, %rd82, 4;
add.s64 %rd83, %rd2, %rd286;
add.s64 %rd287, %rd68, %rd242;
shl.b64 %rd288, %rd287, 4;
add.s64 %rd84, %rd2, %rd288;
add.u64 %rd289, %SP, 0;
cvta.to.local.u64 %rd85, %rd289;
mov.u64 %rd491, 0;
mov.pred %p52, 0;
@%p52 bra BB98_72;

BB98_71:
add.s64 %rd290, %rd85, %rd491;
mov.u16 %rs79, 0;
st.local.u8 [%rd290], %rs79;
add.s64 %rd491, %rd491, 1;
setp.lt.u64	%p53, %rd491, 16;
@%p53 bra BB98_71;

BB98_72:
ld.global.u16 %rs80, [%rd80];
ld.global.u64 %rd292, [%rd80+8];
st.local.u64 [%rd85+8], %rd292;
st.local.u16 [%rd85], %rs80;
add.u64 %rd295, %SP, 16;
cvta.to.local.u64 %rd88, %rd295;
mov.u64 %rd492, 0;
@%p52 bra BB98_74;

BB98_73:
add.s64 %rd296, %rd88, %rd492;
mov.u16 %rs81, 0;
st.local.u8 [%rd296], %rs81;
add.s64 %rd492, %rd492, 1;
setp.lt.u64	%p55, %rd492, 16;
@%p55 bra BB98_73;

BB98_74:
ld.global.u16 %rs82, [%rd83];
ld.global.u64 %rd297, [%rd83+8];
st.local.u64 [%rd88+8], %rd297;
st.local.u16 [%rd88], %rs82;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd83, %rd84;
@%p57 bra BB98_77;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd80, %rd81;
@%p59 bra BB98_77;

ld.local.u16 %rs83, [%rd88];
ld.local.u16 %rs84, [%rd85];

	{ cvt.f32.f16 %f3, %rs83;}


	
	{ cvt.f32.f16 %f4, %rs84;}


	setp.geu.f32	%p86, %f3, %f4;

BB98_77:
selp.b64	%rd308, %rd85, %rd88, %p86;
ld.local.u16 %rs55, [%rd308];
ld.local.u64 %rd91, [%rd308+8];
@%p86 bra BB98_79;
bra.uni BB98_78;

BB98_79:
add.s64 %rd315, %rd283, %rd2;
add.s64 %rd94, %rd315, 16;
mov.u64 %rd537, %rd94;
ld.global.u16 %rs86, [%rd80+16];
st.local.u16 [%rd85], %rs86;
ld.global.u64 %rd318, [%rd80+24];
st.local.u64 [%rd85+8], %rd318;
mov.u64 %rd514, %rd83;
mov.u64 %rd515, %rd83;
mov.u64 %rd538, %rd94;
bra.uni BB98_80;

BB98_78:
add.s64 %rd310, %rd286, %rd2;
add.s64 %rd92, %rd310, 16;
mov.u64 %rd514, %rd92;
ld.global.u16 %rs85, [%rd83+16];
st.local.u16 [%rd88], %rs85;
ld.global.u64 %rd313, [%rd83+24];
st.local.u64 [%rd88+8], %rd313;
mov.u64 %rd515, %rd92;
mov.u64 %rd537, %rd80;
mov.u64 %rd538, %rd80;

BB98_80:
mov.u64 %rd99, %rd537;
mov.u64 %rd536, %rd538;
mov.u64 %rd97, %rd514;
mov.u64 %rd513, %rd515;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd513, %rd84;
@%p61 bra BB98_83;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd536, %rd81;
@%p63 bra BB98_83;

ld.local.u16 %rs87, [%rd88];
ld.local.u16 %rs88, [%rd85];

	{ cvt.f32.f16 %f5, %rs87;}


	
	{ cvt.f32.f16 %f6, %rs88;}


	setp.geu.f32	%p87, %f5, %f6;

BB98_83:
selp.b64	%rd327, %rd85, %rd88, %p87;
ld.local.u16 %rs56, [%rd327];
ld.local.u64 %rd100, [%rd327+8];
@%p87 bra BB98_85;
bra.uni BB98_84;

BB98_85:
add.s64 %rd536, %rd536, 16;
add.s64 %rd104, %rd99, 16;
ld.global.u16 %rs90, [%rd99+16];
st.local.u16 [%rd85], %rs90;
ld.global.u64 %rd333, [%rd99+24];
st.local.u64 [%rd85+8], %rd333;
mov.u64 %rd512, %rd97;
mov.u64 %rd535, %rd104;
bra.uni BB98_86;

BB98_84:
add.s64 %rd513, %rd513, 16;
add.s64 %rd102, %rd97, 16;
ld.global.u16 %rs89, [%rd97+16];
st.local.u16 [%rd88], %rs89;
ld.global.u64 %rd330, [%rd97+24];
st.local.u64 [%rd88+8], %rd330;
mov.u64 %rd512, %rd102;
mov.u64 %rd535, %rd99;

BB98_86:
mov.u64 %rd108, %rd535;
mov.u64 %rd534, %rd536;
mov.u64 %rd106, %rd512;
mov.u64 %rd511, %rd513;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd511, %rd84;
@%p65 bra BB98_89;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd534, %rd81;
@%p67 bra BB98_89;

ld.local.u16 %rs91, [%rd88];
ld.local.u16 %rs92, [%rd85];

	{ cvt.f32.f16 %f7, %rs91;}


	
	{ cvt.f32.f16 %f8, %rs92;}


	setp.geu.f32	%p88, %f7, %f8;

BB98_89:
selp.b64	%rd342, %rd85, %rd88, %p88;
ld.local.u16 %rs57, [%rd342];
ld.local.u64 %rd109, [%rd342+8];
@%p88 bra BB98_91;
bra.uni BB98_90;

BB98_91:
add.s64 %rd534, %rd534, 16;
add.s64 %rd113, %rd108, 16;
ld.global.u16 %rs94, [%rd108+16];
st.local.u16 [%rd85], %rs94;
ld.global.u64 %rd348, [%rd108+24];
st.local.u64 [%rd85+8], %rd348;
mov.u64 %rd510, %rd106;
mov.u64 %rd533, %rd113;
bra.uni BB98_92;

BB98_90:
add.s64 %rd511, %rd511, 16;
add.s64 %rd111, %rd106, 16;
ld.global.u16 %rs93, [%rd106+16];
st.local.u16 [%rd88], %rs93;
ld.global.u64 %rd345, [%rd106+24];
st.local.u64 [%rd88+8], %rd345;
mov.u64 %rd510, %rd111;
mov.u64 %rd533, %rd108;

BB98_92:
mov.u64 %rd117, %rd533;
mov.u64 %rd532, %rd534;
mov.u64 %rd115, %rd510;
mov.u64 %rd509, %rd511;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd509, %rd84;
@%p69 bra BB98_95;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd532, %rd81;
@%p71 bra BB98_95;

ld.local.u16 %rs95, [%rd88];
ld.local.u16 %rs96, [%rd85];

	{ cvt.f32.f16 %f9, %rs95;}


	
	{ cvt.f32.f16 %f10, %rs96;}


	setp.geu.f32	%p89, %f9, %f10;

BB98_95:
selp.b64	%rd357, %rd85, %rd88, %p89;
ld.local.u16 %rs58, [%rd357];
ld.local.u64 %rd118, [%rd357+8];
@%p89 bra BB98_97;
bra.uni BB98_96;

BB98_97:
add.s64 %rd532, %rd532, 16;
add.s64 %rd122, %rd117, 16;
ld.global.u16 %rs98, [%rd117+16];
st.local.u16 [%rd85], %rs98;
ld.global.u64 %rd363, [%rd117+24];
st.local.u64 [%rd85+8], %rd363;
mov.u64 %rd508, %rd115;
mov.u64 %rd531, %rd122;
bra.uni BB98_98;

BB98_96:
add.s64 %rd509, %rd509, 16;
add.s64 %rd120, %rd115, 16;
ld.global.u16 %rs97, [%rd115+16];
st.local.u16 [%rd88], %rs97;
ld.global.u64 %rd360, [%rd115+24];
st.local.u64 [%rd88+8], %rd360;
mov.u64 %rd508, %rd120;
mov.u64 %rd531, %rd117;

BB98_98:
mov.u64 %rd126, %rd531;
mov.u64 %rd530, %rd532;
mov.u64 %rd124, %rd508;
mov.u64 %rd507, %rd509;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd507, %rd84;
@%p73 bra BB98_101;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd530, %rd81;
@%p75 bra BB98_101;

ld.local.u16 %rs99, [%rd88];
ld.local.u16 %rs100, [%rd85];

	{ cvt.f32.f16 %f11, %rs99;}


	
	{ cvt.f32.f16 %f12, %rs100;}


	setp.geu.f32	%p90, %f11, %f12;

BB98_101:
selp.b64	%rd372, %rd85, %rd88, %p90;
ld.local.u16 %rs59, [%rd372];
ld.local.u64 %rd127, [%rd372+8];
@%p90 bra BB98_103;
bra.uni BB98_102;

BB98_103:
add.s64 %rd530, %rd530, 16;
add.s64 %rd131, %rd126, 16;
ld.global.u16 %rs102, [%rd126+16];
st.local.u16 [%rd85], %rs102;
ld.global.u64 %rd378, [%rd126+24];
st.local.u64 [%rd85+8], %rd378;
mov.u64 %rd506, %rd124;
mov.u64 %rd529, %rd131;
bra.uni BB98_104;

BB98_102:
add.s64 %rd507, %rd507, 16;
add.s64 %rd129, %rd124, 16;
ld.global.u16 %rs101, [%rd124+16];
st.local.u16 [%rd88], %rs101;
ld.global.u64 %rd375, [%rd124+24];
st.local.u64 [%rd88+8], %rd375;
mov.u64 %rd506, %rd129;
mov.u64 %rd529, %rd126;

BB98_104:
mov.u64 %rd135, %rd529;
mov.u64 %rd528, %rd530;
mov.u64 %rd133, %rd506;
mov.u64 %rd505, %rd507;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd505, %rd84;
@%p77 bra BB98_107;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd528, %rd81;
@%p79 bra BB98_107;

ld.local.u16 %rs103, [%rd88];
ld.local.u16 %rs104, [%rd85];

	{ cvt.f32.f16 %f13, %rs103;}


	
	{ cvt.f32.f16 %f14, %rs104;}


	setp.geu.f32	%p91, %f13, %f14;

BB98_107:
selp.b64	%rd387, %rd85, %rd88, %p91;
ld.local.u16 %rs60, [%rd387];
ld.local.u64 %rd136, [%rd387+8];
@%p91 bra BB98_109;
bra.uni BB98_108;

BB98_109:
add.s64 %rd528, %rd528, 16;
add.s64 %rd140, %rd135, 16;
ld.global.u16 %rs106, [%rd135+16];
st.local.u16 [%rd85], %rs106;
ld.global.u64 %rd393, [%rd135+24];
st.local.u64 [%rd85+8], %rd393;
mov.u64 %rd504, %rd133;
mov.u64 %rd527, %rd140;
bra.uni BB98_110;

BB98_108:
add.s64 %rd505, %rd505, 16;
add.s64 %rd138, %rd133, 16;
ld.global.u16 %rs105, [%rd133+16];
st.local.u16 [%rd88], %rs105;
ld.global.u64 %rd390, [%rd133+24];
st.local.u64 [%rd88+8], %rd390;
mov.u64 %rd504, %rd138;
mov.u64 %rd527, %rd135;

BB98_110:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd505, %rd84;
mov.pred %p92, %p80;
@%p81 bra BB98_113;

setp.ge.u64	%p83, %rd528, %rd81;
mov.pred %p92, %p52;
@%p83 bra BB98_113;

ld.local.u16 %rs107, [%rd88];
ld.local.u16 %rs108, [%rd85];

	{ cvt.f32.f16 %f15, %rs107;}


	
	{ cvt.f32.f16 %f16, %rs108;}


	setp.geu.f32	%p92, %f15, %f16;

BB98_113:
selp.b64	%rd402, %rd85, %rd88, %p92;
ld.local.u16 %rs61, [%rd402];
ld.local.u64 %rd145, [%rd402+8];
@%p92 bra BB98_115;
bra.uni BB98_114;

BB98_115:
ld.global.u16 %rs110, [%rd527+16];
st.local.u16 [%rd85], %rs110;
ld.global.u64 %rd408, [%rd527+24];
st.local.u64 [%rd85+8], %rd408;
bra.uni BB98_116;

BB98_114:
ld.global.u16 %rs109, [%rd504+16];
st.local.u16 [%rd88], %rs109;
ld.global.u64 %rd405, [%rd504+24];
st.local.u64 [%rd88+8], %rd405;

BB98_116:
bar.sync 0;
add.s64 %rd412, %rd268, %rd242;
shl.b64 %rd413, %rd412, 4;
add.s64 %rd414, %rd2, %rd413;
st.global.u16 [%rd414], %rs55;
st.global.u16 [%rd414+16], %rs56;
st.global.u16 [%rd414+32], %rs57;
st.global.u16 [%rd414+48], %rs58;
st.global.u16 [%rd414+64], %rs59;
st.global.u16 [%rd414+80], %rs60;
st.global.u16 [%rd414+96], %rs61;
st.global.u64 [%rd414+8], %rd91;
st.global.u64 [%rd414+24], %rd100;
st.global.u64 [%rd414+40], %rd109;
st.global.u64 [%rd414+56], %rd118;
st.global.u64 [%rd414+72], %rd127;
st.global.u64 [%rd414+88], %rd136;
st.global.u64 [%rd414+104], %rd145;
bar.sync 0;
setp.ge.s64	%p84, %rd542, %rd68;
@%p84 bra BB98_119;

cvta.to.global.u64 %rd415, %rd162;
cvta.to.global.u64 %rd416, %rd163;
mul.wide.u32 %rd418, %r16, 1792;
cvt.u64.u32	%rd419, %r13;
add.s64 %rd420, %rd418, %rd419;
shl.b64 %rd421, %rd420, 3;
add.s64 %rd541, %rd416, %rd421;
shl.b64 %rd422, %rd420, 1;
add.s64 %rd540, %rd415, %rd422;
mul.lo.s64 %rd423, %rd164, %rd36;
add.s64 %rd424, %rd423, %rd419;
shl.b64 %rd425, %rd424, 4;
add.s64 %rd539, %rd2, %rd425;

BB98_118:
ld.global.u16 %rs111, [%rd539];
st.global.u16 [%rd540], %rs111;
ld.global.u64 %rd426, [%rd539+8];
st.global.u64 [%rd541], %rd426;
add.s64 %rd541, %rd541, 2048;
add.s64 %rd540, %rd540, 512;
add.s64 %rd539, %rd539, 4096;
add.s64 %rd542, %rd542, 256;
setp.lt.s64	%p85, %rd542, %rd68;
@%p85 bra BB98_118;

BB98_119:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot99[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<187>;
.reg .f32 %f<17>;
.reg .b32 %r<83>;
.reg .b64 %rd<495>;


mov.u64 %rd494, __local_depot99;
cvta.local.u64 %SP, %rd494;
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0+40];
ld.param.u64 %rd153, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0+32];
ld.param.u64 %rd149, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0];
ld.param.u64 %rd151, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0+16];
ld.param.u64 %rd152, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0+24];
ld.param.u64 %rd150, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs70, %rs71, %rs72, %rs73}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0+52];
mov.u16 %rs69, %rs73;
mov.u16 %rs68, %rs72;
mov.u16 %rs67, %rs71;
mov.u16 %rs66, %rs70;
ld.param.v4.u8 {%rs74, %rs75, %rs76, %rs77}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIN3c104HalfElNS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrISE_EENSR_IlEESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI10ThrustLTOpISE_EEEEEEEvT__param_0+48];
mov.u16 %rs65, %rs77;
mov.u16 %rs64, %rs76;
mov.u16 %rs63, %rs75;
mov.u16 %rs62, %rs74;
cvta.to.global.u64 %rd1, %rd150;
cvta.to.global.u64 %rd155, %rd152;
cvt.u32.u64	%r1, %rd151;
cvt.u32.u64	%r17, %rd149;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd156, %r18, 8;
add.s64 %rd157, %rd155, %rd156;
ld.global.u32 %r2, [%rd157];
ld.global.u32 %r19, [%rd157+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r82, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r81, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB99_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r82, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r81, %r32, %r1;

BB99_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd158, %r81;
cvt.s64.s32	%rd2, %r7;
sub.s64 %rd3, %rd158, %rd2;
cvt.s64.s32	%rd159, %r82;
cvt.s64.s32	%rd160, %r33;
sub.s64 %rd4, %rd159, %rd160;
setp.gt.s64	%p16, %rd4, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd493, %r13;
add.s64 %rd161, %rd493, %rd160;
shl.b64 %rd162, %rd161, 4;
add.s64 %rd6, %rd1, %rd162;
@%p16 bra BB99_17;
bra.uni BB99_3;

BB99_17:
ld.global.u16 %rs143, [%rd6];
ld.global.u64 %rd401, [%rd6+8];
ld.global.u16 %rs144, [%rd6+4096];
ld.global.u64 %rd402, [%rd6+4104];
ld.global.u16 %rs146, [%rd6+8192];
ld.global.u64 %rd404, [%rd6+8200];
ld.global.u16 %rs147, [%rd6+12288];
ld.global.u64 %rd405, [%rd6+12296];
ld.global.u16 %rs149, [%rd6+16384];
ld.global.u64 %rd406, [%rd6+16392];
ld.global.u16 %rs148, [%rd6+20480];
ld.global.u64 %rd403, [%rd6+20488];
ld.global.u16 %rs145, [%rd6+24576];
ld.global.u64 %rd400, [%rd6+24584];
bra.uni BB99_18;

BB99_3:
mov.u16 %rs78, 0;
mov.u64 %rd163, 0;
setp.ge.s64	%p17, %rd493, %rd4;
mov.u64 %rd412, %rd163;
mov.u16 %rs155, %rs78;
@%p17 bra BB99_5;

ld.global.u16 %rs1, [%rd6];
ld.global.u64 %rd7, [%rd6+8];
mov.u64 %rd412, %rd7;
mov.u16 %rs155, %rs1;

BB99_5:
mov.u16 %rs131, %rs155;
mov.u16 %rs143, %rs131;
mov.u64 %rd388, %rd412;
mov.u64 %rd401, %rd388;
cvt.u32.u64	%r34, %rd493;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd165, %r35;
setp.ge.s64	%p18, %rd165, %rd4;
mov.u64 %rd411, %rd163;
mov.u16 %rs154, %rs78;
@%p18 bra BB99_7;

ld.global.u16 %rs154, [%rd6+4096];
ld.global.u64 %rd411, [%rd6+4104];

BB99_7:
mov.u16 %rs144, %rs154;
mov.u64 %rd402, %rd411;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd167, %r36;
setp.ge.s64	%p19, %rd167, %rd4;
mov.u64 %rd410, %rd163;
mov.u16 %rs153, %rs78;
@%p19 bra BB99_9;

ld.global.u16 %rs153, [%rd6+8192];
ld.global.u64 %rd410, [%rd6+8200];

BB99_9:
mov.u16 %rs146, %rs153;
mov.u64 %rd404, %rd410;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd169, %r37;
setp.ge.s64	%p20, %rd169, %rd4;
mov.u64 %rd409, %rd163;
mov.u16 %rs152, %rs78;
@%p20 bra BB99_11;

ld.global.u16 %rs152, [%rd6+12288];
ld.global.u64 %rd409, [%rd6+12296];

BB99_11:
mov.u16 %rs147, %rs152;
mov.u64 %rd405, %rd409;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd171, %r38;
setp.ge.s64	%p21, %rd171, %rd4;
mov.u64 %rd408, %rd163;
mov.u16 %rs151, %rs78;
@%p21 bra BB99_13;

ld.global.u16 %rs151, [%rd6+16384];
ld.global.u64 %rd408, [%rd6+16392];

BB99_13:
mov.u16 %rs149, %rs151;
mov.u64 %rd406, %rd408;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd173, %r39;
setp.ge.s64	%p22, %rd173, %rd4;
mov.u64 %rd407, %rd163;
mov.u16 %rs150, %rs78;
@%p22 bra BB99_15;

ld.global.u16 %rs150, [%rd6+20480];
ld.global.u64 %rd407, [%rd6+20488];

BB99_15:
mov.u16 %rs148, %rs150;
mov.u64 %rd403, %rd407;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd175, %r40;
setp.ge.s64	%p23, %rd175, %rd4;
mov.u64 %rd400, %rd163;
mov.u16 %rs145, %rs78;
@%p23 bra BB99_18;

ld.global.u16 %rs145, [%rd6+24576];
ld.global.u64 %rd400, [%rd6+24584];

BB99_18:
@%p16 bra BB99_33;
bra.uni BB99_19;

BB99_33:
mul.wide.u32 %rd204, %r13, 16;
mov.u64 %rd205, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd206, %rd205, %rd204;
st.shared.u16 [%rd206], %rs143;
st.shared.u16 [%rd206+4096], %rs144;
st.shared.u16 [%rd206+8192], %rs146;
st.shared.u16 [%rd206+12288], %rs147;
st.shared.u16 [%rd206+16384], %rs149;
st.shared.u16 [%rd206+20480], %rs148;
st.shared.u16 [%rd206+24576], %rs145;
st.shared.u64 [%rd206+8], %rd401;
st.shared.u64 [%rd206+4104], %rd402;
st.shared.u64 [%rd206+8200], %rd404;
st.shared.u64 [%rd206+12296], %rd405;
st.shared.u64 [%rd206+16392], %rd406;
st.shared.u64 [%rd206+20488], %rd403;
st.shared.u64 [%rd206+24584], %rd400;
bra.uni BB99_34;

BB99_19:
setp.ge.s64	%p25, %rd493, %rd4;
@%p25 bra BB99_21;

mul.wide.u32 %rd177, %r13, 16;
mov.u64 %rd178, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd179, %rd178, %rd177;
st.shared.u16 [%rd179], %rs143;
st.shared.u64 [%rd179+8], %rd401;

BB99_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd180, %r44;
setp.ge.s64	%p26, %rd180, %rd4;
@%p26 bra BB99_23;

mul.wide.u32 %rd181, %r13, 16;
mov.u64 %rd182, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd183, %rd182, %rd181;
st.shared.u16 [%rd183+4096], %rs144;
st.shared.u64 [%rd183+4104], %rd402;

BB99_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd184, %r47;
setp.ge.s64	%p27, %rd184, %rd4;
@%p27 bra BB99_25;

mul.wide.u32 %rd185, %r13, 16;
mov.u64 %rd186, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd187, %rd186, %rd185;
st.shared.u16 [%rd187+8192], %rs146;
st.shared.u64 [%rd187+8200], %rd404;

BB99_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd188, %r50;
setp.ge.s64	%p28, %rd188, %rd4;
@%p28 bra BB99_27;

mul.wide.u32 %rd189, %r13, 16;
mov.u64 %rd190, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd191, %rd190, %rd189;
st.shared.u16 [%rd191+12288], %rs147;
st.shared.u64 [%rd191+12296], %rd405;

BB99_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd192, %r53;
setp.ge.s64	%p29, %rd192, %rd4;
@%p29 bra BB99_29;

mul.wide.u32 %rd193, %r13, 16;
mov.u64 %rd194, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd195, %rd194, %rd193;
st.shared.u16 [%rd195+16384], %rs149;
st.shared.u64 [%rd195+16392], %rd406;

BB99_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd196, %r56;
setp.ge.s64	%p30, %rd196, %rd4;
@%p30 bra BB99_31;

mul.wide.u32 %rd197, %r13, 16;
mov.u64 %rd198, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd199, %rd198, %rd197;
st.shared.u16 [%rd199+20480], %rs148;
st.shared.u64 [%rd199+20488], %rd403;

BB99_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd200, %r59;
setp.ge.s64	%p31, %rd200, %rd4;
@%p31 bra BB99_34;

mul.wide.u32 %rd201, %r13, 16;
mov.u64 %rd202, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd203, %rd202, %rd201;
st.shared.u16 [%rd203+24576], %rs145;
st.shared.u64 [%rd203+24584], %rd400;

BB99_34:
setp.gt.s64	%p32, %rd3, 1791;
add.s64 %rd207, %rd493, %rd2;
shl.b64 %rd208, %rd207, 4;
add.s64 %rd35, %rd1, %rd208;
@%p32 bra BB99_49;
bra.uni BB99_35;

BB99_49:
ld.global.u16 %rs174, [%rd35];
ld.global.u64 %rd432, [%rd35+8];
ld.global.u16 %rs175, [%rd35+4096];
ld.global.u64 %rd433, [%rd35+4104];
ld.global.u16 %rs177, [%rd35+8192];
ld.global.u64 %rd435, [%rd35+8200];
ld.global.u16 %rs178, [%rd35+12288];
ld.global.u64 %rd436, [%rd35+12296];
ld.global.u16 %rs180, [%rd35+16384];
ld.global.u64 %rd437, [%rd35+16392];
ld.global.u16 %rs179, [%rd35+20480];
ld.global.u64 %rd434, [%rd35+20488];
ld.global.u16 %rs176, [%rd35+24576];
ld.global.u64 %rd431, [%rd35+24584];
bra.uni BB99_50;

BB99_35:
mov.u16 %rs85, 0;
mov.u64 %rd209, 0;
setp.ge.s64	%p33, %rd493, %rd3;
mov.u64 %rd443, %rd209;
mov.u16 %rs186, %rs85;
@%p33 bra BB99_37;

ld.global.u16 %rs28, [%rd35];
ld.global.u64 %rd36, [%rd35+8];
mov.u64 %rd443, %rd36;
mov.u16 %rs186, %rs28;

BB99_37:
mov.u16 %rs162, %rs186;
mov.u16 %rs174, %rs162;
mov.u64 %rd419, %rd443;
mov.u64 %rd432, %rd419;
cvt.u32.u64	%r62, %rd493;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd211, %r63;
setp.ge.s64	%p34, %rd211, %rd3;
mov.u64 %rd442, %rd209;
mov.u16 %rs185, %rs85;
@%p34 bra BB99_39;

ld.global.u16 %rs185, [%rd35+4096];
ld.global.u64 %rd442, [%rd35+4104];

BB99_39:
mov.u16 %rs175, %rs185;
mov.u64 %rd433, %rd442;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd213, %r64;
setp.ge.s64	%p35, %rd213, %rd3;
mov.u64 %rd441, %rd209;
mov.u16 %rs184, %rs85;
@%p35 bra BB99_41;

ld.global.u16 %rs184, [%rd35+8192];
ld.global.u64 %rd441, [%rd35+8200];

BB99_41:
mov.u16 %rs177, %rs184;
mov.u64 %rd435, %rd441;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd215, %r65;
setp.ge.s64	%p36, %rd215, %rd3;
mov.u64 %rd440, %rd209;
mov.u16 %rs183, %rs85;
@%p36 bra BB99_43;

ld.global.u16 %rs183, [%rd35+12288];
ld.global.u64 %rd440, [%rd35+12296];

BB99_43:
mov.u16 %rs178, %rs183;
mov.u64 %rd436, %rd440;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd217, %r66;
setp.ge.s64	%p37, %rd217, %rd3;
mov.u64 %rd439, %rd209;
mov.u16 %rs182, %rs85;
@%p37 bra BB99_45;

ld.global.u16 %rs182, [%rd35+16384];
ld.global.u64 %rd439, [%rd35+16392];

BB99_45:
mov.u16 %rs180, %rs182;
mov.u64 %rd437, %rd439;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd219, %r67;
setp.ge.s64	%p38, %rd219, %rd3;
mov.u64 %rd438, %rd209;
mov.u16 %rs181, %rs85;
@%p38 bra BB99_47;

ld.global.u16 %rs181, [%rd35+20480];
ld.global.u64 %rd438, [%rd35+20488];

BB99_47:
mov.u16 %rs179, %rs181;
mov.u64 %rd434, %rd438;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd221, %r68;
setp.ge.s64	%p39, %rd221, %rd3;
mov.u64 %rd431, %rd209;
mov.u16 %rs176, %rs85;
@%p39 bra BB99_50;

ld.global.u16 %rs176, [%rd35+24576];
ld.global.u64 %rd431, [%rd35+24584];

BB99_50:
add.s64 %rd222, %rd493, %rd4;
shl.b64 %rd223, %rd222, 4;
mov.u64 %rd224, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd64, %rd224, %rd223;
@%p32 bra BB99_65;
bra.uni BB99_51;

BB99_65:
st.shared.u16 [%rd64], %rs174;
st.shared.u16 [%rd64+4096], %rs175;
st.shared.u16 [%rd64+8192], %rs177;
st.shared.u16 [%rd64+12288], %rs178;
st.shared.u16 [%rd64+16384], %rs180;
st.shared.u16 [%rd64+20480], %rs179;
st.shared.u16 [%rd64+24576], %rs176;
st.shared.u64 [%rd64+8], %rd432;
st.shared.u64 [%rd64+4104], %rd433;
st.shared.u64 [%rd64+8200], %rd435;
st.shared.u64 [%rd64+12296], %rd436;
st.shared.u64 [%rd64+16392], %rd437;
st.shared.u64 [%rd64+20488], %rd434;
bra.uni BB99_66;

BB99_51:
setp.ge.s64	%p41, %rd493, %rd3;
@%p41 bra BB99_53;

st.shared.u16 [%rd64], %rs174;
st.shared.u64 [%rd64+8], %rd432;

BB99_53:
cvt.u32.u64	%r69, %rd493;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd225, %r70;
setp.ge.s64	%p42, %rd225, %rd3;
@%p42 bra BB99_55;

st.shared.u16 [%rd64+4096], %rs175;
st.shared.u64 [%rd64+4104], %rd433;

BB99_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd226, %r71;
setp.ge.s64	%p43, %rd226, %rd3;
@%p43 bra BB99_57;

st.shared.u16 [%rd64+8192], %rs177;
st.shared.u64 [%rd64+8200], %rd435;

BB99_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd227, %r72;
setp.ge.s64	%p44, %rd227, %rd3;
@%p44 bra BB99_59;

st.shared.u16 [%rd64+12288], %rs178;
st.shared.u64 [%rd64+12296], %rd436;

BB99_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd228, %r73;
setp.ge.s64	%p45, %rd228, %rd3;
@%p45 bra BB99_61;

st.shared.u16 [%rd64+16384], %rs180;
st.shared.u64 [%rd64+16392], %rd437;

BB99_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd229, %r74;
setp.ge.s64	%p46, %rd229, %rd3;
@%p46 bra BB99_63;

st.shared.u16 [%rd64+20480], %rs179;
st.shared.u64 [%rd64+20488], %rd434;

BB99_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd230, %r75;
setp.ge.s64	%p47, %rd230, %rd3;
@%p47 bra BB99_67;

st.shared.u16 [%rd64+24576], %rs176;

BB99_66:
st.shared.u64 [%rd64+24584], %rd431;

BB99_67:
bar.sync 0;
mul.lo.s32 %r77, %r13, 7;
cvt.u64.u32	%rd231, %r77;
add.s64 %rd65, %rd4, %rd3;
min.s64 %rd66, %rd231, %rd65;
setp.lt.s64	%p48, %rd66, %rd3;
sub.s64 %rd232, %rd66, %rd3;
selp.b64	%rd445, 0, %rd232, %p48;
min.s64 %rd444, %rd4, %rd66;
setp.ge.s64	%p49, %rd445, %rd444;
@%p49 bra BB99_70;

add.s64 %rd233, %rd4, %rd66;
add.s64 %rd69, %rd233, -1;

BB99_69:
add.s64 %rd234, %rd444, %rd445;
shr.s64 %rd235, %rd234, 1;
sub.s64 %rd236, %rd69, %rd235;
shl.b64 %rd237, %rd236, 4;
add.s64 %rd239, %rd224, %rd237;
ld.shared.u16 %rs92, [%rd239];
shl.b64 %rd240, %rd235, 4;
add.s64 %rd241, %rd224, %rd240;
ld.shared.u16 %rs93, [%rd241];

	{ cvt.f32.f16 %f1, %rs92;}


	
	{ cvt.f32.f16 %f2, %rs93;}


	setp.lt.f32	%p50, %f1, %f2;
add.s64 %rd242, %rd235, 1;
selp.b64	%rd445, %rd445, %rd242, %p50;
selp.b64	%rd444, %rd235, %rd444, %p50;
setp.lt.s64	%p51, %rd445, %rd444;
@%p51 bra BB99_69;

BB99_70:
shl.b64 %rd243, %rd4, 4;
add.s64 %rd75, %rd224, %rd243;
add.s64 %rd245, %rd66, %rd4;
sub.s64 %rd76, %rd245, %rd445;
shl.b64 %rd246, %rd76, 4;
add.s64 %rd77, %rd224, %rd246;
shl.b64 %rd247, %rd445, 4;
add.s64 %rd78, %rd224, %rd247;
ld.shared.u16 %rs94, [%rd78];
ld.shared.u64 %rd248, [%rd78+8];
add.u64 %rd249, %SP, 0;
cvta.to.local.u64 %rd250, %rd249;
st.local.u64 [%rd250+8], %rd248;
st.local.u16 [%rd250], %rs94;
ld.shared.u16 %rs95, [%rd77];
ld.shared.u64 %rd251, [%rd77+8];
add.u64 %rd252, %SP, 16;
cvta.to.local.u64 %rd253, %rd252;
st.local.u64 [%rd253+8], %rd251;
st.local.u16 [%rd253], %rs95;
shl.b64 %rd254, %rd65, 4;
add.s64 %rd79, %rd224, %rd254;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd77, %rd79;
@%p53 bra BB99_73;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd78, %rd75;
@%p55 bra BB99_73;

ld.local.u16 %rs96, [%rd253];
ld.local.u16 %rs97, [%rd250];

	{ cvt.f32.f16 %f3, %rs96;}


	
	{ cvt.f32.f16 %f4, %rs97;}


	setp.geu.f32	%p82, %f3, %f4;

BB99_73:
selp.b64	%rd263, %rd250, %rd253, %p82;
ld.local.u16 %rs55, [%rd263];
ld.local.u64 %rd80, [%rd263+8];
@%p82 bra BB99_75;
bra.uni BB99_74;

BB99_75:
mov.u64 %rd467, %rd77;
add.s64 %rd272, %rd247, %rd224;
add.s64 %rd85, %rd272, 16;
mov.u64 %rd489, %rd85;
ld.shared.u16 %rs99, [%rd78+16];
st.local.u16 [%rd250], %rs99;
ld.shared.u64 %rd275, [%rd78+24];
st.local.u64 [%rd250+8], %rd275;
mov.u64 %rd456, %rd77;
mov.u64 %rd478, %rd85;
bra.uni BB99_76;

BB99_74:
mov.u64 %rd489, %rd78;
add.s64 %rd266, %rd246, %rd224;
add.s64 %rd82, %rd266, 16;
mov.u64 %rd467, %rd82;
ld.shared.u16 %rs98, [%rd77+16];
st.local.u16 [%rd253], %rs98;
ld.shared.u64 %rd269, [%rd77+24];
st.local.u64 [%rd253+8], %rd269;
mov.u64 %rd456, %rd82;
mov.u64 %rd478, %rd78;

BB99_76:
mov.u64 %rd90, %rd489;
mov.u64 %rd477, %rd478;
mov.u64 %rd88, %rd467;
mov.u64 %rd455, %rd456;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd455, %rd79;
@%p57 bra BB99_79;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd477, %rd75;
@%p59 bra BB99_79;

ld.local.u16 %rs100, [%rd253];
ld.local.u16 %rs101, [%rd250];

	{ cvt.f32.f16 %f5, %rs100;}


	
	{ cvt.f32.f16 %f6, %rs101;}


	setp.geu.f32	%p83, %f5, %f6;

BB99_79:
selp.b64	%rd284, %rd250, %rd253, %p83;
ld.local.u16 %rs56, [%rd284];
ld.local.u64 %rd91, [%rd284+8];
@%p83 bra BB99_81;
bra.uni BB99_80;

BB99_81:
add.s64 %rd477, %rd477, 16;
add.s64 %rd95, %rd90, 16;
ld.shared.u16 %rs103, [%rd90+16];
st.local.u16 [%rd250], %rs103;
ld.shared.u64 %rd290, [%rd90+24];
st.local.u64 [%rd250+8], %rd290;
mov.u64 %rd466, %rd88;
mov.u64 %rd488, %rd95;
bra.uni BB99_82;

BB99_80:
add.s64 %rd455, %rd455, 16;
add.s64 %rd93, %rd88, 16;
ld.shared.u16 %rs102, [%rd88+16];
st.local.u16 [%rd253], %rs102;
ld.shared.u64 %rd287, [%rd88+24];
st.local.u64 [%rd253+8], %rd287;
mov.u64 %rd466, %rd93;
mov.u64 %rd488, %rd90;

BB99_82:
mov.u64 %rd99, %rd488;
mov.u64 %rd476, %rd477;
mov.u64 %rd97, %rd466;
mov.u64 %rd454, %rd455;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd454, %rd79;
@%p61 bra BB99_85;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd476, %rd75;
@%p63 bra BB99_85;

ld.local.u16 %rs104, [%rd253];
ld.local.u16 %rs105, [%rd250];

	{ cvt.f32.f16 %f7, %rs104;}


	
	{ cvt.f32.f16 %f8, %rs105;}


	setp.geu.f32	%p84, %f7, %f8;

BB99_85:
selp.b64	%rd299, %rd250, %rd253, %p84;
ld.local.u16 %rs57, [%rd299];
ld.local.u64 %rd100, [%rd299+8];
@%p84 bra BB99_87;
bra.uni BB99_86;

BB99_87:
add.s64 %rd476, %rd476, 16;
add.s64 %rd104, %rd99, 16;
ld.shared.u16 %rs107, [%rd99+16];
st.local.u16 [%rd250], %rs107;
ld.shared.u64 %rd305, [%rd99+24];
st.local.u64 [%rd250+8], %rd305;
mov.u64 %rd465, %rd97;
mov.u64 %rd487, %rd104;
bra.uni BB99_88;

BB99_86:
add.s64 %rd454, %rd454, 16;
add.s64 %rd102, %rd97, 16;
ld.shared.u16 %rs106, [%rd97+16];
st.local.u16 [%rd253], %rs106;
ld.shared.u64 %rd302, [%rd97+24];
st.local.u64 [%rd253+8], %rd302;
mov.u64 %rd465, %rd102;
mov.u64 %rd487, %rd99;

BB99_88:
mov.u64 %rd108, %rd487;
mov.u64 %rd475, %rd476;
mov.u64 %rd106, %rd465;
mov.u64 %rd453, %rd454;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd453, %rd79;
@%p65 bra BB99_91;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd475, %rd75;
@%p67 bra BB99_91;

ld.local.u16 %rs108, [%rd253];
ld.local.u16 %rs109, [%rd250];

	{ cvt.f32.f16 %f9, %rs108;}


	
	{ cvt.f32.f16 %f10, %rs109;}


	setp.geu.f32	%p85, %f9, %f10;

BB99_91:
selp.b64	%rd314, %rd250, %rd253, %p85;
ld.local.u16 %rs58, [%rd314];
ld.local.u64 %rd109, [%rd314+8];
@%p85 bra BB99_93;
bra.uni BB99_92;

BB99_93:
add.s64 %rd475, %rd475, 16;
add.s64 %rd113, %rd108, 16;
ld.shared.u16 %rs111, [%rd108+16];
st.local.u16 [%rd250], %rs111;
ld.shared.u64 %rd320, [%rd108+24];
st.local.u64 [%rd250+8], %rd320;
mov.u64 %rd464, %rd106;
mov.u64 %rd486, %rd113;
bra.uni BB99_94;

BB99_92:
add.s64 %rd453, %rd453, 16;
add.s64 %rd111, %rd106, 16;
ld.shared.u16 %rs110, [%rd106+16];
st.local.u16 [%rd253], %rs110;
ld.shared.u64 %rd317, [%rd106+24];
st.local.u64 [%rd253+8], %rd317;
mov.u64 %rd464, %rd111;
mov.u64 %rd486, %rd108;

BB99_94:
mov.u64 %rd117, %rd486;
mov.u64 %rd474, %rd475;
mov.u64 %rd115, %rd464;
mov.u64 %rd452, %rd453;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd452, %rd79;
@%p69 bra BB99_97;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd474, %rd75;
@%p71 bra BB99_97;

ld.local.u16 %rs112, [%rd253];
ld.local.u16 %rs113, [%rd250];

	{ cvt.f32.f16 %f11, %rs112;}


	
	{ cvt.f32.f16 %f12, %rs113;}


	setp.geu.f32	%p86, %f11, %f12;

BB99_97:
selp.b64	%rd329, %rd250, %rd253, %p86;
ld.local.u16 %rs59, [%rd329];
ld.local.u64 %rd118, [%rd329+8];
@%p86 bra BB99_99;
bra.uni BB99_98;

BB99_99:
add.s64 %rd474, %rd474, 16;
add.s64 %rd122, %rd117, 16;
ld.shared.u16 %rs115, [%rd117+16];
st.local.u16 [%rd250], %rs115;
ld.shared.u64 %rd335, [%rd117+24];
st.local.u64 [%rd250+8], %rd335;
mov.u64 %rd463, %rd115;
mov.u64 %rd485, %rd122;
bra.uni BB99_100;

BB99_98:
add.s64 %rd452, %rd452, 16;
add.s64 %rd120, %rd115, 16;
ld.shared.u16 %rs114, [%rd115+16];
st.local.u16 [%rd253], %rs114;
ld.shared.u64 %rd332, [%rd115+24];
st.local.u64 [%rd253+8], %rd332;
mov.u64 %rd463, %rd120;
mov.u64 %rd485, %rd117;

BB99_100:
mov.u64 %rd126, %rd485;
mov.u64 %rd473, %rd474;
mov.u64 %rd124, %rd463;
mov.u64 %rd451, %rd452;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd451, %rd79;
@%p73 bra BB99_103;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd473, %rd75;
@%p75 bra BB99_103;

ld.local.u16 %rs116, [%rd253];
ld.local.u16 %rs117, [%rd250];

	{ cvt.f32.f16 %f13, %rs116;}


	
	{ cvt.f32.f16 %f14, %rs117;}


	setp.geu.f32	%p87, %f13, %f14;

BB99_103:
selp.b64	%rd344, %rd250, %rd253, %p87;
ld.local.u16 %rs60, [%rd344];
ld.local.u64 %rd127, [%rd344+8];
@%p87 bra BB99_105;
bra.uni BB99_104;

BB99_105:
add.s64 %rd473, %rd473, 16;
add.s64 %rd131, %rd126, 16;
ld.shared.u16 %rs119, [%rd126+16];
st.local.u16 [%rd250], %rs119;
ld.shared.u64 %rd350, [%rd126+24];
st.local.u64 [%rd250+8], %rd350;
mov.u64 %rd462, %rd124;
mov.u64 %rd484, %rd131;
bra.uni BB99_106;

BB99_104:
add.s64 %rd451, %rd451, 16;
add.s64 %rd129, %rd124, 16;
ld.shared.u16 %rs118, [%rd124+16];
st.local.u16 [%rd253], %rs118;
ld.shared.u64 %rd347, [%rd124+24];
st.local.u64 [%rd253+8], %rd347;
mov.u64 %rd462, %rd129;
mov.u64 %rd484, %rd126;

BB99_106:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd451, %rd79;
@%p77 bra BB99_109;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd473, %rd75;
@%p79 bra BB99_109;

ld.local.u16 %rs120, [%rd253];
ld.local.u16 %rs121, [%rd250];

	{ cvt.f32.f16 %f15, %rs120;}


	
	{ cvt.f32.f16 %f16, %rs121;}


	setp.geu.f32	%p88, %f15, %f16;

BB99_109:
selp.b64	%rd362, %rd250, %rd253, %p88;
ld.local.u16 %rs61, [%rd362];
ld.local.u64 %rd136, [%rd362+8];
@%p88 bra BB99_111;
bra.uni BB99_110;

BB99_111:
ld.shared.u16 %rs123, [%rd484+16];
st.local.u16 [%rd250], %rs123;
ld.shared.u64 %rd368, [%rd484+24];
st.local.u64 [%rd250+8], %rd368;
bra.uni BB99_112;

BB99_110:
ld.shared.u16 %rs122, [%rd462+16];
st.local.u16 [%rd253], %rs122;
ld.shared.u64 %rd365, [%rd462+24];
st.local.u64 [%rd253+8], %rd365;

BB99_112:
bar.sync 0;
mul.wide.u32 %rd369, %r77, 16;
add.s64 %rd371, %rd224, %rd369;
st.shared.u16 [%rd371], %rs55;
st.shared.u16 [%rd371+16], %rs56;
st.shared.u16 [%rd371+32], %rs57;
st.shared.u16 [%rd371+48], %rs58;
st.shared.u16 [%rd371+64], %rs59;
st.shared.u16 [%rd371+80], %rs60;
st.shared.u16 [%rd371+96], %rs61;
st.shared.u64 [%rd371+8], %rd80;
st.shared.u64 [%rd371+24], %rd91;
st.shared.u64 [%rd371+40], %rd100;
st.shared.u64 [%rd371+56], %rd109;
st.shared.u64 [%rd371+72], %rd118;
st.shared.u64 [%rd371+88], %rd127;
st.shared.u64 [%rd371+104], %rd136;
bar.sync 0;
setp.ge.s64	%p80, %rd493, %rd65;
@%p80 bra BB99_115;

cvta.to.global.u64 %rd372, %rd153;
cvta.to.global.u64 %rd373, %rd154;
cvt.u64.u32	%rd374, %r13;
mul.wide.u32 %rd375, %r13, 16;
add.s64 %rd492, %rd224, %rd375;
mul.wide.u32 %rd377, %r18, 1792;
add.s64 %rd378, %rd377, %rd374;
shl.b64 %rd379, %rd378, 3;
add.s64 %rd491, %rd373, %rd379;
shl.b64 %rd380, %rd378, 1;
add.s64 %rd490, %rd372, %rd380;

BB99_114:
ld.shared.u16 %rs124, [%rd492];
st.global.u16 [%rd490], %rs124;
ld.shared.u64 %rd381, [%rd492+8];
st.global.u64 [%rd491], %rd381;
add.s64 %rd492, %rd492, 4096;
add.s64 %rd491, %rd491, 2048;
add.s64 %rd490, %rd490, 512;
add.s64 %rd493, %rd493, 256;
setp.lt.s64	%p81, %rd493, %rd65;
@%p81 bra BB99_114;

BB99_115:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI9SliceCompEEEEPSN_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI9SliceCompEEEEPSN_EEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot100[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<211>;
.reg .b16 %rs<199>;
.reg .b32 %r<286>;
.reg .b64 %rd<1067>;


mov.u64 %rd1066, __local_depot100;
cvta.local.u64 %SP, %rd1066;
ld.param.u64 %rd421, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI9SliceCompEEEEPSN_EEEEvT__param_0+32];
ld.param.u64 %rd420, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI9SliceCompEEEEPSN_EEEEvT__param_0+24];
ld.param.u64 %rd423, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI9SliceCompEEEEPSN_EEEEvT__param_0+48];
ld.param.u64 %rd418, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI9SliceCompEEEEPSN_EEEEvT__param_0+8];
ld.param.u64 %rd417, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI9SliceCompEEEEPSN_EEEEvT__param_0];
ld.param.u64 %rd419, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI9SliceCompEEEEPSN_EEEEvT__param_0+16];
ld.param.u64 %rd422, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EENSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EEEENSK_13compare_firstI9SliceCompEEEEPSN_EEEEvT__param_0+40];
mov.u32 %r23, %ctaid.x;
cvt.u64.u32	%rd424, %r23;
mul.lo.s64 %rd1, %rd424, %rd422;
mul.lo.s32 %r24, %r23, 1792;
cvt.u64.u32	%rd425, %r24;
sub.s64 %rd426, %rd419, %rd425;
cvt.u32.u64	%r25, %rd426;
mov.u32 %r26, 1792;
min.u32 %r1, %r25, %r26;
add.u64 %rd427, %SP, 16;
cvta.to.local.u64 %rd2, %rd427;
add.u64 %rd428, %SP, 0;
cvta.to.local.u64 %rd3, %rd428;
add.u64 %rd429, %SP, 32;
cvta.to.local.u64 %rd4, %rd429;
cvta.to.global.u64 %rd430, %rd417;
cvta.to.global.u64 %rd431, %rd418;
cvta.to.global.u64 %rd5, %rd423;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r285, %tid.x;
cvt.u64.u32	%rd432, %r285;
add.s64 %rd433, %rd432, %rd425;
shl.b64 %rd434, %rd433, 3;
add.s64 %rd6, %rd430, %rd434;
shl.b64 %rd435, %rd433, 1;
add.s64 %rd7, %rd431, %rd435;
@%p16 bra BB100_15;
bra.uni BB100_1;

BB100_15:
ld.global.u64 %rd749, [%rd6];
ld.global.u16 %rs186, [%rd7];
ld.global.u64 %rd750, [%rd6+2048];
ld.global.u16 %rs188, [%rd7+512];
ld.global.u64 %rd752, [%rd6+4096];
ld.global.u16 %rs189, [%rd7+1024];
ld.global.u64 %rd753, [%rd6+6144];
ld.global.u16 %rs191, [%rd7+1536];
ld.global.u64 %rd755, [%rd6+8192];
ld.global.u16 %rs192, [%rd7+2048];
ld.global.u64 %rd754, [%rd6+10240];
ld.global.u16 %rs190, [%rd7+2560];
ld.global.u64 %rd751, [%rd6+12288];
ld.global.u16 %rs187, [%rd7+3072];
bra.uni BB100_16;

BB100_1:
mov.u64 %rd436, 0;
mov.u16 %rs35, 0;
setp.ge.u32	%p17, %r285, %r1;
mov.u16 %rs198, %rs35;
mov.u64 %rd761, %rd436;
@%p17 bra BB100_3;

ld.global.u64 %rd8, [%rd6];
ld.global.u16 %rs1, [%rd7];
mov.u16 %rs198, %rs1;
mov.u64 %rd761, %rd8;

BB100_3:
mov.u64 %rd737, %rd761;
mov.u64 %rd749, %rd737;
mov.u16 %rs174, %rs198;
mov.u16 %rs186, %rs174;
add.s32 %r27, %r285, 256;
setp.ge.u32	%p18, %r27, %r1;
mov.u16 %rs197, %rs35;
mov.u64 %rd760, %rd436;
@%p18 bra BB100_5;

ld.global.u64 %rd760, [%rd6+2048];
ld.global.u16 %rs197, [%rd7+512];

BB100_5:
mov.u64 %rd750, %rd760;
mov.u16 %rs188, %rs197;
add.s32 %r28, %r285, 512;
setp.ge.u32	%p19, %r28, %r1;
mov.u16 %rs196, %rs35;
mov.u64 %rd759, %rd436;
@%p19 bra BB100_7;

ld.global.u64 %rd759, [%rd6+4096];
ld.global.u16 %rs196, [%rd7+1024];

BB100_7:
mov.u64 %rd752, %rd759;
mov.u16 %rs189, %rs196;
add.s32 %r29, %r285, 768;
setp.ge.u32	%p20, %r29, %r1;
mov.u16 %rs195, %rs35;
mov.u64 %rd758, %rd436;
@%p20 bra BB100_9;

ld.global.u64 %rd758, [%rd6+6144];
ld.global.u16 %rs195, [%rd7+1536];

BB100_9:
mov.u64 %rd753, %rd758;
mov.u16 %rs191, %rs195;
add.s32 %r30, %r285, 1024;
setp.ge.u32	%p21, %r30, %r1;
mov.u16 %rs194, %rs35;
mov.u64 %rd757, %rd436;
@%p21 bra BB100_11;

ld.global.u64 %rd757, [%rd6+8192];
ld.global.u16 %rs194, [%rd7+2048];

BB100_11:
mov.u64 %rd755, %rd757;
mov.u16 %rs192, %rs194;
add.s32 %r31, %r285, 1280;
setp.ge.u32	%p22, %r31, %r1;
mov.u16 %rs193, %rs35;
mov.u64 %rd756, %rd436;
@%p22 bra BB100_13;

ld.global.u64 %rd756, [%rd6+10240];
ld.global.u16 %rs193, [%rd7+2560];

BB100_13:
mov.u64 %rd754, %rd756;
mov.u16 %rs190, %rs193;
add.s32 %r32, %r285, 1536;
setp.ge.u32	%p23, %r32, %r1;
mov.u16 %rs187, %rs35;
mov.u64 %rd751, %rd436;
@%p23 bra BB100_16;

ld.global.u64 %rd751, [%rd6+12288];
ld.global.u16 %rs187, [%rd7+3072];

BB100_16:
add.s64 %rd444, %rd432, %rd1;
shl.b64 %rd445, %rd444, 4;
add.s64 %rd35, %rd5, %rd445;
@%p16 bra BB100_31;
bra.uni BB100_17;

BB100_31:
st.global.u64 [%rd35], %rd749;
st.global.u64 [%rd35+4096], %rd750;
st.global.u64 [%rd35+8192], %rd752;
st.global.u64 [%rd35+12288], %rd753;
st.global.u64 [%rd35+16384], %rd755;
st.global.u64 [%rd35+20480], %rd754;
st.global.u64 [%rd35+24576], %rd751;
st.global.u16 [%rd35+8], %rs186;
st.global.u16 [%rd35+4104], %rs188;
st.global.u16 [%rd35+8200], %rs189;
st.global.u16 [%rd35+12296], %rs191;
st.global.u16 [%rd35+16392], %rs192;
st.global.u16 [%rd35+20488], %rs190;
bra.uni BB100_32;

BB100_17:
setp.ge.u32	%p25, %r285, %r1;
@%p25 bra BB100_19;

st.global.u64 [%rd35], %rd749;
st.global.u16 [%rd35+8], %rs186;

BB100_19:
add.s32 %r36, %r285, 256;
setp.ge.u32	%p26, %r36, %r1;
@%p26 bra BB100_21;

st.global.u64 [%rd35+4096], %rd750;
st.global.u16 [%rd35+4104], %rs188;

BB100_21:
add.s32 %r38, %r285, 512;
setp.ge.u32	%p27, %r38, %r1;
@%p27 bra BB100_23;

st.global.u64 [%rd35+8192], %rd752;
st.global.u16 [%rd35+8200], %rs189;

BB100_23:
add.s32 %r40, %r285, 768;
setp.ge.u32	%p28, %r40, %r1;
@%p28 bra BB100_25;

st.global.u64 [%rd35+12288], %rd753;
st.global.u16 [%rd35+12296], %rs191;

BB100_25:
add.s32 %r42, %r285, 1024;
setp.ge.u32	%p29, %r42, %r1;
@%p29 bra BB100_27;

st.global.u64 [%rd35+16384], %rd755;
st.global.u16 [%rd35+16392], %rs192;

BB100_27:
add.s32 %r44, %r285, 1280;
setp.ge.u32	%p30, %r44, %r1;
@%p30 bra BB100_29;

st.global.u64 [%rd35+20480], %rd754;
st.global.u16 [%rd35+20488], %rs190;

BB100_29:
add.s32 %r46, %r285, 1536;
setp.ge.u32	%p31, %r46, %r1;
@%p31 bra BB100_33;

st.global.u64 [%rd35+24576], %rd751;

BB100_32:
st.global.u16 [%rd35+24584], %rs187;

BB100_33:
bar.sync 0;
mov.u64 %rd446, 0;
st.local.u64 [%rd4], %rd446;
st.local.u64 [%rd4+16], %rd446;
st.local.u64 [%rd4+32], %rd446;
st.local.u64 [%rd4+48], %rd446;
st.local.u64 [%rd4+64], %rd446;
st.local.u64 [%rd4+80], %rd446;
st.local.u64 [%rd4+96], %rd446;
mov.u16 %rs42, 0;
st.local.v2.u8 [%rd4+8], {%rs42, %rs42};
st.local.v2.u8 [%rd4+24], {%rs42, %rs42};
st.local.v2.u8 [%rd4+40], {%rs42, %rs42};
st.local.v2.u8 [%rd4+56], {%rs42, %rs42};
st.local.v2.u8 [%rd4+72], {%rs42, %rs42};
st.local.v2.u8 [%rd4+88], {%rs42, %rs42};
st.local.u16 [%rd4+104], %rs42;
mul.lo.s32 %r3, %r285, 7;
add.s32 %r48, %r3, 7;
setp.gt.u32	%p32, %r48, %r1;
mad.lo.s32 %r4, %r285, -7, %r1;
selp.b32	%r5, %r4, 7, %p32;
cvt.u64.u32	%rd447, %r3;
add.s64 %rd448, %rd447, %rd1;
setp.eq.s32	%p33, %r5, 0;
shl.b64 %rd449, %rd448, 4;
add.s64 %rd37, %rd5, %rd449;
@%p33 bra BB100_35;

ld.global.u64 %rd450, [%rd37];
st.local.u64 [%rd4], %rd450;
ld.global.u16 %rs43, [%rd37+8];
st.local.u16 [%rd4+8], %rs43;

BB100_35:
setp.lt.u32	%p34, %r5, 2;
mov.u64 %rd999, %rd446;
@%p34 bra BB100_37;

ld.global.u64 %rd38, [%rd37+16];
st.local.u64 [%rd4+16], %rd38;
ld.global.u16 %rs44, [%rd37+24];
st.local.u16 [%rd4+24], %rs44;
mov.u64 %rd999, %rd38;

BB100_37:
mov.u64 %rd821, %rd999;
mov.u64 %rd983, %rd821;
setp.lt.u32	%p35, %r5, 3;
mov.u64 %rd998, %rd446;
@%p35 bra BB100_39;

ld.global.u64 %rd998, [%rd37+32];
st.local.u64 [%rd4+32], %rd998;
ld.global.u16 %rs45, [%rd37+40];
st.local.u16 [%rd4+40], %rs45;

BB100_39:
mov.u64 %rd985, %rd998;
setp.lt.u32	%p36, %r5, 4;
mov.u64 %rd997, %rd446;
@%p36 bra BB100_41;

ld.global.u64 %rd997, [%rd37+48];
st.local.u64 [%rd4+48], %rd997;
ld.global.u16 %rs46, [%rd37+56];
st.local.u16 [%rd4+56], %rs46;

BB100_41:
mov.u64 %rd984, %rd997;
setp.lt.u32	%p37, %r5, 5;
mov.u64 %rd996, %rd446;
@%p37 bra BB100_43;

ld.global.u64 %rd996, [%rd37+64];
st.local.u64 [%rd4+64], %rd996;
ld.global.u16 %rs47, [%rd37+72];
st.local.u16 [%rd4+72], %rs47;

BB100_43:
mov.u64 %rd987, %rd996;
setp.lt.u32	%p38, %r5, 6;
mov.u64 %rd995, %rd446;
@%p38 bra BB100_45;

ld.global.u64 %rd995, [%rd37+80];
st.local.u64 [%rd4+80], %rd995;
ld.global.u16 %rs48, [%rd37+88];
st.local.u16 [%rd4+88], %rs48;

BB100_45:
mov.u64 %rd986, %rd995;
setp.lt.u32	%p39, %r5, 7;
mov.u64 %rd994, %rd446;
@%p39 bra BB100_47;

ld.global.u64 %rd994, [%rd37+96];
st.local.u64 [%rd4+96], %rd994;
ld.global.u16 %rs49, [%rd37+104];
st.local.u16 [%rd4+104], %rs49;

BB100_47:
mov.u64 %rd988, %rd994;
setp.gt.u32	%p40, %r5, 6;
@%p40 bra BB100_110;

ld.local.u64 %rd457, [%rd4];
ld.local.u16 %rs50, [%rd4+8];
ld.local.v2.u8 {%rs51, %rs52}, [%rd4+10];
ld.local.v4.u8 {%rs53, %rs54, %rs55, %rs56}, [%rd4+12];
st.local.v4.u8 [%rd3+12], {%rs53, %rs54, %rs55, %rs56};
st.local.v2.u8 [%rd3+10], {%rs51, %rs52};
st.local.u16 [%rd3+8], %rs50;
st.local.u64 [%rd3], %rd457;
@%p34 bra BB100_56;

ld.local.u64 %rd52, [%rd3];
or.b64 %rd461, %rd52, %rd421;
and.b64 %rd462, %rd461, -4294967296;
setp.eq.s64	%p42, %rd462, 0;
@%p42 bra BB100_51;

div.s64 %rd762, %rd52, %rd421;
bra.uni BB100_52;

BB100_51:
cvt.u32.u64	%r49, %rd421;
cvt.u32.u64	%r50, %rd52;
div.u32 %r51, %r50, %r49;
cvt.u64.u32	%rd762, %r51;

BB100_52:
or.b64 %rd463, %rd983, %rd421;
and.b64 %rd464, %rd463, -4294967296;
setp.eq.s64	%p43, %rd464, 0;
@%p43 bra BB100_54;

div.s64 %rd763, %rd983, %rd421;
bra.uni BB100_55;

BB100_54:
cvt.u32.u64	%r52, %rd421;
cvt.u32.u64	%r53, %rd983;
div.u32 %r54, %r53, %r52;
cvt.u64.u32	%rd763, %r54;

BB100_55:
setp.lt.s64	%p44, %rd762, %rd763;
selp.b64	%rd465, %rd983, %rd52, %p44;
add.s64 %rd468, %rd4, 16;
selp.b64	%rd469, %rd468, %rd3, %p44;
st.local.u64 [%rd3], %rd465;
ld.local.u16 %rs63, [%rd469+8];
st.local.u16 [%rd3+8], %rs63;

BB100_56:
@%p35 bra BB100_64;

ld.local.u64 %rd59, [%rd3];
or.b64 %rd472, %rd59, %rd421;
and.b64 %rd473, %rd472, -4294967296;
setp.eq.s64	%p46, %rd473, 0;
@%p46 bra BB100_59;

div.s64 %rd764, %rd59, %rd421;
bra.uni BB100_60;

BB100_59:
cvt.u32.u64	%r55, %rd421;
cvt.u32.u64	%r56, %rd59;
div.u32 %r57, %r56, %r55;
cvt.u64.u32	%rd764, %r57;

BB100_60:
or.b64 %rd474, %rd985, %rd421;
and.b64 %rd475, %rd474, -4294967296;
setp.eq.s64	%p47, %rd475, 0;
@%p47 bra BB100_62;

div.s64 %rd765, %rd985, %rd421;
bra.uni BB100_63;

BB100_62:
cvt.u32.u64	%r58, %rd421;
cvt.u32.u64	%r59, %rd985;
div.u32 %r60, %r59, %r58;
cvt.u64.u32	%rd765, %r60;

BB100_63:
setp.lt.s64	%p48, %rd764, %rd765;
selp.b64	%rd476, %rd985, %rd59, %p48;
add.s64 %rd479, %rd4, 32;
selp.b64	%rd480, %rd479, %rd3, %p48;
st.local.u64 [%rd3], %rd476;
ld.local.u16 %rs64, [%rd480+8];
st.local.u16 [%rd3+8], %rs64;

BB100_64:
@%p36 bra BB100_72;

ld.local.u64 %rd66, [%rd3];
or.b64 %rd483, %rd66, %rd421;
and.b64 %rd484, %rd483, -4294967296;
setp.eq.s64	%p50, %rd484, 0;
@%p50 bra BB100_67;

div.s64 %rd766, %rd66, %rd421;
bra.uni BB100_68;

BB100_67:
cvt.u32.u64	%r61, %rd421;
cvt.u32.u64	%r62, %rd66;
div.u32 %r63, %r62, %r61;
cvt.u64.u32	%rd766, %r63;

BB100_68:
or.b64 %rd485, %rd984, %rd421;
and.b64 %rd486, %rd485, -4294967296;
setp.eq.s64	%p51, %rd486, 0;
@%p51 bra BB100_70;

div.s64 %rd767, %rd984, %rd421;
bra.uni BB100_71;

BB100_70:
cvt.u32.u64	%r64, %rd421;
cvt.u32.u64	%r65, %rd984;
div.u32 %r66, %r65, %r64;
cvt.u64.u32	%rd767, %r66;

BB100_71:
setp.lt.s64	%p52, %rd766, %rd767;
selp.b64	%rd487, %rd984, %rd66, %p52;
add.s64 %rd490, %rd4, 48;
selp.b64	%rd491, %rd490, %rd3, %p52;
st.local.u64 [%rd3], %rd487;
ld.local.u16 %rs65, [%rd491+8];
st.local.u16 [%rd3+8], %rs65;

BB100_72:
@%p37 bra BB100_80;

ld.local.u64 %rd73, [%rd3];
or.b64 %rd494, %rd73, %rd421;
and.b64 %rd495, %rd494, -4294967296;
setp.eq.s64	%p54, %rd495, 0;
@%p54 bra BB100_75;

div.s64 %rd768, %rd73, %rd421;
bra.uni BB100_76;

BB100_75:
cvt.u32.u64	%r67, %rd421;
cvt.u32.u64	%r68, %rd73;
div.u32 %r69, %r68, %r67;
cvt.u64.u32	%rd768, %r69;

BB100_76:
or.b64 %rd496, %rd987, %rd421;
and.b64 %rd497, %rd496, -4294967296;
setp.eq.s64	%p55, %rd497, 0;
@%p55 bra BB100_78;

div.s64 %rd769, %rd987, %rd421;
bra.uni BB100_79;

BB100_78:
cvt.u32.u64	%r70, %rd421;
cvt.u32.u64	%r71, %rd987;
div.u32 %r72, %r71, %r70;
cvt.u64.u32	%rd769, %r72;

BB100_79:
setp.lt.s64	%p56, %rd768, %rd769;
selp.b64	%rd498, %rd987, %rd73, %p56;
add.s64 %rd501, %rd4, 64;
selp.b64	%rd502, %rd501, %rd3, %p56;
st.local.u64 [%rd3], %rd498;
ld.local.u16 %rs66, [%rd502+8];
st.local.u16 [%rd3+8], %rs66;

BB100_80:
@%p38 bra BB100_88;

ld.local.u64 %rd80, [%rd3];
or.b64 %rd505, %rd80, %rd421;
and.b64 %rd506, %rd505, -4294967296;
setp.eq.s64	%p58, %rd506, 0;
@%p58 bra BB100_83;

div.s64 %rd770, %rd80, %rd421;
bra.uni BB100_84;

BB100_83:
cvt.u32.u64	%r73, %rd421;
cvt.u32.u64	%r74, %rd80;
div.u32 %r75, %r74, %r73;
cvt.u64.u32	%rd770, %r75;

BB100_84:
or.b64 %rd507, %rd986, %rd421;
and.b64 %rd508, %rd507, -4294967296;
setp.eq.s64	%p59, %rd508, 0;
@%p59 bra BB100_86;

div.s64 %rd771, %rd986, %rd421;
bra.uni BB100_87;

BB100_86:
cvt.u32.u64	%r76, %rd421;
cvt.u32.u64	%r77, %rd986;
div.u32 %r78, %r77, %r76;
cvt.u64.u32	%rd771, %r78;

BB100_87:
setp.lt.s64	%p60, %rd770, %rd771;
selp.b64	%rd509, %rd986, %rd80, %p60;
add.s64 %rd512, %rd4, 80;
selp.b64	%rd513, %rd512, %rd3, %p60;
st.local.u64 [%rd3], %rd509;
ld.local.u16 %rs67, [%rd513+8];
st.local.u16 [%rd3+8], %rs67;

BB100_88:
@%p39 bra BB100_96;

ld.local.u64 %rd87, [%rd3];
or.b64 %rd516, %rd87, %rd421;
and.b64 %rd517, %rd516, -4294967296;
setp.eq.s64	%p62, %rd517, 0;
@%p62 bra BB100_91;

div.s64 %rd772, %rd87, %rd421;
bra.uni BB100_92;

BB100_91:
cvt.u32.u64	%r79, %rd421;
cvt.u32.u64	%r80, %rd87;
div.u32 %r81, %r80, %r79;
cvt.u64.u32	%rd772, %r81;

BB100_92:
or.b64 %rd518, %rd988, %rd421;
and.b64 %rd519, %rd518, -4294967296;
setp.eq.s64	%p63, %rd519, 0;
@%p63 bra BB100_94;

div.s64 %rd773, %rd988, %rd421;
bra.uni BB100_95;

BB100_94:
cvt.u32.u64	%r82, %rd421;
cvt.u32.u64	%r83, %rd988;
div.u32 %r84, %r83, %r82;
cvt.u64.u32	%rd773, %r84;

BB100_95:
setp.lt.s64	%p64, %rd772, %rd773;
selp.b64	%rd520, %rd988, %rd87, %p64;
add.s64 %rd523, %rd4, 96;
selp.b64	%rd524, %rd523, %rd3, %p64;
st.local.u64 [%rd3], %rd520;
ld.local.u16 %rs68, [%rd524+8];
st.local.u16 [%rd3+8], %rs68;

BB100_96:
setp.ne.s32	%p65, %r5, 0;
@%p65 bra BB100_98;

ld.local.u64 %rd525, [%rd3];
st.local.u64 [%rd4], %rd525;
ld.local.u16 %rs69, [%rd3+8];
st.local.u16 [%rd4+8], %rs69;

BB100_98:
setp.gt.u32	%p66, %r5, 1;
mov.u64 %rd993, %rd983;
@%p66 bra BB100_100;

ld.local.u64 %rd993, [%rd3];
st.local.u64 [%rd4+16], %rd993;
ld.local.u16 %rs70, [%rd3+8];
st.local.u16 [%rd4+24], %rs70;

BB100_100:
mov.u64 %rd983, %rd993;
setp.gt.u32	%p67, %r5, 2;
mov.u64 %rd992, %rd985;
@%p67 bra BB100_102;

ld.local.u64 %rd992, [%rd3];
st.local.u64 [%rd4+32], %rd992;
ld.local.u16 %rs71, [%rd3+8];
st.local.u16 [%rd4+40], %rs71;

BB100_102:
mov.u64 %rd985, %rd992;
setp.gt.u32	%p68, %r5, 3;
mov.u64 %rd991, %rd984;
@%p68 bra BB100_104;

ld.local.u64 %rd991, [%rd3];
st.local.u64 [%rd4+48], %rd991;
ld.local.u16 %rs72, [%rd3+8];
st.local.u16 [%rd4+56], %rs72;

BB100_104:
mov.u64 %rd984, %rd991;
setp.gt.u32	%p69, %r5, 4;
mov.u64 %rd990, %rd987;
@%p69 bra BB100_106;

ld.local.u64 %rd990, [%rd3];
st.local.u64 [%rd4+64], %rd990;
ld.local.u16 %rs73, [%rd3+8];
st.local.u16 [%rd4+72], %rs73;

BB100_106:
mov.u64 %rd987, %rd990;
setp.gt.u32	%p70, %r5, 5;
mov.u64 %rd989, %rd986;
@%p70 bra BB100_108;

ld.local.u64 %rd989, [%rd3];
st.local.u64 [%rd4+80], %rd989;
ld.local.u16 %rs74, [%rd3+8];
st.local.u16 [%rd4+88], %rs74;

BB100_108:
mov.u64 %rd986, %rd989;
@%p40 bra BB100_110;

ld.local.u64 %rd988, [%rd3];
st.local.u64 [%rd4+96], %rd988;
ld.local.u16 %rs75, [%rd3+8];
st.local.u16 [%rd4+104], %rs75;

BB100_110:
mov.u64 %rd938, %rd983;
mov.u64 %rd940, %rd984;
mov.u64 %rd939, %rd985;
mov.u64 %rd942, %rd986;
mov.u64 %rd941, %rd987;
mov.u64 %rd943, %rd988;
setp.ge.u32	%p72, %r3, %r1;
@%p72 bra BB100_279;

or.b64 %rd526, %rd938, %rd421;
and.b64 %rd527, %rd526, -4294967296;
setp.eq.s64	%p73, %rd527, 0;
@%p73 bra BB100_113;

div.s64 %rd774, %rd938, %rd421;
bra.uni BB100_114;

BB100_113:
cvt.u32.u64	%r85, %rd421;
cvt.u32.u64	%r86, %rd938;
div.u32 %r87, %r86, %r85;
cvt.u64.u32	%rd774, %r87;

BB100_114:
ld.local.u64 %rd114, [%rd4];
or.b64 %rd528, %rd114, %rd421;
and.b64 %rd529, %rd528, -4294967296;
setp.eq.s64	%p74, %rd529, 0;
@%p74 bra BB100_116;

div.s64 %rd775, %rd114, %rd421;
bra.uni BB100_117;

BB100_116:
cvt.u32.u64	%r88, %rd421;
cvt.u32.u64	%r89, %rd114;
div.u32 %r90, %r89, %r88;
cvt.u64.u32	%rd775, %r90;

BB100_117:
setp.ge.s64	%p75, %rd774, %rd775;
mov.u64 %rd981, %rd938;
mov.u64 %rd982, %rd114;
@%p75 bra BB100_119;

st.local.u64 [%rd4], %rd938;
st.local.u64 [%rd4+16], %rd114;
ld.local.u16 %rs76, [%rd4+8];
ld.local.u16 %rs77, [%rd4+24];
st.local.u16 [%rd4+8], %rs77;
st.local.u16 [%rd4+24], %rs76;
mov.u64 %rd860, %rd938;
mov.u64 %rd981, %rd114;
mov.u64 %rd982, %rd860;

BB100_119:
mov.u64 %rd975, %rd981;
mov.u64 %rd970, %rd982;
or.b64 %rd530, %rd940, %rd421;
and.b64 %rd531, %rd530, -4294967296;
setp.eq.s64	%p76, %rd531, 0;
@%p76 bra BB100_121;

div.s64 %rd776, %rd940, %rd421;
bra.uni BB100_122;

BB100_121:
cvt.u32.u64	%r91, %rd421;
cvt.u32.u64	%r92, %rd940;
div.u32 %r93, %r92, %r91;
cvt.u64.u32	%rd776, %r93;

BB100_122:
or.b64 %rd532, %rd939, %rd421;
and.b64 %rd533, %rd532, -4294967296;
setp.eq.s64	%p77, %rd533, 0;
@%p77 bra BB100_124;

div.s64 %rd777, %rd939, %rd421;
bra.uni BB100_125;

BB100_124:
cvt.u32.u64	%r94, %rd421;
cvt.u32.u64	%r95, %rd939;
div.u32 %r96, %r95, %r94;
cvt.u64.u32	%rd777, %r96;

BB100_125:
setp.ge.s64	%p78, %rd776, %rd777;
mov.u64 %rd979, %rd939;
mov.u64 %rd980, %rd940;
@%p78 bra BB100_127;

st.local.u64 [%rd4+32], %rd940;
st.local.u64 [%rd4+48], %rd939;
ld.local.u16 %rs78, [%rd4+40];
ld.local.u16 %rs79, [%rd4+56];
st.local.u16 [%rd4+40], %rs79;
st.local.u16 [%rd4+56], %rs78;
mov.u64 %rd980, %rd939;
mov.u64 %rd979, %rd940;

BB100_127:
mov.u64 %rd127, %rd979;
mov.u64 %rd973, %rd980;
or.b64 %rd534, %rd942, %rd421;
and.b64 %rd535, %rd534, -4294967296;
setp.eq.s64	%p79, %rd535, 0;
@%p79 bra BB100_129;

div.s64 %rd778, %rd942, %rd421;
bra.uni BB100_130;

BB100_129:
cvt.u32.u64	%r97, %rd421;
cvt.u32.u64	%r98, %rd942;
div.u32 %r99, %r98, %r97;
cvt.u64.u32	%rd778, %r99;

BB100_130:
or.b64 %rd536, %rd941, %rd421;
and.b64 %rd537, %rd536, -4294967296;
setp.eq.s64	%p80, %rd537, 0;
@%p80 bra BB100_132;

div.s64 %rd779, %rd941, %rd421;
bra.uni BB100_133;

BB100_132:
cvt.u32.u64	%r100, %rd421;
cvt.u32.u64	%r101, %rd941;
div.u32 %r102, %r101, %r100;
cvt.u64.u32	%rd779, %r102;

BB100_133:
setp.ge.s64	%p81, %rd778, %rd779;
mov.u64 %rd977, %rd941;
mov.u64 %rd978, %rd942;
@%p81 bra BB100_135;

st.local.u64 [%rd4+64], %rd942;
st.local.u64 [%rd4+80], %rd941;
ld.local.u16 %rs80, [%rd4+72];
ld.local.u16 %rs81, [%rd4+88];
st.local.u16 [%rd4+72], %rs81;
st.local.u16 [%rd4+88], %rs80;
mov.u64 %rd978, %rd941;
mov.u64 %rd977, %rd942;

BB100_135:
mov.u64 %rd135, %rd977;
mov.u64 %rd134, %rd978;
or.b64 %rd538, %rd127, %rd421;
and.b64 %rd539, %rd538, -4294967296;
setp.eq.s64	%p82, %rd539, 0;
@%p82 bra BB100_137;

div.s64 %rd780, %rd127, %rd421;
bra.uni BB100_138;

BB100_137:
cvt.u32.u64	%r103, %rd421;
cvt.u32.u64	%r104, %rd127;
div.u32 %r105, %r104, %r103;
cvt.u64.u32	%rd780, %r105;

BB100_138:
or.b64 %rd540, %rd975, %rd421;
and.b64 %rd541, %rd540, -4294967296;
setp.eq.s64	%p83, %rd541, 0;
@%p83 bra BB100_140;

div.s64 %rd781, %rd975, %rd421;
bra.uni BB100_141;

BB100_140:
cvt.u32.u64	%r106, %rd421;
cvt.u32.u64	%r107, %rd975;
div.u32 %r108, %r107, %r106;
cvt.u64.u32	%rd781, %r108;

BB100_141:
setp.ge.s64	%p84, %rd780, %rd781;
mov.u64 %rd976, %rd127;
@%p84 bra BB100_143;

st.local.u64 [%rd4+16], %rd127;
st.local.u64 [%rd4+32], %rd975;
ld.local.u16 %rs82, [%rd4+24];
ld.local.u16 %rs83, [%rd4+40];
st.local.u16 [%rd4+24], %rs83;
st.local.u16 [%rd4+40], %rs82;
mov.u64 %rd865, %rd975;
mov.u64 %rd975, %rd127;
mov.u64 %rd976, %rd865;

BB100_143:
mov.u64 %rd143, %rd975;
mov.u64 %rd967, %rd976;
or.b64 %rd542, %rd135, %rd421;
and.b64 %rd543, %rd542, -4294967296;
setp.eq.s64	%p85, %rd543, 0;
@%p85 bra BB100_145;

div.s64 %rd782, %rd135, %rd421;
bra.uni BB100_146;

BB100_145:
cvt.u32.u64	%r109, %rd421;
cvt.u32.u64	%r110, %rd135;
div.u32 %r111, %r110, %r109;
cvt.u64.u32	%rd782, %r111;

BB100_146:
or.b64 %rd544, %rd973, %rd421;
and.b64 %rd545, %rd544, -4294967296;
setp.eq.s64	%p86, %rd545, 0;
@%p86 bra BB100_148;

div.s64 %rd783, %rd973, %rd421;
bra.uni BB100_149;

BB100_148:
cvt.u32.u64	%r112, %rd421;
cvt.u32.u64	%r113, %rd973;
div.u32 %r114, %r113, %r112;
cvt.u64.u32	%rd783, %r114;

BB100_149:
setp.ge.s64	%p87, %rd782, %rd783;
mov.u64 %rd974, %rd135;
@%p87 bra BB100_151;

st.local.u64 [%rd4+48], %rd135;
st.local.u64 [%rd4+64], %rd973;
ld.local.u16 %rs84, [%rd4+56];
ld.local.u16 %rs85, [%rd4+72];
st.local.u16 [%rd4+56], %rs85;
st.local.u16 [%rd4+72], %rs84;
mov.u64 %rd867, %rd973;
mov.u64 %rd973, %rd135;
mov.u64 %rd974, %rd867;

BB100_151:
mov.u64 %rd151, %rd973;
mov.u64 %rd965, %rd974;
or.b64 %rd546, %rd943, %rd421;
and.b64 %rd547, %rd546, -4294967296;
setp.eq.s64	%p88, %rd547, 0;
@%p88 bra BB100_153;

div.s64 %rd784, %rd943, %rd421;
bra.uni BB100_154;

BB100_153:
cvt.u32.u64	%r115, %rd421;
cvt.u32.u64	%r116, %rd943;
div.u32 %r117, %r116, %r115;
cvt.u64.u32	%rd784, %r117;

BB100_154:
or.b64 %rd548, %rd134, %rd421;
and.b64 %rd549, %rd548, -4294967296;
setp.eq.s64	%p89, %rd549, 0;
@%p89 bra BB100_156;

div.s64 %rd785, %rd134, %rd421;
bra.uni BB100_157;

BB100_156:
cvt.u32.u64	%r118, %rd421;
cvt.u32.u64	%r119, %rd134;
div.u32 %r120, %r119, %r118;
cvt.u64.u32	%rd785, %r120;

BB100_157:
setp.ge.s64	%p90, %rd784, %rd785;
mov.u64 %rd972, %rd943;
mov.u64 %rd971, %rd134;
@%p90 bra BB100_159;

st.local.u64 [%rd4+80], %rd943;
st.local.u64 [%rd4+96], %rd134;
ld.local.u16 %rs86, [%rd4+88];
ld.local.u16 %rs87, [%rd4+104];
st.local.u16 [%rd4+88], %rs87;
st.local.u16 [%rd4+104], %rs86;
mov.u64 %rd845, %rd943;
mov.u64 %rd972, %rd134;
mov.u64 %rd971, %rd845;

BB100_159:
mov.u64 %rd159, %rd971;
mov.u64 %rd960, %rd972;
or.b64 %rd550, %rd143, %rd421;
and.b64 %rd551, %rd550, -4294967296;
setp.eq.s64	%p91, %rd551, 0;
@%p91 bra BB100_161;

div.s64 %rd786, %rd143, %rd421;
bra.uni BB100_162;

BB100_161:
cvt.u32.u64	%r121, %rd421;
cvt.u32.u64	%r122, %rd143;
div.u32 %r123, %r122, %r121;
cvt.u64.u32	%rd786, %r123;

BB100_162:
or.b64 %rd552, %rd970, %rd421;
and.b64 %rd553, %rd552, -4294967296;
setp.eq.s64	%p92, %rd553, 0;
@%p92 bra BB100_164;

div.s64 %rd787, %rd970, %rd421;
bra.uni BB100_165;

BB100_164:
cvt.u32.u64	%r124, %rd421;
cvt.u32.u64	%r125, %rd970;
div.u32 %r126, %r125, %r124;
cvt.u64.u32	%rd787, %r126;

BB100_165:
setp.ge.s64	%p93, %rd786, %rd787;
mov.u64 %rd969, %rd143;
@%p93 bra BB100_167;

st.local.u64 [%rd4], %rd143;
st.local.u64 [%rd4+16], %rd970;
ld.local.u16 %rs88, [%rd4+8];
ld.local.u16 %rs89, [%rd4+24];
st.local.u16 [%rd4+8], %rs89;
st.local.u16 [%rd4+24], %rs88;
mov.u64 %rd863, %rd970;
mov.u64 %rd970, %rd143;
mov.u64 %rd969, %rd863;

BB100_167:
mov.u64 %rd963, %rd969;
mov.u64 %rd958, %rd970;
or.b64 %rd554, %rd151, %rd421;
and.b64 %rd555, %rd554, -4294967296;
setp.eq.s64	%p94, %rd555, 0;
@%p94 bra BB100_169;

div.s64 %rd788, %rd151, %rd421;
bra.uni BB100_170;

BB100_169:
cvt.u32.u64	%r127, %rd421;
cvt.u32.u64	%r128, %rd151;
div.u32 %r129, %r128, %r127;
cvt.u64.u32	%rd788, %r129;

BB100_170:
or.b64 %rd556, %rd967, %rd421;
and.b64 %rd557, %rd556, -4294967296;
setp.eq.s64	%p95, %rd557, 0;
@%p95 bra BB100_172;

div.s64 %rd789, %rd967, %rd421;
bra.uni BB100_173;

BB100_172:
cvt.u32.u64	%r130, %rd421;
cvt.u32.u64	%r131, %rd967;
div.u32 %r132, %r131, %r130;
cvt.u64.u32	%rd789, %r132;

BB100_173:
setp.ge.s64	%p96, %rd788, %rd789;
mov.u64 %rd968, %rd151;
@%p96 bra BB100_175;

st.local.u64 [%rd4+32], %rd151;
st.local.u64 [%rd4+48], %rd967;
ld.local.u16 %rs90, [%rd4+40];
ld.local.u16 %rs91, [%rd4+56];
st.local.u16 [%rd4+40], %rs91;
st.local.u16 [%rd4+56], %rs90;
mov.u64 %rd875, %rd967;
mov.u64 %rd967, %rd151;
mov.u64 %rd968, %rd875;

BB100_175:
mov.u64 %rd175, %rd967;
mov.u64 %rd961, %rd968;
or.b64 %rd558, %rd159, %rd421;
and.b64 %rd559, %rd558, -4294967296;
setp.eq.s64	%p97, %rd559, 0;
@%p97 bra BB100_177;

div.s64 %rd790, %rd159, %rd421;
bra.uni BB100_178;

BB100_177:
cvt.u32.u64	%r133, %rd421;
cvt.u32.u64	%r134, %rd159;
div.u32 %r135, %r134, %r133;
cvt.u64.u32	%rd790, %r135;

BB100_178:
or.b64 %rd560, %rd965, %rd421;
and.b64 %rd561, %rd560, -4294967296;
setp.eq.s64	%p98, %rd561, 0;
@%p98 bra BB100_180;

div.s64 %rd791, %rd965, %rd421;
bra.uni BB100_181;

BB100_180:
cvt.u32.u64	%r136, %rd421;
cvt.u32.u64	%r137, %rd965;
div.u32 %r138, %r137, %r136;
cvt.u64.u32	%rd791, %r138;

BB100_181:
setp.ge.s64	%p99, %rd790, %rd791;
mov.u64 %rd966, %rd159;
@%p99 bra BB100_183;

st.local.u64 [%rd4+64], %rd159;
st.local.u64 [%rd4+80], %rd965;
ld.local.u16 %rs92, [%rd4+72];
ld.local.u16 %rs93, [%rd4+88];
st.local.u16 [%rd4+72], %rs93;
st.local.u16 [%rd4+88], %rs92;
mov.u64 %rd879, %rd965;
mov.u64 %rd965, %rd159;
mov.u64 %rd966, %rd879;

BB100_183:
mov.u64 %rd183, %rd965;
mov.u64 %rd182, %rd966;
or.b64 %rd562, %rd175, %rd421;
and.b64 %rd563, %rd562, -4294967296;
setp.eq.s64	%p100, %rd563, 0;
@%p100 bra BB100_185;

div.s64 %rd792, %rd175, %rd421;
bra.uni BB100_186;

BB100_185:
cvt.u32.u64	%r139, %rd421;
cvt.u32.u64	%r140, %rd175;
div.u32 %r141, %r140, %r139;
cvt.u64.u32	%rd792, %r141;

BB100_186:
or.b64 %rd564, %rd963, %rd421;
and.b64 %rd565, %rd564, -4294967296;
setp.eq.s64	%p101, %rd565, 0;
@%p101 bra BB100_188;

div.s64 %rd793, %rd963, %rd421;
bra.uni BB100_189;

BB100_188:
cvt.u32.u64	%r142, %rd421;
cvt.u32.u64	%r143, %rd963;
div.u32 %r144, %r143, %r142;
cvt.u64.u32	%rd793, %r144;

BB100_189:
setp.ge.s64	%p102, %rd792, %rd793;
mov.u64 %rd964, %rd175;
@%p102 bra BB100_191;

st.local.u64 [%rd4+16], %rd175;
st.local.u64 [%rd4+32], %rd963;
ld.local.u16 %rs94, [%rd4+24];
ld.local.u16 %rs95, [%rd4+40];
st.local.u16 [%rd4+24], %rs95;
st.local.u16 [%rd4+40], %rs94;
mov.u64 %rd889, %rd963;
mov.u64 %rd963, %rd175;
mov.u64 %rd964, %rd889;

BB100_191:
mov.u64 %rd191, %rd963;
mov.u64 %rd955, %rd964;
or.b64 %rd566, %rd183, %rd421;
and.b64 %rd567, %rd566, -4294967296;
setp.eq.s64	%p103, %rd567, 0;
@%p103 bra BB100_193;

div.s64 %rd794, %rd183, %rd421;
bra.uni BB100_194;

BB100_193:
cvt.u32.u64	%r145, %rd421;
cvt.u32.u64	%r146, %rd183;
div.u32 %r147, %r146, %r145;
cvt.u64.u32	%rd794, %r147;

BB100_194:
or.b64 %rd568, %rd961, %rd421;
and.b64 %rd569, %rd568, -4294967296;
setp.eq.s64	%p104, %rd569, 0;
@%p104 bra BB100_196;

div.s64 %rd795, %rd961, %rd421;
bra.uni BB100_197;

BB100_196:
cvt.u32.u64	%r148, %rd421;
cvt.u32.u64	%r149, %rd961;
div.u32 %r150, %r149, %r148;
cvt.u64.u32	%rd795, %r150;

BB100_197:
setp.ge.s64	%p105, %rd794, %rd795;
mov.u64 %rd962, %rd183;
@%p105 bra BB100_199;

st.local.u64 [%rd4+48], %rd183;
st.local.u64 [%rd4+64], %rd961;
ld.local.u16 %rs96, [%rd4+56];
ld.local.u16 %rs97, [%rd4+72];
st.local.u16 [%rd4+56], %rs97;
st.local.u16 [%rd4+72], %rs96;
mov.u64 %rd891, %rd961;
mov.u64 %rd961, %rd183;
mov.u64 %rd962, %rd891;

BB100_199:
mov.u64 %rd199, %rd961;
mov.u64 %rd953, %rd962;
or.b64 %rd570, %rd960, %rd421;
and.b64 %rd571, %rd570, -4294967296;
setp.eq.s64	%p106, %rd571, 0;
@%p106 bra BB100_201;

div.s64 %rd796, %rd960, %rd421;
bra.uni BB100_202;

BB100_201:
cvt.u32.u64	%r151, %rd421;
cvt.u32.u64	%r152, %rd960;
div.u32 %r153, %r152, %r151;
cvt.u64.u32	%rd796, %r153;

BB100_202:
or.b64 %rd572, %rd182, %rd421;
and.b64 %rd573, %rd572, -4294967296;
setp.eq.s64	%p107, %rd573, 0;
@%p107 bra BB100_204;

div.s64 %rd797, %rd182, %rd421;
bra.uni BB100_205;

BB100_204:
cvt.u32.u64	%r154, %rd421;
cvt.u32.u64	%r155, %rd182;
div.u32 %r156, %r155, %r154;
cvt.u64.u32	%rd797, %r156;

BB100_205:
setp.ge.s64	%p108, %rd796, %rd797;
mov.u64 %rd959, %rd182;
@%p108 bra BB100_207;

st.local.u64 [%rd4+80], %rd960;
st.local.u64 [%rd4+96], %rd182;
ld.local.u16 %rs98, [%rd4+88];
ld.local.u16 %rs99, [%rd4+104];
st.local.u16 [%rd4+88], %rs99;
st.local.u16 [%rd4+104], %rs98;
mov.u64 %rd883, %rd960;
mov.u64 %rd960, %rd182;
mov.u64 %rd959, %rd883;

BB100_207:
mov.u64 %rd207, %rd959;
mov.u64 %rd948, %rd960;
or.b64 %rd574, %rd191, %rd421;
and.b64 %rd575, %rd574, -4294967296;
setp.eq.s64	%p109, %rd575, 0;
@%p109 bra BB100_209;

div.s64 %rd798, %rd191, %rd421;
bra.uni BB100_210;

BB100_209:
cvt.u32.u64	%r157, %rd421;
cvt.u32.u64	%r158, %rd191;
div.u32 %r159, %r158, %r157;
cvt.u64.u32	%rd798, %r159;

BB100_210:
or.b64 %rd576, %rd958, %rd421;
and.b64 %rd577, %rd576, -4294967296;
setp.eq.s64	%p110, %rd577, 0;
@%p110 bra BB100_212;

div.s64 %rd799, %rd958, %rd421;
bra.uni BB100_213;

BB100_212:
cvt.u32.u64	%r160, %rd421;
cvt.u32.u64	%r161, %rd958;
div.u32 %r162, %r161, %r160;
cvt.u64.u32	%rd799, %r162;

BB100_213:
setp.ge.s64	%p111, %rd798, %rd799;
mov.u64 %rd957, %rd191;
@%p111 bra BB100_215;

st.local.u64 [%rd4], %rd191;
st.local.u64 [%rd4+16], %rd958;
ld.local.u16 %rs100, [%rd4+8];
ld.local.u16 %rs101, [%rd4+24];
st.local.u16 [%rd4+8], %rs101;
st.local.u16 [%rd4+24], %rs100;
mov.u64 %rd887, %rd958;
mov.u64 %rd958, %rd191;
mov.u64 %rd957, %rd887;

BB100_215:
mov.u64 %rd951, %rd957;
mov.u64 %rd214, %rd958;
or.b64 %rd578, %rd199, %rd421;
and.b64 %rd579, %rd578, -4294967296;
setp.eq.s64	%p112, %rd579, 0;
@%p112 bra BB100_217;

div.s64 %rd800, %rd199, %rd421;
bra.uni BB100_218;

BB100_217:
cvt.u32.u64	%r163, %rd421;
cvt.u32.u64	%r164, %rd199;
div.u32 %r165, %r164, %r163;
cvt.u64.u32	%rd800, %r165;

BB100_218:
or.b64 %rd580, %rd955, %rd421;
and.b64 %rd581, %rd580, -4294967296;
setp.eq.s64	%p113, %rd581, 0;
@%p113 bra BB100_220;

div.s64 %rd801, %rd955, %rd421;
bra.uni BB100_221;

BB100_220:
cvt.u32.u64	%r166, %rd421;
cvt.u32.u64	%r167, %rd955;
div.u32 %r168, %r167, %r166;
cvt.u64.u32	%rd801, %r168;

BB100_221:
setp.ge.s64	%p114, %rd800, %rd801;
mov.u64 %rd956, %rd199;
@%p114 bra BB100_223;

st.local.u64 [%rd4+32], %rd199;
st.local.u64 [%rd4+48], %rd955;
ld.local.u16 %rs102, [%rd4+40];
ld.local.u16 %rs103, [%rd4+56];
st.local.u16 [%rd4+40], %rs103;
st.local.u16 [%rd4+56], %rs102;
mov.u64 %rd899, %rd955;
mov.u64 %rd955, %rd199;
mov.u64 %rd956, %rd899;

BB100_223:
mov.u64 %rd223, %rd955;
mov.u64 %rd949, %rd956;
or.b64 %rd582, %rd207, %rd421;
and.b64 %rd583, %rd582, -4294967296;
setp.eq.s64	%p115, %rd583, 0;
@%p115 bra BB100_225;

div.s64 %rd802, %rd207, %rd421;
bra.uni BB100_226;

BB100_225:
cvt.u32.u64	%r169, %rd421;
cvt.u32.u64	%r170, %rd207;
div.u32 %r171, %r170, %r169;
cvt.u64.u32	%rd802, %r171;

BB100_226:
or.b64 %rd584, %rd953, %rd421;
and.b64 %rd585, %rd584, -4294967296;
setp.eq.s64	%p116, %rd585, 0;
@%p116 bra BB100_228;

div.s64 %rd803, %rd953, %rd421;
bra.uni BB100_229;

BB100_228:
cvt.u32.u64	%r172, %rd421;
cvt.u32.u64	%r173, %rd953;
div.u32 %r174, %r173, %r172;
cvt.u64.u32	%rd803, %r174;

BB100_229:
setp.ge.s64	%p117, %rd802, %rd803;
mov.u64 %rd954, %rd207;
@%p117 bra BB100_231;

st.local.u64 [%rd4+64], %rd207;
st.local.u64 [%rd4+80], %rd953;
ld.local.u16 %rs104, [%rd4+72];
ld.local.u16 %rs105, [%rd4+88];
st.local.u16 [%rd4+72], %rs105;
st.local.u16 [%rd4+88], %rs104;
mov.u64 %rd903, %rd953;
mov.u64 %rd953, %rd207;
mov.u64 %rd954, %rd903;

BB100_231:
mov.u64 %rd231, %rd953;
mov.u64 %rd230, %rd954;
or.b64 %rd586, %rd223, %rd421;
and.b64 %rd587, %rd586, -4294967296;
setp.eq.s64	%p118, %rd587, 0;
@%p118 bra BB100_233;

div.s64 %rd804, %rd223, %rd421;
bra.uni BB100_234;

BB100_233:
cvt.u32.u64	%r175, %rd421;
cvt.u32.u64	%r176, %rd223;
div.u32 %r177, %r176, %r175;
cvt.u64.u32	%rd804, %r177;

BB100_234:
or.b64 %rd588, %rd951, %rd421;
and.b64 %rd589, %rd588, -4294967296;
setp.eq.s64	%p119, %rd589, 0;
@%p119 bra BB100_236;

div.s64 %rd805, %rd951, %rd421;
bra.uni BB100_237;

BB100_236:
cvt.u32.u64	%r178, %rd421;
cvt.u32.u64	%r179, %rd951;
div.u32 %r180, %r179, %r178;
cvt.u64.u32	%rd805, %r180;

BB100_237:
setp.ge.s64	%p120, %rd804, %rd805;
mov.u64 %rd952, %rd223;
@%p120 bra BB100_239;

st.local.u64 [%rd4+16], %rd223;
st.local.u64 [%rd4+32], %rd951;
ld.local.u16 %rs106, [%rd4+24];
ld.local.u16 %rs107, [%rd4+40];
st.local.u16 [%rd4+24], %rs107;
st.local.u16 [%rd4+40], %rs106;
mov.u64 %rd912, %rd951;
mov.u64 %rd951, %rd223;
mov.u64 %rd952, %rd912;

BB100_239:
mov.u64 %rd239, %rd951;
mov.u64 %rd944, %rd952;
or.b64 %rd590, %rd231, %rd421;
and.b64 %rd591, %rd590, -4294967296;
setp.eq.s64	%p121, %rd591, 0;
@%p121 bra BB100_241;

div.s64 %rd806, %rd231, %rd421;
bra.uni BB100_242;

BB100_241:
cvt.u32.u64	%r181, %rd421;
cvt.u32.u64	%r182, %rd231;
div.u32 %r183, %r182, %r181;
cvt.u64.u32	%rd806, %r183;

BB100_242:
or.b64 %rd592, %rd949, %rd421;
and.b64 %rd593, %rd592, -4294967296;
setp.eq.s64	%p122, %rd593, 0;
@%p122 bra BB100_244;

div.s64 %rd807, %rd949, %rd421;
bra.uni BB100_245;

BB100_244:
cvt.u32.u64	%r184, %rd421;
cvt.u32.u64	%r185, %rd949;
div.u32 %r186, %r185, %r184;
cvt.u64.u32	%rd807, %r186;

BB100_245:
setp.ge.s64	%p123, %rd806, %rd807;
mov.u64 %rd950, %rd231;
@%p123 bra BB100_247;

st.local.u64 [%rd4+48], %rd231;
st.local.u64 [%rd4+64], %rd949;
ld.local.u16 %rs108, [%rd4+56];
ld.local.u16 %rs109, [%rd4+72];
st.local.u16 [%rd4+56], %rs109;
st.local.u16 [%rd4+72], %rs108;
mov.u64 %rd914, %rd949;
mov.u64 %rd949, %rd231;
mov.u64 %rd950, %rd914;

BB100_247:
mov.u64 %rd247, %rd949;
mov.u64 %rd941, %rd950;
or.b64 %rd594, %rd948, %rd421;
and.b64 %rd595, %rd594, -4294967296;
setp.eq.s64	%p124, %rd595, 0;
@%p124 bra BB100_249;

div.s64 %rd808, %rd948, %rd421;
bra.uni BB100_250;

BB100_249:
cvt.u32.u64	%r187, %rd421;
cvt.u32.u64	%r188, %rd948;
div.u32 %r189, %r188, %r187;
cvt.u64.u32	%rd808, %r189;

BB100_250:
or.b64 %rd596, %rd230, %rd421;
and.b64 %rd597, %rd596, -4294967296;
setp.eq.s64	%p125, %rd597, 0;
@%p125 bra BB100_252;

div.s64 %rd809, %rd230, %rd421;
bra.uni BB100_253;

BB100_252:
cvt.u32.u64	%r190, %rd421;
cvt.u32.u64	%r191, %rd230;
div.u32 %r192, %r191, %r190;
cvt.u64.u32	%rd809, %r192;

BB100_253:
setp.ge.s64	%p126, %rd808, %rd809;
mov.u64 %rd947, %rd230;
@%p126 bra BB100_255;

st.local.u64 [%rd4+80], %rd948;
st.local.u64 [%rd4+96], %rd230;
ld.local.u16 %rs110, [%rd4+88];
ld.local.u16 %rs111, [%rd4+104];
st.local.u16 [%rd4+88], %rs111;
st.local.u16 [%rd4+104], %rs110;
mov.u64 %rd907, %rd948;
mov.u64 %rd948, %rd230;
mov.u64 %rd947, %rd907;

BB100_255:
mov.u64 %rd255, %rd947;
mov.u64 %rd943, %rd948;
or.b64 %rd598, %rd239, %rd421;
and.b64 %rd599, %rd598, -4294967296;
setp.eq.s64	%p127, %rd599, 0;
@%p127 bra BB100_257;

div.s64 %rd810, %rd239, %rd421;
bra.uni BB100_258;

BB100_257:
cvt.u32.u64	%r193, %rd421;
cvt.u32.u64	%r194, %rd239;
div.u32 %r195, %r194, %r193;
cvt.u64.u32	%rd810, %r195;

BB100_258:
or.b64 %rd600, %rd214, %rd421;
and.b64 %rd601, %rd600, -4294967296;
setp.eq.s64	%p128, %rd601, 0;
@%p128 bra BB100_260;

div.s64 %rd811, %rd214, %rd421;
bra.uni BB100_261;

BB100_260:
cvt.u32.u64	%r196, %rd421;
cvt.u32.u64	%r197, %rd214;
div.u32 %r198, %r197, %r196;
cvt.u64.u32	%rd811, %r198;

BB100_261:
setp.ge.s64	%p129, %rd810, %rd811;
mov.u64 %rd946, %rd239;
@%p129 bra BB100_263;

st.local.u64 [%rd4], %rd239;
st.local.u64 [%rd4+16], %rd214;
ld.local.u16 %rs112, [%rd4+8];
ld.local.u16 %rs113, [%rd4+24];
st.local.u16 [%rd4+8], %rs113;
st.local.u16 [%rd4+24], %rs112;
mov.u64 %rd946, %rd214;

BB100_263:
mov.u64 %rd938, %rd946;
or.b64 %rd602, %rd247, %rd421;
and.b64 %rd603, %rd602, -4294967296;
setp.eq.s64	%p130, %rd603, 0;
@%p130 bra BB100_265;

div.s64 %rd812, %rd247, %rd421;
bra.uni BB100_266;

BB100_265:
cvt.u32.u64	%r199, %rd421;
cvt.u32.u64	%r200, %rd247;
div.u32 %r201, %r200, %r199;
cvt.u64.u32	%rd812, %r201;

BB100_266:
or.b64 %rd604, %rd944, %rd421;
and.b64 %rd605, %rd604, -4294967296;
setp.eq.s64	%p131, %rd605, 0;
@%p131 bra BB100_268;

div.s64 %rd813, %rd944, %rd421;
bra.uni BB100_269;

BB100_268:
cvt.u32.u64	%r202, %rd421;
cvt.u32.u64	%r203, %rd944;
div.u32 %r204, %r203, %r202;
cvt.u64.u32	%rd813, %r204;

BB100_269:
setp.ge.s64	%p132, %rd812, %rd813;
mov.u64 %rd945, %rd247;
@%p132 bra BB100_271;

st.local.u64 [%rd4+32], %rd247;
st.local.u64 [%rd4+48], %rd944;
ld.local.u16 %rs114, [%rd4+40];
ld.local.u16 %rs115, [%rd4+56];
st.local.u16 [%rd4+40], %rs115;
st.local.u16 [%rd4+56], %rs114;
mov.u64 %rd922, %rd944;
mov.u64 %rd944, %rd247;
mov.u64 %rd945, %rd922;

BB100_271:
mov.u64 %rd939, %rd944;
mov.u64 %rd940, %rd945;
or.b64 %rd606, %rd255, %rd421;
and.b64 %rd607, %rd606, -4294967296;
setp.eq.s64	%p133, %rd607, 0;
@%p133 bra BB100_273;

div.s64 %rd814, %rd255, %rd421;
bra.uni BB100_274;

BB100_273:
cvt.u32.u64	%r205, %rd421;
cvt.u32.u64	%r206, %rd255;
div.u32 %r207, %r206, %r205;
cvt.u64.u32	%rd814, %r207;

BB100_274:
or.b64 %rd608, %rd941, %rd421;
and.b64 %rd609, %rd608, -4294967296;
setp.eq.s64	%p134, %rd609, 0;
@%p134 bra BB100_276;

div.s64 %rd815, %rd941, %rd421;
bra.uni BB100_277;

BB100_276:
cvt.u32.u64	%r208, %rd421;
cvt.u32.u64	%r209, %rd941;
div.u32 %r210, %r209, %r208;
cvt.u64.u32	%rd815, %r210;

BB100_277:
setp.ge.s64	%p135, %rd814, %rd815;
mov.u64 %rd942, %rd255;
@%p135 bra BB100_279;

st.local.u64 [%rd4+64], %rd255;
st.local.u64 [%rd4+80], %rd941;
ld.local.u16 %rs116, [%rd4+72];
ld.local.u16 %rs117, [%rd4+88];
st.local.u16 [%rd4+72], %rs117;
st.local.u16 [%rd4+88], %rs116;
mov.u64 %rd925, %rd941;
mov.u64 %rd941, %rd255;
mov.u64 %rd942, %rd925;

BB100_279:
@%p33 bra BB100_281;

ld.local.u64 %rd610, [%rd4];
st.global.u64 [%rd37], %rd610;
ld.local.u16 %rs118, [%rd4+8];
st.global.u16 [%rd37+8], %rs118;

BB100_281:
@%p34 bra BB100_283;

st.global.u64 [%rd37+16], %rd938;
ld.local.u16 %rs119, [%rd4+24];
st.global.u16 [%rd37+24], %rs119;

BB100_283:
@%p35 bra BB100_285;

st.global.u64 [%rd37+32], %rd939;
ld.local.u16 %rs120, [%rd4+40];
st.global.u16 [%rd37+40], %rs120;

BB100_285:
@%p36 bra BB100_287;

st.global.u64 [%rd37+48], %rd940;
ld.local.u16 %rs121, [%rd4+56];
st.global.u16 [%rd37+56], %rs121;

BB100_287:
@%p37 bra BB100_289;

st.global.u64 [%rd37+64], %rd941;
ld.local.u16 %rs122, [%rd4+72];
st.global.u16 [%rd37+72], %rs122;

BB100_289:
@%p38 bra BB100_291;

st.global.u64 [%rd37+80], %rd942;
ld.local.u16 %rs123, [%rd4+88];
st.global.u16 [%rd37+88], %rs123;

BB100_291:
@%p39 bra BB100_293;

st.global.u64 [%rd37+96], %rd943;
ld.local.u16 %rs124, [%rd4+104];
st.global.u16 [%rd37+104], %rs124;

BB100_293:
cvta.to.global.u64 %rd283, %rd420;
bar.sync 0;
mov.u32 %r212, 7;
min.u32 %r6, %r4, %r212;
mov.u32 %r282, 2;

BB100_294:
neg.s32 %r214, %r282;
and.b32 %r215, %r285, %r214;
add.s32 %r216, %r282, -1;
and.b32 %r217, %r216, %r285;
mul.lo.s32 %r218, %r217, 7;
min.u32 %r8, %r218, %r1;
mul.lo.s32 %r219, %r215, 7;
shr.u32 %r220, %r282, 1;
mul.lo.s32 %r221, %r220, 7;
min.u32 %r222, %r219, %r1;
add.s32 %r223, %r222, %r221;
min.u32 %r224, %r223, %r1;
add.s32 %r225, %r224, %r221;
min.u32 %r9, %r225, %r1;
sub.s32 %r226, %r224, %r222;
sub.s32 %r227, %r9, %r224;
cvt.u64.u32	%rd611, %r222;
add.s64 %rd284, %rd611, %rd1;
cvt.u64.u32	%rd285, %r224;
add.s64 %rd286, %rd285, %rd1;
setp.lt.u32	%p143, %r8, %r227;
sub.s32 %r228, %r8, %r227;
selp.b32	%r284, 0, %r228, %p143;
min.u32 %r283, %r226, %r8;
setp.ge.u32	%p144, %r284, %r283;
@%p144 bra BB100_303;

add.s32 %r12, %r8, -1;

BB100_296:
add.s32 %r229, %r283, %r284;
shr.u32 %r15, %r229, 1;
sub.s32 %r230, %r12, %r15;
cvt.u64.u32	%rd612, %r230;
add.s64 %rd613, %rd612, %rd286;
shl.b64 %rd614, %rd613, 4;
add.s64 %rd615, %rd5, %rd614;
ld.global.u64 %rd287, [%rd615];
or.b64 %rd616, %rd287, %rd421;
and.b64 %rd617, %rd616, -4294967296;
setp.eq.s64	%p145, %rd617, 0;
@%p145 bra BB100_298;
bra.uni BB100_297;

BB100_298:
cvt.u32.u64	%r231, %rd421;
cvt.u32.u64	%r232, %rd287;
div.u32 %r233, %r232, %r231;
cvt.u64.u32	%rd1000, %r233;
bra.uni BB100_299;

BB100_297:
div.s64 %rd1000, %rd287, %rd421;

BB100_299:
cvt.u64.u32	%rd618, %r15;
add.s64 %rd619, %rd284, %rd618;
shl.b64 %rd620, %rd619, 4;
add.s64 %rd621, %rd5, %rd620;
ld.global.u64 %rd291, [%rd621];
or.b64 %rd622, %rd291, %rd421;
and.b64 %rd623, %rd622, -4294967296;
setp.eq.s64	%p146, %rd623, 0;
@%p146 bra BB100_301;
bra.uni BB100_300;

BB100_301:
cvt.u32.u64	%r234, %rd421;
cvt.u32.u64	%r235, %rd291;
div.u32 %r236, %r235, %r234;
cvt.u64.u32	%rd1001, %r236;
bra.uni BB100_302;

BB100_300:
div.s64 %rd1001, %rd291, %rd421;

BB100_302:
add.s32 %r237, %r15, 1;
setp.lt.s64	%p147, %rd1000, %rd1001;
selp.b32	%r284, %r284, %r237, %p147;
selp.b32	%r283, %r15, %r283, %p147;
setp.lt.u32	%p148, %r284, %r283;
@%p148 bra BB100_296;

BB100_303:
cvt.u64.u32	%rd625, %r284;
add.s64 %rd295, %rd284, %rd625;
shl.b64 %rd626, %rd295, 4;
add.s64 %rd296, %rd5, %rd626;
shl.b64 %rd627, %rd286, 4;
add.s64 %rd297, %rd5, %rd627;
cvt.u64.u32	%rd628, %r8;
add.s64 %rd629, %rd628, %rd1;
add.s64 %rd630, %rd629, %rd285;
sub.s64 %rd298, %rd630, %rd625;
shl.b64 %rd631, %rd298, 4;
add.s64 %rd299, %rd5, %rd631;
cvt.u64.u32	%rd632, %r9;
add.s64 %rd633, %rd632, %rd1;
shl.b64 %rd634, %rd633, 4;
add.s64 %rd300, %rd5, %rd634;
mov.u64 %rd1002, 0;
mov.pred %p149, 0;
@%p149 bra BB100_305;

BB100_304:
add.s64 %rd636, %rd2, %rd1002;
st.local.u8 [%rd636], %rs42;
add.s64 %rd1002, %rd1002, 1;
setp.lt.u64	%p150, %rd1002, 16;
@%p150 bra BB100_304;

BB100_305:
ld.global.u64 %rd638, [%rd296];
ld.global.u16 %rs126, [%rd296+8];
ld.global.v2.u8 {%rs127, %rs128}, [%rd296+10];
ld.global.v4.u8 {%rs129, %rs130, %rs131, %rs132}, [%rd296+12];
st.local.v4.u8 [%rd2+12], {%rs129, %rs130, %rs131, %rs132};
st.local.v2.u8 [%rd2+10], {%rs127, %rs128};
st.local.u16 [%rd2+8], %rs126;
st.local.u64 [%rd2], %rd638;
mov.u64 %rd1003, 0;
@%p149 bra BB100_307;

BB100_306:
add.s64 %rd640, %rd3, %rd1003;
st.local.u8 [%rd640], %rs42;
add.s64 %rd1003, %rd1003, 1;
setp.lt.u64	%p152, %rd1003, 16;
@%p152 bra BB100_306;

BB100_307:
ld.global.u64 %rd641, [%rd299];
ld.global.u16 %rs140, [%rd299+8];
ld.global.v2.u8 {%rs141, %rs142}, [%rd299+10];
ld.global.v4.u8 {%rs143, %rs144, %rs145, %rs146}, [%rd299+12];
st.local.v4.u8 [%rd3+12], {%rs143, %rs144, %rs145, %rs146};
st.local.v2.u8 [%rd3+10], {%rs141, %rs142};
st.local.u16 [%rd3+8], %rs140;
st.local.u64 [%rd3], %rd641;
mov.pred %p204, -1;
setp.ge.u64	%p154, %rd299, %rd300;
@%p154 bra BB100_316;

mov.pred %p204, 0;
setp.ge.u64	%p156, %rd296, %rd297;
@%p156 bra BB100_316;

ld.local.u64 %rd307, [%rd3];
or.b64 %rd642, %rd307, %rd421;
and.b64 %rd643, %rd642, -4294967296;
setp.eq.s64	%p157, %rd643, 0;
@%p157 bra BB100_311;
bra.uni BB100_310;

BB100_311:
cvt.u32.u64	%r238, %rd421;
cvt.u32.u64	%r239, %rd307;
div.u32 %r240, %r239, %r238;
cvt.u64.u32	%rd1004, %r240;
bra.uni BB100_312;

BB100_310:
div.s64 %rd1004, %rd307, %rd421;

BB100_312:
ld.local.u64 %rd311, [%rd2];
or.b64 %rd644, %rd311, %rd421;
and.b64 %rd645, %rd644, -4294967296;
setp.eq.s64	%p158, %rd645, 0;
@%p158 bra BB100_314;
bra.uni BB100_313;

BB100_314:
cvt.u32.u64	%r241, %rd421;
cvt.u32.u64	%r242, %rd311;
div.u32 %r243, %r242, %r241;
cvt.u64.u32	%rd1005, %r243;
bra.uni BB100_315;

BB100_313:
div.s64 %rd1005, %rd311, %rd421;

BB100_315:
setp.ge.s64	%p204, %rd1004, %rd1005;

BB100_316:
selp.b64	%rd646, %rd2, %rd3, %p204;
ld.local.u64 %rd315, [%rd646];
ld.local.u16 %rs28, [%rd646+8];
@%p204 bra BB100_318;
bra.uni BB100_317;

BB100_318:
add.s64 %rd653, %rd626, %rd5;
add.s64 %rd317, %rd653, 16;
ld.global.u64 %rd654, [%rd296+16];
st.local.u64 [%rd2], %rd654;
ld.global.u16 %rs154, [%rd296+24];
st.local.u16 [%rd2+8], %rs154;
mov.u64 %rd1038, %rd299;
mov.u64 %rd1039, %rd299;
mov.u64 %rd1062, %rd317;
mov.u64 %rd1063, %rd317;
bra.uni BB100_319;

BB100_317:
add.s64 %rd648, %rd631, %rd5;
add.s64 %rd316, %rd648, 16;
ld.global.u64 %rd649, [%rd299+16];
st.local.u64 [%rd3], %rd649;
ld.global.u16 %rs153, [%rd299+24];
st.local.u16 [%rd3+8], %rs153;
mov.u64 %rd1038, %rd316;
mov.u64 %rd1039, %rd316;
mov.u64 %rd1062, %rd296;
mov.u64 %rd1063, %rd296;

BB100_319:
mov.u64 %rd321, %rd1062;
mov.u64 %rd1061, %rd1063;
mov.u64 %rd319, %rd1038;
mov.u64 %rd1037, %rd1039;
mov.pred %p205, -1;
setp.ge.u64	%p160, %rd1037, %rd300;
@%p160 bra BB100_328;

mov.pred %p205, 0;
setp.ge.u64	%p162, %rd1061, %rd297;
@%p162 bra BB100_328;

ld.local.u64 %rd322, [%rd3];
or.b64 %rd657, %rd322, %rd421;
and.b64 %rd658, %rd657, -4294967296;
setp.eq.s64	%p163, %rd658, 0;
@%p163 bra BB100_323;
bra.uni BB100_322;

BB100_323:
cvt.u32.u64	%r244, %rd421;
cvt.u32.u64	%r245, %rd322;
div.u32 %r246, %r245, %r244;
cvt.u64.u32	%rd1006, %r246;
bra.uni BB100_324;

BB100_322:
div.s64 %rd1006, %rd322, %rd421;

BB100_324:
ld.local.u64 %rd326, [%rd2];
or.b64 %rd659, %rd326, %rd421;
and.b64 %rd660, %rd659, -4294967296;
setp.eq.s64	%p164, %rd660, 0;
@%p164 bra BB100_326;
bra.uni BB100_325;

BB100_326:
cvt.u32.u64	%r247, %rd421;
cvt.u32.u64	%r248, %rd326;
div.u32 %r249, %r248, %r247;
cvt.u64.u32	%rd1007, %r249;
bra.uni BB100_327;

BB100_325:
div.s64 %rd1007, %rd326, %rd421;

BB100_327:
setp.ge.s64	%p205, %rd1006, %rd1007;

BB100_328:
selp.b64	%rd661, %rd2, %rd3, %p205;
ld.local.u64 %rd330, [%rd661];
ld.local.u16 %rs29, [%rd661+8];
@%p205 bra BB100_330;
bra.uni BB100_329;

BB100_330:
add.s64 %rd1061, %rd1061, 16;
add.s64 %rd334, %rd321, 16;
ld.global.u64 %rd665, [%rd321+16];
st.local.u64 [%rd2], %rd665;
ld.global.u16 %rs156, [%rd321+24];
st.local.u16 [%rd2+8], %rs156;
mov.u64 %rd1036, %rd319;
mov.u64 %rd1060, %rd334;
bra.uni BB100_331;

BB100_329:
add.s64 %rd1037, %rd1037, 16;
add.s64 %rd332, %rd319, 16;
ld.global.u64 %rd662, [%rd319+16];
st.local.u64 [%rd3], %rd662;
ld.global.u16 %rs155, [%rd319+24];
st.local.u16 [%rd3+8], %rs155;
mov.u64 %rd1036, %rd332;
mov.u64 %rd1060, %rd321;

BB100_331:
mov.u64 %rd338, %rd1060;
mov.u64 %rd1059, %rd1061;
mov.u64 %rd336, %rd1036;
mov.u64 %rd1035, %rd1037;
mov.pred %p206, -1;
setp.ge.u64	%p166, %rd1035, %rd300;
@%p166 bra BB100_340;

mov.pred %p206, 0;
setp.ge.u64	%p168, %rd1059, %rd297;
@%p168 bra BB100_340;

ld.local.u64 %rd339, [%rd3];
or.b64 %rd668, %rd339, %rd421;
and.b64 %rd669, %rd668, -4294967296;
setp.eq.s64	%p169, %rd669, 0;
@%p169 bra BB100_335;
bra.uni BB100_334;

BB100_335:
cvt.u32.u64	%r250, %rd421;
cvt.u32.u64	%r251, %rd339;
div.u32 %r252, %r251, %r250;
cvt.u64.u32	%rd1008, %r252;
bra.uni BB100_336;

BB100_334:
div.s64 %rd1008, %rd339, %rd421;

BB100_336:
ld.local.u64 %rd343, [%rd2];
or.b64 %rd670, %rd343, %rd421;
and.b64 %rd671, %rd670, -4294967296;
setp.eq.s64	%p170, %rd671, 0;
@%p170 bra BB100_338;
bra.uni BB100_337;

BB100_338:
cvt.u32.u64	%r253, %rd421;
cvt.u32.u64	%r254, %rd343;
div.u32 %r255, %r254, %r253;
cvt.u64.u32	%rd1009, %r255;
bra.uni BB100_339;

BB100_337:
div.s64 %rd1009, %rd343, %rd421;

BB100_339:
setp.ge.s64	%p206, %rd1008, %rd1009;

BB100_340:
selp.b64	%rd672, %rd2, %rd3, %p206;
ld.local.u64 %rd347, [%rd672];
ld.local.u16 %rs30, [%rd672+8];
@%p206 bra BB100_342;
bra.uni BB100_341;

BB100_342:
add.s64 %rd1059, %rd1059, 16;
add.s64 %rd351, %rd338, 16;
ld.global.u64 %rd676, [%rd338+16];
st.local.u64 [%rd2], %rd676;
ld.global.u16 %rs158, [%rd338+24];
st.local.u16 [%rd2+8], %rs158;
mov.u64 %rd1034, %rd336;
mov.u64 %rd1058, %rd351;
bra.uni BB100_343;

BB100_341:
add.s64 %rd1035, %rd1035, 16;
add.s64 %rd349, %rd336, 16;
ld.global.u64 %rd673, [%rd336+16];
st.local.u64 [%rd3], %rd673;
ld.global.u16 %rs157, [%rd336+24];
st.local.u16 [%rd3+8], %rs157;
mov.u64 %rd1034, %rd349;
mov.u64 %rd1058, %rd338;

BB100_343:
mov.u64 %rd355, %rd1058;
mov.u64 %rd1057, %rd1059;
mov.u64 %rd353, %rd1034;
mov.u64 %rd1033, %rd1035;
mov.pred %p207, -1;
setp.ge.u64	%p172, %rd1033, %rd300;
@%p172 bra BB100_352;

mov.pred %p207, 0;
setp.ge.u64	%p174, %rd1057, %rd297;
@%p174 bra BB100_352;

ld.local.u64 %rd356, [%rd3];
or.b64 %rd679, %rd356, %rd421;
and.b64 %rd680, %rd679, -4294967296;
setp.eq.s64	%p175, %rd680, 0;
@%p175 bra BB100_347;
bra.uni BB100_346;

BB100_347:
cvt.u32.u64	%r256, %rd421;
cvt.u32.u64	%r257, %rd356;
div.u32 %r258, %r257, %r256;
cvt.u64.u32	%rd1010, %r258;
bra.uni BB100_348;

BB100_346:
div.s64 %rd1010, %rd356, %rd421;

BB100_348:
ld.local.u64 %rd360, [%rd2];
or.b64 %rd681, %rd360, %rd421;
and.b64 %rd682, %rd681, -4294967296;
setp.eq.s64	%p176, %rd682, 0;
@%p176 bra BB100_350;
bra.uni BB100_349;

BB100_350:
cvt.u32.u64	%r259, %rd421;
cvt.u32.u64	%r260, %rd360;
div.u32 %r261, %r260, %r259;
cvt.u64.u32	%rd1011, %r261;
bra.uni BB100_351;

BB100_349:
div.s64 %rd1011, %rd360, %rd421;

BB100_351:
setp.ge.s64	%p207, %rd1010, %rd1011;

BB100_352:
selp.b64	%rd683, %rd2, %rd3, %p207;
ld.local.u64 %rd364, [%rd683];
ld.local.u16 %rs31, [%rd683+8];
@%p207 bra BB100_354;
bra.uni BB100_353;

BB100_354:
add.s64 %rd1057, %rd1057, 16;
add.s64 %rd368, %rd355, 16;
ld.global.u64 %rd687, [%rd355+16];
st.local.u64 [%rd2], %rd687;
ld.global.u16 %rs160, [%rd355+24];
st.local.u16 [%rd2+8], %rs160;
mov.u64 %rd1032, %rd353;
mov.u64 %rd1056, %rd368;
bra.uni BB100_355;

BB100_353:
add.s64 %rd1033, %rd1033, 16;
add.s64 %rd366, %rd353, 16;
ld.global.u64 %rd684, [%rd353+16];
st.local.u64 [%rd3], %rd684;
ld.global.u16 %rs159, [%rd353+24];
st.local.u16 [%rd3+8], %rs159;
mov.u64 %rd1032, %rd366;
mov.u64 %rd1056, %rd355;

BB100_355:
mov.u64 %rd372, %rd1056;
mov.u64 %rd1055, %rd1057;
mov.u64 %rd370, %rd1032;
mov.u64 %rd1031, %rd1033;
mov.pred %p208, -1;
setp.ge.u64	%p178, %rd1031, %rd300;
@%p178 bra BB100_364;

mov.pred %p208, 0;
setp.ge.u64	%p180, %rd1055, %rd297;
@%p180 bra BB100_364;

ld.local.u64 %rd373, [%rd3];
or.b64 %rd690, %rd373, %rd421;
and.b64 %rd691, %rd690, -4294967296;
setp.eq.s64	%p181, %rd691, 0;
@%p181 bra BB100_359;
bra.uni BB100_358;

BB100_359:
cvt.u32.u64	%r262, %rd421;
cvt.u32.u64	%r263, %rd373;
div.u32 %r264, %r263, %r262;
cvt.u64.u32	%rd1012, %r264;
bra.uni BB100_360;

BB100_358:
div.s64 %rd1012, %rd373, %rd421;

BB100_360:
ld.local.u64 %rd377, [%rd2];
or.b64 %rd692, %rd377, %rd421;
and.b64 %rd693, %rd692, -4294967296;
setp.eq.s64	%p182, %rd693, 0;
@%p182 bra BB100_362;
bra.uni BB100_361;

BB100_362:
cvt.u32.u64	%r265, %rd421;
cvt.u32.u64	%r266, %rd377;
div.u32 %r267, %r266, %r265;
cvt.u64.u32	%rd1013, %r267;
bra.uni BB100_363;

BB100_361:
div.s64 %rd1013, %rd377, %rd421;

BB100_363:
setp.ge.s64	%p208, %rd1012, %rd1013;

BB100_364:
selp.b64	%rd694, %rd2, %rd3, %p208;
ld.local.u64 %rd381, [%rd694];
ld.local.u16 %rs32, [%rd694+8];
@%p208 bra BB100_366;
bra.uni BB100_365;

BB100_366:
add.s64 %rd1055, %rd1055, 16;
add.s64 %rd385, %rd372, 16;
ld.global.u64 %rd698, [%rd372+16];
st.local.u64 [%rd2], %rd698;
ld.global.u16 %rs162, [%rd372+24];
st.local.u16 [%rd2+8], %rs162;
mov.u64 %rd1030, %rd370;
mov.u64 %rd1054, %rd385;
bra.uni BB100_367;

BB100_365:
add.s64 %rd1031, %rd1031, 16;
add.s64 %rd383, %rd370, 16;
ld.global.u64 %rd695, [%rd370+16];
st.local.u64 [%rd3], %rd695;
ld.global.u16 %rs161, [%rd370+24];
st.local.u16 [%rd3+8], %rs161;
mov.u64 %rd1030, %rd383;
mov.u64 %rd1054, %rd372;

BB100_367:
mov.u64 %rd389, %rd1054;
mov.u64 %rd1053, %rd1055;
mov.u64 %rd387, %rd1030;
mov.u64 %rd1029, %rd1031;
mov.pred %p209, -1;
setp.ge.u64	%p184, %rd1029, %rd300;
@%p184 bra BB100_376;

mov.pred %p209, 0;
setp.ge.u64	%p186, %rd1053, %rd297;
@%p186 bra BB100_376;

ld.local.u64 %rd390, [%rd3];
or.b64 %rd701, %rd390, %rd421;
and.b64 %rd702, %rd701, -4294967296;
setp.eq.s64	%p187, %rd702, 0;
@%p187 bra BB100_371;
bra.uni BB100_370;

BB100_371:
cvt.u32.u64	%r268, %rd421;
cvt.u32.u64	%r269, %rd390;
div.u32 %r270, %r269, %r268;
cvt.u64.u32	%rd1014, %r270;
bra.uni BB100_372;

BB100_370:
div.s64 %rd1014, %rd390, %rd421;

BB100_372:
ld.local.u64 %rd394, [%rd2];
or.b64 %rd703, %rd394, %rd421;
and.b64 %rd704, %rd703, -4294967296;
setp.eq.s64	%p188, %rd704, 0;
@%p188 bra BB100_374;
bra.uni BB100_373;

BB100_374:
cvt.u32.u64	%r271, %rd421;
cvt.u32.u64	%r272, %rd394;
div.u32 %r273, %r272, %r271;
cvt.u64.u32	%rd1015, %r273;
bra.uni BB100_375;

BB100_373:
div.s64 %rd1015, %rd394, %rd421;

BB100_375:
setp.ge.s64	%p209, %rd1014, %rd1015;

BB100_376:
selp.b64	%rd705, %rd2, %rd3, %p209;
ld.local.u64 %rd398, [%rd705];
ld.local.u16 %rs33, [%rd705+8];
@%p209 bra BB100_378;
bra.uni BB100_377;

BB100_378:
add.s64 %rd1053, %rd1053, 16;
add.s64 %rd402, %rd389, 16;
ld.global.u64 %rd709, [%rd389+16];
st.local.u64 [%rd2], %rd709;
ld.global.u16 %rs164, [%rd389+24];
st.local.u16 [%rd2+8], %rs164;
mov.u64 %rd1028, %rd387;
mov.u64 %rd1052, %rd402;
bra.uni BB100_379;

BB100_377:
add.s64 %rd1029, %rd1029, 16;
add.s64 %rd400, %rd387, 16;
ld.global.u64 %rd706, [%rd387+16];
st.local.u64 [%rd3], %rd706;
ld.global.u16 %rs163, [%rd387+24];
st.local.u16 [%rd3+8], %rs163;
mov.u64 %rd1028, %rd400;
mov.u64 %rd1052, %rd389;

BB100_379:
mov.pred %p189, -1;
setp.ge.u64	%p190, %rd1029, %rd300;
mov.pred %p210, %p189;
@%p190 bra BB100_388;

setp.ge.u64	%p192, %rd1053, %rd297;
mov.pred %p210, %p149;
@%p192 bra BB100_388;

ld.local.u64 %rd407, [%rd3];
or.b64 %rd712, %rd407, %rd421;
and.b64 %rd713, %rd712, -4294967296;
setp.eq.s64	%p193, %rd713, 0;
@%p193 bra BB100_383;
bra.uni BB100_382;

BB100_383:
cvt.u32.u64	%r274, %rd421;
cvt.u32.u64	%r275, %rd407;
div.u32 %r276, %r275, %r274;
cvt.u64.u32	%rd1064, %r276;
bra.uni BB100_384;

BB100_382:
div.s64 %rd1064, %rd407, %rd421;

BB100_384:
ld.local.u64 %rd411, [%rd2];
or.b64 %rd714, %rd411, %rd421;
and.b64 %rd715, %rd714, -4294967296;
setp.eq.s64	%p194, %rd715, 0;
@%p194 bra BB100_386;
bra.uni BB100_385;

BB100_386:
cvt.u32.u64	%r277, %rd421;
cvt.u32.u64	%r278, %rd411;
div.u32 %r279, %r278, %r277;
cvt.u64.u32	%rd1065, %r279;
bra.uni BB100_387;

BB100_385:
div.s64 %rd1065, %rd411, %rd421;

BB100_387:
setp.ge.s64	%p210, %rd1064, %rd1065;

BB100_388:
selp.b64	%rd716, %rd2, %rd3, %p210;
ld.local.u64 %rd415, [%rd716];
ld.local.u16 %rs34, [%rd716+8];
@%p210 bra BB100_390;
bra.uni BB100_389;

BB100_390:
ld.global.u64 %rd720, [%rd1052+16];
st.local.u64 [%rd2], %rd720;
ld.global.u16 %rs166, [%rd1052+24];
st.local.u16 [%rd2+8], %rs166;
bra.uni BB100_391;

BB100_389:
ld.global.u64 %rd717, [%rd1028+16];
st.local.u64 [%rd3], %rd717;
ld.global.u16 %rs165, [%rd1028+24];
st.local.u16 [%rd3+8], %rs165;

BB100_391:
setp.eq.s32	%p15, %r6, 0;
bar.sync 0;
@%p15 bra BB100_393;

st.global.u64 [%rd37], %rd315;
st.global.u16 [%rd37+8], %rs28;

BB100_393:
setp.lt.u32	%p195, %r6, 2;
@%p195 bra BB100_395;

st.global.u64 [%rd37+16], %rd330;
st.global.u16 [%rd37+24], %rs29;

BB100_395:
setp.lt.u32	%p196, %r6, 3;
@%p196 bra BB100_397;

st.global.u64 [%rd37+32], %rd347;
st.global.u16 [%rd37+40], %rs30;

BB100_397:
setp.lt.u32	%p197, %r6, 4;
@%p197 bra BB100_399;

st.global.u64 [%rd37+48], %rd364;
st.global.u16 [%rd37+56], %rs31;

BB100_399:
setp.lt.u32	%p198, %r6, 5;
@%p198 bra BB100_401;

st.global.u64 [%rd37+64], %rd381;
st.global.u16 [%rd37+72], %rs32;

BB100_401:
setp.lt.u32	%p199, %r6, 6;
@%p199 bra BB100_403;

st.global.u64 [%rd37+80], %rd398;
st.global.u16 [%rd37+88], %rs33;

BB100_403:
setp.lt.u32	%p200, %r6, 7;
@%p200 bra BB100_405;

st.global.u64 [%rd37+96], %rd415;
st.global.u16 [%rd37+104], %rs34;

BB100_405:
bar.sync 0;
shl.b32 %r282, %r282, 1;
setp.lt.u32	%p201, %r282, 257;
@%p201 bra BB100_294;

setp.ge.u32	%p202, %r285, %r1;
@%p202 bra BB100_408;

BB100_407:
cvt.u64.u32	%rd723, %r285;
add.s64 %rd724, %rd723, %rd425;
add.s64 %rd725, %rd723, %rd1;
shl.b64 %rd726, %rd725, 4;
add.s64 %rd727, %rd5, %rd726;
ld.global.u64 %rd728, [%rd727];
shl.b64 %rd729, %rd724, 4;
add.s64 %rd730, %rd283, %rd729;
st.global.u64 [%rd730], %rd728;
ld.global.u16 %rs167, [%rd727+8];
st.global.u16 [%rd730+8], %rs167;
add.s32 %r285, %r285, 256;
setp.lt.u32	%p203, %r285, %r1;
@%p203 bra BB100_407;

BB100_408:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0[40]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot101[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<207>;
.reg .b16 %rs<197>;
.reg .b32 %r<308>;
.reg .b64 %rd<1089>;


mov.u64 %rd1088, __local_depot101;
cvta.local.u64 %SP, %rd1088;
ld.param.u64 %rd416, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u64 %rd415, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u64 %rd413, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
ld.param.u64 %rd412, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd414, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EENSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd417, %r23;
sub.s64 %rd418, %rd414, %rd417;
cvt.u32.u64	%r24, %rd418;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd419, %SP, 16;
cvta.to.local.u64 %rd1, %rd419;
add.u64 %rd420, %SP, 0;
cvta.to.local.u64 %rd2, %rd420;
add.u64 %rd421, %SP, 32;
cvta.to.local.u64 %rd3, %rd421;
cvta.to.global.u64 %rd422, %rd412;
cvta.to.global.u64 %rd423, %rd413;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r307, %tid.x;
cvt.u64.u32	%rd424, %r307;
add.s64 %rd425, %rd424, %rd417;
shl.b64 %rd426, %rd425, 3;
add.s64 %rd4, %rd422, %rd426;
shl.b64 %rd427, %rd425, 1;
add.s64 %rd5, %rd423, %rd427;
@%p16 bra BB101_15;
bra.uni BB101_1;

BB101_15:
ld.global.u64 %rd777, [%rd4];
ld.global.u16 %rs184, [%rd5];
ld.global.u64 %rd778, [%rd4+2048];
ld.global.u16 %rs186, [%rd5+512];
ld.global.u64 %rd780, [%rd4+4096];
ld.global.u16 %rs187, [%rd5+1024];
ld.global.u64 %rd781, [%rd4+6144];
ld.global.u16 %rs189, [%rd5+1536];
ld.global.u64 %rd783, [%rd4+8192];
ld.global.u16 %rs190, [%rd5+2048];
ld.global.u64 %rd782, [%rd4+10240];
ld.global.u16 %rs188, [%rd5+2560];
ld.global.u64 %rd779, [%rd4+12288];
ld.global.u16 %rs185, [%rd5+3072];
bra.uni BB101_16;

BB101_1:
mov.u64 %rd428, 0;
mov.u16 %rs35, 0;
setp.ge.u32	%p17, %r307, %r1;
mov.u16 %rs196, %rs35;
mov.u64 %rd789, %rd428;
@%p17 bra BB101_3;

ld.global.u64 %rd6, [%rd4];
ld.global.u16 %rs1, [%rd5];
mov.u16 %rs196, %rs1;
mov.u64 %rd789, %rd6;

BB101_3:
mov.u64 %rd765, %rd789;
mov.u64 %rd777, %rd765;
mov.u16 %rs172, %rs196;
mov.u16 %rs184, %rs172;
add.s32 %r26, %r307, 256;
setp.ge.u32	%p18, %r26, %r1;
mov.u16 %rs195, %rs35;
mov.u64 %rd788, %rd428;
@%p18 bra BB101_5;

ld.global.u64 %rd788, [%rd4+2048];
ld.global.u16 %rs195, [%rd5+512];

BB101_5:
mov.u64 %rd778, %rd788;
mov.u16 %rs186, %rs195;
add.s32 %r27, %r307, 512;
setp.ge.u32	%p19, %r27, %r1;
mov.u16 %rs194, %rs35;
mov.u64 %rd787, %rd428;
@%p19 bra BB101_7;

ld.global.u64 %rd787, [%rd4+4096];
ld.global.u16 %rs194, [%rd5+1024];

BB101_7:
mov.u64 %rd780, %rd787;
mov.u16 %rs187, %rs194;
add.s32 %r28, %r307, 768;
setp.ge.u32	%p20, %r28, %r1;
mov.u16 %rs193, %rs35;
mov.u64 %rd786, %rd428;
@%p20 bra BB101_9;

ld.global.u64 %rd786, [%rd4+6144];
ld.global.u16 %rs193, [%rd5+1536];

BB101_9:
mov.u64 %rd781, %rd786;
mov.u16 %rs189, %rs193;
add.s32 %r29, %r307, 1024;
setp.ge.u32	%p21, %r29, %r1;
mov.u16 %rs192, %rs35;
mov.u64 %rd785, %rd428;
@%p21 bra BB101_11;

ld.global.u64 %rd785, [%rd4+8192];
ld.global.u16 %rs192, [%rd5+2048];

BB101_11:
mov.u64 %rd783, %rd785;
mov.u16 %rs190, %rs192;
add.s32 %r30, %r307, 1280;
setp.ge.u32	%p22, %r30, %r1;
mov.u16 %rs191, %rs35;
mov.u64 %rd784, %rd428;
@%p22 bra BB101_13;

ld.global.u64 %rd784, [%rd4+10240];
ld.global.u16 %rs191, [%rd5+2560];

BB101_13:
mov.u64 %rd782, %rd784;
mov.u16 %rs188, %rs191;
add.s32 %r31, %r307, 1536;
setp.ge.u32	%p23, %r31, %r1;
mov.u16 %rs185, %rs35;
mov.u64 %rd779, %rd428;
@%p23 bra BB101_16;

ld.global.u64 %rd779, [%rd4+12288];
ld.global.u16 %rs185, [%rd5+3072];

BB101_16:
@%p16 bra BB101_31;
bra.uni BB101_17;

BB101_31:
mov.u32 %r52, %tid.x;
mul.wide.u32 %rd456, %r52, 16;
mov.u64 %rd457, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd458, %rd457, %rd456;
st.shared.u64 [%rd458], %rd777;
st.shared.u64 [%rd458+4096], %rd778;
st.shared.u64 [%rd458+8192], %rd780;
st.shared.u64 [%rd458+12288], %rd781;
st.shared.u64 [%rd458+16384], %rd783;
st.shared.u64 [%rd458+20480], %rd782;
st.shared.u64 [%rd458+24576], %rd779;
st.shared.u16 [%rd458+8], %rs184;
st.shared.u16 [%rd458+4104], %rs186;
st.shared.u16 [%rd458+8200], %rs187;
st.shared.u16 [%rd458+12296], %rs189;
st.shared.u16 [%rd458+16392], %rs190;
st.shared.u16 [%rd458+20488], %rs188;
st.shared.u16 [%rd458+24584], %rs185;
bra.uni BB101_32;

BB101_17:
setp.ge.u32	%p25, %r307, %r1;
@%p25 bra BB101_19;

mul.wide.u32 %rd435, %r307, 16;
mov.u64 %rd436, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd437, %rd436, %rd435;
st.shared.u64 [%rd437], %rd777;
st.shared.u16 [%rd437+8], %rs184;

BB101_19:
add.s32 %r35, %r307, 256;
setp.ge.u32	%p26, %r35, %r1;
@%p26 bra BB101_21;

mul.wide.u32 %rd438, %r307, 16;
mov.u64 %rd439, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd440, %rd439, %rd438;
st.shared.u64 [%rd440+4096], %rd778;
st.shared.u16 [%rd440+4104], %rs186;

BB101_21:
add.s32 %r38, %r307, 512;
setp.ge.u32	%p27, %r38, %r1;
@%p27 bra BB101_23;

mul.wide.u32 %rd441, %r307, 16;
mov.u64 %rd442, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd443, %rd442, %rd441;
st.shared.u64 [%rd443+8192], %rd780;
st.shared.u16 [%rd443+8200], %rs187;

BB101_23:
add.s32 %r41, %r307, 768;
setp.ge.u32	%p28, %r41, %r1;
@%p28 bra BB101_25;

mul.wide.u32 %rd444, %r307, 16;
mov.u64 %rd445, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd446, %rd445, %rd444;
st.shared.u64 [%rd446+12288], %rd781;
st.shared.u16 [%rd446+12296], %rs189;

BB101_25:
add.s32 %r44, %r307, 1024;
setp.ge.u32	%p29, %r44, %r1;
@%p29 bra BB101_27;

mul.wide.u32 %rd447, %r307, 16;
mov.u64 %rd448, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd449, %rd448, %rd447;
st.shared.u64 [%rd449+16384], %rd783;
st.shared.u16 [%rd449+16392], %rs190;

BB101_27:
add.s32 %r47, %r307, 1280;
setp.ge.u32	%p30, %r47, %r1;
@%p30 bra BB101_29;

mul.wide.u32 %rd450, %r307, 16;
mov.u64 %rd451, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd452, %rd451, %rd450;
st.shared.u64 [%rd452+20480], %rd782;
st.shared.u16 [%rd452+20488], %rs188;

BB101_29:
add.s32 %r50, %r307, 1536;
setp.ge.u32	%p31, %r50, %r1;
@%p31 bra BB101_32;

mul.wide.u32 %rd453, %r307, 16;
mov.u64 %rd454, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd455, %rd454, %rd453;
st.shared.u64 [%rd455+24576], %rd779;
st.shared.u16 [%rd455+24584], %rs185;

BB101_32:
bar.sync 0;
mov.u64 %rd459, 0;
st.local.u64 [%rd3], %rd459;
st.local.u64 [%rd3+16], %rd459;
st.local.u64 [%rd3+32], %rd459;
st.local.u64 [%rd3+48], %rd459;
st.local.u64 [%rd3+64], %rd459;
st.local.u64 [%rd3+80], %rd459;
st.local.u64 [%rd3+96], %rd459;
mov.u16 %rs42, 0;
st.local.v2.u8 [%rd3+8], {%rs42, %rs42};
st.local.v2.u8 [%rd3+24], {%rs42, %rs42};
st.local.v2.u8 [%rd3+40], {%rs42, %rs42};
st.local.v2.u8 [%rd3+56], {%rs42, %rs42};
st.local.v2.u8 [%rd3+72], {%rs42, %rs42};
st.local.v2.u8 [%rd3+88], {%rs42, %rs42};
st.local.u16 [%rd3+104], %rs42;
mul.lo.s32 %r54, %r307, 7;
add.s32 %r55, %r54, 7;
setp.gt.u32	%p32, %r55, %r1;
mad.lo.s32 %r3, %r307, -7, %r1;
selp.b32	%r4, %r3, 7, %p32;
cvt.u64.u32	%rd34, %r54;
setp.eq.s32	%p33, %r4, 0;
mul.wide.u32 %rd460, %r54, 16;
mov.u64 %rd461, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd35, %rd461, %rd460;
@%p33 bra BB101_34;

ld.shared.u64 %rd462, [%rd35];
st.local.u64 [%rd3], %rd462;
ld.shared.u16 %rs43, [%rd35+8];
st.local.u16 [%rd3+8], %rs43;

BB101_34:
setp.lt.u32	%p34, %r4, 2;
mov.u64 %rd1027, %rd459;
@%p34 bra BB101_36;

ld.shared.u64 %rd36, [%rd35+16];
st.local.u64 [%rd3+16], %rd36;
ld.shared.u16 %rs44, [%rd35+24];
st.local.u16 [%rd3+24], %rs44;
mov.u64 %rd1027, %rd36;

BB101_36:
mov.u64 %rd849, %rd1027;
mov.u64 %rd1011, %rd849;
setp.lt.u32	%p35, %r4, 3;
mov.u64 %rd1026, %rd459;
@%p35 bra BB101_38;

ld.shared.u64 %rd1026, [%rd35+32];
st.local.u64 [%rd3+32], %rd1026;
ld.shared.u16 %rs45, [%rd35+40];
st.local.u16 [%rd3+40], %rs45;

BB101_38:
mov.u64 %rd1013, %rd1026;
setp.lt.u32	%p36, %r4, 4;
mov.u64 %rd1025, %rd459;
@%p36 bra BB101_40;

ld.shared.u64 %rd1025, [%rd35+48];
st.local.u64 [%rd3+48], %rd1025;
ld.shared.u16 %rs46, [%rd35+56];
st.local.u16 [%rd3+56], %rs46;

BB101_40:
mov.u64 %rd1012, %rd1025;
setp.lt.u32	%p37, %r4, 5;
mov.u64 %rd1024, %rd459;
@%p37 bra BB101_42;

ld.shared.u64 %rd1024, [%rd35+64];
st.local.u64 [%rd3+64], %rd1024;
ld.shared.u16 %rs47, [%rd35+72];
st.local.u16 [%rd3+72], %rs47;

BB101_42:
mov.u64 %rd1015, %rd1024;
setp.lt.u32	%p38, %r4, 6;
mov.u64 %rd1023, %rd459;
@%p38 bra BB101_44;

ld.shared.u64 %rd1023, [%rd35+80];
st.local.u64 [%rd3+80], %rd1023;
ld.shared.u16 %rs48, [%rd35+88];
st.local.u16 [%rd3+88], %rs48;

BB101_44:
mov.u64 %rd1014, %rd1023;
setp.lt.u32	%p39, %r4, 7;
mov.u64 %rd1022, %rd459;
@%p39 bra BB101_46;

ld.shared.u64 %rd1022, [%rd35+96];
st.local.u64 [%rd3+96], %rd1022;
ld.shared.u16 %rs49, [%rd35+104];
st.local.u16 [%rd3+104], %rs49;

BB101_46:
mov.u64 %rd1016, %rd1022;
setp.gt.u32	%p40, %r4, 6;
@%p40 bra BB101_109;

ld.local.u64 %rd469, [%rd3];
ld.local.u16 %rs50, [%rd3+8];
ld.local.v2.u8 {%rs51, %rs52}, [%rd3+10];
ld.local.v4.u8 {%rs53, %rs54, %rs55, %rs56}, [%rd3+12];
st.local.v4.u8 [%rd2+12], {%rs53, %rs54, %rs55, %rs56};
st.local.v2.u8 [%rd2+10], {%rs51, %rs52};
st.local.u16 [%rd2+8], %rs50;
st.local.u64 [%rd2], %rd469;
@%p34 bra BB101_55;

ld.local.u64 %rd50, [%rd2];
or.b64 %rd473, %rd50, %rd416;
and.b64 %rd474, %rd473, -4294967296;
setp.eq.s64	%p42, %rd474, 0;
@%p42 bra BB101_50;

div.s64 %rd790, %rd50, %rd416;
bra.uni BB101_51;

BB101_50:
cvt.u32.u64	%r56, %rd416;
cvt.u32.u64	%r57, %rd50;
div.u32 %r58, %r57, %r56;
cvt.u64.u32	%rd790, %r58;

BB101_51:
or.b64 %rd475, %rd1011, %rd416;
and.b64 %rd476, %rd475, -4294967296;
setp.eq.s64	%p43, %rd476, 0;
@%p43 bra BB101_53;

div.s64 %rd791, %rd1011, %rd416;
bra.uni BB101_54;

BB101_53:
cvt.u32.u64	%r59, %rd416;
cvt.u32.u64	%r60, %rd1011;
div.u32 %r61, %r60, %r59;
cvt.u64.u32	%rd791, %r61;

BB101_54:
setp.lt.s64	%p44, %rd790, %rd791;
selp.b64	%rd477, %rd1011, %rd50, %p44;
add.s64 %rd480, %rd3, 16;
selp.b64	%rd481, %rd480, %rd2, %p44;
st.local.u64 [%rd2], %rd477;
ld.local.u16 %rs63, [%rd481+8];
st.local.u16 [%rd2+8], %rs63;

BB101_55:
@%p35 bra BB101_63;

ld.local.u64 %rd57, [%rd2];
or.b64 %rd484, %rd57, %rd416;
and.b64 %rd485, %rd484, -4294967296;
setp.eq.s64	%p46, %rd485, 0;
@%p46 bra BB101_58;

div.s64 %rd792, %rd57, %rd416;
bra.uni BB101_59;

BB101_58:
cvt.u32.u64	%r62, %rd416;
cvt.u32.u64	%r63, %rd57;
div.u32 %r64, %r63, %r62;
cvt.u64.u32	%rd792, %r64;

BB101_59:
or.b64 %rd486, %rd1013, %rd416;
and.b64 %rd487, %rd486, -4294967296;
setp.eq.s64	%p47, %rd487, 0;
@%p47 bra BB101_61;

div.s64 %rd793, %rd1013, %rd416;
bra.uni BB101_62;

BB101_61:
cvt.u32.u64	%r65, %rd416;
cvt.u32.u64	%r66, %rd1013;
div.u32 %r67, %r66, %r65;
cvt.u64.u32	%rd793, %r67;

BB101_62:
setp.lt.s64	%p48, %rd792, %rd793;
selp.b64	%rd488, %rd1013, %rd57, %p48;
add.s64 %rd491, %rd3, 32;
selp.b64	%rd492, %rd491, %rd2, %p48;
st.local.u64 [%rd2], %rd488;
ld.local.u16 %rs64, [%rd492+8];
st.local.u16 [%rd2+8], %rs64;

BB101_63:
@%p36 bra BB101_71;

ld.local.u64 %rd64, [%rd2];
or.b64 %rd495, %rd64, %rd416;
and.b64 %rd496, %rd495, -4294967296;
setp.eq.s64	%p50, %rd496, 0;
@%p50 bra BB101_66;

div.s64 %rd794, %rd64, %rd416;
bra.uni BB101_67;

BB101_66:
cvt.u32.u64	%r68, %rd416;
cvt.u32.u64	%r69, %rd64;
div.u32 %r70, %r69, %r68;
cvt.u64.u32	%rd794, %r70;

BB101_67:
or.b64 %rd497, %rd1012, %rd416;
and.b64 %rd498, %rd497, -4294967296;
setp.eq.s64	%p51, %rd498, 0;
@%p51 bra BB101_69;

div.s64 %rd795, %rd1012, %rd416;
bra.uni BB101_70;

BB101_69:
cvt.u32.u64	%r71, %rd416;
cvt.u32.u64	%r72, %rd1012;
div.u32 %r73, %r72, %r71;
cvt.u64.u32	%rd795, %r73;

BB101_70:
setp.lt.s64	%p52, %rd794, %rd795;
selp.b64	%rd499, %rd1012, %rd64, %p52;
add.s64 %rd502, %rd3, 48;
selp.b64	%rd503, %rd502, %rd2, %p52;
st.local.u64 [%rd2], %rd499;
ld.local.u16 %rs65, [%rd503+8];
st.local.u16 [%rd2+8], %rs65;

BB101_71:
@%p37 bra BB101_79;

ld.local.u64 %rd71, [%rd2];
or.b64 %rd506, %rd71, %rd416;
and.b64 %rd507, %rd506, -4294967296;
setp.eq.s64	%p54, %rd507, 0;
@%p54 bra BB101_74;

div.s64 %rd796, %rd71, %rd416;
bra.uni BB101_75;

BB101_74:
cvt.u32.u64	%r74, %rd416;
cvt.u32.u64	%r75, %rd71;
div.u32 %r76, %r75, %r74;
cvt.u64.u32	%rd796, %r76;

BB101_75:
or.b64 %rd508, %rd1015, %rd416;
and.b64 %rd509, %rd508, -4294967296;
setp.eq.s64	%p55, %rd509, 0;
@%p55 bra BB101_77;

div.s64 %rd797, %rd1015, %rd416;
bra.uni BB101_78;

BB101_77:
cvt.u32.u64	%r77, %rd416;
cvt.u32.u64	%r78, %rd1015;
div.u32 %r79, %r78, %r77;
cvt.u64.u32	%rd797, %r79;

BB101_78:
setp.lt.s64	%p56, %rd796, %rd797;
selp.b64	%rd510, %rd1015, %rd71, %p56;
add.s64 %rd513, %rd3, 64;
selp.b64	%rd514, %rd513, %rd2, %p56;
st.local.u64 [%rd2], %rd510;
ld.local.u16 %rs66, [%rd514+8];
st.local.u16 [%rd2+8], %rs66;

BB101_79:
@%p38 bra BB101_87;

ld.local.u64 %rd78, [%rd2];
or.b64 %rd517, %rd78, %rd416;
and.b64 %rd518, %rd517, -4294967296;
setp.eq.s64	%p58, %rd518, 0;
@%p58 bra BB101_82;

div.s64 %rd798, %rd78, %rd416;
bra.uni BB101_83;

BB101_82:
cvt.u32.u64	%r80, %rd416;
cvt.u32.u64	%r81, %rd78;
div.u32 %r82, %r81, %r80;
cvt.u64.u32	%rd798, %r82;

BB101_83:
or.b64 %rd519, %rd1014, %rd416;
and.b64 %rd520, %rd519, -4294967296;
setp.eq.s64	%p59, %rd520, 0;
@%p59 bra BB101_85;

div.s64 %rd799, %rd1014, %rd416;
bra.uni BB101_86;

BB101_85:
cvt.u32.u64	%r83, %rd416;
cvt.u32.u64	%r84, %rd1014;
div.u32 %r85, %r84, %r83;
cvt.u64.u32	%rd799, %r85;

BB101_86:
setp.lt.s64	%p60, %rd798, %rd799;
selp.b64	%rd521, %rd1014, %rd78, %p60;
add.s64 %rd524, %rd3, 80;
selp.b64	%rd525, %rd524, %rd2, %p60;
st.local.u64 [%rd2], %rd521;
ld.local.u16 %rs67, [%rd525+8];
st.local.u16 [%rd2+8], %rs67;

BB101_87:
@%p39 bra BB101_95;

ld.local.u64 %rd85, [%rd2];
or.b64 %rd528, %rd85, %rd416;
and.b64 %rd529, %rd528, -4294967296;
setp.eq.s64	%p62, %rd529, 0;
@%p62 bra BB101_90;

div.s64 %rd800, %rd85, %rd416;
bra.uni BB101_91;

BB101_90:
cvt.u32.u64	%r86, %rd416;
cvt.u32.u64	%r87, %rd85;
div.u32 %r88, %r87, %r86;
cvt.u64.u32	%rd800, %r88;

BB101_91:
or.b64 %rd530, %rd1016, %rd416;
and.b64 %rd531, %rd530, -4294967296;
setp.eq.s64	%p63, %rd531, 0;
@%p63 bra BB101_93;

div.s64 %rd801, %rd1016, %rd416;
bra.uni BB101_94;

BB101_93:
cvt.u32.u64	%r89, %rd416;
cvt.u32.u64	%r90, %rd1016;
div.u32 %r91, %r90, %r89;
cvt.u64.u32	%rd801, %r91;

BB101_94:
setp.lt.s64	%p64, %rd800, %rd801;
selp.b64	%rd532, %rd1016, %rd85, %p64;
add.s64 %rd535, %rd3, 96;
selp.b64	%rd536, %rd535, %rd2, %p64;
st.local.u64 [%rd2], %rd532;
ld.local.u16 %rs68, [%rd536+8];
st.local.u16 [%rd2+8], %rs68;

BB101_95:
setp.ne.s32	%p65, %r4, 0;
@%p65 bra BB101_97;

ld.local.u64 %rd537, [%rd2];
st.local.u64 [%rd3], %rd537;
ld.local.u16 %rs69, [%rd2+8];
st.local.u16 [%rd3+8], %rs69;

BB101_97:
setp.gt.u32	%p66, %r4, 1;
mov.u64 %rd1021, %rd1011;
@%p66 bra BB101_99;

ld.local.u64 %rd1021, [%rd2];
st.local.u64 [%rd3+16], %rd1021;
ld.local.u16 %rs70, [%rd2+8];
st.local.u16 [%rd3+24], %rs70;

BB101_99:
mov.u64 %rd1011, %rd1021;
setp.gt.u32	%p67, %r4, 2;
mov.u64 %rd1020, %rd1013;
@%p67 bra BB101_101;

ld.local.u64 %rd1020, [%rd2];
st.local.u64 [%rd3+32], %rd1020;
ld.local.u16 %rs71, [%rd2+8];
st.local.u16 [%rd3+40], %rs71;

BB101_101:
mov.u64 %rd1013, %rd1020;
setp.gt.u32	%p68, %r4, 3;
mov.u64 %rd1019, %rd1012;
@%p68 bra BB101_103;

ld.local.u64 %rd1019, [%rd2];
st.local.u64 [%rd3+48], %rd1019;
ld.local.u16 %rs72, [%rd2+8];
st.local.u16 [%rd3+56], %rs72;

BB101_103:
mov.u64 %rd1012, %rd1019;
setp.gt.u32	%p69, %r4, 4;
mov.u64 %rd1018, %rd1015;
@%p69 bra BB101_105;

ld.local.u64 %rd1018, [%rd2];
st.local.u64 [%rd3+64], %rd1018;
ld.local.u16 %rs73, [%rd2+8];
st.local.u16 [%rd3+72], %rs73;

BB101_105:
mov.u64 %rd1015, %rd1018;
setp.gt.u32	%p70, %r4, 5;
mov.u64 %rd1017, %rd1014;
@%p70 bra BB101_107;

ld.local.u64 %rd1017, [%rd2];
st.local.u64 [%rd3+80], %rd1017;
ld.local.u16 %rs74, [%rd2+8];
st.local.u16 [%rd3+88], %rs74;

BB101_107:
mov.u64 %rd1014, %rd1017;
@%p40 bra BB101_109;

ld.local.u64 %rd1016, [%rd2];
st.local.u64 [%rd3+96], %rd1016;
ld.local.u16 %rs75, [%rd2+8];
st.local.u16 [%rd3+104], %rs75;

BB101_109:
mov.u64 %rd966, %rd1011;
mov.u64 %rd968, %rd1012;
mov.u64 %rd967, %rd1013;
mov.u64 %rd970, %rd1014;
mov.u64 %rd969, %rd1015;
mov.u64 %rd971, %rd1016;
cvt.u32.u64	%r92, %rd34;
setp.ge.u32	%p72, %r92, %r1;
@%p72 bra BB101_278;

or.b64 %rd538, %rd966, %rd416;
and.b64 %rd539, %rd538, -4294967296;
setp.eq.s64	%p73, %rd539, 0;
@%p73 bra BB101_112;

div.s64 %rd802, %rd966, %rd416;
bra.uni BB101_113;

BB101_112:
cvt.u32.u64	%r93, %rd416;
cvt.u32.u64	%r94, %rd966;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd802, %r95;

BB101_113:
ld.local.u64 %rd112, [%rd3];
or.b64 %rd540, %rd112, %rd416;
and.b64 %rd541, %rd540, -4294967296;
setp.eq.s64	%p74, %rd541, 0;
@%p74 bra BB101_115;

div.s64 %rd803, %rd112, %rd416;
bra.uni BB101_116;

BB101_115:
cvt.u32.u64	%r96, %rd416;
cvt.u32.u64	%r97, %rd112;
div.u32 %r98, %r97, %r96;
cvt.u64.u32	%rd803, %r98;

BB101_116:
setp.ge.s64	%p75, %rd802, %rd803;
mov.u64 %rd1009, %rd966;
mov.u64 %rd1010, %rd112;
@%p75 bra BB101_118;

st.local.u64 [%rd3], %rd966;
st.local.u64 [%rd3+16], %rd112;
ld.local.u16 %rs76, [%rd3+8];
ld.local.u16 %rs77, [%rd3+24];
st.local.u16 [%rd3+8], %rs77;
st.local.u16 [%rd3+24], %rs76;
mov.u64 %rd888, %rd966;
mov.u64 %rd1009, %rd112;
mov.u64 %rd1010, %rd888;

BB101_118:
mov.u64 %rd1003, %rd1009;
mov.u64 %rd998, %rd1010;
or.b64 %rd542, %rd968, %rd416;
and.b64 %rd543, %rd542, -4294967296;
setp.eq.s64	%p76, %rd543, 0;
@%p76 bra BB101_120;

div.s64 %rd804, %rd968, %rd416;
bra.uni BB101_121;

BB101_120:
cvt.u32.u64	%r99, %rd416;
cvt.u32.u64	%r100, %rd968;
div.u32 %r101, %r100, %r99;
cvt.u64.u32	%rd804, %r101;

BB101_121:
or.b64 %rd544, %rd967, %rd416;
and.b64 %rd545, %rd544, -4294967296;
setp.eq.s64	%p77, %rd545, 0;
@%p77 bra BB101_123;

div.s64 %rd805, %rd967, %rd416;
bra.uni BB101_124;

BB101_123:
cvt.u32.u64	%r102, %rd416;
cvt.u32.u64	%r103, %rd967;
div.u32 %r104, %r103, %r102;
cvt.u64.u32	%rd805, %r104;

BB101_124:
setp.ge.s64	%p78, %rd804, %rd805;
mov.u64 %rd1007, %rd967;
mov.u64 %rd1008, %rd968;
@%p78 bra BB101_126;

st.local.u64 [%rd3+32], %rd968;
st.local.u64 [%rd3+48], %rd967;
ld.local.u16 %rs78, [%rd3+40];
ld.local.u16 %rs79, [%rd3+56];
st.local.u16 [%rd3+40], %rs79;
st.local.u16 [%rd3+56], %rs78;
mov.u64 %rd1008, %rd967;
mov.u64 %rd1007, %rd968;

BB101_126:
mov.u64 %rd125, %rd1007;
mov.u64 %rd1001, %rd1008;
or.b64 %rd546, %rd970, %rd416;
and.b64 %rd547, %rd546, -4294967296;
setp.eq.s64	%p79, %rd547, 0;
@%p79 bra BB101_128;

div.s64 %rd806, %rd970, %rd416;
bra.uni BB101_129;

BB101_128:
cvt.u32.u64	%r105, %rd416;
cvt.u32.u64	%r106, %rd970;
div.u32 %r107, %r106, %r105;
cvt.u64.u32	%rd806, %r107;

BB101_129:
or.b64 %rd548, %rd969, %rd416;
and.b64 %rd549, %rd548, -4294967296;
setp.eq.s64	%p80, %rd549, 0;
@%p80 bra BB101_131;

div.s64 %rd807, %rd969, %rd416;
bra.uni BB101_132;

BB101_131:
cvt.u32.u64	%r108, %rd416;
cvt.u32.u64	%r109, %rd969;
div.u32 %r110, %r109, %r108;
cvt.u64.u32	%rd807, %r110;

BB101_132:
setp.ge.s64	%p81, %rd806, %rd807;
mov.u64 %rd1005, %rd969;
mov.u64 %rd1006, %rd970;
@%p81 bra BB101_134;

st.local.u64 [%rd3+64], %rd970;
st.local.u64 [%rd3+80], %rd969;
ld.local.u16 %rs80, [%rd3+72];
ld.local.u16 %rs81, [%rd3+88];
st.local.u16 [%rd3+72], %rs81;
st.local.u16 [%rd3+88], %rs80;
mov.u64 %rd1006, %rd969;
mov.u64 %rd1005, %rd970;

BB101_134:
mov.u64 %rd133, %rd1005;
mov.u64 %rd132, %rd1006;
or.b64 %rd550, %rd125, %rd416;
and.b64 %rd551, %rd550, -4294967296;
setp.eq.s64	%p82, %rd551, 0;
@%p82 bra BB101_136;

div.s64 %rd808, %rd125, %rd416;
bra.uni BB101_137;

BB101_136:
cvt.u32.u64	%r111, %rd416;
cvt.u32.u64	%r112, %rd125;
div.u32 %r113, %r112, %r111;
cvt.u64.u32	%rd808, %r113;

BB101_137:
or.b64 %rd552, %rd1003, %rd416;
and.b64 %rd553, %rd552, -4294967296;
setp.eq.s64	%p83, %rd553, 0;
@%p83 bra BB101_139;

div.s64 %rd809, %rd1003, %rd416;
bra.uni BB101_140;

BB101_139:
cvt.u32.u64	%r114, %rd416;
cvt.u32.u64	%r115, %rd1003;
div.u32 %r116, %r115, %r114;
cvt.u64.u32	%rd809, %r116;

BB101_140:
setp.ge.s64	%p84, %rd808, %rd809;
mov.u64 %rd1004, %rd125;
@%p84 bra BB101_142;

st.local.u64 [%rd3+16], %rd125;
st.local.u64 [%rd3+32], %rd1003;
ld.local.u16 %rs82, [%rd3+24];
ld.local.u16 %rs83, [%rd3+40];
st.local.u16 [%rd3+24], %rs83;
st.local.u16 [%rd3+40], %rs82;
mov.u64 %rd893, %rd1003;
mov.u64 %rd1003, %rd125;
mov.u64 %rd1004, %rd893;

BB101_142:
mov.u64 %rd141, %rd1003;
mov.u64 %rd995, %rd1004;
or.b64 %rd554, %rd133, %rd416;
and.b64 %rd555, %rd554, -4294967296;
setp.eq.s64	%p85, %rd555, 0;
@%p85 bra BB101_144;

div.s64 %rd810, %rd133, %rd416;
bra.uni BB101_145;

BB101_144:
cvt.u32.u64	%r117, %rd416;
cvt.u32.u64	%r118, %rd133;
div.u32 %r119, %r118, %r117;
cvt.u64.u32	%rd810, %r119;

BB101_145:
or.b64 %rd556, %rd1001, %rd416;
and.b64 %rd557, %rd556, -4294967296;
setp.eq.s64	%p86, %rd557, 0;
@%p86 bra BB101_147;

div.s64 %rd811, %rd1001, %rd416;
bra.uni BB101_148;

BB101_147:
cvt.u32.u64	%r120, %rd416;
cvt.u32.u64	%r121, %rd1001;
div.u32 %r122, %r121, %r120;
cvt.u64.u32	%rd811, %r122;

BB101_148:
setp.ge.s64	%p87, %rd810, %rd811;
mov.u64 %rd1002, %rd133;
@%p87 bra BB101_150;

st.local.u64 [%rd3+48], %rd133;
st.local.u64 [%rd3+64], %rd1001;
ld.local.u16 %rs84, [%rd3+56];
ld.local.u16 %rs85, [%rd3+72];
st.local.u16 [%rd3+56], %rs85;
st.local.u16 [%rd3+72], %rs84;
mov.u64 %rd895, %rd1001;
mov.u64 %rd1001, %rd133;
mov.u64 %rd1002, %rd895;

BB101_150:
mov.u64 %rd149, %rd1001;
mov.u64 %rd993, %rd1002;
or.b64 %rd558, %rd971, %rd416;
and.b64 %rd559, %rd558, -4294967296;
setp.eq.s64	%p88, %rd559, 0;
@%p88 bra BB101_152;

div.s64 %rd812, %rd971, %rd416;
bra.uni BB101_153;

BB101_152:
cvt.u32.u64	%r123, %rd416;
cvt.u32.u64	%r124, %rd971;
div.u32 %r125, %r124, %r123;
cvt.u64.u32	%rd812, %r125;

BB101_153:
or.b64 %rd560, %rd132, %rd416;
and.b64 %rd561, %rd560, -4294967296;
setp.eq.s64	%p89, %rd561, 0;
@%p89 bra BB101_155;

div.s64 %rd813, %rd132, %rd416;
bra.uni BB101_156;

BB101_155:
cvt.u32.u64	%r126, %rd416;
cvt.u32.u64	%r127, %rd132;
div.u32 %r128, %r127, %r126;
cvt.u64.u32	%rd813, %r128;

BB101_156:
setp.ge.s64	%p90, %rd812, %rd813;
mov.u64 %rd1000, %rd971;
mov.u64 %rd999, %rd132;
@%p90 bra BB101_158;

st.local.u64 [%rd3+80], %rd971;
st.local.u64 [%rd3+96], %rd132;
ld.local.u16 %rs86, [%rd3+88];
ld.local.u16 %rs87, [%rd3+104];
st.local.u16 [%rd3+88], %rs87;
st.local.u16 [%rd3+104], %rs86;
mov.u64 %rd873, %rd971;
mov.u64 %rd1000, %rd132;
mov.u64 %rd999, %rd873;

BB101_158:
mov.u64 %rd157, %rd999;
mov.u64 %rd988, %rd1000;
or.b64 %rd562, %rd141, %rd416;
and.b64 %rd563, %rd562, -4294967296;
setp.eq.s64	%p91, %rd563, 0;
@%p91 bra BB101_160;

div.s64 %rd814, %rd141, %rd416;
bra.uni BB101_161;

BB101_160:
cvt.u32.u64	%r129, %rd416;
cvt.u32.u64	%r130, %rd141;
div.u32 %r131, %r130, %r129;
cvt.u64.u32	%rd814, %r131;

BB101_161:
or.b64 %rd564, %rd998, %rd416;
and.b64 %rd565, %rd564, -4294967296;
setp.eq.s64	%p92, %rd565, 0;
@%p92 bra BB101_163;

div.s64 %rd815, %rd998, %rd416;
bra.uni BB101_164;

BB101_163:
cvt.u32.u64	%r132, %rd416;
cvt.u32.u64	%r133, %rd998;
div.u32 %r134, %r133, %r132;
cvt.u64.u32	%rd815, %r134;

BB101_164:
setp.ge.s64	%p93, %rd814, %rd815;
mov.u64 %rd997, %rd141;
@%p93 bra BB101_166;

st.local.u64 [%rd3], %rd141;
st.local.u64 [%rd3+16], %rd998;
ld.local.u16 %rs88, [%rd3+8];
ld.local.u16 %rs89, [%rd3+24];
st.local.u16 [%rd3+8], %rs89;
st.local.u16 [%rd3+24], %rs88;
mov.u64 %rd891, %rd998;
mov.u64 %rd998, %rd141;
mov.u64 %rd997, %rd891;

BB101_166:
mov.u64 %rd991, %rd997;
mov.u64 %rd986, %rd998;
or.b64 %rd566, %rd149, %rd416;
and.b64 %rd567, %rd566, -4294967296;
setp.eq.s64	%p94, %rd567, 0;
@%p94 bra BB101_168;

div.s64 %rd816, %rd149, %rd416;
bra.uni BB101_169;

BB101_168:
cvt.u32.u64	%r135, %rd416;
cvt.u32.u64	%r136, %rd149;
div.u32 %r137, %r136, %r135;
cvt.u64.u32	%rd816, %r137;

BB101_169:
or.b64 %rd568, %rd995, %rd416;
and.b64 %rd569, %rd568, -4294967296;
setp.eq.s64	%p95, %rd569, 0;
@%p95 bra BB101_171;

div.s64 %rd817, %rd995, %rd416;
bra.uni BB101_172;

BB101_171:
cvt.u32.u64	%r138, %rd416;
cvt.u32.u64	%r139, %rd995;
div.u32 %r140, %r139, %r138;
cvt.u64.u32	%rd817, %r140;

BB101_172:
setp.ge.s64	%p96, %rd816, %rd817;
mov.u64 %rd996, %rd149;
@%p96 bra BB101_174;

st.local.u64 [%rd3+32], %rd149;
st.local.u64 [%rd3+48], %rd995;
ld.local.u16 %rs90, [%rd3+40];
ld.local.u16 %rs91, [%rd3+56];
st.local.u16 [%rd3+40], %rs91;
st.local.u16 [%rd3+56], %rs90;
mov.u64 %rd903, %rd995;
mov.u64 %rd995, %rd149;
mov.u64 %rd996, %rd903;

BB101_174:
mov.u64 %rd173, %rd995;
mov.u64 %rd989, %rd996;
or.b64 %rd570, %rd157, %rd416;
and.b64 %rd571, %rd570, -4294967296;
setp.eq.s64	%p97, %rd571, 0;
@%p97 bra BB101_176;

div.s64 %rd818, %rd157, %rd416;
bra.uni BB101_177;

BB101_176:
cvt.u32.u64	%r141, %rd416;
cvt.u32.u64	%r142, %rd157;
div.u32 %r143, %r142, %r141;
cvt.u64.u32	%rd818, %r143;

BB101_177:
or.b64 %rd572, %rd993, %rd416;
and.b64 %rd573, %rd572, -4294967296;
setp.eq.s64	%p98, %rd573, 0;
@%p98 bra BB101_179;

div.s64 %rd819, %rd993, %rd416;
bra.uni BB101_180;

BB101_179:
cvt.u32.u64	%r144, %rd416;
cvt.u32.u64	%r145, %rd993;
div.u32 %r146, %r145, %r144;
cvt.u64.u32	%rd819, %r146;

BB101_180:
setp.ge.s64	%p99, %rd818, %rd819;
mov.u64 %rd994, %rd157;
@%p99 bra BB101_182;

st.local.u64 [%rd3+64], %rd157;
st.local.u64 [%rd3+80], %rd993;
ld.local.u16 %rs92, [%rd3+72];
ld.local.u16 %rs93, [%rd3+88];
st.local.u16 [%rd3+72], %rs93;
st.local.u16 [%rd3+88], %rs92;
mov.u64 %rd907, %rd993;
mov.u64 %rd993, %rd157;
mov.u64 %rd994, %rd907;

BB101_182:
mov.u64 %rd181, %rd993;
mov.u64 %rd180, %rd994;
or.b64 %rd574, %rd173, %rd416;
and.b64 %rd575, %rd574, -4294967296;
setp.eq.s64	%p100, %rd575, 0;
@%p100 bra BB101_184;

div.s64 %rd820, %rd173, %rd416;
bra.uni BB101_185;

BB101_184:
cvt.u32.u64	%r147, %rd416;
cvt.u32.u64	%r148, %rd173;
div.u32 %r149, %r148, %r147;
cvt.u64.u32	%rd820, %r149;

BB101_185:
or.b64 %rd576, %rd991, %rd416;
and.b64 %rd577, %rd576, -4294967296;
setp.eq.s64	%p101, %rd577, 0;
@%p101 bra BB101_187;

div.s64 %rd821, %rd991, %rd416;
bra.uni BB101_188;

BB101_187:
cvt.u32.u64	%r150, %rd416;
cvt.u32.u64	%r151, %rd991;
div.u32 %r152, %r151, %r150;
cvt.u64.u32	%rd821, %r152;

BB101_188:
setp.ge.s64	%p102, %rd820, %rd821;
mov.u64 %rd992, %rd173;
@%p102 bra BB101_190;

st.local.u64 [%rd3+16], %rd173;
st.local.u64 [%rd3+32], %rd991;
ld.local.u16 %rs94, [%rd3+24];
ld.local.u16 %rs95, [%rd3+40];
st.local.u16 [%rd3+24], %rs95;
st.local.u16 [%rd3+40], %rs94;
mov.u64 %rd917, %rd991;
mov.u64 %rd991, %rd173;
mov.u64 %rd992, %rd917;

BB101_190:
mov.u64 %rd189, %rd991;
mov.u64 %rd983, %rd992;
or.b64 %rd578, %rd181, %rd416;
and.b64 %rd579, %rd578, -4294967296;
setp.eq.s64	%p103, %rd579, 0;
@%p103 bra BB101_192;

div.s64 %rd822, %rd181, %rd416;
bra.uni BB101_193;

BB101_192:
cvt.u32.u64	%r153, %rd416;
cvt.u32.u64	%r154, %rd181;
div.u32 %r155, %r154, %r153;
cvt.u64.u32	%rd822, %r155;

BB101_193:
or.b64 %rd580, %rd989, %rd416;
and.b64 %rd581, %rd580, -4294967296;
setp.eq.s64	%p104, %rd581, 0;
@%p104 bra BB101_195;

div.s64 %rd823, %rd989, %rd416;
bra.uni BB101_196;

BB101_195:
cvt.u32.u64	%r156, %rd416;
cvt.u32.u64	%r157, %rd989;
div.u32 %r158, %r157, %r156;
cvt.u64.u32	%rd823, %r158;

BB101_196:
setp.ge.s64	%p105, %rd822, %rd823;
mov.u64 %rd990, %rd181;
@%p105 bra BB101_198;

st.local.u64 [%rd3+48], %rd181;
st.local.u64 [%rd3+64], %rd989;
ld.local.u16 %rs96, [%rd3+56];
ld.local.u16 %rs97, [%rd3+72];
st.local.u16 [%rd3+56], %rs97;
st.local.u16 [%rd3+72], %rs96;
mov.u64 %rd919, %rd989;
mov.u64 %rd989, %rd181;
mov.u64 %rd990, %rd919;

BB101_198:
mov.u64 %rd197, %rd989;
mov.u64 %rd981, %rd990;
or.b64 %rd582, %rd988, %rd416;
and.b64 %rd583, %rd582, -4294967296;
setp.eq.s64	%p106, %rd583, 0;
@%p106 bra BB101_200;

div.s64 %rd824, %rd988, %rd416;
bra.uni BB101_201;

BB101_200:
cvt.u32.u64	%r159, %rd416;
cvt.u32.u64	%r160, %rd988;
div.u32 %r161, %r160, %r159;
cvt.u64.u32	%rd824, %r161;

BB101_201:
or.b64 %rd584, %rd180, %rd416;
and.b64 %rd585, %rd584, -4294967296;
setp.eq.s64	%p107, %rd585, 0;
@%p107 bra BB101_203;

div.s64 %rd825, %rd180, %rd416;
bra.uni BB101_204;

BB101_203:
cvt.u32.u64	%r162, %rd416;
cvt.u32.u64	%r163, %rd180;
div.u32 %r164, %r163, %r162;
cvt.u64.u32	%rd825, %r164;

BB101_204:
setp.ge.s64	%p108, %rd824, %rd825;
mov.u64 %rd987, %rd180;
@%p108 bra BB101_206;

st.local.u64 [%rd3+80], %rd988;
st.local.u64 [%rd3+96], %rd180;
ld.local.u16 %rs98, [%rd3+88];
ld.local.u16 %rs99, [%rd3+104];
st.local.u16 [%rd3+88], %rs99;
st.local.u16 [%rd3+104], %rs98;
mov.u64 %rd911, %rd988;
mov.u64 %rd988, %rd180;
mov.u64 %rd987, %rd911;

BB101_206:
mov.u64 %rd205, %rd987;
mov.u64 %rd976, %rd988;
or.b64 %rd586, %rd189, %rd416;
and.b64 %rd587, %rd586, -4294967296;
setp.eq.s64	%p109, %rd587, 0;
@%p109 bra BB101_208;

div.s64 %rd826, %rd189, %rd416;
bra.uni BB101_209;

BB101_208:
cvt.u32.u64	%r165, %rd416;
cvt.u32.u64	%r166, %rd189;
div.u32 %r167, %r166, %r165;
cvt.u64.u32	%rd826, %r167;

BB101_209:
or.b64 %rd588, %rd986, %rd416;
and.b64 %rd589, %rd588, -4294967296;
setp.eq.s64	%p110, %rd589, 0;
@%p110 bra BB101_211;

div.s64 %rd827, %rd986, %rd416;
bra.uni BB101_212;

BB101_211:
cvt.u32.u64	%r168, %rd416;
cvt.u32.u64	%r169, %rd986;
div.u32 %r170, %r169, %r168;
cvt.u64.u32	%rd827, %r170;

BB101_212:
setp.ge.s64	%p111, %rd826, %rd827;
mov.u64 %rd985, %rd189;
@%p111 bra BB101_214;

st.local.u64 [%rd3], %rd189;
st.local.u64 [%rd3+16], %rd986;
ld.local.u16 %rs100, [%rd3+8];
ld.local.u16 %rs101, [%rd3+24];
st.local.u16 [%rd3+8], %rs101;
st.local.u16 [%rd3+24], %rs100;
mov.u64 %rd915, %rd986;
mov.u64 %rd986, %rd189;
mov.u64 %rd985, %rd915;

BB101_214:
mov.u64 %rd979, %rd985;
mov.u64 %rd212, %rd986;
or.b64 %rd590, %rd197, %rd416;
and.b64 %rd591, %rd590, -4294967296;
setp.eq.s64	%p112, %rd591, 0;
@%p112 bra BB101_216;

div.s64 %rd828, %rd197, %rd416;
bra.uni BB101_217;

BB101_216:
cvt.u32.u64	%r171, %rd416;
cvt.u32.u64	%r172, %rd197;
div.u32 %r173, %r172, %r171;
cvt.u64.u32	%rd828, %r173;

BB101_217:
or.b64 %rd592, %rd983, %rd416;
and.b64 %rd593, %rd592, -4294967296;
setp.eq.s64	%p113, %rd593, 0;
@%p113 bra BB101_219;

div.s64 %rd829, %rd983, %rd416;
bra.uni BB101_220;

BB101_219:
cvt.u32.u64	%r174, %rd416;
cvt.u32.u64	%r175, %rd983;
div.u32 %r176, %r175, %r174;
cvt.u64.u32	%rd829, %r176;

BB101_220:
setp.ge.s64	%p114, %rd828, %rd829;
mov.u64 %rd984, %rd197;
@%p114 bra BB101_222;

st.local.u64 [%rd3+32], %rd197;
st.local.u64 [%rd3+48], %rd983;
ld.local.u16 %rs102, [%rd3+40];
ld.local.u16 %rs103, [%rd3+56];
st.local.u16 [%rd3+40], %rs103;
st.local.u16 [%rd3+56], %rs102;
mov.u64 %rd927, %rd983;
mov.u64 %rd983, %rd197;
mov.u64 %rd984, %rd927;

BB101_222:
mov.u64 %rd221, %rd983;
mov.u64 %rd977, %rd984;
or.b64 %rd594, %rd205, %rd416;
and.b64 %rd595, %rd594, -4294967296;
setp.eq.s64	%p115, %rd595, 0;
@%p115 bra BB101_224;

div.s64 %rd830, %rd205, %rd416;
bra.uni BB101_225;

BB101_224:
cvt.u32.u64	%r177, %rd416;
cvt.u32.u64	%r178, %rd205;
div.u32 %r179, %r178, %r177;
cvt.u64.u32	%rd830, %r179;

BB101_225:
or.b64 %rd596, %rd981, %rd416;
and.b64 %rd597, %rd596, -4294967296;
setp.eq.s64	%p116, %rd597, 0;
@%p116 bra BB101_227;

div.s64 %rd831, %rd981, %rd416;
bra.uni BB101_228;

BB101_227:
cvt.u32.u64	%r180, %rd416;
cvt.u32.u64	%r181, %rd981;
div.u32 %r182, %r181, %r180;
cvt.u64.u32	%rd831, %r182;

BB101_228:
setp.ge.s64	%p117, %rd830, %rd831;
mov.u64 %rd982, %rd205;
@%p117 bra BB101_230;

st.local.u64 [%rd3+64], %rd205;
st.local.u64 [%rd3+80], %rd981;
ld.local.u16 %rs104, [%rd3+72];
ld.local.u16 %rs105, [%rd3+88];
st.local.u16 [%rd3+72], %rs105;
st.local.u16 [%rd3+88], %rs104;
mov.u64 %rd931, %rd981;
mov.u64 %rd981, %rd205;
mov.u64 %rd982, %rd931;

BB101_230:
mov.u64 %rd229, %rd981;
mov.u64 %rd228, %rd982;
or.b64 %rd598, %rd221, %rd416;
and.b64 %rd599, %rd598, -4294967296;
setp.eq.s64	%p118, %rd599, 0;
@%p118 bra BB101_232;

div.s64 %rd832, %rd221, %rd416;
bra.uni BB101_233;

BB101_232:
cvt.u32.u64	%r183, %rd416;
cvt.u32.u64	%r184, %rd221;
div.u32 %r185, %r184, %r183;
cvt.u64.u32	%rd832, %r185;

BB101_233:
or.b64 %rd600, %rd979, %rd416;
and.b64 %rd601, %rd600, -4294967296;
setp.eq.s64	%p119, %rd601, 0;
@%p119 bra BB101_235;

div.s64 %rd833, %rd979, %rd416;
bra.uni BB101_236;

BB101_235:
cvt.u32.u64	%r186, %rd416;
cvt.u32.u64	%r187, %rd979;
div.u32 %r188, %r187, %r186;
cvt.u64.u32	%rd833, %r188;

BB101_236:
setp.ge.s64	%p120, %rd832, %rd833;
mov.u64 %rd980, %rd221;
@%p120 bra BB101_238;

st.local.u64 [%rd3+16], %rd221;
st.local.u64 [%rd3+32], %rd979;
ld.local.u16 %rs106, [%rd3+24];
ld.local.u16 %rs107, [%rd3+40];
st.local.u16 [%rd3+24], %rs107;
st.local.u16 [%rd3+40], %rs106;
mov.u64 %rd940, %rd979;
mov.u64 %rd979, %rd221;
mov.u64 %rd980, %rd940;

BB101_238:
mov.u64 %rd237, %rd979;
mov.u64 %rd972, %rd980;
or.b64 %rd602, %rd229, %rd416;
and.b64 %rd603, %rd602, -4294967296;
setp.eq.s64	%p121, %rd603, 0;
@%p121 bra BB101_240;

div.s64 %rd834, %rd229, %rd416;
bra.uni BB101_241;

BB101_240:
cvt.u32.u64	%r189, %rd416;
cvt.u32.u64	%r190, %rd229;
div.u32 %r191, %r190, %r189;
cvt.u64.u32	%rd834, %r191;

BB101_241:
or.b64 %rd604, %rd977, %rd416;
and.b64 %rd605, %rd604, -4294967296;
setp.eq.s64	%p122, %rd605, 0;
@%p122 bra BB101_243;

div.s64 %rd835, %rd977, %rd416;
bra.uni BB101_244;

BB101_243:
cvt.u32.u64	%r192, %rd416;
cvt.u32.u64	%r193, %rd977;
div.u32 %r194, %r193, %r192;
cvt.u64.u32	%rd835, %r194;

BB101_244:
setp.ge.s64	%p123, %rd834, %rd835;
mov.u64 %rd978, %rd229;
@%p123 bra BB101_246;

st.local.u64 [%rd3+48], %rd229;
st.local.u64 [%rd3+64], %rd977;
ld.local.u16 %rs108, [%rd3+56];
ld.local.u16 %rs109, [%rd3+72];
st.local.u16 [%rd3+56], %rs109;
st.local.u16 [%rd3+72], %rs108;
mov.u64 %rd942, %rd977;
mov.u64 %rd977, %rd229;
mov.u64 %rd978, %rd942;

BB101_246:
mov.u64 %rd245, %rd977;
mov.u64 %rd969, %rd978;
or.b64 %rd606, %rd976, %rd416;
and.b64 %rd607, %rd606, -4294967296;
setp.eq.s64	%p124, %rd607, 0;
@%p124 bra BB101_248;

div.s64 %rd836, %rd976, %rd416;
bra.uni BB101_249;

BB101_248:
cvt.u32.u64	%r195, %rd416;
cvt.u32.u64	%r196, %rd976;
div.u32 %r197, %r196, %r195;
cvt.u64.u32	%rd836, %r197;

BB101_249:
or.b64 %rd608, %rd228, %rd416;
and.b64 %rd609, %rd608, -4294967296;
setp.eq.s64	%p125, %rd609, 0;
@%p125 bra BB101_251;

div.s64 %rd837, %rd228, %rd416;
bra.uni BB101_252;

BB101_251:
cvt.u32.u64	%r198, %rd416;
cvt.u32.u64	%r199, %rd228;
div.u32 %r200, %r199, %r198;
cvt.u64.u32	%rd837, %r200;

BB101_252:
setp.ge.s64	%p126, %rd836, %rd837;
mov.u64 %rd975, %rd228;
@%p126 bra BB101_254;

st.local.u64 [%rd3+80], %rd976;
st.local.u64 [%rd3+96], %rd228;
ld.local.u16 %rs110, [%rd3+88];
ld.local.u16 %rs111, [%rd3+104];
st.local.u16 [%rd3+88], %rs111;
st.local.u16 [%rd3+104], %rs110;
mov.u64 %rd935, %rd976;
mov.u64 %rd976, %rd228;
mov.u64 %rd975, %rd935;

BB101_254:
mov.u64 %rd253, %rd975;
mov.u64 %rd971, %rd976;
or.b64 %rd610, %rd237, %rd416;
and.b64 %rd611, %rd610, -4294967296;
setp.eq.s64	%p127, %rd611, 0;
@%p127 bra BB101_256;

div.s64 %rd838, %rd237, %rd416;
bra.uni BB101_257;

BB101_256:
cvt.u32.u64	%r201, %rd416;
cvt.u32.u64	%r202, %rd237;
div.u32 %r203, %r202, %r201;
cvt.u64.u32	%rd838, %r203;

BB101_257:
or.b64 %rd612, %rd212, %rd416;
and.b64 %rd613, %rd612, -4294967296;
setp.eq.s64	%p128, %rd613, 0;
@%p128 bra BB101_259;

div.s64 %rd839, %rd212, %rd416;
bra.uni BB101_260;

BB101_259:
cvt.u32.u64	%r204, %rd416;
cvt.u32.u64	%r205, %rd212;
div.u32 %r206, %r205, %r204;
cvt.u64.u32	%rd839, %r206;

BB101_260:
setp.ge.s64	%p129, %rd838, %rd839;
mov.u64 %rd974, %rd237;
@%p129 bra BB101_262;

st.local.u64 [%rd3], %rd237;
st.local.u64 [%rd3+16], %rd212;
ld.local.u16 %rs112, [%rd3+8];
ld.local.u16 %rs113, [%rd3+24];
st.local.u16 [%rd3+8], %rs113;
st.local.u16 [%rd3+24], %rs112;
mov.u64 %rd974, %rd212;

BB101_262:
mov.u64 %rd966, %rd974;
or.b64 %rd614, %rd245, %rd416;
and.b64 %rd615, %rd614, -4294967296;
setp.eq.s64	%p130, %rd615, 0;
@%p130 bra BB101_264;

div.s64 %rd840, %rd245, %rd416;
bra.uni BB101_265;

BB101_264:
cvt.u32.u64	%r207, %rd416;
cvt.u32.u64	%r208, %rd245;
div.u32 %r209, %r208, %r207;
cvt.u64.u32	%rd840, %r209;

BB101_265:
or.b64 %rd616, %rd972, %rd416;
and.b64 %rd617, %rd616, -4294967296;
setp.eq.s64	%p131, %rd617, 0;
@%p131 bra BB101_267;

div.s64 %rd841, %rd972, %rd416;
bra.uni BB101_268;

BB101_267:
cvt.u32.u64	%r210, %rd416;
cvt.u32.u64	%r211, %rd972;
div.u32 %r212, %r211, %r210;
cvt.u64.u32	%rd841, %r212;

BB101_268:
setp.ge.s64	%p132, %rd840, %rd841;
mov.u64 %rd973, %rd245;
@%p132 bra BB101_270;

st.local.u64 [%rd3+32], %rd245;
st.local.u64 [%rd3+48], %rd972;
ld.local.u16 %rs114, [%rd3+40];
ld.local.u16 %rs115, [%rd3+56];
st.local.u16 [%rd3+40], %rs115;
st.local.u16 [%rd3+56], %rs114;
mov.u64 %rd950, %rd972;
mov.u64 %rd972, %rd245;
mov.u64 %rd973, %rd950;

BB101_270:
mov.u64 %rd967, %rd972;
mov.u64 %rd968, %rd973;
or.b64 %rd618, %rd253, %rd416;
and.b64 %rd619, %rd618, -4294967296;
setp.eq.s64	%p133, %rd619, 0;
@%p133 bra BB101_272;

div.s64 %rd842, %rd253, %rd416;
bra.uni BB101_273;

BB101_272:
cvt.u32.u64	%r213, %rd416;
cvt.u32.u64	%r214, %rd253;
div.u32 %r215, %r214, %r213;
cvt.u64.u32	%rd842, %r215;

BB101_273:
or.b64 %rd620, %rd969, %rd416;
and.b64 %rd621, %rd620, -4294967296;
setp.eq.s64	%p134, %rd621, 0;
@%p134 bra BB101_275;

div.s64 %rd843, %rd969, %rd416;
bra.uni BB101_276;

BB101_275:
cvt.u32.u64	%r216, %rd416;
cvt.u32.u64	%r217, %rd969;
div.u32 %r218, %r217, %r216;
cvt.u64.u32	%rd843, %r218;

BB101_276:
setp.ge.s64	%p135, %rd842, %rd843;
mov.u64 %rd970, %rd253;
@%p135 bra BB101_278;

st.local.u64 [%rd3+64], %rd253;
st.local.u64 [%rd3+80], %rd969;
ld.local.u16 %rs116, [%rd3+72];
ld.local.u16 %rs117, [%rd3+88];
st.local.u16 [%rd3+72], %rs117;
st.local.u16 [%rd3+88], %rs116;
mov.u64 %rd953, %rd969;
mov.u64 %rd969, %rd253;
mov.u64 %rd970, %rd953;

BB101_278:
@%p33 bra BB101_280;

ld.local.u64 %rd622, [%rd3];
st.shared.u64 [%rd35], %rd622;
ld.local.u16 %rs118, [%rd3+8];
st.shared.u16 [%rd35+8], %rs118;

BB101_280:
@%p34 bra BB101_282;

st.shared.u64 [%rd35+16], %rd966;
ld.local.u16 %rs119, [%rd3+24];
st.shared.u16 [%rd35+24], %rs119;

BB101_282:
@%p35 bra BB101_284;

st.shared.u64 [%rd35+32], %rd967;
ld.local.u16 %rs120, [%rd3+40];
st.shared.u16 [%rd35+40], %rs120;

BB101_284:
@%p36 bra BB101_286;

st.shared.u64 [%rd35+48], %rd968;
ld.local.u16 %rs121, [%rd3+56];
st.shared.u16 [%rd35+56], %rs121;

BB101_286:
@%p37 bra BB101_288;

st.shared.u64 [%rd35+64], %rd969;
ld.local.u16 %rs122, [%rd3+72];
st.shared.u16 [%rd35+72], %rs122;

BB101_288:
@%p38 bra BB101_290;

st.shared.u64 [%rd35+80], %rd970;
ld.local.u16 %rs123, [%rd3+88];
st.shared.u16 [%rd35+88], %rs123;

BB101_290:
@%p39 bra BB101_292;

st.shared.u64 [%rd35+96], %rd971;
ld.local.u16 %rs124, [%rd3+104];
st.shared.u16 [%rd35+104], %rs124;

BB101_292:
cvta.to.global.u64 %rd281, %rd415;
bar.sync 0;
mov.u32 %r220, 7;
min.u32 %r5, %r3, %r220;
mov.u32 %r304, 2;

BB101_293:
neg.s32 %r222, %r304;
and.b32 %r223, %r307, %r222;
add.s32 %r224, %r304, -1;
and.b32 %r225, %r224, %r307;
mul.lo.s32 %r226, %r225, 7;
min.u32 %r7, %r226, %r1;
mul.lo.s32 %r227, %r223, 7;
shr.u32 %r228, %r304, 1;
mul.lo.s32 %r229, %r228, 7;
min.u32 %r230, %r227, %r1;
add.s32 %r231, %r230, %r229;
min.u32 %r232, %r231, %r1;
add.s32 %r233, %r232, %r229;
min.u32 %r8, %r233, %r1;
sub.s32 %r234, %r232, %r230;
sub.s32 %r235, %r8, %r232;
cvt.u64.u32	%rd282, %r230;
cvt.u64.u32	%rd283, %r232;
setp.lt.u32	%p143, %r7, %r235;
sub.s32 %r236, %r7, %r235;
selp.b32	%r306, 0, %r236, %p143;
min.u32 %r305, %r234, %r7;
setp.ge.u32	%p144, %r306, %r305;
@%p144 bra BB101_302;

add.s32 %r11, %r7, -1;

BB101_295:
add.s32 %r237, %r305, %r306;
shr.u32 %r14, %r237, 1;
sub.s32 %r238, %r11, %r14;
cvt.u64.u32	%rd623, %r238;
add.s64 %rd624, %rd623, %rd283;
shl.b64 %rd625, %rd624, 4;
add.s64 %rd627, %rd461, %rd625;
ld.shared.u64 %rd284, [%rd627];
or.b64 %rd628, %rd284, %rd416;
and.b64 %rd629, %rd628, -4294967296;
setp.eq.s64	%p145, %rd629, 0;
@%p145 bra BB101_297;
bra.uni BB101_296;

BB101_297:
cvt.u32.u64	%r239, %rd416;
cvt.u32.u64	%r240, %rd284;
div.u32 %r241, %r240, %r239;
cvt.u64.u32	%rd1028, %r241;
bra.uni BB101_298;

BB101_296:
div.s64 %rd1028, %rd284, %rd416;

BB101_298:
cvt.u64.u32	%rd630, %r14;
add.s64 %rd631, %rd630, %rd282;
shl.b64 %rd632, %rd631, 4;
add.s64 %rd634, %rd461, %rd632;
ld.shared.u64 %rd288, [%rd634];
or.b64 %rd635, %rd288, %rd416;
and.b64 %rd636, %rd635, -4294967296;
setp.eq.s64	%p146, %rd636, 0;
@%p146 bra BB101_300;
bra.uni BB101_299;

BB101_300:
cvt.u32.u64	%r242, %rd416;
cvt.u32.u64	%r243, %rd288;
div.u32 %r244, %r243, %r242;
cvt.u64.u32	%rd1029, %r244;
bra.uni BB101_301;

BB101_299:
div.s64 %rd1029, %rd288, %rd416;

BB101_301:
add.s32 %r245, %r14, 1;
setp.lt.s64	%p147, %rd1028, %rd1029;
selp.b32	%r306, %r306, %r245, %p147;
selp.b32	%r305, %r14, %r305, %p147;
setp.lt.u32	%p148, %r306, %r305;
@%p148 bra BB101_295;

BB101_302:
cvt.u64.u32	%rd637, %r306;
add.s64 %rd292, %rd637, %rd282;
shl.b64 %rd638, %rd292, 4;
add.s64 %rd293, %rd461, %rd638;
shl.b64 %rd640, %rd283, 4;
add.s64 %rd294, %rd461, %rd640;
cvt.u64.u32	%rd641, %r7;
add.s64 %rd642, %rd283, %rd641;
sub.s64 %rd295, %rd642, %rd637;
shl.b64 %rd643, %rd295, 4;
add.s64 %rd296, %rd461, %rd643;
mul.wide.u32 %rd644, %r8, 16;
add.s64 %rd297, %rd461, %rd644;
ld.shared.u64 %rd645, [%rd293];
ld.shared.u16 %rs125, [%rd293+8];
ld.shared.v2.u8 {%rs126, %rs127}, [%rd293+10];
ld.shared.v4.u8 {%rs128, %rs129, %rs130, %rs131}, [%rd293+12];
st.local.v4.u8 [%rd1+12], {%rs128, %rs129, %rs130, %rs131};
st.local.v2.u8 [%rd1+10], {%rs126, %rs127};
st.local.u16 [%rd1+8], %rs125;
st.local.u64 [%rd1], %rd645;
ld.shared.u64 %rd646, [%rd296];
ld.shared.u16 %rs138, [%rd296+8];
ld.shared.v2.u8 {%rs139, %rs140}, [%rd296+10];
ld.shared.v4.u8 {%rs141, %rs142, %rs143, %rs144}, [%rd296+12];
st.local.v4.u8 [%rd2+12], {%rs141, %rs142, %rs143, %rs144};
st.local.v2.u8 [%rd2+10], {%rs139, %rs140};
st.local.u16 [%rd2+8], %rs138;
st.local.u64 [%rd2], %rd646;
mov.pred %p200, -1;
setp.ge.u64	%p150, %rd296, %rd297;
@%p150 bra BB101_311;

mov.pred %p200, 0;
setp.ge.u64	%p152, %rd293, %rd294;
@%p152 bra BB101_311;

ld.local.u64 %rd298, [%rd2];
or.b64 %rd647, %rd298, %rd416;
and.b64 %rd648, %rd647, -4294967296;
setp.eq.s64	%p153, %rd648, 0;
@%p153 bra BB101_306;
bra.uni BB101_305;

BB101_306:
cvt.u32.u64	%r246, %rd416;
cvt.u32.u64	%r247, %rd298;
div.u32 %r248, %r247, %r246;
cvt.u64.u32	%rd1030, %r248;
bra.uni BB101_307;

BB101_305:
div.s64 %rd1030, %rd298, %rd416;

BB101_307:
ld.local.u64 %rd302, [%rd1];
or.b64 %rd649, %rd302, %rd416;
and.b64 %rd650, %rd649, -4294967296;
setp.eq.s64	%p154, %rd650, 0;
@%p154 bra BB101_309;
bra.uni BB101_308;

BB101_309:
cvt.u32.u64	%r249, %rd416;
cvt.u32.u64	%r250, %rd302;
div.u32 %r251, %r250, %r249;
cvt.u64.u32	%rd1031, %r251;
bra.uni BB101_310;

BB101_308:
div.s64 %rd1031, %rd302, %rd416;

BB101_310:
setp.ge.s64	%p200, %rd1030, %rd1031;

BB101_311:
selp.b64	%rd651, %rd1, %rd2, %p200;
ld.local.u64 %rd306, [%rd651];
ld.local.u16 %rs28, [%rd651+8];
@%p200 bra BB101_313;
bra.uni BB101_312;

BB101_313:
mov.u64 %rd1063, %rd296;
add.s64 %rd660, %rd638, %rd461;
add.s64 %rd311, %rd660, 16;
ld.shared.u64 %rd661, [%rd293+16];
st.local.u64 [%rd1], %rd661;
ld.shared.u16 %rs152, [%rd293+24];
st.local.u16 [%rd1+8], %rs152;
mov.u64 %rd1085, %rd311;
mov.u64 %rd1052, %rd296;
mov.u64 %rd1074, %rd311;
bra.uni BB101_314;

BB101_312:
mov.u64 %rd1085, %rd293;
add.s64 %rd654, %rd643, %rd461;
add.s64 %rd308, %rd654, 16;
ld.shared.u64 %rd655, [%rd296+16];
st.local.u64 [%rd2], %rd655;
ld.shared.u16 %rs151, [%rd296+24];
st.local.u16 [%rd2+8], %rs151;
mov.u64 %rd1063, %rd308;
mov.u64 %rd1052, %rd308;
mov.u64 %rd1074, %rd293;

BB101_314:
mov.u64 %rd316, %rd1085;
mov.u64 %rd1073, %rd1074;
mov.u64 %rd314, %rd1063;
mov.u64 %rd1051, %rd1052;
mov.pred %p201, -1;
setp.ge.u64	%p156, %rd1051, %rd297;
@%p156 bra BB101_323;

mov.pred %p201, 0;
setp.ge.u64	%p158, %rd1073, %rd294;
@%p158 bra BB101_323;

ld.local.u64 %rd317, [%rd2];
or.b64 %rd664, %rd317, %rd416;
and.b64 %rd665, %rd664, -4294967296;
setp.eq.s64	%p159, %rd665, 0;
@%p159 bra BB101_318;
bra.uni BB101_317;

BB101_318:
cvt.u32.u64	%r252, %rd416;
cvt.u32.u64	%r253, %rd317;
div.u32 %r254, %r253, %r252;
cvt.u64.u32	%rd1032, %r254;
bra.uni BB101_319;

BB101_317:
div.s64 %rd1032, %rd317, %rd416;

BB101_319:
ld.local.u64 %rd321, [%rd1];
or.b64 %rd666, %rd321, %rd416;
and.b64 %rd667, %rd666, -4294967296;
setp.eq.s64	%p160, %rd667, 0;
@%p160 bra BB101_321;
bra.uni BB101_320;

BB101_321:
cvt.u32.u64	%r255, %rd416;
cvt.u32.u64	%r256, %rd321;
div.u32 %r257, %r256, %r255;
cvt.u64.u32	%rd1033, %r257;
bra.uni BB101_322;

BB101_320:
div.s64 %rd1033, %rd321, %rd416;

BB101_322:
setp.ge.s64	%p201, %rd1032, %rd1033;

BB101_323:
selp.b64	%rd668, %rd1, %rd2, %p201;
ld.local.u64 %rd325, [%rd668];
ld.local.u16 %rs29, [%rd668+8];
@%p201 bra BB101_325;
bra.uni BB101_324;

BB101_325:
add.s64 %rd1073, %rd1073, 16;
add.s64 %rd329, %rd316, 16;
ld.shared.u64 %rd672, [%rd316+16];
st.local.u64 [%rd1], %rd672;
ld.shared.u16 %rs154, [%rd316+24];
st.local.u16 [%rd1+8], %rs154;
mov.u64 %rd1062, %rd314;
mov.u64 %rd1084, %rd329;
bra.uni BB101_326;

BB101_324:
add.s64 %rd1051, %rd1051, 16;
add.s64 %rd327, %rd314, 16;
ld.shared.u64 %rd669, [%rd314+16];
st.local.u64 [%rd2], %rd669;
ld.shared.u16 %rs153, [%rd314+24];
st.local.u16 [%rd2+8], %rs153;
mov.u64 %rd1062, %rd327;
mov.u64 %rd1084, %rd316;

BB101_326:
mov.u64 %rd333, %rd1084;
mov.u64 %rd1072, %rd1073;
mov.u64 %rd331, %rd1062;
mov.u64 %rd1050, %rd1051;
mov.pred %p202, -1;
setp.ge.u64	%p162, %rd1050, %rd297;
@%p162 bra BB101_335;

mov.pred %p202, 0;
setp.ge.u64	%p164, %rd1072, %rd294;
@%p164 bra BB101_335;

ld.local.u64 %rd334, [%rd2];
or.b64 %rd675, %rd334, %rd416;
and.b64 %rd676, %rd675, -4294967296;
setp.eq.s64	%p165, %rd676, 0;
@%p165 bra BB101_330;
bra.uni BB101_329;

BB101_330:
cvt.u32.u64	%r258, %rd416;
cvt.u32.u64	%r259, %rd334;
div.u32 %r260, %r259, %r258;
cvt.u64.u32	%rd1034, %r260;
bra.uni BB101_331;

BB101_329:
div.s64 %rd1034, %rd334, %rd416;

BB101_331:
ld.local.u64 %rd338, [%rd1];
or.b64 %rd677, %rd338, %rd416;
and.b64 %rd678, %rd677, -4294967296;
setp.eq.s64	%p166, %rd678, 0;
@%p166 bra BB101_333;
bra.uni BB101_332;

BB101_333:
cvt.u32.u64	%r261, %rd416;
cvt.u32.u64	%r262, %rd338;
div.u32 %r263, %r262, %r261;
cvt.u64.u32	%rd1035, %r263;
bra.uni BB101_334;

BB101_332:
div.s64 %rd1035, %rd338, %rd416;

BB101_334:
setp.ge.s64	%p202, %rd1034, %rd1035;

BB101_335:
selp.b64	%rd679, %rd1, %rd2, %p202;
ld.local.u64 %rd342, [%rd679];
ld.local.u16 %rs30, [%rd679+8];
@%p202 bra BB101_337;
bra.uni BB101_336;

BB101_337:
add.s64 %rd1072, %rd1072, 16;
add.s64 %rd346, %rd333, 16;
ld.shared.u64 %rd683, [%rd333+16];
st.local.u64 [%rd1], %rd683;
ld.shared.u16 %rs156, [%rd333+24];
st.local.u16 [%rd1+8], %rs156;
mov.u64 %rd1061, %rd331;
mov.u64 %rd1083, %rd346;
bra.uni BB101_338;

BB101_336:
add.s64 %rd1050, %rd1050, 16;
add.s64 %rd344, %rd331, 16;
ld.shared.u64 %rd680, [%rd331+16];
st.local.u64 [%rd2], %rd680;
ld.shared.u16 %rs155, [%rd331+24];
st.local.u16 [%rd2+8], %rs155;
mov.u64 %rd1061, %rd344;
mov.u64 %rd1083, %rd333;

BB101_338:
mov.u64 %rd350, %rd1083;
mov.u64 %rd1071, %rd1072;
mov.u64 %rd348, %rd1061;
mov.u64 %rd1049, %rd1050;
mov.pred %p203, -1;
setp.ge.u64	%p168, %rd1049, %rd297;
@%p168 bra BB101_347;

mov.pred %p203, 0;
setp.ge.u64	%p170, %rd1071, %rd294;
@%p170 bra BB101_347;

ld.local.u64 %rd351, [%rd2];
or.b64 %rd686, %rd351, %rd416;
and.b64 %rd687, %rd686, -4294967296;
setp.eq.s64	%p171, %rd687, 0;
@%p171 bra BB101_342;
bra.uni BB101_341;

BB101_342:
cvt.u32.u64	%r264, %rd416;
cvt.u32.u64	%r265, %rd351;
div.u32 %r266, %r265, %r264;
cvt.u64.u32	%rd1036, %r266;
bra.uni BB101_343;

BB101_341:
div.s64 %rd1036, %rd351, %rd416;

BB101_343:
ld.local.u64 %rd355, [%rd1];
or.b64 %rd688, %rd355, %rd416;
and.b64 %rd689, %rd688, -4294967296;
setp.eq.s64	%p172, %rd689, 0;
@%p172 bra BB101_345;
bra.uni BB101_344;

BB101_345:
cvt.u32.u64	%r267, %rd416;
cvt.u32.u64	%r268, %rd355;
div.u32 %r269, %r268, %r267;
cvt.u64.u32	%rd1037, %r269;
bra.uni BB101_346;

BB101_344:
div.s64 %rd1037, %rd355, %rd416;

BB101_346:
setp.ge.s64	%p203, %rd1036, %rd1037;

BB101_347:
selp.b64	%rd690, %rd1, %rd2, %p203;
ld.local.u64 %rd359, [%rd690];
ld.local.u16 %rs31, [%rd690+8];
@%p203 bra BB101_349;
bra.uni BB101_348;

BB101_349:
add.s64 %rd1071, %rd1071, 16;
add.s64 %rd363, %rd350, 16;
ld.shared.u64 %rd694, [%rd350+16];
st.local.u64 [%rd1], %rd694;
ld.shared.u16 %rs158, [%rd350+24];
st.local.u16 [%rd1+8], %rs158;
mov.u64 %rd1060, %rd348;
mov.u64 %rd1082, %rd363;
bra.uni BB101_350;

BB101_348:
add.s64 %rd1049, %rd1049, 16;
add.s64 %rd361, %rd348, 16;
ld.shared.u64 %rd691, [%rd348+16];
st.local.u64 [%rd2], %rd691;
ld.shared.u16 %rs157, [%rd348+24];
st.local.u16 [%rd2+8], %rs157;
mov.u64 %rd1060, %rd361;
mov.u64 %rd1082, %rd350;

BB101_350:
mov.u64 %rd367, %rd1082;
mov.u64 %rd1070, %rd1071;
mov.u64 %rd365, %rd1060;
mov.u64 %rd1048, %rd1049;
mov.pred %p204, -1;
setp.ge.u64	%p174, %rd1048, %rd297;
@%p174 bra BB101_359;

mov.pred %p204, 0;
setp.ge.u64	%p176, %rd1070, %rd294;
@%p176 bra BB101_359;

ld.local.u64 %rd368, [%rd2];
or.b64 %rd697, %rd368, %rd416;
and.b64 %rd698, %rd697, -4294967296;
setp.eq.s64	%p177, %rd698, 0;
@%p177 bra BB101_354;
bra.uni BB101_353;

BB101_354:
cvt.u32.u64	%r270, %rd416;
cvt.u32.u64	%r271, %rd368;
div.u32 %r272, %r271, %r270;
cvt.u64.u32	%rd1038, %r272;
bra.uni BB101_355;

BB101_353:
div.s64 %rd1038, %rd368, %rd416;

BB101_355:
ld.local.u64 %rd372, [%rd1];
or.b64 %rd699, %rd372, %rd416;
and.b64 %rd700, %rd699, -4294967296;
setp.eq.s64	%p178, %rd700, 0;
@%p178 bra BB101_357;
bra.uni BB101_356;

BB101_357:
cvt.u32.u64	%r273, %rd416;
cvt.u32.u64	%r274, %rd372;
div.u32 %r275, %r274, %r273;
cvt.u64.u32	%rd1039, %r275;
bra.uni BB101_358;

BB101_356:
div.s64 %rd1039, %rd372, %rd416;

BB101_358:
setp.ge.s64	%p204, %rd1038, %rd1039;

BB101_359:
selp.b64	%rd701, %rd1, %rd2, %p204;
ld.local.u64 %rd376, [%rd701];
ld.local.u16 %rs32, [%rd701+8];
@%p204 bra BB101_361;
bra.uni BB101_360;

BB101_361:
add.s64 %rd1070, %rd1070, 16;
add.s64 %rd380, %rd367, 16;
ld.shared.u64 %rd705, [%rd367+16];
st.local.u64 [%rd1], %rd705;
ld.shared.u16 %rs160, [%rd367+24];
st.local.u16 [%rd1+8], %rs160;
mov.u64 %rd1059, %rd365;
mov.u64 %rd1081, %rd380;
bra.uni BB101_362;

BB101_360:
add.s64 %rd1048, %rd1048, 16;
add.s64 %rd378, %rd365, 16;
ld.shared.u64 %rd702, [%rd365+16];
st.local.u64 [%rd2], %rd702;
ld.shared.u16 %rs159, [%rd365+24];
st.local.u16 [%rd2+8], %rs159;
mov.u64 %rd1059, %rd378;
mov.u64 %rd1081, %rd367;

BB101_362:
mov.u64 %rd384, %rd1081;
mov.u64 %rd1069, %rd1070;
mov.u64 %rd382, %rd1059;
mov.u64 %rd1047, %rd1048;
mov.pred %p205, -1;
setp.ge.u64	%p180, %rd1047, %rd297;
@%p180 bra BB101_371;

mov.pred %p205, 0;
setp.ge.u64	%p182, %rd1069, %rd294;
@%p182 bra BB101_371;

ld.local.u64 %rd385, [%rd2];
or.b64 %rd708, %rd385, %rd416;
and.b64 %rd709, %rd708, -4294967296;
setp.eq.s64	%p183, %rd709, 0;
@%p183 bra BB101_366;
bra.uni BB101_365;

BB101_366:
cvt.u32.u64	%r276, %rd416;
cvt.u32.u64	%r277, %rd385;
div.u32 %r278, %r277, %r276;
cvt.u64.u32	%rd1040, %r278;
bra.uni BB101_367;

BB101_365:
div.s64 %rd1040, %rd385, %rd416;

BB101_367:
ld.local.u64 %rd389, [%rd1];
or.b64 %rd710, %rd389, %rd416;
and.b64 %rd711, %rd710, -4294967296;
setp.eq.s64	%p184, %rd711, 0;
@%p184 bra BB101_369;
bra.uni BB101_368;

BB101_369:
cvt.u32.u64	%r279, %rd416;
cvt.u32.u64	%r280, %rd389;
div.u32 %r281, %r280, %r279;
cvt.u64.u32	%rd1041, %r281;
bra.uni BB101_370;

BB101_368:
div.s64 %rd1041, %rd389, %rd416;

BB101_370:
setp.ge.s64	%p205, %rd1040, %rd1041;

BB101_371:
selp.b64	%rd712, %rd1, %rd2, %p205;
ld.local.u64 %rd393, [%rd712];
ld.local.u16 %rs33, [%rd712+8];
@%p205 bra BB101_373;
bra.uni BB101_372;

BB101_373:
add.s64 %rd1069, %rd1069, 16;
add.s64 %rd397, %rd384, 16;
ld.shared.u64 %rd716, [%rd384+16];
st.local.u64 [%rd1], %rd716;
ld.shared.u16 %rs162, [%rd384+24];
st.local.u16 [%rd1+8], %rs162;
mov.u64 %rd1058, %rd382;
mov.u64 %rd1080, %rd397;
bra.uni BB101_374;

BB101_372:
add.s64 %rd1047, %rd1047, 16;
add.s64 %rd395, %rd382, 16;
ld.shared.u64 %rd713, [%rd382+16];
st.local.u64 [%rd2], %rd713;
ld.shared.u16 %rs161, [%rd382+24];
st.local.u16 [%rd2+8], %rs161;
mov.u64 %rd1058, %rd395;
mov.u64 %rd1080, %rd384;

BB101_374:
mov.pred %p206, -1;
setp.ge.u64	%p186, %rd1047, %rd297;
@%p186 bra BB101_383;

mov.pred %p206, 0;
setp.ge.u64	%p188, %rd1069, %rd294;
@%p188 bra BB101_383;

ld.local.u64 %rd402, [%rd2];
or.b64 %rd719, %rd402, %rd416;
and.b64 %rd720, %rd719, -4294967296;
setp.eq.s64	%p189, %rd720, 0;
@%p189 bra BB101_378;
bra.uni BB101_377;

BB101_378:
cvt.u32.u64	%r282, %rd416;
cvt.u32.u64	%r283, %rd402;
div.u32 %r284, %r283, %r282;
cvt.u64.u32	%rd1086, %r284;
bra.uni BB101_379;

BB101_377:
div.s64 %rd1086, %rd402, %rd416;

BB101_379:
ld.local.u64 %rd406, [%rd1];
or.b64 %rd721, %rd406, %rd416;
and.b64 %rd722, %rd721, -4294967296;
setp.eq.s64	%p190, %rd722, 0;
@%p190 bra BB101_381;
bra.uni BB101_380;

BB101_381:
cvt.u32.u64	%r285, %rd416;
cvt.u32.u64	%r286, %rd406;
div.u32 %r287, %r286, %r285;
cvt.u64.u32	%rd1087, %r287;
bra.uni BB101_382;

BB101_380:
div.s64 %rd1087, %rd406, %rd416;

BB101_382:
setp.ge.s64	%p206, %rd1086, %rd1087;

BB101_383:
selp.b64	%rd723, %rd1, %rd2, %p206;
ld.local.u64 %rd410, [%rd723];
ld.local.u16 %rs34, [%rd723+8];
@%p206 bra BB101_385;
bra.uni BB101_384;

BB101_385:
ld.shared.u64 %rd727, [%rd1080+16];
st.local.u64 [%rd1], %rd727;
ld.shared.u16 %rs164, [%rd1080+24];
st.local.u16 [%rd1+8], %rs164;
bra.uni BB101_386;

BB101_384:
ld.shared.u64 %rd724, [%rd1058+16];
st.local.u64 [%rd2], %rd724;
ld.shared.u16 %rs163, [%rd1058+24];
st.local.u16 [%rd2+8], %rs163;

BB101_386:
setp.eq.s32	%p15, %r5, 0;
bar.sync 0;
@%p15 bra BB101_388;

st.shared.u64 [%rd35], %rd306;
st.shared.u16 [%rd35+8], %rs28;

BB101_388:
setp.lt.u32	%p191, %r5, 2;
@%p191 bra BB101_390;

mov.u32 %r290, %tid.x;
mul.lo.s32 %r291, %r290, 7;
mul.wide.u32 %rd733, %r291, 16;
add.s64 %rd735, %rd461, %rd733;
st.shared.u64 [%rd735+16], %rd325;
st.shared.u16 [%rd735+24], %rs29;

BB101_390:
setp.lt.u32	%p192, %r5, 3;
@%p192 bra BB101_392;

mov.u32 %r292, %tid.x;
mul.lo.s32 %r293, %r292, 7;
mul.wide.u32 %rd736, %r293, 16;
add.s64 %rd738, %rd461, %rd736;
st.shared.u64 [%rd738+32], %rd342;
st.shared.u16 [%rd738+40], %rs30;

BB101_392:
setp.lt.u32	%p193, %r5, 4;
@%p193 bra BB101_394;

mov.u32 %r294, %tid.x;
mul.lo.s32 %r295, %r294, 7;
mul.wide.u32 %rd739, %r295, 16;
add.s64 %rd741, %rd461, %rd739;
st.shared.u64 [%rd741+48], %rd359;
st.shared.u16 [%rd741+56], %rs31;

BB101_394:
setp.lt.u32	%p194, %r5, 5;
@%p194 bra BB101_396;

mov.u32 %r296, %tid.x;
mul.lo.s32 %r297, %r296, 7;
mul.wide.u32 %rd742, %r297, 16;
add.s64 %rd744, %rd461, %rd742;
st.shared.u64 [%rd744+64], %rd376;
st.shared.u16 [%rd744+72], %rs32;

BB101_396:
setp.lt.u32	%p195, %r5, 6;
@%p195 bra BB101_398;

mov.u32 %r298, %tid.x;
mul.lo.s32 %r299, %r298, 7;
mul.wide.u32 %rd745, %r299, 16;
add.s64 %rd747, %rd461, %rd745;
st.shared.u64 [%rd747+80], %rd393;
st.shared.u16 [%rd747+88], %rs33;

BB101_398:
setp.lt.u32	%p196, %r5, 7;
@%p196 bra BB101_400;

mov.u32 %r300, %tid.x;
mul.lo.s32 %r301, %r300, 7;
mul.wide.u32 %rd748, %r301, 16;
add.s64 %rd750, %rd461, %rd748;
st.shared.u64 [%rd750+96], %rd410;
st.shared.u16 [%rd750+104], %rs34;

BB101_400:
bar.sync 0;
shl.b32 %r304, %r304, 1;
setp.lt.u32	%p197, %r304, 257;
@%p197 bra BB101_293;

setp.ge.u32	%p198, %r307, %r1;
@%p198 bra BB101_403;

BB101_402:
cvt.u64.u32	%rd751, %r307;
add.s64 %rd752, %rd751, %rd417;
mul.wide.u32 %rd753, %r307, 16;
add.s64 %rd755, %rd461, %rd753;
ld.shared.u64 %rd756, [%rd755];
shl.b64 %rd757, %rd752, 4;
add.s64 %rd758, %rd281, %rd757;
st.global.u64 [%rd758], %rd756;
ld.shared.u16 %rs165, [%rd755+8];
st.global.u16 [%rd758+8], %rs165;
add.s32 %r307, %r307, 256;
setp.lt.u32	%p199, %r307, %r1;
@%p199 bra BB101_402;

BB101_403:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0[64]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot102[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<211>;
.reg .b16 %rs<199>;
.reg .b32 %r<288>;
.reg .b64 %rd<1071>;


mov.u64 %rd1070, __local_depot102;
cvta.local.u64 %SP, %rd1070;
ld.param.u64 %rd423, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+40];
ld.param.u64 %rd422, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+32];
ld.param.u64 %rd421, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+24];
ld.param.u64 %rd425, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+56];
ld.param.u64 %rd419, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+8];
ld.param.u64 %rd418, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0];
ld.param.u64 %rd420, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+16];
ld.param.u64 %rd424, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEElSJ_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EEEEEEvT__param_0+48];
mov.u32 %r23, %ctaid.x;
cvt.u64.u32	%rd426, %r23;
mul.lo.s64 %rd1, %rd426, %rd424;
mul.lo.s32 %r24, %r23, 1792;
cvt.u64.u32	%rd427, %r24;
sub.s64 %rd428, %rd420, %rd427;
cvt.u32.u64	%r25, %rd428;
mov.u32 %r26, 1792;
min.u32 %r1, %r25, %r26;
add.u64 %rd429, %SP, 16;
cvta.to.local.u64 %rd2, %rd429;
add.u64 %rd430, %SP, 0;
cvta.to.local.u64 %rd3, %rd430;
add.u64 %rd431, %SP, 32;
cvta.to.local.u64 %rd4, %rd431;
cvta.to.global.u64 %rd432, %rd418;
cvta.to.global.u64 %rd433, %rd419;
cvta.to.global.u64 %rd5, %rd425;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r287, %tid.x;
cvt.u64.u32	%rd434, %r287;
add.s64 %rd435, %rd434, %rd427;
shl.b64 %rd436, %rd435, 3;
add.s64 %rd6, %rd432, %rd436;
shl.b64 %rd437, %rd435, 1;
add.s64 %rd7, %rd433, %rd437;
@%p16 bra BB102_15;
bra.uni BB102_1;

BB102_15:
ld.global.u64 %rd753, [%rd6];
ld.global.u16 %rs186, [%rd7];
ld.global.u64 %rd754, [%rd6+2048];
ld.global.u16 %rs188, [%rd7+512];
ld.global.u64 %rd756, [%rd6+4096];
ld.global.u16 %rs189, [%rd7+1024];
ld.global.u64 %rd757, [%rd6+6144];
ld.global.u16 %rs191, [%rd7+1536];
ld.global.u64 %rd759, [%rd6+8192];
ld.global.u16 %rs192, [%rd7+2048];
ld.global.u64 %rd758, [%rd6+10240];
ld.global.u16 %rs190, [%rd7+2560];
ld.global.u64 %rd755, [%rd6+12288];
ld.global.u16 %rs187, [%rd7+3072];
bra.uni BB102_16;

BB102_1:
mov.u64 %rd438, 0;
mov.u16 %rs35, 0;
setp.ge.u32	%p17, %r287, %r1;
mov.u16 %rs198, %rs35;
mov.u64 %rd765, %rd438;
@%p17 bra BB102_3;

ld.global.u64 %rd8, [%rd6];
ld.global.u16 %rs1, [%rd7];
mov.u16 %rs198, %rs1;
mov.u64 %rd765, %rd8;

BB102_3:
mov.u64 %rd741, %rd765;
mov.u64 %rd753, %rd741;
mov.u16 %rs174, %rs198;
mov.u16 %rs186, %rs174;
add.s32 %r27, %r287, 256;
setp.ge.u32	%p18, %r27, %r1;
mov.u16 %rs197, %rs35;
mov.u64 %rd764, %rd438;
@%p18 bra BB102_5;

ld.global.u64 %rd764, [%rd6+2048];
ld.global.u16 %rs197, [%rd7+512];

BB102_5:
mov.u64 %rd754, %rd764;
mov.u16 %rs188, %rs197;
add.s32 %r28, %r287, 512;
setp.ge.u32	%p19, %r28, %r1;
mov.u16 %rs196, %rs35;
mov.u64 %rd763, %rd438;
@%p19 bra BB102_7;

ld.global.u64 %rd763, [%rd6+4096];
ld.global.u16 %rs196, [%rd7+1024];

BB102_7:
mov.u64 %rd756, %rd763;
mov.u16 %rs189, %rs196;
add.s32 %r29, %r287, 768;
setp.ge.u32	%p20, %r29, %r1;
mov.u16 %rs195, %rs35;
mov.u64 %rd762, %rd438;
@%p20 bra BB102_9;

ld.global.u64 %rd762, [%rd6+6144];
ld.global.u16 %rs195, [%rd7+1536];

BB102_9:
mov.u64 %rd757, %rd762;
mov.u16 %rs191, %rs195;
add.s32 %r30, %r287, 1024;
setp.ge.u32	%p21, %r30, %r1;
mov.u16 %rs194, %rs35;
mov.u64 %rd761, %rd438;
@%p21 bra BB102_11;

ld.global.u64 %rd761, [%rd6+8192];
ld.global.u16 %rs194, [%rd7+2048];

BB102_11:
mov.u64 %rd759, %rd761;
mov.u16 %rs192, %rs194;
add.s32 %r31, %r287, 1280;
setp.ge.u32	%p22, %r31, %r1;
mov.u16 %rs193, %rs35;
mov.u64 %rd760, %rd438;
@%p22 bra BB102_13;

ld.global.u64 %rd760, [%rd6+10240];
ld.global.u16 %rs193, [%rd7+2560];

BB102_13:
mov.u64 %rd758, %rd760;
mov.u16 %rs190, %rs193;
add.s32 %r32, %r287, 1536;
setp.ge.u32	%p23, %r32, %r1;
mov.u16 %rs187, %rs35;
mov.u64 %rd755, %rd438;
@%p23 bra BB102_16;

ld.global.u64 %rd755, [%rd6+12288];
ld.global.u16 %rs187, [%rd7+3072];

BB102_16:
add.s64 %rd446, %rd434, %rd1;
shl.b64 %rd447, %rd446, 4;
add.s64 %rd35, %rd5, %rd447;
@%p16 bra BB102_31;
bra.uni BB102_17;

BB102_31:
st.global.u64 [%rd35], %rd753;
st.global.u64 [%rd35+4096], %rd754;
st.global.u64 [%rd35+8192], %rd756;
st.global.u64 [%rd35+12288], %rd757;
st.global.u64 [%rd35+16384], %rd759;
st.global.u64 [%rd35+20480], %rd758;
st.global.u64 [%rd35+24576], %rd755;
st.global.u16 [%rd35+8], %rs186;
st.global.u16 [%rd35+4104], %rs188;
st.global.u16 [%rd35+8200], %rs189;
st.global.u16 [%rd35+12296], %rs191;
st.global.u16 [%rd35+16392], %rs192;
st.global.u16 [%rd35+20488], %rs190;
bra.uni BB102_32;

BB102_17:
setp.ge.u32	%p25, %r287, %r1;
@%p25 bra BB102_19;

st.global.u64 [%rd35], %rd753;
st.global.u16 [%rd35+8], %rs186;

BB102_19:
add.s32 %r36, %r287, 256;
setp.ge.u32	%p26, %r36, %r1;
@%p26 bra BB102_21;

st.global.u64 [%rd35+4096], %rd754;
st.global.u16 [%rd35+4104], %rs188;

BB102_21:
add.s32 %r38, %r287, 512;
setp.ge.u32	%p27, %r38, %r1;
@%p27 bra BB102_23;

st.global.u64 [%rd35+8192], %rd756;
st.global.u16 [%rd35+8200], %rs189;

BB102_23:
add.s32 %r40, %r287, 768;
setp.ge.u32	%p28, %r40, %r1;
@%p28 bra BB102_25;

st.global.u64 [%rd35+12288], %rd757;
st.global.u16 [%rd35+12296], %rs191;

BB102_25:
add.s32 %r42, %r287, 1024;
setp.ge.u32	%p29, %r42, %r1;
@%p29 bra BB102_27;

st.global.u64 [%rd35+16384], %rd759;
st.global.u16 [%rd35+16392], %rs192;

BB102_27:
add.s32 %r44, %r287, 1280;
setp.ge.u32	%p30, %r44, %r1;
@%p30 bra BB102_29;

st.global.u64 [%rd35+20480], %rd758;
st.global.u16 [%rd35+20488], %rs190;

BB102_29:
add.s32 %r46, %r287, 1536;
setp.ge.u32	%p31, %r46, %r1;
@%p31 bra BB102_33;

st.global.u64 [%rd35+24576], %rd755;

BB102_32:
st.global.u16 [%rd35+24584], %rs187;

BB102_33:
bar.sync 0;
mov.u64 %rd448, 0;
st.local.u64 [%rd4], %rd448;
st.local.u64 [%rd4+16], %rd448;
st.local.u64 [%rd4+32], %rd448;
st.local.u64 [%rd4+48], %rd448;
st.local.u64 [%rd4+64], %rd448;
st.local.u64 [%rd4+80], %rd448;
st.local.u64 [%rd4+96], %rd448;
mov.u16 %rs42, 0;
st.local.v2.u8 [%rd4+8], {%rs42, %rs42};
st.local.v2.u8 [%rd4+24], {%rs42, %rs42};
st.local.v2.u8 [%rd4+40], {%rs42, %rs42};
st.local.v2.u8 [%rd4+56], {%rs42, %rs42};
st.local.v2.u8 [%rd4+72], {%rs42, %rs42};
st.local.v2.u8 [%rd4+88], {%rs42, %rs42};
st.local.u16 [%rd4+104], %rs42;
mul.lo.s32 %r3, %r287, 7;
add.s32 %r48, %r3, 7;
setp.gt.u32	%p32, %r48, %r1;
mad.lo.s32 %r4, %r287, -7, %r1;
selp.b32	%r5, %r4, 7, %p32;
cvt.u64.u32	%rd449, %r3;
add.s64 %rd450, %rd449, %rd1;
setp.eq.s32	%p33, %r5, 0;
shl.b64 %rd451, %rd450, 4;
add.s64 %rd37, %rd5, %rd451;
@%p33 bra BB102_35;

ld.global.u64 %rd452, [%rd37];
st.local.u64 [%rd4], %rd452;
ld.global.u16 %rs43, [%rd37+8];
st.local.u16 [%rd4+8], %rs43;

BB102_35:
setp.lt.u32	%p34, %r5, 2;
mov.u64 %rd1003, %rd448;
@%p34 bra BB102_37;

ld.global.u64 %rd38, [%rd37+16];
st.local.u64 [%rd4+16], %rd38;
ld.global.u16 %rs44, [%rd37+24];
st.local.u16 [%rd4+24], %rs44;
mov.u64 %rd1003, %rd38;

BB102_37:
mov.u64 %rd825, %rd1003;
mov.u64 %rd987, %rd825;
setp.lt.u32	%p35, %r5, 3;
mov.u64 %rd1002, %rd448;
@%p35 bra BB102_39;

ld.global.u64 %rd1002, [%rd37+32];
st.local.u64 [%rd4+32], %rd1002;
ld.global.u16 %rs45, [%rd37+40];
st.local.u16 [%rd4+40], %rs45;

BB102_39:
mov.u64 %rd989, %rd1002;
setp.lt.u32	%p36, %r5, 4;
mov.u64 %rd1001, %rd448;
@%p36 bra BB102_41;

ld.global.u64 %rd1001, [%rd37+48];
st.local.u64 [%rd4+48], %rd1001;
ld.global.u16 %rs46, [%rd37+56];
st.local.u16 [%rd4+56], %rs46;

BB102_41:
mov.u64 %rd988, %rd1001;
setp.lt.u32	%p37, %r5, 5;
mov.u64 %rd1000, %rd448;
@%p37 bra BB102_43;

ld.global.u64 %rd1000, [%rd37+64];
st.local.u64 [%rd4+64], %rd1000;
ld.global.u16 %rs47, [%rd37+72];
st.local.u16 [%rd4+72], %rs47;

BB102_43:
mov.u64 %rd991, %rd1000;
setp.lt.u32	%p38, %r5, 6;
mov.u64 %rd999, %rd448;
@%p38 bra BB102_45;

ld.global.u64 %rd999, [%rd37+80];
st.local.u64 [%rd4+80], %rd999;
ld.global.u16 %rs48, [%rd37+88];
st.local.u16 [%rd4+88], %rs48;

BB102_45:
mov.u64 %rd990, %rd999;
setp.lt.u32	%p39, %r5, 7;
mov.u64 %rd998, %rd448;
@%p39 bra BB102_47;

ld.global.u64 %rd998, [%rd37+96];
st.local.u64 [%rd4+96], %rd998;
ld.global.u16 %rs49, [%rd37+104];
st.local.u16 [%rd4+104], %rs49;

BB102_47:
mov.u64 %rd992, %rd998;
setp.gt.u32	%p40, %r5, 6;
@%p40 bra BB102_110;

ld.local.u64 %rd459, [%rd4];
ld.local.u16 %rs50, [%rd4+8];
ld.local.v2.u8 {%rs51, %rs52}, [%rd4+10];
ld.local.v4.u8 {%rs53, %rs54, %rs55, %rs56}, [%rd4+12];
st.local.v4.u8 [%rd3+12], {%rs53, %rs54, %rs55, %rs56};
st.local.v2.u8 [%rd3+10], {%rs51, %rs52};
st.local.u16 [%rd3+8], %rs50;
st.local.u64 [%rd3], %rd459;
@%p34 bra BB102_56;

ld.local.u64 %rd52, [%rd3];
or.b64 %rd463, %rd52, %rd423;
and.b64 %rd464, %rd463, -4294967296;
setp.eq.s64	%p42, %rd464, 0;
@%p42 bra BB102_51;

div.s64 %rd766, %rd52, %rd423;
bra.uni BB102_52;

BB102_51:
cvt.u32.u64	%r49, %rd423;
cvt.u32.u64	%r50, %rd52;
div.u32 %r51, %r50, %r49;
cvt.u64.u32	%rd766, %r51;

BB102_52:
or.b64 %rd465, %rd987, %rd423;
and.b64 %rd466, %rd465, -4294967296;
setp.eq.s64	%p43, %rd466, 0;
@%p43 bra BB102_54;

div.s64 %rd767, %rd987, %rd423;
bra.uni BB102_55;

BB102_54:
cvt.u32.u64	%r52, %rd423;
cvt.u32.u64	%r53, %rd987;
div.u32 %r54, %r53, %r52;
cvt.u64.u32	%rd767, %r54;

BB102_55:
setp.lt.s64	%p44, %rd766, %rd767;
selp.b64	%rd467, %rd987, %rd52, %p44;
add.s64 %rd470, %rd4, 16;
selp.b64	%rd471, %rd470, %rd3, %p44;
st.local.u64 [%rd3], %rd467;
ld.local.u16 %rs63, [%rd471+8];
st.local.u16 [%rd3+8], %rs63;

BB102_56:
@%p35 bra BB102_64;

ld.local.u64 %rd59, [%rd3];
or.b64 %rd474, %rd59, %rd423;
and.b64 %rd475, %rd474, -4294967296;
setp.eq.s64	%p46, %rd475, 0;
@%p46 bra BB102_59;

div.s64 %rd768, %rd59, %rd423;
bra.uni BB102_60;

BB102_59:
cvt.u32.u64	%r55, %rd423;
cvt.u32.u64	%r56, %rd59;
div.u32 %r57, %r56, %r55;
cvt.u64.u32	%rd768, %r57;

BB102_60:
or.b64 %rd476, %rd989, %rd423;
and.b64 %rd477, %rd476, -4294967296;
setp.eq.s64	%p47, %rd477, 0;
@%p47 bra BB102_62;

div.s64 %rd769, %rd989, %rd423;
bra.uni BB102_63;

BB102_62:
cvt.u32.u64	%r58, %rd423;
cvt.u32.u64	%r59, %rd989;
div.u32 %r60, %r59, %r58;
cvt.u64.u32	%rd769, %r60;

BB102_63:
setp.lt.s64	%p48, %rd768, %rd769;
selp.b64	%rd478, %rd989, %rd59, %p48;
add.s64 %rd481, %rd4, 32;
selp.b64	%rd482, %rd481, %rd3, %p48;
st.local.u64 [%rd3], %rd478;
ld.local.u16 %rs64, [%rd482+8];
st.local.u16 [%rd3+8], %rs64;

BB102_64:
@%p36 bra BB102_72;

ld.local.u64 %rd66, [%rd3];
or.b64 %rd485, %rd66, %rd423;
and.b64 %rd486, %rd485, -4294967296;
setp.eq.s64	%p50, %rd486, 0;
@%p50 bra BB102_67;

div.s64 %rd770, %rd66, %rd423;
bra.uni BB102_68;

BB102_67:
cvt.u32.u64	%r61, %rd423;
cvt.u32.u64	%r62, %rd66;
div.u32 %r63, %r62, %r61;
cvt.u64.u32	%rd770, %r63;

BB102_68:
or.b64 %rd487, %rd988, %rd423;
and.b64 %rd488, %rd487, -4294967296;
setp.eq.s64	%p51, %rd488, 0;
@%p51 bra BB102_70;

div.s64 %rd771, %rd988, %rd423;
bra.uni BB102_71;

BB102_70:
cvt.u32.u64	%r64, %rd423;
cvt.u32.u64	%r65, %rd988;
div.u32 %r66, %r65, %r64;
cvt.u64.u32	%rd771, %r66;

BB102_71:
setp.lt.s64	%p52, %rd770, %rd771;
selp.b64	%rd489, %rd988, %rd66, %p52;
add.s64 %rd492, %rd4, 48;
selp.b64	%rd493, %rd492, %rd3, %p52;
st.local.u64 [%rd3], %rd489;
ld.local.u16 %rs65, [%rd493+8];
st.local.u16 [%rd3+8], %rs65;

BB102_72:
@%p37 bra BB102_80;

ld.local.u64 %rd73, [%rd3];
or.b64 %rd496, %rd73, %rd423;
and.b64 %rd497, %rd496, -4294967296;
setp.eq.s64	%p54, %rd497, 0;
@%p54 bra BB102_75;

div.s64 %rd772, %rd73, %rd423;
bra.uni BB102_76;

BB102_75:
cvt.u32.u64	%r67, %rd423;
cvt.u32.u64	%r68, %rd73;
div.u32 %r69, %r68, %r67;
cvt.u64.u32	%rd772, %r69;

BB102_76:
or.b64 %rd498, %rd991, %rd423;
and.b64 %rd499, %rd498, -4294967296;
setp.eq.s64	%p55, %rd499, 0;
@%p55 bra BB102_78;

div.s64 %rd773, %rd991, %rd423;
bra.uni BB102_79;

BB102_78:
cvt.u32.u64	%r70, %rd423;
cvt.u32.u64	%r71, %rd991;
div.u32 %r72, %r71, %r70;
cvt.u64.u32	%rd773, %r72;

BB102_79:
setp.lt.s64	%p56, %rd772, %rd773;
selp.b64	%rd500, %rd991, %rd73, %p56;
add.s64 %rd503, %rd4, 64;
selp.b64	%rd504, %rd503, %rd3, %p56;
st.local.u64 [%rd3], %rd500;
ld.local.u16 %rs66, [%rd504+8];
st.local.u16 [%rd3+8], %rs66;

BB102_80:
@%p38 bra BB102_88;

ld.local.u64 %rd80, [%rd3];
or.b64 %rd507, %rd80, %rd423;
and.b64 %rd508, %rd507, -4294967296;
setp.eq.s64	%p58, %rd508, 0;
@%p58 bra BB102_83;

div.s64 %rd774, %rd80, %rd423;
bra.uni BB102_84;

BB102_83:
cvt.u32.u64	%r73, %rd423;
cvt.u32.u64	%r74, %rd80;
div.u32 %r75, %r74, %r73;
cvt.u64.u32	%rd774, %r75;

BB102_84:
or.b64 %rd509, %rd990, %rd423;
and.b64 %rd510, %rd509, -4294967296;
setp.eq.s64	%p59, %rd510, 0;
@%p59 bra BB102_86;

div.s64 %rd775, %rd990, %rd423;
bra.uni BB102_87;

BB102_86:
cvt.u32.u64	%r76, %rd423;
cvt.u32.u64	%r77, %rd990;
div.u32 %r78, %r77, %r76;
cvt.u64.u32	%rd775, %r78;

BB102_87:
setp.lt.s64	%p60, %rd774, %rd775;
selp.b64	%rd511, %rd990, %rd80, %p60;
add.s64 %rd514, %rd4, 80;
selp.b64	%rd515, %rd514, %rd3, %p60;
st.local.u64 [%rd3], %rd511;
ld.local.u16 %rs67, [%rd515+8];
st.local.u16 [%rd3+8], %rs67;

BB102_88:
@%p39 bra BB102_96;

ld.local.u64 %rd87, [%rd3];
or.b64 %rd518, %rd87, %rd423;
and.b64 %rd519, %rd518, -4294967296;
setp.eq.s64	%p62, %rd519, 0;
@%p62 bra BB102_91;

div.s64 %rd776, %rd87, %rd423;
bra.uni BB102_92;

BB102_91:
cvt.u32.u64	%r79, %rd423;
cvt.u32.u64	%r80, %rd87;
div.u32 %r81, %r80, %r79;
cvt.u64.u32	%rd776, %r81;

BB102_92:
or.b64 %rd520, %rd992, %rd423;
and.b64 %rd521, %rd520, -4294967296;
setp.eq.s64	%p63, %rd521, 0;
@%p63 bra BB102_94;

div.s64 %rd777, %rd992, %rd423;
bra.uni BB102_95;

BB102_94:
cvt.u32.u64	%r82, %rd423;
cvt.u32.u64	%r83, %rd992;
div.u32 %r84, %r83, %r82;
cvt.u64.u32	%rd777, %r84;

BB102_95:
setp.lt.s64	%p64, %rd776, %rd777;
selp.b64	%rd522, %rd992, %rd87, %p64;
add.s64 %rd525, %rd4, 96;
selp.b64	%rd526, %rd525, %rd3, %p64;
st.local.u64 [%rd3], %rd522;
ld.local.u16 %rs68, [%rd526+8];
st.local.u16 [%rd3+8], %rs68;

BB102_96:
setp.ne.s32	%p65, %r5, 0;
@%p65 bra BB102_98;

ld.local.u64 %rd527, [%rd3];
st.local.u64 [%rd4], %rd527;
ld.local.u16 %rs69, [%rd3+8];
st.local.u16 [%rd4+8], %rs69;

BB102_98:
setp.gt.u32	%p66, %r5, 1;
mov.u64 %rd997, %rd987;
@%p66 bra BB102_100;

ld.local.u64 %rd997, [%rd3];
st.local.u64 [%rd4+16], %rd997;
ld.local.u16 %rs70, [%rd3+8];
st.local.u16 [%rd4+24], %rs70;

BB102_100:
mov.u64 %rd987, %rd997;
setp.gt.u32	%p67, %r5, 2;
mov.u64 %rd996, %rd989;
@%p67 bra BB102_102;

ld.local.u64 %rd996, [%rd3];
st.local.u64 [%rd4+32], %rd996;
ld.local.u16 %rs71, [%rd3+8];
st.local.u16 [%rd4+40], %rs71;

BB102_102:
mov.u64 %rd989, %rd996;
setp.gt.u32	%p68, %r5, 3;
mov.u64 %rd995, %rd988;
@%p68 bra BB102_104;

ld.local.u64 %rd995, [%rd3];
st.local.u64 [%rd4+48], %rd995;
ld.local.u16 %rs72, [%rd3+8];
st.local.u16 [%rd4+56], %rs72;

BB102_104:
mov.u64 %rd988, %rd995;
setp.gt.u32	%p69, %r5, 4;
mov.u64 %rd994, %rd991;
@%p69 bra BB102_106;

ld.local.u64 %rd994, [%rd3];
st.local.u64 [%rd4+64], %rd994;
ld.local.u16 %rs73, [%rd3+8];
st.local.u16 [%rd4+72], %rs73;

BB102_106:
mov.u64 %rd991, %rd994;
setp.gt.u32	%p70, %r5, 5;
mov.u64 %rd993, %rd990;
@%p70 bra BB102_108;

ld.local.u64 %rd993, [%rd3];
st.local.u64 [%rd4+80], %rd993;
ld.local.u16 %rs74, [%rd3+8];
st.local.u16 [%rd4+88], %rs74;

BB102_108:
mov.u64 %rd990, %rd993;
@%p40 bra BB102_110;

ld.local.u64 %rd992, [%rd3];
st.local.u64 [%rd4+96], %rd992;
ld.local.u16 %rs75, [%rd3+8];
st.local.u16 [%rd4+104], %rs75;

BB102_110:
mov.u64 %rd942, %rd987;
mov.u64 %rd944, %rd988;
mov.u64 %rd943, %rd989;
mov.u64 %rd946, %rd990;
mov.u64 %rd945, %rd991;
mov.u64 %rd947, %rd992;
mul.lo.s32 %r282, %r287, 7;
setp.ge.u32	%p72, %r282, %r1;
@%p72 bra BB102_279;

or.b64 %rd528, %rd942, %rd423;
and.b64 %rd529, %rd528, -4294967296;
setp.eq.s64	%p73, %rd529, 0;
@%p73 bra BB102_113;

div.s64 %rd778, %rd942, %rd423;
bra.uni BB102_114;

BB102_113:
cvt.u32.u64	%r85, %rd423;
cvt.u32.u64	%r86, %rd942;
div.u32 %r87, %r86, %r85;
cvt.u64.u32	%rd778, %r87;

BB102_114:
ld.local.u64 %rd114, [%rd4];
or.b64 %rd530, %rd114, %rd423;
and.b64 %rd531, %rd530, -4294967296;
setp.eq.s64	%p74, %rd531, 0;
@%p74 bra BB102_116;

div.s64 %rd779, %rd114, %rd423;
bra.uni BB102_117;

BB102_116:
cvt.u32.u64	%r88, %rd423;
cvt.u32.u64	%r89, %rd114;
div.u32 %r90, %r89, %r88;
cvt.u64.u32	%rd779, %r90;

BB102_117:
setp.ge.s64	%p75, %rd778, %rd779;
mov.u64 %rd985, %rd942;
mov.u64 %rd986, %rd114;
@%p75 bra BB102_119;

st.local.u64 [%rd4], %rd942;
st.local.u64 [%rd4+16], %rd114;
ld.local.u16 %rs76, [%rd4+8];
ld.local.u16 %rs77, [%rd4+24];
st.local.u16 [%rd4+8], %rs77;
st.local.u16 [%rd4+24], %rs76;
mov.u64 %rd864, %rd942;
mov.u64 %rd985, %rd114;
mov.u64 %rd986, %rd864;

BB102_119:
mov.u64 %rd979, %rd985;
mov.u64 %rd974, %rd986;
or.b64 %rd532, %rd944, %rd423;
and.b64 %rd533, %rd532, -4294967296;
setp.eq.s64	%p76, %rd533, 0;
@%p76 bra BB102_121;

div.s64 %rd780, %rd944, %rd423;
bra.uni BB102_122;

BB102_121:
cvt.u32.u64	%r91, %rd423;
cvt.u32.u64	%r92, %rd944;
div.u32 %r93, %r92, %r91;
cvt.u64.u32	%rd780, %r93;

BB102_122:
or.b64 %rd534, %rd943, %rd423;
and.b64 %rd535, %rd534, -4294967296;
setp.eq.s64	%p77, %rd535, 0;
@%p77 bra BB102_124;

div.s64 %rd781, %rd943, %rd423;
bra.uni BB102_125;

BB102_124:
cvt.u32.u64	%r94, %rd423;
cvt.u32.u64	%r95, %rd943;
div.u32 %r96, %r95, %r94;
cvt.u64.u32	%rd781, %r96;

BB102_125:
setp.ge.s64	%p78, %rd780, %rd781;
mov.u64 %rd983, %rd943;
mov.u64 %rd984, %rd944;
@%p78 bra BB102_127;

st.local.u64 [%rd4+32], %rd944;
st.local.u64 [%rd4+48], %rd943;
ld.local.u16 %rs78, [%rd4+40];
ld.local.u16 %rs79, [%rd4+56];
st.local.u16 [%rd4+40], %rs79;
st.local.u16 [%rd4+56], %rs78;
mov.u64 %rd984, %rd943;
mov.u64 %rd983, %rd944;

BB102_127:
mov.u64 %rd127, %rd983;
mov.u64 %rd977, %rd984;
or.b64 %rd536, %rd946, %rd423;
and.b64 %rd537, %rd536, -4294967296;
setp.eq.s64	%p79, %rd537, 0;
@%p79 bra BB102_129;

div.s64 %rd782, %rd946, %rd423;
bra.uni BB102_130;

BB102_129:
cvt.u32.u64	%r97, %rd423;
cvt.u32.u64	%r98, %rd946;
div.u32 %r99, %r98, %r97;
cvt.u64.u32	%rd782, %r99;

BB102_130:
or.b64 %rd538, %rd945, %rd423;
and.b64 %rd539, %rd538, -4294967296;
setp.eq.s64	%p80, %rd539, 0;
@%p80 bra BB102_132;

div.s64 %rd783, %rd945, %rd423;
bra.uni BB102_133;

BB102_132:
cvt.u32.u64	%r100, %rd423;
cvt.u32.u64	%r101, %rd945;
div.u32 %r102, %r101, %r100;
cvt.u64.u32	%rd783, %r102;

BB102_133:
setp.ge.s64	%p81, %rd782, %rd783;
mov.u64 %rd981, %rd945;
mov.u64 %rd982, %rd946;
@%p81 bra BB102_135;

st.local.u64 [%rd4+64], %rd946;
st.local.u64 [%rd4+80], %rd945;
ld.local.u16 %rs80, [%rd4+72];
ld.local.u16 %rs81, [%rd4+88];
st.local.u16 [%rd4+72], %rs81;
st.local.u16 [%rd4+88], %rs80;
mov.u64 %rd982, %rd945;
mov.u64 %rd981, %rd946;

BB102_135:
mov.u64 %rd135, %rd981;
mov.u64 %rd134, %rd982;
or.b64 %rd540, %rd127, %rd423;
and.b64 %rd541, %rd540, -4294967296;
setp.eq.s64	%p82, %rd541, 0;
@%p82 bra BB102_137;

div.s64 %rd784, %rd127, %rd423;
bra.uni BB102_138;

BB102_137:
cvt.u32.u64	%r103, %rd423;
cvt.u32.u64	%r104, %rd127;
div.u32 %r105, %r104, %r103;
cvt.u64.u32	%rd784, %r105;

BB102_138:
or.b64 %rd542, %rd979, %rd423;
and.b64 %rd543, %rd542, -4294967296;
setp.eq.s64	%p83, %rd543, 0;
@%p83 bra BB102_140;

div.s64 %rd785, %rd979, %rd423;
bra.uni BB102_141;

BB102_140:
cvt.u32.u64	%r106, %rd423;
cvt.u32.u64	%r107, %rd979;
div.u32 %r108, %r107, %r106;
cvt.u64.u32	%rd785, %r108;

BB102_141:
setp.ge.s64	%p84, %rd784, %rd785;
mov.u64 %rd980, %rd127;
@%p84 bra BB102_143;

st.local.u64 [%rd4+16], %rd127;
st.local.u64 [%rd4+32], %rd979;
ld.local.u16 %rs82, [%rd4+24];
ld.local.u16 %rs83, [%rd4+40];
st.local.u16 [%rd4+24], %rs83;
st.local.u16 [%rd4+40], %rs82;
mov.u64 %rd869, %rd979;
mov.u64 %rd979, %rd127;
mov.u64 %rd980, %rd869;

BB102_143:
mov.u64 %rd143, %rd979;
mov.u64 %rd971, %rd980;
or.b64 %rd544, %rd135, %rd423;
and.b64 %rd545, %rd544, -4294967296;
setp.eq.s64	%p85, %rd545, 0;
@%p85 bra BB102_145;

div.s64 %rd786, %rd135, %rd423;
bra.uni BB102_146;

BB102_145:
cvt.u32.u64	%r109, %rd423;
cvt.u32.u64	%r110, %rd135;
div.u32 %r111, %r110, %r109;
cvt.u64.u32	%rd786, %r111;

BB102_146:
or.b64 %rd546, %rd977, %rd423;
and.b64 %rd547, %rd546, -4294967296;
setp.eq.s64	%p86, %rd547, 0;
@%p86 bra BB102_148;

div.s64 %rd787, %rd977, %rd423;
bra.uni BB102_149;

BB102_148:
cvt.u32.u64	%r112, %rd423;
cvt.u32.u64	%r113, %rd977;
div.u32 %r114, %r113, %r112;
cvt.u64.u32	%rd787, %r114;

BB102_149:
setp.ge.s64	%p87, %rd786, %rd787;
mov.u64 %rd978, %rd135;
@%p87 bra BB102_151;

st.local.u64 [%rd4+48], %rd135;
st.local.u64 [%rd4+64], %rd977;
ld.local.u16 %rs84, [%rd4+56];
ld.local.u16 %rs85, [%rd4+72];
st.local.u16 [%rd4+56], %rs85;
st.local.u16 [%rd4+72], %rs84;
mov.u64 %rd871, %rd977;
mov.u64 %rd977, %rd135;
mov.u64 %rd978, %rd871;

BB102_151:
mov.u64 %rd151, %rd977;
mov.u64 %rd969, %rd978;
or.b64 %rd548, %rd947, %rd423;
and.b64 %rd549, %rd548, -4294967296;
setp.eq.s64	%p88, %rd549, 0;
@%p88 bra BB102_153;

div.s64 %rd788, %rd947, %rd423;
bra.uni BB102_154;

BB102_153:
cvt.u32.u64	%r115, %rd423;
cvt.u32.u64	%r116, %rd947;
div.u32 %r117, %r116, %r115;
cvt.u64.u32	%rd788, %r117;

BB102_154:
or.b64 %rd550, %rd134, %rd423;
and.b64 %rd551, %rd550, -4294967296;
setp.eq.s64	%p89, %rd551, 0;
@%p89 bra BB102_156;

div.s64 %rd789, %rd134, %rd423;
bra.uni BB102_157;

BB102_156:
cvt.u32.u64	%r118, %rd423;
cvt.u32.u64	%r119, %rd134;
div.u32 %r120, %r119, %r118;
cvt.u64.u32	%rd789, %r120;

BB102_157:
setp.ge.s64	%p90, %rd788, %rd789;
mov.u64 %rd976, %rd947;
mov.u64 %rd975, %rd134;
@%p90 bra BB102_159;

st.local.u64 [%rd4+80], %rd947;
st.local.u64 [%rd4+96], %rd134;
ld.local.u16 %rs86, [%rd4+88];
ld.local.u16 %rs87, [%rd4+104];
st.local.u16 [%rd4+88], %rs87;
st.local.u16 [%rd4+104], %rs86;
mov.u64 %rd849, %rd947;
mov.u64 %rd976, %rd134;
mov.u64 %rd975, %rd849;

BB102_159:
mov.u64 %rd159, %rd975;
mov.u64 %rd964, %rd976;
or.b64 %rd552, %rd143, %rd423;
and.b64 %rd553, %rd552, -4294967296;
setp.eq.s64	%p91, %rd553, 0;
@%p91 bra BB102_161;

div.s64 %rd790, %rd143, %rd423;
bra.uni BB102_162;

BB102_161:
cvt.u32.u64	%r121, %rd423;
cvt.u32.u64	%r122, %rd143;
div.u32 %r123, %r122, %r121;
cvt.u64.u32	%rd790, %r123;

BB102_162:
or.b64 %rd554, %rd974, %rd423;
and.b64 %rd555, %rd554, -4294967296;
setp.eq.s64	%p92, %rd555, 0;
@%p92 bra BB102_164;

div.s64 %rd791, %rd974, %rd423;
bra.uni BB102_165;

BB102_164:
cvt.u32.u64	%r124, %rd423;
cvt.u32.u64	%r125, %rd974;
div.u32 %r126, %r125, %r124;
cvt.u64.u32	%rd791, %r126;

BB102_165:
setp.ge.s64	%p93, %rd790, %rd791;
mov.u64 %rd973, %rd143;
@%p93 bra BB102_167;

st.local.u64 [%rd4], %rd143;
st.local.u64 [%rd4+16], %rd974;
ld.local.u16 %rs88, [%rd4+8];
ld.local.u16 %rs89, [%rd4+24];
st.local.u16 [%rd4+8], %rs89;
st.local.u16 [%rd4+24], %rs88;
mov.u64 %rd867, %rd974;
mov.u64 %rd974, %rd143;
mov.u64 %rd973, %rd867;

BB102_167:
mov.u64 %rd967, %rd973;
mov.u64 %rd962, %rd974;
or.b64 %rd556, %rd151, %rd423;
and.b64 %rd557, %rd556, -4294967296;
setp.eq.s64	%p94, %rd557, 0;
@%p94 bra BB102_169;

div.s64 %rd792, %rd151, %rd423;
bra.uni BB102_170;

BB102_169:
cvt.u32.u64	%r127, %rd423;
cvt.u32.u64	%r128, %rd151;
div.u32 %r129, %r128, %r127;
cvt.u64.u32	%rd792, %r129;

BB102_170:
or.b64 %rd558, %rd971, %rd423;
and.b64 %rd559, %rd558, -4294967296;
setp.eq.s64	%p95, %rd559, 0;
@%p95 bra BB102_172;

div.s64 %rd793, %rd971, %rd423;
bra.uni BB102_173;

BB102_172:
cvt.u32.u64	%r130, %rd423;
cvt.u32.u64	%r131, %rd971;
div.u32 %r132, %r131, %r130;
cvt.u64.u32	%rd793, %r132;

BB102_173:
setp.ge.s64	%p96, %rd792, %rd793;
mov.u64 %rd972, %rd151;
@%p96 bra BB102_175;

st.local.u64 [%rd4+32], %rd151;
st.local.u64 [%rd4+48], %rd971;
ld.local.u16 %rs90, [%rd4+40];
ld.local.u16 %rs91, [%rd4+56];
st.local.u16 [%rd4+40], %rs91;
st.local.u16 [%rd4+56], %rs90;
mov.u64 %rd879, %rd971;
mov.u64 %rd971, %rd151;
mov.u64 %rd972, %rd879;

BB102_175:
mov.u64 %rd175, %rd971;
mov.u64 %rd965, %rd972;
or.b64 %rd560, %rd159, %rd423;
and.b64 %rd561, %rd560, -4294967296;
setp.eq.s64	%p97, %rd561, 0;
@%p97 bra BB102_177;

div.s64 %rd794, %rd159, %rd423;
bra.uni BB102_178;

BB102_177:
cvt.u32.u64	%r133, %rd423;
cvt.u32.u64	%r134, %rd159;
div.u32 %r135, %r134, %r133;
cvt.u64.u32	%rd794, %r135;

BB102_178:
or.b64 %rd562, %rd969, %rd423;
and.b64 %rd563, %rd562, -4294967296;
setp.eq.s64	%p98, %rd563, 0;
@%p98 bra BB102_180;

div.s64 %rd795, %rd969, %rd423;
bra.uni BB102_181;

BB102_180:
cvt.u32.u64	%r136, %rd423;
cvt.u32.u64	%r137, %rd969;
div.u32 %r138, %r137, %r136;
cvt.u64.u32	%rd795, %r138;

BB102_181:
setp.ge.s64	%p99, %rd794, %rd795;
mov.u64 %rd970, %rd159;
@%p99 bra BB102_183;

st.local.u64 [%rd4+64], %rd159;
st.local.u64 [%rd4+80], %rd969;
ld.local.u16 %rs92, [%rd4+72];
ld.local.u16 %rs93, [%rd4+88];
st.local.u16 [%rd4+72], %rs93;
st.local.u16 [%rd4+88], %rs92;
mov.u64 %rd883, %rd969;
mov.u64 %rd969, %rd159;
mov.u64 %rd970, %rd883;

BB102_183:
mov.u64 %rd183, %rd969;
mov.u64 %rd182, %rd970;
or.b64 %rd564, %rd175, %rd423;
and.b64 %rd565, %rd564, -4294967296;
setp.eq.s64	%p100, %rd565, 0;
@%p100 bra BB102_185;

div.s64 %rd796, %rd175, %rd423;
bra.uni BB102_186;

BB102_185:
cvt.u32.u64	%r139, %rd423;
cvt.u32.u64	%r140, %rd175;
div.u32 %r141, %r140, %r139;
cvt.u64.u32	%rd796, %r141;

BB102_186:
or.b64 %rd566, %rd967, %rd423;
and.b64 %rd567, %rd566, -4294967296;
setp.eq.s64	%p101, %rd567, 0;
@%p101 bra BB102_188;

div.s64 %rd797, %rd967, %rd423;
bra.uni BB102_189;

BB102_188:
cvt.u32.u64	%r142, %rd423;
cvt.u32.u64	%r143, %rd967;
div.u32 %r144, %r143, %r142;
cvt.u64.u32	%rd797, %r144;

BB102_189:
setp.ge.s64	%p102, %rd796, %rd797;
mov.u64 %rd968, %rd175;
@%p102 bra BB102_191;

st.local.u64 [%rd4+16], %rd175;
st.local.u64 [%rd4+32], %rd967;
ld.local.u16 %rs94, [%rd4+24];
ld.local.u16 %rs95, [%rd4+40];
st.local.u16 [%rd4+24], %rs95;
st.local.u16 [%rd4+40], %rs94;
mov.u64 %rd893, %rd967;
mov.u64 %rd967, %rd175;
mov.u64 %rd968, %rd893;

BB102_191:
mov.u64 %rd191, %rd967;
mov.u64 %rd959, %rd968;
or.b64 %rd568, %rd183, %rd423;
and.b64 %rd569, %rd568, -4294967296;
setp.eq.s64	%p103, %rd569, 0;
@%p103 bra BB102_193;

div.s64 %rd798, %rd183, %rd423;
bra.uni BB102_194;

BB102_193:
cvt.u32.u64	%r145, %rd423;
cvt.u32.u64	%r146, %rd183;
div.u32 %r147, %r146, %r145;
cvt.u64.u32	%rd798, %r147;

BB102_194:
or.b64 %rd570, %rd965, %rd423;
and.b64 %rd571, %rd570, -4294967296;
setp.eq.s64	%p104, %rd571, 0;
@%p104 bra BB102_196;

div.s64 %rd799, %rd965, %rd423;
bra.uni BB102_197;

BB102_196:
cvt.u32.u64	%r148, %rd423;
cvt.u32.u64	%r149, %rd965;
div.u32 %r150, %r149, %r148;
cvt.u64.u32	%rd799, %r150;

BB102_197:
setp.ge.s64	%p105, %rd798, %rd799;
mov.u64 %rd966, %rd183;
@%p105 bra BB102_199;

st.local.u64 [%rd4+48], %rd183;
st.local.u64 [%rd4+64], %rd965;
ld.local.u16 %rs96, [%rd4+56];
ld.local.u16 %rs97, [%rd4+72];
st.local.u16 [%rd4+56], %rs97;
st.local.u16 [%rd4+72], %rs96;
mov.u64 %rd895, %rd965;
mov.u64 %rd965, %rd183;
mov.u64 %rd966, %rd895;

BB102_199:
mov.u64 %rd199, %rd965;
mov.u64 %rd957, %rd966;
or.b64 %rd572, %rd964, %rd423;
and.b64 %rd573, %rd572, -4294967296;
setp.eq.s64	%p106, %rd573, 0;
@%p106 bra BB102_201;

div.s64 %rd800, %rd964, %rd423;
bra.uni BB102_202;

BB102_201:
cvt.u32.u64	%r151, %rd423;
cvt.u32.u64	%r152, %rd964;
div.u32 %r153, %r152, %r151;
cvt.u64.u32	%rd800, %r153;

BB102_202:
or.b64 %rd574, %rd182, %rd423;
and.b64 %rd575, %rd574, -4294967296;
setp.eq.s64	%p107, %rd575, 0;
@%p107 bra BB102_204;

div.s64 %rd801, %rd182, %rd423;
bra.uni BB102_205;

BB102_204:
cvt.u32.u64	%r154, %rd423;
cvt.u32.u64	%r155, %rd182;
div.u32 %r156, %r155, %r154;
cvt.u64.u32	%rd801, %r156;

BB102_205:
setp.ge.s64	%p108, %rd800, %rd801;
mov.u64 %rd963, %rd182;
@%p108 bra BB102_207;

st.local.u64 [%rd4+80], %rd964;
st.local.u64 [%rd4+96], %rd182;
ld.local.u16 %rs98, [%rd4+88];
ld.local.u16 %rs99, [%rd4+104];
st.local.u16 [%rd4+88], %rs99;
st.local.u16 [%rd4+104], %rs98;
mov.u64 %rd887, %rd964;
mov.u64 %rd964, %rd182;
mov.u64 %rd963, %rd887;

BB102_207:
mov.u64 %rd207, %rd963;
mov.u64 %rd952, %rd964;
or.b64 %rd576, %rd191, %rd423;
and.b64 %rd577, %rd576, -4294967296;
setp.eq.s64	%p109, %rd577, 0;
@%p109 bra BB102_209;

div.s64 %rd802, %rd191, %rd423;
bra.uni BB102_210;

BB102_209:
cvt.u32.u64	%r157, %rd423;
cvt.u32.u64	%r158, %rd191;
div.u32 %r159, %r158, %r157;
cvt.u64.u32	%rd802, %r159;

BB102_210:
or.b64 %rd578, %rd962, %rd423;
and.b64 %rd579, %rd578, -4294967296;
setp.eq.s64	%p110, %rd579, 0;
@%p110 bra BB102_212;

div.s64 %rd803, %rd962, %rd423;
bra.uni BB102_213;

BB102_212:
cvt.u32.u64	%r160, %rd423;
cvt.u32.u64	%r161, %rd962;
div.u32 %r162, %r161, %r160;
cvt.u64.u32	%rd803, %r162;

BB102_213:
setp.ge.s64	%p111, %rd802, %rd803;
mov.u64 %rd961, %rd191;
@%p111 bra BB102_215;

st.local.u64 [%rd4], %rd191;
st.local.u64 [%rd4+16], %rd962;
ld.local.u16 %rs100, [%rd4+8];
ld.local.u16 %rs101, [%rd4+24];
st.local.u16 [%rd4+8], %rs101;
st.local.u16 [%rd4+24], %rs100;
mov.u64 %rd891, %rd962;
mov.u64 %rd962, %rd191;
mov.u64 %rd961, %rd891;

BB102_215:
mov.u64 %rd955, %rd961;
mov.u64 %rd214, %rd962;
or.b64 %rd580, %rd199, %rd423;
and.b64 %rd581, %rd580, -4294967296;
setp.eq.s64	%p112, %rd581, 0;
@%p112 bra BB102_217;

div.s64 %rd804, %rd199, %rd423;
bra.uni BB102_218;

BB102_217:
cvt.u32.u64	%r163, %rd423;
cvt.u32.u64	%r164, %rd199;
div.u32 %r165, %r164, %r163;
cvt.u64.u32	%rd804, %r165;

BB102_218:
or.b64 %rd582, %rd959, %rd423;
and.b64 %rd583, %rd582, -4294967296;
setp.eq.s64	%p113, %rd583, 0;
@%p113 bra BB102_220;

div.s64 %rd805, %rd959, %rd423;
bra.uni BB102_221;

BB102_220:
cvt.u32.u64	%r166, %rd423;
cvt.u32.u64	%r167, %rd959;
div.u32 %r168, %r167, %r166;
cvt.u64.u32	%rd805, %r168;

BB102_221:
setp.ge.s64	%p114, %rd804, %rd805;
mov.u64 %rd960, %rd199;
@%p114 bra BB102_223;

st.local.u64 [%rd4+32], %rd199;
st.local.u64 [%rd4+48], %rd959;
ld.local.u16 %rs102, [%rd4+40];
ld.local.u16 %rs103, [%rd4+56];
st.local.u16 [%rd4+40], %rs103;
st.local.u16 [%rd4+56], %rs102;
mov.u64 %rd903, %rd959;
mov.u64 %rd959, %rd199;
mov.u64 %rd960, %rd903;

BB102_223:
mov.u64 %rd223, %rd959;
mov.u64 %rd953, %rd960;
or.b64 %rd584, %rd207, %rd423;
and.b64 %rd585, %rd584, -4294967296;
setp.eq.s64	%p115, %rd585, 0;
@%p115 bra BB102_225;

div.s64 %rd806, %rd207, %rd423;
bra.uni BB102_226;

BB102_225:
cvt.u32.u64	%r169, %rd423;
cvt.u32.u64	%r170, %rd207;
div.u32 %r171, %r170, %r169;
cvt.u64.u32	%rd806, %r171;

BB102_226:
or.b64 %rd586, %rd957, %rd423;
and.b64 %rd587, %rd586, -4294967296;
setp.eq.s64	%p116, %rd587, 0;
@%p116 bra BB102_228;

div.s64 %rd807, %rd957, %rd423;
bra.uni BB102_229;

BB102_228:
cvt.u32.u64	%r172, %rd423;
cvt.u32.u64	%r173, %rd957;
div.u32 %r174, %r173, %r172;
cvt.u64.u32	%rd807, %r174;

BB102_229:
setp.ge.s64	%p117, %rd806, %rd807;
mov.u64 %rd958, %rd207;
@%p117 bra BB102_231;

st.local.u64 [%rd4+64], %rd207;
st.local.u64 [%rd4+80], %rd957;
ld.local.u16 %rs104, [%rd4+72];
ld.local.u16 %rs105, [%rd4+88];
st.local.u16 [%rd4+72], %rs105;
st.local.u16 [%rd4+88], %rs104;
mov.u64 %rd907, %rd957;
mov.u64 %rd957, %rd207;
mov.u64 %rd958, %rd907;

BB102_231:
mov.u64 %rd231, %rd957;
mov.u64 %rd230, %rd958;
or.b64 %rd588, %rd223, %rd423;
and.b64 %rd589, %rd588, -4294967296;
setp.eq.s64	%p118, %rd589, 0;
@%p118 bra BB102_233;

div.s64 %rd808, %rd223, %rd423;
bra.uni BB102_234;

BB102_233:
cvt.u32.u64	%r175, %rd423;
cvt.u32.u64	%r176, %rd223;
div.u32 %r177, %r176, %r175;
cvt.u64.u32	%rd808, %r177;

BB102_234:
or.b64 %rd590, %rd955, %rd423;
and.b64 %rd591, %rd590, -4294967296;
setp.eq.s64	%p119, %rd591, 0;
@%p119 bra BB102_236;

div.s64 %rd809, %rd955, %rd423;
bra.uni BB102_237;

BB102_236:
cvt.u32.u64	%r178, %rd423;
cvt.u32.u64	%r179, %rd955;
div.u32 %r180, %r179, %r178;
cvt.u64.u32	%rd809, %r180;

BB102_237:
setp.ge.s64	%p120, %rd808, %rd809;
mov.u64 %rd956, %rd223;
@%p120 bra BB102_239;

st.local.u64 [%rd4+16], %rd223;
st.local.u64 [%rd4+32], %rd955;
ld.local.u16 %rs106, [%rd4+24];
ld.local.u16 %rs107, [%rd4+40];
st.local.u16 [%rd4+24], %rs107;
st.local.u16 [%rd4+40], %rs106;
mov.u64 %rd916, %rd955;
mov.u64 %rd955, %rd223;
mov.u64 %rd956, %rd916;

BB102_239:
mov.u64 %rd239, %rd955;
mov.u64 %rd948, %rd956;
or.b64 %rd592, %rd231, %rd423;
and.b64 %rd593, %rd592, -4294967296;
setp.eq.s64	%p121, %rd593, 0;
@%p121 bra BB102_241;

div.s64 %rd810, %rd231, %rd423;
bra.uni BB102_242;

BB102_241:
cvt.u32.u64	%r181, %rd423;
cvt.u32.u64	%r182, %rd231;
div.u32 %r183, %r182, %r181;
cvt.u64.u32	%rd810, %r183;

BB102_242:
or.b64 %rd594, %rd953, %rd423;
and.b64 %rd595, %rd594, -4294967296;
setp.eq.s64	%p122, %rd595, 0;
@%p122 bra BB102_244;

div.s64 %rd811, %rd953, %rd423;
bra.uni BB102_245;

BB102_244:
cvt.u32.u64	%r184, %rd423;
cvt.u32.u64	%r185, %rd953;
div.u32 %r186, %r185, %r184;
cvt.u64.u32	%rd811, %r186;

BB102_245:
setp.ge.s64	%p123, %rd810, %rd811;
mov.u64 %rd954, %rd231;
@%p123 bra BB102_247;

st.local.u64 [%rd4+48], %rd231;
st.local.u64 [%rd4+64], %rd953;
ld.local.u16 %rs108, [%rd4+56];
ld.local.u16 %rs109, [%rd4+72];
st.local.u16 [%rd4+56], %rs109;
st.local.u16 [%rd4+72], %rs108;
mov.u64 %rd918, %rd953;
mov.u64 %rd953, %rd231;
mov.u64 %rd954, %rd918;

BB102_247:
mov.u64 %rd247, %rd953;
mov.u64 %rd945, %rd954;
or.b64 %rd596, %rd952, %rd423;
and.b64 %rd597, %rd596, -4294967296;
setp.eq.s64	%p124, %rd597, 0;
@%p124 bra BB102_249;

div.s64 %rd812, %rd952, %rd423;
bra.uni BB102_250;

BB102_249:
cvt.u32.u64	%r187, %rd423;
cvt.u32.u64	%r188, %rd952;
div.u32 %r189, %r188, %r187;
cvt.u64.u32	%rd812, %r189;

BB102_250:
or.b64 %rd598, %rd230, %rd423;
and.b64 %rd599, %rd598, -4294967296;
setp.eq.s64	%p125, %rd599, 0;
@%p125 bra BB102_252;

div.s64 %rd813, %rd230, %rd423;
bra.uni BB102_253;

BB102_252:
cvt.u32.u64	%r190, %rd423;
cvt.u32.u64	%r191, %rd230;
div.u32 %r192, %r191, %r190;
cvt.u64.u32	%rd813, %r192;

BB102_253:
setp.ge.s64	%p126, %rd812, %rd813;
mov.u64 %rd951, %rd230;
@%p126 bra BB102_255;

st.local.u64 [%rd4+80], %rd952;
st.local.u64 [%rd4+96], %rd230;
ld.local.u16 %rs110, [%rd4+88];
ld.local.u16 %rs111, [%rd4+104];
st.local.u16 [%rd4+88], %rs111;
st.local.u16 [%rd4+104], %rs110;
mov.u64 %rd911, %rd952;
mov.u64 %rd952, %rd230;
mov.u64 %rd951, %rd911;

BB102_255:
mov.u64 %rd255, %rd951;
mov.u64 %rd947, %rd952;
or.b64 %rd600, %rd239, %rd423;
and.b64 %rd601, %rd600, -4294967296;
setp.eq.s64	%p127, %rd601, 0;
@%p127 bra BB102_257;

div.s64 %rd814, %rd239, %rd423;
bra.uni BB102_258;

BB102_257:
cvt.u32.u64	%r193, %rd423;
cvt.u32.u64	%r194, %rd239;
div.u32 %r195, %r194, %r193;
cvt.u64.u32	%rd814, %r195;

BB102_258:
or.b64 %rd602, %rd214, %rd423;
and.b64 %rd603, %rd602, -4294967296;
setp.eq.s64	%p128, %rd603, 0;
@%p128 bra BB102_260;

div.s64 %rd815, %rd214, %rd423;
bra.uni BB102_261;

BB102_260:
cvt.u32.u64	%r196, %rd423;
cvt.u32.u64	%r197, %rd214;
div.u32 %r198, %r197, %r196;
cvt.u64.u32	%rd815, %r198;

BB102_261:
setp.ge.s64	%p129, %rd814, %rd815;
mov.u64 %rd950, %rd239;
@%p129 bra BB102_263;

st.local.u64 [%rd4], %rd239;
st.local.u64 [%rd4+16], %rd214;
ld.local.u16 %rs112, [%rd4+8];
ld.local.u16 %rs113, [%rd4+24];
st.local.u16 [%rd4+8], %rs113;
st.local.u16 [%rd4+24], %rs112;
mov.u64 %rd950, %rd214;

BB102_263:
mov.u64 %rd942, %rd950;
or.b64 %rd604, %rd247, %rd423;
and.b64 %rd605, %rd604, -4294967296;
setp.eq.s64	%p130, %rd605, 0;
@%p130 bra BB102_265;

div.s64 %rd816, %rd247, %rd423;
bra.uni BB102_266;

BB102_265:
cvt.u32.u64	%r199, %rd423;
cvt.u32.u64	%r200, %rd247;
div.u32 %r201, %r200, %r199;
cvt.u64.u32	%rd816, %r201;

BB102_266:
or.b64 %rd606, %rd948, %rd423;
and.b64 %rd607, %rd606, -4294967296;
setp.eq.s64	%p131, %rd607, 0;
@%p131 bra BB102_268;

div.s64 %rd817, %rd948, %rd423;
bra.uni BB102_269;

BB102_268:
cvt.u32.u64	%r202, %rd423;
cvt.u32.u64	%r203, %rd948;
div.u32 %r204, %r203, %r202;
cvt.u64.u32	%rd817, %r204;

BB102_269:
setp.ge.s64	%p132, %rd816, %rd817;
mov.u64 %rd949, %rd247;
@%p132 bra BB102_271;

st.local.u64 [%rd4+32], %rd247;
st.local.u64 [%rd4+48], %rd948;
ld.local.u16 %rs114, [%rd4+40];
ld.local.u16 %rs115, [%rd4+56];
st.local.u16 [%rd4+40], %rs115;
st.local.u16 [%rd4+56], %rs114;
mov.u64 %rd926, %rd948;
mov.u64 %rd948, %rd247;
mov.u64 %rd949, %rd926;

BB102_271:
mov.u64 %rd943, %rd948;
mov.u64 %rd944, %rd949;
or.b64 %rd608, %rd255, %rd423;
and.b64 %rd609, %rd608, -4294967296;
setp.eq.s64	%p133, %rd609, 0;
@%p133 bra BB102_273;

div.s64 %rd818, %rd255, %rd423;
bra.uni BB102_274;

BB102_273:
cvt.u32.u64	%r205, %rd423;
cvt.u32.u64	%r206, %rd255;
div.u32 %r207, %r206, %r205;
cvt.u64.u32	%rd818, %r207;

BB102_274:
or.b64 %rd610, %rd945, %rd423;
and.b64 %rd611, %rd610, -4294967296;
setp.eq.s64	%p134, %rd611, 0;
@%p134 bra BB102_276;

div.s64 %rd819, %rd945, %rd423;
bra.uni BB102_277;

BB102_276:
cvt.u32.u64	%r208, %rd423;
cvt.u32.u64	%r209, %rd945;
div.u32 %r210, %r209, %r208;
cvt.u64.u32	%rd819, %r210;

BB102_277:
setp.ge.s64	%p135, %rd818, %rd819;
mov.u64 %rd946, %rd255;
@%p135 bra BB102_279;

st.local.u64 [%rd4+64], %rd255;
st.local.u64 [%rd4+80], %rd945;
ld.local.u16 %rs116, [%rd4+72];
ld.local.u16 %rs117, [%rd4+88];
st.local.u16 [%rd4+72], %rs117;
st.local.u16 [%rd4+88], %rs116;
mov.u64 %rd929, %rd945;
mov.u64 %rd945, %rd255;
mov.u64 %rd946, %rd929;

BB102_279:
@%p33 bra BB102_281;

ld.local.u64 %rd612, [%rd4];
st.global.u64 [%rd37], %rd612;
ld.local.u16 %rs118, [%rd4+8];
st.global.u16 [%rd37+8], %rs118;

BB102_281:
@%p34 bra BB102_283;

st.global.u64 [%rd37+16], %rd942;
ld.local.u16 %rs119, [%rd4+24];
st.global.u16 [%rd37+24], %rs119;

BB102_283:
@%p35 bra BB102_285;

st.global.u64 [%rd37+32], %rd943;
ld.local.u16 %rs120, [%rd4+40];
st.global.u16 [%rd37+40], %rs120;

BB102_285:
@%p36 bra BB102_287;

st.global.u64 [%rd37+48], %rd944;
ld.local.u16 %rs121, [%rd4+56];
st.global.u16 [%rd37+56], %rs121;

BB102_287:
@%p37 bra BB102_289;

st.global.u64 [%rd37+64], %rd945;
ld.local.u16 %rs122, [%rd4+72];
st.global.u16 [%rd37+72], %rs122;

BB102_289:
@%p38 bra BB102_291;

st.global.u64 [%rd37+80], %rd946;
ld.local.u16 %rs123, [%rd4+88];
st.global.u16 [%rd37+88], %rs123;

BB102_291:
@%p39 bra BB102_293;

st.global.u64 [%rd37+96], %rd947;
ld.local.u16 %rs124, [%rd4+104];
st.global.u16 [%rd37+104], %rs124;

BB102_293:
cvta.to.global.u64 %rd283, %rd422;
cvta.to.global.u64 %rd284, %rd421;
bar.sync 0;
mad.lo.s32 %r283, %r287, -7, %r1;
mov.u32 %r212, 7;
min.u32 %r6, %r283, %r212;
mov.u32 %r284, 2;

BB102_294:
neg.s32 %r214, %r284;
and.b32 %r215, %r287, %r214;
add.s32 %r216, %r284, -1;
and.b32 %r217, %r216, %r287;
mul.lo.s32 %r218, %r217, 7;
min.u32 %r8, %r218, %r1;
mul.lo.s32 %r219, %r215, 7;
shr.u32 %r220, %r284, 1;
mul.lo.s32 %r221, %r220, 7;
min.u32 %r222, %r219, %r1;
add.s32 %r223, %r222, %r221;
min.u32 %r224, %r223, %r1;
add.s32 %r225, %r224, %r221;
min.u32 %r9, %r225, %r1;
sub.s32 %r226, %r224, %r222;
sub.s32 %r227, %r9, %r224;
cvt.u64.u32	%rd613, %r222;
add.s64 %rd285, %rd613, %rd1;
cvt.u64.u32	%rd286, %r224;
add.s64 %rd287, %rd286, %rd1;
setp.lt.u32	%p143, %r8, %r227;
sub.s32 %r228, %r8, %r227;
selp.b32	%r286, 0, %r228, %p143;
min.u32 %r285, %r226, %r8;
setp.ge.u32	%p144, %r286, %r285;
@%p144 bra BB102_303;

add.s32 %r12, %r8, -1;

BB102_296:
add.s32 %r229, %r285, %r286;
shr.u32 %r15, %r229, 1;
sub.s32 %r230, %r12, %r15;
cvt.u64.u32	%rd614, %r230;
add.s64 %rd615, %rd614, %rd287;
shl.b64 %rd616, %rd615, 4;
add.s64 %rd617, %rd5, %rd616;
ld.global.u64 %rd288, [%rd617];
or.b64 %rd618, %rd288, %rd423;
and.b64 %rd619, %rd618, -4294967296;
setp.eq.s64	%p145, %rd619, 0;
@%p145 bra BB102_298;
bra.uni BB102_297;

BB102_298:
cvt.u32.u64	%r231, %rd423;
cvt.u32.u64	%r232, %rd288;
div.u32 %r233, %r232, %r231;
cvt.u64.u32	%rd1004, %r233;
bra.uni BB102_299;

BB102_297:
div.s64 %rd1004, %rd288, %rd423;

BB102_299:
cvt.u64.u32	%rd620, %r15;
add.s64 %rd621, %rd285, %rd620;
shl.b64 %rd622, %rd621, 4;
add.s64 %rd623, %rd5, %rd622;
ld.global.u64 %rd292, [%rd623];
or.b64 %rd624, %rd292, %rd423;
and.b64 %rd625, %rd624, -4294967296;
setp.eq.s64	%p146, %rd625, 0;
@%p146 bra BB102_301;
bra.uni BB102_300;

BB102_301:
cvt.u32.u64	%r234, %rd423;
cvt.u32.u64	%r235, %rd292;
div.u32 %r236, %r235, %r234;
cvt.u64.u32	%rd1005, %r236;
bra.uni BB102_302;

BB102_300:
div.s64 %rd1005, %rd292, %rd423;

BB102_302:
add.s32 %r237, %r15, 1;
setp.lt.s64	%p147, %rd1004, %rd1005;
selp.b32	%r286, %r286, %r237, %p147;
selp.b32	%r285, %r15, %r285, %p147;
setp.lt.u32	%p148, %r286, %r285;
@%p148 bra BB102_296;

BB102_303:
cvt.u64.u32	%rd627, %r286;
add.s64 %rd296, %rd285, %rd627;
shl.b64 %rd628, %rd296, 4;
add.s64 %rd297, %rd5, %rd628;
shl.b64 %rd629, %rd287, 4;
add.s64 %rd298, %rd5, %rd629;
cvt.u64.u32	%rd630, %r8;
add.s64 %rd631, %rd630, %rd1;
add.s64 %rd632, %rd631, %rd286;
sub.s64 %rd299, %rd632, %rd627;
shl.b64 %rd633, %rd299, 4;
add.s64 %rd300, %rd5, %rd633;
cvt.u64.u32	%rd634, %r9;
add.s64 %rd635, %rd634, %rd1;
shl.b64 %rd636, %rd635, 4;
add.s64 %rd301, %rd5, %rd636;
mov.u64 %rd1006, 0;
mov.pred %p149, 0;
@%p149 bra BB102_305;

BB102_304:
add.s64 %rd638, %rd2, %rd1006;
st.local.u8 [%rd638], %rs42;
add.s64 %rd1006, %rd1006, 1;
setp.lt.u64	%p150, %rd1006, 16;
@%p150 bra BB102_304;

BB102_305:
ld.global.u64 %rd640, [%rd297];
ld.global.u16 %rs126, [%rd297+8];
ld.global.v2.u8 {%rs127, %rs128}, [%rd297+10];
ld.global.v4.u8 {%rs129, %rs130, %rs131, %rs132}, [%rd297+12];
st.local.v4.u8 [%rd2+12], {%rs129, %rs130, %rs131, %rs132};
st.local.v2.u8 [%rd2+10], {%rs127, %rs128};
st.local.u16 [%rd2+8], %rs126;
st.local.u64 [%rd2], %rd640;
mov.u64 %rd1007, 0;
@%p149 bra BB102_307;

BB102_306:
add.s64 %rd642, %rd3, %rd1007;
st.local.u8 [%rd642], %rs42;
add.s64 %rd1007, %rd1007, 1;
setp.lt.u64	%p152, %rd1007, 16;
@%p152 bra BB102_306;

BB102_307:
ld.global.u64 %rd643, [%rd300];
ld.global.u16 %rs140, [%rd300+8];
ld.global.v2.u8 {%rs141, %rs142}, [%rd300+10];
ld.global.v4.u8 {%rs143, %rs144, %rs145, %rs146}, [%rd300+12];
st.local.v4.u8 [%rd3+12], {%rs143, %rs144, %rs145, %rs146};
st.local.v2.u8 [%rd3+10], {%rs141, %rs142};
st.local.u16 [%rd3+8], %rs140;
st.local.u64 [%rd3], %rd643;
mov.pred %p204, -1;
setp.ge.u64	%p154, %rd300, %rd301;
@%p154 bra BB102_316;

mov.pred %p204, 0;
setp.ge.u64	%p156, %rd297, %rd298;
@%p156 bra BB102_316;

ld.local.u64 %rd308, [%rd3];
or.b64 %rd644, %rd308, %rd423;
and.b64 %rd645, %rd644, -4294967296;
setp.eq.s64	%p157, %rd645, 0;
@%p157 bra BB102_311;
bra.uni BB102_310;

BB102_311:
cvt.u32.u64	%r238, %rd423;
cvt.u32.u64	%r239, %rd308;
div.u32 %r240, %r239, %r238;
cvt.u64.u32	%rd1008, %r240;
bra.uni BB102_312;

BB102_310:
div.s64 %rd1008, %rd308, %rd423;

BB102_312:
ld.local.u64 %rd312, [%rd2];
or.b64 %rd646, %rd312, %rd423;
and.b64 %rd647, %rd646, -4294967296;
setp.eq.s64	%p158, %rd647, 0;
@%p158 bra BB102_314;
bra.uni BB102_313;

BB102_314:
cvt.u32.u64	%r241, %rd423;
cvt.u32.u64	%r242, %rd312;
div.u32 %r243, %r242, %r241;
cvt.u64.u32	%rd1009, %r243;
bra.uni BB102_315;

BB102_313:
div.s64 %rd1009, %rd312, %rd423;

BB102_315:
setp.ge.s64	%p204, %rd1008, %rd1009;

BB102_316:
selp.b64	%rd648, %rd2, %rd3, %p204;
ld.local.u64 %rd316, [%rd648];
ld.local.u16 %rs28, [%rd648+8];
@%p204 bra BB102_318;
bra.uni BB102_317;

BB102_318:
add.s64 %rd655, %rd628, %rd5;
add.s64 %rd318, %rd655, 16;
ld.global.u64 %rd656, [%rd297+16];
st.local.u64 [%rd2], %rd656;
ld.global.u16 %rs154, [%rd297+24];
st.local.u16 [%rd2+8], %rs154;
mov.u64 %rd1042, %rd300;
mov.u64 %rd1043, %rd300;
mov.u64 %rd1066, %rd318;
mov.u64 %rd1067, %rd318;
bra.uni BB102_319;

BB102_317:
add.s64 %rd650, %rd633, %rd5;
add.s64 %rd317, %rd650, 16;
ld.global.u64 %rd651, [%rd300+16];
st.local.u64 [%rd3], %rd651;
ld.global.u16 %rs153, [%rd300+24];
st.local.u16 [%rd3+8], %rs153;
mov.u64 %rd1042, %rd317;
mov.u64 %rd1043, %rd317;
mov.u64 %rd1066, %rd297;
mov.u64 %rd1067, %rd297;

BB102_319:
mov.u64 %rd322, %rd1066;
mov.u64 %rd1065, %rd1067;
mov.u64 %rd320, %rd1042;
mov.u64 %rd1041, %rd1043;
mov.pred %p205, -1;
setp.ge.u64	%p160, %rd1041, %rd301;
@%p160 bra BB102_328;

mov.pred %p205, 0;
setp.ge.u64	%p162, %rd1065, %rd298;
@%p162 bra BB102_328;

ld.local.u64 %rd323, [%rd3];
or.b64 %rd659, %rd323, %rd423;
and.b64 %rd660, %rd659, -4294967296;
setp.eq.s64	%p163, %rd660, 0;
@%p163 bra BB102_323;
bra.uni BB102_322;

BB102_323:
cvt.u32.u64	%r244, %rd423;
cvt.u32.u64	%r245, %rd323;
div.u32 %r246, %r245, %r244;
cvt.u64.u32	%rd1010, %r246;
bra.uni BB102_324;

BB102_322:
div.s64 %rd1010, %rd323, %rd423;

BB102_324:
ld.local.u64 %rd327, [%rd2];
or.b64 %rd661, %rd327, %rd423;
and.b64 %rd662, %rd661, -4294967296;
setp.eq.s64	%p164, %rd662, 0;
@%p164 bra BB102_326;
bra.uni BB102_325;

BB102_326:
cvt.u32.u64	%r247, %rd423;
cvt.u32.u64	%r248, %rd327;
div.u32 %r249, %r248, %r247;
cvt.u64.u32	%rd1011, %r249;
bra.uni BB102_327;

BB102_325:
div.s64 %rd1011, %rd327, %rd423;

BB102_327:
setp.ge.s64	%p205, %rd1010, %rd1011;

BB102_328:
selp.b64	%rd663, %rd2, %rd3, %p205;
ld.local.u64 %rd331, [%rd663];
ld.local.u16 %rs29, [%rd663+8];
@%p205 bra BB102_330;
bra.uni BB102_329;

BB102_330:
add.s64 %rd1065, %rd1065, 16;
add.s64 %rd335, %rd322, 16;
ld.global.u64 %rd667, [%rd322+16];
st.local.u64 [%rd2], %rd667;
ld.global.u16 %rs156, [%rd322+24];
st.local.u16 [%rd2+8], %rs156;
mov.u64 %rd1040, %rd320;
mov.u64 %rd1064, %rd335;
bra.uni BB102_331;

BB102_329:
add.s64 %rd1041, %rd1041, 16;
add.s64 %rd333, %rd320, 16;
ld.global.u64 %rd664, [%rd320+16];
st.local.u64 [%rd3], %rd664;
ld.global.u16 %rs155, [%rd320+24];
st.local.u16 [%rd3+8], %rs155;
mov.u64 %rd1040, %rd333;
mov.u64 %rd1064, %rd322;

BB102_331:
mov.u64 %rd339, %rd1064;
mov.u64 %rd1063, %rd1065;
mov.u64 %rd337, %rd1040;
mov.u64 %rd1039, %rd1041;
mov.pred %p206, -1;
setp.ge.u64	%p166, %rd1039, %rd301;
@%p166 bra BB102_340;

mov.pred %p206, 0;
setp.ge.u64	%p168, %rd1063, %rd298;
@%p168 bra BB102_340;

ld.local.u64 %rd340, [%rd3];
or.b64 %rd670, %rd340, %rd423;
and.b64 %rd671, %rd670, -4294967296;
setp.eq.s64	%p169, %rd671, 0;
@%p169 bra BB102_335;
bra.uni BB102_334;

BB102_335:
cvt.u32.u64	%r250, %rd423;
cvt.u32.u64	%r251, %rd340;
div.u32 %r252, %r251, %r250;
cvt.u64.u32	%rd1012, %r252;
bra.uni BB102_336;

BB102_334:
div.s64 %rd1012, %rd340, %rd423;

BB102_336:
ld.local.u64 %rd344, [%rd2];
or.b64 %rd672, %rd344, %rd423;
and.b64 %rd673, %rd672, -4294967296;
setp.eq.s64	%p170, %rd673, 0;
@%p170 bra BB102_338;
bra.uni BB102_337;

BB102_338:
cvt.u32.u64	%r253, %rd423;
cvt.u32.u64	%r254, %rd344;
div.u32 %r255, %r254, %r253;
cvt.u64.u32	%rd1013, %r255;
bra.uni BB102_339;

BB102_337:
div.s64 %rd1013, %rd344, %rd423;

BB102_339:
setp.ge.s64	%p206, %rd1012, %rd1013;

BB102_340:
selp.b64	%rd674, %rd2, %rd3, %p206;
ld.local.u64 %rd348, [%rd674];
ld.local.u16 %rs30, [%rd674+8];
@%p206 bra BB102_342;
bra.uni BB102_341;

BB102_342:
add.s64 %rd1063, %rd1063, 16;
add.s64 %rd352, %rd339, 16;
ld.global.u64 %rd678, [%rd339+16];
st.local.u64 [%rd2], %rd678;
ld.global.u16 %rs158, [%rd339+24];
st.local.u16 [%rd2+8], %rs158;
mov.u64 %rd1038, %rd337;
mov.u64 %rd1062, %rd352;
bra.uni BB102_343;

BB102_341:
add.s64 %rd1039, %rd1039, 16;
add.s64 %rd350, %rd337, 16;
ld.global.u64 %rd675, [%rd337+16];
st.local.u64 [%rd3], %rd675;
ld.global.u16 %rs157, [%rd337+24];
st.local.u16 [%rd3+8], %rs157;
mov.u64 %rd1038, %rd350;
mov.u64 %rd1062, %rd339;

BB102_343:
mov.u64 %rd356, %rd1062;
mov.u64 %rd1061, %rd1063;
mov.u64 %rd354, %rd1038;
mov.u64 %rd1037, %rd1039;
mov.pred %p207, -1;
setp.ge.u64	%p172, %rd1037, %rd301;
@%p172 bra BB102_352;

mov.pred %p207, 0;
setp.ge.u64	%p174, %rd1061, %rd298;
@%p174 bra BB102_352;

ld.local.u64 %rd357, [%rd3];
or.b64 %rd681, %rd357, %rd423;
and.b64 %rd682, %rd681, -4294967296;
setp.eq.s64	%p175, %rd682, 0;
@%p175 bra BB102_347;
bra.uni BB102_346;

BB102_347:
cvt.u32.u64	%r256, %rd423;
cvt.u32.u64	%r257, %rd357;
div.u32 %r258, %r257, %r256;
cvt.u64.u32	%rd1014, %r258;
bra.uni BB102_348;

BB102_346:
div.s64 %rd1014, %rd357, %rd423;

BB102_348:
ld.local.u64 %rd361, [%rd2];
or.b64 %rd683, %rd361, %rd423;
and.b64 %rd684, %rd683, -4294967296;
setp.eq.s64	%p176, %rd684, 0;
@%p176 bra BB102_350;
bra.uni BB102_349;

BB102_350:
cvt.u32.u64	%r259, %rd423;
cvt.u32.u64	%r260, %rd361;
div.u32 %r261, %r260, %r259;
cvt.u64.u32	%rd1015, %r261;
bra.uni BB102_351;

BB102_349:
div.s64 %rd1015, %rd361, %rd423;

BB102_351:
setp.ge.s64	%p207, %rd1014, %rd1015;

BB102_352:
selp.b64	%rd685, %rd2, %rd3, %p207;
ld.local.u64 %rd365, [%rd685];
ld.local.u16 %rs31, [%rd685+8];
@%p207 bra BB102_354;
bra.uni BB102_353;

BB102_354:
add.s64 %rd1061, %rd1061, 16;
add.s64 %rd369, %rd356, 16;
ld.global.u64 %rd689, [%rd356+16];
st.local.u64 [%rd2], %rd689;
ld.global.u16 %rs160, [%rd356+24];
st.local.u16 [%rd2+8], %rs160;
mov.u64 %rd1036, %rd354;
mov.u64 %rd1060, %rd369;
bra.uni BB102_355;

BB102_353:
add.s64 %rd1037, %rd1037, 16;
add.s64 %rd367, %rd354, 16;
ld.global.u64 %rd686, [%rd354+16];
st.local.u64 [%rd3], %rd686;
ld.global.u16 %rs159, [%rd354+24];
st.local.u16 [%rd3+8], %rs159;
mov.u64 %rd1036, %rd367;
mov.u64 %rd1060, %rd356;

BB102_355:
mov.u64 %rd373, %rd1060;
mov.u64 %rd1059, %rd1061;
mov.u64 %rd371, %rd1036;
mov.u64 %rd1035, %rd1037;
mov.pred %p208, -1;
setp.ge.u64	%p178, %rd1035, %rd301;
@%p178 bra BB102_364;

mov.pred %p208, 0;
setp.ge.u64	%p180, %rd1059, %rd298;
@%p180 bra BB102_364;

ld.local.u64 %rd374, [%rd3];
or.b64 %rd692, %rd374, %rd423;
and.b64 %rd693, %rd692, -4294967296;
setp.eq.s64	%p181, %rd693, 0;
@%p181 bra BB102_359;
bra.uni BB102_358;

BB102_359:
cvt.u32.u64	%r262, %rd423;
cvt.u32.u64	%r263, %rd374;
div.u32 %r264, %r263, %r262;
cvt.u64.u32	%rd1016, %r264;
bra.uni BB102_360;

BB102_358:
div.s64 %rd1016, %rd374, %rd423;

BB102_360:
ld.local.u64 %rd378, [%rd2];
or.b64 %rd694, %rd378, %rd423;
and.b64 %rd695, %rd694, -4294967296;
setp.eq.s64	%p182, %rd695, 0;
@%p182 bra BB102_362;
bra.uni BB102_361;

BB102_362:
cvt.u32.u64	%r265, %rd423;
cvt.u32.u64	%r266, %rd378;
div.u32 %r267, %r266, %r265;
cvt.u64.u32	%rd1017, %r267;
bra.uni BB102_363;

BB102_361:
div.s64 %rd1017, %rd378, %rd423;

BB102_363:
setp.ge.s64	%p208, %rd1016, %rd1017;

BB102_364:
selp.b64	%rd696, %rd2, %rd3, %p208;
ld.local.u64 %rd382, [%rd696];
ld.local.u16 %rs32, [%rd696+8];
@%p208 bra BB102_366;
bra.uni BB102_365;

BB102_366:
add.s64 %rd1059, %rd1059, 16;
add.s64 %rd386, %rd373, 16;
ld.global.u64 %rd700, [%rd373+16];
st.local.u64 [%rd2], %rd700;
ld.global.u16 %rs162, [%rd373+24];
st.local.u16 [%rd2+8], %rs162;
mov.u64 %rd1034, %rd371;
mov.u64 %rd1058, %rd386;
bra.uni BB102_367;

BB102_365:
add.s64 %rd1035, %rd1035, 16;
add.s64 %rd384, %rd371, 16;
ld.global.u64 %rd697, [%rd371+16];
st.local.u64 [%rd3], %rd697;
ld.global.u16 %rs161, [%rd371+24];
st.local.u16 [%rd3+8], %rs161;
mov.u64 %rd1034, %rd384;
mov.u64 %rd1058, %rd373;

BB102_367:
mov.u64 %rd390, %rd1058;
mov.u64 %rd1057, %rd1059;
mov.u64 %rd388, %rd1034;
mov.u64 %rd1033, %rd1035;
mov.pred %p209, -1;
setp.ge.u64	%p184, %rd1033, %rd301;
@%p184 bra BB102_376;

mov.pred %p209, 0;
setp.ge.u64	%p186, %rd1057, %rd298;
@%p186 bra BB102_376;

ld.local.u64 %rd391, [%rd3];
or.b64 %rd703, %rd391, %rd423;
and.b64 %rd704, %rd703, -4294967296;
setp.eq.s64	%p187, %rd704, 0;
@%p187 bra BB102_371;
bra.uni BB102_370;

BB102_371:
cvt.u32.u64	%r268, %rd423;
cvt.u32.u64	%r269, %rd391;
div.u32 %r270, %r269, %r268;
cvt.u64.u32	%rd1018, %r270;
bra.uni BB102_372;

BB102_370:
div.s64 %rd1018, %rd391, %rd423;

BB102_372:
ld.local.u64 %rd395, [%rd2];
or.b64 %rd705, %rd395, %rd423;
and.b64 %rd706, %rd705, -4294967296;
setp.eq.s64	%p188, %rd706, 0;
@%p188 bra BB102_374;
bra.uni BB102_373;

BB102_374:
cvt.u32.u64	%r271, %rd423;
cvt.u32.u64	%r272, %rd395;
div.u32 %r273, %r272, %r271;
cvt.u64.u32	%rd1019, %r273;
bra.uni BB102_375;

BB102_373:
div.s64 %rd1019, %rd395, %rd423;

BB102_375:
setp.ge.s64	%p209, %rd1018, %rd1019;

BB102_376:
selp.b64	%rd707, %rd2, %rd3, %p209;
ld.local.u64 %rd399, [%rd707];
ld.local.u16 %rs33, [%rd707+8];
@%p209 bra BB102_378;
bra.uni BB102_377;

BB102_378:
add.s64 %rd1057, %rd1057, 16;
add.s64 %rd403, %rd390, 16;
ld.global.u64 %rd711, [%rd390+16];
st.local.u64 [%rd2], %rd711;
ld.global.u16 %rs164, [%rd390+24];
st.local.u16 [%rd2+8], %rs164;
mov.u64 %rd1032, %rd388;
mov.u64 %rd1056, %rd403;
bra.uni BB102_379;

BB102_377:
add.s64 %rd1033, %rd1033, 16;
add.s64 %rd401, %rd388, 16;
ld.global.u64 %rd708, [%rd388+16];
st.local.u64 [%rd3], %rd708;
ld.global.u16 %rs163, [%rd388+24];
st.local.u16 [%rd3+8], %rs163;
mov.u64 %rd1032, %rd401;
mov.u64 %rd1056, %rd390;

BB102_379:
mov.pred %p189, -1;
setp.ge.u64	%p190, %rd1033, %rd301;
mov.pred %p210, %p189;
@%p190 bra BB102_388;

setp.ge.u64	%p192, %rd1057, %rd298;
mov.pred %p210, %p149;
@%p192 bra BB102_388;

ld.local.u64 %rd408, [%rd3];
or.b64 %rd714, %rd408, %rd423;
and.b64 %rd715, %rd714, -4294967296;
setp.eq.s64	%p193, %rd715, 0;
@%p193 bra BB102_383;
bra.uni BB102_382;

BB102_383:
cvt.u32.u64	%r274, %rd423;
cvt.u32.u64	%r275, %rd408;
div.u32 %r276, %r275, %r274;
cvt.u64.u32	%rd1068, %r276;
bra.uni BB102_384;

BB102_382:
div.s64 %rd1068, %rd408, %rd423;

BB102_384:
ld.local.u64 %rd412, [%rd2];
or.b64 %rd716, %rd412, %rd423;
and.b64 %rd717, %rd716, -4294967296;
setp.eq.s64	%p194, %rd717, 0;
@%p194 bra BB102_386;
bra.uni BB102_385;

BB102_386:
cvt.u32.u64	%r277, %rd423;
cvt.u32.u64	%r278, %rd412;
div.u32 %r279, %r278, %r277;
cvt.u64.u32	%rd1069, %r279;
bra.uni BB102_387;

BB102_385:
div.s64 %rd1069, %rd412, %rd423;

BB102_387:
setp.ge.s64	%p210, %rd1068, %rd1069;

BB102_388:
selp.b64	%rd718, %rd2, %rd3, %p210;
ld.local.u64 %rd416, [%rd718];
ld.local.u16 %rs34, [%rd718+8];
@%p210 bra BB102_390;
bra.uni BB102_389;

BB102_390:
ld.global.u64 %rd722, [%rd1056+16];
st.local.u64 [%rd2], %rd722;
ld.global.u16 %rs166, [%rd1056+24];
st.local.u16 [%rd2+8], %rs166;
bra.uni BB102_391;

BB102_389:
ld.global.u64 %rd719, [%rd1032+16];
st.local.u64 [%rd3], %rd719;
ld.global.u16 %rs165, [%rd1032+24];
st.local.u16 [%rd3+8], %rs165;

BB102_391:
setp.eq.s32	%p15, %r6, 0;
bar.sync 0;
@%p15 bra BB102_393;

st.global.u64 [%rd37], %rd316;
st.global.u16 [%rd37+8], %rs28;

BB102_393:
setp.lt.u32	%p195, %r6, 2;
@%p195 bra BB102_395;

st.global.u64 [%rd37+16], %rd331;
st.global.u16 [%rd37+24], %rs29;

BB102_395:
setp.lt.u32	%p196, %r6, 3;
@%p196 bra BB102_397;

st.global.u64 [%rd37+32], %rd348;
st.global.u16 [%rd37+40], %rs30;

BB102_397:
setp.lt.u32	%p197, %r6, 4;
@%p197 bra BB102_399;

st.global.u64 [%rd37+48], %rd365;
st.global.u16 [%rd37+56], %rs31;

BB102_399:
setp.lt.u32	%p198, %r6, 5;
@%p198 bra BB102_401;

st.global.u64 [%rd37+64], %rd382;
st.global.u16 [%rd37+72], %rs32;

BB102_401:
setp.lt.u32	%p199, %r6, 6;
@%p199 bra BB102_403;

st.global.u64 [%rd37+80], %rd399;
st.global.u16 [%rd37+88], %rs33;

BB102_403:
setp.lt.u32	%p200, %r6, 7;
@%p200 bra BB102_405;

st.global.u64 [%rd37+96], %rd416;
st.global.u16 [%rd37+104], %rs34;

BB102_405:
bar.sync 0;
shl.b32 %r284, %r284, 1;
setp.lt.u32	%p201, %r284, 257;
@%p201 bra BB102_294;

setp.ge.u32	%p202, %r287, %r1;
@%p202 bra BB102_408;

BB102_407:
cvt.u64.u32	%rd725, %r287;
add.s64 %rd726, %rd725, %rd427;
shl.b64 %rd727, %rd726, 3;
add.s64 %rd728, %rd284, %rd727;
shl.b64 %rd729, %rd726, 1;
add.s64 %rd730, %rd283, %rd729;
add.s64 %rd731, %rd725, %rd1;
shl.b64 %rd732, %rd731, 4;
add.s64 %rd733, %rd5, %rd732;
ld.global.u64 %rd734, [%rd733];
st.global.u64 [%rd728], %rd734;
ld.global.u16 %rs167, [%rd733+8];
st.global.u16 [%rd730], %rs167;
add.s32 %r287, %r287, 256;
setp.lt.u32	%p203, %r287, %r1;
@%p203 bra BB102_407;

BB102_408:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0[48]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot103[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<207>;
.reg .b16 %rs<197>;
.reg .b32 %r<308>;
.reg .b64 %rd<1093>;


mov.u64 %rd1092, __local_depot103;
cvta.local.u64 %SP, %rd1092;
ld.param.u64 %rd418, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u64 %rd417, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u64 %rd416, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u64 %rd414, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+8];
ld.param.u64 %rd413, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd415, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEElSI_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd419, %r23;
sub.s64 %rd420, %rd415, %rd419;
cvt.u32.u64	%r24, %rd420;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd421, %SP, 16;
cvta.to.local.u64 %rd1, %rd421;
add.u64 %rd422, %SP, 0;
cvta.to.local.u64 %rd2, %rd422;
add.u64 %rd423, %SP, 32;
cvta.to.local.u64 %rd3, %rd423;
cvta.to.global.u64 %rd424, %rd413;
cvta.to.global.u64 %rd425, %rd414;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r307, %tid.x;
cvt.u64.u32	%rd426, %r307;
add.s64 %rd427, %rd426, %rd419;
shl.b64 %rd428, %rd427, 3;
add.s64 %rd4, %rd424, %rd428;
shl.b64 %rd429, %rd427, 1;
add.s64 %rd5, %rd425, %rd429;
@%p16 bra BB103_15;
bra.uni BB103_1;

BB103_15:
ld.global.u64 %rd781, [%rd4];
ld.global.u16 %rs184, [%rd5];
ld.global.u64 %rd782, [%rd4+2048];
ld.global.u16 %rs186, [%rd5+512];
ld.global.u64 %rd784, [%rd4+4096];
ld.global.u16 %rs187, [%rd5+1024];
ld.global.u64 %rd785, [%rd4+6144];
ld.global.u16 %rs189, [%rd5+1536];
ld.global.u64 %rd787, [%rd4+8192];
ld.global.u16 %rs190, [%rd5+2048];
ld.global.u64 %rd786, [%rd4+10240];
ld.global.u16 %rs188, [%rd5+2560];
ld.global.u64 %rd783, [%rd4+12288];
ld.global.u16 %rs185, [%rd5+3072];
bra.uni BB103_16;

BB103_1:
mov.u64 %rd430, 0;
mov.u16 %rs35, 0;
setp.ge.u32	%p17, %r307, %r1;
mov.u16 %rs196, %rs35;
mov.u64 %rd793, %rd430;
@%p17 bra BB103_3;

ld.global.u64 %rd6, [%rd4];
ld.global.u16 %rs1, [%rd5];
mov.u16 %rs196, %rs1;
mov.u64 %rd793, %rd6;

BB103_3:
mov.u64 %rd769, %rd793;
mov.u64 %rd781, %rd769;
mov.u16 %rs172, %rs196;
mov.u16 %rs184, %rs172;
add.s32 %r26, %r307, 256;
setp.ge.u32	%p18, %r26, %r1;
mov.u16 %rs195, %rs35;
mov.u64 %rd792, %rd430;
@%p18 bra BB103_5;

ld.global.u64 %rd792, [%rd4+2048];
ld.global.u16 %rs195, [%rd5+512];

BB103_5:
mov.u64 %rd782, %rd792;
mov.u16 %rs186, %rs195;
add.s32 %r27, %r307, 512;
setp.ge.u32	%p19, %r27, %r1;
mov.u16 %rs194, %rs35;
mov.u64 %rd791, %rd430;
@%p19 bra BB103_7;

ld.global.u64 %rd791, [%rd4+4096];
ld.global.u16 %rs194, [%rd5+1024];

BB103_7:
mov.u64 %rd784, %rd791;
mov.u16 %rs187, %rs194;
add.s32 %r28, %r307, 768;
setp.ge.u32	%p20, %r28, %r1;
mov.u16 %rs193, %rs35;
mov.u64 %rd790, %rd430;
@%p20 bra BB103_9;

ld.global.u64 %rd790, [%rd4+6144];
ld.global.u16 %rs193, [%rd5+1536];

BB103_9:
mov.u64 %rd785, %rd790;
mov.u16 %rs189, %rs193;
add.s32 %r29, %r307, 1024;
setp.ge.u32	%p21, %r29, %r1;
mov.u16 %rs192, %rs35;
mov.u64 %rd789, %rd430;
@%p21 bra BB103_11;

ld.global.u64 %rd789, [%rd4+8192];
ld.global.u16 %rs192, [%rd5+2048];

BB103_11:
mov.u64 %rd787, %rd789;
mov.u16 %rs190, %rs192;
add.s32 %r30, %r307, 1280;
setp.ge.u32	%p22, %r30, %r1;
mov.u16 %rs191, %rs35;
mov.u64 %rd788, %rd430;
@%p22 bra BB103_13;

ld.global.u64 %rd788, [%rd4+10240];
ld.global.u16 %rs191, [%rd5+2560];

BB103_13:
mov.u64 %rd786, %rd788;
mov.u16 %rs188, %rs191;
add.s32 %r31, %r307, 1536;
setp.ge.u32	%p23, %r31, %r1;
mov.u16 %rs185, %rs35;
mov.u64 %rd783, %rd430;
@%p23 bra BB103_16;

ld.global.u64 %rd783, [%rd4+12288];
ld.global.u16 %rs185, [%rd5+3072];

BB103_16:
@%p16 bra BB103_31;
bra.uni BB103_17;

BB103_31:
mov.u32 %r52, %tid.x;
mul.wide.u32 %rd458, %r52, 16;
mov.u64 %rd459, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd460, %rd459, %rd458;
st.shared.u64 [%rd460], %rd781;
st.shared.u64 [%rd460+4096], %rd782;
st.shared.u64 [%rd460+8192], %rd784;
st.shared.u64 [%rd460+12288], %rd785;
st.shared.u64 [%rd460+16384], %rd787;
st.shared.u64 [%rd460+20480], %rd786;
st.shared.u64 [%rd460+24576], %rd783;
st.shared.u16 [%rd460+8], %rs184;
st.shared.u16 [%rd460+4104], %rs186;
st.shared.u16 [%rd460+8200], %rs187;
st.shared.u16 [%rd460+12296], %rs189;
st.shared.u16 [%rd460+16392], %rs190;
st.shared.u16 [%rd460+20488], %rs188;
st.shared.u16 [%rd460+24584], %rs185;
bra.uni BB103_32;

BB103_17:
setp.ge.u32	%p25, %r307, %r1;
@%p25 bra BB103_19;

mul.wide.u32 %rd437, %r307, 16;
mov.u64 %rd438, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd439, %rd438, %rd437;
st.shared.u64 [%rd439], %rd781;
st.shared.u16 [%rd439+8], %rs184;

BB103_19:
add.s32 %r35, %r307, 256;
setp.ge.u32	%p26, %r35, %r1;
@%p26 bra BB103_21;

mul.wide.u32 %rd440, %r307, 16;
mov.u64 %rd441, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd442, %rd441, %rd440;
st.shared.u64 [%rd442+4096], %rd782;
st.shared.u16 [%rd442+4104], %rs186;

BB103_21:
add.s32 %r38, %r307, 512;
setp.ge.u32	%p27, %r38, %r1;
@%p27 bra BB103_23;

mul.wide.u32 %rd443, %r307, 16;
mov.u64 %rd444, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd445, %rd444, %rd443;
st.shared.u64 [%rd445+8192], %rd784;
st.shared.u16 [%rd445+8200], %rs187;

BB103_23:
add.s32 %r41, %r307, 768;
setp.ge.u32	%p28, %r41, %r1;
@%p28 bra BB103_25;

mul.wide.u32 %rd446, %r307, 16;
mov.u64 %rd447, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd448, %rd447, %rd446;
st.shared.u64 [%rd448+12288], %rd785;
st.shared.u16 [%rd448+12296], %rs189;

BB103_25:
add.s32 %r44, %r307, 1024;
setp.ge.u32	%p29, %r44, %r1;
@%p29 bra BB103_27;

mul.wide.u32 %rd449, %r307, 16;
mov.u64 %rd450, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd451, %rd450, %rd449;
st.shared.u64 [%rd451+16384], %rd787;
st.shared.u16 [%rd451+16392], %rs190;

BB103_27:
add.s32 %r47, %r307, 1280;
setp.ge.u32	%p30, %r47, %r1;
@%p30 bra BB103_29;

mul.wide.u32 %rd452, %r307, 16;
mov.u64 %rd453, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd454, %rd453, %rd452;
st.shared.u64 [%rd454+20480], %rd786;
st.shared.u16 [%rd454+20488], %rs188;

BB103_29:
add.s32 %r50, %r307, 1536;
setp.ge.u32	%p31, %r50, %r1;
@%p31 bra BB103_32;

mul.wide.u32 %rd455, %r307, 16;
mov.u64 %rd456, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd457, %rd456, %rd455;
st.shared.u64 [%rd457+24576], %rd783;
st.shared.u16 [%rd457+24584], %rs185;

BB103_32:
bar.sync 0;
mov.u64 %rd461, 0;
st.local.u64 [%rd3], %rd461;
st.local.u64 [%rd3+16], %rd461;
st.local.u64 [%rd3+32], %rd461;
st.local.u64 [%rd3+48], %rd461;
st.local.u64 [%rd3+64], %rd461;
st.local.u64 [%rd3+80], %rd461;
st.local.u64 [%rd3+96], %rd461;
mov.u16 %rs42, 0;
st.local.v2.u8 [%rd3+8], {%rs42, %rs42};
st.local.v2.u8 [%rd3+24], {%rs42, %rs42};
st.local.v2.u8 [%rd3+40], {%rs42, %rs42};
st.local.v2.u8 [%rd3+56], {%rs42, %rs42};
st.local.v2.u8 [%rd3+72], {%rs42, %rs42};
st.local.v2.u8 [%rd3+88], {%rs42, %rs42};
st.local.u16 [%rd3+104], %rs42;
mul.lo.s32 %r54, %r307, 7;
add.s32 %r55, %r54, 7;
setp.gt.u32	%p32, %r55, %r1;
mad.lo.s32 %r3, %r307, -7, %r1;
selp.b32	%r4, %r3, 7, %p32;
cvt.u64.u32	%rd34, %r54;
setp.eq.s32	%p33, %r4, 0;
mul.wide.u32 %rd462, %r54, 16;
mov.u64 %rd463, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd35, %rd463, %rd462;
@%p33 bra BB103_34;

ld.shared.u64 %rd464, [%rd35];
st.local.u64 [%rd3], %rd464;
ld.shared.u16 %rs43, [%rd35+8];
st.local.u16 [%rd3+8], %rs43;

BB103_34:
setp.lt.u32	%p34, %r4, 2;
mov.u64 %rd1031, %rd461;
@%p34 bra BB103_36;

ld.shared.u64 %rd36, [%rd35+16];
st.local.u64 [%rd3+16], %rd36;
ld.shared.u16 %rs44, [%rd35+24];
st.local.u16 [%rd3+24], %rs44;
mov.u64 %rd1031, %rd36;

BB103_36:
mov.u64 %rd853, %rd1031;
mov.u64 %rd1015, %rd853;
setp.lt.u32	%p35, %r4, 3;
mov.u64 %rd1030, %rd461;
@%p35 bra BB103_38;

ld.shared.u64 %rd1030, [%rd35+32];
st.local.u64 [%rd3+32], %rd1030;
ld.shared.u16 %rs45, [%rd35+40];
st.local.u16 [%rd3+40], %rs45;

BB103_38:
mov.u64 %rd1017, %rd1030;
setp.lt.u32	%p36, %r4, 4;
mov.u64 %rd1029, %rd461;
@%p36 bra BB103_40;

ld.shared.u64 %rd1029, [%rd35+48];
st.local.u64 [%rd3+48], %rd1029;
ld.shared.u16 %rs46, [%rd35+56];
st.local.u16 [%rd3+56], %rs46;

BB103_40:
mov.u64 %rd1016, %rd1029;
setp.lt.u32	%p37, %r4, 5;
mov.u64 %rd1028, %rd461;
@%p37 bra BB103_42;

ld.shared.u64 %rd1028, [%rd35+64];
st.local.u64 [%rd3+64], %rd1028;
ld.shared.u16 %rs47, [%rd35+72];
st.local.u16 [%rd3+72], %rs47;

BB103_42:
mov.u64 %rd1019, %rd1028;
setp.lt.u32	%p38, %r4, 6;
mov.u64 %rd1027, %rd461;
@%p38 bra BB103_44;

ld.shared.u64 %rd1027, [%rd35+80];
st.local.u64 [%rd3+80], %rd1027;
ld.shared.u16 %rs48, [%rd35+88];
st.local.u16 [%rd3+88], %rs48;

BB103_44:
mov.u64 %rd1018, %rd1027;
setp.lt.u32	%p39, %r4, 7;
mov.u64 %rd1026, %rd461;
@%p39 bra BB103_46;

ld.shared.u64 %rd1026, [%rd35+96];
st.local.u64 [%rd3+96], %rd1026;
ld.shared.u16 %rs49, [%rd35+104];
st.local.u16 [%rd3+104], %rs49;

BB103_46:
mov.u64 %rd1020, %rd1026;
setp.gt.u32	%p40, %r4, 6;
@%p40 bra BB103_109;

ld.local.u64 %rd471, [%rd3];
ld.local.u16 %rs50, [%rd3+8];
ld.local.v2.u8 {%rs51, %rs52}, [%rd3+10];
ld.local.v4.u8 {%rs53, %rs54, %rs55, %rs56}, [%rd3+12];
st.local.v4.u8 [%rd2+12], {%rs53, %rs54, %rs55, %rs56};
st.local.v2.u8 [%rd2+10], {%rs51, %rs52};
st.local.u16 [%rd2+8], %rs50;
st.local.u64 [%rd2], %rd471;
@%p34 bra BB103_55;

ld.local.u64 %rd50, [%rd2];
or.b64 %rd475, %rd50, %rd418;
and.b64 %rd476, %rd475, -4294967296;
setp.eq.s64	%p42, %rd476, 0;
@%p42 bra BB103_50;

div.s64 %rd794, %rd50, %rd418;
bra.uni BB103_51;

BB103_50:
cvt.u32.u64	%r56, %rd418;
cvt.u32.u64	%r57, %rd50;
div.u32 %r58, %r57, %r56;
cvt.u64.u32	%rd794, %r58;

BB103_51:
or.b64 %rd477, %rd1015, %rd418;
and.b64 %rd478, %rd477, -4294967296;
setp.eq.s64	%p43, %rd478, 0;
@%p43 bra BB103_53;

div.s64 %rd795, %rd1015, %rd418;
bra.uni BB103_54;

BB103_53:
cvt.u32.u64	%r59, %rd418;
cvt.u32.u64	%r60, %rd1015;
div.u32 %r61, %r60, %r59;
cvt.u64.u32	%rd795, %r61;

BB103_54:
setp.lt.s64	%p44, %rd794, %rd795;
selp.b64	%rd479, %rd1015, %rd50, %p44;
add.s64 %rd482, %rd3, 16;
selp.b64	%rd483, %rd482, %rd2, %p44;
st.local.u64 [%rd2], %rd479;
ld.local.u16 %rs63, [%rd483+8];
st.local.u16 [%rd2+8], %rs63;

BB103_55:
@%p35 bra BB103_63;

ld.local.u64 %rd57, [%rd2];
or.b64 %rd486, %rd57, %rd418;
and.b64 %rd487, %rd486, -4294967296;
setp.eq.s64	%p46, %rd487, 0;
@%p46 bra BB103_58;

div.s64 %rd796, %rd57, %rd418;
bra.uni BB103_59;

BB103_58:
cvt.u32.u64	%r62, %rd418;
cvt.u32.u64	%r63, %rd57;
div.u32 %r64, %r63, %r62;
cvt.u64.u32	%rd796, %r64;

BB103_59:
or.b64 %rd488, %rd1017, %rd418;
and.b64 %rd489, %rd488, -4294967296;
setp.eq.s64	%p47, %rd489, 0;
@%p47 bra BB103_61;

div.s64 %rd797, %rd1017, %rd418;
bra.uni BB103_62;

BB103_61:
cvt.u32.u64	%r65, %rd418;
cvt.u32.u64	%r66, %rd1017;
div.u32 %r67, %r66, %r65;
cvt.u64.u32	%rd797, %r67;

BB103_62:
setp.lt.s64	%p48, %rd796, %rd797;
selp.b64	%rd490, %rd1017, %rd57, %p48;
add.s64 %rd493, %rd3, 32;
selp.b64	%rd494, %rd493, %rd2, %p48;
st.local.u64 [%rd2], %rd490;
ld.local.u16 %rs64, [%rd494+8];
st.local.u16 [%rd2+8], %rs64;

BB103_63:
@%p36 bra BB103_71;

ld.local.u64 %rd64, [%rd2];
or.b64 %rd497, %rd64, %rd418;
and.b64 %rd498, %rd497, -4294967296;
setp.eq.s64	%p50, %rd498, 0;
@%p50 bra BB103_66;

div.s64 %rd798, %rd64, %rd418;
bra.uni BB103_67;

BB103_66:
cvt.u32.u64	%r68, %rd418;
cvt.u32.u64	%r69, %rd64;
div.u32 %r70, %r69, %r68;
cvt.u64.u32	%rd798, %r70;

BB103_67:
or.b64 %rd499, %rd1016, %rd418;
and.b64 %rd500, %rd499, -4294967296;
setp.eq.s64	%p51, %rd500, 0;
@%p51 bra BB103_69;

div.s64 %rd799, %rd1016, %rd418;
bra.uni BB103_70;

BB103_69:
cvt.u32.u64	%r71, %rd418;
cvt.u32.u64	%r72, %rd1016;
div.u32 %r73, %r72, %r71;
cvt.u64.u32	%rd799, %r73;

BB103_70:
setp.lt.s64	%p52, %rd798, %rd799;
selp.b64	%rd501, %rd1016, %rd64, %p52;
add.s64 %rd504, %rd3, 48;
selp.b64	%rd505, %rd504, %rd2, %p52;
st.local.u64 [%rd2], %rd501;
ld.local.u16 %rs65, [%rd505+8];
st.local.u16 [%rd2+8], %rs65;

BB103_71:
@%p37 bra BB103_79;

ld.local.u64 %rd71, [%rd2];
or.b64 %rd508, %rd71, %rd418;
and.b64 %rd509, %rd508, -4294967296;
setp.eq.s64	%p54, %rd509, 0;
@%p54 bra BB103_74;

div.s64 %rd800, %rd71, %rd418;
bra.uni BB103_75;

BB103_74:
cvt.u32.u64	%r74, %rd418;
cvt.u32.u64	%r75, %rd71;
div.u32 %r76, %r75, %r74;
cvt.u64.u32	%rd800, %r76;

BB103_75:
or.b64 %rd510, %rd1019, %rd418;
and.b64 %rd511, %rd510, -4294967296;
setp.eq.s64	%p55, %rd511, 0;
@%p55 bra BB103_77;

div.s64 %rd801, %rd1019, %rd418;
bra.uni BB103_78;

BB103_77:
cvt.u32.u64	%r77, %rd418;
cvt.u32.u64	%r78, %rd1019;
div.u32 %r79, %r78, %r77;
cvt.u64.u32	%rd801, %r79;

BB103_78:
setp.lt.s64	%p56, %rd800, %rd801;
selp.b64	%rd512, %rd1019, %rd71, %p56;
add.s64 %rd515, %rd3, 64;
selp.b64	%rd516, %rd515, %rd2, %p56;
st.local.u64 [%rd2], %rd512;
ld.local.u16 %rs66, [%rd516+8];
st.local.u16 [%rd2+8], %rs66;

BB103_79:
@%p38 bra BB103_87;

ld.local.u64 %rd78, [%rd2];
or.b64 %rd519, %rd78, %rd418;
and.b64 %rd520, %rd519, -4294967296;
setp.eq.s64	%p58, %rd520, 0;
@%p58 bra BB103_82;

div.s64 %rd802, %rd78, %rd418;
bra.uni BB103_83;

BB103_82:
cvt.u32.u64	%r80, %rd418;
cvt.u32.u64	%r81, %rd78;
div.u32 %r82, %r81, %r80;
cvt.u64.u32	%rd802, %r82;

BB103_83:
or.b64 %rd521, %rd1018, %rd418;
and.b64 %rd522, %rd521, -4294967296;
setp.eq.s64	%p59, %rd522, 0;
@%p59 bra BB103_85;

div.s64 %rd803, %rd1018, %rd418;
bra.uni BB103_86;

BB103_85:
cvt.u32.u64	%r83, %rd418;
cvt.u32.u64	%r84, %rd1018;
div.u32 %r85, %r84, %r83;
cvt.u64.u32	%rd803, %r85;

BB103_86:
setp.lt.s64	%p60, %rd802, %rd803;
selp.b64	%rd523, %rd1018, %rd78, %p60;
add.s64 %rd526, %rd3, 80;
selp.b64	%rd527, %rd526, %rd2, %p60;
st.local.u64 [%rd2], %rd523;
ld.local.u16 %rs67, [%rd527+8];
st.local.u16 [%rd2+8], %rs67;

BB103_87:
@%p39 bra BB103_95;

ld.local.u64 %rd85, [%rd2];
or.b64 %rd530, %rd85, %rd418;
and.b64 %rd531, %rd530, -4294967296;
setp.eq.s64	%p62, %rd531, 0;
@%p62 bra BB103_90;

div.s64 %rd804, %rd85, %rd418;
bra.uni BB103_91;

BB103_90:
cvt.u32.u64	%r86, %rd418;
cvt.u32.u64	%r87, %rd85;
div.u32 %r88, %r87, %r86;
cvt.u64.u32	%rd804, %r88;

BB103_91:
or.b64 %rd532, %rd1020, %rd418;
and.b64 %rd533, %rd532, -4294967296;
setp.eq.s64	%p63, %rd533, 0;
@%p63 bra BB103_93;

div.s64 %rd805, %rd1020, %rd418;
bra.uni BB103_94;

BB103_93:
cvt.u32.u64	%r89, %rd418;
cvt.u32.u64	%r90, %rd1020;
div.u32 %r91, %r90, %r89;
cvt.u64.u32	%rd805, %r91;

BB103_94:
setp.lt.s64	%p64, %rd804, %rd805;
selp.b64	%rd534, %rd1020, %rd85, %p64;
add.s64 %rd537, %rd3, 96;
selp.b64	%rd538, %rd537, %rd2, %p64;
st.local.u64 [%rd2], %rd534;
ld.local.u16 %rs68, [%rd538+8];
st.local.u16 [%rd2+8], %rs68;

BB103_95:
setp.ne.s32	%p65, %r4, 0;
@%p65 bra BB103_97;

ld.local.u64 %rd539, [%rd2];
st.local.u64 [%rd3], %rd539;
ld.local.u16 %rs69, [%rd2+8];
st.local.u16 [%rd3+8], %rs69;

BB103_97:
setp.gt.u32	%p66, %r4, 1;
mov.u64 %rd1025, %rd1015;
@%p66 bra BB103_99;

ld.local.u64 %rd1025, [%rd2];
st.local.u64 [%rd3+16], %rd1025;
ld.local.u16 %rs70, [%rd2+8];
st.local.u16 [%rd3+24], %rs70;

BB103_99:
mov.u64 %rd1015, %rd1025;
setp.gt.u32	%p67, %r4, 2;
mov.u64 %rd1024, %rd1017;
@%p67 bra BB103_101;

ld.local.u64 %rd1024, [%rd2];
st.local.u64 [%rd3+32], %rd1024;
ld.local.u16 %rs71, [%rd2+8];
st.local.u16 [%rd3+40], %rs71;

BB103_101:
mov.u64 %rd1017, %rd1024;
setp.gt.u32	%p68, %r4, 3;
mov.u64 %rd1023, %rd1016;
@%p68 bra BB103_103;

ld.local.u64 %rd1023, [%rd2];
st.local.u64 [%rd3+48], %rd1023;
ld.local.u16 %rs72, [%rd2+8];
st.local.u16 [%rd3+56], %rs72;

BB103_103:
mov.u64 %rd1016, %rd1023;
setp.gt.u32	%p69, %r4, 4;
mov.u64 %rd1022, %rd1019;
@%p69 bra BB103_105;

ld.local.u64 %rd1022, [%rd2];
st.local.u64 [%rd3+64], %rd1022;
ld.local.u16 %rs73, [%rd2+8];
st.local.u16 [%rd3+72], %rs73;

BB103_105:
mov.u64 %rd1019, %rd1022;
setp.gt.u32	%p70, %r4, 5;
mov.u64 %rd1021, %rd1018;
@%p70 bra BB103_107;

ld.local.u64 %rd1021, [%rd2];
st.local.u64 [%rd3+80], %rd1021;
ld.local.u16 %rs74, [%rd2+8];
st.local.u16 [%rd3+88], %rs74;

BB103_107:
mov.u64 %rd1018, %rd1021;
@%p40 bra BB103_109;

ld.local.u64 %rd1020, [%rd2];
st.local.u64 [%rd3+96], %rd1020;
ld.local.u16 %rs75, [%rd2+8];
st.local.u16 [%rd3+104], %rs75;

BB103_109:
mov.u64 %rd970, %rd1015;
mov.u64 %rd972, %rd1016;
mov.u64 %rd971, %rd1017;
mov.u64 %rd974, %rd1018;
mov.u64 %rd973, %rd1019;
mov.u64 %rd975, %rd1020;
cvt.u32.u64	%r92, %rd34;
setp.ge.u32	%p72, %r92, %r1;
@%p72 bra BB103_278;

or.b64 %rd540, %rd970, %rd418;
and.b64 %rd541, %rd540, -4294967296;
setp.eq.s64	%p73, %rd541, 0;
@%p73 bra BB103_112;

div.s64 %rd806, %rd970, %rd418;
bra.uni BB103_113;

BB103_112:
cvt.u32.u64	%r93, %rd418;
cvt.u32.u64	%r94, %rd970;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd806, %r95;

BB103_113:
ld.local.u64 %rd112, [%rd3];
or.b64 %rd542, %rd112, %rd418;
and.b64 %rd543, %rd542, -4294967296;
setp.eq.s64	%p74, %rd543, 0;
@%p74 bra BB103_115;

div.s64 %rd807, %rd112, %rd418;
bra.uni BB103_116;

BB103_115:
cvt.u32.u64	%r96, %rd418;
cvt.u32.u64	%r97, %rd112;
div.u32 %r98, %r97, %r96;
cvt.u64.u32	%rd807, %r98;

BB103_116:
setp.ge.s64	%p75, %rd806, %rd807;
mov.u64 %rd1013, %rd970;
mov.u64 %rd1014, %rd112;
@%p75 bra BB103_118;

st.local.u64 [%rd3], %rd970;
st.local.u64 [%rd3+16], %rd112;
ld.local.u16 %rs76, [%rd3+8];
ld.local.u16 %rs77, [%rd3+24];
st.local.u16 [%rd3+8], %rs77;
st.local.u16 [%rd3+24], %rs76;
mov.u64 %rd892, %rd970;
mov.u64 %rd1013, %rd112;
mov.u64 %rd1014, %rd892;

BB103_118:
mov.u64 %rd1007, %rd1013;
mov.u64 %rd1002, %rd1014;
or.b64 %rd544, %rd972, %rd418;
and.b64 %rd545, %rd544, -4294967296;
setp.eq.s64	%p76, %rd545, 0;
@%p76 bra BB103_120;

div.s64 %rd808, %rd972, %rd418;
bra.uni BB103_121;

BB103_120:
cvt.u32.u64	%r99, %rd418;
cvt.u32.u64	%r100, %rd972;
div.u32 %r101, %r100, %r99;
cvt.u64.u32	%rd808, %r101;

BB103_121:
or.b64 %rd546, %rd971, %rd418;
and.b64 %rd547, %rd546, -4294967296;
setp.eq.s64	%p77, %rd547, 0;
@%p77 bra BB103_123;

div.s64 %rd809, %rd971, %rd418;
bra.uni BB103_124;

BB103_123:
cvt.u32.u64	%r102, %rd418;
cvt.u32.u64	%r103, %rd971;
div.u32 %r104, %r103, %r102;
cvt.u64.u32	%rd809, %r104;

BB103_124:
setp.ge.s64	%p78, %rd808, %rd809;
mov.u64 %rd1011, %rd971;
mov.u64 %rd1012, %rd972;
@%p78 bra BB103_126;

st.local.u64 [%rd3+32], %rd972;
st.local.u64 [%rd3+48], %rd971;
ld.local.u16 %rs78, [%rd3+40];
ld.local.u16 %rs79, [%rd3+56];
st.local.u16 [%rd3+40], %rs79;
st.local.u16 [%rd3+56], %rs78;
mov.u64 %rd1012, %rd971;
mov.u64 %rd1011, %rd972;

BB103_126:
mov.u64 %rd125, %rd1011;
mov.u64 %rd1005, %rd1012;
or.b64 %rd548, %rd974, %rd418;
and.b64 %rd549, %rd548, -4294967296;
setp.eq.s64	%p79, %rd549, 0;
@%p79 bra BB103_128;

div.s64 %rd810, %rd974, %rd418;
bra.uni BB103_129;

BB103_128:
cvt.u32.u64	%r105, %rd418;
cvt.u32.u64	%r106, %rd974;
div.u32 %r107, %r106, %r105;
cvt.u64.u32	%rd810, %r107;

BB103_129:
or.b64 %rd550, %rd973, %rd418;
and.b64 %rd551, %rd550, -4294967296;
setp.eq.s64	%p80, %rd551, 0;
@%p80 bra BB103_131;

div.s64 %rd811, %rd973, %rd418;
bra.uni BB103_132;

BB103_131:
cvt.u32.u64	%r108, %rd418;
cvt.u32.u64	%r109, %rd973;
div.u32 %r110, %r109, %r108;
cvt.u64.u32	%rd811, %r110;

BB103_132:
setp.ge.s64	%p81, %rd810, %rd811;
mov.u64 %rd1009, %rd973;
mov.u64 %rd1010, %rd974;
@%p81 bra BB103_134;

st.local.u64 [%rd3+64], %rd974;
st.local.u64 [%rd3+80], %rd973;
ld.local.u16 %rs80, [%rd3+72];
ld.local.u16 %rs81, [%rd3+88];
st.local.u16 [%rd3+72], %rs81;
st.local.u16 [%rd3+88], %rs80;
mov.u64 %rd1010, %rd973;
mov.u64 %rd1009, %rd974;

BB103_134:
mov.u64 %rd133, %rd1009;
mov.u64 %rd132, %rd1010;
or.b64 %rd552, %rd125, %rd418;
and.b64 %rd553, %rd552, -4294967296;
setp.eq.s64	%p82, %rd553, 0;
@%p82 bra BB103_136;

div.s64 %rd812, %rd125, %rd418;
bra.uni BB103_137;

BB103_136:
cvt.u32.u64	%r111, %rd418;
cvt.u32.u64	%r112, %rd125;
div.u32 %r113, %r112, %r111;
cvt.u64.u32	%rd812, %r113;

BB103_137:
or.b64 %rd554, %rd1007, %rd418;
and.b64 %rd555, %rd554, -4294967296;
setp.eq.s64	%p83, %rd555, 0;
@%p83 bra BB103_139;

div.s64 %rd813, %rd1007, %rd418;
bra.uni BB103_140;

BB103_139:
cvt.u32.u64	%r114, %rd418;
cvt.u32.u64	%r115, %rd1007;
div.u32 %r116, %r115, %r114;
cvt.u64.u32	%rd813, %r116;

BB103_140:
setp.ge.s64	%p84, %rd812, %rd813;
mov.u64 %rd1008, %rd125;
@%p84 bra BB103_142;

st.local.u64 [%rd3+16], %rd125;
st.local.u64 [%rd3+32], %rd1007;
ld.local.u16 %rs82, [%rd3+24];
ld.local.u16 %rs83, [%rd3+40];
st.local.u16 [%rd3+24], %rs83;
st.local.u16 [%rd3+40], %rs82;
mov.u64 %rd897, %rd1007;
mov.u64 %rd1007, %rd125;
mov.u64 %rd1008, %rd897;

BB103_142:
mov.u64 %rd141, %rd1007;
mov.u64 %rd999, %rd1008;
or.b64 %rd556, %rd133, %rd418;
and.b64 %rd557, %rd556, -4294967296;
setp.eq.s64	%p85, %rd557, 0;
@%p85 bra BB103_144;

div.s64 %rd814, %rd133, %rd418;
bra.uni BB103_145;

BB103_144:
cvt.u32.u64	%r117, %rd418;
cvt.u32.u64	%r118, %rd133;
div.u32 %r119, %r118, %r117;
cvt.u64.u32	%rd814, %r119;

BB103_145:
or.b64 %rd558, %rd1005, %rd418;
and.b64 %rd559, %rd558, -4294967296;
setp.eq.s64	%p86, %rd559, 0;
@%p86 bra BB103_147;

div.s64 %rd815, %rd1005, %rd418;
bra.uni BB103_148;

BB103_147:
cvt.u32.u64	%r120, %rd418;
cvt.u32.u64	%r121, %rd1005;
div.u32 %r122, %r121, %r120;
cvt.u64.u32	%rd815, %r122;

BB103_148:
setp.ge.s64	%p87, %rd814, %rd815;
mov.u64 %rd1006, %rd133;
@%p87 bra BB103_150;

st.local.u64 [%rd3+48], %rd133;
st.local.u64 [%rd3+64], %rd1005;
ld.local.u16 %rs84, [%rd3+56];
ld.local.u16 %rs85, [%rd3+72];
st.local.u16 [%rd3+56], %rs85;
st.local.u16 [%rd3+72], %rs84;
mov.u64 %rd899, %rd1005;
mov.u64 %rd1005, %rd133;
mov.u64 %rd1006, %rd899;

BB103_150:
mov.u64 %rd149, %rd1005;
mov.u64 %rd997, %rd1006;
or.b64 %rd560, %rd975, %rd418;
and.b64 %rd561, %rd560, -4294967296;
setp.eq.s64	%p88, %rd561, 0;
@%p88 bra BB103_152;

div.s64 %rd816, %rd975, %rd418;
bra.uni BB103_153;

BB103_152:
cvt.u32.u64	%r123, %rd418;
cvt.u32.u64	%r124, %rd975;
div.u32 %r125, %r124, %r123;
cvt.u64.u32	%rd816, %r125;

BB103_153:
or.b64 %rd562, %rd132, %rd418;
and.b64 %rd563, %rd562, -4294967296;
setp.eq.s64	%p89, %rd563, 0;
@%p89 bra BB103_155;

div.s64 %rd817, %rd132, %rd418;
bra.uni BB103_156;

BB103_155:
cvt.u32.u64	%r126, %rd418;
cvt.u32.u64	%r127, %rd132;
div.u32 %r128, %r127, %r126;
cvt.u64.u32	%rd817, %r128;

BB103_156:
setp.ge.s64	%p90, %rd816, %rd817;
mov.u64 %rd1004, %rd975;
mov.u64 %rd1003, %rd132;
@%p90 bra BB103_158;

st.local.u64 [%rd3+80], %rd975;
st.local.u64 [%rd3+96], %rd132;
ld.local.u16 %rs86, [%rd3+88];
ld.local.u16 %rs87, [%rd3+104];
st.local.u16 [%rd3+88], %rs87;
st.local.u16 [%rd3+104], %rs86;
mov.u64 %rd877, %rd975;
mov.u64 %rd1004, %rd132;
mov.u64 %rd1003, %rd877;

BB103_158:
mov.u64 %rd157, %rd1003;
mov.u64 %rd992, %rd1004;
or.b64 %rd564, %rd141, %rd418;
and.b64 %rd565, %rd564, -4294967296;
setp.eq.s64	%p91, %rd565, 0;
@%p91 bra BB103_160;

div.s64 %rd818, %rd141, %rd418;
bra.uni BB103_161;

BB103_160:
cvt.u32.u64	%r129, %rd418;
cvt.u32.u64	%r130, %rd141;
div.u32 %r131, %r130, %r129;
cvt.u64.u32	%rd818, %r131;

BB103_161:
or.b64 %rd566, %rd1002, %rd418;
and.b64 %rd567, %rd566, -4294967296;
setp.eq.s64	%p92, %rd567, 0;
@%p92 bra BB103_163;

div.s64 %rd819, %rd1002, %rd418;
bra.uni BB103_164;

BB103_163:
cvt.u32.u64	%r132, %rd418;
cvt.u32.u64	%r133, %rd1002;
div.u32 %r134, %r133, %r132;
cvt.u64.u32	%rd819, %r134;

BB103_164:
setp.ge.s64	%p93, %rd818, %rd819;
mov.u64 %rd1001, %rd141;
@%p93 bra BB103_166;

st.local.u64 [%rd3], %rd141;
st.local.u64 [%rd3+16], %rd1002;
ld.local.u16 %rs88, [%rd3+8];
ld.local.u16 %rs89, [%rd3+24];
st.local.u16 [%rd3+8], %rs89;
st.local.u16 [%rd3+24], %rs88;
mov.u64 %rd895, %rd1002;
mov.u64 %rd1002, %rd141;
mov.u64 %rd1001, %rd895;

BB103_166:
mov.u64 %rd995, %rd1001;
mov.u64 %rd990, %rd1002;
or.b64 %rd568, %rd149, %rd418;
and.b64 %rd569, %rd568, -4294967296;
setp.eq.s64	%p94, %rd569, 0;
@%p94 bra BB103_168;

div.s64 %rd820, %rd149, %rd418;
bra.uni BB103_169;

BB103_168:
cvt.u32.u64	%r135, %rd418;
cvt.u32.u64	%r136, %rd149;
div.u32 %r137, %r136, %r135;
cvt.u64.u32	%rd820, %r137;

BB103_169:
or.b64 %rd570, %rd999, %rd418;
and.b64 %rd571, %rd570, -4294967296;
setp.eq.s64	%p95, %rd571, 0;
@%p95 bra BB103_171;

div.s64 %rd821, %rd999, %rd418;
bra.uni BB103_172;

BB103_171:
cvt.u32.u64	%r138, %rd418;
cvt.u32.u64	%r139, %rd999;
div.u32 %r140, %r139, %r138;
cvt.u64.u32	%rd821, %r140;

BB103_172:
setp.ge.s64	%p96, %rd820, %rd821;
mov.u64 %rd1000, %rd149;
@%p96 bra BB103_174;

st.local.u64 [%rd3+32], %rd149;
st.local.u64 [%rd3+48], %rd999;
ld.local.u16 %rs90, [%rd3+40];
ld.local.u16 %rs91, [%rd3+56];
st.local.u16 [%rd3+40], %rs91;
st.local.u16 [%rd3+56], %rs90;
mov.u64 %rd907, %rd999;
mov.u64 %rd999, %rd149;
mov.u64 %rd1000, %rd907;

BB103_174:
mov.u64 %rd173, %rd999;
mov.u64 %rd993, %rd1000;
or.b64 %rd572, %rd157, %rd418;
and.b64 %rd573, %rd572, -4294967296;
setp.eq.s64	%p97, %rd573, 0;
@%p97 bra BB103_176;

div.s64 %rd822, %rd157, %rd418;
bra.uni BB103_177;

BB103_176:
cvt.u32.u64	%r141, %rd418;
cvt.u32.u64	%r142, %rd157;
div.u32 %r143, %r142, %r141;
cvt.u64.u32	%rd822, %r143;

BB103_177:
or.b64 %rd574, %rd997, %rd418;
and.b64 %rd575, %rd574, -4294967296;
setp.eq.s64	%p98, %rd575, 0;
@%p98 bra BB103_179;

div.s64 %rd823, %rd997, %rd418;
bra.uni BB103_180;

BB103_179:
cvt.u32.u64	%r144, %rd418;
cvt.u32.u64	%r145, %rd997;
div.u32 %r146, %r145, %r144;
cvt.u64.u32	%rd823, %r146;

BB103_180:
setp.ge.s64	%p99, %rd822, %rd823;
mov.u64 %rd998, %rd157;
@%p99 bra BB103_182;

st.local.u64 [%rd3+64], %rd157;
st.local.u64 [%rd3+80], %rd997;
ld.local.u16 %rs92, [%rd3+72];
ld.local.u16 %rs93, [%rd3+88];
st.local.u16 [%rd3+72], %rs93;
st.local.u16 [%rd3+88], %rs92;
mov.u64 %rd911, %rd997;
mov.u64 %rd997, %rd157;
mov.u64 %rd998, %rd911;

BB103_182:
mov.u64 %rd181, %rd997;
mov.u64 %rd180, %rd998;
or.b64 %rd576, %rd173, %rd418;
and.b64 %rd577, %rd576, -4294967296;
setp.eq.s64	%p100, %rd577, 0;
@%p100 bra BB103_184;

div.s64 %rd824, %rd173, %rd418;
bra.uni BB103_185;

BB103_184:
cvt.u32.u64	%r147, %rd418;
cvt.u32.u64	%r148, %rd173;
div.u32 %r149, %r148, %r147;
cvt.u64.u32	%rd824, %r149;

BB103_185:
or.b64 %rd578, %rd995, %rd418;
and.b64 %rd579, %rd578, -4294967296;
setp.eq.s64	%p101, %rd579, 0;
@%p101 bra BB103_187;

div.s64 %rd825, %rd995, %rd418;
bra.uni BB103_188;

BB103_187:
cvt.u32.u64	%r150, %rd418;
cvt.u32.u64	%r151, %rd995;
div.u32 %r152, %r151, %r150;
cvt.u64.u32	%rd825, %r152;

BB103_188:
setp.ge.s64	%p102, %rd824, %rd825;
mov.u64 %rd996, %rd173;
@%p102 bra BB103_190;

st.local.u64 [%rd3+16], %rd173;
st.local.u64 [%rd3+32], %rd995;
ld.local.u16 %rs94, [%rd3+24];
ld.local.u16 %rs95, [%rd3+40];
st.local.u16 [%rd3+24], %rs95;
st.local.u16 [%rd3+40], %rs94;
mov.u64 %rd921, %rd995;
mov.u64 %rd995, %rd173;
mov.u64 %rd996, %rd921;

BB103_190:
mov.u64 %rd189, %rd995;
mov.u64 %rd987, %rd996;
or.b64 %rd580, %rd181, %rd418;
and.b64 %rd581, %rd580, -4294967296;
setp.eq.s64	%p103, %rd581, 0;
@%p103 bra BB103_192;

div.s64 %rd826, %rd181, %rd418;
bra.uni BB103_193;

BB103_192:
cvt.u32.u64	%r153, %rd418;
cvt.u32.u64	%r154, %rd181;
div.u32 %r155, %r154, %r153;
cvt.u64.u32	%rd826, %r155;

BB103_193:
or.b64 %rd582, %rd993, %rd418;
and.b64 %rd583, %rd582, -4294967296;
setp.eq.s64	%p104, %rd583, 0;
@%p104 bra BB103_195;

div.s64 %rd827, %rd993, %rd418;
bra.uni BB103_196;

BB103_195:
cvt.u32.u64	%r156, %rd418;
cvt.u32.u64	%r157, %rd993;
div.u32 %r158, %r157, %r156;
cvt.u64.u32	%rd827, %r158;

BB103_196:
setp.ge.s64	%p105, %rd826, %rd827;
mov.u64 %rd994, %rd181;
@%p105 bra BB103_198;

st.local.u64 [%rd3+48], %rd181;
st.local.u64 [%rd3+64], %rd993;
ld.local.u16 %rs96, [%rd3+56];
ld.local.u16 %rs97, [%rd3+72];
st.local.u16 [%rd3+56], %rs97;
st.local.u16 [%rd3+72], %rs96;
mov.u64 %rd923, %rd993;
mov.u64 %rd993, %rd181;
mov.u64 %rd994, %rd923;

BB103_198:
mov.u64 %rd197, %rd993;
mov.u64 %rd985, %rd994;
or.b64 %rd584, %rd992, %rd418;
and.b64 %rd585, %rd584, -4294967296;
setp.eq.s64	%p106, %rd585, 0;
@%p106 bra BB103_200;

div.s64 %rd828, %rd992, %rd418;
bra.uni BB103_201;

BB103_200:
cvt.u32.u64	%r159, %rd418;
cvt.u32.u64	%r160, %rd992;
div.u32 %r161, %r160, %r159;
cvt.u64.u32	%rd828, %r161;

BB103_201:
or.b64 %rd586, %rd180, %rd418;
and.b64 %rd587, %rd586, -4294967296;
setp.eq.s64	%p107, %rd587, 0;
@%p107 bra BB103_203;

div.s64 %rd829, %rd180, %rd418;
bra.uni BB103_204;

BB103_203:
cvt.u32.u64	%r162, %rd418;
cvt.u32.u64	%r163, %rd180;
div.u32 %r164, %r163, %r162;
cvt.u64.u32	%rd829, %r164;

BB103_204:
setp.ge.s64	%p108, %rd828, %rd829;
mov.u64 %rd991, %rd180;
@%p108 bra BB103_206;

st.local.u64 [%rd3+80], %rd992;
st.local.u64 [%rd3+96], %rd180;
ld.local.u16 %rs98, [%rd3+88];
ld.local.u16 %rs99, [%rd3+104];
st.local.u16 [%rd3+88], %rs99;
st.local.u16 [%rd3+104], %rs98;
mov.u64 %rd915, %rd992;
mov.u64 %rd992, %rd180;
mov.u64 %rd991, %rd915;

BB103_206:
mov.u64 %rd205, %rd991;
mov.u64 %rd980, %rd992;
or.b64 %rd588, %rd189, %rd418;
and.b64 %rd589, %rd588, -4294967296;
setp.eq.s64	%p109, %rd589, 0;
@%p109 bra BB103_208;

div.s64 %rd830, %rd189, %rd418;
bra.uni BB103_209;

BB103_208:
cvt.u32.u64	%r165, %rd418;
cvt.u32.u64	%r166, %rd189;
div.u32 %r167, %r166, %r165;
cvt.u64.u32	%rd830, %r167;

BB103_209:
or.b64 %rd590, %rd990, %rd418;
and.b64 %rd591, %rd590, -4294967296;
setp.eq.s64	%p110, %rd591, 0;
@%p110 bra BB103_211;

div.s64 %rd831, %rd990, %rd418;
bra.uni BB103_212;

BB103_211:
cvt.u32.u64	%r168, %rd418;
cvt.u32.u64	%r169, %rd990;
div.u32 %r170, %r169, %r168;
cvt.u64.u32	%rd831, %r170;

BB103_212:
setp.ge.s64	%p111, %rd830, %rd831;
mov.u64 %rd989, %rd189;
@%p111 bra BB103_214;

st.local.u64 [%rd3], %rd189;
st.local.u64 [%rd3+16], %rd990;
ld.local.u16 %rs100, [%rd3+8];
ld.local.u16 %rs101, [%rd3+24];
st.local.u16 [%rd3+8], %rs101;
st.local.u16 [%rd3+24], %rs100;
mov.u64 %rd919, %rd990;
mov.u64 %rd990, %rd189;
mov.u64 %rd989, %rd919;

BB103_214:
mov.u64 %rd983, %rd989;
mov.u64 %rd212, %rd990;
or.b64 %rd592, %rd197, %rd418;
and.b64 %rd593, %rd592, -4294967296;
setp.eq.s64	%p112, %rd593, 0;
@%p112 bra BB103_216;

div.s64 %rd832, %rd197, %rd418;
bra.uni BB103_217;

BB103_216:
cvt.u32.u64	%r171, %rd418;
cvt.u32.u64	%r172, %rd197;
div.u32 %r173, %r172, %r171;
cvt.u64.u32	%rd832, %r173;

BB103_217:
or.b64 %rd594, %rd987, %rd418;
and.b64 %rd595, %rd594, -4294967296;
setp.eq.s64	%p113, %rd595, 0;
@%p113 bra BB103_219;

div.s64 %rd833, %rd987, %rd418;
bra.uni BB103_220;

BB103_219:
cvt.u32.u64	%r174, %rd418;
cvt.u32.u64	%r175, %rd987;
div.u32 %r176, %r175, %r174;
cvt.u64.u32	%rd833, %r176;

BB103_220:
setp.ge.s64	%p114, %rd832, %rd833;
mov.u64 %rd988, %rd197;
@%p114 bra BB103_222;

st.local.u64 [%rd3+32], %rd197;
st.local.u64 [%rd3+48], %rd987;
ld.local.u16 %rs102, [%rd3+40];
ld.local.u16 %rs103, [%rd3+56];
st.local.u16 [%rd3+40], %rs103;
st.local.u16 [%rd3+56], %rs102;
mov.u64 %rd931, %rd987;
mov.u64 %rd987, %rd197;
mov.u64 %rd988, %rd931;

BB103_222:
mov.u64 %rd221, %rd987;
mov.u64 %rd981, %rd988;
or.b64 %rd596, %rd205, %rd418;
and.b64 %rd597, %rd596, -4294967296;
setp.eq.s64	%p115, %rd597, 0;
@%p115 bra BB103_224;

div.s64 %rd834, %rd205, %rd418;
bra.uni BB103_225;

BB103_224:
cvt.u32.u64	%r177, %rd418;
cvt.u32.u64	%r178, %rd205;
div.u32 %r179, %r178, %r177;
cvt.u64.u32	%rd834, %r179;

BB103_225:
or.b64 %rd598, %rd985, %rd418;
and.b64 %rd599, %rd598, -4294967296;
setp.eq.s64	%p116, %rd599, 0;
@%p116 bra BB103_227;

div.s64 %rd835, %rd985, %rd418;
bra.uni BB103_228;

BB103_227:
cvt.u32.u64	%r180, %rd418;
cvt.u32.u64	%r181, %rd985;
div.u32 %r182, %r181, %r180;
cvt.u64.u32	%rd835, %r182;

BB103_228:
setp.ge.s64	%p117, %rd834, %rd835;
mov.u64 %rd986, %rd205;
@%p117 bra BB103_230;

st.local.u64 [%rd3+64], %rd205;
st.local.u64 [%rd3+80], %rd985;
ld.local.u16 %rs104, [%rd3+72];
ld.local.u16 %rs105, [%rd3+88];
st.local.u16 [%rd3+72], %rs105;
st.local.u16 [%rd3+88], %rs104;
mov.u64 %rd935, %rd985;
mov.u64 %rd985, %rd205;
mov.u64 %rd986, %rd935;

BB103_230:
mov.u64 %rd229, %rd985;
mov.u64 %rd228, %rd986;
or.b64 %rd600, %rd221, %rd418;
and.b64 %rd601, %rd600, -4294967296;
setp.eq.s64	%p118, %rd601, 0;
@%p118 bra BB103_232;

div.s64 %rd836, %rd221, %rd418;
bra.uni BB103_233;

BB103_232:
cvt.u32.u64	%r183, %rd418;
cvt.u32.u64	%r184, %rd221;
div.u32 %r185, %r184, %r183;
cvt.u64.u32	%rd836, %r185;

BB103_233:
or.b64 %rd602, %rd983, %rd418;
and.b64 %rd603, %rd602, -4294967296;
setp.eq.s64	%p119, %rd603, 0;
@%p119 bra BB103_235;

div.s64 %rd837, %rd983, %rd418;
bra.uni BB103_236;

BB103_235:
cvt.u32.u64	%r186, %rd418;
cvt.u32.u64	%r187, %rd983;
div.u32 %r188, %r187, %r186;
cvt.u64.u32	%rd837, %r188;

BB103_236:
setp.ge.s64	%p120, %rd836, %rd837;
mov.u64 %rd984, %rd221;
@%p120 bra BB103_238;

st.local.u64 [%rd3+16], %rd221;
st.local.u64 [%rd3+32], %rd983;
ld.local.u16 %rs106, [%rd3+24];
ld.local.u16 %rs107, [%rd3+40];
st.local.u16 [%rd3+24], %rs107;
st.local.u16 [%rd3+40], %rs106;
mov.u64 %rd944, %rd983;
mov.u64 %rd983, %rd221;
mov.u64 %rd984, %rd944;

BB103_238:
mov.u64 %rd237, %rd983;
mov.u64 %rd976, %rd984;
or.b64 %rd604, %rd229, %rd418;
and.b64 %rd605, %rd604, -4294967296;
setp.eq.s64	%p121, %rd605, 0;
@%p121 bra BB103_240;

div.s64 %rd838, %rd229, %rd418;
bra.uni BB103_241;

BB103_240:
cvt.u32.u64	%r189, %rd418;
cvt.u32.u64	%r190, %rd229;
div.u32 %r191, %r190, %r189;
cvt.u64.u32	%rd838, %r191;

BB103_241:
or.b64 %rd606, %rd981, %rd418;
and.b64 %rd607, %rd606, -4294967296;
setp.eq.s64	%p122, %rd607, 0;
@%p122 bra BB103_243;

div.s64 %rd839, %rd981, %rd418;
bra.uni BB103_244;

BB103_243:
cvt.u32.u64	%r192, %rd418;
cvt.u32.u64	%r193, %rd981;
div.u32 %r194, %r193, %r192;
cvt.u64.u32	%rd839, %r194;

BB103_244:
setp.ge.s64	%p123, %rd838, %rd839;
mov.u64 %rd982, %rd229;
@%p123 bra BB103_246;

st.local.u64 [%rd3+48], %rd229;
st.local.u64 [%rd3+64], %rd981;
ld.local.u16 %rs108, [%rd3+56];
ld.local.u16 %rs109, [%rd3+72];
st.local.u16 [%rd3+56], %rs109;
st.local.u16 [%rd3+72], %rs108;
mov.u64 %rd946, %rd981;
mov.u64 %rd981, %rd229;
mov.u64 %rd982, %rd946;

BB103_246:
mov.u64 %rd245, %rd981;
mov.u64 %rd973, %rd982;
or.b64 %rd608, %rd980, %rd418;
and.b64 %rd609, %rd608, -4294967296;
setp.eq.s64	%p124, %rd609, 0;
@%p124 bra BB103_248;

div.s64 %rd840, %rd980, %rd418;
bra.uni BB103_249;

BB103_248:
cvt.u32.u64	%r195, %rd418;
cvt.u32.u64	%r196, %rd980;
div.u32 %r197, %r196, %r195;
cvt.u64.u32	%rd840, %r197;

BB103_249:
or.b64 %rd610, %rd228, %rd418;
and.b64 %rd611, %rd610, -4294967296;
setp.eq.s64	%p125, %rd611, 0;
@%p125 bra BB103_251;

div.s64 %rd841, %rd228, %rd418;
bra.uni BB103_252;

BB103_251:
cvt.u32.u64	%r198, %rd418;
cvt.u32.u64	%r199, %rd228;
div.u32 %r200, %r199, %r198;
cvt.u64.u32	%rd841, %r200;

BB103_252:
setp.ge.s64	%p126, %rd840, %rd841;
mov.u64 %rd979, %rd228;
@%p126 bra BB103_254;

st.local.u64 [%rd3+80], %rd980;
st.local.u64 [%rd3+96], %rd228;
ld.local.u16 %rs110, [%rd3+88];
ld.local.u16 %rs111, [%rd3+104];
st.local.u16 [%rd3+88], %rs111;
st.local.u16 [%rd3+104], %rs110;
mov.u64 %rd939, %rd980;
mov.u64 %rd980, %rd228;
mov.u64 %rd979, %rd939;

BB103_254:
mov.u64 %rd253, %rd979;
mov.u64 %rd975, %rd980;
or.b64 %rd612, %rd237, %rd418;
and.b64 %rd613, %rd612, -4294967296;
setp.eq.s64	%p127, %rd613, 0;
@%p127 bra BB103_256;

div.s64 %rd842, %rd237, %rd418;
bra.uni BB103_257;

BB103_256:
cvt.u32.u64	%r201, %rd418;
cvt.u32.u64	%r202, %rd237;
div.u32 %r203, %r202, %r201;
cvt.u64.u32	%rd842, %r203;

BB103_257:
or.b64 %rd614, %rd212, %rd418;
and.b64 %rd615, %rd614, -4294967296;
setp.eq.s64	%p128, %rd615, 0;
@%p128 bra BB103_259;

div.s64 %rd843, %rd212, %rd418;
bra.uni BB103_260;

BB103_259:
cvt.u32.u64	%r204, %rd418;
cvt.u32.u64	%r205, %rd212;
div.u32 %r206, %r205, %r204;
cvt.u64.u32	%rd843, %r206;

BB103_260:
setp.ge.s64	%p129, %rd842, %rd843;
mov.u64 %rd978, %rd237;
@%p129 bra BB103_262;

st.local.u64 [%rd3], %rd237;
st.local.u64 [%rd3+16], %rd212;
ld.local.u16 %rs112, [%rd3+8];
ld.local.u16 %rs113, [%rd3+24];
st.local.u16 [%rd3+8], %rs113;
st.local.u16 [%rd3+24], %rs112;
mov.u64 %rd978, %rd212;

BB103_262:
mov.u64 %rd970, %rd978;
or.b64 %rd616, %rd245, %rd418;
and.b64 %rd617, %rd616, -4294967296;
setp.eq.s64	%p130, %rd617, 0;
@%p130 bra BB103_264;

div.s64 %rd844, %rd245, %rd418;
bra.uni BB103_265;

BB103_264:
cvt.u32.u64	%r207, %rd418;
cvt.u32.u64	%r208, %rd245;
div.u32 %r209, %r208, %r207;
cvt.u64.u32	%rd844, %r209;

BB103_265:
or.b64 %rd618, %rd976, %rd418;
and.b64 %rd619, %rd618, -4294967296;
setp.eq.s64	%p131, %rd619, 0;
@%p131 bra BB103_267;

div.s64 %rd845, %rd976, %rd418;
bra.uni BB103_268;

BB103_267:
cvt.u32.u64	%r210, %rd418;
cvt.u32.u64	%r211, %rd976;
div.u32 %r212, %r211, %r210;
cvt.u64.u32	%rd845, %r212;

BB103_268:
setp.ge.s64	%p132, %rd844, %rd845;
mov.u64 %rd977, %rd245;
@%p132 bra BB103_270;

st.local.u64 [%rd3+32], %rd245;
st.local.u64 [%rd3+48], %rd976;
ld.local.u16 %rs114, [%rd3+40];
ld.local.u16 %rs115, [%rd3+56];
st.local.u16 [%rd3+40], %rs115;
st.local.u16 [%rd3+56], %rs114;
mov.u64 %rd954, %rd976;
mov.u64 %rd976, %rd245;
mov.u64 %rd977, %rd954;

BB103_270:
mov.u64 %rd971, %rd976;
mov.u64 %rd972, %rd977;
or.b64 %rd620, %rd253, %rd418;
and.b64 %rd621, %rd620, -4294967296;
setp.eq.s64	%p133, %rd621, 0;
@%p133 bra BB103_272;

div.s64 %rd846, %rd253, %rd418;
bra.uni BB103_273;

BB103_272:
cvt.u32.u64	%r213, %rd418;
cvt.u32.u64	%r214, %rd253;
div.u32 %r215, %r214, %r213;
cvt.u64.u32	%rd846, %r215;

BB103_273:
or.b64 %rd622, %rd973, %rd418;
and.b64 %rd623, %rd622, -4294967296;
setp.eq.s64	%p134, %rd623, 0;
@%p134 bra BB103_275;

div.s64 %rd847, %rd973, %rd418;
bra.uni BB103_276;

BB103_275:
cvt.u32.u64	%r216, %rd418;
cvt.u32.u64	%r217, %rd973;
div.u32 %r218, %r217, %r216;
cvt.u64.u32	%rd847, %r218;

BB103_276:
setp.ge.s64	%p135, %rd846, %rd847;
mov.u64 %rd974, %rd253;
@%p135 bra BB103_278;

st.local.u64 [%rd3+64], %rd253;
st.local.u64 [%rd3+80], %rd973;
ld.local.u16 %rs116, [%rd3+72];
ld.local.u16 %rs117, [%rd3+88];
st.local.u16 [%rd3+72], %rs117;
st.local.u16 [%rd3+88], %rs116;
mov.u64 %rd957, %rd973;
mov.u64 %rd973, %rd253;
mov.u64 %rd974, %rd957;

BB103_278:
@%p33 bra BB103_280;

ld.local.u64 %rd624, [%rd3];
st.shared.u64 [%rd35], %rd624;
ld.local.u16 %rs118, [%rd3+8];
st.shared.u16 [%rd35+8], %rs118;

BB103_280:
@%p34 bra BB103_282;

st.shared.u64 [%rd35+16], %rd970;
ld.local.u16 %rs119, [%rd3+24];
st.shared.u16 [%rd35+24], %rs119;

BB103_282:
@%p35 bra BB103_284;

st.shared.u64 [%rd35+32], %rd971;
ld.local.u16 %rs120, [%rd3+40];
st.shared.u16 [%rd35+40], %rs120;

BB103_284:
@%p36 bra BB103_286;

st.shared.u64 [%rd35+48], %rd972;
ld.local.u16 %rs121, [%rd3+56];
st.shared.u16 [%rd35+56], %rs121;

BB103_286:
@%p37 bra BB103_288;

st.shared.u64 [%rd35+64], %rd973;
ld.local.u16 %rs122, [%rd3+72];
st.shared.u16 [%rd35+72], %rs122;

BB103_288:
@%p38 bra BB103_290;

st.shared.u64 [%rd35+80], %rd974;
ld.local.u16 %rs123, [%rd3+88];
st.shared.u16 [%rd35+88], %rs123;

BB103_290:
@%p39 bra BB103_292;

st.shared.u64 [%rd35+96], %rd975;
ld.local.u16 %rs124, [%rd3+104];
st.shared.u16 [%rd35+104], %rs124;

BB103_292:
cvta.to.global.u64 %rd281, %rd417;
cvta.to.global.u64 %rd282, %rd416;
bar.sync 0;
mov.u32 %r220, 7;
min.u32 %r5, %r3, %r220;
mov.u32 %r304, 2;

BB103_293:
neg.s32 %r222, %r304;
and.b32 %r223, %r307, %r222;
add.s32 %r224, %r304, -1;
and.b32 %r225, %r224, %r307;
mul.lo.s32 %r226, %r225, 7;
min.u32 %r7, %r226, %r1;
mul.lo.s32 %r227, %r223, 7;
shr.u32 %r228, %r304, 1;
mul.lo.s32 %r229, %r228, 7;
min.u32 %r230, %r227, %r1;
add.s32 %r231, %r230, %r229;
min.u32 %r232, %r231, %r1;
add.s32 %r233, %r232, %r229;
min.u32 %r8, %r233, %r1;
sub.s32 %r234, %r232, %r230;
sub.s32 %r235, %r8, %r232;
cvt.u64.u32	%rd283, %r230;
cvt.u64.u32	%rd284, %r232;
setp.lt.u32	%p143, %r7, %r235;
sub.s32 %r236, %r7, %r235;
selp.b32	%r306, 0, %r236, %p143;
min.u32 %r305, %r234, %r7;
setp.ge.u32	%p144, %r306, %r305;
@%p144 bra BB103_302;

add.s32 %r11, %r7, -1;

BB103_295:
add.s32 %r237, %r305, %r306;
shr.u32 %r14, %r237, 1;
sub.s32 %r238, %r11, %r14;
cvt.u64.u32	%rd625, %r238;
add.s64 %rd626, %rd625, %rd284;
shl.b64 %rd627, %rd626, 4;
add.s64 %rd629, %rd463, %rd627;
ld.shared.u64 %rd285, [%rd629];
or.b64 %rd630, %rd285, %rd418;
and.b64 %rd631, %rd630, -4294967296;
setp.eq.s64	%p145, %rd631, 0;
@%p145 bra BB103_297;
bra.uni BB103_296;

BB103_297:
cvt.u32.u64	%r239, %rd418;
cvt.u32.u64	%r240, %rd285;
div.u32 %r241, %r240, %r239;
cvt.u64.u32	%rd1032, %r241;
bra.uni BB103_298;

BB103_296:
div.s64 %rd1032, %rd285, %rd418;

BB103_298:
cvt.u64.u32	%rd632, %r14;
add.s64 %rd633, %rd632, %rd283;
shl.b64 %rd634, %rd633, 4;
add.s64 %rd636, %rd463, %rd634;
ld.shared.u64 %rd289, [%rd636];
or.b64 %rd637, %rd289, %rd418;
and.b64 %rd638, %rd637, -4294967296;
setp.eq.s64	%p146, %rd638, 0;
@%p146 bra BB103_300;
bra.uni BB103_299;

BB103_300:
cvt.u32.u64	%r242, %rd418;
cvt.u32.u64	%r243, %rd289;
div.u32 %r244, %r243, %r242;
cvt.u64.u32	%rd1033, %r244;
bra.uni BB103_301;

BB103_299:
div.s64 %rd1033, %rd289, %rd418;

BB103_301:
add.s32 %r245, %r14, 1;
setp.lt.s64	%p147, %rd1032, %rd1033;
selp.b32	%r306, %r306, %r245, %p147;
selp.b32	%r305, %r14, %r305, %p147;
setp.lt.u32	%p148, %r306, %r305;
@%p148 bra BB103_295;

BB103_302:
cvt.u64.u32	%rd639, %r306;
add.s64 %rd293, %rd639, %rd283;
shl.b64 %rd640, %rd293, 4;
add.s64 %rd294, %rd463, %rd640;
shl.b64 %rd642, %rd284, 4;
add.s64 %rd295, %rd463, %rd642;
cvt.u64.u32	%rd643, %r7;
add.s64 %rd644, %rd284, %rd643;
sub.s64 %rd296, %rd644, %rd639;
shl.b64 %rd645, %rd296, 4;
add.s64 %rd297, %rd463, %rd645;
mul.wide.u32 %rd646, %r8, 16;
add.s64 %rd298, %rd463, %rd646;
ld.shared.u64 %rd647, [%rd294];
ld.shared.u16 %rs125, [%rd294+8];
ld.shared.v2.u8 {%rs126, %rs127}, [%rd294+10];
ld.shared.v4.u8 {%rs128, %rs129, %rs130, %rs131}, [%rd294+12];
st.local.v4.u8 [%rd1+12], {%rs128, %rs129, %rs130, %rs131};
st.local.v2.u8 [%rd1+10], {%rs126, %rs127};
st.local.u16 [%rd1+8], %rs125;
st.local.u64 [%rd1], %rd647;
ld.shared.u64 %rd648, [%rd297];
ld.shared.u16 %rs138, [%rd297+8];
ld.shared.v2.u8 {%rs139, %rs140}, [%rd297+10];
ld.shared.v4.u8 {%rs141, %rs142, %rs143, %rs144}, [%rd297+12];
st.local.v4.u8 [%rd2+12], {%rs141, %rs142, %rs143, %rs144};
st.local.v2.u8 [%rd2+10], {%rs139, %rs140};
st.local.u16 [%rd2+8], %rs138;
st.local.u64 [%rd2], %rd648;
mov.pred %p200, -1;
setp.ge.u64	%p150, %rd297, %rd298;
@%p150 bra BB103_311;

mov.pred %p200, 0;
setp.ge.u64	%p152, %rd294, %rd295;
@%p152 bra BB103_311;

ld.local.u64 %rd299, [%rd2];
or.b64 %rd649, %rd299, %rd418;
and.b64 %rd650, %rd649, -4294967296;
setp.eq.s64	%p153, %rd650, 0;
@%p153 bra BB103_306;
bra.uni BB103_305;

BB103_306:
cvt.u32.u64	%r246, %rd418;
cvt.u32.u64	%r247, %rd299;
div.u32 %r248, %r247, %r246;
cvt.u64.u32	%rd1034, %r248;
bra.uni BB103_307;

BB103_305:
div.s64 %rd1034, %rd299, %rd418;

BB103_307:
ld.local.u64 %rd303, [%rd1];
or.b64 %rd651, %rd303, %rd418;
and.b64 %rd652, %rd651, -4294967296;
setp.eq.s64	%p154, %rd652, 0;
@%p154 bra BB103_309;
bra.uni BB103_308;

BB103_309:
cvt.u32.u64	%r249, %rd418;
cvt.u32.u64	%r250, %rd303;
div.u32 %r251, %r250, %r249;
cvt.u64.u32	%rd1035, %r251;
bra.uni BB103_310;

BB103_308:
div.s64 %rd1035, %rd303, %rd418;

BB103_310:
setp.ge.s64	%p200, %rd1034, %rd1035;

BB103_311:
selp.b64	%rd653, %rd1, %rd2, %p200;
ld.local.u64 %rd307, [%rd653];
ld.local.u16 %rs28, [%rd653+8];
@%p200 bra BB103_313;
bra.uni BB103_312;

BB103_313:
mov.u64 %rd1067, %rd297;
add.s64 %rd662, %rd640, %rd463;
add.s64 %rd312, %rd662, 16;
ld.shared.u64 %rd663, [%rd294+16];
st.local.u64 [%rd1], %rd663;
ld.shared.u16 %rs152, [%rd294+24];
st.local.u16 [%rd1+8], %rs152;
mov.u64 %rd1089, %rd312;
mov.u64 %rd1056, %rd297;
mov.u64 %rd1078, %rd312;
bra.uni BB103_314;

BB103_312:
mov.u64 %rd1089, %rd294;
add.s64 %rd656, %rd645, %rd463;
add.s64 %rd309, %rd656, 16;
ld.shared.u64 %rd657, [%rd297+16];
st.local.u64 [%rd2], %rd657;
ld.shared.u16 %rs151, [%rd297+24];
st.local.u16 [%rd2+8], %rs151;
mov.u64 %rd1067, %rd309;
mov.u64 %rd1056, %rd309;
mov.u64 %rd1078, %rd294;

BB103_314:
mov.u64 %rd317, %rd1089;
mov.u64 %rd1077, %rd1078;
mov.u64 %rd315, %rd1067;
mov.u64 %rd1055, %rd1056;
mov.pred %p201, -1;
setp.ge.u64	%p156, %rd1055, %rd298;
@%p156 bra BB103_323;

mov.pred %p201, 0;
setp.ge.u64	%p158, %rd1077, %rd295;
@%p158 bra BB103_323;

ld.local.u64 %rd318, [%rd2];
or.b64 %rd666, %rd318, %rd418;
and.b64 %rd667, %rd666, -4294967296;
setp.eq.s64	%p159, %rd667, 0;
@%p159 bra BB103_318;
bra.uni BB103_317;

BB103_318:
cvt.u32.u64	%r252, %rd418;
cvt.u32.u64	%r253, %rd318;
div.u32 %r254, %r253, %r252;
cvt.u64.u32	%rd1036, %r254;
bra.uni BB103_319;

BB103_317:
div.s64 %rd1036, %rd318, %rd418;

BB103_319:
ld.local.u64 %rd322, [%rd1];
or.b64 %rd668, %rd322, %rd418;
and.b64 %rd669, %rd668, -4294967296;
setp.eq.s64	%p160, %rd669, 0;
@%p160 bra BB103_321;
bra.uni BB103_320;

BB103_321:
cvt.u32.u64	%r255, %rd418;
cvt.u32.u64	%r256, %rd322;
div.u32 %r257, %r256, %r255;
cvt.u64.u32	%rd1037, %r257;
bra.uni BB103_322;

BB103_320:
div.s64 %rd1037, %rd322, %rd418;

BB103_322:
setp.ge.s64	%p201, %rd1036, %rd1037;

BB103_323:
selp.b64	%rd670, %rd1, %rd2, %p201;
ld.local.u64 %rd326, [%rd670];
ld.local.u16 %rs29, [%rd670+8];
@%p201 bra BB103_325;
bra.uni BB103_324;

BB103_325:
add.s64 %rd1077, %rd1077, 16;
add.s64 %rd330, %rd317, 16;
ld.shared.u64 %rd674, [%rd317+16];
st.local.u64 [%rd1], %rd674;
ld.shared.u16 %rs154, [%rd317+24];
st.local.u16 [%rd1+8], %rs154;
mov.u64 %rd1066, %rd315;
mov.u64 %rd1088, %rd330;
bra.uni BB103_326;

BB103_324:
add.s64 %rd1055, %rd1055, 16;
add.s64 %rd328, %rd315, 16;
ld.shared.u64 %rd671, [%rd315+16];
st.local.u64 [%rd2], %rd671;
ld.shared.u16 %rs153, [%rd315+24];
st.local.u16 [%rd2+8], %rs153;
mov.u64 %rd1066, %rd328;
mov.u64 %rd1088, %rd317;

BB103_326:
mov.u64 %rd334, %rd1088;
mov.u64 %rd1076, %rd1077;
mov.u64 %rd332, %rd1066;
mov.u64 %rd1054, %rd1055;
mov.pred %p202, -1;
setp.ge.u64	%p162, %rd1054, %rd298;
@%p162 bra BB103_335;

mov.pred %p202, 0;
setp.ge.u64	%p164, %rd1076, %rd295;
@%p164 bra BB103_335;

ld.local.u64 %rd335, [%rd2];
or.b64 %rd677, %rd335, %rd418;
and.b64 %rd678, %rd677, -4294967296;
setp.eq.s64	%p165, %rd678, 0;
@%p165 bra BB103_330;
bra.uni BB103_329;

BB103_330:
cvt.u32.u64	%r258, %rd418;
cvt.u32.u64	%r259, %rd335;
div.u32 %r260, %r259, %r258;
cvt.u64.u32	%rd1038, %r260;
bra.uni BB103_331;

BB103_329:
div.s64 %rd1038, %rd335, %rd418;

BB103_331:
ld.local.u64 %rd339, [%rd1];
or.b64 %rd679, %rd339, %rd418;
and.b64 %rd680, %rd679, -4294967296;
setp.eq.s64	%p166, %rd680, 0;
@%p166 bra BB103_333;
bra.uni BB103_332;

BB103_333:
cvt.u32.u64	%r261, %rd418;
cvt.u32.u64	%r262, %rd339;
div.u32 %r263, %r262, %r261;
cvt.u64.u32	%rd1039, %r263;
bra.uni BB103_334;

BB103_332:
div.s64 %rd1039, %rd339, %rd418;

BB103_334:
setp.ge.s64	%p202, %rd1038, %rd1039;

BB103_335:
selp.b64	%rd681, %rd1, %rd2, %p202;
ld.local.u64 %rd343, [%rd681];
ld.local.u16 %rs30, [%rd681+8];
@%p202 bra BB103_337;
bra.uni BB103_336;

BB103_337:
add.s64 %rd1076, %rd1076, 16;
add.s64 %rd347, %rd334, 16;
ld.shared.u64 %rd685, [%rd334+16];
st.local.u64 [%rd1], %rd685;
ld.shared.u16 %rs156, [%rd334+24];
st.local.u16 [%rd1+8], %rs156;
mov.u64 %rd1065, %rd332;
mov.u64 %rd1087, %rd347;
bra.uni BB103_338;

BB103_336:
add.s64 %rd1054, %rd1054, 16;
add.s64 %rd345, %rd332, 16;
ld.shared.u64 %rd682, [%rd332+16];
st.local.u64 [%rd2], %rd682;
ld.shared.u16 %rs155, [%rd332+24];
st.local.u16 [%rd2+8], %rs155;
mov.u64 %rd1065, %rd345;
mov.u64 %rd1087, %rd334;

BB103_338:
mov.u64 %rd351, %rd1087;
mov.u64 %rd1075, %rd1076;
mov.u64 %rd349, %rd1065;
mov.u64 %rd1053, %rd1054;
mov.pred %p203, -1;
setp.ge.u64	%p168, %rd1053, %rd298;
@%p168 bra BB103_347;

mov.pred %p203, 0;
setp.ge.u64	%p170, %rd1075, %rd295;
@%p170 bra BB103_347;

ld.local.u64 %rd352, [%rd2];
or.b64 %rd688, %rd352, %rd418;
and.b64 %rd689, %rd688, -4294967296;
setp.eq.s64	%p171, %rd689, 0;
@%p171 bra BB103_342;
bra.uni BB103_341;

BB103_342:
cvt.u32.u64	%r264, %rd418;
cvt.u32.u64	%r265, %rd352;
div.u32 %r266, %r265, %r264;
cvt.u64.u32	%rd1040, %r266;
bra.uni BB103_343;

BB103_341:
div.s64 %rd1040, %rd352, %rd418;

BB103_343:
ld.local.u64 %rd356, [%rd1];
or.b64 %rd690, %rd356, %rd418;
and.b64 %rd691, %rd690, -4294967296;
setp.eq.s64	%p172, %rd691, 0;
@%p172 bra BB103_345;
bra.uni BB103_344;

BB103_345:
cvt.u32.u64	%r267, %rd418;
cvt.u32.u64	%r268, %rd356;
div.u32 %r269, %r268, %r267;
cvt.u64.u32	%rd1041, %r269;
bra.uni BB103_346;

BB103_344:
div.s64 %rd1041, %rd356, %rd418;

BB103_346:
setp.ge.s64	%p203, %rd1040, %rd1041;

BB103_347:
selp.b64	%rd692, %rd1, %rd2, %p203;
ld.local.u64 %rd360, [%rd692];
ld.local.u16 %rs31, [%rd692+8];
@%p203 bra BB103_349;
bra.uni BB103_348;

BB103_349:
add.s64 %rd1075, %rd1075, 16;
add.s64 %rd364, %rd351, 16;
ld.shared.u64 %rd696, [%rd351+16];
st.local.u64 [%rd1], %rd696;
ld.shared.u16 %rs158, [%rd351+24];
st.local.u16 [%rd1+8], %rs158;
mov.u64 %rd1064, %rd349;
mov.u64 %rd1086, %rd364;
bra.uni BB103_350;

BB103_348:
add.s64 %rd1053, %rd1053, 16;
add.s64 %rd362, %rd349, 16;
ld.shared.u64 %rd693, [%rd349+16];
st.local.u64 [%rd2], %rd693;
ld.shared.u16 %rs157, [%rd349+24];
st.local.u16 [%rd2+8], %rs157;
mov.u64 %rd1064, %rd362;
mov.u64 %rd1086, %rd351;

BB103_350:
mov.u64 %rd368, %rd1086;
mov.u64 %rd1074, %rd1075;
mov.u64 %rd366, %rd1064;
mov.u64 %rd1052, %rd1053;
mov.pred %p204, -1;
setp.ge.u64	%p174, %rd1052, %rd298;
@%p174 bra BB103_359;

mov.pred %p204, 0;
setp.ge.u64	%p176, %rd1074, %rd295;
@%p176 bra BB103_359;

ld.local.u64 %rd369, [%rd2];
or.b64 %rd699, %rd369, %rd418;
and.b64 %rd700, %rd699, -4294967296;
setp.eq.s64	%p177, %rd700, 0;
@%p177 bra BB103_354;
bra.uni BB103_353;

BB103_354:
cvt.u32.u64	%r270, %rd418;
cvt.u32.u64	%r271, %rd369;
div.u32 %r272, %r271, %r270;
cvt.u64.u32	%rd1042, %r272;
bra.uni BB103_355;

BB103_353:
div.s64 %rd1042, %rd369, %rd418;

BB103_355:
ld.local.u64 %rd373, [%rd1];
or.b64 %rd701, %rd373, %rd418;
and.b64 %rd702, %rd701, -4294967296;
setp.eq.s64	%p178, %rd702, 0;
@%p178 bra BB103_357;
bra.uni BB103_356;

BB103_357:
cvt.u32.u64	%r273, %rd418;
cvt.u32.u64	%r274, %rd373;
div.u32 %r275, %r274, %r273;
cvt.u64.u32	%rd1043, %r275;
bra.uni BB103_358;

BB103_356:
div.s64 %rd1043, %rd373, %rd418;

BB103_358:
setp.ge.s64	%p204, %rd1042, %rd1043;

BB103_359:
selp.b64	%rd703, %rd1, %rd2, %p204;
ld.local.u64 %rd377, [%rd703];
ld.local.u16 %rs32, [%rd703+8];
@%p204 bra BB103_361;
bra.uni BB103_360;

BB103_361:
add.s64 %rd1074, %rd1074, 16;
add.s64 %rd381, %rd368, 16;
ld.shared.u64 %rd707, [%rd368+16];
st.local.u64 [%rd1], %rd707;
ld.shared.u16 %rs160, [%rd368+24];
st.local.u16 [%rd1+8], %rs160;
mov.u64 %rd1063, %rd366;
mov.u64 %rd1085, %rd381;
bra.uni BB103_362;

BB103_360:
add.s64 %rd1052, %rd1052, 16;
add.s64 %rd379, %rd366, 16;
ld.shared.u64 %rd704, [%rd366+16];
st.local.u64 [%rd2], %rd704;
ld.shared.u16 %rs159, [%rd366+24];
st.local.u16 [%rd2+8], %rs159;
mov.u64 %rd1063, %rd379;
mov.u64 %rd1085, %rd368;

BB103_362:
mov.u64 %rd385, %rd1085;
mov.u64 %rd1073, %rd1074;
mov.u64 %rd383, %rd1063;
mov.u64 %rd1051, %rd1052;
mov.pred %p205, -1;
setp.ge.u64	%p180, %rd1051, %rd298;
@%p180 bra BB103_371;

mov.pred %p205, 0;
setp.ge.u64	%p182, %rd1073, %rd295;
@%p182 bra BB103_371;

ld.local.u64 %rd386, [%rd2];
or.b64 %rd710, %rd386, %rd418;
and.b64 %rd711, %rd710, -4294967296;
setp.eq.s64	%p183, %rd711, 0;
@%p183 bra BB103_366;
bra.uni BB103_365;

BB103_366:
cvt.u32.u64	%r276, %rd418;
cvt.u32.u64	%r277, %rd386;
div.u32 %r278, %r277, %r276;
cvt.u64.u32	%rd1044, %r278;
bra.uni BB103_367;

BB103_365:
div.s64 %rd1044, %rd386, %rd418;

BB103_367:
ld.local.u64 %rd390, [%rd1];
or.b64 %rd712, %rd390, %rd418;
and.b64 %rd713, %rd712, -4294967296;
setp.eq.s64	%p184, %rd713, 0;
@%p184 bra BB103_369;
bra.uni BB103_368;

BB103_369:
cvt.u32.u64	%r279, %rd418;
cvt.u32.u64	%r280, %rd390;
div.u32 %r281, %r280, %r279;
cvt.u64.u32	%rd1045, %r281;
bra.uni BB103_370;

BB103_368:
div.s64 %rd1045, %rd390, %rd418;

BB103_370:
setp.ge.s64	%p205, %rd1044, %rd1045;

BB103_371:
selp.b64	%rd714, %rd1, %rd2, %p205;
ld.local.u64 %rd394, [%rd714];
ld.local.u16 %rs33, [%rd714+8];
@%p205 bra BB103_373;
bra.uni BB103_372;

BB103_373:
add.s64 %rd1073, %rd1073, 16;
add.s64 %rd398, %rd385, 16;
ld.shared.u64 %rd718, [%rd385+16];
st.local.u64 [%rd1], %rd718;
ld.shared.u16 %rs162, [%rd385+24];
st.local.u16 [%rd1+8], %rs162;
mov.u64 %rd1062, %rd383;
mov.u64 %rd1084, %rd398;
bra.uni BB103_374;

BB103_372:
add.s64 %rd1051, %rd1051, 16;
add.s64 %rd396, %rd383, 16;
ld.shared.u64 %rd715, [%rd383+16];
st.local.u64 [%rd2], %rd715;
ld.shared.u16 %rs161, [%rd383+24];
st.local.u16 [%rd2+8], %rs161;
mov.u64 %rd1062, %rd396;
mov.u64 %rd1084, %rd385;

BB103_374:
mov.pred %p206, -1;
setp.ge.u64	%p186, %rd1051, %rd298;
@%p186 bra BB103_383;

mov.pred %p206, 0;
setp.ge.u64	%p188, %rd1073, %rd295;
@%p188 bra BB103_383;

ld.local.u64 %rd403, [%rd2];
or.b64 %rd721, %rd403, %rd418;
and.b64 %rd722, %rd721, -4294967296;
setp.eq.s64	%p189, %rd722, 0;
@%p189 bra BB103_378;
bra.uni BB103_377;

BB103_378:
cvt.u32.u64	%r282, %rd418;
cvt.u32.u64	%r283, %rd403;
div.u32 %r284, %r283, %r282;
cvt.u64.u32	%rd1090, %r284;
bra.uni BB103_379;

BB103_377:
div.s64 %rd1090, %rd403, %rd418;

BB103_379:
ld.local.u64 %rd407, [%rd1];
or.b64 %rd723, %rd407, %rd418;
and.b64 %rd724, %rd723, -4294967296;
setp.eq.s64	%p190, %rd724, 0;
@%p190 bra BB103_381;
bra.uni BB103_380;

BB103_381:
cvt.u32.u64	%r285, %rd418;
cvt.u32.u64	%r286, %rd407;
div.u32 %r287, %r286, %r285;
cvt.u64.u32	%rd1091, %r287;
bra.uni BB103_382;

BB103_380:
div.s64 %rd1091, %rd407, %rd418;

BB103_382:
setp.ge.s64	%p206, %rd1090, %rd1091;

BB103_383:
selp.b64	%rd725, %rd1, %rd2, %p206;
ld.local.u64 %rd411, [%rd725];
ld.local.u16 %rs34, [%rd725+8];
@%p206 bra BB103_385;
bra.uni BB103_384;

BB103_385:
ld.shared.u64 %rd729, [%rd1084+16];
st.local.u64 [%rd1], %rd729;
ld.shared.u16 %rs164, [%rd1084+24];
st.local.u16 [%rd1+8], %rs164;
bra.uni BB103_386;

BB103_384:
ld.shared.u64 %rd726, [%rd1062+16];
st.local.u64 [%rd2], %rd726;
ld.shared.u16 %rs163, [%rd1062+24];
st.local.u16 [%rd2+8], %rs163;

BB103_386:
setp.eq.s32	%p15, %r5, 0;
bar.sync 0;
@%p15 bra BB103_388;

st.shared.u64 [%rd35], %rd307;
st.shared.u16 [%rd35+8], %rs28;

BB103_388:
setp.lt.u32	%p191, %r5, 2;
@%p191 bra BB103_390;

mov.u32 %r290, %tid.x;
mul.lo.s32 %r291, %r290, 7;
mul.wide.u32 %rd735, %r291, 16;
add.s64 %rd737, %rd463, %rd735;
st.shared.u64 [%rd737+16], %rd326;
st.shared.u16 [%rd737+24], %rs29;

BB103_390:
setp.lt.u32	%p192, %r5, 3;
@%p192 bra BB103_392;

mov.u32 %r292, %tid.x;
mul.lo.s32 %r293, %r292, 7;
mul.wide.u32 %rd738, %r293, 16;
add.s64 %rd740, %rd463, %rd738;
st.shared.u64 [%rd740+32], %rd343;
st.shared.u16 [%rd740+40], %rs30;

BB103_392:
setp.lt.u32	%p193, %r5, 4;
@%p193 bra BB103_394;

mov.u32 %r294, %tid.x;
mul.lo.s32 %r295, %r294, 7;
mul.wide.u32 %rd741, %r295, 16;
add.s64 %rd743, %rd463, %rd741;
st.shared.u64 [%rd743+48], %rd360;
st.shared.u16 [%rd743+56], %rs31;

BB103_394:
setp.lt.u32	%p194, %r5, 5;
@%p194 bra BB103_396;

mov.u32 %r296, %tid.x;
mul.lo.s32 %r297, %r296, 7;
mul.wide.u32 %rd744, %r297, 16;
add.s64 %rd746, %rd463, %rd744;
st.shared.u64 [%rd746+64], %rd377;
st.shared.u16 [%rd746+72], %rs32;

BB103_396:
setp.lt.u32	%p195, %r5, 6;
@%p195 bra BB103_398;

mov.u32 %r298, %tid.x;
mul.lo.s32 %r299, %r298, 7;
mul.wide.u32 %rd747, %r299, 16;
add.s64 %rd749, %rd463, %rd747;
st.shared.u64 [%rd749+80], %rd394;
st.shared.u16 [%rd749+88], %rs33;

BB103_398:
setp.lt.u32	%p196, %r5, 7;
@%p196 bra BB103_400;

mov.u32 %r300, %tid.x;
mul.lo.s32 %r301, %r300, 7;
mul.wide.u32 %rd750, %r301, 16;
add.s64 %rd752, %rd463, %rd750;
st.shared.u64 [%rd752+96], %rd411;
st.shared.u16 [%rd752+104], %rs34;

BB103_400:
bar.sync 0;
shl.b32 %r304, %r304, 1;
setp.lt.u32	%p197, %r304, 257;
@%p197 bra BB103_293;

setp.ge.u32	%p198, %r307, %r1;
@%p198 bra BB103_403;

BB103_402:
cvt.u64.u32	%rd753, %r307;
add.s64 %rd754, %rd753, %rd419;
shl.b64 %rd755, %rd754, 3;
add.s64 %rd756, %rd282, %rd755;
shl.b64 %rd757, %rd754, 1;
add.s64 %rd758, %rd281, %rd757;
mul.wide.u32 %rd759, %r307, 16;
add.s64 %rd761, %rd463, %rd759;
ld.shared.u64 %rd762, [%rd761];
st.global.u64 [%rd756], %rd762;
ld.shared.u16 %rs165, [%rd761+8];
st.global.u16 [%rd758], %rs165;
add.s32 %r307, %r307, 256;
setp.lt.u32	%p199, %r307, %r1;
@%p199 bra BB103_402;

BB103_403:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot104[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<109>;
.reg .b16 %rs<181>;
.reg .b32 %r<136>;
.reg .b64 %rd<523>;


mov.u64 %rd522, __local_depot104;
cvta.local.u64 %SP, %rd522;
ld.param.u64 %rd207, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0+48];
ld.param.u64 %rd206, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0+24];
ld.param.u32 %r34, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0];
ld.param.u64 %rd208, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0+56];
ld.param.u64 %rd209, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0+64];
ld.param.u64 %rd205, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0+32];
ld.param.u64 %rd204, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0+16];
ld.param.u64 %rd203, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIjNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd203;
cvta.to.global.u64 %rd2, %rd204;
cvta.to.global.u64 %rd210, %rd205;
cvta.to.global.u64 %rd3, %rd209;
mov.u32 %r36, %ctaid.x;
cvt.u64.u32	%rd211, %r36;
mul.lo.s64 %rd4, %rd211, %rd208;
mul.wide.u32 %rd212, %r36, 4;
add.s64 %rd213, %rd210, %rd212;
neg.s32 %r37, %r34;
and.b32 %r1, %r36, %r37;
shr.s32 %r2, %r34, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd213];
ld.global.u32 %r38, [%rd213+4];
add.s32 %r39, %r3, %r38;
min.s32 %r132, %r39, %r5;
add.s32 %r40, %r36, %r2;
mul.lo.s32 %r41, %r40, 1792;
sub.s32 %r42, %r41, %r4;
min.s32 %r7, %r42, %r5;
add.s32 %r43, %r41, 1792;
sub.s32 %r44, %r43, %r38;
min.s32 %r131, %r44, %r5;
add.s32 %r45, %r34, -1;
and.b32 %r46, %r36, %r45;
setp.ne.s32	%p15, %r45, %r46;
@%p15 bra BB104_2;

add.s32 %r47, %r1, %r2;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r132, %r48, %r5;
mad.lo.s32 %r49, %r2, 2, %r1;
mul.lo.s32 %r50, %r49, 1792;
min.s32 %r131, %r50, %r5;

BB104_2:
add.s32 %r51, %r3, %r4;
sub.s32 %r13, %r131, %r7;
sub.s32 %r14, %r132, %r51;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r135, %tid.x;
cvt.u64.u32	%rd214, %r135;
cvt.u64.u32	%rd215, %r51;
add.s64 %rd216, %rd214, %rd215;
shl.b64 %rd217, %rd216, 3;
add.s64 %rd5, %rd1, %rd217;
shl.b64 %rd218, %rd216, 1;
add.s64 %rd6, %rd2, %rd218;
@%p16 bra BB104_17;
bra.uni BB104_3;

BB104_17:
ld.global.u64 %rd414, [%rd5];
ld.global.u16 %rs137, [%rd6];
ld.global.u64 %rd415, [%rd5+2048];
ld.global.u16 %rs139, [%rd6+512];
ld.global.u64 %rd417, [%rd5+4096];
ld.global.u16 %rs140, [%rd6+1024];
ld.global.u64 %rd418, [%rd5+6144];
ld.global.u16 %rs142, [%rd6+1536];
ld.global.u64 %rd420, [%rd5+8192];
ld.global.u16 %rs143, [%rd6+2048];
ld.global.u64 %rd419, [%rd5+10240];
ld.global.u16 %rs141, [%rd6+2560];
ld.global.u64 %rd416, [%rd5+12288];
ld.global.u16 %rs138, [%rd6+3072];
bra.uni BB104_18;

BB104_3:
mov.u64 %rd219, 0;
mov.u16 %rs62, 0;
setp.ge.u32	%p17, %r135, %r14;
mov.u16 %rs149, %rs62;
mov.u64 %rd426, %rd219;
@%p17 bra BB104_5;

ld.global.u64 %rd7, [%rd5];
ld.global.u16 %rs1, [%rd6];
mov.u16 %rs149, %rs1;
mov.u64 %rd426, %rd7;

BB104_5:
mov.u64 %rd402, %rd426;
mov.u64 %rd414, %rd402;
mov.u16 %rs125, %rs149;
mov.u16 %rs137, %rs125;
add.s32 %r52, %r135, 256;
setp.ge.u32	%p18, %r52, %r14;
mov.u16 %rs148, %rs62;
mov.u64 %rd425, %rd219;
@%p18 bra BB104_7;

ld.global.u64 %rd425, [%rd5+2048];
ld.global.u16 %rs148, [%rd6+512];

BB104_7:
mov.u64 %rd415, %rd425;
mov.u16 %rs139, %rs148;
add.s32 %r53, %r135, 512;
setp.ge.u32	%p19, %r53, %r14;
mov.u16 %rs147, %rs62;
mov.u64 %rd424, %rd219;
@%p19 bra BB104_9;

ld.global.u64 %rd424, [%rd5+4096];
ld.global.u16 %rs147, [%rd6+1024];

BB104_9:
mov.u64 %rd417, %rd424;
mov.u16 %rs140, %rs147;
add.s32 %r54, %r135, 768;
setp.ge.u32	%p20, %r54, %r14;
mov.u16 %rs146, %rs62;
mov.u64 %rd423, %rd219;
@%p20 bra BB104_11;

ld.global.u64 %rd423, [%rd5+6144];
ld.global.u16 %rs146, [%rd6+1536];

BB104_11:
mov.u64 %rd418, %rd423;
mov.u16 %rs142, %rs146;
add.s32 %r55, %r135, 1024;
setp.ge.u32	%p21, %r55, %r14;
mov.u16 %rs145, %rs62;
mov.u64 %rd422, %rd219;
@%p21 bra BB104_13;

ld.global.u64 %rd422, [%rd5+8192];
ld.global.u16 %rs145, [%rd6+2048];

BB104_13:
mov.u64 %rd420, %rd422;
mov.u16 %rs143, %rs145;
add.s32 %r56, %r135, 1280;
setp.ge.u32	%p22, %r56, %r14;
mov.u16 %rs144, %rs62;
mov.u64 %rd421, %rd219;
@%p22 bra BB104_15;

ld.global.u64 %rd421, [%rd5+10240];
ld.global.u16 %rs144, [%rd6+2560];

BB104_15:
mov.u64 %rd419, %rd421;
mov.u16 %rs141, %rs144;
add.s32 %r57, %r135, 1536;
setp.ge.u32	%p23, %r57, %r14;
mov.u16 %rs138, %rs62;
mov.u64 %rd416, %rd219;
@%p23 bra BB104_18;

ld.global.u64 %rd416, [%rd5+12288];
ld.global.u16 %rs138, [%rd6+3072];

BB104_18:
add.s64 %rd227, %rd214, %rd4;
shl.b64 %rd228, %rd227, 4;
add.s64 %rd34, %rd3, %rd228;
@%p16 bra BB104_33;
bra.uni BB104_19;

BB104_33:
st.global.u64 [%rd34], %rd414;
st.global.u64 [%rd34+4096], %rd415;
st.global.u64 [%rd34+8192], %rd417;
st.global.u64 [%rd34+12288], %rd418;
st.global.u64 [%rd34+16384], %rd420;
st.global.u64 [%rd34+20480], %rd419;
st.global.u64 [%rd34+24576], %rd416;
st.global.u16 [%rd34+8], %rs137;
st.global.u16 [%rd34+4104], %rs139;
st.global.u16 [%rd34+8200], %rs140;
st.global.u16 [%rd34+12296], %rs142;
st.global.u16 [%rd34+16392], %rs143;
st.global.u16 [%rd34+20488], %rs141;
bra.uni BB104_34;

BB104_19:
setp.ge.u32	%p25, %r135, %r14;
@%p25 bra BB104_21;

st.global.u64 [%rd34], %rd414;
st.global.u16 [%rd34+8], %rs137;

BB104_21:
add.s32 %r58, %r135, 256;
setp.ge.u32	%p26, %r58, %r14;
@%p26 bra BB104_23;

st.global.u64 [%rd34+4096], %rd415;
st.global.u16 [%rd34+4104], %rs139;

BB104_23:
add.s32 %r59, %r135, 512;
setp.ge.u32	%p27, %r59, %r14;
@%p27 bra BB104_25;

st.global.u64 [%rd34+8192], %rd417;
st.global.u16 [%rd34+8200], %rs140;

BB104_25:
add.s32 %r60, %r135, 768;
setp.ge.u32	%p28, %r60, %r14;
@%p28 bra BB104_27;

st.global.u64 [%rd34+12288], %rd418;
st.global.u16 [%rd34+12296], %rs142;

BB104_27:
add.s32 %r61, %r135, 1024;
setp.ge.u32	%p29, %r61, %r14;
@%p29 bra BB104_29;

st.global.u64 [%rd34+16384], %rd420;
st.global.u16 [%rd34+16392], %rs143;

BB104_29:
add.s32 %r62, %r135, 1280;
setp.ge.u32	%p30, %r62, %r14;
@%p30 bra BB104_31;

st.global.u64 [%rd34+20480], %rd419;
st.global.u16 [%rd34+20488], %rs141;

BB104_31:
add.s32 %r63, %r135, 1536;
setp.ge.u32	%p31, %r63, %r14;
@%p31 bra BB104_35;

st.global.u64 [%rd34+24576], %rd416;

BB104_34:
st.global.u16 [%rd34+24584], %rs138;

BB104_35:
cvt.u64.u32	%rd229, %r7;
cvt.u64.u32	%rd35, %r14;
add.s64 %rd36, %rd35, %rd4;
add.s64 %rd231, %rd214, %rd229;
shl.b64 %rd232, %rd231, 3;
add.s64 %rd37, %rd1, %rd232;
shl.b64 %rd233, %rd231, 1;
add.s64 %rd38, %rd2, %rd233;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB104_50;
bra.uni BB104_36;

BB104_50:
ld.global.u64 %rd445, [%rd37];
ld.global.u16 %rs168, [%rd38];
ld.global.u64 %rd446, [%rd37+2048];
ld.global.u16 %rs170, [%rd38+512];
ld.global.u64 %rd448, [%rd37+4096];
ld.global.u16 %rs171, [%rd38+1024];
ld.global.u64 %rd449, [%rd37+6144];
ld.global.u16 %rs173, [%rd38+1536];
ld.global.u64 %rd451, [%rd37+8192];
ld.global.u16 %rs174, [%rd38+2048];
ld.global.u64 %rd450, [%rd37+10240];
ld.global.u16 %rs172, [%rd38+2560];
ld.global.u64 %rd447, [%rd37+12288];
ld.global.u16 %rs169, [%rd38+3072];
bra.uni BB104_51;

BB104_36:
mov.u64 %rd234, 0;
mov.u16 %rs69, 0;
setp.ge.u32	%p33, %r135, %r13;
mov.u16 %rs180, %rs69;
mov.u64 %rd457, %rd234;
@%p33 bra BB104_38;

ld.global.u64 %rd39, [%rd37];
ld.global.u16 %rs28, [%rd38];
mov.u16 %rs180, %rs28;
mov.u64 %rd457, %rd39;

BB104_38:
mov.u64 %rd433, %rd457;
mov.u64 %rd445, %rd433;
mov.u16 %rs156, %rs180;
mov.u16 %rs168, %rs156;
add.s32 %r64, %r135, 256;
setp.ge.u32	%p34, %r64, %r13;
mov.u16 %rs179, %rs69;
mov.u64 %rd456, %rd234;
@%p34 bra BB104_40;

ld.global.u64 %rd456, [%rd37+2048];
ld.global.u16 %rs179, [%rd38+512];

BB104_40:
mov.u64 %rd446, %rd456;
mov.u16 %rs170, %rs179;
add.s32 %r65, %r135, 512;
setp.ge.u32	%p35, %r65, %r13;
mov.u16 %rs178, %rs69;
mov.u64 %rd455, %rd234;
@%p35 bra BB104_42;

ld.global.u64 %rd455, [%rd37+4096];
ld.global.u16 %rs178, [%rd38+1024];

BB104_42:
mov.u64 %rd448, %rd455;
mov.u16 %rs171, %rs178;
add.s32 %r66, %r135, 768;
setp.ge.u32	%p36, %r66, %r13;
mov.u16 %rs177, %rs69;
mov.u64 %rd454, %rd234;
@%p36 bra BB104_44;

ld.global.u64 %rd454, [%rd37+6144];
ld.global.u16 %rs177, [%rd38+1536];

BB104_44:
mov.u64 %rd449, %rd454;
mov.u16 %rs173, %rs177;
add.s32 %r67, %r135, 1024;
setp.ge.u32	%p37, %r67, %r13;
mov.u16 %rs176, %rs69;
mov.u64 %rd453, %rd234;
@%p37 bra BB104_46;

ld.global.u64 %rd453, [%rd37+8192];
ld.global.u16 %rs176, [%rd38+2048];

BB104_46:
mov.u64 %rd451, %rd453;
mov.u16 %rs174, %rs176;
add.s32 %r68, %r135, 1280;
setp.ge.u32	%p38, %r68, %r13;
mov.u16 %rs175, %rs69;
mov.u64 %rd452, %rd234;
@%p38 bra BB104_48;

ld.global.u64 %rd452, [%rd37+10240];
ld.global.u16 %rs175, [%rd38+2560];

BB104_48:
mov.u64 %rd450, %rd452;
mov.u16 %rs172, %rs175;
add.s32 %r69, %r135, 1536;
setp.ge.u32	%p39, %r69, %r13;
mov.u16 %rs169, %rs69;
mov.u64 %rd447, %rd234;
@%p39 bra BB104_51;

ld.global.u64 %rd447, [%rd37+12288];
ld.global.u16 %rs169, [%rd38+3072];

BB104_51:
add.s64 %rd242, %rd214, %rd36;
shl.b64 %rd243, %rd242, 4;
add.s64 %rd66, %rd3, %rd243;
@%p32 bra BB104_66;
bra.uni BB104_52;

BB104_66:
st.global.u64 [%rd66], %rd445;
st.global.u64 [%rd66+4096], %rd446;
st.global.u64 [%rd66+8192], %rd448;
st.global.u64 [%rd66+12288], %rd449;
st.global.u64 [%rd66+16384], %rd451;
st.global.u64 [%rd66+20480], %rd450;
st.global.u64 [%rd66+24576], %rd447;
st.global.u16 [%rd66+8], %rs168;
st.global.u16 [%rd66+4104], %rs170;
st.global.u16 [%rd66+8200], %rs171;
st.global.u16 [%rd66+12296], %rs173;
st.global.u16 [%rd66+16392], %rs174;
st.global.u16 [%rd66+20488], %rs172;
bra.uni BB104_67;

BB104_52:
setp.ge.u32	%p41, %r135, %r13;
@%p41 bra BB104_54;

st.global.u64 [%rd66], %rd445;
st.global.u16 [%rd66+8], %rs168;

BB104_54:
add.s32 %r70, %r135, 256;
setp.ge.u32	%p42, %r70, %r13;
@%p42 bra BB104_56;

st.global.u64 [%rd66+4096], %rd446;
st.global.u16 [%rd66+4104], %rs170;

BB104_56:
add.s32 %r71, %r135, 512;
setp.ge.u32	%p43, %r71, %r13;
@%p43 bra BB104_58;

st.global.u64 [%rd66+8192], %rd448;
st.global.u16 [%rd66+8200], %rs171;

BB104_58:
add.s32 %r72, %r135, 768;
setp.ge.u32	%p44, %r72, %r13;
@%p44 bra BB104_60;

st.global.u64 [%rd66+12288], %rd449;
st.global.u16 [%rd66+12296], %rs173;

BB104_60:
add.s32 %r73, %r135, 1024;
setp.ge.u32	%p45, %r73, %r13;
@%p45 bra BB104_62;

st.global.u64 [%rd66+16384], %rd451;
st.global.u16 [%rd66+16392], %rs174;

BB104_62:
add.s32 %r74, %r135, 1280;
setp.ge.u32	%p46, %r74, %r13;
@%p46 bra BB104_64;

st.global.u64 [%rd66+20480], %rd450;
st.global.u16 [%rd66+20488], %rs172;

BB104_64:
add.s32 %r75, %r135, 1536;
setp.ge.u32	%p47, %r75, %r13;
@%p47 bra BB104_68;

st.global.u64 [%rd66+24576], %rd447;

BB104_67:
st.global.u16 [%rd66+24584], %rs169;

BB104_68:
bar.sync 0;
mul.lo.s32 %r20, %r135, 7;
add.s32 %r21, %r14, %r13;
min.u32 %r22, %r20, %r21;
setp.lt.u32	%p48, %r22, %r13;
sub.s32 %r76, %r22, %r13;
selp.b32	%r134, 0, %r76, %p48;
min.u32 %r133, %r14, %r22;
setp.ge.u32	%p49, %r134, %r133;
@%p49 bra BB104_77;

add.s32 %r25, %r22, -1;

BB104_70:
add.s32 %r77, %r133, %r134;
shr.u32 %r28, %r77, 1;
sub.s32 %r78, %r25, %r28;
cvt.u64.u32	%rd244, %r78;
add.s64 %rd245, %rd244, %rd36;
shl.b64 %rd246, %rd245, 4;
add.s64 %rd247, %rd3, %rd246;
ld.global.u64 %rd68, [%rd247];
or.b64 %rd248, %rd68, %rd207;
and.b64 %rd249, %rd248, -4294967296;
setp.eq.s64	%p50, %rd249, 0;
@%p50 bra BB104_72;
bra.uni BB104_71;

BB104_72:
cvt.u32.u64	%r79, %rd207;
cvt.u32.u64	%r80, %rd68;
div.u32 %r81, %r80, %r79;
cvt.u64.u32	%rd458, %r81;
bra.uni BB104_73;

BB104_71:
div.s64 %rd458, %rd68, %rd207;

BB104_73:
cvt.u64.u32	%rd250, %r28;
add.s64 %rd251, %rd250, %rd4;
shl.b64 %rd252, %rd251, 4;
add.s64 %rd253, %rd3, %rd252;
ld.global.u64 %rd72, [%rd253];
or.b64 %rd254, %rd72, %rd207;
and.b64 %rd255, %rd254, -4294967296;
setp.eq.s64	%p51, %rd255, 0;
@%p51 bra BB104_75;
bra.uni BB104_74;

BB104_75:
cvt.u32.u64	%r82, %rd207;
cvt.u32.u64	%r83, %rd72;
div.u32 %r84, %r83, %r82;
cvt.u64.u32	%rd459, %r84;
bra.uni BB104_76;

BB104_74:
div.s64 %rd459, %rd72, %rd207;

BB104_76:
add.s32 %r85, %r28, 1;
setp.lt.s64	%p52, %rd458, %rd459;
selp.b32	%r134, %r134, %r85, %p52;
selp.b32	%r133, %r28, %r133, %p52;
setp.lt.u32	%p53, %r134, %r133;
@%p53 bra BB104_70;

BB104_77:
cvt.u64.u32	%rd257, %r134;
add.s64 %rd76, %rd257, %rd4;
shl.b64 %rd258, %rd76, 4;
add.s64 %rd77, %rd3, %rd258;
shl.b64 %rd259, %rd36, 4;
add.s64 %rd78, %rd3, %rd259;
sub.s32 %r86, %r22, %r134;
cvt.u64.u32	%rd260, %r86;
add.s64 %rd79, %rd36, %rd260;
shl.b64 %rd261, %rd79, 4;
add.s64 %rd80, %rd3, %rd261;
cvt.u64.u32	%rd262, %r13;
add.s64 %rd263, %rd262, %rd4;
add.s64 %rd264, %rd263, %rd35;
shl.b64 %rd265, %rd264, 4;
add.s64 %rd81, %rd3, %rd265;
add.u64 %rd266, %SP, 0;
cvta.to.local.u64 %rd82, %rd266;
mov.u64 %rd460, 0;
mov.pred %p54, 0;
@%p54 bra BB104_79;

BB104_78:
add.s64 %rd267, %rd82, %rd460;
mov.u16 %rs76, 0;
st.local.u8 [%rd267], %rs76;
add.s64 %rd460, %rd460, 1;
setp.lt.u64	%p55, %rd460, 16;
@%p55 bra BB104_78;

BB104_79:
ld.global.u64 %rd269, [%rd77];
ld.global.u16 %rs77, [%rd77+8];
ld.global.v2.u8 {%rs78, %rs79}, [%rd77+10];
ld.global.v4.u8 {%rs80, %rs81, %rs82, %rs83}, [%rd77+12];
st.local.v4.u8 [%rd82+12], {%rs80, %rs81, %rs82, %rs83};
st.local.v2.u8 [%rd82+10], {%rs78, %rs79};
st.local.u16 [%rd82+8], %rs77;
st.local.u64 [%rd82], %rd269;
add.u64 %rd272, %SP, 16;
cvta.to.local.u64 %rd85, %rd272;
mov.u64 %rd461, 0;
@%p54 bra BB104_81;

BB104_80:
add.s64 %rd273, %rd85, %rd461;
mov.u16 %rs90, 0;
st.local.u8 [%rd273], %rs90;
add.s64 %rd461, %rd461, 1;
setp.lt.u64	%p57, %rd461, 16;
@%p57 bra BB104_80;

BB104_81:
ld.global.u64 %rd274, [%rd80];
ld.global.u16 %rs91, [%rd80+8];
ld.global.v2.u8 {%rs92, %rs93}, [%rd80+10];
ld.global.v4.u8 {%rs94, %rs95, %rs96, %rs97}, [%rd80+12];
st.local.v4.u8 [%rd85+12], {%rs94, %rs95, %rs96, %rs97};
st.local.v2.u8 [%rd85+10], {%rs92, %rs93};
st.local.u16 [%rd85+8], %rs91;
st.local.u64 [%rd85], %rd274;
mov.pred %p102, -1;
setp.ge.u64	%p59, %rd80, %rd81;
@%p59 bra BB104_90;

mov.pred %p102, 0;
setp.ge.u64	%p61, %rd77, %rd78;
@%p61 bra BB104_90;

ld.local.u64 %rd88, [%rd85];
or.b64 %rd279, %rd88, %rd207;
and.b64 %rd280, %rd279, -4294967296;
setp.eq.s64	%p62, %rd280, 0;
@%p62 bra BB104_85;

div.s64 %rd462, %rd88, %rd207;
bra.uni BB104_86;

BB104_85:
cvt.u32.u64	%r87, %rd207;
cvt.u32.u64	%r88, %rd88;
div.u32 %r89, %r88, %r87;
cvt.u64.u32	%rd462, %r89;

BB104_86:
ld.local.u64 %rd92, [%rd82];
or.b64 %rd283, %rd92, %rd207;
and.b64 %rd284, %rd283, -4294967296;
setp.eq.s64	%p63, %rd284, 0;
@%p63 bra BB104_88;

div.s64 %rd463, %rd92, %rd207;
bra.uni BB104_89;

BB104_88:
cvt.u32.u64	%r90, %rd207;
cvt.u32.u64	%r91, %rd92;
div.u32 %r92, %r91, %r90;
cvt.u64.u32	%rd463, %r92;

BB104_89:
setp.ge.s64	%p102, %rd462, %rd463;

BB104_90:
selp.b64	%rd287, %rd82, %rd85, %p102;
ld.local.u64 %rd96, [%rd287];
ld.local.u16 %rs55, [%rd287+8];
@%p102 bra BB104_92;
bra.uni BB104_91;

BB104_92:
add.s64 %rd292, %rd258, %rd3;
add.s64 %rd101, %rd292, 16;
mov.u64 %rd518, %rd101;
ld.global.u64 %rd293, [%rd77+16];
st.local.u64 [%rd82], %rd293;
ld.global.u16 %rs105, [%rd77+24];
st.local.u16 [%rd82+8], %rs105;
mov.u64 %rd495, %rd80;
mov.u64 %rd496, %rd80;
mov.u64 %rd519, %rd101;
bra.uni BB104_93;

BB104_91:
add.s64 %rd289, %rd261, %rd3;
add.s64 %rd99, %rd289, 16;
mov.u64 %rd495, %rd99;
ld.global.u64 %rd290, [%rd80+16];
st.local.u64 [%rd85], %rd290;
ld.global.u16 %rs104, [%rd80+24];
st.local.u16 [%rd85+8], %rs104;
mov.u64 %rd496, %rd99;
mov.u64 %rd518, %rd77;
mov.u64 %rd519, %rd77;

BB104_93:
mov.u64 %rd106, %rd518;
mov.u64 %rd517, %rd519;
mov.u64 %rd104, %rd495;
mov.u64 %rd494, %rd496;
mov.pred %p103, -1;
setp.ge.u64	%p65, %rd494, %rd81;
@%p65 bra BB104_102;

mov.pred %p103, 0;
setp.ge.u64	%p67, %rd517, %rd78;
@%p67 bra BB104_102;

ld.local.u64 %rd107, [%rd85];
or.b64 %rd296, %rd107, %rd207;
and.b64 %rd297, %rd296, -4294967296;
setp.eq.s64	%p68, %rd297, 0;
@%p68 bra BB104_97;

div.s64 %rd464, %rd107, %rd207;
bra.uni BB104_98;

BB104_97:
cvt.u32.u64	%r93, %rd207;
cvt.u32.u64	%r94, %rd107;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd464, %r95;

BB104_98:
ld.local.u64 %rd111, [%rd82];
or.b64 %rd300, %rd111, %rd207;
and.b64 %rd301, %rd300, -4294967296;
setp.eq.s64	%p69, %rd301, 0;
@%p69 bra BB104_100;

div.s64 %rd465, %rd111, %rd207;
bra.uni BB104_101;

BB104_100:
cvt.u32.u64	%r96, %rd207;
cvt.u32.u64	%r97, %rd111;
div.u32 %r98, %r97, %r96;
cvt.u64.u32	%rd465, %r98;

BB104_101:
setp.ge.s64	%p103, %rd464, %rd465;

BB104_102:
selp.b64	%rd306, %rd82, %rd85, %p103;
ld.local.u64 %rd115, [%rd306];
ld.local.u16 %rs56, [%rd306+8];
@%p103 bra BB104_104;
bra.uni BB104_103;

BB104_104:
add.s64 %rd517, %rd517, 16;
add.s64 %rd119, %rd106, 16;
ld.global.u64 %rd308, [%rd106+16];
st.local.u64 [%rd82], %rd308;
ld.global.u16 %rs107, [%rd106+24];
st.local.u16 [%rd82+8], %rs107;
mov.u64 %rd493, %rd104;
mov.u64 %rd516, %rd119;
bra.uni BB104_105;

BB104_103:
add.s64 %rd494, %rd494, 16;
add.s64 %rd117, %rd104, 16;
ld.global.u64 %rd307, [%rd104+16];
st.local.u64 [%rd85], %rd307;
ld.global.u16 %rs106, [%rd104+24];
st.local.u16 [%rd85+8], %rs106;
mov.u64 %rd493, %rd117;
mov.u64 %rd516, %rd106;

BB104_105:
mov.u64 %rd123, %rd516;
mov.u64 %rd515, %rd517;
mov.u64 %rd121, %rd493;
mov.u64 %rd492, %rd494;
mov.pred %p104, -1;
setp.ge.u64	%p71, %rd492, %rd81;
@%p71 bra BB104_114;

mov.pred %p104, 0;
setp.ge.u64	%p73, %rd515, %rd78;
@%p73 bra BB104_114;

ld.local.u64 %rd124, [%rd85];
or.b64 %rd311, %rd124, %rd207;
and.b64 %rd312, %rd311, -4294967296;
setp.eq.s64	%p74, %rd312, 0;
@%p74 bra BB104_109;

div.s64 %rd466, %rd124, %rd207;
bra.uni BB104_110;

BB104_109:
cvt.u32.u64	%r99, %rd207;
cvt.u32.u64	%r100, %rd124;
div.u32 %r101, %r100, %r99;
cvt.u64.u32	%rd466, %r101;

BB104_110:
ld.local.u64 %rd128, [%rd82];
or.b64 %rd315, %rd128, %rd207;
and.b64 %rd316, %rd315, -4294967296;
setp.eq.s64	%p75, %rd316, 0;
@%p75 bra BB104_112;

div.s64 %rd467, %rd128, %rd207;
bra.uni BB104_113;

BB104_112:
cvt.u32.u64	%r102, %rd207;
cvt.u32.u64	%r103, %rd128;
div.u32 %r104, %r103, %r102;
cvt.u64.u32	%rd467, %r104;

BB104_113:
setp.ge.s64	%p104, %rd466, %rd467;

BB104_114:
selp.b64	%rd321, %rd82, %rd85, %p104;
ld.local.u64 %rd132, [%rd321];
ld.local.u16 %rs57, [%rd321+8];
@%p104 bra BB104_116;
bra.uni BB104_115;

BB104_116:
add.s64 %rd515, %rd515, 16;
add.s64 %rd136, %rd123, 16;
ld.global.u64 %rd323, [%rd123+16];
st.local.u64 [%rd82], %rd323;
ld.global.u16 %rs109, [%rd123+24];
st.local.u16 [%rd82+8], %rs109;
mov.u64 %rd491, %rd121;
mov.u64 %rd514, %rd136;
bra.uni BB104_117;

BB104_115:
add.s64 %rd492, %rd492, 16;
add.s64 %rd134, %rd121, 16;
ld.global.u64 %rd322, [%rd121+16];
st.local.u64 [%rd85], %rd322;
ld.global.u16 %rs108, [%rd121+24];
st.local.u16 [%rd85+8], %rs108;
mov.u64 %rd491, %rd134;
mov.u64 %rd514, %rd123;

BB104_117:
mov.u64 %rd140, %rd514;
mov.u64 %rd513, %rd515;
mov.u64 %rd138, %rd491;
mov.u64 %rd490, %rd492;
mov.pred %p105, -1;
setp.ge.u64	%p77, %rd490, %rd81;
@%p77 bra BB104_126;

mov.pred %p105, 0;
setp.ge.u64	%p79, %rd513, %rd78;
@%p79 bra BB104_126;

ld.local.u64 %rd141, [%rd85];
or.b64 %rd326, %rd141, %rd207;
and.b64 %rd327, %rd326, -4294967296;
setp.eq.s64	%p80, %rd327, 0;
@%p80 bra BB104_121;

div.s64 %rd468, %rd141, %rd207;
bra.uni BB104_122;

BB104_121:
cvt.u32.u64	%r105, %rd207;
cvt.u32.u64	%r106, %rd141;
div.u32 %r107, %r106, %r105;
cvt.u64.u32	%rd468, %r107;

BB104_122:
ld.local.u64 %rd145, [%rd82];
or.b64 %rd330, %rd145, %rd207;
and.b64 %rd331, %rd330, -4294967296;
setp.eq.s64	%p81, %rd331, 0;
@%p81 bra BB104_124;

div.s64 %rd469, %rd145, %rd207;
bra.uni BB104_125;

BB104_124:
cvt.u32.u64	%r108, %rd207;
cvt.u32.u64	%r109, %rd145;
div.u32 %r110, %r109, %r108;
cvt.u64.u32	%rd469, %r110;

BB104_125:
setp.ge.s64	%p105, %rd468, %rd469;

BB104_126:
selp.b64	%rd336, %rd82, %rd85, %p105;
ld.local.u64 %rd149, [%rd336];
ld.local.u16 %rs58, [%rd336+8];
@%p105 bra BB104_128;
bra.uni BB104_127;

BB104_128:
add.s64 %rd513, %rd513, 16;
add.s64 %rd153, %rd140, 16;
ld.global.u64 %rd338, [%rd140+16];
st.local.u64 [%rd82], %rd338;
ld.global.u16 %rs111, [%rd140+24];
st.local.u16 [%rd82+8], %rs111;
mov.u64 %rd489, %rd138;
mov.u64 %rd512, %rd153;
bra.uni BB104_129;

BB104_127:
add.s64 %rd490, %rd490, 16;
add.s64 %rd151, %rd138, 16;
ld.global.u64 %rd337, [%rd138+16];
st.local.u64 [%rd85], %rd337;
ld.global.u16 %rs110, [%rd138+24];
st.local.u16 [%rd85+8], %rs110;
mov.u64 %rd489, %rd151;
mov.u64 %rd512, %rd140;

BB104_129:
mov.u64 %rd157, %rd512;
mov.u64 %rd511, %rd513;
mov.u64 %rd155, %rd489;
mov.u64 %rd488, %rd490;
mov.pred %p106, -1;
setp.ge.u64	%p83, %rd488, %rd81;
@%p83 bra BB104_138;

mov.pred %p106, 0;
setp.ge.u64	%p85, %rd511, %rd78;
@%p85 bra BB104_138;

ld.local.u64 %rd158, [%rd85];
or.b64 %rd341, %rd158, %rd207;
and.b64 %rd342, %rd341, -4294967296;
setp.eq.s64	%p86, %rd342, 0;
@%p86 bra BB104_133;

div.s64 %rd470, %rd158, %rd207;
bra.uni BB104_134;

BB104_133:
cvt.u32.u64	%r111, %rd207;
cvt.u32.u64	%r112, %rd158;
div.u32 %r113, %r112, %r111;
cvt.u64.u32	%rd470, %r113;

BB104_134:
ld.local.u64 %rd162, [%rd82];
or.b64 %rd345, %rd162, %rd207;
and.b64 %rd346, %rd345, -4294967296;
setp.eq.s64	%p87, %rd346, 0;
@%p87 bra BB104_136;

div.s64 %rd471, %rd162, %rd207;
bra.uni BB104_137;

BB104_136:
cvt.u32.u64	%r114, %rd207;
cvt.u32.u64	%r115, %rd162;
div.u32 %r116, %r115, %r114;
cvt.u64.u32	%rd471, %r116;

BB104_137:
setp.ge.s64	%p106, %rd470, %rd471;

BB104_138:
selp.b64	%rd351, %rd82, %rd85, %p106;
ld.local.u64 %rd166, [%rd351];
ld.local.u16 %rs59, [%rd351+8];
@%p106 bra BB104_140;
bra.uni BB104_139;

BB104_140:
add.s64 %rd511, %rd511, 16;
add.s64 %rd170, %rd157, 16;
ld.global.u64 %rd353, [%rd157+16];
st.local.u64 [%rd82], %rd353;
ld.global.u16 %rs113, [%rd157+24];
st.local.u16 [%rd82+8], %rs113;
mov.u64 %rd487, %rd155;
mov.u64 %rd510, %rd170;
bra.uni BB104_141;

BB104_139:
add.s64 %rd488, %rd488, 16;
add.s64 %rd168, %rd155, 16;
ld.global.u64 %rd352, [%rd155+16];
st.local.u64 [%rd85], %rd352;
ld.global.u16 %rs112, [%rd155+24];
st.local.u16 [%rd85+8], %rs112;
mov.u64 %rd487, %rd168;
mov.u64 %rd510, %rd157;

BB104_141:
mov.u64 %rd174, %rd510;
mov.u64 %rd509, %rd511;
mov.u64 %rd172, %rd487;
mov.u64 %rd486, %rd488;
mov.pred %p107, -1;
setp.ge.u64	%p89, %rd486, %rd81;
@%p89 bra BB104_150;

mov.pred %p107, 0;
setp.ge.u64	%p91, %rd509, %rd78;
@%p91 bra BB104_150;

ld.local.u64 %rd175, [%rd85];
or.b64 %rd356, %rd175, %rd207;
and.b64 %rd357, %rd356, -4294967296;
setp.eq.s64	%p92, %rd357, 0;
@%p92 bra BB104_145;

div.s64 %rd472, %rd175, %rd207;
bra.uni BB104_146;

BB104_145:
cvt.u32.u64	%r117, %rd207;
cvt.u32.u64	%r118, %rd175;
div.u32 %r119, %r118, %r117;
cvt.u64.u32	%rd472, %r119;

BB104_146:
ld.local.u64 %rd179, [%rd82];
or.b64 %rd360, %rd179, %rd207;
and.b64 %rd361, %rd360, -4294967296;
setp.eq.s64	%p93, %rd361, 0;
@%p93 bra BB104_148;

div.s64 %rd473, %rd179, %rd207;
bra.uni BB104_149;

BB104_148:
cvt.u32.u64	%r120, %rd207;
cvt.u32.u64	%r121, %rd179;
div.u32 %r122, %r121, %r120;
cvt.u64.u32	%rd473, %r122;

BB104_149:
setp.ge.s64	%p107, %rd472, %rd473;

BB104_150:
selp.b64	%rd366, %rd82, %rd85, %p107;
ld.local.u64 %rd183, [%rd366];
ld.local.u16 %rs60, [%rd366+8];
@%p107 bra BB104_152;
bra.uni BB104_151;

BB104_152:
add.s64 %rd509, %rd509, 16;
add.s64 %rd187, %rd174, 16;
ld.global.u64 %rd368, [%rd174+16];
st.local.u64 [%rd82], %rd368;
ld.global.u16 %rs115, [%rd174+24];
st.local.u16 [%rd82+8], %rs115;
mov.u64 %rd485, %rd172;
mov.u64 %rd508, %rd187;
bra.uni BB104_153;

BB104_151:
add.s64 %rd486, %rd486, 16;
add.s64 %rd185, %rd172, 16;
ld.global.u64 %rd367, [%rd172+16];
st.local.u64 [%rd85], %rd367;
ld.global.u16 %rs114, [%rd172+24];
st.local.u16 [%rd85+8], %rs114;
mov.u64 %rd485, %rd185;
mov.u64 %rd508, %rd174;

BB104_153:
mov.pred %p94, -1;
setp.ge.u64	%p95, %rd486, %rd81;
mov.pred %p108, %p94;
@%p95 bra BB104_162;

setp.ge.u64	%p97, %rd509, %rd78;
mov.pred %p108, %p54;
@%p97 bra BB104_162;

ld.local.u64 %rd192, [%rd85];
or.b64 %rd371, %rd192, %rd207;
and.b64 %rd372, %rd371, -4294967296;
setp.eq.s64	%p98, %rd372, 0;
@%p98 bra BB104_157;

div.s64 %rd520, %rd192, %rd207;
bra.uni BB104_158;

BB104_157:
cvt.u32.u64	%r123, %rd207;
cvt.u32.u64	%r124, %rd192;
div.u32 %r125, %r124, %r123;
cvt.u64.u32	%rd520, %r125;

BB104_158:
ld.local.u64 %rd196, [%rd82];
or.b64 %rd375, %rd196, %rd207;
and.b64 %rd376, %rd375, -4294967296;
setp.eq.s64	%p99, %rd376, 0;
@%p99 bra BB104_160;

div.s64 %rd521, %rd196, %rd207;
bra.uni BB104_161;

BB104_160:
cvt.u32.u64	%r126, %rd207;
cvt.u32.u64	%r127, %rd196;
div.u32 %r128, %r127, %r126;
cvt.u64.u32	%rd521, %r128;

BB104_161:
setp.ge.s64	%p108, %rd520, %rd521;

BB104_162:
selp.b64	%rd381, %rd82, %rd85, %p108;
ld.local.u64 %rd200, [%rd381];
ld.local.u16 %rs61, [%rd381+8];
@%p108 bra BB104_164;
bra.uni BB104_163;

BB104_164:
ld.global.u64 %rd383, [%rd508+16];
st.local.u64 [%rd82], %rd383;
ld.global.u16 %rs117, [%rd508+24];
st.local.u16 [%rd82+8], %rs117;
bra.uni BB104_165;

BB104_163:
ld.global.u64 %rd382, [%rd485+16];
st.local.u64 [%rd85], %rd382;
ld.global.u16 %rs116, [%rd485+24];
st.local.u16 [%rd85+8], %rs116;

BB104_165:
cvta.to.global.u64 %rd201, %rd206;
bar.sync 0;
cvt.u64.u32	%rd384, %r20;
add.s64 %rd385, %rd384, %rd4;
shl.b64 %rd386, %rd385, 4;
add.s64 %rd387, %rd3, %rd386;
st.global.u64 [%rd387], %rd96;
st.global.u64 [%rd387+16], %rd115;
st.global.u64 [%rd387+32], %rd132;
st.global.u64 [%rd387+48], %rd149;
st.global.u64 [%rd387+64], %rd166;
st.global.u64 [%rd387+80], %rd183;
st.global.u64 [%rd387+96], %rd200;
st.global.u16 [%rd387+8], %rs55;
st.global.u16 [%rd387+24], %rs56;
st.global.u16 [%rd387+40], %rs57;
st.global.u16 [%rd387+56], %rs58;
st.global.u16 [%rd387+72], %rs59;
st.global.u16 [%rd387+88], %rs60;
st.global.u16 [%rd387+104], %rs61;
bar.sync 0;
mul.lo.s32 %r130, %r36, 1792;
cvt.u64.u32	%rd202, %r130;
setp.ge.u32	%p100, %r135, %r21;
@%p100 bra BB104_167;

BB104_166:
cvt.u64.u32	%rd388, %r135;
add.s64 %rd389, %rd388, %rd202;
add.s64 %rd390, %rd388, %rd4;
shl.b64 %rd391, %rd390, 4;
add.s64 %rd392, %rd3, %rd391;
ld.global.u64 %rd393, [%rd392];
shl.b64 %rd394, %rd389, 4;
add.s64 %rd395, %rd201, %rd394;
st.global.u64 [%rd395], %rd393;
ld.global.u16 %rs118, [%rd392+8];
st.global.u16 [%rd395+8], %rs118;
add.s32 %r135, %r135, 256;
setp.lt.u32	%p101, %r135, %r21;
@%p101 bra BB104_166;

BB104_167:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot105[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<105>;
.reg .b16 %rs<179>;
.reg .b32 %r<136>;
.reg .b64 %rd<503>;


mov.u64 %rd502, __local_depot105;
cvta.local.u64 %SP, %rd502;
ld.param.u64 %rd200, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0+48];
ld.param.u64 %rd199, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u32 %r34, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd198, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u64 %rd197, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIjNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd196;
cvta.to.global.u64 %rd2, %rd197;
cvta.to.global.u64 %rd201, %rd198;
mov.u32 %r36, %ctaid.x;
mul.wide.u32 %rd202, %r36, 4;
add.s64 %rd203, %rd201, %rd202;
neg.s32 %r37, %r34;
and.b32 %r1, %r36, %r37;
shr.s32 %r2, %r34, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd203];
ld.global.u32 %r38, [%rd203+4];
add.s32 %r39, %r3, %r38;
min.s32 %r132, %r39, %r5;
add.s32 %r40, %r36, %r2;
mul.lo.s32 %r41, %r40, 1792;
sub.s32 %r42, %r41, %r4;
min.s32 %r7, %r42, %r5;
add.s32 %r43, %r41, 1792;
sub.s32 %r44, %r43, %r38;
min.s32 %r131, %r44, %r5;
add.s32 %r45, %r34, -1;
and.b32 %r46, %r36, %r45;
setp.ne.s32	%p15, %r45, %r46;
@%p15 bra BB105_2;

add.s32 %r47, %r1, %r2;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r132, %r48, %r5;
mad.lo.s32 %r49, %r2, 2, %r1;
mul.lo.s32 %r50, %r49, 1792;
min.s32 %r131, %r50, %r5;

BB105_2:
add.s32 %r51, %r3, %r4;
sub.s32 %r13, %r131, %r7;
sub.s32 %r14, %r132, %r51;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r135, %tid.x;
cvt.u64.u32	%rd204, %r135;
cvt.u64.u32	%rd205, %r51;
add.s64 %rd206, %rd204, %rd205;
shl.b64 %rd207, %rd206, 3;
add.s64 %rd3, %rd1, %rd207;
shl.b64 %rd208, %rd206, 1;
add.s64 %rd4, %rd2, %rd208;
@%p16 bra BB105_17;
bra.uni BB105_3;

BB105_17:
ld.global.u64 %rd398, [%rd3];
ld.global.u16 %rs135, [%rd4];
ld.global.u64 %rd399, [%rd3+2048];
ld.global.u16 %rs137, [%rd4+512];
ld.global.u64 %rd401, [%rd3+4096];
ld.global.u16 %rs138, [%rd4+1024];
ld.global.u64 %rd402, [%rd3+6144];
ld.global.u16 %rs140, [%rd4+1536];
ld.global.u64 %rd404, [%rd3+8192];
ld.global.u16 %rs141, [%rd4+2048];
ld.global.u64 %rd403, [%rd3+10240];
ld.global.u16 %rs139, [%rd4+2560];
ld.global.u64 %rd400, [%rd3+12288];
ld.global.u16 %rs136, [%rd4+3072];
bra.uni BB105_18;

BB105_3:
mov.u64 %rd209, 0;
mov.u16 %rs62, 0;
setp.ge.u32	%p17, %r135, %r14;
mov.u16 %rs147, %rs62;
mov.u64 %rd410, %rd209;
@%p17 bra BB105_5;

ld.global.u64 %rd5, [%rd3];
ld.global.u16 %rs1, [%rd4];
mov.u16 %rs147, %rs1;
mov.u64 %rd410, %rd5;

BB105_5:
mov.u64 %rd386, %rd410;
mov.u64 %rd398, %rd386;
mov.u16 %rs123, %rs147;
mov.u16 %rs135, %rs123;
add.s32 %r52, %r135, 256;
setp.ge.u32	%p18, %r52, %r14;
mov.u16 %rs146, %rs62;
mov.u64 %rd409, %rd209;
@%p18 bra BB105_7;

ld.global.u64 %rd409, [%rd3+2048];
ld.global.u16 %rs146, [%rd4+512];

BB105_7:
mov.u64 %rd399, %rd409;
mov.u16 %rs137, %rs146;
add.s32 %r53, %r135, 512;
setp.ge.u32	%p19, %r53, %r14;
mov.u16 %rs145, %rs62;
mov.u64 %rd408, %rd209;
@%p19 bra BB105_9;

ld.global.u64 %rd408, [%rd3+4096];
ld.global.u16 %rs145, [%rd4+1024];

BB105_9:
mov.u64 %rd401, %rd408;
mov.u16 %rs138, %rs145;
add.s32 %r54, %r135, 768;
setp.ge.u32	%p20, %r54, %r14;
mov.u16 %rs144, %rs62;
mov.u64 %rd407, %rd209;
@%p20 bra BB105_11;

ld.global.u64 %rd407, [%rd3+6144];
ld.global.u16 %rs144, [%rd4+1536];

BB105_11:
mov.u64 %rd402, %rd407;
mov.u16 %rs140, %rs144;
add.s32 %r55, %r135, 1024;
setp.ge.u32	%p21, %r55, %r14;
mov.u16 %rs143, %rs62;
mov.u64 %rd406, %rd209;
@%p21 bra BB105_13;

ld.global.u64 %rd406, [%rd3+8192];
ld.global.u16 %rs143, [%rd4+2048];

BB105_13:
mov.u64 %rd404, %rd406;
mov.u16 %rs141, %rs143;
add.s32 %r56, %r135, 1280;
setp.ge.u32	%p22, %r56, %r14;
mov.u16 %rs142, %rs62;
mov.u64 %rd405, %rd209;
@%p22 bra BB105_15;

ld.global.u64 %rd405, [%rd3+10240];
ld.global.u16 %rs142, [%rd4+2560];

BB105_15:
mov.u64 %rd403, %rd405;
mov.u16 %rs139, %rs142;
add.s32 %r57, %r135, 1536;
setp.ge.u32	%p23, %r57, %r14;
mov.u16 %rs136, %rs62;
mov.u64 %rd400, %rd209;
@%p23 bra BB105_18;

ld.global.u64 %rd400, [%rd3+12288];
ld.global.u16 %rs136, [%rd4+3072];

BB105_18:
mul.wide.u32 %rd216, %r135, 16;
mov.u64 %rd217, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd32, %rd217, %rd216;
@%p16 bra BB105_33;
bra.uni BB105_19;

BB105_33:
st.shared.u64 [%rd32], %rd398;
st.shared.u64 [%rd32+4096], %rd399;
st.shared.u64 [%rd32+8192], %rd401;
st.shared.u64 [%rd32+12288], %rd402;
st.shared.u64 [%rd32+16384], %rd404;
st.shared.u64 [%rd32+20480], %rd403;
st.shared.u64 [%rd32+24576], %rd400;
st.shared.u16 [%rd32+8], %rs135;
st.shared.u16 [%rd32+4104], %rs137;
st.shared.u16 [%rd32+8200], %rs138;
st.shared.u16 [%rd32+12296], %rs140;
st.shared.u16 [%rd32+16392], %rs141;
st.shared.u16 [%rd32+20488], %rs139;
bra.uni BB105_34;

BB105_19:
setp.ge.u32	%p25, %r135, %r14;
@%p25 bra BB105_21;

st.shared.u64 [%rd32], %rd398;
st.shared.u16 [%rd32+8], %rs135;

BB105_21:
add.s32 %r58, %r135, 256;
setp.ge.u32	%p26, %r58, %r14;
@%p26 bra BB105_23;

st.shared.u64 [%rd32+4096], %rd399;
st.shared.u16 [%rd32+4104], %rs137;

BB105_23:
add.s32 %r59, %r135, 512;
setp.ge.u32	%p27, %r59, %r14;
@%p27 bra BB105_25;

st.shared.u64 [%rd32+8192], %rd401;
st.shared.u16 [%rd32+8200], %rs138;

BB105_25:
add.s32 %r60, %r135, 768;
setp.ge.u32	%p28, %r60, %r14;
@%p28 bra BB105_27;

st.shared.u64 [%rd32+12288], %rd402;
st.shared.u16 [%rd32+12296], %rs140;

BB105_27:
add.s32 %r61, %r135, 1024;
setp.ge.u32	%p29, %r61, %r14;
@%p29 bra BB105_29;

st.shared.u64 [%rd32+16384], %rd404;
st.shared.u16 [%rd32+16392], %rs141;

BB105_29:
add.s32 %r62, %r135, 1280;
setp.ge.u32	%p30, %r62, %r14;
@%p30 bra BB105_31;

st.shared.u64 [%rd32+20480], %rd403;
st.shared.u16 [%rd32+20488], %rs139;

BB105_31:
add.s32 %r63, %r135, 1536;
setp.ge.u32	%p31, %r63, %r14;
@%p31 bra BB105_35;

st.shared.u64 [%rd32+24576], %rd400;

BB105_34:
st.shared.u16 [%rd32+24584], %rs136;

BB105_35:
cvt.u64.u32	%rd218, %r7;
cvt.u64.u32	%rd33, %r14;
add.s64 %rd220, %rd204, %rd218;
shl.b64 %rd221, %rd220, 3;
add.s64 %rd34, %rd1, %rd221;
shl.b64 %rd222, %rd220, 1;
add.s64 %rd35, %rd2, %rd222;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB105_50;
bra.uni BB105_36;

BB105_50:
ld.global.u64 %rd429, [%rd34];
ld.global.u16 %rs166, [%rd35];
ld.global.u64 %rd430, [%rd34+2048];
ld.global.u16 %rs168, [%rd35+512];
ld.global.u64 %rd432, [%rd34+4096];
ld.global.u16 %rs169, [%rd35+1024];
ld.global.u64 %rd433, [%rd34+6144];
ld.global.u16 %rs171, [%rd35+1536];
ld.global.u64 %rd435, [%rd34+8192];
ld.global.u16 %rs172, [%rd35+2048];
ld.global.u64 %rd434, [%rd34+10240];
ld.global.u16 %rs170, [%rd35+2560];
ld.global.u64 %rd431, [%rd34+12288];
ld.global.u16 %rs167, [%rd35+3072];
bra.uni BB105_51;

BB105_36:
mov.u64 %rd223, 0;
mov.u16 %rs69, 0;
setp.ge.u32	%p33, %r135, %r13;
mov.u16 %rs178, %rs69;
mov.u64 %rd441, %rd223;
@%p33 bra BB105_38;

ld.global.u64 %rd36, [%rd34];
ld.global.u16 %rs28, [%rd35];
mov.u16 %rs178, %rs28;
mov.u64 %rd441, %rd36;

BB105_38:
mov.u64 %rd417, %rd441;
mov.u64 %rd429, %rd417;
mov.u16 %rs154, %rs178;
mov.u16 %rs166, %rs154;
add.s32 %r64, %r135, 256;
setp.ge.u32	%p34, %r64, %r13;
mov.u16 %rs177, %rs69;
mov.u64 %rd440, %rd223;
@%p34 bra BB105_40;

ld.global.u64 %rd440, [%rd34+2048];
ld.global.u16 %rs177, [%rd35+512];

BB105_40:
mov.u64 %rd430, %rd440;
mov.u16 %rs168, %rs177;
add.s32 %r65, %r135, 512;
setp.ge.u32	%p35, %r65, %r13;
mov.u16 %rs176, %rs69;
mov.u64 %rd439, %rd223;
@%p35 bra BB105_42;

ld.global.u64 %rd439, [%rd34+4096];
ld.global.u16 %rs176, [%rd35+1024];

BB105_42:
mov.u64 %rd432, %rd439;
mov.u16 %rs169, %rs176;
add.s32 %r66, %r135, 768;
setp.ge.u32	%p36, %r66, %r13;
mov.u16 %rs175, %rs69;
mov.u64 %rd438, %rd223;
@%p36 bra BB105_44;

ld.global.u64 %rd438, [%rd34+6144];
ld.global.u16 %rs175, [%rd35+1536];

BB105_44:
mov.u64 %rd433, %rd438;
mov.u16 %rs171, %rs175;
add.s32 %r67, %r135, 1024;
setp.ge.u32	%p37, %r67, %r13;
mov.u16 %rs174, %rs69;
mov.u64 %rd437, %rd223;
@%p37 bra BB105_46;

ld.global.u64 %rd437, [%rd34+8192];
ld.global.u16 %rs174, [%rd35+2048];

BB105_46:
mov.u64 %rd435, %rd437;
mov.u16 %rs172, %rs174;
add.s32 %r68, %r135, 1280;
setp.ge.u32	%p38, %r68, %r13;
mov.u16 %rs173, %rs69;
mov.u64 %rd436, %rd223;
@%p38 bra BB105_48;

ld.global.u64 %rd436, [%rd34+10240];
ld.global.u16 %rs173, [%rd35+2560];

BB105_48:
mov.u64 %rd434, %rd436;
mov.u16 %rs170, %rs173;
add.s32 %r69, %r135, 1536;
setp.ge.u32	%p39, %r69, %r13;
mov.u16 %rs167, %rs69;
mov.u64 %rd431, %rd223;
@%p39 bra BB105_51;

ld.global.u64 %rd431, [%rd34+12288];
ld.global.u16 %rs167, [%rd35+3072];

BB105_51:
add.s64 %rd231, %rd204, %rd33;
shl.b64 %rd232, %rd231, 4;
add.s64 %rd63, %rd217, %rd232;
@%p32 bra BB105_66;
bra.uni BB105_52;

BB105_66:
st.shared.u64 [%rd63], %rd429;
st.shared.u64 [%rd63+4096], %rd430;
st.shared.u64 [%rd63+8192], %rd432;
st.shared.u64 [%rd63+12288], %rd433;
st.shared.u64 [%rd63+16384], %rd435;
st.shared.u64 [%rd63+20480], %rd434;
st.shared.u64 [%rd63+24576], %rd431;
st.shared.u16 [%rd63+8], %rs166;
st.shared.u16 [%rd63+4104], %rs168;
st.shared.u16 [%rd63+8200], %rs169;
st.shared.u16 [%rd63+12296], %rs171;
st.shared.u16 [%rd63+16392], %rs172;
st.shared.u16 [%rd63+20488], %rs170;
bra.uni BB105_67;

BB105_52:
setp.ge.u32	%p41, %r135, %r13;
@%p41 bra BB105_54;

st.shared.u64 [%rd63], %rd429;
st.shared.u16 [%rd63+8], %rs166;

BB105_54:
add.s32 %r70, %r135, 256;
setp.ge.u32	%p42, %r70, %r13;
@%p42 bra BB105_56;

st.shared.u64 [%rd63+4096], %rd430;
st.shared.u16 [%rd63+4104], %rs168;

BB105_56:
add.s32 %r71, %r135, 512;
setp.ge.u32	%p43, %r71, %r13;
@%p43 bra BB105_58;

st.shared.u64 [%rd63+8192], %rd432;
st.shared.u16 [%rd63+8200], %rs169;

BB105_58:
add.s32 %r72, %r135, 768;
setp.ge.u32	%p44, %r72, %r13;
@%p44 bra BB105_60;

st.shared.u64 [%rd63+12288], %rd433;
st.shared.u16 [%rd63+12296], %rs171;

BB105_60:
add.s32 %r73, %r135, 1024;
setp.ge.u32	%p45, %r73, %r13;
@%p45 bra BB105_62;

st.shared.u64 [%rd63+16384], %rd435;
st.shared.u16 [%rd63+16392], %rs172;

BB105_62:
add.s32 %r74, %r135, 1280;
setp.ge.u32	%p46, %r74, %r13;
@%p46 bra BB105_64;

st.shared.u64 [%rd63+20480], %rd434;
st.shared.u16 [%rd63+20488], %rs170;

BB105_64:
add.s32 %r75, %r135, 1536;
setp.ge.u32	%p47, %r75, %r13;
@%p47 bra BB105_68;

st.shared.u64 [%rd63+24576], %rd431;

BB105_67:
st.shared.u16 [%rd63+24584], %rs167;

BB105_68:
bar.sync 0;
mul.lo.s32 %r20, %r135, 7;
add.s32 %r21, %r14, %r13;
min.u32 %r22, %r20, %r21;
setp.lt.u32	%p48, %r22, %r13;
sub.s32 %r76, %r22, %r13;
selp.b32	%r134, 0, %r76, %p48;
min.u32 %r133, %r14, %r22;
setp.ge.u32	%p49, %r134, %r133;
@%p49 bra BB105_77;

add.s32 %r25, %r22, -1;

BB105_70:
add.s32 %r77, %r133, %r134;
shr.u32 %r28, %r77, 1;
sub.s32 %r78, %r25, %r28;
cvt.u64.u32	%rd234, %r78;
add.s64 %rd235, %rd234, %rd33;
shl.b64 %rd236, %rd235, 4;
add.s64 %rd238, %rd217, %rd236;
ld.shared.u64 %rd65, [%rd238];
or.b64 %rd239, %rd65, %rd200;
and.b64 %rd240, %rd239, -4294967296;
setp.eq.s64	%p50, %rd240, 0;
@%p50 bra BB105_72;
bra.uni BB105_71;

BB105_72:
cvt.u32.u64	%r79, %rd200;
cvt.u32.u64	%r80, %rd65;
div.u32 %r81, %r80, %r79;
cvt.u64.u32	%rd442, %r81;
bra.uni BB105_73;

BB105_71:
div.s64 %rd442, %rd65, %rd200;

BB105_73:
mul.wide.u32 %rd241, %r28, 16;
add.s64 %rd243, %rd217, %rd241;
ld.shared.u64 %rd69, [%rd243];
or.b64 %rd244, %rd69, %rd200;
and.b64 %rd245, %rd244, -4294967296;
setp.eq.s64	%p51, %rd245, 0;
@%p51 bra BB105_75;
bra.uni BB105_74;

BB105_75:
cvt.u32.u64	%r82, %rd200;
cvt.u32.u64	%r83, %rd69;
div.u32 %r84, %r83, %r82;
cvt.u64.u32	%rd443, %r84;
bra.uni BB105_76;

BB105_74:
div.s64 %rd443, %rd69, %rd200;

BB105_76:
add.s32 %r85, %r28, 1;
setp.lt.s64	%p52, %rd442, %rd443;
selp.b32	%r134, %r134, %r85, %p52;
selp.b32	%r133, %r28, %r133, %p52;
setp.lt.u32	%p53, %r134, %r133;
@%p53 bra BB105_70;

BB105_77:
cvt.u64.u32	%rd73, %r134;
mul.wide.u32 %rd246, %r134, 16;
add.s64 %rd74, %rd217, %rd246;
shl.b64 %rd248, %rd33, 4;
add.s64 %rd75, %rd217, %rd248;
sub.s32 %r86, %r22, %r134;
cvt.u64.u32	%rd249, %r86;
add.s64 %rd76, %rd249, %rd33;
shl.b64 %rd250, %rd76, 4;
add.s64 %rd77, %rd217, %rd250;
cvt.u64.u32	%rd251, %r13;
add.s64 %rd252, %rd33, %rd251;
shl.b64 %rd253, %rd252, 4;
add.s64 %rd78, %rd217, %rd253;
ld.shared.u64 %rd254, [%rd74];
ld.shared.u16 %rs76, [%rd74+8];
ld.shared.v2.u8 {%rs77, %rs78}, [%rd74+10];
ld.shared.v4.u8 {%rs79, %rs80, %rs81, %rs82}, [%rd74+12];
add.u64 %rd255, %SP, 0;
cvta.to.local.u64 %rd256, %rd255;
st.local.v4.u8 [%rd256+12], {%rs79, %rs80, %rs81, %rs82};
st.local.v2.u8 [%rd256+10], {%rs77, %rs78};
st.local.u16 [%rd256+8], %rs76;
st.local.u64 [%rd256], %rd254;
ld.shared.u64 %rd257, [%rd77];
ld.shared.u16 %rs89, [%rd77+8];
ld.shared.v2.u8 {%rs90, %rs91}, [%rd77+10];
ld.shared.v4.u8 {%rs92, %rs93, %rs94, %rs95}, [%rd77+12];
add.u64 %rd258, %SP, 16;
cvta.to.local.u64 %rd259, %rd258;
st.local.v4.u8 [%rd259+12], {%rs92, %rs93, %rs94, %rs95};
st.local.v2.u8 [%rd259+10], {%rs90, %rs91};
st.local.u16 [%rd259+8], %rs89;
st.local.u64 [%rd259], %rd257;
mov.pred %p98, -1;
setp.ge.u64	%p55, %rd77, %rd78;
@%p55 bra BB105_86;

mov.pred %p98, 0;
setp.ge.u64	%p57, %rd74, %rd75;
@%p57 bra BB105_86;

ld.local.u64 %rd79, [%rd259];
or.b64 %rd262, %rd79, %rd200;
and.b64 %rd263, %rd262, -4294967296;
setp.eq.s64	%p58, %rd263, 0;
@%p58 bra BB105_81;

div.s64 %rd444, %rd79, %rd200;
bra.uni BB105_82;

BB105_81:
cvt.u32.u64	%r87, %rd200;
cvt.u32.u64	%r88, %rd79;
div.u32 %r89, %r88, %r87;
cvt.u64.u32	%rd444, %r89;

BB105_82:
ld.local.u64 %rd83, [%rd256];
or.b64 %rd266, %rd83, %rd200;
and.b64 %rd267, %rd266, -4294967296;
setp.eq.s64	%p59, %rd267, 0;
@%p59 bra BB105_84;

div.s64 %rd445, %rd83, %rd200;
bra.uni BB105_85;

BB105_84:
cvt.u32.u64	%r90, %rd200;
cvt.u32.u64	%r91, %rd83;
div.u32 %r92, %r91, %r90;
cvt.u64.u32	%rd445, %r92;

BB105_85:
setp.ge.s64	%p98, %rd444, %rd445;

BB105_86:
selp.b64	%rd270, %rd256, %rd259, %p98;
ld.local.u64 %rd87, [%rd270];
ld.local.u16 %rs55, [%rd270+8];
@%p98 bra BB105_88;
bra.uni BB105_87;

BB105_88:
mov.u64 %rd477, %rd77;
shl.b64 %rd275, %rd73, 4;
add.s64 %rd277, %rd275, %rd217;
add.s64 %rd94, %rd277, 16;
mov.u64 %rd499, %rd94;
ld.shared.u64 %rd278, [%rd74+16];
st.local.u64 [%rd256], %rd278;
ld.shared.u16 %rs103, [%rd74+24];
st.local.u16 [%rd256+8], %rs103;
mov.u64 %rd466, %rd77;
mov.u64 %rd488, %rd94;
bra.uni BB105_89;

BB105_87:
mov.u64 %rd499, %rd74;
add.s64 %rd273, %rd250, %rd217;
add.s64 %rd91, %rd273, 16;
mov.u64 %rd477, %rd91;
ld.shared.u64 %rd274, [%rd77+16];
st.local.u64 [%rd259], %rd274;
ld.shared.u16 %rs102, [%rd77+24];
st.local.u16 [%rd259+8], %rs102;
mov.u64 %rd466, %rd91;
mov.u64 %rd488, %rd74;

BB105_89:
mov.u64 %rd99, %rd499;
mov.u64 %rd487, %rd488;
mov.u64 %rd97, %rd477;
mov.u64 %rd465, %rd466;
mov.pred %p99, -1;
setp.ge.u64	%p61, %rd465, %rd78;
@%p61 bra BB105_98;

mov.pred %p99, 0;
setp.ge.u64	%p63, %rd487, %rd75;
@%p63 bra BB105_98;

ld.local.u64 %rd100, [%rd259];
or.b64 %rd281, %rd100, %rd200;
and.b64 %rd282, %rd281, -4294967296;
setp.eq.s64	%p64, %rd282, 0;
@%p64 bra BB105_93;

div.s64 %rd446, %rd100, %rd200;
bra.uni BB105_94;

BB105_93:
cvt.u32.u64	%r93, %rd200;
cvt.u32.u64	%r94, %rd100;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd446, %r95;

BB105_94:
ld.local.u64 %rd104, [%rd256];
or.b64 %rd285, %rd104, %rd200;
and.b64 %rd286, %rd285, -4294967296;
setp.eq.s64	%p65, %rd286, 0;
@%p65 bra BB105_96;

div.s64 %rd447, %rd104, %rd200;
bra.uni BB105_97;

BB105_96:
cvt.u32.u64	%r96, %rd200;
cvt.u32.u64	%r97, %rd104;
div.u32 %r98, %r97, %r96;
cvt.u64.u32	%rd447, %r98;

BB105_97:
setp.ge.s64	%p99, %rd446, %rd447;

BB105_98:
selp.b64	%rd291, %rd256, %rd259, %p99;
ld.local.u64 %rd108, [%rd291];
ld.local.u16 %rs56, [%rd291+8];
@%p99 bra BB105_100;
bra.uni BB105_99;

BB105_100:
add.s64 %rd487, %rd487, 16;
add.s64 %rd112, %rd99, 16;
ld.shared.u64 %rd293, [%rd99+16];
st.local.u64 [%rd256], %rd293;
ld.shared.u16 %rs105, [%rd99+24];
st.local.u16 [%rd256+8], %rs105;
mov.u64 %rd476, %rd97;
mov.u64 %rd498, %rd112;
bra.uni BB105_101;

BB105_99:
add.s64 %rd465, %rd465, 16;
add.s64 %rd110, %rd97, 16;
ld.shared.u64 %rd292, [%rd97+16];
st.local.u64 [%rd259], %rd292;
ld.shared.u16 %rs104, [%rd97+24];
st.local.u16 [%rd259+8], %rs104;
mov.u64 %rd476, %rd110;
mov.u64 %rd498, %rd99;

BB105_101:
mov.u64 %rd116, %rd498;
mov.u64 %rd486, %rd487;
mov.u64 %rd114, %rd476;
mov.u64 %rd464, %rd465;
mov.pred %p100, -1;
setp.ge.u64	%p67, %rd464, %rd78;
@%p67 bra BB105_110;

mov.pred %p100, 0;
setp.ge.u64	%p69, %rd486, %rd75;
@%p69 bra BB105_110;

ld.local.u64 %rd117, [%rd259];
or.b64 %rd296, %rd117, %rd200;
and.b64 %rd297, %rd296, -4294967296;
setp.eq.s64	%p70, %rd297, 0;
@%p70 bra BB105_105;

div.s64 %rd448, %rd117, %rd200;
bra.uni BB105_106;

BB105_105:
cvt.u32.u64	%r99, %rd200;
cvt.u32.u64	%r100, %rd117;
div.u32 %r101, %r100, %r99;
cvt.u64.u32	%rd448, %r101;

BB105_106:
ld.local.u64 %rd121, [%rd256];
or.b64 %rd300, %rd121, %rd200;
and.b64 %rd301, %rd300, -4294967296;
setp.eq.s64	%p71, %rd301, 0;
@%p71 bra BB105_108;

div.s64 %rd449, %rd121, %rd200;
bra.uni BB105_109;

BB105_108:
cvt.u32.u64	%r102, %rd200;
cvt.u32.u64	%r103, %rd121;
div.u32 %r104, %r103, %r102;
cvt.u64.u32	%rd449, %r104;

BB105_109:
setp.ge.s64	%p100, %rd448, %rd449;

BB105_110:
selp.b64	%rd306, %rd256, %rd259, %p100;
ld.local.u64 %rd125, [%rd306];
ld.local.u16 %rs57, [%rd306+8];
@%p100 bra BB105_112;
bra.uni BB105_111;

BB105_112:
add.s64 %rd486, %rd486, 16;
add.s64 %rd129, %rd116, 16;
ld.shared.u64 %rd308, [%rd116+16];
st.local.u64 [%rd256], %rd308;
ld.shared.u16 %rs107, [%rd116+24];
st.local.u16 [%rd256+8], %rs107;
mov.u64 %rd475, %rd114;
mov.u64 %rd497, %rd129;
bra.uni BB105_113;

BB105_111:
add.s64 %rd464, %rd464, 16;
add.s64 %rd127, %rd114, 16;
ld.shared.u64 %rd307, [%rd114+16];
st.local.u64 [%rd259], %rd307;
ld.shared.u16 %rs106, [%rd114+24];
st.local.u16 [%rd259+8], %rs106;
mov.u64 %rd475, %rd127;
mov.u64 %rd497, %rd116;

BB105_113:
mov.u64 %rd133, %rd497;
mov.u64 %rd485, %rd486;
mov.u64 %rd131, %rd475;
mov.u64 %rd463, %rd464;
mov.pred %p101, -1;
setp.ge.u64	%p73, %rd463, %rd78;
@%p73 bra BB105_122;

mov.pred %p101, 0;
setp.ge.u64	%p75, %rd485, %rd75;
@%p75 bra BB105_122;

ld.local.u64 %rd134, [%rd259];
or.b64 %rd311, %rd134, %rd200;
and.b64 %rd312, %rd311, -4294967296;
setp.eq.s64	%p76, %rd312, 0;
@%p76 bra BB105_117;

div.s64 %rd450, %rd134, %rd200;
bra.uni BB105_118;

BB105_117:
cvt.u32.u64	%r105, %rd200;
cvt.u32.u64	%r106, %rd134;
div.u32 %r107, %r106, %r105;
cvt.u64.u32	%rd450, %r107;

BB105_118:
ld.local.u64 %rd138, [%rd256];
or.b64 %rd315, %rd138, %rd200;
and.b64 %rd316, %rd315, -4294967296;
setp.eq.s64	%p77, %rd316, 0;
@%p77 bra BB105_120;

div.s64 %rd451, %rd138, %rd200;
bra.uni BB105_121;

BB105_120:
cvt.u32.u64	%r108, %rd200;
cvt.u32.u64	%r109, %rd138;
div.u32 %r110, %r109, %r108;
cvt.u64.u32	%rd451, %r110;

BB105_121:
setp.ge.s64	%p101, %rd450, %rd451;

BB105_122:
selp.b64	%rd321, %rd256, %rd259, %p101;
ld.local.u64 %rd142, [%rd321];
ld.local.u16 %rs58, [%rd321+8];
@%p101 bra BB105_124;
bra.uni BB105_123;

BB105_124:
add.s64 %rd485, %rd485, 16;
add.s64 %rd146, %rd133, 16;
ld.shared.u64 %rd323, [%rd133+16];
st.local.u64 [%rd256], %rd323;
ld.shared.u16 %rs109, [%rd133+24];
st.local.u16 [%rd256+8], %rs109;
mov.u64 %rd474, %rd131;
mov.u64 %rd496, %rd146;
bra.uni BB105_125;

BB105_123:
add.s64 %rd463, %rd463, 16;
add.s64 %rd144, %rd131, 16;
ld.shared.u64 %rd322, [%rd131+16];
st.local.u64 [%rd259], %rd322;
ld.shared.u16 %rs108, [%rd131+24];
st.local.u16 [%rd259+8], %rs108;
mov.u64 %rd474, %rd144;
mov.u64 %rd496, %rd133;

BB105_125:
mov.u64 %rd150, %rd496;
mov.u64 %rd484, %rd485;
mov.u64 %rd148, %rd474;
mov.u64 %rd462, %rd463;
mov.pred %p102, -1;
setp.ge.u64	%p79, %rd462, %rd78;
@%p79 bra BB105_134;

mov.pred %p102, 0;
setp.ge.u64	%p81, %rd484, %rd75;
@%p81 bra BB105_134;

ld.local.u64 %rd151, [%rd259];
or.b64 %rd326, %rd151, %rd200;
and.b64 %rd327, %rd326, -4294967296;
setp.eq.s64	%p82, %rd327, 0;
@%p82 bra BB105_129;

div.s64 %rd452, %rd151, %rd200;
bra.uni BB105_130;

BB105_129:
cvt.u32.u64	%r111, %rd200;
cvt.u32.u64	%r112, %rd151;
div.u32 %r113, %r112, %r111;
cvt.u64.u32	%rd452, %r113;

BB105_130:
ld.local.u64 %rd155, [%rd256];
or.b64 %rd330, %rd155, %rd200;
and.b64 %rd331, %rd330, -4294967296;
setp.eq.s64	%p83, %rd331, 0;
@%p83 bra BB105_132;

div.s64 %rd453, %rd155, %rd200;
bra.uni BB105_133;

BB105_132:
cvt.u32.u64	%r114, %rd200;
cvt.u32.u64	%r115, %rd155;
div.u32 %r116, %r115, %r114;
cvt.u64.u32	%rd453, %r116;

BB105_133:
setp.ge.s64	%p102, %rd452, %rd453;

BB105_134:
selp.b64	%rd336, %rd256, %rd259, %p102;
ld.local.u64 %rd159, [%rd336];
ld.local.u16 %rs59, [%rd336+8];
@%p102 bra BB105_136;
bra.uni BB105_135;

BB105_136:
add.s64 %rd484, %rd484, 16;
add.s64 %rd163, %rd150, 16;
ld.shared.u64 %rd338, [%rd150+16];
st.local.u64 [%rd256], %rd338;
ld.shared.u16 %rs111, [%rd150+24];
st.local.u16 [%rd256+8], %rs111;
mov.u64 %rd473, %rd148;
mov.u64 %rd495, %rd163;
bra.uni BB105_137;

BB105_135:
add.s64 %rd462, %rd462, 16;
add.s64 %rd161, %rd148, 16;
ld.shared.u64 %rd337, [%rd148+16];
st.local.u64 [%rd259], %rd337;
ld.shared.u16 %rs110, [%rd148+24];
st.local.u16 [%rd259+8], %rs110;
mov.u64 %rd473, %rd161;
mov.u64 %rd495, %rd150;

BB105_137:
mov.u64 %rd167, %rd495;
mov.u64 %rd483, %rd484;
mov.u64 %rd165, %rd473;
mov.u64 %rd461, %rd462;
mov.pred %p103, -1;
setp.ge.u64	%p85, %rd461, %rd78;
@%p85 bra BB105_146;

mov.pred %p103, 0;
setp.ge.u64	%p87, %rd483, %rd75;
@%p87 bra BB105_146;

ld.local.u64 %rd168, [%rd259];
or.b64 %rd341, %rd168, %rd200;
and.b64 %rd342, %rd341, -4294967296;
setp.eq.s64	%p88, %rd342, 0;
@%p88 bra BB105_141;

div.s64 %rd454, %rd168, %rd200;
bra.uni BB105_142;

BB105_141:
cvt.u32.u64	%r117, %rd200;
cvt.u32.u64	%r118, %rd168;
div.u32 %r119, %r118, %r117;
cvt.u64.u32	%rd454, %r119;

BB105_142:
ld.local.u64 %rd172, [%rd256];
or.b64 %rd345, %rd172, %rd200;
and.b64 %rd346, %rd345, -4294967296;
setp.eq.s64	%p89, %rd346, 0;
@%p89 bra BB105_144;

div.s64 %rd455, %rd172, %rd200;
bra.uni BB105_145;

BB105_144:
cvt.u32.u64	%r120, %rd200;
cvt.u32.u64	%r121, %rd172;
div.u32 %r122, %r121, %r120;
cvt.u64.u32	%rd455, %r122;

BB105_145:
setp.ge.s64	%p103, %rd454, %rd455;

BB105_146:
selp.b64	%rd351, %rd256, %rd259, %p103;
ld.local.u64 %rd176, [%rd351];
ld.local.u16 %rs60, [%rd351+8];
@%p103 bra BB105_148;
bra.uni BB105_147;

BB105_148:
add.s64 %rd483, %rd483, 16;
add.s64 %rd180, %rd167, 16;
ld.shared.u64 %rd353, [%rd167+16];
st.local.u64 [%rd256], %rd353;
ld.shared.u16 %rs113, [%rd167+24];
st.local.u16 [%rd256+8], %rs113;
mov.u64 %rd472, %rd165;
mov.u64 %rd494, %rd180;
bra.uni BB105_149;

BB105_147:
add.s64 %rd461, %rd461, 16;
add.s64 %rd178, %rd165, 16;
ld.shared.u64 %rd352, [%rd165+16];
st.local.u64 [%rd259], %rd352;
ld.shared.u16 %rs112, [%rd165+24];
st.local.u16 [%rd259+8], %rs112;
mov.u64 %rd472, %rd178;
mov.u64 %rd494, %rd167;

BB105_149:
mov.pred %p104, -1;
setp.ge.u64	%p91, %rd461, %rd78;
@%p91 bra BB105_158;

mov.pred %p104, 0;
setp.ge.u64	%p93, %rd483, %rd75;
@%p93 bra BB105_158;

ld.local.u64 %rd185, [%rd259];
or.b64 %rd356, %rd185, %rd200;
and.b64 %rd357, %rd356, -4294967296;
setp.eq.s64	%p94, %rd357, 0;
@%p94 bra BB105_153;

div.s64 %rd500, %rd185, %rd200;
bra.uni BB105_154;

BB105_153:
cvt.u32.u64	%r123, %rd200;
cvt.u32.u64	%r124, %rd185;
div.u32 %r125, %r124, %r123;
cvt.u64.u32	%rd500, %r125;

BB105_154:
ld.local.u64 %rd189, [%rd256];
or.b64 %rd360, %rd189, %rd200;
and.b64 %rd361, %rd360, -4294967296;
setp.eq.s64	%p95, %rd361, 0;
@%p95 bra BB105_156;

div.s64 %rd501, %rd189, %rd200;
bra.uni BB105_157;

BB105_156:
cvt.u32.u64	%r126, %rd200;
cvt.u32.u64	%r127, %rd189;
div.u32 %r128, %r127, %r126;
cvt.u64.u32	%rd501, %r128;

BB105_157:
setp.ge.s64	%p104, %rd500, %rd501;

BB105_158:
selp.b64	%rd366, %rd256, %rd259, %p104;
ld.local.u64 %rd193, [%rd366];
ld.local.u16 %rs61, [%rd366+8];
@%p104 bra BB105_160;
bra.uni BB105_159;

BB105_160:
ld.shared.u64 %rd368, [%rd494+16];
st.local.u64 [%rd256], %rd368;
ld.shared.u16 %rs115, [%rd494+24];
st.local.u16 [%rd256+8], %rs115;
bra.uni BB105_161;

BB105_159:
ld.shared.u64 %rd367, [%rd472+16];
st.local.u64 [%rd259], %rd367;
ld.shared.u16 %rs114, [%rd472+24];
st.local.u16 [%rd259+8], %rs114;

BB105_161:
cvta.to.global.u64 %rd194, %rd199;
bar.sync 0;
mul.wide.u32 %rd369, %r20, 16;
add.s64 %rd371, %rd217, %rd369;
st.shared.u64 [%rd371], %rd87;
st.shared.u64 [%rd371+16], %rd108;
st.shared.u64 [%rd371+32], %rd125;
st.shared.u64 [%rd371+48], %rd142;
st.shared.u64 [%rd371+64], %rd159;
st.shared.u64 [%rd371+80], %rd176;
st.shared.u64 [%rd371+96], %rd193;
st.shared.u16 [%rd371+8], %rs55;
st.shared.u16 [%rd371+24], %rs56;
st.shared.u16 [%rd371+40], %rs57;
st.shared.u16 [%rd371+56], %rs58;
st.shared.u16 [%rd371+72], %rs59;
st.shared.u16 [%rd371+88], %rs60;
st.shared.u16 [%rd371+104], %rs61;
bar.sync 0;
mul.lo.s32 %r130, %r36, 1792;
cvt.u64.u32	%rd195, %r130;
setp.ge.u32	%p96, %r135, %r21;
@%p96 bra BB105_163;

BB105_162:
cvt.u64.u32	%rd372, %r135;
add.s64 %rd373, %rd372, %rd195;
mul.wide.u32 %rd374, %r135, 16;
add.s64 %rd376, %rd217, %rd374;
ld.shared.u64 %rd377, [%rd376];
shl.b64 %rd378, %rd373, 4;
add.s64 %rd379, %rd194, %rd378;
st.global.u64 [%rd379], %rd377;
ld.shared.u16 %rs116, [%rd376+8];
st.global.u16 [%rd379+8], %rs116;
add.s32 %r135, %r135, 256;
setp.lt.u32	%p97, %r135, %r21;
@%p97 bra BB105_162;

BB105_163:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot106[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<109>;
.reg .b16 %rs<181>;
.reg .b32 %r<145>;
.reg .b64 %rd<529>;


mov.u64 %rd528, __local_depot106;
cvta.local.u64 %SP, %rd528;
ld.param.u64 %rd205, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0+48];
ld.param.u64 %rd204, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0+40];
ld.param.u64 %rd203, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0+16];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0];
ld.param.u64 %rd206, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0+56];
ld.param.u64 %rd207, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0+64];
ld.param.u64 %rd202, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0+24];
ld.param.u64 %rd201, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IjSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd201;
cvta.to.global.u64 %rd208, %rd202;
cvta.to.global.u64 %rd2, %rd207;
mov.u32 %r34, %ctaid.x;
cvt.u64.u32	%rd209, %r34;
mul.lo.s64 %rd3, %rd209, %rd206;
mul.wide.u32 %rd210, %r34, 4;
add.s64 %rd211, %rd208, %rd210;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd211];
ld.global.u32 %r36, [%rd211+4];
add.s32 %r37, %r3, %r36;
min.s32 %r141, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r140, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB106_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r141, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r140, %r48, %r5;

BB106_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r140, %r7;
sub.s32 %r14, %r141, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r144, %tid.x;
cvt.u64.u32	%rd212, %r144;
cvt.u64.u32	%rd213, %r49;
add.s64 %rd214, %rd212, %rd213;
shl.b64 %rd215, %rd214, 4;
add.s64 %rd4, %rd1, %rd215;
@%p16 bra BB106_17;
bra.uni BB106_3;

BB106_17:
ld.global.u64 %rd420, [%rd4];
ld.global.u16 %rs137, [%rd4+8];
ld.global.u64 %rd421, [%rd4+4096];
ld.global.u16 %rs139, [%rd4+4104];
ld.global.u64 %rd423, [%rd4+8192];
ld.global.u16 %rs140, [%rd4+8200];
ld.global.u64 %rd424, [%rd4+12288];
ld.global.u16 %rs142, [%rd4+12296];
ld.global.u64 %rd426, [%rd4+16384];
ld.global.u16 %rs143, [%rd4+16392];
ld.global.u64 %rd425, [%rd4+20480];
ld.global.u16 %rs141, [%rd4+20488];
ld.global.u64 %rd422, [%rd4+24576];
ld.global.u16 %rs138, [%rd4+24584];
bra.uni BB106_18;

BB106_3:
mov.u64 %rd216, 0;
mov.u16 %rs62, 0;
setp.ge.u32	%p17, %r144, %r14;
mov.u16 %rs149, %rs62;
mov.u64 %rd432, %rd216;
@%p17 bra BB106_5;

ld.global.u64 %rd5, [%rd4];
ld.global.u16 %rs1, [%rd4+8];
mov.u16 %rs149, %rs1;
mov.u64 %rd432, %rd5;

BB106_5:
mov.u64 %rd408, %rd432;
mov.u64 %rd420, %rd408;
mov.u16 %rs125, %rs149;
mov.u16 %rs137, %rs125;
add.s32 %r50, %r144, 256;
setp.ge.u32	%p18, %r50, %r14;
mov.u16 %rs148, %rs62;
mov.u64 %rd431, %rd216;
@%p18 bra BB106_7;

ld.global.u64 %rd431, [%rd4+4096];
ld.global.u16 %rs148, [%rd4+4104];

BB106_7:
mov.u64 %rd421, %rd431;
mov.u16 %rs139, %rs148;
add.s32 %r51, %r144, 512;
setp.ge.u32	%p19, %r51, %r14;
mov.u16 %rs147, %rs62;
mov.u64 %rd430, %rd216;
@%p19 bra BB106_9;

ld.global.u64 %rd430, [%rd4+8192];
ld.global.u16 %rs147, [%rd4+8200];

BB106_9:
mov.u64 %rd423, %rd430;
mov.u16 %rs140, %rs147;
add.s32 %r52, %r144, 768;
setp.ge.u32	%p20, %r52, %r14;
mov.u16 %rs146, %rs62;
mov.u64 %rd429, %rd216;
@%p20 bra BB106_11;

ld.global.u64 %rd429, [%rd4+12288];
ld.global.u16 %rs146, [%rd4+12296];

BB106_11:
mov.u64 %rd424, %rd429;
mov.u16 %rs142, %rs146;
add.s32 %r53, %r144, 1024;
setp.ge.u32	%p21, %r53, %r14;
mov.u16 %rs145, %rs62;
mov.u64 %rd428, %rd216;
@%p21 bra BB106_13;

ld.global.u64 %rd428, [%rd4+16384];
ld.global.u16 %rs145, [%rd4+16392];

BB106_13:
mov.u64 %rd426, %rd428;
mov.u16 %rs143, %rs145;
add.s32 %r54, %r144, 1280;
setp.ge.u32	%p22, %r54, %r14;
mov.u16 %rs144, %rs62;
mov.u64 %rd427, %rd216;
@%p22 bra BB106_15;

ld.global.u64 %rd427, [%rd4+20480];
ld.global.u16 %rs144, [%rd4+20488];

BB106_15:
mov.u64 %rd425, %rd427;
mov.u16 %rs141, %rs144;
add.s32 %r55, %r144, 1536;
setp.ge.u32	%p23, %r55, %r14;
mov.u16 %rs138, %rs62;
mov.u64 %rd422, %rd216;
@%p23 bra BB106_18;

ld.global.u64 %rd422, [%rd4+24576];
ld.global.u16 %rs138, [%rd4+24584];

BB106_18:
add.s64 %rd224, %rd212, %rd3;
shl.b64 %rd225, %rd224, 4;
add.s64 %rd32, %rd2, %rd225;
@%p16 bra BB106_33;
bra.uni BB106_19;

BB106_33:
st.global.u64 [%rd32], %rd420;
st.global.u64 [%rd32+4096], %rd421;
st.global.u64 [%rd32+8192], %rd423;
st.global.u64 [%rd32+12288], %rd424;
st.global.u64 [%rd32+16384], %rd426;
st.global.u64 [%rd32+20480], %rd425;
st.global.u64 [%rd32+24576], %rd422;
st.global.u16 [%rd32+8], %rs137;
st.global.u16 [%rd32+4104], %rs139;
st.global.u16 [%rd32+8200], %rs140;
st.global.u16 [%rd32+12296], %rs142;
st.global.u16 [%rd32+16392], %rs143;
st.global.u16 [%rd32+20488], %rs141;
bra.uni BB106_34;

BB106_19:
setp.ge.u32	%p25, %r144, %r14;
@%p25 bra BB106_21;

st.global.u64 [%rd32], %rd420;
st.global.u16 [%rd32+8], %rs137;

BB106_21:
add.s32 %r59, %r144, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB106_23;

st.global.u64 [%rd32+4096], %rd421;
st.global.u16 [%rd32+4104], %rs139;

BB106_23:
add.s32 %r61, %r144, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB106_25;

st.global.u64 [%rd32+8192], %rd423;
st.global.u16 [%rd32+8200], %rs140;

BB106_25:
add.s32 %r63, %r144, 768;
setp.ge.u32	%p28, %r63, %r14;
@%p28 bra BB106_27;

st.global.u64 [%rd32+12288], %rd424;
st.global.u16 [%rd32+12296], %rs142;

BB106_27:
add.s32 %r65, %r144, 1024;
setp.ge.u32	%p29, %r65, %r14;
@%p29 bra BB106_29;

st.global.u64 [%rd32+16384], %rd426;
st.global.u16 [%rd32+16392], %rs143;

BB106_29:
add.s32 %r67, %r144, 1280;
setp.ge.u32	%p30, %r67, %r14;
@%p30 bra BB106_31;

st.global.u64 [%rd32+20480], %rd425;
st.global.u16 [%rd32+20488], %rs141;

BB106_31:
add.s32 %r69, %r144, 1536;
setp.ge.u32	%p31, %r69, %r14;
@%p31 bra BB106_35;

st.global.u64 [%rd32+24576], %rd422;

BB106_34:
st.global.u16 [%rd32+24584], %rs138;

BB106_35:
cvt.u64.u32	%rd226, %r7;
cvt.u64.u32	%rd33, %r14;
add.s64 %rd34, %rd33, %rd3;
add.s64 %rd228, %rd212, %rd226;
shl.b64 %rd229, %rd228, 4;
add.s64 %rd35, %rd1, %rd229;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB106_50;
bra.uni BB106_36;

BB106_50:
ld.global.u64 %rd451, [%rd35];
ld.global.u16 %rs168, [%rd35+8];
ld.global.u64 %rd452, [%rd35+4096];
ld.global.u16 %rs170, [%rd35+4104];
ld.global.u64 %rd454, [%rd35+8192];
ld.global.u16 %rs171, [%rd35+8200];
ld.global.u64 %rd455, [%rd35+12288];
ld.global.u16 %rs173, [%rd35+12296];
ld.global.u64 %rd457, [%rd35+16384];
ld.global.u16 %rs174, [%rd35+16392];
ld.global.u64 %rd456, [%rd35+20480];
ld.global.u16 %rs172, [%rd35+20488];
ld.global.u64 %rd453, [%rd35+24576];
ld.global.u16 %rs169, [%rd35+24584];
bra.uni BB106_51;

BB106_36:
mov.u64 %rd230, 0;
mov.u16 %rs69, 0;
setp.ge.u32	%p33, %r144, %r13;
mov.u16 %rs180, %rs69;
mov.u64 %rd463, %rd230;
@%p33 bra BB106_38;

ld.global.u64 %rd36, [%rd35];
ld.global.u16 %rs28, [%rd35+8];
mov.u16 %rs180, %rs28;
mov.u64 %rd463, %rd36;

BB106_38:
mov.u64 %rd439, %rd463;
mov.u64 %rd451, %rd439;
mov.u16 %rs156, %rs180;
mov.u16 %rs168, %rs156;
add.s32 %r70, %r144, 256;
setp.ge.u32	%p34, %r70, %r13;
mov.u16 %rs179, %rs69;
mov.u64 %rd462, %rd230;
@%p34 bra BB106_40;

ld.global.u64 %rd462, [%rd35+4096];
ld.global.u16 %rs179, [%rd35+4104];

BB106_40:
mov.u64 %rd452, %rd462;
mov.u16 %rs170, %rs179;
add.s32 %r71, %r144, 512;
setp.ge.u32	%p35, %r71, %r13;
mov.u16 %rs178, %rs69;
mov.u64 %rd461, %rd230;
@%p35 bra BB106_42;

ld.global.u64 %rd461, [%rd35+8192];
ld.global.u16 %rs178, [%rd35+8200];

BB106_42:
mov.u64 %rd454, %rd461;
mov.u16 %rs171, %rs178;
add.s32 %r72, %r144, 768;
setp.ge.u32	%p36, %r72, %r13;
mov.u16 %rs177, %rs69;
mov.u64 %rd460, %rd230;
@%p36 bra BB106_44;

ld.global.u64 %rd460, [%rd35+12288];
ld.global.u16 %rs177, [%rd35+12296];

BB106_44:
mov.u64 %rd455, %rd460;
mov.u16 %rs173, %rs177;
add.s32 %r73, %r144, 1024;
setp.ge.u32	%p37, %r73, %r13;
mov.u16 %rs176, %rs69;
mov.u64 %rd459, %rd230;
@%p37 bra BB106_46;

ld.global.u64 %rd459, [%rd35+16384];
ld.global.u16 %rs176, [%rd35+16392];

BB106_46:
mov.u64 %rd457, %rd459;
mov.u16 %rs174, %rs176;
add.s32 %r74, %r144, 1280;
setp.ge.u32	%p38, %r74, %r13;
mov.u16 %rs175, %rs69;
mov.u64 %rd458, %rd230;
@%p38 bra BB106_48;

ld.global.u64 %rd458, [%rd35+20480];
ld.global.u16 %rs175, [%rd35+20488];

BB106_48:
mov.u64 %rd456, %rd458;
mov.u16 %rs172, %rs175;
add.s32 %r75, %r144, 1536;
setp.ge.u32	%p39, %r75, %r13;
mov.u16 %rs169, %rs69;
mov.u64 %rd453, %rd230;
@%p39 bra BB106_51;

ld.global.u64 %rd453, [%rd35+24576];
ld.global.u16 %rs169, [%rd35+24584];

BB106_51:
add.s64 %rd238, %rd212, %rd34;
shl.b64 %rd239, %rd238, 4;
add.s64 %rd63, %rd2, %rd239;
@%p32 bra BB106_66;
bra.uni BB106_52;

BB106_66:
st.global.u64 [%rd63], %rd451;
st.global.u64 [%rd63+4096], %rd452;
st.global.u64 [%rd63+8192], %rd454;
st.global.u64 [%rd63+12288], %rd455;
st.global.u64 [%rd63+16384], %rd457;
st.global.u64 [%rd63+20480], %rd456;
st.global.u64 [%rd63+24576], %rd453;
st.global.u16 [%rd63+8], %rs168;
st.global.u16 [%rd63+4104], %rs170;
st.global.u16 [%rd63+8200], %rs171;
st.global.u16 [%rd63+12296], %rs173;
st.global.u16 [%rd63+16392], %rs174;
st.global.u16 [%rd63+20488], %rs172;
bra.uni BB106_67;

BB106_52:
setp.ge.u32	%p41, %r144, %r13;
@%p41 bra BB106_54;

st.global.u64 [%rd63], %rd451;
st.global.u16 [%rd63+8], %rs168;

BB106_54:
add.s32 %r76, %r144, 256;
setp.ge.u32	%p42, %r76, %r13;
@%p42 bra BB106_56;

st.global.u64 [%rd63+4096], %rd452;
st.global.u16 [%rd63+4104], %rs170;

BB106_56:
add.s32 %r77, %r144, 512;
setp.ge.u32	%p43, %r77, %r13;
@%p43 bra BB106_58;

st.global.u64 [%rd63+8192], %rd454;
st.global.u16 [%rd63+8200], %rs171;

BB106_58:
add.s32 %r78, %r144, 768;
setp.ge.u32	%p44, %r78, %r13;
@%p44 bra BB106_60;

st.global.u64 [%rd63+12288], %rd455;
st.global.u16 [%rd63+12296], %rs173;

BB106_60:
add.s32 %r79, %r144, 1024;
setp.ge.u32	%p45, %r79, %r13;
@%p45 bra BB106_62;

st.global.u64 [%rd63+16384], %rd457;
st.global.u16 [%rd63+16392], %rs174;

BB106_62:
add.s32 %r80, %r144, 1280;
setp.ge.u32	%p46, %r80, %r13;
@%p46 bra BB106_64;

st.global.u64 [%rd63+20480], %rd456;
st.global.u16 [%rd63+20488], %rs172;

BB106_64:
add.s32 %r81, %r144, 1536;
setp.ge.u32	%p47, %r81, %r13;
@%p47 bra BB106_68;

st.global.u64 [%rd63+24576], %rd453;

BB106_67:
st.global.u16 [%rd63+24584], %rs169;

BB106_68:
bar.sync 0;
mul.lo.s32 %r83, %r144, 7;
add.s32 %r18, %r14, %r13;
min.u32 %r19, %r83, %r18;
setp.lt.u32	%p48, %r19, %r13;
sub.s32 %r84, %r19, %r13;
selp.b32	%r143, 0, %r84, %p48;
min.u32 %r142, %r14, %r19;
setp.ge.u32	%p49, %r143, %r142;
@%p49 bra BB106_77;

add.s32 %r22, %r19, -1;

BB106_70:
add.s32 %r85, %r142, %r143;
shr.u32 %r25, %r85, 1;
sub.s32 %r86, %r22, %r25;
cvt.u64.u32	%rd240, %r86;
add.s64 %rd241, %rd240, %rd34;
shl.b64 %rd242, %rd241, 4;
add.s64 %rd243, %rd2, %rd242;
ld.global.u64 %rd65, [%rd243];
or.b64 %rd244, %rd65, %rd205;
and.b64 %rd245, %rd244, -4294967296;
setp.eq.s64	%p50, %rd245, 0;
@%p50 bra BB106_72;
bra.uni BB106_71;

BB106_72:
cvt.u32.u64	%r87, %rd205;
cvt.u32.u64	%r88, %rd65;
div.u32 %r89, %r88, %r87;
cvt.u64.u32	%rd464, %r89;
bra.uni BB106_73;

BB106_71:
div.s64 %rd464, %rd65, %rd205;

BB106_73:
cvt.u64.u32	%rd246, %r25;
add.s64 %rd247, %rd246, %rd3;
shl.b64 %rd248, %rd247, 4;
add.s64 %rd249, %rd2, %rd248;
ld.global.u64 %rd69, [%rd249];
or.b64 %rd250, %rd69, %rd205;
and.b64 %rd251, %rd250, -4294967296;
setp.eq.s64	%p51, %rd251, 0;
@%p51 bra BB106_75;
bra.uni BB106_74;

BB106_75:
cvt.u32.u64	%r90, %rd205;
cvt.u32.u64	%r91, %rd69;
div.u32 %r92, %r91, %r90;
cvt.u64.u32	%rd465, %r92;
bra.uni BB106_76;

BB106_74:
div.s64 %rd465, %rd69, %rd205;

BB106_76:
add.s32 %r93, %r25, 1;
setp.lt.s64	%p52, %rd464, %rd465;
selp.b32	%r143, %r143, %r93, %p52;
selp.b32	%r142, %r25, %r142, %p52;
setp.lt.u32	%p53, %r143, %r142;
@%p53 bra BB106_70;

BB106_77:
cvt.u64.u32	%rd253, %r143;
add.s64 %rd73, %rd253, %rd3;
shl.b64 %rd254, %rd73, 4;
add.s64 %rd74, %rd2, %rd254;
shl.b64 %rd255, %rd34, 4;
add.s64 %rd75, %rd2, %rd255;
sub.s32 %r94, %r19, %r143;
cvt.u64.u32	%rd256, %r94;
add.s64 %rd76, %rd34, %rd256;
shl.b64 %rd257, %rd76, 4;
add.s64 %rd77, %rd2, %rd257;
cvt.u64.u32	%rd258, %r13;
add.s64 %rd259, %rd258, %rd3;
add.s64 %rd260, %rd259, %rd33;
shl.b64 %rd261, %rd260, 4;
add.s64 %rd78, %rd2, %rd261;
add.u64 %rd262, %SP, 0;
cvta.to.local.u64 %rd79, %rd262;
mov.u64 %rd466, 0;
mov.pred %p54, 0;
@%p54 bra BB106_79;

BB106_78:
add.s64 %rd263, %rd79, %rd466;
mov.u16 %rs76, 0;
st.local.u8 [%rd263], %rs76;
add.s64 %rd466, %rd466, 1;
setp.lt.u64	%p55, %rd466, 16;
@%p55 bra BB106_78;

BB106_79:
ld.global.u64 %rd265, [%rd74];
ld.global.u16 %rs77, [%rd74+8];
ld.global.v2.u8 {%rs78, %rs79}, [%rd74+10];
ld.global.v4.u8 {%rs80, %rs81, %rs82, %rs83}, [%rd74+12];
st.local.v4.u8 [%rd79+12], {%rs80, %rs81, %rs82, %rs83};
st.local.v2.u8 [%rd79+10], {%rs78, %rs79};
st.local.u16 [%rd79+8], %rs77;
st.local.u64 [%rd79], %rd265;
add.u64 %rd268, %SP, 16;
cvta.to.local.u64 %rd82, %rd268;
mov.u64 %rd467, 0;
@%p54 bra BB106_81;

BB106_80:
add.s64 %rd269, %rd82, %rd467;
mov.u16 %rs90, 0;
st.local.u8 [%rd269], %rs90;
add.s64 %rd467, %rd467, 1;
setp.lt.u64	%p57, %rd467, 16;
@%p57 bra BB106_80;

BB106_81:
ld.global.u64 %rd270, [%rd77];
ld.global.u16 %rs91, [%rd77+8];
ld.global.v2.u8 {%rs92, %rs93}, [%rd77+10];
ld.global.v4.u8 {%rs94, %rs95, %rs96, %rs97}, [%rd77+12];
st.local.v4.u8 [%rd82+12], {%rs94, %rs95, %rs96, %rs97};
st.local.v2.u8 [%rd82+10], {%rs92, %rs93};
st.local.u16 [%rd82+8], %rs91;
st.local.u64 [%rd82], %rd270;
mov.pred %p102, -1;
setp.ge.u64	%p59, %rd77, %rd78;
@%p59 bra BB106_90;

mov.pred %p102, 0;
setp.ge.u64	%p61, %rd74, %rd75;
@%p61 bra BB106_90;

ld.local.u64 %rd85, [%rd82];
or.b64 %rd275, %rd85, %rd205;
and.b64 %rd276, %rd275, -4294967296;
setp.eq.s64	%p62, %rd276, 0;
@%p62 bra BB106_85;

div.s64 %rd468, %rd85, %rd205;
bra.uni BB106_86;

BB106_85:
cvt.u32.u64	%r95, %rd205;
cvt.u32.u64	%r96, %rd85;
div.u32 %r97, %r96, %r95;
cvt.u64.u32	%rd468, %r97;

BB106_86:
ld.local.u64 %rd89, [%rd79];
or.b64 %rd279, %rd89, %rd205;
and.b64 %rd280, %rd279, -4294967296;
setp.eq.s64	%p63, %rd280, 0;
@%p63 bra BB106_88;

div.s64 %rd469, %rd89, %rd205;
bra.uni BB106_89;

BB106_88:
cvt.u32.u64	%r98, %rd205;
cvt.u32.u64	%r99, %rd89;
div.u32 %r100, %r99, %r98;
cvt.u64.u32	%rd469, %r100;

BB106_89:
setp.ge.s64	%p102, %rd468, %rd469;

BB106_90:
selp.b64	%rd283, %rd79, %rd82, %p102;
ld.local.u64 %rd93, [%rd283];
ld.local.u16 %rs55, [%rd283+8];
@%p102 bra BB106_92;
bra.uni BB106_91;

BB106_92:
add.s64 %rd288, %rd254, %rd2;
add.s64 %rd98, %rd288, 16;
mov.u64 %rd524, %rd98;
ld.global.u64 %rd289, [%rd74+16];
st.local.u64 [%rd79], %rd289;
ld.global.u16 %rs105, [%rd74+24];
st.local.u16 [%rd79+8], %rs105;
mov.u64 %rd501, %rd77;
mov.u64 %rd502, %rd77;
mov.u64 %rd525, %rd98;
bra.uni BB106_93;

BB106_91:
add.s64 %rd285, %rd257, %rd2;
add.s64 %rd96, %rd285, 16;
mov.u64 %rd501, %rd96;
ld.global.u64 %rd286, [%rd77+16];
st.local.u64 [%rd82], %rd286;
ld.global.u16 %rs104, [%rd77+24];
st.local.u16 [%rd82+8], %rs104;
mov.u64 %rd502, %rd96;
mov.u64 %rd524, %rd74;
mov.u64 %rd525, %rd74;

BB106_93:
mov.u64 %rd103, %rd524;
mov.u64 %rd523, %rd525;
mov.u64 %rd101, %rd501;
mov.u64 %rd500, %rd502;
mov.pred %p103, -1;
setp.ge.u64	%p65, %rd500, %rd78;
@%p65 bra BB106_102;

mov.pred %p103, 0;
setp.ge.u64	%p67, %rd523, %rd75;
@%p67 bra BB106_102;

ld.local.u64 %rd104, [%rd82];
or.b64 %rd292, %rd104, %rd205;
and.b64 %rd293, %rd292, -4294967296;
setp.eq.s64	%p68, %rd293, 0;
@%p68 bra BB106_97;

div.s64 %rd470, %rd104, %rd205;
bra.uni BB106_98;

BB106_97:
cvt.u32.u64	%r101, %rd205;
cvt.u32.u64	%r102, %rd104;
div.u32 %r103, %r102, %r101;
cvt.u64.u32	%rd470, %r103;

BB106_98:
ld.local.u64 %rd108, [%rd79];
or.b64 %rd296, %rd108, %rd205;
and.b64 %rd297, %rd296, -4294967296;
setp.eq.s64	%p69, %rd297, 0;
@%p69 bra BB106_100;

div.s64 %rd471, %rd108, %rd205;
bra.uni BB106_101;

BB106_100:
cvt.u32.u64	%r104, %rd205;
cvt.u32.u64	%r105, %rd108;
div.u32 %r106, %r105, %r104;
cvt.u64.u32	%rd471, %r106;

BB106_101:
setp.ge.s64	%p103, %rd470, %rd471;

BB106_102:
selp.b64	%rd302, %rd79, %rd82, %p103;
ld.local.u64 %rd112, [%rd302];
ld.local.u16 %rs56, [%rd302+8];
@%p103 bra BB106_104;
bra.uni BB106_103;

BB106_104:
add.s64 %rd523, %rd523, 16;
add.s64 %rd116, %rd103, 16;
ld.global.u64 %rd304, [%rd103+16];
st.local.u64 [%rd79], %rd304;
ld.global.u16 %rs107, [%rd103+24];
st.local.u16 [%rd79+8], %rs107;
mov.u64 %rd499, %rd101;
mov.u64 %rd522, %rd116;
bra.uni BB106_105;

BB106_103:
add.s64 %rd500, %rd500, 16;
add.s64 %rd114, %rd101, 16;
ld.global.u64 %rd303, [%rd101+16];
st.local.u64 [%rd82], %rd303;
ld.global.u16 %rs106, [%rd101+24];
st.local.u16 [%rd82+8], %rs106;
mov.u64 %rd499, %rd114;
mov.u64 %rd522, %rd103;

BB106_105:
mov.u64 %rd120, %rd522;
mov.u64 %rd521, %rd523;
mov.u64 %rd118, %rd499;
mov.u64 %rd498, %rd500;
mov.pred %p104, -1;
setp.ge.u64	%p71, %rd498, %rd78;
@%p71 bra BB106_114;

mov.pred %p104, 0;
setp.ge.u64	%p73, %rd521, %rd75;
@%p73 bra BB106_114;

ld.local.u64 %rd121, [%rd82];
or.b64 %rd307, %rd121, %rd205;
and.b64 %rd308, %rd307, -4294967296;
setp.eq.s64	%p74, %rd308, 0;
@%p74 bra BB106_109;

div.s64 %rd472, %rd121, %rd205;
bra.uni BB106_110;

BB106_109:
cvt.u32.u64	%r107, %rd205;
cvt.u32.u64	%r108, %rd121;
div.u32 %r109, %r108, %r107;
cvt.u64.u32	%rd472, %r109;

BB106_110:
ld.local.u64 %rd125, [%rd79];
or.b64 %rd311, %rd125, %rd205;
and.b64 %rd312, %rd311, -4294967296;
setp.eq.s64	%p75, %rd312, 0;
@%p75 bra BB106_112;

div.s64 %rd473, %rd125, %rd205;
bra.uni BB106_113;

BB106_112:
cvt.u32.u64	%r110, %rd205;
cvt.u32.u64	%r111, %rd125;
div.u32 %r112, %r111, %r110;
cvt.u64.u32	%rd473, %r112;

BB106_113:
setp.ge.s64	%p104, %rd472, %rd473;

BB106_114:
selp.b64	%rd317, %rd79, %rd82, %p104;
ld.local.u64 %rd129, [%rd317];
ld.local.u16 %rs57, [%rd317+8];
@%p104 bra BB106_116;
bra.uni BB106_115;

BB106_116:
add.s64 %rd521, %rd521, 16;
add.s64 %rd133, %rd120, 16;
ld.global.u64 %rd319, [%rd120+16];
st.local.u64 [%rd79], %rd319;
ld.global.u16 %rs109, [%rd120+24];
st.local.u16 [%rd79+8], %rs109;
mov.u64 %rd497, %rd118;
mov.u64 %rd520, %rd133;
bra.uni BB106_117;

BB106_115:
add.s64 %rd498, %rd498, 16;
add.s64 %rd131, %rd118, 16;
ld.global.u64 %rd318, [%rd118+16];
st.local.u64 [%rd82], %rd318;
ld.global.u16 %rs108, [%rd118+24];
st.local.u16 [%rd82+8], %rs108;
mov.u64 %rd497, %rd131;
mov.u64 %rd520, %rd120;

BB106_117:
mov.u64 %rd137, %rd520;
mov.u64 %rd519, %rd521;
mov.u64 %rd135, %rd497;
mov.u64 %rd496, %rd498;
mov.pred %p105, -1;
setp.ge.u64	%p77, %rd496, %rd78;
@%p77 bra BB106_126;

mov.pred %p105, 0;
setp.ge.u64	%p79, %rd519, %rd75;
@%p79 bra BB106_126;

ld.local.u64 %rd138, [%rd82];
or.b64 %rd322, %rd138, %rd205;
and.b64 %rd323, %rd322, -4294967296;
setp.eq.s64	%p80, %rd323, 0;
@%p80 bra BB106_121;

div.s64 %rd474, %rd138, %rd205;
bra.uni BB106_122;

BB106_121:
cvt.u32.u64	%r113, %rd205;
cvt.u32.u64	%r114, %rd138;
div.u32 %r115, %r114, %r113;
cvt.u64.u32	%rd474, %r115;

BB106_122:
ld.local.u64 %rd142, [%rd79];
or.b64 %rd326, %rd142, %rd205;
and.b64 %rd327, %rd326, -4294967296;
setp.eq.s64	%p81, %rd327, 0;
@%p81 bra BB106_124;

div.s64 %rd475, %rd142, %rd205;
bra.uni BB106_125;

BB106_124:
cvt.u32.u64	%r116, %rd205;
cvt.u32.u64	%r117, %rd142;
div.u32 %r118, %r117, %r116;
cvt.u64.u32	%rd475, %r118;

BB106_125:
setp.ge.s64	%p105, %rd474, %rd475;

BB106_126:
selp.b64	%rd332, %rd79, %rd82, %p105;
ld.local.u64 %rd146, [%rd332];
ld.local.u16 %rs58, [%rd332+8];
@%p105 bra BB106_128;
bra.uni BB106_127;

BB106_128:
add.s64 %rd519, %rd519, 16;
add.s64 %rd150, %rd137, 16;
ld.global.u64 %rd334, [%rd137+16];
st.local.u64 [%rd79], %rd334;
ld.global.u16 %rs111, [%rd137+24];
st.local.u16 [%rd79+8], %rs111;
mov.u64 %rd495, %rd135;
mov.u64 %rd518, %rd150;
bra.uni BB106_129;

BB106_127:
add.s64 %rd496, %rd496, 16;
add.s64 %rd148, %rd135, 16;
ld.global.u64 %rd333, [%rd135+16];
st.local.u64 [%rd82], %rd333;
ld.global.u16 %rs110, [%rd135+24];
st.local.u16 [%rd82+8], %rs110;
mov.u64 %rd495, %rd148;
mov.u64 %rd518, %rd137;

BB106_129:
mov.u64 %rd154, %rd518;
mov.u64 %rd517, %rd519;
mov.u64 %rd152, %rd495;
mov.u64 %rd494, %rd496;
mov.pred %p106, -1;
setp.ge.u64	%p83, %rd494, %rd78;
@%p83 bra BB106_138;

mov.pred %p106, 0;
setp.ge.u64	%p85, %rd517, %rd75;
@%p85 bra BB106_138;

ld.local.u64 %rd155, [%rd82];
or.b64 %rd337, %rd155, %rd205;
and.b64 %rd338, %rd337, -4294967296;
setp.eq.s64	%p86, %rd338, 0;
@%p86 bra BB106_133;

div.s64 %rd476, %rd155, %rd205;
bra.uni BB106_134;

BB106_133:
cvt.u32.u64	%r119, %rd205;
cvt.u32.u64	%r120, %rd155;
div.u32 %r121, %r120, %r119;
cvt.u64.u32	%rd476, %r121;

BB106_134:
ld.local.u64 %rd159, [%rd79];
or.b64 %rd341, %rd159, %rd205;
and.b64 %rd342, %rd341, -4294967296;
setp.eq.s64	%p87, %rd342, 0;
@%p87 bra BB106_136;

div.s64 %rd477, %rd159, %rd205;
bra.uni BB106_137;

BB106_136:
cvt.u32.u64	%r122, %rd205;
cvt.u32.u64	%r123, %rd159;
div.u32 %r124, %r123, %r122;
cvt.u64.u32	%rd477, %r124;

BB106_137:
setp.ge.s64	%p106, %rd476, %rd477;

BB106_138:
selp.b64	%rd347, %rd79, %rd82, %p106;
ld.local.u64 %rd163, [%rd347];
ld.local.u16 %rs59, [%rd347+8];
@%p106 bra BB106_140;
bra.uni BB106_139;

BB106_140:
add.s64 %rd517, %rd517, 16;
add.s64 %rd167, %rd154, 16;
ld.global.u64 %rd349, [%rd154+16];
st.local.u64 [%rd79], %rd349;
ld.global.u16 %rs113, [%rd154+24];
st.local.u16 [%rd79+8], %rs113;
mov.u64 %rd493, %rd152;
mov.u64 %rd516, %rd167;
bra.uni BB106_141;

BB106_139:
add.s64 %rd494, %rd494, 16;
add.s64 %rd165, %rd152, 16;
ld.global.u64 %rd348, [%rd152+16];
st.local.u64 [%rd82], %rd348;
ld.global.u16 %rs112, [%rd152+24];
st.local.u16 [%rd82+8], %rs112;
mov.u64 %rd493, %rd165;
mov.u64 %rd516, %rd154;

BB106_141:
mov.u64 %rd171, %rd516;
mov.u64 %rd515, %rd517;
mov.u64 %rd169, %rd493;
mov.u64 %rd492, %rd494;
mov.pred %p107, -1;
setp.ge.u64	%p89, %rd492, %rd78;
@%p89 bra BB106_150;

mov.pred %p107, 0;
setp.ge.u64	%p91, %rd515, %rd75;
@%p91 bra BB106_150;

ld.local.u64 %rd172, [%rd82];
or.b64 %rd352, %rd172, %rd205;
and.b64 %rd353, %rd352, -4294967296;
setp.eq.s64	%p92, %rd353, 0;
@%p92 bra BB106_145;

div.s64 %rd478, %rd172, %rd205;
bra.uni BB106_146;

BB106_145:
cvt.u32.u64	%r125, %rd205;
cvt.u32.u64	%r126, %rd172;
div.u32 %r127, %r126, %r125;
cvt.u64.u32	%rd478, %r127;

BB106_146:
ld.local.u64 %rd176, [%rd79];
or.b64 %rd356, %rd176, %rd205;
and.b64 %rd357, %rd356, -4294967296;
setp.eq.s64	%p93, %rd357, 0;
@%p93 bra BB106_148;

div.s64 %rd479, %rd176, %rd205;
bra.uni BB106_149;

BB106_148:
cvt.u32.u64	%r128, %rd205;
cvt.u32.u64	%r129, %rd176;
div.u32 %r130, %r129, %r128;
cvt.u64.u32	%rd479, %r130;

BB106_149:
setp.ge.s64	%p107, %rd478, %rd479;

BB106_150:
selp.b64	%rd362, %rd79, %rd82, %p107;
ld.local.u64 %rd180, [%rd362];
ld.local.u16 %rs60, [%rd362+8];
@%p107 bra BB106_152;
bra.uni BB106_151;

BB106_152:
add.s64 %rd515, %rd515, 16;
add.s64 %rd184, %rd171, 16;
ld.global.u64 %rd366, [%rd171+16];
st.local.u64 [%rd79], %rd366;
ld.global.u16 %rs115, [%rd171+24];
st.local.u16 [%rd79+8], %rs115;
mov.u64 %rd491, %rd169;
mov.u64 %rd514, %rd184;
bra.uni BB106_153;

BB106_151:
add.s64 %rd492, %rd492, 16;
add.s64 %rd182, %rd169, 16;
ld.global.u64 %rd363, [%rd169+16];
st.local.u64 [%rd82], %rd363;
ld.global.u16 %rs114, [%rd169+24];
st.local.u16 [%rd82+8], %rs114;
mov.u64 %rd491, %rd182;
mov.u64 %rd514, %rd171;

BB106_153:
mov.pred %p94, -1;
setp.ge.u64	%p95, %rd492, %rd78;
mov.pred %p108, %p94;
@%p95 bra BB106_162;

setp.ge.u64	%p97, %rd515, %rd75;
mov.pred %p108, %p54;
@%p97 bra BB106_162;

ld.local.u64 %rd189, [%rd82];
or.b64 %rd371, %rd189, %rd205;
and.b64 %rd372, %rd371, -4294967296;
setp.eq.s64	%p98, %rd372, 0;
@%p98 bra BB106_157;

div.s64 %rd526, %rd189, %rd205;
bra.uni BB106_158;

BB106_157:
cvt.u32.u64	%r131, %rd205;
cvt.u32.u64	%r132, %rd189;
div.u32 %r133, %r132, %r131;
cvt.u64.u32	%rd526, %r133;

BB106_158:
ld.local.u64 %rd193, [%rd79];
or.b64 %rd375, %rd193, %rd205;
and.b64 %rd376, %rd375, -4294967296;
setp.eq.s64	%p99, %rd376, 0;
@%p99 bra BB106_160;

div.s64 %rd527, %rd193, %rd205;
bra.uni BB106_161;

BB106_160:
cvt.u32.u64	%r134, %rd205;
cvt.u32.u64	%r135, %rd193;
div.u32 %r136, %r135, %r134;
cvt.u64.u32	%rd527, %r136;

BB106_161:
setp.ge.s64	%p108, %rd526, %rd527;

BB106_162:
selp.b64	%rd381, %rd79, %rd82, %p108;
ld.local.u64 %rd197, [%rd381];
ld.local.u16 %rs61, [%rd381+8];
@%p108 bra BB106_164;
bra.uni BB106_163;

BB106_164:
ld.global.u64 %rd385, [%rd514+16];
st.local.u64 [%rd79], %rd385;
ld.global.u16 %rs117, [%rd514+24];
st.local.u16 [%rd79+8], %rs117;
bra.uni BB106_165;

BB106_163:
ld.global.u64 %rd382, [%rd491+16];
st.local.u64 [%rd82], %rd382;
ld.global.u16 %rs116, [%rd491+24];
st.local.u16 [%rd82+8], %rs116;

BB106_165:
cvta.to.global.u64 %rd198, %rd203;
cvta.to.global.u64 %rd199, %rd204;
bar.sync 0;
cvt.u64.u32	%rd388, %r83;
add.s64 %rd389, %rd388, %rd3;
shl.b64 %rd390, %rd389, 4;
add.s64 %rd391, %rd2, %rd390;
st.global.u64 [%rd391], %rd93;
st.global.u64 [%rd391+16], %rd112;
st.global.u64 [%rd391+32], %rd129;
st.global.u64 [%rd391+48], %rd146;
st.global.u64 [%rd391+64], %rd163;
st.global.u64 [%rd391+80], %rd180;
st.global.u64 [%rd391+96], %rd197;
st.global.u16 [%rd391+8], %rs55;
st.global.u16 [%rd391+24], %rs56;
st.global.u16 [%rd391+40], %rs57;
st.global.u16 [%rd391+56], %rs58;
st.global.u16 [%rd391+72], %rs59;
st.global.u16 [%rd391+88], %rs60;
st.global.u16 [%rd391+104], %rs61;
bar.sync 0;
mul.lo.s32 %r139, %r34, 1792;
cvt.u64.u32	%rd200, %r139;
setp.ge.u32	%p100, %r144, %r18;
@%p100 bra BB106_167;

BB106_166:
cvt.u64.u32	%rd392, %r144;
add.s64 %rd393, %rd392, %rd200;
shl.b64 %rd394, %rd393, 3;
add.s64 %rd395, %rd198, %rd394;
shl.b64 %rd396, %rd393, 1;
add.s64 %rd397, %rd199, %rd396;
add.s64 %rd398, %rd392, %rd3;
shl.b64 %rd399, %rd398, 4;
add.s64 %rd400, %rd2, %rd399;
ld.global.u64 %rd401, [%rd400];
st.global.u64 [%rd395], %rd401;
ld.global.u16 %rs118, [%rd400+8];
st.global.u16 [%rd397], %rs118;
add.s32 %r144, %r144, 256;
setp.lt.u32	%p101, %r144, %r18;
@%p101 bra BB106_166;

BB106_167:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot107[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<105>;
.reg .b16 %rs<179>;
.reg .b32 %r<152>;
.reg .b64 %rd<530>;


mov.u64 %rd529, __local_depot107;
cvta.local.u64 %SP, %rd529;
ld.param.u64 %rd197, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+48];
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd194, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u64 %rd193, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IjSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd193;
cvta.to.global.u64 %rd198, %rd194;
mov.u32 %r34, %ctaid.x;
mul.wide.u32 %rd199, %r34, 4;
add.s64 %rd200, %rd198, %rd199;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd200];
ld.global.u32 %r36, [%rd200+4];
add.s32 %r37, %r3, %r36;
min.s32 %r148, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r147, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB107_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r148, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r147, %r48, %r5;

BB107_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r147, %r7;
sub.s32 %r14, %r148, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r151, %tid.x;
cvt.u64.u32	%rd201, %r151;
cvt.u64.u32	%rd202, %r49;
add.s64 %rd203, %rd201, %rd202;
shl.b64 %rd204, %rd203, 4;
add.s64 %rd2, %rd1, %rd204;
@%p16 bra BB107_17;
bra.uni BB107_3;

BB107_17:
ld.global.u64 %rd425, [%rd2];
ld.global.u16 %rs135, [%rd2+8];
ld.global.u64 %rd426, [%rd2+4096];
ld.global.u16 %rs137, [%rd2+4104];
ld.global.u64 %rd428, [%rd2+8192];
ld.global.u16 %rs138, [%rd2+8200];
ld.global.u64 %rd429, [%rd2+12288];
ld.global.u16 %rs140, [%rd2+12296];
ld.global.u64 %rd431, [%rd2+16384];
ld.global.u16 %rs141, [%rd2+16392];
ld.global.u64 %rd430, [%rd2+20480];
ld.global.u16 %rs139, [%rd2+20488];
ld.global.u64 %rd427, [%rd2+24576];
ld.global.u16 %rs136, [%rd2+24584];
bra.uni BB107_18;

BB107_3:
mov.u64 %rd205, 0;
mov.u16 %rs62, 0;
setp.ge.u32	%p17, %r151, %r14;
mov.u16 %rs147, %rs62;
mov.u64 %rd437, %rd205;
@%p17 bra BB107_5;

ld.global.u64 %rd3, [%rd2];
ld.global.u16 %rs1, [%rd2+8];
mov.u16 %rs147, %rs1;
mov.u64 %rd437, %rd3;

BB107_5:
mov.u64 %rd413, %rd437;
mov.u64 %rd425, %rd413;
mov.u16 %rs123, %rs147;
mov.u16 %rs135, %rs123;
add.s32 %r50, %r151, 256;
setp.ge.u32	%p18, %r50, %r14;
mov.u16 %rs146, %rs62;
mov.u64 %rd436, %rd205;
@%p18 bra BB107_7;

ld.global.u64 %rd436, [%rd2+4096];
ld.global.u16 %rs146, [%rd2+4104];

BB107_7:
mov.u64 %rd426, %rd436;
mov.u16 %rs137, %rs146;
add.s32 %r51, %r151, 512;
setp.ge.u32	%p19, %r51, %r14;
mov.u16 %rs145, %rs62;
mov.u64 %rd435, %rd205;
@%p19 bra BB107_9;

ld.global.u64 %rd435, [%rd2+8192];
ld.global.u16 %rs145, [%rd2+8200];

BB107_9:
mov.u64 %rd428, %rd435;
mov.u16 %rs138, %rs145;
add.s32 %r52, %r151, 768;
setp.ge.u32	%p20, %r52, %r14;
mov.u16 %rs144, %rs62;
mov.u64 %rd434, %rd205;
@%p20 bra BB107_11;

ld.global.u64 %rd434, [%rd2+12288];
ld.global.u16 %rs144, [%rd2+12296];

BB107_11:
mov.u64 %rd429, %rd434;
mov.u16 %rs140, %rs144;
add.s32 %r53, %r151, 1024;
setp.ge.u32	%p21, %r53, %r14;
mov.u16 %rs143, %rs62;
mov.u64 %rd433, %rd205;
@%p21 bra BB107_13;

ld.global.u64 %rd433, [%rd2+16384];
ld.global.u16 %rs143, [%rd2+16392];

BB107_13:
mov.u64 %rd431, %rd433;
mov.u16 %rs141, %rs143;
add.s32 %r54, %r151, 1280;
setp.ge.u32	%p22, %r54, %r14;
mov.u16 %rs142, %rs62;
mov.u64 %rd432, %rd205;
@%p22 bra BB107_15;

ld.global.u64 %rd432, [%rd2+20480];
ld.global.u16 %rs142, [%rd2+20488];

BB107_15:
mov.u64 %rd430, %rd432;
mov.u16 %rs139, %rs142;
add.s32 %r55, %r151, 1536;
setp.ge.u32	%p23, %r55, %r14;
mov.u16 %rs136, %rs62;
mov.u64 %rd427, %rd205;
@%p23 bra BB107_18;

ld.global.u64 %rd427, [%rd2+24576];
ld.global.u16 %rs136, [%rd2+24584];

BB107_18:
@%p16 bra BB107_33;
bra.uni BB107_19;

BB107_33:
mov.u32 %r76, %tid.x;
mul.wide.u32 %rd233, %r76, 16;
mov.u64 %rd234, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd235, %rd234, %rd233;
st.shared.u64 [%rd235], %rd425;
st.shared.u64 [%rd235+4096], %rd426;
st.shared.u64 [%rd235+8192], %rd428;
st.shared.u64 [%rd235+12288], %rd429;
st.shared.u64 [%rd235+16384], %rd431;
st.shared.u64 [%rd235+20480], %rd430;
st.shared.u64 [%rd235+24576], %rd427;
st.shared.u16 [%rd235+8], %rs135;
st.shared.u16 [%rd235+4104], %rs137;
st.shared.u16 [%rd235+8200], %rs138;
st.shared.u16 [%rd235+12296], %rs140;
st.shared.u16 [%rd235+16392], %rs141;
st.shared.u16 [%rd235+20488], %rs139;
st.shared.u16 [%rd235+24584], %rs136;
bra.uni BB107_34;

BB107_19:
setp.ge.u32	%p25, %r151, %r14;
@%p25 bra BB107_21;

mul.wide.u32 %rd212, %r151, 16;
mov.u64 %rd213, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd214, %rd213, %rd212;
st.shared.u64 [%rd214], %rd425;
st.shared.u16 [%rd214+8], %rs135;

BB107_21:
add.s32 %r59, %r151, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB107_23;

mul.wide.u32 %rd215, %r151, 16;
mov.u64 %rd216, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd217, %rd216, %rd215;
st.shared.u64 [%rd217+4096], %rd426;
st.shared.u16 [%rd217+4104], %rs137;

BB107_23:
add.s32 %r62, %r151, 512;
setp.ge.u32	%p27, %r62, %r14;
@%p27 bra BB107_25;

mul.wide.u32 %rd218, %r151, 16;
mov.u64 %rd219, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd220, %rd219, %rd218;
st.shared.u64 [%rd220+8192], %rd428;
st.shared.u16 [%rd220+8200], %rs138;

BB107_25:
add.s32 %r65, %r151, 768;
setp.ge.u32	%p28, %r65, %r14;
@%p28 bra BB107_27;

mul.wide.u32 %rd221, %r151, 16;
mov.u64 %rd222, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd223, %rd222, %rd221;
st.shared.u64 [%rd223+12288], %rd429;
st.shared.u16 [%rd223+12296], %rs140;

BB107_27:
add.s32 %r68, %r151, 1024;
setp.ge.u32	%p29, %r68, %r14;
@%p29 bra BB107_29;

mul.wide.u32 %rd224, %r151, 16;
mov.u64 %rd225, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd226, %rd225, %rd224;
st.shared.u64 [%rd226+16384], %rd431;
st.shared.u16 [%rd226+16392], %rs141;

BB107_29:
add.s32 %r71, %r151, 1280;
setp.ge.u32	%p30, %r71, %r14;
@%p30 bra BB107_31;

mul.wide.u32 %rd227, %r151, 16;
mov.u64 %rd228, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd229, %rd228, %rd227;
st.shared.u64 [%rd229+20480], %rd430;
st.shared.u16 [%rd229+20488], %rs139;

BB107_31:
add.s32 %r74, %r151, 1536;
setp.ge.u32	%p31, %r74, %r14;
@%p31 bra BB107_34;

mul.wide.u32 %rd230, %r151, 16;
mov.u64 %rd231, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd232, %rd231, %rd230;
st.shared.u64 [%rd232+24576], %rd427;
st.shared.u16 [%rd232+24584], %rs136;

BB107_34:
cvt.u64.u32	%rd236, %r7;
cvt.u64.u32	%rd30, %r14;
add.s64 %rd238, %rd201, %rd236;
shl.b64 %rd239, %rd238, 4;
add.s64 %rd31, %rd1, %rd239;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB107_49;
bra.uni BB107_35;

BB107_49:
ld.global.u64 %rd456, [%rd31];
ld.global.u16 %rs166, [%rd31+8];
ld.global.u64 %rd457, [%rd31+4096];
ld.global.u16 %rs168, [%rd31+4104];
ld.global.u64 %rd459, [%rd31+8192];
ld.global.u16 %rs169, [%rd31+8200];
ld.global.u64 %rd460, [%rd31+12288];
ld.global.u16 %rs171, [%rd31+12296];
ld.global.u64 %rd462, [%rd31+16384];
ld.global.u16 %rs172, [%rd31+16392];
ld.global.u64 %rd461, [%rd31+20480];
ld.global.u16 %rs170, [%rd31+20488];
ld.global.u64 %rd458, [%rd31+24576];
ld.global.u16 %rs167, [%rd31+24584];
bra.uni BB107_50;

BB107_35:
mov.u64 %rd240, 0;
mov.u16 %rs69, 0;
setp.ge.u32	%p33, %r151, %r13;
mov.u16 %rs178, %rs69;
mov.u64 %rd468, %rd240;
@%p33 bra BB107_37;

ld.global.u64 %rd32, [%rd31];
ld.global.u16 %rs28, [%rd31+8];
mov.u16 %rs178, %rs28;
mov.u64 %rd468, %rd32;

BB107_37:
mov.u64 %rd444, %rd468;
mov.u64 %rd456, %rd444;
mov.u16 %rs154, %rs178;
mov.u16 %rs166, %rs154;
add.s32 %r77, %r151, 256;
setp.ge.u32	%p34, %r77, %r13;
mov.u16 %rs177, %rs69;
mov.u64 %rd467, %rd240;
@%p34 bra BB107_39;

ld.global.u64 %rd467, [%rd31+4096];
ld.global.u16 %rs177, [%rd31+4104];

BB107_39:
mov.u64 %rd457, %rd467;
mov.u16 %rs168, %rs177;
add.s32 %r78, %r151, 512;
setp.ge.u32	%p35, %r78, %r13;
mov.u16 %rs176, %rs69;
mov.u64 %rd466, %rd240;
@%p35 bra BB107_41;

ld.global.u64 %rd466, [%rd31+8192];
ld.global.u16 %rs176, [%rd31+8200];

BB107_41:
mov.u64 %rd459, %rd466;
mov.u16 %rs169, %rs176;
add.s32 %r79, %r151, 768;
setp.ge.u32	%p36, %r79, %r13;
mov.u16 %rs175, %rs69;
mov.u64 %rd465, %rd240;
@%p36 bra BB107_43;

ld.global.u64 %rd465, [%rd31+12288];
ld.global.u16 %rs175, [%rd31+12296];

BB107_43:
mov.u64 %rd460, %rd465;
mov.u16 %rs171, %rs175;
add.s32 %r80, %r151, 1024;
setp.ge.u32	%p37, %r80, %r13;
mov.u16 %rs174, %rs69;
mov.u64 %rd464, %rd240;
@%p37 bra BB107_45;

ld.global.u64 %rd464, [%rd31+16384];
ld.global.u16 %rs174, [%rd31+16392];

BB107_45:
mov.u64 %rd462, %rd464;
mov.u16 %rs172, %rs174;
add.s32 %r81, %r151, 1280;
setp.ge.u32	%p38, %r81, %r13;
mov.u16 %rs173, %rs69;
mov.u64 %rd463, %rd240;
@%p38 bra BB107_47;

ld.global.u64 %rd463, [%rd31+20480];
ld.global.u16 %rs173, [%rd31+20488];

BB107_47:
mov.u64 %rd461, %rd463;
mov.u16 %rs170, %rs173;
add.s32 %r82, %r151, 1536;
setp.ge.u32	%p39, %r82, %r13;
mov.u16 %rs167, %rs69;
mov.u64 %rd458, %rd240;
@%p39 bra BB107_50;

ld.global.u64 %rd458, [%rd31+24576];
ld.global.u16 %rs167, [%rd31+24584];

BB107_50:
add.s64 %rd248, %rd201, %rd30;
shl.b64 %rd249, %rd248, 4;
mov.u64 %rd250, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd59, %rd250, %rd249;
@%p32 bra BB107_65;
bra.uni BB107_51;

BB107_65:
st.shared.u64 [%rd59], %rd456;
st.shared.u64 [%rd59+4096], %rd457;
st.shared.u64 [%rd59+8192], %rd459;
st.shared.u64 [%rd59+12288], %rd460;
st.shared.u64 [%rd59+16384], %rd462;
st.shared.u64 [%rd59+20480], %rd461;
st.shared.u64 [%rd59+24576], %rd458;
st.shared.u16 [%rd59+8], %rs166;
st.shared.u16 [%rd59+4104], %rs168;
st.shared.u16 [%rd59+8200], %rs169;
st.shared.u16 [%rd59+12296], %rs171;
st.shared.u16 [%rd59+16392], %rs172;
st.shared.u16 [%rd59+20488], %rs170;
bra.uni BB107_66;

BB107_51:
setp.ge.u32	%p41, %r151, %r13;
@%p41 bra BB107_53;

st.shared.u64 [%rd59], %rd456;
st.shared.u16 [%rd59+8], %rs166;

BB107_53:
add.s32 %r83, %r151, 256;
setp.ge.u32	%p42, %r83, %r13;
@%p42 bra BB107_55;

st.shared.u64 [%rd59+4096], %rd457;
st.shared.u16 [%rd59+4104], %rs168;

BB107_55:
add.s32 %r84, %r151, 512;
setp.ge.u32	%p43, %r84, %r13;
@%p43 bra BB107_57;

st.shared.u64 [%rd59+8192], %rd459;
st.shared.u16 [%rd59+8200], %rs169;

BB107_57:
add.s32 %r85, %r151, 768;
setp.ge.u32	%p44, %r85, %r13;
@%p44 bra BB107_59;

st.shared.u64 [%rd59+12288], %rd460;
st.shared.u16 [%rd59+12296], %rs171;

BB107_59:
add.s32 %r86, %r151, 1024;
setp.ge.u32	%p45, %r86, %r13;
@%p45 bra BB107_61;

st.shared.u64 [%rd59+16384], %rd462;
st.shared.u16 [%rd59+16392], %rs172;

BB107_61:
add.s32 %r87, %r151, 1280;
setp.ge.u32	%p46, %r87, %r13;
@%p46 bra BB107_63;

st.shared.u64 [%rd59+20480], %rd461;
st.shared.u16 [%rd59+20488], %rs170;

BB107_63:
add.s32 %r88, %r151, 1536;
setp.ge.u32	%p47, %r88, %r13;
@%p47 bra BB107_67;

st.shared.u64 [%rd59+24576], %rd458;

BB107_66:
st.shared.u16 [%rd59+24584], %rs167;

BB107_67:
bar.sync 0;
mul.lo.s32 %r90, %r151, 7;
add.s32 %r18, %r14, %r13;
min.u32 %r19, %r90, %r18;
setp.lt.u32	%p48, %r19, %r13;
sub.s32 %r91, %r19, %r13;
selp.b32	%r150, 0, %r91, %p48;
min.u32 %r149, %r14, %r19;
setp.ge.u32	%p49, %r150, %r149;
@%p49 bra BB107_76;

add.s32 %r22, %r19, -1;

BB107_69:
add.s32 %r92, %r149, %r150;
shr.u32 %r25, %r92, 1;
sub.s32 %r93, %r22, %r25;
cvt.u64.u32	%rd251, %r93;
add.s64 %rd252, %rd251, %rd30;
shl.b64 %rd253, %rd252, 4;
add.s64 %rd255, %rd250, %rd253;
ld.shared.u64 %rd61, [%rd255];
or.b64 %rd256, %rd61, %rd197;
and.b64 %rd257, %rd256, -4294967296;
setp.eq.s64	%p50, %rd257, 0;
@%p50 bra BB107_71;
bra.uni BB107_70;

BB107_71:
cvt.u32.u64	%r94, %rd197;
cvt.u32.u64	%r95, %rd61;
div.u32 %r96, %r95, %r94;
cvt.u64.u32	%rd469, %r96;
bra.uni BB107_72;

BB107_70:
div.s64 %rd469, %rd61, %rd197;

BB107_72:
mul.wide.u32 %rd258, %r25, 16;
add.s64 %rd260, %rd250, %rd258;
ld.shared.u64 %rd65, [%rd260];
or.b64 %rd261, %rd65, %rd197;
and.b64 %rd262, %rd261, -4294967296;
setp.eq.s64	%p51, %rd262, 0;
@%p51 bra BB107_74;
bra.uni BB107_73;

BB107_74:
cvt.u32.u64	%r97, %rd197;
cvt.u32.u64	%r98, %rd65;
div.u32 %r99, %r98, %r97;
cvt.u64.u32	%rd470, %r99;
bra.uni BB107_75;

BB107_73:
div.s64 %rd470, %rd65, %rd197;

BB107_75:
add.s32 %r100, %r25, 1;
setp.lt.s64	%p52, %rd469, %rd470;
selp.b32	%r150, %r150, %r100, %p52;
selp.b32	%r149, %r25, %r149, %p52;
setp.lt.u32	%p53, %r150, %r149;
@%p53 bra BB107_69;

BB107_76:
cvt.u64.u32	%rd69, %r150;
mul.wide.u32 %rd263, %r150, 16;
add.s64 %rd70, %rd250, %rd263;
shl.b64 %rd265, %rd30, 4;
add.s64 %rd71, %rd250, %rd265;
sub.s32 %r101, %r19, %r150;
cvt.u64.u32	%rd266, %r101;
add.s64 %rd72, %rd266, %rd30;
shl.b64 %rd267, %rd72, 4;
add.s64 %rd73, %rd250, %rd267;
cvt.u64.u32	%rd268, %r13;
add.s64 %rd269, %rd30, %rd268;
shl.b64 %rd270, %rd269, 4;
add.s64 %rd74, %rd250, %rd270;
ld.shared.u64 %rd271, [%rd70];
ld.shared.u16 %rs76, [%rd70+8];
ld.shared.v2.u8 {%rs77, %rs78}, [%rd70+10];
ld.shared.v4.u8 {%rs79, %rs80, %rs81, %rs82}, [%rd70+12];
add.u64 %rd272, %SP, 0;
cvta.to.local.u64 %rd273, %rd272;
st.local.v4.u8 [%rd273+12], {%rs79, %rs80, %rs81, %rs82};
st.local.v2.u8 [%rd273+10], {%rs77, %rs78};
st.local.u16 [%rd273+8], %rs76;
st.local.u64 [%rd273], %rd271;
ld.shared.u64 %rd274, [%rd73];
ld.shared.u16 %rs89, [%rd73+8];
ld.shared.v2.u8 {%rs90, %rs91}, [%rd73+10];
ld.shared.v4.u8 {%rs92, %rs93, %rs94, %rs95}, [%rd73+12];
add.u64 %rd275, %SP, 16;
cvta.to.local.u64 %rd276, %rd275;
st.local.v4.u8 [%rd276+12], {%rs92, %rs93, %rs94, %rs95};
st.local.v2.u8 [%rd276+10], {%rs90, %rs91};
st.local.u16 [%rd276+8], %rs89;
st.local.u64 [%rd276], %rd274;
mov.pred %p98, -1;
setp.ge.u64	%p55, %rd73, %rd74;
@%p55 bra BB107_85;

mov.pred %p98, 0;
setp.ge.u64	%p57, %rd70, %rd71;
@%p57 bra BB107_85;

ld.local.u64 %rd75, [%rd276];
or.b64 %rd279, %rd75, %rd197;
and.b64 %rd280, %rd279, -4294967296;
setp.eq.s64	%p58, %rd280, 0;
@%p58 bra BB107_80;

div.s64 %rd471, %rd75, %rd197;
bra.uni BB107_81;

BB107_80:
cvt.u32.u64	%r102, %rd197;
cvt.u32.u64	%r103, %rd75;
div.u32 %r104, %r103, %r102;
cvt.u64.u32	%rd471, %r104;

BB107_81:
ld.local.u64 %rd79, [%rd273];
or.b64 %rd283, %rd79, %rd197;
and.b64 %rd284, %rd283, -4294967296;
setp.eq.s64	%p59, %rd284, 0;
@%p59 bra BB107_83;

div.s64 %rd472, %rd79, %rd197;
bra.uni BB107_84;

BB107_83:
cvt.u32.u64	%r105, %rd197;
cvt.u32.u64	%r106, %rd79;
div.u32 %r107, %r106, %r105;
cvt.u64.u32	%rd472, %r107;

BB107_84:
setp.ge.s64	%p98, %rd471, %rd472;

BB107_85:
selp.b64	%rd287, %rd273, %rd276, %p98;
ld.local.u64 %rd83, [%rd287];
ld.local.u16 %rs55, [%rd287+8];
@%p98 bra BB107_87;
bra.uni BB107_86;

BB107_87:
mov.u64 %rd504, %rd73;
shl.b64 %rd292, %rd69, 4;
add.s64 %rd294, %rd292, %rd250;
add.s64 %rd90, %rd294, 16;
mov.u64 %rd526, %rd90;
ld.shared.u64 %rd295, [%rd70+16];
st.local.u64 [%rd273], %rd295;
ld.shared.u16 %rs103, [%rd70+24];
st.local.u16 [%rd273+8], %rs103;
mov.u64 %rd493, %rd73;
mov.u64 %rd515, %rd90;
bra.uni BB107_88;

BB107_86:
mov.u64 %rd526, %rd70;
add.s64 %rd290, %rd267, %rd250;
add.s64 %rd87, %rd290, 16;
mov.u64 %rd504, %rd87;
ld.shared.u64 %rd291, [%rd73+16];
st.local.u64 [%rd276], %rd291;
ld.shared.u16 %rs102, [%rd73+24];
st.local.u16 [%rd276+8], %rs102;
mov.u64 %rd493, %rd87;
mov.u64 %rd515, %rd70;

BB107_88:
mov.u64 %rd95, %rd526;
mov.u64 %rd514, %rd515;
mov.u64 %rd93, %rd504;
mov.u64 %rd492, %rd493;
mov.pred %p99, -1;
setp.ge.u64	%p61, %rd492, %rd74;
@%p61 bra BB107_97;

mov.pred %p99, 0;
setp.ge.u64	%p63, %rd514, %rd71;
@%p63 bra BB107_97;

ld.local.u64 %rd96, [%rd276];
or.b64 %rd298, %rd96, %rd197;
and.b64 %rd299, %rd298, -4294967296;
setp.eq.s64	%p64, %rd299, 0;
@%p64 bra BB107_92;

div.s64 %rd473, %rd96, %rd197;
bra.uni BB107_93;

BB107_92:
cvt.u32.u64	%r108, %rd197;
cvt.u32.u64	%r109, %rd96;
div.u32 %r110, %r109, %r108;
cvt.u64.u32	%rd473, %r110;

BB107_93:
ld.local.u64 %rd100, [%rd273];
or.b64 %rd302, %rd100, %rd197;
and.b64 %rd303, %rd302, -4294967296;
setp.eq.s64	%p65, %rd303, 0;
@%p65 bra BB107_95;

div.s64 %rd474, %rd100, %rd197;
bra.uni BB107_96;

BB107_95:
cvt.u32.u64	%r111, %rd197;
cvt.u32.u64	%r112, %rd100;
div.u32 %r113, %r112, %r111;
cvt.u64.u32	%rd474, %r113;

BB107_96:
setp.ge.s64	%p99, %rd473, %rd474;

BB107_97:
selp.b64	%rd308, %rd273, %rd276, %p99;
ld.local.u64 %rd104, [%rd308];
ld.local.u16 %rs56, [%rd308+8];
@%p99 bra BB107_99;
bra.uni BB107_98;

BB107_99:
add.s64 %rd514, %rd514, 16;
add.s64 %rd108, %rd95, 16;
ld.shared.u64 %rd310, [%rd95+16];
st.local.u64 [%rd273], %rd310;
ld.shared.u16 %rs105, [%rd95+24];
st.local.u16 [%rd273+8], %rs105;
mov.u64 %rd503, %rd93;
mov.u64 %rd525, %rd108;
bra.uni BB107_100;

BB107_98:
add.s64 %rd492, %rd492, 16;
add.s64 %rd106, %rd93, 16;
ld.shared.u64 %rd309, [%rd93+16];
st.local.u64 [%rd276], %rd309;
ld.shared.u16 %rs104, [%rd93+24];
st.local.u16 [%rd276+8], %rs104;
mov.u64 %rd503, %rd106;
mov.u64 %rd525, %rd95;

BB107_100:
mov.u64 %rd112, %rd525;
mov.u64 %rd513, %rd514;
mov.u64 %rd110, %rd503;
mov.u64 %rd491, %rd492;
mov.pred %p100, -1;
setp.ge.u64	%p67, %rd491, %rd74;
@%p67 bra BB107_109;

mov.pred %p100, 0;
setp.ge.u64	%p69, %rd513, %rd71;
@%p69 bra BB107_109;

ld.local.u64 %rd113, [%rd276];
or.b64 %rd313, %rd113, %rd197;
and.b64 %rd314, %rd313, -4294967296;
setp.eq.s64	%p70, %rd314, 0;
@%p70 bra BB107_104;

div.s64 %rd475, %rd113, %rd197;
bra.uni BB107_105;

BB107_104:
cvt.u32.u64	%r114, %rd197;
cvt.u32.u64	%r115, %rd113;
div.u32 %r116, %r115, %r114;
cvt.u64.u32	%rd475, %r116;

BB107_105:
ld.local.u64 %rd117, [%rd273];
or.b64 %rd317, %rd117, %rd197;
and.b64 %rd318, %rd317, -4294967296;
setp.eq.s64	%p71, %rd318, 0;
@%p71 bra BB107_107;

div.s64 %rd476, %rd117, %rd197;
bra.uni BB107_108;

BB107_107:
cvt.u32.u64	%r117, %rd197;
cvt.u32.u64	%r118, %rd117;
div.u32 %r119, %r118, %r117;
cvt.u64.u32	%rd476, %r119;

BB107_108:
setp.ge.s64	%p100, %rd475, %rd476;

BB107_109:
selp.b64	%rd323, %rd273, %rd276, %p100;
ld.local.u64 %rd121, [%rd323];
ld.local.u16 %rs57, [%rd323+8];
@%p100 bra BB107_111;
bra.uni BB107_110;

BB107_111:
add.s64 %rd513, %rd513, 16;
add.s64 %rd125, %rd112, 16;
ld.shared.u64 %rd325, [%rd112+16];
st.local.u64 [%rd273], %rd325;
ld.shared.u16 %rs107, [%rd112+24];
st.local.u16 [%rd273+8], %rs107;
mov.u64 %rd502, %rd110;
mov.u64 %rd524, %rd125;
bra.uni BB107_112;

BB107_110:
add.s64 %rd491, %rd491, 16;
add.s64 %rd123, %rd110, 16;
ld.shared.u64 %rd324, [%rd110+16];
st.local.u64 [%rd276], %rd324;
ld.shared.u16 %rs106, [%rd110+24];
st.local.u16 [%rd276+8], %rs106;
mov.u64 %rd502, %rd123;
mov.u64 %rd524, %rd112;

BB107_112:
mov.u64 %rd129, %rd524;
mov.u64 %rd512, %rd513;
mov.u64 %rd127, %rd502;
mov.u64 %rd490, %rd491;
mov.pred %p101, -1;
setp.ge.u64	%p73, %rd490, %rd74;
@%p73 bra BB107_121;

mov.pred %p101, 0;
setp.ge.u64	%p75, %rd512, %rd71;
@%p75 bra BB107_121;

ld.local.u64 %rd130, [%rd276];
or.b64 %rd328, %rd130, %rd197;
and.b64 %rd329, %rd328, -4294967296;
setp.eq.s64	%p76, %rd329, 0;
@%p76 bra BB107_116;

div.s64 %rd477, %rd130, %rd197;
bra.uni BB107_117;

BB107_116:
cvt.u32.u64	%r120, %rd197;
cvt.u32.u64	%r121, %rd130;
div.u32 %r122, %r121, %r120;
cvt.u64.u32	%rd477, %r122;

BB107_117:
ld.local.u64 %rd134, [%rd273];
or.b64 %rd332, %rd134, %rd197;
and.b64 %rd333, %rd332, -4294967296;
setp.eq.s64	%p77, %rd333, 0;
@%p77 bra BB107_119;

div.s64 %rd478, %rd134, %rd197;
bra.uni BB107_120;

BB107_119:
cvt.u32.u64	%r123, %rd197;
cvt.u32.u64	%r124, %rd134;
div.u32 %r125, %r124, %r123;
cvt.u64.u32	%rd478, %r125;

BB107_120:
setp.ge.s64	%p101, %rd477, %rd478;

BB107_121:
selp.b64	%rd338, %rd273, %rd276, %p101;
ld.local.u64 %rd138, [%rd338];
ld.local.u16 %rs58, [%rd338+8];
@%p101 bra BB107_123;
bra.uni BB107_122;

BB107_123:
add.s64 %rd512, %rd512, 16;
add.s64 %rd142, %rd129, 16;
ld.shared.u64 %rd340, [%rd129+16];
st.local.u64 [%rd273], %rd340;
ld.shared.u16 %rs109, [%rd129+24];
st.local.u16 [%rd273+8], %rs109;
mov.u64 %rd501, %rd127;
mov.u64 %rd523, %rd142;
bra.uni BB107_124;

BB107_122:
add.s64 %rd490, %rd490, 16;
add.s64 %rd140, %rd127, 16;
ld.shared.u64 %rd339, [%rd127+16];
st.local.u64 [%rd276], %rd339;
ld.shared.u16 %rs108, [%rd127+24];
st.local.u16 [%rd276+8], %rs108;
mov.u64 %rd501, %rd140;
mov.u64 %rd523, %rd129;

BB107_124:
mov.u64 %rd146, %rd523;
mov.u64 %rd511, %rd512;
mov.u64 %rd144, %rd501;
mov.u64 %rd489, %rd490;
mov.pred %p102, -1;
setp.ge.u64	%p79, %rd489, %rd74;
@%p79 bra BB107_133;

mov.pred %p102, 0;
setp.ge.u64	%p81, %rd511, %rd71;
@%p81 bra BB107_133;

ld.local.u64 %rd147, [%rd276];
or.b64 %rd343, %rd147, %rd197;
and.b64 %rd344, %rd343, -4294967296;
setp.eq.s64	%p82, %rd344, 0;
@%p82 bra BB107_128;

div.s64 %rd479, %rd147, %rd197;
bra.uni BB107_129;

BB107_128:
cvt.u32.u64	%r126, %rd197;
cvt.u32.u64	%r127, %rd147;
div.u32 %r128, %r127, %r126;
cvt.u64.u32	%rd479, %r128;

BB107_129:
ld.local.u64 %rd151, [%rd273];
or.b64 %rd347, %rd151, %rd197;
and.b64 %rd348, %rd347, -4294967296;
setp.eq.s64	%p83, %rd348, 0;
@%p83 bra BB107_131;

div.s64 %rd480, %rd151, %rd197;
bra.uni BB107_132;

BB107_131:
cvt.u32.u64	%r129, %rd197;
cvt.u32.u64	%r130, %rd151;
div.u32 %r131, %r130, %r129;
cvt.u64.u32	%rd480, %r131;

BB107_132:
setp.ge.s64	%p102, %rd479, %rd480;

BB107_133:
selp.b64	%rd353, %rd273, %rd276, %p102;
ld.local.u64 %rd155, [%rd353];
ld.local.u16 %rs59, [%rd353+8];
@%p102 bra BB107_135;
bra.uni BB107_134;

BB107_135:
add.s64 %rd511, %rd511, 16;
add.s64 %rd159, %rd146, 16;
ld.shared.u64 %rd355, [%rd146+16];
st.local.u64 [%rd273], %rd355;
ld.shared.u16 %rs111, [%rd146+24];
st.local.u16 [%rd273+8], %rs111;
mov.u64 %rd500, %rd144;
mov.u64 %rd522, %rd159;
bra.uni BB107_136;

BB107_134:
add.s64 %rd489, %rd489, 16;
add.s64 %rd157, %rd144, 16;
ld.shared.u64 %rd354, [%rd144+16];
st.local.u64 [%rd276], %rd354;
ld.shared.u16 %rs110, [%rd144+24];
st.local.u16 [%rd276+8], %rs110;
mov.u64 %rd500, %rd157;
mov.u64 %rd522, %rd146;

BB107_136:
mov.u64 %rd163, %rd522;
mov.u64 %rd510, %rd511;
mov.u64 %rd161, %rd500;
mov.u64 %rd488, %rd489;
mov.pred %p103, -1;
setp.ge.u64	%p85, %rd488, %rd74;
@%p85 bra BB107_145;

mov.pred %p103, 0;
setp.ge.u64	%p87, %rd510, %rd71;
@%p87 bra BB107_145;

ld.local.u64 %rd164, [%rd276];
or.b64 %rd358, %rd164, %rd197;
and.b64 %rd359, %rd358, -4294967296;
setp.eq.s64	%p88, %rd359, 0;
@%p88 bra BB107_140;

div.s64 %rd481, %rd164, %rd197;
bra.uni BB107_141;

BB107_140:
cvt.u32.u64	%r132, %rd197;
cvt.u32.u64	%r133, %rd164;
div.u32 %r134, %r133, %r132;
cvt.u64.u32	%rd481, %r134;

BB107_141:
ld.local.u64 %rd168, [%rd273];
or.b64 %rd362, %rd168, %rd197;
and.b64 %rd363, %rd362, -4294967296;
setp.eq.s64	%p89, %rd363, 0;
@%p89 bra BB107_143;

div.s64 %rd482, %rd168, %rd197;
bra.uni BB107_144;

BB107_143:
cvt.u32.u64	%r135, %rd197;
cvt.u32.u64	%r136, %rd168;
div.u32 %r137, %r136, %r135;
cvt.u64.u32	%rd482, %r137;

BB107_144:
setp.ge.s64	%p103, %rd481, %rd482;

BB107_145:
selp.b64	%rd368, %rd273, %rd276, %p103;
ld.local.u64 %rd172, [%rd368];
ld.local.u16 %rs60, [%rd368+8];
@%p103 bra BB107_147;
bra.uni BB107_146;

BB107_147:
add.s64 %rd510, %rd510, 16;
add.s64 %rd176, %rd163, 16;
ld.shared.u64 %rd372, [%rd163+16];
st.local.u64 [%rd273], %rd372;
ld.shared.u16 %rs113, [%rd163+24];
st.local.u16 [%rd273+8], %rs113;
mov.u64 %rd499, %rd161;
mov.u64 %rd521, %rd176;
bra.uni BB107_148;

BB107_146:
add.s64 %rd488, %rd488, 16;
add.s64 %rd174, %rd161, 16;
ld.shared.u64 %rd369, [%rd161+16];
st.local.u64 [%rd276], %rd369;
ld.shared.u16 %rs112, [%rd161+24];
st.local.u16 [%rd276+8], %rs112;
mov.u64 %rd499, %rd174;
mov.u64 %rd521, %rd163;

BB107_148:
mov.pred %p104, -1;
setp.ge.u64	%p91, %rd488, %rd74;
@%p91 bra BB107_157;

mov.pred %p104, 0;
setp.ge.u64	%p93, %rd510, %rd71;
@%p93 bra BB107_157;

ld.local.u64 %rd181, [%rd276];
or.b64 %rd377, %rd181, %rd197;
and.b64 %rd378, %rd377, -4294967296;
setp.eq.s64	%p94, %rd378, 0;
@%p94 bra BB107_152;

div.s64 %rd527, %rd181, %rd197;
bra.uni BB107_153;

BB107_152:
cvt.u32.u64	%r138, %rd197;
cvt.u32.u64	%r139, %rd181;
div.u32 %r140, %r139, %r138;
cvt.u64.u32	%rd527, %r140;

BB107_153:
ld.local.u64 %rd185, [%rd273];
or.b64 %rd381, %rd185, %rd197;
and.b64 %rd382, %rd381, -4294967296;
setp.eq.s64	%p95, %rd382, 0;
@%p95 bra BB107_155;

div.s64 %rd528, %rd185, %rd197;
bra.uni BB107_156;

BB107_155:
cvt.u32.u64	%r141, %rd197;
cvt.u32.u64	%r142, %rd185;
div.u32 %r143, %r142, %r141;
cvt.u64.u32	%rd528, %r143;

BB107_156:
setp.ge.s64	%p104, %rd527, %rd528;

BB107_157:
selp.b64	%rd387, %rd273, %rd276, %p104;
ld.local.u64 %rd189, [%rd387];
ld.local.u16 %rs61, [%rd387+8];
@%p104 bra BB107_159;
bra.uni BB107_158;

BB107_159:
ld.shared.u64 %rd391, [%rd521+16];
st.local.u64 [%rd273], %rd391;
ld.shared.u16 %rs115, [%rd521+24];
st.local.u16 [%rd273+8], %rs115;
bra.uni BB107_160;

BB107_158:
ld.shared.u64 %rd388, [%rd499+16];
st.local.u64 [%rd276], %rd388;
ld.shared.u16 %rs114, [%rd499+24];
st.local.u16 [%rd276+8], %rs114;

BB107_160:
cvta.to.global.u64 %rd190, %rd195;
cvta.to.global.u64 %rd191, %rd196;
bar.sync 0;
mul.wide.u32 %rd394, %r90, 16;
add.s64 %rd396, %rd250, %rd394;
st.shared.u64 [%rd396], %rd83;
st.shared.u64 [%rd396+16], %rd104;
st.shared.u64 [%rd396+32], %rd121;
st.shared.u64 [%rd396+48], %rd138;
st.shared.u64 [%rd396+64], %rd155;
st.shared.u64 [%rd396+80], %rd172;
st.shared.u64 [%rd396+96], %rd189;
st.shared.u16 [%rd396+8], %rs55;
st.shared.u16 [%rd396+24], %rs56;
st.shared.u16 [%rd396+40], %rs57;
st.shared.u16 [%rd396+56], %rs58;
st.shared.u16 [%rd396+72], %rs59;
st.shared.u16 [%rd396+88], %rs60;
st.shared.u16 [%rd396+104], %rs61;
bar.sync 0;
mul.lo.s32 %r146, %r34, 1792;
cvt.u64.u32	%rd192, %r146;
setp.ge.u32	%p96, %r151, %r18;
@%p96 bra BB107_162;

BB107_161:
cvt.u64.u32	%rd397, %r151;
add.s64 %rd398, %rd397, %rd192;
shl.b64 %rd399, %rd398, 3;
add.s64 %rd400, %rd190, %rd399;
shl.b64 %rd401, %rd398, 1;
add.s64 %rd402, %rd191, %rd401;
mul.wide.u32 %rd403, %r151, 16;
add.s64 %rd405, %rd250, %rd403;
ld.shared.u64 %rd406, [%rd405];
st.global.u64 [%rd400], %rd406;
ld.shared.u16 %rs116, [%rd405+8];
st.global.u16 [%rd402], %rs116;
add.s32 %r151, %r151, 256;
setp.lt.u32	%p97, %r151, %r18;
@%p97 bra BB107_161;

BB107_162:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot108[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<109>;
.reg .b16 %rs<181>;
.reg .b32 %r<139>;
.reg .b64 %rd<623>;


mov.u64 %rd622, __local_depot108;
cvta.local.u64 %SP, %rd622;
ld.param.u64 %rd233, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0+56];
ld.param.u64 %rd232, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0+48];
ld.param.u64 %rd231, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0+40];
ld.param.u64 %rd226, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0];
ld.param.u64 %rd229, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0+24];
ld.param.u64 %rd234, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0+64];
ld.param.u64 %rd230, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0+32];
ld.param.u64 %rd228, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0+16];
ld.param.u64 %rd227, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IN3c104HalfEEENS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEENSL_INSM_INSB_IlSF_SH_SH_SH_SH_SH_SH_SH_SH_EESQ_SR_SR_EEEENSK_13compare_firstI9SliceCompEEEEPSU_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd227;
cvta.to.global.u64 %rd2, %rd228;
cvta.to.global.u64 %rd235, %rd230;
cvta.to.global.u64 %rd3, %rd234;
mov.u32 %r17, %ctaid.x;
cvt.u32.u64	%r1, %rd229;
cvt.u32.u64	%r18, %rd226;
mul.wide.u32 %rd236, %r17, 8;
add.s64 %rd237, %rd235, %rd236;
ld.global.u32 %r2, [%rd237];
ld.global.u32 %r19, [%rd237+8];
neg.s32 %r20, %r18;
and.b32 %r3, %r17, %r20;
shr.s32 %r4, %r18, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r138, %r21, %r1;
add.s32 %r22, %r17, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r137, %r26, %r1;
add.s32 %r27, %r18, -1;
and.b32 %r28, %r17, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB108_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r138, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r137, %r32, %r1;

BB108_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd238, %r137;
cvt.s64.s32	%rd4, %r7;
sub.s64 %rd5, %rd238, %rd4;
cvt.s64.s32	%rd239, %r138;
cvt.s64.s32	%rd240, %r33;
sub.s64 %rd6, %rd239, %rd240;
setp.gt.s64	%p16, %rd6, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd621, %r13;
add.s64 %rd241, %rd621, %rd240;
shl.b64 %rd242, %rd241, 3;
add.s64 %rd8, %rd1, %rd242;
shl.b64 %rd243, %rd241, 1;
add.s64 %rd9, %rd2, %rd243;
@%p16 bra BB108_17;
bra.uni BB108_3;

BB108_17:
ld.global.u64 %rd510, [%rd8];
ld.global.u16 %rs137, [%rd9];
ld.global.u64 %rd511, [%rd8+2048];
ld.global.u16 %rs139, [%rd9+512];
ld.global.u64 %rd513, [%rd8+4096];
ld.global.u16 %rs140, [%rd9+1024];
ld.global.u64 %rd514, [%rd8+6144];
ld.global.u16 %rs142, [%rd9+1536];
ld.global.u64 %rd516, [%rd8+8192];
ld.global.u16 %rs143, [%rd9+2048];
ld.global.u64 %rd515, [%rd8+10240];
ld.global.u16 %rs141, [%rd9+2560];
ld.global.u64 %rd512, [%rd8+12288];
ld.global.u16 %rs138, [%rd9+3072];
bra.uni BB108_18;

BB108_3:
mov.u64 %rd244, 0;
mov.u16 %rs62, 0;
setp.ge.s64	%p17, %rd621, %rd6;
mov.u16 %rs149, %rs62;
mov.u64 %rd522, %rd244;
@%p17 bra BB108_5;

ld.global.u64 %rd10, [%rd8];
ld.global.u16 %rs1, [%rd9];
mov.u16 %rs149, %rs1;
mov.u64 %rd522, %rd10;

BB108_5:
mov.u64 %rd498, %rd522;
mov.u64 %rd510, %rd498;
mov.u16 %rs125, %rs149;
mov.u16 %rs137, %rs125;
cvt.u32.u64	%r34, %rd621;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd246, %r35;
setp.ge.s64	%p18, %rd246, %rd6;
mov.u16 %rs148, %rs62;
mov.u64 %rd521, %rd244;
@%p18 bra BB108_7;

ld.global.u64 %rd521, [%rd8+2048];
ld.global.u16 %rs148, [%rd9+512];

BB108_7:
mov.u64 %rd511, %rd521;
mov.u16 %rs139, %rs148;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd248, %r36;
setp.ge.s64	%p19, %rd248, %rd6;
mov.u16 %rs147, %rs62;
mov.u64 %rd520, %rd244;
@%p19 bra BB108_9;

ld.global.u64 %rd520, [%rd8+4096];
ld.global.u16 %rs147, [%rd9+1024];

BB108_9:
mov.u64 %rd513, %rd520;
mov.u16 %rs140, %rs147;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd250, %r37;
setp.ge.s64	%p20, %rd250, %rd6;
mov.u16 %rs146, %rs62;
mov.u64 %rd519, %rd244;
@%p20 bra BB108_11;

ld.global.u64 %rd519, [%rd8+6144];
ld.global.u16 %rs146, [%rd9+1536];

BB108_11:
mov.u64 %rd514, %rd519;
mov.u16 %rs142, %rs146;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd252, %r38;
setp.ge.s64	%p21, %rd252, %rd6;
mov.u16 %rs145, %rs62;
mov.u64 %rd518, %rd244;
@%p21 bra BB108_13;

ld.global.u64 %rd518, [%rd8+8192];
ld.global.u16 %rs145, [%rd9+2048];

BB108_13:
mov.u64 %rd516, %rd518;
mov.u16 %rs143, %rs145;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd254, %r39;
setp.ge.s64	%p22, %rd254, %rd6;
mov.u16 %rs144, %rs62;
mov.u64 %rd517, %rd244;
@%p22 bra BB108_15;

ld.global.u64 %rd517, [%rd8+10240];
ld.global.u16 %rs144, [%rd9+2560];

BB108_15:
mov.u64 %rd515, %rd517;
mov.u16 %rs141, %rs144;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd256, %r40;
setp.ge.s64	%p23, %rd256, %rd6;
mov.u16 %rs138, %rs62;
mov.u64 %rd512, %rd244;
@%p23 bra BB108_18;

ld.global.u64 %rd512, [%rd8+12288];
ld.global.u16 %rs138, [%rd9+3072];

BB108_18:
@%p16 bra BB108_33;
bra.uni BB108_19;

BB108_33:
cvt.u64.u32	%rd306, %r13;
cvt.u64.u32	%rd307, %r17;
mul.lo.s64 %rd308, %rd307, %rd233;
add.s64 %rd309, %rd306, %rd308;
shl.b64 %rd310, %rd309, 4;
add.s64 %rd311, %rd3, %rd310;
st.global.u64 [%rd311], %rd510;
st.global.u64 [%rd311+4096], %rd511;
st.global.u64 [%rd311+8192], %rd513;
st.global.u64 [%rd311+12288], %rd514;
st.global.u64 [%rd311+16384], %rd516;
st.global.u64 [%rd311+20480], %rd515;
st.global.u64 [%rd311+24576], %rd512;
st.global.u16 [%rd311+8], %rs137;
st.global.u16 [%rd311+4104], %rs139;
st.global.u16 [%rd311+8200], %rs140;
st.global.u16 [%rd311+12296], %rs142;
st.global.u16 [%rd311+16392], %rs143;
st.global.u16 [%rd311+20488], %rs141;
st.global.u16 [%rd311+24584], %rs138;
bra.uni BB108_34;

BB108_19:
setp.ge.s64	%p25, %rd621, %rd6;
@%p25 bra BB108_21;

cvt.u64.u32	%rd259, %r17;
mul.lo.s64 %rd260, %rd259, %rd233;
add.s64 %rd261, %rd621, %rd260;
shl.b64 %rd262, %rd261, 4;
add.s64 %rd263, %rd3, %rd262;
st.global.u64 [%rd263], %rd510;
st.global.u16 [%rd263+8], %rs137;

BB108_21:
add.s32 %r45, %r13, 256;
cvt.u64.u32	%rd264, %r45;
setp.ge.s64	%p26, %rd264, %rd6;
@%p26 bra BB108_23;

cvt.u64.u32	%rd266, %r17;
mul.lo.s64 %rd267, %rd266, %rd233;
add.s64 %rd268, %rd621, %rd267;
shl.b64 %rd269, %rd268, 4;
add.s64 %rd270, %rd3, %rd269;
st.global.u64 [%rd270+4096], %rd511;
st.global.u16 [%rd270+4104], %rs139;

BB108_23:
add.s32 %r49, %r13, 512;
cvt.u64.u32	%rd271, %r49;
setp.ge.s64	%p27, %rd271, %rd6;
@%p27 bra BB108_25;

cvt.u64.u32	%rd273, %r17;
mul.lo.s64 %rd274, %rd273, %rd233;
add.s64 %rd275, %rd621, %rd274;
shl.b64 %rd276, %rd275, 4;
add.s64 %rd277, %rd3, %rd276;
st.global.u64 [%rd277+8192], %rd513;
st.global.u16 [%rd277+8200], %rs140;

BB108_25:
add.s32 %r53, %r13, 768;
cvt.u64.u32	%rd278, %r53;
setp.ge.s64	%p28, %rd278, %rd6;
@%p28 bra BB108_27;

cvt.u64.u32	%rd280, %r17;
mul.lo.s64 %rd281, %rd280, %rd233;
add.s64 %rd282, %rd621, %rd281;
shl.b64 %rd283, %rd282, 4;
add.s64 %rd284, %rd3, %rd283;
st.global.u64 [%rd284+12288], %rd514;
st.global.u16 [%rd284+12296], %rs142;

BB108_27:
add.s32 %r57, %r13, 1024;
cvt.u64.u32	%rd285, %r57;
setp.ge.s64	%p29, %rd285, %rd6;
@%p29 bra BB108_29;

cvt.u64.u32	%rd287, %r17;
mul.lo.s64 %rd288, %rd287, %rd233;
add.s64 %rd289, %rd621, %rd288;
shl.b64 %rd290, %rd289, 4;
add.s64 %rd291, %rd3, %rd290;
st.global.u64 [%rd291+16384], %rd516;
st.global.u16 [%rd291+16392], %rs143;

BB108_29:
add.s32 %r61, %r13, 1280;
cvt.u64.u32	%rd292, %r61;
setp.ge.s64	%p30, %rd292, %rd6;
@%p30 bra BB108_31;

cvt.u64.u32	%rd294, %r17;
mul.lo.s64 %rd295, %rd294, %rd233;
add.s64 %rd296, %rd621, %rd295;
shl.b64 %rd297, %rd296, 4;
add.s64 %rd298, %rd3, %rd297;
st.global.u64 [%rd298+20480], %rd515;
st.global.u16 [%rd298+20488], %rs141;

BB108_31:
add.s32 %r65, %r13, 1536;
cvt.u64.u32	%rd299, %r65;
setp.ge.s64	%p31, %rd299, %rd6;
@%p31 bra BB108_34;

cvt.u64.u32	%rd301, %r17;
mul.lo.s64 %rd302, %rd301, %rd233;
add.s64 %rd303, %rd621, %rd302;
shl.b64 %rd304, %rd303, 4;
add.s64 %rd305, %rd3, %rd304;
st.global.u64 [%rd305+24576], %rd512;
st.global.u16 [%rd305+24584], %rs138;

BB108_34:
cvt.u64.u32	%rd312, %r17;
mul.lo.s64 %rd38, %rd312, %rd233;
add.s64 %rd39, %rd6, %rd38;
add.s64 %rd313, %rd621, %rd4;
shl.b64 %rd314, %rd313, 3;
add.s64 %rd41, %rd1, %rd314;
shl.b64 %rd315, %rd313, 1;
add.s64 %rd42, %rd2, %rd315;
setp.gt.s64	%p32, %rd5, 1791;
@%p32 bra BB108_49;
bra.uni BB108_35;

BB108_49:
ld.global.u64 %rd541, [%rd41];
ld.global.u16 %rs168, [%rd42];
ld.global.u64 %rd542, [%rd41+2048];
ld.global.u16 %rs170, [%rd42+512];
ld.global.u64 %rd544, [%rd41+4096];
ld.global.u16 %rs171, [%rd42+1024];
ld.global.u64 %rd545, [%rd41+6144];
ld.global.u16 %rs173, [%rd42+1536];
ld.global.u64 %rd547, [%rd41+8192];
ld.global.u16 %rs174, [%rd42+2048];
ld.global.u64 %rd546, [%rd41+10240];
ld.global.u16 %rs172, [%rd42+2560];
ld.global.u64 %rd543, [%rd41+12288];
ld.global.u16 %rs169, [%rd42+3072];
bra.uni BB108_50;

BB108_35:
mov.u64 %rd316, 0;
mov.u16 %rs69, 0;
setp.ge.s64	%p33, %rd621, %rd5;
mov.u16 %rs180, %rs69;
mov.u64 %rd553, %rd316;
@%p33 bra BB108_37;

ld.global.u64 %rd43, [%rd41];
ld.global.u16 %rs28, [%rd42];
mov.u16 %rs180, %rs28;
mov.u64 %rd553, %rd43;

BB108_37:
mov.u64 %rd529, %rd553;
mov.u64 %rd541, %rd529;
mov.u16 %rs156, %rs180;
mov.u16 %rs168, %rs156;
cvt.u32.u64	%r71, %rd621;
add.s32 %r72, %r71, 256;
cvt.u64.u32	%rd318, %r72;
setp.ge.s64	%p34, %rd318, %rd5;
mov.u16 %rs179, %rs69;
mov.u64 %rd552, %rd316;
@%p34 bra BB108_39;

ld.global.u64 %rd552, [%rd41+2048];
ld.global.u16 %rs179, [%rd42+512];

BB108_39:
mov.u64 %rd542, %rd552;
mov.u16 %rs170, %rs179;
add.s32 %r73, %r13, 512;
cvt.u64.u32	%rd320, %r73;
setp.ge.s64	%p35, %rd320, %rd5;
mov.u16 %rs178, %rs69;
mov.u64 %rd551, %rd316;
@%p35 bra BB108_41;

ld.global.u64 %rd551, [%rd41+4096];
ld.global.u16 %rs178, [%rd42+1024];

BB108_41:
mov.u64 %rd544, %rd551;
mov.u16 %rs171, %rs178;
add.s32 %r74, %r13, 768;
cvt.u64.u32	%rd322, %r74;
setp.ge.s64	%p36, %rd322, %rd5;
mov.u16 %rs177, %rs69;
mov.u64 %rd550, %rd316;
@%p36 bra BB108_43;

ld.global.u64 %rd550, [%rd41+6144];
ld.global.u16 %rs177, [%rd42+1536];

BB108_43:
mov.u64 %rd545, %rd550;
mov.u16 %rs173, %rs177;
add.s32 %r75, %r13, 1024;
cvt.u64.u32	%rd324, %r75;
setp.ge.s64	%p37, %rd324, %rd5;
mov.u16 %rs176, %rs69;
mov.u64 %rd549, %rd316;
@%p37 bra BB108_45;

ld.global.u64 %rd549, [%rd41+8192];
ld.global.u16 %rs176, [%rd42+2048];

BB108_45:
mov.u64 %rd547, %rd549;
mov.u16 %rs174, %rs176;
add.s32 %r76, %r13, 1280;
cvt.u64.u32	%rd326, %r76;
setp.ge.s64	%p38, %rd326, %rd5;
mov.u16 %rs175, %rs69;
mov.u64 %rd548, %rd316;
@%p38 bra BB108_47;

ld.global.u64 %rd548, [%rd41+10240];
ld.global.u16 %rs175, [%rd42+2560];

BB108_47:
mov.u64 %rd546, %rd548;
mov.u16 %rs172, %rs175;
add.s32 %r77, %r13, 1536;
cvt.u64.u32	%rd328, %r77;
setp.ge.s64	%p39, %rd328, %rd5;
mov.u16 %rs169, %rs69;
mov.u64 %rd543, %rd316;
@%p39 bra BB108_50;

ld.global.u64 %rd543, [%rd41+12288];
ld.global.u16 %rs169, [%rd42+3072];

BB108_50:
add.s64 %rd329, %rd621, %rd39;
shl.b64 %rd330, %rd329, 4;
add.s64 %rd71, %rd3, %rd330;
@%p32 bra BB108_65;
bra.uni BB108_51;

BB108_65:
st.global.u64 [%rd71], %rd541;
st.global.u64 [%rd71+4096], %rd542;
st.global.u64 [%rd71+8192], %rd544;
st.global.u64 [%rd71+12288], %rd545;
st.global.u64 [%rd71+16384], %rd547;
st.global.u64 [%rd71+20480], %rd546;
st.global.u64 [%rd71+24576], %rd543;
st.global.u16 [%rd71+8], %rs168;
st.global.u16 [%rd71+4104], %rs170;
st.global.u16 [%rd71+8200], %rs171;
st.global.u16 [%rd71+12296], %rs173;
st.global.u16 [%rd71+16392], %rs174;
st.global.u16 [%rd71+20488], %rs172;
bra.uni BB108_66;

BB108_51:
setp.ge.s64	%p41, %rd621, %rd5;
@%p41 bra BB108_53;

st.global.u64 [%rd71], %rd541;
st.global.u16 [%rd71+8], %rs168;

BB108_53:
cvt.u32.u64	%r78, %rd621;
add.s32 %r79, %r78, 256;
cvt.u64.u32	%rd331, %r79;
setp.ge.s64	%p42, %rd331, %rd5;
@%p42 bra BB108_55;

st.global.u64 [%rd71+4096], %rd542;
st.global.u16 [%rd71+4104], %rs170;

BB108_55:
add.s32 %r80, %r13, 512;
cvt.u64.u32	%rd332, %r80;
setp.ge.s64	%p43, %rd332, %rd5;
@%p43 bra BB108_57;

st.global.u64 [%rd71+8192], %rd544;
st.global.u16 [%rd71+8200], %rs171;

BB108_57:
add.s32 %r81, %r13, 768;
cvt.u64.u32	%rd333, %r81;
setp.ge.s64	%p44, %rd333, %rd5;
@%p44 bra BB108_59;

st.global.u64 [%rd71+12288], %rd545;
st.global.u16 [%rd71+12296], %rs173;

BB108_59:
add.s32 %r82, %r13, 1024;
cvt.u64.u32	%rd334, %r82;
setp.ge.s64	%p45, %rd334, %rd5;
@%p45 bra BB108_61;

st.global.u64 [%rd71+16384], %rd547;
st.global.u16 [%rd71+16392], %rs174;

BB108_61:
add.s32 %r83, %r13, 1280;
cvt.u64.u32	%rd335, %r83;
setp.ge.s64	%p46, %rd335, %rd5;
@%p46 bra BB108_63;

st.global.u64 [%rd71+20480], %rd546;
st.global.u16 [%rd71+20488], %rs172;

BB108_63:
add.s32 %r84, %r13, 1536;
cvt.u64.u32	%rd336, %r84;
setp.ge.s64	%p47, %rd336, %rd5;
@%p47 bra BB108_67;

st.global.u64 [%rd71+24576], %rd543;

BB108_66:
st.global.u16 [%rd71+24584], %rs169;

BB108_67:
bar.sync 0;
mul.lo.s32 %r85, %r13, 7;
cvt.u64.u32	%rd73, %r85;
add.s64 %rd74, %rd6, %rd5;
min.s64 %rd75, %rd73, %rd74;
setp.lt.s64	%p48, %rd75, %rd5;
sub.s64 %rd337, %rd75, %rd5;
selp.b64	%rd557, 0, %rd337, %p48;
min.s64 %rd554, %rd6, %rd75;
setp.ge.s64	%p49, %rd557, %rd554;
@%p49 bra BB108_76;

add.s64 %rd338, %rd39, %rd75;
add.s64 %rd78, %rd338, -1;

BB108_69:
add.s64 %rd339, %rd554, %rd557;
shr.s64 %rd81, %rd339, 1;
sub.s64 %rd340, %rd78, %rd81;
shl.b64 %rd341, %rd340, 4;
add.s64 %rd342, %rd3, %rd341;
ld.global.u64 %rd82, [%rd342];
or.b64 %rd343, %rd82, %rd232;
and.b64 %rd344, %rd343, -4294967296;
setp.eq.s64	%p50, %rd344, 0;
@%p50 bra BB108_71;
bra.uni BB108_70;

BB108_71:
cvt.u32.u64	%r86, %rd232;
cvt.u32.u64	%r87, %rd82;
div.u32 %r88, %r87, %r86;
cvt.u64.u32	%rd555, %r88;
bra.uni BB108_72;

BB108_70:
div.s64 %rd555, %rd82, %rd232;

BB108_72:
add.s64 %rd345, %rd81, %rd38;
shl.b64 %rd346, %rd345, 4;
add.s64 %rd347, %rd3, %rd346;
ld.global.u64 %rd86, [%rd347];
or.b64 %rd348, %rd86, %rd232;
and.b64 %rd349, %rd348, -4294967296;
setp.eq.s64	%p51, %rd349, 0;
@%p51 bra BB108_74;
bra.uni BB108_73;

BB108_74:
cvt.u32.u64	%r89, %rd232;
cvt.u32.u64	%r90, %rd86;
div.u32 %r91, %r90, %r89;
cvt.u64.u32	%rd556, %r91;
bra.uni BB108_75;

BB108_73:
div.s64 %rd556, %rd86, %rd232;

BB108_75:
add.s64 %rd350, %rd81, 1;
setp.lt.s64	%p52, %rd555, %rd556;
selp.b64	%rd557, %rd557, %rd350, %p52;
selp.b64	%rd554, %rd81, %rd554, %p52;
setp.lt.s64	%p53, %rd557, %rd554;
@%p53 bra BB108_69;

BB108_76:
add.s64 %rd93, %rd557, %rd38;
shl.b64 %rd354, %rd93, 4;
add.s64 %rd94, %rd3, %rd354;
shl.b64 %rd355, %rd39, 4;
add.s64 %rd95, %rd3, %rd355;
add.s64 %rd356, %rd39, %rd75;
sub.s64 %rd96, %rd356, %rd557;
shl.b64 %rd357, %rd96, 4;
add.s64 %rd97, %rd3, %rd357;
add.s64 %rd358, %rd74, %rd38;
shl.b64 %rd359, %rd358, 4;
add.s64 %rd98, %rd3, %rd359;
add.u64 %rd360, %SP, 0;
cvta.to.local.u64 %rd99, %rd360;
mov.u64 %rd558, 0;
mov.pred %p54, 0;
@%p54 bra BB108_78;

BB108_77:
add.s64 %rd361, %rd99, %rd558;
mov.u16 %rs76, 0;
st.local.u8 [%rd361], %rs76;
add.s64 %rd558, %rd558, 1;
setp.lt.u64	%p55, %rd558, 16;
@%p55 bra BB108_77;

BB108_78:
ld.global.u64 %rd363, [%rd94];
ld.global.u16 %rs77, [%rd94+8];
ld.global.v2.u8 {%rs78, %rs79}, [%rd94+10];
ld.global.v4.u8 {%rs80, %rs81, %rs82, %rs83}, [%rd94+12];
st.local.v4.u8 [%rd99+12], {%rs80, %rs81, %rs82, %rs83};
st.local.v2.u8 [%rd99+10], {%rs78, %rs79};
st.local.u16 [%rd99+8], %rs77;
st.local.u64 [%rd99], %rd363;
add.u64 %rd366, %SP, 16;
cvta.to.local.u64 %rd102, %rd366;
mov.u64 %rd559, 0;
@%p54 bra BB108_80;

BB108_79:
add.s64 %rd367, %rd102, %rd559;
mov.u16 %rs90, 0;
st.local.u8 [%rd367], %rs90;
add.s64 %rd559, %rd559, 1;
setp.lt.u64	%p57, %rd559, 16;
@%p57 bra BB108_79;

BB108_80:
ld.global.u64 %rd368, [%rd97];
ld.global.u16 %rs91, [%rd97+8];
ld.global.v2.u8 {%rs92, %rs93}, [%rd97+10];
ld.global.v4.u8 {%rs94, %rs95, %rs96, %rs97}, [%rd97+12];
st.local.v4.u8 [%rd102+12], {%rs94, %rs95, %rs96, %rs97};
st.local.v2.u8 [%rd102+10], {%rs92, %rs93};
st.local.u16 [%rd102+8], %rs91;
st.local.u64 [%rd102], %rd368;
mov.pred %p102, -1;
setp.ge.u64	%p59, %rd97, %rd98;
@%p59 bra BB108_89;

mov.pred %p102, 0;
setp.ge.u64	%p61, %rd94, %rd95;
@%p61 bra BB108_89;

ld.local.u64 %rd105, [%rd102];
or.b64 %rd373, %rd105, %rd232;
and.b64 %rd374, %rd373, -4294967296;
setp.eq.s64	%p62, %rd374, 0;
@%p62 bra BB108_84;

div.s64 %rd560, %rd105, %rd232;
bra.uni BB108_85;

BB108_84:
cvt.u32.u64	%r93, %rd232;
cvt.u32.u64	%r94, %rd105;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd560, %r95;

BB108_85:
ld.local.u64 %rd109, [%rd99];
or.b64 %rd377, %rd109, %rd232;
and.b64 %rd378, %rd377, -4294967296;
setp.eq.s64	%p63, %rd378, 0;
@%p63 bra BB108_87;

div.s64 %rd561, %rd109, %rd232;
bra.uni BB108_88;

BB108_87:
cvt.u32.u64	%r96, %rd232;
cvt.u32.u64	%r97, %rd109;
div.u32 %r98, %r97, %r96;
cvt.u64.u32	%rd561, %r98;

BB108_88:
setp.ge.s64	%p102, %rd560, %rd561;

BB108_89:
selp.b64	%rd381, %rd99, %rd102, %p102;
ld.local.u64 %rd113, [%rd381];
ld.local.u16 %rs55, [%rd381+8];
@%p102 bra BB108_91;
bra.uni BB108_90;

BB108_91:
add.s64 %rd386, %rd354, %rd3;
add.s64 %rd118, %rd386, 16;
mov.u64 %rd616, %rd118;
ld.global.u64 %rd387, [%rd94+16];
st.local.u64 [%rd99], %rd387;
ld.global.u16 %rs105, [%rd94+24];
st.local.u16 [%rd99+8], %rs105;
mov.u64 %rd593, %rd97;
mov.u64 %rd594, %rd97;
mov.u64 %rd617, %rd118;
bra.uni BB108_92;

BB108_90:
add.s64 %rd383, %rd357, %rd3;
add.s64 %rd116, %rd383, 16;
mov.u64 %rd593, %rd116;
ld.global.u64 %rd384, [%rd97+16];
st.local.u64 [%rd102], %rd384;
ld.global.u16 %rs104, [%rd97+24];
st.local.u16 [%rd102+8], %rs104;
mov.u64 %rd594, %rd116;
mov.u64 %rd616, %rd94;
mov.u64 %rd617, %rd94;

BB108_92:
mov.u64 %rd123, %rd616;
mov.u64 %rd615, %rd617;
mov.u64 %rd121, %rd593;
mov.u64 %rd592, %rd594;
mov.pred %p103, -1;
setp.ge.u64	%p65, %rd592, %rd98;
@%p65 bra BB108_101;

mov.pred %p103, 0;
setp.ge.u64	%p67, %rd615, %rd95;
@%p67 bra BB108_101;

ld.local.u64 %rd124, [%rd102];
or.b64 %rd390, %rd124, %rd232;
and.b64 %rd391, %rd390, -4294967296;
setp.eq.s64	%p68, %rd391, 0;
@%p68 bra BB108_96;

div.s64 %rd562, %rd124, %rd232;
bra.uni BB108_97;

BB108_96:
cvt.u32.u64	%r99, %rd232;
cvt.u32.u64	%r100, %rd124;
div.u32 %r101, %r100, %r99;
cvt.u64.u32	%rd562, %r101;

BB108_97:
ld.local.u64 %rd128, [%rd99];
or.b64 %rd394, %rd128, %rd232;
and.b64 %rd395, %rd394, -4294967296;
setp.eq.s64	%p69, %rd395, 0;
@%p69 bra BB108_99;

div.s64 %rd563, %rd128, %rd232;
bra.uni BB108_100;

BB108_99:
cvt.u32.u64	%r102, %rd232;
cvt.u32.u64	%r103, %rd128;
div.u32 %r104, %r103, %r102;
cvt.u64.u32	%rd563, %r104;

BB108_100:
setp.ge.s64	%p103, %rd562, %rd563;

BB108_101:
selp.b64	%rd400, %rd99, %rd102, %p103;
ld.local.u64 %rd132, [%rd400];
ld.local.u16 %rs56, [%rd400+8];
@%p103 bra BB108_103;
bra.uni BB108_102;

BB108_103:
add.s64 %rd615, %rd615, 16;
add.s64 %rd136, %rd123, 16;
ld.global.u64 %rd402, [%rd123+16];
st.local.u64 [%rd99], %rd402;
ld.global.u16 %rs107, [%rd123+24];
st.local.u16 [%rd99+8], %rs107;
mov.u64 %rd591, %rd121;
mov.u64 %rd614, %rd136;
bra.uni BB108_104;

BB108_102:
add.s64 %rd592, %rd592, 16;
add.s64 %rd134, %rd121, 16;
ld.global.u64 %rd401, [%rd121+16];
st.local.u64 [%rd102], %rd401;
ld.global.u16 %rs106, [%rd121+24];
st.local.u16 [%rd102+8], %rs106;
mov.u64 %rd591, %rd134;
mov.u64 %rd614, %rd123;

BB108_104:
mov.u64 %rd140, %rd614;
mov.u64 %rd613, %rd615;
mov.u64 %rd138, %rd591;
mov.u64 %rd590, %rd592;
mov.pred %p104, -1;
setp.ge.u64	%p71, %rd590, %rd98;
@%p71 bra BB108_113;

mov.pred %p104, 0;
setp.ge.u64	%p73, %rd613, %rd95;
@%p73 bra BB108_113;

ld.local.u64 %rd141, [%rd102];
or.b64 %rd405, %rd141, %rd232;
and.b64 %rd406, %rd405, -4294967296;
setp.eq.s64	%p74, %rd406, 0;
@%p74 bra BB108_108;

div.s64 %rd564, %rd141, %rd232;
bra.uni BB108_109;

BB108_108:
cvt.u32.u64	%r105, %rd232;
cvt.u32.u64	%r106, %rd141;
div.u32 %r107, %r106, %r105;
cvt.u64.u32	%rd564, %r107;

BB108_109:
ld.local.u64 %rd145, [%rd99];
or.b64 %rd409, %rd145, %rd232;
and.b64 %rd410, %rd409, -4294967296;
setp.eq.s64	%p75, %rd410, 0;
@%p75 bra BB108_111;

div.s64 %rd565, %rd145, %rd232;
bra.uni BB108_112;

BB108_111:
cvt.u32.u64	%r108, %rd232;
cvt.u32.u64	%r109, %rd145;
div.u32 %r110, %r109, %r108;
cvt.u64.u32	%rd565, %r110;

BB108_112:
setp.ge.s64	%p104, %rd564, %rd565;

BB108_113:
selp.b64	%rd415, %rd99, %rd102, %p104;
ld.local.u64 %rd149, [%rd415];
ld.local.u16 %rs57, [%rd415+8];
@%p104 bra BB108_115;
bra.uni BB108_114;

BB108_115:
add.s64 %rd613, %rd613, 16;
add.s64 %rd153, %rd140, 16;
ld.global.u64 %rd417, [%rd140+16];
st.local.u64 [%rd99], %rd417;
ld.global.u16 %rs109, [%rd140+24];
st.local.u16 [%rd99+8], %rs109;
mov.u64 %rd589, %rd138;
mov.u64 %rd612, %rd153;
bra.uni BB108_116;

BB108_114:
add.s64 %rd590, %rd590, 16;
add.s64 %rd151, %rd138, 16;
ld.global.u64 %rd416, [%rd138+16];
st.local.u64 [%rd102], %rd416;
ld.global.u16 %rs108, [%rd138+24];
st.local.u16 [%rd102+8], %rs108;
mov.u64 %rd589, %rd151;
mov.u64 %rd612, %rd140;

BB108_116:
mov.u64 %rd157, %rd612;
mov.u64 %rd611, %rd613;
mov.u64 %rd155, %rd589;
mov.u64 %rd588, %rd590;
mov.pred %p105, -1;
setp.ge.u64	%p77, %rd588, %rd98;
@%p77 bra BB108_125;

mov.pred %p105, 0;
setp.ge.u64	%p79, %rd611, %rd95;
@%p79 bra BB108_125;

ld.local.u64 %rd158, [%rd102];
or.b64 %rd420, %rd158, %rd232;
and.b64 %rd421, %rd420, -4294967296;
setp.eq.s64	%p80, %rd421, 0;
@%p80 bra BB108_120;

div.s64 %rd566, %rd158, %rd232;
bra.uni BB108_121;

BB108_120:
cvt.u32.u64	%r111, %rd232;
cvt.u32.u64	%r112, %rd158;
div.u32 %r113, %r112, %r111;
cvt.u64.u32	%rd566, %r113;

BB108_121:
ld.local.u64 %rd162, [%rd99];
or.b64 %rd424, %rd162, %rd232;
and.b64 %rd425, %rd424, -4294967296;
setp.eq.s64	%p81, %rd425, 0;
@%p81 bra BB108_123;

div.s64 %rd567, %rd162, %rd232;
bra.uni BB108_124;

BB108_123:
cvt.u32.u64	%r114, %rd232;
cvt.u32.u64	%r115, %rd162;
div.u32 %r116, %r115, %r114;
cvt.u64.u32	%rd567, %r116;

BB108_124:
setp.ge.s64	%p105, %rd566, %rd567;

BB108_125:
selp.b64	%rd430, %rd99, %rd102, %p105;
ld.local.u64 %rd166, [%rd430];
ld.local.u16 %rs58, [%rd430+8];
@%p105 bra BB108_127;
bra.uni BB108_126;

BB108_127:
add.s64 %rd611, %rd611, 16;
add.s64 %rd170, %rd157, 16;
ld.global.u64 %rd432, [%rd157+16];
st.local.u64 [%rd99], %rd432;
ld.global.u16 %rs111, [%rd157+24];
st.local.u16 [%rd99+8], %rs111;
mov.u64 %rd587, %rd155;
mov.u64 %rd610, %rd170;
bra.uni BB108_128;

BB108_126:
add.s64 %rd588, %rd588, 16;
add.s64 %rd168, %rd155, 16;
ld.global.u64 %rd431, [%rd155+16];
st.local.u64 [%rd102], %rd431;
ld.global.u16 %rs110, [%rd155+24];
st.local.u16 [%rd102+8], %rs110;
mov.u64 %rd587, %rd168;
mov.u64 %rd610, %rd157;

BB108_128:
mov.u64 %rd174, %rd610;
mov.u64 %rd609, %rd611;
mov.u64 %rd172, %rd587;
mov.u64 %rd586, %rd588;
mov.pred %p106, -1;
setp.ge.u64	%p83, %rd586, %rd98;
@%p83 bra BB108_137;

mov.pred %p106, 0;
setp.ge.u64	%p85, %rd609, %rd95;
@%p85 bra BB108_137;

ld.local.u64 %rd175, [%rd102];
or.b64 %rd435, %rd175, %rd232;
and.b64 %rd436, %rd435, -4294967296;
setp.eq.s64	%p86, %rd436, 0;
@%p86 bra BB108_132;

div.s64 %rd568, %rd175, %rd232;
bra.uni BB108_133;

BB108_132:
cvt.u32.u64	%r117, %rd232;
cvt.u32.u64	%r118, %rd175;
div.u32 %r119, %r118, %r117;
cvt.u64.u32	%rd568, %r119;

BB108_133:
ld.local.u64 %rd179, [%rd99];
or.b64 %rd439, %rd179, %rd232;
and.b64 %rd440, %rd439, -4294967296;
setp.eq.s64	%p87, %rd440, 0;
@%p87 bra BB108_135;

div.s64 %rd569, %rd179, %rd232;
bra.uni BB108_136;

BB108_135:
cvt.u32.u64	%r120, %rd232;
cvt.u32.u64	%r121, %rd179;
div.u32 %r122, %r121, %r120;
cvt.u64.u32	%rd569, %r122;

BB108_136:
setp.ge.s64	%p106, %rd568, %rd569;

BB108_137:
selp.b64	%rd445, %rd99, %rd102, %p106;
ld.local.u64 %rd183, [%rd445];
ld.local.u16 %rs59, [%rd445+8];
@%p106 bra BB108_139;
bra.uni BB108_138;

BB108_139:
add.s64 %rd609, %rd609, 16;
add.s64 %rd187, %rd174, 16;
ld.global.u64 %rd447, [%rd174+16];
st.local.u64 [%rd99], %rd447;
ld.global.u16 %rs113, [%rd174+24];
st.local.u16 [%rd99+8], %rs113;
mov.u64 %rd585, %rd172;
mov.u64 %rd608, %rd187;
bra.uni BB108_140;

BB108_138:
add.s64 %rd586, %rd586, 16;
add.s64 %rd185, %rd172, 16;
ld.global.u64 %rd446, [%rd172+16];
st.local.u64 [%rd102], %rd446;
ld.global.u16 %rs112, [%rd172+24];
st.local.u16 [%rd102+8], %rs112;
mov.u64 %rd585, %rd185;
mov.u64 %rd608, %rd174;

BB108_140:
mov.u64 %rd191, %rd608;
mov.u64 %rd607, %rd609;
mov.u64 %rd189, %rd585;
mov.u64 %rd584, %rd586;
mov.pred %p107, -1;
setp.ge.u64	%p89, %rd584, %rd98;
@%p89 bra BB108_149;

mov.pred %p107, 0;
setp.ge.u64	%p91, %rd607, %rd95;
@%p91 bra BB108_149;

ld.local.u64 %rd192, [%rd102];
or.b64 %rd450, %rd192, %rd232;
and.b64 %rd451, %rd450, -4294967296;
setp.eq.s64	%p92, %rd451, 0;
@%p92 bra BB108_144;

div.s64 %rd570, %rd192, %rd232;
bra.uni BB108_145;

BB108_144:
cvt.u32.u64	%r123, %rd232;
cvt.u32.u64	%r124, %rd192;
div.u32 %r125, %r124, %r123;
cvt.u64.u32	%rd570, %r125;

BB108_145:
ld.local.u64 %rd196, [%rd99];
or.b64 %rd454, %rd196, %rd232;
and.b64 %rd455, %rd454, -4294967296;
setp.eq.s64	%p93, %rd455, 0;
@%p93 bra BB108_147;

div.s64 %rd571, %rd196, %rd232;
bra.uni BB108_148;

BB108_147:
cvt.u32.u64	%r126, %rd232;
cvt.u32.u64	%r127, %rd196;
div.u32 %r128, %r127, %r126;
cvt.u64.u32	%rd571, %r128;

BB108_148:
setp.ge.s64	%p107, %rd570, %rd571;

BB108_149:
selp.b64	%rd460, %rd99, %rd102, %p107;
ld.local.u64 %rd200, [%rd460];
ld.local.u16 %rs60, [%rd460+8];
@%p107 bra BB108_151;
bra.uni BB108_150;

BB108_151:
add.s64 %rd607, %rd607, 16;
add.s64 %rd204, %rd191, 16;
ld.global.u64 %rd462, [%rd191+16];
st.local.u64 [%rd99], %rd462;
ld.global.u16 %rs115, [%rd191+24];
st.local.u16 [%rd99+8], %rs115;
mov.u64 %rd583, %rd189;
mov.u64 %rd606, %rd204;
bra.uni BB108_152;

BB108_150:
add.s64 %rd584, %rd584, 16;
add.s64 %rd202, %rd189, 16;
ld.global.u64 %rd461, [%rd189+16];
st.local.u64 [%rd102], %rd461;
ld.global.u16 %rs114, [%rd189+24];
st.local.u16 [%rd102+8], %rs114;
mov.u64 %rd583, %rd202;
mov.u64 %rd606, %rd191;

BB108_152:
mov.pred %p94, -1;
setp.ge.u64	%p95, %rd584, %rd98;
mov.pred %p108, %p94;
@%p95 bra BB108_161;

setp.ge.u64	%p97, %rd607, %rd95;
mov.pred %p108, %p54;
@%p97 bra BB108_161;

ld.local.u64 %rd209, [%rd102];
or.b64 %rd465, %rd209, %rd232;
and.b64 %rd466, %rd465, -4294967296;
setp.eq.s64	%p98, %rd466, 0;
@%p98 bra BB108_156;

div.s64 %rd618, %rd209, %rd232;
bra.uni BB108_157;

BB108_156:
cvt.u32.u64	%r129, %rd232;
cvt.u32.u64	%r130, %rd209;
div.u32 %r131, %r130, %r129;
cvt.u64.u32	%rd618, %r131;

BB108_157:
ld.local.u64 %rd213, [%rd99];
or.b64 %rd469, %rd213, %rd232;
and.b64 %rd470, %rd469, -4294967296;
setp.eq.s64	%p99, %rd470, 0;
@%p99 bra BB108_159;

div.s64 %rd619, %rd213, %rd232;
bra.uni BB108_160;

BB108_159:
cvt.u32.u64	%r132, %rd232;
cvt.u32.u64	%r133, %rd213;
div.u32 %r134, %r133, %r132;
cvt.u64.u32	%rd619, %r134;

BB108_160:
setp.ge.s64	%p108, %rd618, %rd619;

BB108_161:
selp.b64	%rd475, %rd99, %rd102, %p108;
ld.local.u64 %rd217, [%rd475];
ld.local.u16 %rs61, [%rd475+8];
@%p108 bra BB108_163;
bra.uni BB108_162;

BB108_163:
ld.global.u64 %rd477, [%rd606+16];
st.local.u64 [%rd99], %rd477;
ld.global.u16 %rs117, [%rd606+24];
st.local.u16 [%rd99+8], %rs117;
bra.uni BB108_164;

BB108_162:
ld.global.u64 %rd476, [%rd583+16];
st.local.u64 [%rd102], %rd476;
ld.global.u16 %rs116, [%rd583+24];
st.local.u16 [%rd102+8], %rs116;

BB108_164:
bar.sync 0;
add.s64 %rd480, %rd73, %rd38;
shl.b64 %rd481, %rd480, 4;
add.s64 %rd482, %rd3, %rd481;
st.global.u64 [%rd482], %rd113;
st.global.u64 [%rd482+16], %rd132;
st.global.u64 [%rd482+32], %rd149;
st.global.u64 [%rd482+48], %rd166;
st.global.u64 [%rd482+64], %rd183;
st.global.u64 [%rd482+80], %rd200;
st.global.u64 [%rd482+96], %rd217;
st.global.u16 [%rd482+8], %rs55;
st.global.u16 [%rd482+24], %rs56;
st.global.u16 [%rd482+40], %rs57;
st.global.u16 [%rd482+56], %rs58;
st.global.u16 [%rd482+72], %rs59;
st.global.u16 [%rd482+88], %rs60;
st.global.u16 [%rd482+104], %rs61;
bar.sync 0;
setp.ge.s64	%p100, %rd621, %rd74;
@%p100 bra BB108_167;

cvta.to.global.u64 %rd483, %rd231;
mul.wide.u32 %rd620, %r13, 16;
mul.wide.u32 %rd485, %r17, 1792;
shl.b64 %rd486, %rd485, 4;
add.s64 %rd220, %rd483, %rd486;
mul.lo.s64 %rd487, %rd233, %rd312;
shl.b64 %rd488, %rd487, 4;
add.s64 %rd221, %rd3, %rd488;

BB108_166:
add.s64 %rd489, %rd221, %rd620;
ld.global.u64 %rd490, [%rd489];
add.s64 %rd491, %rd220, %rd620;
st.global.u64 [%rd491], %rd490;
ld.global.u16 %rs118, [%rd489+8];
st.global.u16 [%rd491+8], %rs118;
add.s64 %rd620, %rd620, 4096;
add.s64 %rd621, %rd621, 256;
setp.lt.s64	%p101, %rd621, %rd74;
@%p101 bra BB108_166;

BB108_167:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot109[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<105>;
.reg .b16 %rs<179>;
.reg .b32 %r<131>;
.reg .b64 %rd<589>;


mov.u64 %rd588, __local_depot109;
cvta.local.u64 %SP, %rd588;
ld.param.u64 %rd223, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0+48];
ld.param.u64 %rd222, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u64 %rd217, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u64 %rd221, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u64 %rd219, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
ld.param.u64 %rd218, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IN3c104HalfEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSK_INSL_INSA_IlSE_SG_SG_SG_SG_SG_SG_SG_SG_EESP_SQ_SQ_EEEENSJ_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd218;
cvta.to.global.u64 %rd2, %rd219;
cvta.to.global.u64 %rd224, %rd221;
cvt.u32.u64	%r1, %rd220;
cvt.u32.u64	%r17, %rd217;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd225, %r18, 8;
add.s64 %rd226, %rd224, %rd225;
ld.global.u32 %r2, [%rd226];
ld.global.u32 %r19, [%rd226+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r130, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r129, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB109_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r130, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r129, %r32, %r1;

BB109_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd227, %r129;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd227, %rd3;
cvt.s64.s32	%rd228, %r130;
cvt.s64.s32	%rd229, %r33;
sub.s64 %rd5, %rd228, %rd229;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd587, %r13;
add.s64 %rd230, %rd587, %rd229;
shl.b64 %rd231, %rd230, 3;
add.s64 %rd7, %rd1, %rd231;
shl.b64 %rd232, %rd230, 1;
add.s64 %rd8, %rd2, %rd232;
@%p16 bra BB109_17;
bra.uni BB109_3;

BB109_17:
ld.global.u64 %rd479, [%rd7];
ld.global.u16 %rs135, [%rd8];
ld.global.u64 %rd480, [%rd7+2048];
ld.global.u16 %rs137, [%rd8+512];
ld.global.u64 %rd482, [%rd7+4096];
ld.global.u16 %rs138, [%rd8+1024];
ld.global.u64 %rd483, [%rd7+6144];
ld.global.u16 %rs140, [%rd8+1536];
ld.global.u64 %rd485, [%rd7+8192];
ld.global.u16 %rs141, [%rd8+2048];
ld.global.u64 %rd484, [%rd7+10240];
ld.global.u16 %rs139, [%rd8+2560];
ld.global.u64 %rd481, [%rd7+12288];
ld.global.u16 %rs136, [%rd8+3072];
bra.uni BB109_18;

BB109_3:
mov.u64 %rd233, 0;
mov.u16 %rs62, 0;
setp.ge.s64	%p17, %rd587, %rd5;
mov.u16 %rs147, %rs62;
mov.u64 %rd491, %rd233;
@%p17 bra BB109_5;

ld.global.u64 %rd9, [%rd7];
ld.global.u16 %rs1, [%rd8];
mov.u16 %rs147, %rs1;
mov.u64 %rd491, %rd9;

BB109_5:
mov.u64 %rd467, %rd491;
mov.u64 %rd479, %rd467;
mov.u16 %rs123, %rs147;
mov.u16 %rs135, %rs123;
cvt.u32.u64	%r34, %rd587;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd235, %r35;
setp.ge.s64	%p18, %rd235, %rd5;
mov.u16 %rs146, %rs62;
mov.u64 %rd490, %rd233;
@%p18 bra BB109_7;

ld.global.u64 %rd490, [%rd7+2048];
ld.global.u16 %rs146, [%rd8+512];

BB109_7:
mov.u64 %rd480, %rd490;
mov.u16 %rs137, %rs146;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd237, %r36;
setp.ge.s64	%p19, %rd237, %rd5;
mov.u16 %rs145, %rs62;
mov.u64 %rd489, %rd233;
@%p19 bra BB109_9;

ld.global.u64 %rd489, [%rd7+4096];
ld.global.u16 %rs145, [%rd8+1024];

BB109_9:
mov.u64 %rd482, %rd489;
mov.u16 %rs138, %rs145;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd239, %r37;
setp.ge.s64	%p20, %rd239, %rd5;
mov.u16 %rs144, %rs62;
mov.u64 %rd488, %rd233;
@%p20 bra BB109_11;

ld.global.u64 %rd488, [%rd7+6144];
ld.global.u16 %rs144, [%rd8+1536];

BB109_11:
mov.u64 %rd483, %rd488;
mov.u16 %rs140, %rs144;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd241, %r38;
setp.ge.s64	%p21, %rd241, %rd5;
mov.u16 %rs143, %rs62;
mov.u64 %rd487, %rd233;
@%p21 bra BB109_13;

ld.global.u64 %rd487, [%rd7+8192];
ld.global.u16 %rs143, [%rd8+2048];

BB109_13:
mov.u64 %rd485, %rd487;
mov.u16 %rs141, %rs143;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd243, %r39;
setp.ge.s64	%p22, %rd243, %rd5;
mov.u16 %rs142, %rs62;
mov.u64 %rd486, %rd233;
@%p22 bra BB109_15;

ld.global.u64 %rd486, [%rd7+10240];
ld.global.u16 %rs142, [%rd8+2560];

BB109_15:
mov.u64 %rd484, %rd486;
mov.u16 %rs139, %rs142;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd245, %r40;
setp.ge.s64	%p23, %rd245, %rd5;
mov.u16 %rs136, %rs62;
mov.u64 %rd481, %rd233;
@%p23 bra BB109_18;

ld.global.u64 %rd481, [%rd7+12288];
ld.global.u16 %rs136, [%rd8+3072];

BB109_18:
@%p16 bra BB109_33;
bra.uni BB109_19;

BB109_33:
mul.wide.u32 %rd274, %r13, 16;
mov.u64 %rd275, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd276, %rd275, %rd274;
st.shared.u64 [%rd276], %rd479;
st.shared.u64 [%rd276+4096], %rd480;
st.shared.u64 [%rd276+8192], %rd482;
st.shared.u64 [%rd276+12288], %rd483;
st.shared.u64 [%rd276+16384], %rd485;
st.shared.u64 [%rd276+20480], %rd484;
st.shared.u64 [%rd276+24576], %rd481;
st.shared.u16 [%rd276+8], %rs135;
st.shared.u16 [%rd276+4104], %rs137;
st.shared.u16 [%rd276+8200], %rs138;
st.shared.u16 [%rd276+12296], %rs140;
st.shared.u16 [%rd276+16392], %rs141;
st.shared.u16 [%rd276+20488], %rs139;
st.shared.u16 [%rd276+24584], %rs136;
bra.uni BB109_34;

BB109_19:
setp.ge.s64	%p25, %rd587, %rd5;
@%p25 bra BB109_21;

mul.wide.u32 %rd247, %r13, 16;
mov.u64 %rd248, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd249, %rd248, %rd247;
st.shared.u64 [%rd249], %rd479;
st.shared.u16 [%rd249+8], %rs135;

BB109_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd250, %r44;
setp.ge.s64	%p26, %rd250, %rd5;
@%p26 bra BB109_23;

mul.wide.u32 %rd251, %r13, 16;
mov.u64 %rd252, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd253, %rd252, %rd251;
st.shared.u64 [%rd253+4096], %rd480;
st.shared.u16 [%rd253+4104], %rs137;

BB109_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd254, %r47;
setp.ge.s64	%p27, %rd254, %rd5;
@%p27 bra BB109_25;

mul.wide.u32 %rd255, %r13, 16;
mov.u64 %rd256, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd257, %rd256, %rd255;
st.shared.u64 [%rd257+8192], %rd482;
st.shared.u16 [%rd257+8200], %rs138;

BB109_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd258, %r50;
setp.ge.s64	%p28, %rd258, %rd5;
@%p28 bra BB109_27;

mul.wide.u32 %rd259, %r13, 16;
mov.u64 %rd260, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd261, %rd260, %rd259;
st.shared.u64 [%rd261+12288], %rd483;
st.shared.u16 [%rd261+12296], %rs140;

BB109_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd262, %r53;
setp.ge.s64	%p29, %rd262, %rd5;
@%p29 bra BB109_29;

mul.wide.u32 %rd263, %r13, 16;
mov.u64 %rd264, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd265, %rd264, %rd263;
st.shared.u64 [%rd265+16384], %rd485;
st.shared.u16 [%rd265+16392], %rs141;

BB109_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd266, %r56;
setp.ge.s64	%p30, %rd266, %rd5;
@%p30 bra BB109_31;

mul.wide.u32 %rd267, %r13, 16;
mov.u64 %rd268, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd269, %rd268, %rd267;
st.shared.u64 [%rd269+20480], %rd484;
st.shared.u16 [%rd269+20488], %rs139;

BB109_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd270, %r59;
setp.ge.s64	%p31, %rd270, %rd5;
@%p31 bra BB109_34;

mul.wide.u32 %rd271, %r13, 16;
mov.u64 %rd272, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd273, %rd272, %rd271;
st.shared.u64 [%rd273+24576], %rd481;
st.shared.u16 [%rd273+24584], %rs136;

BB109_34:
setp.gt.s64	%p32, %rd4, 1791;
add.s64 %rd277, %rd587, %rd3;
shl.b64 %rd278, %rd277, 3;
add.s64 %rd37, %rd1, %rd278;
shl.b64 %rd279, %rd277, 1;
add.s64 %rd38, %rd2, %rd279;
@%p32 bra BB109_49;
bra.uni BB109_35;

BB109_49:
ld.global.u64 %rd510, [%rd37];
ld.global.u16 %rs166, [%rd38];
ld.global.u64 %rd511, [%rd37+2048];
ld.global.u16 %rs168, [%rd38+512];
ld.global.u64 %rd513, [%rd37+4096];
ld.global.u16 %rs169, [%rd38+1024];
ld.global.u64 %rd514, [%rd37+6144];
ld.global.u16 %rs171, [%rd38+1536];
ld.global.u64 %rd516, [%rd37+8192];
ld.global.u16 %rs172, [%rd38+2048];
ld.global.u64 %rd515, [%rd37+10240];
ld.global.u16 %rs170, [%rd38+2560];
ld.global.u64 %rd512, [%rd37+12288];
ld.global.u16 %rs167, [%rd38+3072];
bra.uni BB109_50;

BB109_35:
mov.u64 %rd280, 0;
mov.u16 %rs69, 0;
setp.ge.s64	%p33, %rd587, %rd4;
mov.u16 %rs178, %rs69;
mov.u64 %rd522, %rd280;
@%p33 bra BB109_37;

ld.global.u64 %rd39, [%rd37];
ld.global.u16 %rs28, [%rd38];
mov.u16 %rs178, %rs28;
mov.u64 %rd522, %rd39;

BB109_37:
mov.u64 %rd498, %rd522;
mov.u64 %rd510, %rd498;
mov.u16 %rs154, %rs178;
mov.u16 %rs166, %rs154;
cvt.u32.u64	%r62, %rd587;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd282, %r63;
setp.ge.s64	%p34, %rd282, %rd4;
mov.u16 %rs177, %rs69;
mov.u64 %rd521, %rd280;
@%p34 bra BB109_39;

ld.global.u64 %rd521, [%rd37+2048];
ld.global.u16 %rs177, [%rd38+512];

BB109_39:
mov.u64 %rd511, %rd521;
mov.u16 %rs168, %rs177;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd284, %r64;
setp.ge.s64	%p35, %rd284, %rd4;
mov.u16 %rs176, %rs69;
mov.u64 %rd520, %rd280;
@%p35 bra BB109_41;

ld.global.u64 %rd520, [%rd37+4096];
ld.global.u16 %rs176, [%rd38+1024];

BB109_41:
mov.u64 %rd513, %rd520;
mov.u16 %rs169, %rs176;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd286, %r65;
setp.ge.s64	%p36, %rd286, %rd4;
mov.u16 %rs175, %rs69;
mov.u64 %rd519, %rd280;
@%p36 bra BB109_43;

ld.global.u64 %rd519, [%rd37+6144];
ld.global.u16 %rs175, [%rd38+1536];

BB109_43:
mov.u64 %rd514, %rd519;
mov.u16 %rs171, %rs175;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd288, %r66;
setp.ge.s64	%p37, %rd288, %rd4;
mov.u16 %rs174, %rs69;
mov.u64 %rd518, %rd280;
@%p37 bra BB109_45;

ld.global.u64 %rd518, [%rd37+8192];
ld.global.u16 %rs174, [%rd38+2048];

BB109_45:
mov.u64 %rd516, %rd518;
mov.u16 %rs172, %rs174;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd290, %r67;
setp.ge.s64	%p38, %rd290, %rd4;
mov.u16 %rs173, %rs69;
mov.u64 %rd517, %rd280;
@%p38 bra BB109_47;

ld.global.u64 %rd517, [%rd37+10240];
ld.global.u16 %rs173, [%rd38+2560];

BB109_47:
mov.u64 %rd515, %rd517;
mov.u16 %rs170, %rs173;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd292, %r68;
setp.ge.s64	%p39, %rd292, %rd4;
mov.u16 %rs167, %rs69;
mov.u64 %rd512, %rd280;
@%p39 bra BB109_50;

ld.global.u64 %rd512, [%rd37+12288];
ld.global.u16 %rs167, [%rd38+3072];

BB109_50:
add.s64 %rd293, %rd587, %rd5;
shl.b64 %rd294, %rd293, 4;
mov.u64 %rd295, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd67, %rd295, %rd294;
@%p32 bra BB109_65;
bra.uni BB109_51;

BB109_65:
st.shared.u64 [%rd67], %rd510;
st.shared.u64 [%rd67+4096], %rd511;
st.shared.u64 [%rd67+8192], %rd513;
st.shared.u64 [%rd67+12288], %rd514;
st.shared.u64 [%rd67+16384], %rd516;
st.shared.u64 [%rd67+20480], %rd515;
st.shared.u64 [%rd67+24576], %rd512;
st.shared.u16 [%rd67+8], %rs166;
st.shared.u16 [%rd67+4104], %rs168;
st.shared.u16 [%rd67+8200], %rs169;
st.shared.u16 [%rd67+12296], %rs171;
st.shared.u16 [%rd67+16392], %rs172;
st.shared.u16 [%rd67+20488], %rs170;
bra.uni BB109_66;

BB109_51:
setp.ge.s64	%p41, %rd587, %rd4;
@%p41 bra BB109_53;

st.shared.u64 [%rd67], %rd510;
st.shared.u16 [%rd67+8], %rs166;

BB109_53:
cvt.u32.u64	%r69, %rd587;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd296, %r70;
setp.ge.s64	%p42, %rd296, %rd4;
@%p42 bra BB109_55;

st.shared.u64 [%rd67+4096], %rd511;
st.shared.u16 [%rd67+4104], %rs168;

BB109_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd297, %r71;
setp.ge.s64	%p43, %rd297, %rd4;
@%p43 bra BB109_57;

st.shared.u64 [%rd67+8192], %rd513;
st.shared.u16 [%rd67+8200], %rs169;

BB109_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd298, %r72;
setp.ge.s64	%p44, %rd298, %rd4;
@%p44 bra BB109_59;

st.shared.u64 [%rd67+12288], %rd514;
st.shared.u16 [%rd67+12296], %rs171;

BB109_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd299, %r73;
setp.ge.s64	%p45, %rd299, %rd4;
@%p45 bra BB109_61;

st.shared.u64 [%rd67+16384], %rd516;
st.shared.u16 [%rd67+16392], %rs172;

BB109_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd300, %r74;
setp.ge.s64	%p46, %rd300, %rd4;
@%p46 bra BB109_63;

st.shared.u64 [%rd67+20480], %rd515;
st.shared.u16 [%rd67+20488], %rs170;

BB109_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd301, %r75;
setp.ge.s64	%p47, %rd301, %rd4;
@%p47 bra BB109_67;

st.shared.u64 [%rd67+24576], %rd512;

BB109_66:
st.shared.u16 [%rd67+24584], %rs167;

BB109_67:
bar.sync 0;
mul.lo.s32 %r77, %r13, 7;
cvt.u64.u32	%rd302, %r77;
add.s64 %rd69, %rd5, %rd4;
min.s64 %rd70, %rd302, %rd69;
setp.lt.s64	%p48, %rd70, %rd4;
sub.s64 %rd303, %rd70, %rd4;
selp.b64	%rd526, 0, %rd303, %p48;
min.s64 %rd523, %rd5, %rd70;
setp.ge.s64	%p49, %rd526, %rd523;
@%p49 bra BB109_76;

add.s64 %rd304, %rd5, %rd70;
add.s64 %rd73, %rd304, -1;

BB109_69:
add.s64 %rd305, %rd523, %rd526;
shr.s64 %rd76, %rd305, 1;
sub.s64 %rd306, %rd73, %rd76;
shl.b64 %rd307, %rd306, 4;
add.s64 %rd309, %rd295, %rd307;
ld.shared.u64 %rd77, [%rd309];
or.b64 %rd310, %rd77, %rd223;
and.b64 %rd311, %rd310, -4294967296;
setp.eq.s64	%p50, %rd311, 0;
@%p50 bra BB109_71;
bra.uni BB109_70;

BB109_71:
cvt.u32.u64	%r78, %rd223;
cvt.u32.u64	%r79, %rd77;
div.u32 %r80, %r79, %r78;
cvt.u64.u32	%rd524, %r80;
bra.uni BB109_72;

BB109_70:
div.s64 %rd524, %rd77, %rd223;

BB109_72:
shl.b64 %rd312, %rd76, 4;
add.s64 %rd314, %rd295, %rd312;
ld.shared.u64 %rd81, [%rd314];
or.b64 %rd315, %rd81, %rd223;
and.b64 %rd316, %rd315, -4294967296;
setp.eq.s64	%p51, %rd316, 0;
@%p51 bra BB109_74;
bra.uni BB109_73;

BB109_74:
cvt.u32.u64	%r81, %rd223;
cvt.u32.u64	%r82, %rd81;
div.u32 %r83, %r82, %r81;
cvt.u64.u32	%rd525, %r83;
bra.uni BB109_75;

BB109_73:
div.s64 %rd525, %rd81, %rd223;

BB109_75:
add.s64 %rd317, %rd76, 1;
setp.lt.s64	%p52, %rd524, %rd525;
selp.b64	%rd526, %rd526, %rd317, %p52;
selp.b64	%rd523, %rd76, %rd523, %p52;
setp.lt.s64	%p53, %rd526, %rd523;
@%p53 bra BB109_69;

BB109_76:
shl.b64 %rd318, %rd5, 4;
add.s64 %rd88, %rd295, %rd318;
add.s64 %rd320, %rd70, %rd5;
sub.s64 %rd89, %rd320, %rd526;
shl.b64 %rd321, %rd89, 4;
add.s64 %rd90, %rd295, %rd321;
shl.b64 %rd322, %rd526, 4;
add.s64 %rd91, %rd295, %rd322;
ld.shared.u64 %rd323, [%rd91];
ld.shared.u16 %rs76, [%rd91+8];
ld.shared.v2.u8 {%rs77, %rs78}, [%rd91+10];
ld.shared.v4.u8 {%rs79, %rs80, %rs81, %rs82}, [%rd91+12];
add.u64 %rd324, %SP, 0;
cvta.to.local.u64 %rd325, %rd324;
st.local.v4.u8 [%rd325+12], {%rs79, %rs80, %rs81, %rs82};
st.local.v2.u8 [%rd325+10], {%rs77, %rs78};
st.local.u16 [%rd325+8], %rs76;
st.local.u64 [%rd325], %rd323;
ld.shared.u64 %rd326, [%rd90];
ld.shared.u16 %rs89, [%rd90+8];
ld.shared.v2.u8 {%rs90, %rs91}, [%rd90+10];
ld.shared.v4.u8 {%rs92, %rs93, %rs94, %rs95}, [%rd90+12];
add.u64 %rd327, %SP, 16;
cvta.to.local.u64 %rd328, %rd327;
st.local.v4.u8 [%rd328+12], {%rs92, %rs93, %rs94, %rs95};
st.local.v2.u8 [%rd328+10], {%rs90, %rs91};
st.local.u16 [%rd328+8], %rs89;
st.local.u64 [%rd328], %rd326;
shl.b64 %rd329, %rd69, 4;
add.s64 %rd92, %rd295, %rd329;
mov.pred %p98, -1;
setp.ge.u64	%p55, %rd90, %rd92;
@%p55 bra BB109_85;

mov.pred %p98, 0;
setp.ge.u64	%p57, %rd91, %rd88;
@%p57 bra BB109_85;

ld.local.u64 %rd93, [%rd328];
or.b64 %rd332, %rd93, %rd223;
and.b64 %rd333, %rd332, -4294967296;
setp.eq.s64	%p58, %rd333, 0;
@%p58 bra BB109_80;

div.s64 %rd527, %rd93, %rd223;
bra.uni BB109_81;

BB109_80:
cvt.u32.u64	%r84, %rd223;
cvt.u32.u64	%r85, %rd93;
div.u32 %r86, %r85, %r84;
cvt.u64.u32	%rd527, %r86;

BB109_81:
ld.local.u64 %rd97, [%rd325];
or.b64 %rd336, %rd97, %rd223;
and.b64 %rd337, %rd336, -4294967296;
setp.eq.s64	%p59, %rd337, 0;
@%p59 bra BB109_83;

div.s64 %rd528, %rd97, %rd223;
bra.uni BB109_84;

BB109_83:
cvt.u32.u64	%r87, %rd223;
cvt.u32.u64	%r88, %rd97;
div.u32 %r89, %r88, %r87;
cvt.u64.u32	%rd528, %r89;

BB109_84:
setp.ge.s64	%p98, %rd527, %rd528;

BB109_85:
selp.b64	%rd340, %rd325, %rd328, %p98;
ld.local.u64 %rd101, [%rd340];
ld.local.u16 %rs55, [%rd340+8];
@%p98 bra BB109_87;
bra.uni BB109_86;

BB109_87:
mov.u64 %rd560, %rd90;
add.s64 %rd347, %rd322, %rd295;
add.s64 %rd108, %rd347, 16;
mov.u64 %rd582, %rd108;
ld.shared.u64 %rd348, [%rd91+16];
st.local.u64 [%rd325], %rd348;
ld.shared.u16 %rs103, [%rd91+24];
st.local.u16 [%rd325+8], %rs103;
mov.u64 %rd549, %rd90;
mov.u64 %rd571, %rd108;
bra.uni BB109_88;

BB109_86:
mov.u64 %rd582, %rd91;
add.s64 %rd343, %rd321, %rd295;
add.s64 %rd105, %rd343, 16;
mov.u64 %rd560, %rd105;
ld.shared.u64 %rd344, [%rd90+16];
st.local.u64 [%rd328], %rd344;
ld.shared.u16 %rs102, [%rd90+24];
st.local.u16 [%rd328+8], %rs102;
mov.u64 %rd549, %rd105;
mov.u64 %rd571, %rd91;

BB109_88:
mov.u64 %rd113, %rd582;
mov.u64 %rd570, %rd571;
mov.u64 %rd111, %rd560;
mov.u64 %rd548, %rd549;
mov.pred %p99, -1;
setp.ge.u64	%p61, %rd548, %rd92;
@%p61 bra BB109_97;

mov.pred %p99, 0;
setp.ge.u64	%p63, %rd570, %rd88;
@%p63 bra BB109_97;

ld.local.u64 %rd114, [%rd328];
or.b64 %rd351, %rd114, %rd223;
and.b64 %rd352, %rd351, -4294967296;
setp.eq.s64	%p64, %rd352, 0;
@%p64 bra BB109_92;

div.s64 %rd529, %rd114, %rd223;
bra.uni BB109_93;

BB109_92:
cvt.u32.u64	%r90, %rd223;
cvt.u32.u64	%r91, %rd114;
div.u32 %r92, %r91, %r90;
cvt.u64.u32	%rd529, %r92;

BB109_93:
ld.local.u64 %rd118, [%rd325];
or.b64 %rd355, %rd118, %rd223;
and.b64 %rd356, %rd355, -4294967296;
setp.eq.s64	%p65, %rd356, 0;
@%p65 bra BB109_95;

div.s64 %rd530, %rd118, %rd223;
bra.uni BB109_96;

BB109_95:
cvt.u32.u64	%r93, %rd223;
cvt.u32.u64	%r94, %rd118;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd530, %r95;

BB109_96:
setp.ge.s64	%p99, %rd529, %rd530;

BB109_97:
selp.b64	%rd361, %rd325, %rd328, %p99;
ld.local.u64 %rd122, [%rd361];
ld.local.u16 %rs56, [%rd361+8];
@%p99 bra BB109_99;
bra.uni BB109_98;

BB109_99:
add.s64 %rd570, %rd570, 16;
add.s64 %rd126, %rd113, 16;
ld.shared.u64 %rd363, [%rd113+16];
st.local.u64 [%rd325], %rd363;
ld.shared.u16 %rs105, [%rd113+24];
st.local.u16 [%rd325+8], %rs105;
mov.u64 %rd559, %rd111;
mov.u64 %rd581, %rd126;
bra.uni BB109_100;

BB109_98:
add.s64 %rd548, %rd548, 16;
add.s64 %rd124, %rd111, 16;
ld.shared.u64 %rd362, [%rd111+16];
st.local.u64 [%rd328], %rd362;
ld.shared.u16 %rs104, [%rd111+24];
st.local.u16 [%rd328+8], %rs104;
mov.u64 %rd559, %rd124;
mov.u64 %rd581, %rd113;

BB109_100:
mov.u64 %rd130, %rd581;
mov.u64 %rd569, %rd570;
mov.u64 %rd128, %rd559;
mov.u64 %rd547, %rd548;
mov.pred %p100, -1;
setp.ge.u64	%p67, %rd547, %rd92;
@%p67 bra BB109_109;

mov.pred %p100, 0;
setp.ge.u64	%p69, %rd569, %rd88;
@%p69 bra BB109_109;

ld.local.u64 %rd131, [%rd328];
or.b64 %rd366, %rd131, %rd223;
and.b64 %rd367, %rd366, -4294967296;
setp.eq.s64	%p70, %rd367, 0;
@%p70 bra BB109_104;

div.s64 %rd531, %rd131, %rd223;
bra.uni BB109_105;

BB109_104:
cvt.u32.u64	%r96, %rd223;
cvt.u32.u64	%r97, %rd131;
div.u32 %r98, %r97, %r96;
cvt.u64.u32	%rd531, %r98;

BB109_105:
ld.local.u64 %rd135, [%rd325];
or.b64 %rd370, %rd135, %rd223;
and.b64 %rd371, %rd370, -4294967296;
setp.eq.s64	%p71, %rd371, 0;
@%p71 bra BB109_107;

div.s64 %rd532, %rd135, %rd223;
bra.uni BB109_108;

BB109_107:
cvt.u32.u64	%r99, %rd223;
cvt.u32.u64	%r100, %rd135;
div.u32 %r101, %r100, %r99;
cvt.u64.u32	%rd532, %r101;

BB109_108:
setp.ge.s64	%p100, %rd531, %rd532;

BB109_109:
selp.b64	%rd376, %rd325, %rd328, %p100;
ld.local.u64 %rd139, [%rd376];
ld.local.u16 %rs57, [%rd376+8];
@%p100 bra BB109_111;
bra.uni BB109_110;

BB109_111:
add.s64 %rd569, %rd569, 16;
add.s64 %rd143, %rd130, 16;
ld.shared.u64 %rd378, [%rd130+16];
st.local.u64 [%rd325], %rd378;
ld.shared.u16 %rs107, [%rd130+24];
st.local.u16 [%rd325+8], %rs107;
mov.u64 %rd558, %rd128;
mov.u64 %rd580, %rd143;
bra.uni BB109_112;

BB109_110:
add.s64 %rd547, %rd547, 16;
add.s64 %rd141, %rd128, 16;
ld.shared.u64 %rd377, [%rd128+16];
st.local.u64 [%rd328], %rd377;
ld.shared.u16 %rs106, [%rd128+24];
st.local.u16 [%rd328+8], %rs106;
mov.u64 %rd558, %rd141;
mov.u64 %rd580, %rd130;

BB109_112:
mov.u64 %rd147, %rd580;
mov.u64 %rd568, %rd569;
mov.u64 %rd145, %rd558;
mov.u64 %rd546, %rd547;
mov.pred %p101, -1;
setp.ge.u64	%p73, %rd546, %rd92;
@%p73 bra BB109_121;

mov.pred %p101, 0;
setp.ge.u64	%p75, %rd568, %rd88;
@%p75 bra BB109_121;

ld.local.u64 %rd148, [%rd328];
or.b64 %rd381, %rd148, %rd223;
and.b64 %rd382, %rd381, -4294967296;
setp.eq.s64	%p76, %rd382, 0;
@%p76 bra BB109_116;

div.s64 %rd533, %rd148, %rd223;
bra.uni BB109_117;

BB109_116:
cvt.u32.u64	%r102, %rd223;
cvt.u32.u64	%r103, %rd148;
div.u32 %r104, %r103, %r102;
cvt.u64.u32	%rd533, %r104;

BB109_117:
ld.local.u64 %rd152, [%rd325];
or.b64 %rd385, %rd152, %rd223;
and.b64 %rd386, %rd385, -4294967296;
setp.eq.s64	%p77, %rd386, 0;
@%p77 bra BB109_119;

div.s64 %rd534, %rd152, %rd223;
bra.uni BB109_120;

BB109_119:
cvt.u32.u64	%r105, %rd223;
cvt.u32.u64	%r106, %rd152;
div.u32 %r107, %r106, %r105;
cvt.u64.u32	%rd534, %r107;

BB109_120:
setp.ge.s64	%p101, %rd533, %rd534;

BB109_121:
selp.b64	%rd391, %rd325, %rd328, %p101;
ld.local.u64 %rd156, [%rd391];
ld.local.u16 %rs58, [%rd391+8];
@%p101 bra BB109_123;
bra.uni BB109_122;

BB109_123:
add.s64 %rd568, %rd568, 16;
add.s64 %rd160, %rd147, 16;
ld.shared.u64 %rd393, [%rd147+16];
st.local.u64 [%rd325], %rd393;
ld.shared.u16 %rs109, [%rd147+24];
st.local.u16 [%rd325+8], %rs109;
mov.u64 %rd557, %rd145;
mov.u64 %rd579, %rd160;
bra.uni BB109_124;

BB109_122:
add.s64 %rd546, %rd546, 16;
add.s64 %rd158, %rd145, 16;
ld.shared.u64 %rd392, [%rd145+16];
st.local.u64 [%rd328], %rd392;
ld.shared.u16 %rs108, [%rd145+24];
st.local.u16 [%rd328+8], %rs108;
mov.u64 %rd557, %rd158;
mov.u64 %rd579, %rd147;

BB109_124:
mov.u64 %rd164, %rd579;
mov.u64 %rd567, %rd568;
mov.u64 %rd162, %rd557;
mov.u64 %rd545, %rd546;
mov.pred %p102, -1;
setp.ge.u64	%p79, %rd545, %rd92;
@%p79 bra BB109_133;

mov.pred %p102, 0;
setp.ge.u64	%p81, %rd567, %rd88;
@%p81 bra BB109_133;

ld.local.u64 %rd165, [%rd328];
or.b64 %rd396, %rd165, %rd223;
and.b64 %rd397, %rd396, -4294967296;
setp.eq.s64	%p82, %rd397, 0;
@%p82 bra BB109_128;

div.s64 %rd535, %rd165, %rd223;
bra.uni BB109_129;

BB109_128:
cvt.u32.u64	%r108, %rd223;
cvt.u32.u64	%r109, %rd165;
div.u32 %r110, %r109, %r108;
cvt.u64.u32	%rd535, %r110;

BB109_129:
ld.local.u64 %rd169, [%rd325];
or.b64 %rd400, %rd169, %rd223;
and.b64 %rd401, %rd400, -4294967296;
setp.eq.s64	%p83, %rd401, 0;
@%p83 bra BB109_131;

div.s64 %rd536, %rd169, %rd223;
bra.uni BB109_132;

BB109_131:
cvt.u32.u64	%r111, %rd223;
cvt.u32.u64	%r112, %rd169;
div.u32 %r113, %r112, %r111;
cvt.u64.u32	%rd536, %r113;

BB109_132:
setp.ge.s64	%p102, %rd535, %rd536;

BB109_133:
selp.b64	%rd406, %rd325, %rd328, %p102;
ld.local.u64 %rd173, [%rd406];
ld.local.u16 %rs59, [%rd406+8];
@%p102 bra BB109_135;
bra.uni BB109_134;

BB109_135:
add.s64 %rd567, %rd567, 16;
add.s64 %rd177, %rd164, 16;
ld.shared.u64 %rd408, [%rd164+16];
st.local.u64 [%rd325], %rd408;
ld.shared.u16 %rs111, [%rd164+24];
st.local.u16 [%rd325+8], %rs111;
mov.u64 %rd556, %rd162;
mov.u64 %rd578, %rd177;
bra.uni BB109_136;

BB109_134:
add.s64 %rd545, %rd545, 16;
add.s64 %rd175, %rd162, 16;
ld.shared.u64 %rd407, [%rd162+16];
st.local.u64 [%rd328], %rd407;
ld.shared.u16 %rs110, [%rd162+24];
st.local.u16 [%rd328+8], %rs110;
mov.u64 %rd556, %rd175;
mov.u64 %rd578, %rd164;

BB109_136:
mov.u64 %rd181, %rd578;
mov.u64 %rd566, %rd567;
mov.u64 %rd179, %rd556;
mov.u64 %rd544, %rd545;
mov.pred %p103, -1;
setp.ge.u64	%p85, %rd544, %rd92;
@%p85 bra BB109_145;

mov.pred %p103, 0;
setp.ge.u64	%p87, %rd566, %rd88;
@%p87 bra BB109_145;

ld.local.u64 %rd182, [%rd328];
or.b64 %rd411, %rd182, %rd223;
and.b64 %rd412, %rd411, -4294967296;
setp.eq.s64	%p88, %rd412, 0;
@%p88 bra BB109_140;

div.s64 %rd537, %rd182, %rd223;
bra.uni BB109_141;

BB109_140:
cvt.u32.u64	%r114, %rd223;
cvt.u32.u64	%r115, %rd182;
div.u32 %r116, %r115, %r114;
cvt.u64.u32	%rd537, %r116;

BB109_141:
ld.local.u64 %rd186, [%rd325];
or.b64 %rd415, %rd186, %rd223;
and.b64 %rd416, %rd415, -4294967296;
setp.eq.s64	%p89, %rd416, 0;
@%p89 bra BB109_143;

div.s64 %rd538, %rd186, %rd223;
bra.uni BB109_144;

BB109_143:
cvt.u32.u64	%r117, %rd223;
cvt.u32.u64	%r118, %rd186;
div.u32 %r119, %r118, %r117;
cvt.u64.u32	%rd538, %r119;

BB109_144:
setp.ge.s64	%p103, %rd537, %rd538;

BB109_145:
selp.b64	%rd421, %rd325, %rd328, %p103;
ld.local.u64 %rd190, [%rd421];
ld.local.u16 %rs60, [%rd421+8];
@%p103 bra BB109_147;
bra.uni BB109_146;

BB109_147:
add.s64 %rd566, %rd566, 16;
add.s64 %rd194, %rd181, 16;
ld.shared.u64 %rd425, [%rd181+16];
st.local.u64 [%rd325], %rd425;
ld.shared.u16 %rs113, [%rd181+24];
st.local.u16 [%rd325+8], %rs113;
mov.u64 %rd555, %rd179;
mov.u64 %rd577, %rd194;
bra.uni BB109_148;

BB109_146:
add.s64 %rd544, %rd544, 16;
add.s64 %rd192, %rd179, 16;
ld.shared.u64 %rd422, [%rd179+16];
st.local.u64 [%rd328], %rd422;
ld.shared.u16 %rs112, [%rd179+24];
st.local.u16 [%rd328+8], %rs112;
mov.u64 %rd555, %rd192;
mov.u64 %rd577, %rd181;

BB109_148:
mov.pred %p104, -1;
setp.ge.u64	%p91, %rd544, %rd92;
@%p91 bra BB109_157;

mov.pred %p104, 0;
setp.ge.u64	%p93, %rd566, %rd88;
@%p93 bra BB109_157;

ld.local.u64 %rd199, [%rd328];
or.b64 %rd433, %rd199, %rd223;
and.b64 %rd434, %rd433, -4294967296;
setp.eq.s64	%p94, %rd434, 0;
@%p94 bra BB109_152;

div.s64 %rd583, %rd199, %rd223;
bra.uni BB109_153;

BB109_152:
cvt.u32.u64	%r120, %rd223;
cvt.u32.u64	%r121, %rd199;
div.u32 %r122, %r121, %r120;
cvt.u64.u32	%rd583, %r122;

BB109_153:
ld.local.u64 %rd203, [%rd325];
or.b64 %rd437, %rd203, %rd223;
and.b64 %rd438, %rd437, -4294967296;
setp.eq.s64	%p95, %rd438, 0;
@%p95 bra BB109_155;

div.s64 %rd584, %rd203, %rd223;
bra.uni BB109_156;

BB109_155:
cvt.u32.u64	%r123, %rd223;
cvt.u32.u64	%r124, %rd203;
div.u32 %r125, %r124, %r123;
cvt.u64.u32	%rd584, %r125;

BB109_156:
setp.ge.s64	%p104, %rd583, %rd584;

BB109_157:
selp.b64	%rd443, %rd325, %rd328, %p104;
ld.local.u64 %rd207, [%rd443];
ld.local.u16 %rs61, [%rd443+8];
@%p104 bra BB109_159;
bra.uni BB109_158;

BB109_159:
ld.shared.u64 %rd447, [%rd577+16];
st.local.u64 [%rd325], %rd447;
ld.shared.u16 %rs115, [%rd577+24];
st.local.u16 [%rd325+8], %rs115;
bra.uni BB109_160;

BB109_158:
ld.shared.u64 %rd444, [%rd555+16];
st.local.u64 [%rd328], %rd444;
ld.shared.u16 %rs114, [%rd555+24];
st.local.u16 [%rd328+8], %rs114;

BB109_160:
bar.sync 0;
mul.wide.u32 %rd450, %r77, 16;
add.s64 %rd452, %rd295, %rd450;
st.shared.u64 [%rd452], %rd101;
st.shared.u64 [%rd452+16], %rd122;
st.shared.u64 [%rd452+32], %rd139;
st.shared.u64 [%rd452+48], %rd156;
st.shared.u64 [%rd452+64], %rd173;
st.shared.u64 [%rd452+80], %rd190;
st.shared.u64 [%rd452+96], %rd207;
st.shared.u16 [%rd452+8], %rs55;
st.shared.u16 [%rd452+24], %rs56;
st.shared.u16 [%rd452+40], %rs57;
st.shared.u16 [%rd452+56], %rs58;
st.shared.u16 [%rd452+72], %rs59;
st.shared.u16 [%rd452+88], %rs60;
st.shared.u16 [%rd452+104], %rs61;
bar.sync 0;
setp.ge.s64	%p96, %rd587, %rd69;
@%p96 bra BB109_163;

cvta.to.global.u64 %rd453, %rd222;
cvt.u64.u32	%rd454, %r13;
mul.wide.u32 %rd455, %r13, 16;
add.s64 %rd586, %rd295, %rd455;
mul.wide.u32 %rd457, %r18, 1792;
add.s64 %rd458, %rd457, %rd454;
shl.b64 %rd459, %rd458, 4;
add.s64 %rd585, %rd453, %rd459;

BB109_162:
ld.shared.u64 %rd460, [%rd586];
st.global.u64 [%rd585], %rd460;
ld.shared.u16 %rs116, [%rd586+8];
st.global.u16 [%rd585+8], %rs116;
add.s64 %rd586, %rd586, 4096;
add.s64 %rd585, %rd585, 4096;
add.s64 %rd587, %rd587, 256;
setp.lt.s64	%p97, %rd587, %rd69;
@%p97 bra BB109_162;

BB109_163:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot110[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<109>;
.reg .b16 %rs<181>;
.reg .b32 %r<143>;
.reg .b64 %rd<638>;


mov.u64 %rd637, __local_depot110;
cvta.local.u64 %SP, %rd637;
ld.param.u64 %rd231, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0+56];
ld.param.u64 %rd230, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0+48];
ld.param.u64 %rd229, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0+40];
ld.param.u64 %rd228, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0+32];
ld.param.u64 %rd224, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0];
ld.param.u64 %rd226, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0+16];
ld.param.u64 %rd232, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0+64];
ld.param.u64 %rd227, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0+24];
ld.param.u64 %rd225, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESM_EEEENSB_INSC_IlSL_SM_SM_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSS_ISF_EESG_SG_SG_SG_SG_SG_SG_SG_EEEENSA_13compare_firstI9SliceCompEEEEPSH_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd225;
cvta.to.global.u64 %rd233, %rd227;
cvta.to.global.u64 %rd2, %rd232;
mov.u32 %r17, %ctaid.x;
cvt.u32.u64	%r1, %rd226;
cvt.u32.u64	%r18, %rd224;
mul.wide.u32 %rd234, %r17, 8;
add.s64 %rd235, %rd233, %rd234;
ld.global.u32 %r2, [%rd235];
ld.global.u32 %r19, [%rd235+8];
neg.s32 %r20, %r18;
and.b32 %r3, %r17, %r20;
shr.s32 %r4, %r18, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r142, %r21, %r1;
add.s32 %r22, %r17, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r141, %r26, %r1;
add.s32 %r27, %r18, -1;
and.b32 %r28, %r17, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB110_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r142, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r141, %r32, %r1;

BB110_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd236, %r141;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd236, %rd3;
cvt.s64.s32	%rd237, %r142;
cvt.s64.s32	%rd238, %r33;
sub.s64 %rd5, %rd237, %rd238;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd636, %r13;
add.s64 %rd239, %rd636, %rd238;
shl.b64 %rd240, %rd239, 4;
add.s64 %rd7, %rd1, %rd240;
@%p16 bra BB110_17;
bra.uni BB110_3;

BB110_17:
ld.global.u64 %rd521, [%rd7];
ld.global.u16 %rs137, [%rd7+8];
ld.global.u64 %rd522, [%rd7+4096];
ld.global.u16 %rs139, [%rd7+4104];
ld.global.u64 %rd524, [%rd7+8192];
ld.global.u16 %rs140, [%rd7+8200];
ld.global.u64 %rd525, [%rd7+12288];
ld.global.u16 %rs142, [%rd7+12296];
ld.global.u64 %rd527, [%rd7+16384];
ld.global.u16 %rs143, [%rd7+16392];
ld.global.u64 %rd526, [%rd7+20480];
ld.global.u16 %rs141, [%rd7+20488];
ld.global.u64 %rd523, [%rd7+24576];
ld.global.u16 %rs138, [%rd7+24584];
bra.uni BB110_18;

BB110_3:
mov.u64 %rd241, 0;
mov.u16 %rs62, 0;
setp.ge.s64	%p17, %rd636, %rd5;
mov.u16 %rs149, %rs62;
mov.u64 %rd533, %rd241;
@%p17 bra BB110_5;

ld.global.u64 %rd8, [%rd7];
ld.global.u16 %rs1, [%rd7+8];
mov.u16 %rs149, %rs1;
mov.u64 %rd533, %rd8;

BB110_5:
mov.u64 %rd509, %rd533;
mov.u64 %rd521, %rd509;
mov.u16 %rs125, %rs149;
mov.u16 %rs137, %rs125;
cvt.u32.u64	%r34, %rd636;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd243, %r35;
setp.ge.s64	%p18, %rd243, %rd5;
mov.u16 %rs148, %rs62;
mov.u64 %rd532, %rd241;
@%p18 bra BB110_7;

ld.global.u64 %rd532, [%rd7+4096];
ld.global.u16 %rs148, [%rd7+4104];

BB110_7:
mov.u64 %rd522, %rd532;
mov.u16 %rs139, %rs148;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd245, %r36;
setp.ge.s64	%p19, %rd245, %rd5;
mov.u16 %rs147, %rs62;
mov.u64 %rd531, %rd241;
@%p19 bra BB110_9;

ld.global.u64 %rd531, [%rd7+8192];
ld.global.u16 %rs147, [%rd7+8200];

BB110_9:
mov.u64 %rd524, %rd531;
mov.u16 %rs140, %rs147;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd247, %r37;
setp.ge.s64	%p20, %rd247, %rd5;
mov.u16 %rs146, %rs62;
mov.u64 %rd530, %rd241;
@%p20 bra BB110_11;

ld.global.u64 %rd530, [%rd7+12288];
ld.global.u16 %rs146, [%rd7+12296];

BB110_11:
mov.u64 %rd525, %rd530;
mov.u16 %rs142, %rs146;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd249, %r38;
setp.ge.s64	%p21, %rd249, %rd5;
mov.u16 %rs145, %rs62;
mov.u64 %rd529, %rd241;
@%p21 bra BB110_13;

ld.global.u64 %rd529, [%rd7+16384];
ld.global.u16 %rs145, [%rd7+16392];

BB110_13:
mov.u64 %rd527, %rd529;
mov.u16 %rs143, %rs145;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd251, %r39;
setp.ge.s64	%p22, %rd251, %rd5;
mov.u16 %rs144, %rs62;
mov.u64 %rd528, %rd241;
@%p22 bra BB110_15;

ld.global.u64 %rd528, [%rd7+20480];
ld.global.u16 %rs144, [%rd7+20488];

BB110_15:
mov.u64 %rd526, %rd528;
mov.u16 %rs141, %rs144;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd253, %r40;
setp.ge.s64	%p23, %rd253, %rd5;
mov.u16 %rs138, %rs62;
mov.u64 %rd523, %rd241;
@%p23 bra BB110_18;

ld.global.u64 %rd523, [%rd7+24576];
ld.global.u16 %rs138, [%rd7+24584];

BB110_18:
@%p16 bra BB110_33;
bra.uni BB110_19;

BB110_33:
cvt.u64.u32	%rd303, %r13;
cvt.u64.u32	%rd304, %r17;
mul.lo.s64 %rd305, %rd304, %rd231;
add.s64 %rd306, %rd303, %rd305;
shl.b64 %rd307, %rd306, 4;
add.s64 %rd308, %rd2, %rd307;
st.global.u64 [%rd308], %rd521;
st.global.u64 [%rd308+4096], %rd522;
st.global.u64 [%rd308+8192], %rd524;
st.global.u64 [%rd308+12288], %rd525;
st.global.u64 [%rd308+16384], %rd527;
st.global.u64 [%rd308+20480], %rd526;
st.global.u64 [%rd308+24576], %rd523;
st.global.u16 [%rd308+8], %rs137;
st.global.u16 [%rd308+4104], %rs139;
st.global.u16 [%rd308+8200], %rs140;
st.global.u16 [%rd308+12296], %rs142;
st.global.u16 [%rd308+16392], %rs143;
st.global.u16 [%rd308+20488], %rs141;
st.global.u16 [%rd308+24584], %rs138;
bra.uni BB110_34;

BB110_19:
setp.ge.s64	%p25, %rd636, %rd5;
@%p25 bra BB110_21;

cvt.u64.u32	%rd256, %r17;
mul.lo.s64 %rd257, %rd256, %rd231;
add.s64 %rd258, %rd636, %rd257;
shl.b64 %rd259, %rd258, 4;
add.s64 %rd260, %rd2, %rd259;
st.global.u64 [%rd260], %rd521;
st.global.u16 [%rd260+8], %rs137;

BB110_21:
add.s32 %r45, %r13, 256;
cvt.u64.u32	%rd261, %r45;
setp.ge.s64	%p26, %rd261, %rd5;
@%p26 bra BB110_23;

cvt.u64.u32	%rd263, %r17;
mul.lo.s64 %rd264, %rd263, %rd231;
add.s64 %rd265, %rd636, %rd264;
shl.b64 %rd266, %rd265, 4;
add.s64 %rd267, %rd2, %rd266;
st.global.u64 [%rd267+4096], %rd522;
st.global.u16 [%rd267+4104], %rs139;

BB110_23:
add.s32 %r49, %r13, 512;
cvt.u64.u32	%rd268, %r49;
setp.ge.s64	%p27, %rd268, %rd5;
@%p27 bra BB110_25;

cvt.u64.u32	%rd270, %r17;
mul.lo.s64 %rd271, %rd270, %rd231;
add.s64 %rd272, %rd636, %rd271;
shl.b64 %rd273, %rd272, 4;
add.s64 %rd274, %rd2, %rd273;
st.global.u64 [%rd274+8192], %rd524;
st.global.u16 [%rd274+8200], %rs140;

BB110_25:
add.s32 %r53, %r13, 768;
cvt.u64.u32	%rd275, %r53;
setp.ge.s64	%p28, %rd275, %rd5;
@%p28 bra BB110_27;

cvt.u64.u32	%rd277, %r17;
mul.lo.s64 %rd278, %rd277, %rd231;
add.s64 %rd279, %rd636, %rd278;
shl.b64 %rd280, %rd279, 4;
add.s64 %rd281, %rd2, %rd280;
st.global.u64 [%rd281+12288], %rd525;
st.global.u16 [%rd281+12296], %rs142;

BB110_27:
add.s32 %r57, %r13, 1024;
cvt.u64.u32	%rd282, %r57;
setp.ge.s64	%p29, %rd282, %rd5;
@%p29 bra BB110_29;

cvt.u64.u32	%rd284, %r17;
mul.lo.s64 %rd285, %rd284, %rd231;
add.s64 %rd286, %rd636, %rd285;
shl.b64 %rd287, %rd286, 4;
add.s64 %rd288, %rd2, %rd287;
st.global.u64 [%rd288+16384], %rd527;
st.global.u16 [%rd288+16392], %rs143;

BB110_29:
add.s32 %r61, %r13, 1280;
cvt.u64.u32	%rd289, %r61;
setp.ge.s64	%p30, %rd289, %rd5;
@%p30 bra BB110_31;

cvt.u64.u32	%rd291, %r17;
mul.lo.s64 %rd292, %rd291, %rd231;
add.s64 %rd293, %rd636, %rd292;
shl.b64 %rd294, %rd293, 4;
add.s64 %rd295, %rd2, %rd294;
st.global.u64 [%rd295+20480], %rd526;
st.global.u16 [%rd295+20488], %rs141;

BB110_31:
add.s32 %r65, %r13, 1536;
cvt.u64.u32	%rd296, %r65;
setp.ge.s64	%p31, %rd296, %rd5;
@%p31 bra BB110_34;

cvt.u64.u32	%rd298, %r17;
mul.lo.s64 %rd299, %rd298, %rd231;
add.s64 %rd300, %rd636, %rd299;
shl.b64 %rd301, %rd300, 4;
add.s64 %rd302, %rd2, %rd301;
st.global.u64 [%rd302+24576], %rd523;
st.global.u16 [%rd302+24584], %rs138;

BB110_34:
cvt.u64.u32	%rd309, %r17;
mul.lo.s64 %rd310, %rd309, %rd231;
add.s64 %rd36, %rd5, %rd310;
add.s64 %rd311, %rd636, %rd3;
shl.b64 %rd312, %rd311, 4;
add.s64 %rd38, %rd1, %rd312;
setp.gt.s64	%p32, %rd4, 1791;
@%p32 bra BB110_49;
bra.uni BB110_35;

BB110_49:
ld.global.u64 %rd552, [%rd38];
ld.global.u16 %rs168, [%rd38+8];
ld.global.u64 %rd553, [%rd38+4096];
ld.global.u16 %rs170, [%rd38+4104];
ld.global.u64 %rd555, [%rd38+8192];
ld.global.u16 %rs171, [%rd38+8200];
ld.global.u64 %rd556, [%rd38+12288];
ld.global.u16 %rs173, [%rd38+12296];
ld.global.u64 %rd558, [%rd38+16384];
ld.global.u16 %rs174, [%rd38+16392];
ld.global.u64 %rd557, [%rd38+20480];
ld.global.u16 %rs172, [%rd38+20488];
ld.global.u64 %rd554, [%rd38+24576];
ld.global.u16 %rs169, [%rd38+24584];
bra.uni BB110_50;

BB110_35:
mov.u64 %rd313, 0;
mov.u16 %rs69, 0;
setp.ge.s64	%p33, %rd636, %rd4;
mov.u16 %rs180, %rs69;
mov.u64 %rd564, %rd313;
@%p33 bra BB110_37;

ld.global.u64 %rd39, [%rd38];
ld.global.u16 %rs28, [%rd38+8];
mov.u16 %rs180, %rs28;
mov.u64 %rd564, %rd39;

BB110_37:
mov.u64 %rd540, %rd564;
mov.u64 %rd552, %rd540;
mov.u16 %rs156, %rs180;
mov.u16 %rs168, %rs156;
cvt.u32.u64	%r71, %rd636;
add.s32 %r72, %r71, 256;
cvt.u64.u32	%rd315, %r72;
setp.ge.s64	%p34, %rd315, %rd4;
mov.u16 %rs179, %rs69;
mov.u64 %rd563, %rd313;
@%p34 bra BB110_39;

ld.global.u64 %rd563, [%rd38+4096];
ld.global.u16 %rs179, [%rd38+4104];

BB110_39:
mov.u64 %rd553, %rd563;
mov.u16 %rs170, %rs179;
add.s32 %r73, %r13, 512;
cvt.u64.u32	%rd317, %r73;
setp.ge.s64	%p35, %rd317, %rd4;
mov.u16 %rs178, %rs69;
mov.u64 %rd562, %rd313;
@%p35 bra BB110_41;

ld.global.u64 %rd562, [%rd38+8192];
ld.global.u16 %rs178, [%rd38+8200];

BB110_41:
mov.u64 %rd555, %rd562;
mov.u16 %rs171, %rs178;
add.s32 %r74, %r13, 768;
cvt.u64.u32	%rd319, %r74;
setp.ge.s64	%p36, %rd319, %rd4;
mov.u16 %rs177, %rs69;
mov.u64 %rd561, %rd313;
@%p36 bra BB110_43;

ld.global.u64 %rd561, [%rd38+12288];
ld.global.u16 %rs177, [%rd38+12296];

BB110_43:
mov.u64 %rd556, %rd561;
mov.u16 %rs173, %rs177;
add.s32 %r75, %r13, 1024;
cvt.u64.u32	%rd321, %r75;
setp.ge.s64	%p37, %rd321, %rd4;
mov.u16 %rs176, %rs69;
mov.u64 %rd560, %rd313;
@%p37 bra BB110_45;

ld.global.u64 %rd560, [%rd38+16384];
ld.global.u16 %rs176, [%rd38+16392];

BB110_45:
mov.u64 %rd558, %rd560;
mov.u16 %rs174, %rs176;
add.s32 %r76, %r13, 1280;
cvt.u64.u32	%rd323, %r76;
setp.ge.s64	%p38, %rd323, %rd4;
mov.u16 %rs175, %rs69;
mov.u64 %rd559, %rd313;
@%p38 bra BB110_47;

ld.global.u64 %rd559, [%rd38+20480];
ld.global.u16 %rs175, [%rd38+20488];

BB110_47:
mov.u64 %rd557, %rd559;
mov.u16 %rs172, %rs175;
add.s32 %r77, %r13, 1536;
cvt.u64.u32	%rd325, %r77;
setp.ge.s64	%p39, %rd325, %rd4;
mov.u16 %rs169, %rs69;
mov.u64 %rd554, %rd313;
@%p39 bra BB110_50;

ld.global.u64 %rd554, [%rd38+24576];
ld.global.u16 %rs169, [%rd38+24584];

BB110_50:
add.s64 %rd326, %rd636, %rd36;
shl.b64 %rd327, %rd326, 4;
add.s64 %rd67, %rd2, %rd327;
@%p32 bra BB110_65;
bra.uni BB110_51;

BB110_65:
st.global.u64 [%rd67], %rd552;
st.global.u64 [%rd67+4096], %rd553;
st.global.u64 [%rd67+8192], %rd555;
st.global.u64 [%rd67+12288], %rd556;
st.global.u64 [%rd67+16384], %rd558;
st.global.u64 [%rd67+20480], %rd557;
st.global.u64 [%rd67+24576], %rd554;
st.global.u16 [%rd67+8], %rs168;
st.global.u16 [%rd67+4104], %rs170;
st.global.u16 [%rd67+8200], %rs171;
st.global.u16 [%rd67+12296], %rs173;
st.global.u16 [%rd67+16392], %rs174;
st.global.u16 [%rd67+20488], %rs172;
bra.uni BB110_66;

BB110_51:
setp.ge.s64	%p41, %rd636, %rd4;
@%p41 bra BB110_53;

st.global.u64 [%rd67], %rd552;
st.global.u16 [%rd67+8], %rs168;

BB110_53:
cvt.u32.u64	%r78, %rd636;
add.s32 %r79, %r78, 256;
cvt.u64.u32	%rd328, %r79;
setp.ge.s64	%p42, %rd328, %rd4;
@%p42 bra BB110_55;

st.global.u64 [%rd67+4096], %rd553;
st.global.u16 [%rd67+4104], %rs170;

BB110_55:
add.s32 %r80, %r13, 512;
cvt.u64.u32	%rd329, %r80;
setp.ge.s64	%p43, %rd329, %rd4;
@%p43 bra BB110_57;

st.global.u64 [%rd67+8192], %rd555;
st.global.u16 [%rd67+8200], %rs171;

BB110_57:
add.s32 %r81, %r13, 768;
cvt.u64.u32	%rd330, %r81;
setp.ge.s64	%p44, %rd330, %rd4;
@%p44 bra BB110_59;

st.global.u64 [%rd67+12288], %rd556;
st.global.u16 [%rd67+12296], %rs173;

BB110_59:
add.s32 %r82, %r13, 1024;
cvt.u64.u32	%rd331, %r82;
setp.ge.s64	%p45, %rd331, %rd4;
@%p45 bra BB110_61;

st.global.u64 [%rd67+16384], %rd558;
st.global.u16 [%rd67+16392], %rs174;

BB110_61:
add.s32 %r83, %r13, 1280;
cvt.u64.u32	%rd332, %r83;
setp.ge.s64	%p46, %rd332, %rd4;
@%p46 bra BB110_63;

st.global.u64 [%rd67+20480], %rd557;
st.global.u16 [%rd67+20488], %rs172;

BB110_63:
add.s32 %r84, %r13, 1536;
cvt.u64.u32	%rd333, %r84;
setp.ge.s64	%p47, %rd333, %rd4;
@%p47 bra BB110_67;

st.global.u64 [%rd67+24576], %rd554;

BB110_66:
st.global.u16 [%rd67+24584], %rs169;

BB110_67:
bar.sync 0;
mul.lo.s32 %r86, %r13, 7;
cvt.u64.u32	%rd334, %r86;
add.s64 %rd69, %rd5, %rd4;
min.s64 %rd70, %rd334, %rd69;
setp.lt.s64	%p48, %rd70, %rd4;
sub.s64 %rd335, %rd70, %rd4;
selp.b64	%rd568, 0, %rd335, %p48;
min.s64 %rd565, %rd5, %rd70;
setp.ge.s64	%p49, %rd568, %rd565;
@%p49 bra BB110_76;

add.s64 %rd336, %rd36, %rd70;
add.s64 %rd73, %rd336, -1;

BB110_69:
add.s64 %rd338, %rd565, %rd568;
shr.s64 %rd77, %rd338, 1;
sub.s64 %rd339, %rd73, %rd77;
shl.b64 %rd340, %rd339, 4;
add.s64 %rd341, %rd2, %rd340;
ld.global.u64 %rd78, [%rd341];
or.b64 %rd342, %rd78, %rd230;
and.b64 %rd343, %rd342, -4294967296;
setp.eq.s64	%p50, %rd343, 0;
@%p50 bra BB110_71;
bra.uni BB110_70;

BB110_71:
cvt.u32.u64	%r88, %rd230;
cvt.u32.u64	%r89, %rd78;
div.u32 %r90, %r89, %r88;
cvt.u64.u32	%rd566, %r90;
bra.uni BB110_72;

BB110_70:
div.s64 %rd566, %rd78, %rd230;

BB110_72:
add.s64 %rd344, %rd77, %rd310;
shl.b64 %rd345, %rd344, 4;
add.s64 %rd346, %rd2, %rd345;
ld.global.u64 %rd82, [%rd346];
or.b64 %rd347, %rd82, %rd230;
and.b64 %rd348, %rd347, -4294967296;
setp.eq.s64	%p51, %rd348, 0;
@%p51 bra BB110_74;
bra.uni BB110_73;

BB110_74:
cvt.u32.u64	%r91, %rd230;
cvt.u32.u64	%r92, %rd82;
div.u32 %r93, %r92, %r91;
cvt.u64.u32	%rd567, %r93;
bra.uni BB110_75;

BB110_73:
div.s64 %rd567, %rd82, %rd230;

BB110_75:
add.s64 %rd349, %rd77, 1;
setp.lt.s64	%p52, %rd566, %rd567;
selp.b64	%rd568, %rd568, %rd349, %p52;
selp.b64	%rd565, %rd77, %rd565, %p52;
setp.lt.s64	%p53, %rd568, %rd565;
@%p53 bra BB110_69;

BB110_76:
add.s64 %rd89, %rd568, %rd310;
shl.b64 %rd353, %rd89, 4;
add.s64 %rd90, %rd2, %rd353;
shl.b64 %rd354, %rd36, 4;
add.s64 %rd91, %rd2, %rd354;
add.s64 %rd355, %rd36, %rd70;
sub.s64 %rd92, %rd355, %rd568;
shl.b64 %rd356, %rd92, 4;
add.s64 %rd93, %rd2, %rd356;
add.s64 %rd357, %rd69, %rd310;
shl.b64 %rd358, %rd357, 4;
add.s64 %rd94, %rd2, %rd358;
add.u64 %rd359, %SP, 0;
cvta.to.local.u64 %rd95, %rd359;
mov.u64 %rd569, 0;
mov.pred %p54, 0;
@%p54 bra BB110_78;

BB110_77:
add.s64 %rd360, %rd95, %rd569;
mov.u16 %rs76, 0;
st.local.u8 [%rd360], %rs76;
add.s64 %rd569, %rd569, 1;
setp.lt.u64	%p55, %rd569, 16;
@%p55 bra BB110_77;

BB110_78:
ld.global.u64 %rd362, [%rd90];
ld.global.u16 %rs77, [%rd90+8];
ld.global.v2.u8 {%rs78, %rs79}, [%rd90+10];
ld.global.v4.u8 {%rs80, %rs81, %rs82, %rs83}, [%rd90+12];
st.local.v4.u8 [%rd95+12], {%rs80, %rs81, %rs82, %rs83};
st.local.v2.u8 [%rd95+10], {%rs78, %rs79};
st.local.u16 [%rd95+8], %rs77;
st.local.u64 [%rd95], %rd362;
add.u64 %rd365, %SP, 16;
cvta.to.local.u64 %rd98, %rd365;
mov.u64 %rd570, 0;
@%p54 bra BB110_80;

BB110_79:
add.s64 %rd366, %rd98, %rd570;
mov.u16 %rs90, 0;
st.local.u8 [%rd366], %rs90;
add.s64 %rd570, %rd570, 1;
setp.lt.u64	%p57, %rd570, 16;
@%p57 bra BB110_79;

BB110_80:
ld.global.u64 %rd367, [%rd93];
ld.global.u16 %rs91, [%rd93+8];
ld.global.v2.u8 {%rs92, %rs93}, [%rd93+10];
ld.global.v4.u8 {%rs94, %rs95, %rs96, %rs97}, [%rd93+12];
st.local.v4.u8 [%rd98+12], {%rs94, %rs95, %rs96, %rs97};
st.local.v2.u8 [%rd98+10], {%rs92, %rs93};
st.local.u16 [%rd98+8], %rs91;
st.local.u64 [%rd98], %rd367;
mov.pred %p102, -1;
setp.ge.u64	%p59, %rd93, %rd94;
@%p59 bra BB110_89;

mov.pred %p102, 0;
setp.ge.u64	%p61, %rd90, %rd91;
@%p61 bra BB110_89;

ld.local.u64 %rd101, [%rd98];
or.b64 %rd372, %rd101, %rd230;
and.b64 %rd373, %rd372, -4294967296;
setp.eq.s64	%p62, %rd373, 0;
@%p62 bra BB110_84;

div.s64 %rd571, %rd101, %rd230;
bra.uni BB110_85;

BB110_84:
cvt.u32.u64	%r95, %rd230;
cvt.u32.u64	%r96, %rd101;
div.u32 %r97, %r96, %r95;
cvt.u64.u32	%rd571, %r97;

BB110_85:
ld.local.u64 %rd105, [%rd95];
or.b64 %rd376, %rd105, %rd230;
and.b64 %rd377, %rd376, -4294967296;
setp.eq.s64	%p63, %rd377, 0;
@%p63 bra BB110_87;

div.s64 %rd572, %rd105, %rd230;
bra.uni BB110_88;

BB110_87:
cvt.u32.u64	%r98, %rd230;
cvt.u32.u64	%r99, %rd105;
div.u32 %r100, %r99, %r98;
cvt.u64.u32	%rd572, %r100;

BB110_88:
setp.ge.s64	%p102, %rd571, %rd572;

BB110_89:
selp.b64	%rd380, %rd95, %rd98, %p102;
ld.local.u64 %rd109, [%rd380];
ld.local.u16 %rs55, [%rd380+8];
@%p102 bra BB110_91;
bra.uni BB110_90;

BB110_91:
add.s64 %rd385, %rd353, %rd2;
add.s64 %rd113, %rd385, 16;
ld.global.u64 %rd386, [%rd90+16];
st.local.u64 [%rd95], %rd386;
ld.global.u16 %rs105, [%rd90+24];
st.local.u16 [%rd95+8], %rs105;
mov.u64 %rd605, %rd93;
mov.u64 %rd606, %rd93;
mov.u64 %rd629, %rd113;
mov.u64 %rd630, %rd113;
bra.uni BB110_92;

BB110_90:
add.s64 %rd382, %rd356, %rd2;
add.s64 %rd112, %rd382, 16;
ld.global.u64 %rd383, [%rd93+16];
st.local.u64 [%rd98], %rd383;
ld.global.u16 %rs104, [%rd93+24];
st.local.u16 [%rd98+8], %rs104;
mov.u64 %rd605, %rd112;
mov.u64 %rd606, %rd112;
mov.u64 %rd629, %rd90;
mov.u64 %rd630, %rd90;

BB110_92:
mov.u64 %rd117, %rd629;
mov.u64 %rd628, %rd630;
mov.u64 %rd115, %rd605;
mov.u64 %rd604, %rd606;
mov.pred %p103, -1;
setp.ge.u64	%p65, %rd604, %rd94;
@%p65 bra BB110_101;

mov.pred %p103, 0;
setp.ge.u64	%p67, %rd628, %rd91;
@%p67 bra BB110_101;

ld.local.u64 %rd118, [%rd98];
or.b64 %rd389, %rd118, %rd230;
and.b64 %rd390, %rd389, -4294967296;
setp.eq.s64	%p68, %rd390, 0;
@%p68 bra BB110_96;

div.s64 %rd573, %rd118, %rd230;
bra.uni BB110_97;

BB110_96:
cvt.u32.u64	%r101, %rd230;
cvt.u32.u64	%r102, %rd118;
div.u32 %r103, %r102, %r101;
cvt.u64.u32	%rd573, %r103;

BB110_97:
ld.local.u64 %rd122, [%rd95];
or.b64 %rd393, %rd122, %rd230;
and.b64 %rd394, %rd393, -4294967296;
setp.eq.s64	%p69, %rd394, 0;
@%p69 bra BB110_99;

div.s64 %rd574, %rd122, %rd230;
bra.uni BB110_100;

BB110_99:
cvt.u32.u64	%r104, %rd230;
cvt.u32.u64	%r105, %rd122;
div.u32 %r106, %r105, %r104;
cvt.u64.u32	%rd574, %r106;

BB110_100:
setp.ge.s64	%p103, %rd573, %rd574;

BB110_101:
selp.b64	%rd399, %rd95, %rd98, %p103;
ld.local.u64 %rd126, [%rd399];
ld.local.u16 %rs56, [%rd399+8];
@%p103 bra BB110_103;
bra.uni BB110_102;

BB110_103:
add.s64 %rd628, %rd628, 16;
add.s64 %rd130, %rd117, 16;
ld.global.u64 %rd401, [%rd117+16];
st.local.u64 [%rd95], %rd401;
ld.global.u16 %rs107, [%rd117+24];
st.local.u16 [%rd95+8], %rs107;
mov.u64 %rd603, %rd115;
mov.u64 %rd627, %rd130;
bra.uni BB110_104;

BB110_102:
add.s64 %rd604, %rd604, 16;
add.s64 %rd128, %rd115, 16;
ld.global.u64 %rd400, [%rd115+16];
st.local.u64 [%rd98], %rd400;
ld.global.u16 %rs106, [%rd115+24];
st.local.u16 [%rd98+8], %rs106;
mov.u64 %rd603, %rd128;
mov.u64 %rd627, %rd117;

BB110_104:
mov.u64 %rd134, %rd627;
mov.u64 %rd626, %rd628;
mov.u64 %rd132, %rd603;
mov.u64 %rd602, %rd604;
mov.pred %p104, -1;
setp.ge.u64	%p71, %rd602, %rd94;
@%p71 bra BB110_113;

mov.pred %p104, 0;
setp.ge.u64	%p73, %rd626, %rd91;
@%p73 bra BB110_113;

ld.local.u64 %rd135, [%rd98];
or.b64 %rd404, %rd135, %rd230;
and.b64 %rd405, %rd404, -4294967296;
setp.eq.s64	%p74, %rd405, 0;
@%p74 bra BB110_108;

div.s64 %rd575, %rd135, %rd230;
bra.uni BB110_109;

BB110_108:
cvt.u32.u64	%r107, %rd230;
cvt.u32.u64	%r108, %rd135;
div.u32 %r109, %r108, %r107;
cvt.u64.u32	%rd575, %r109;

BB110_109:
ld.local.u64 %rd139, [%rd95];
or.b64 %rd408, %rd139, %rd230;
and.b64 %rd409, %rd408, -4294967296;
setp.eq.s64	%p75, %rd409, 0;
@%p75 bra BB110_111;

div.s64 %rd576, %rd139, %rd230;
bra.uni BB110_112;

BB110_111:
cvt.u32.u64	%r110, %rd230;
cvt.u32.u64	%r111, %rd139;
div.u32 %r112, %r111, %r110;
cvt.u64.u32	%rd576, %r112;

BB110_112:
setp.ge.s64	%p104, %rd575, %rd576;

BB110_113:
selp.b64	%rd414, %rd95, %rd98, %p104;
ld.local.u64 %rd143, [%rd414];
ld.local.u16 %rs57, [%rd414+8];
@%p104 bra BB110_115;
bra.uni BB110_114;

BB110_115:
add.s64 %rd626, %rd626, 16;
add.s64 %rd147, %rd134, 16;
ld.global.u64 %rd416, [%rd134+16];
st.local.u64 [%rd95], %rd416;
ld.global.u16 %rs109, [%rd134+24];
st.local.u16 [%rd95+8], %rs109;
mov.u64 %rd601, %rd132;
mov.u64 %rd625, %rd147;
bra.uni BB110_116;

BB110_114:
add.s64 %rd602, %rd602, 16;
add.s64 %rd145, %rd132, 16;
ld.global.u64 %rd415, [%rd132+16];
st.local.u64 [%rd98], %rd415;
ld.global.u16 %rs108, [%rd132+24];
st.local.u16 [%rd98+8], %rs108;
mov.u64 %rd601, %rd145;
mov.u64 %rd625, %rd134;

BB110_116:
mov.u64 %rd151, %rd625;
mov.u64 %rd624, %rd626;
mov.u64 %rd149, %rd601;
mov.u64 %rd600, %rd602;
mov.pred %p105, -1;
setp.ge.u64	%p77, %rd600, %rd94;
@%p77 bra BB110_125;

mov.pred %p105, 0;
setp.ge.u64	%p79, %rd624, %rd91;
@%p79 bra BB110_125;

ld.local.u64 %rd152, [%rd98];
or.b64 %rd419, %rd152, %rd230;
and.b64 %rd420, %rd419, -4294967296;
setp.eq.s64	%p80, %rd420, 0;
@%p80 bra BB110_120;

div.s64 %rd577, %rd152, %rd230;
bra.uni BB110_121;

BB110_120:
cvt.u32.u64	%r113, %rd230;
cvt.u32.u64	%r114, %rd152;
div.u32 %r115, %r114, %r113;
cvt.u64.u32	%rd577, %r115;

BB110_121:
ld.local.u64 %rd156, [%rd95];
or.b64 %rd423, %rd156, %rd230;
and.b64 %rd424, %rd423, -4294967296;
setp.eq.s64	%p81, %rd424, 0;
@%p81 bra BB110_123;

div.s64 %rd578, %rd156, %rd230;
bra.uni BB110_124;

BB110_123:
cvt.u32.u64	%r116, %rd230;
cvt.u32.u64	%r117, %rd156;
div.u32 %r118, %r117, %r116;
cvt.u64.u32	%rd578, %r118;

BB110_124:
setp.ge.s64	%p105, %rd577, %rd578;

BB110_125:
selp.b64	%rd429, %rd95, %rd98, %p105;
ld.local.u64 %rd160, [%rd429];
ld.local.u16 %rs58, [%rd429+8];
@%p105 bra BB110_127;
bra.uni BB110_126;

BB110_127:
add.s64 %rd624, %rd624, 16;
add.s64 %rd164, %rd151, 16;
ld.global.u64 %rd431, [%rd151+16];
st.local.u64 [%rd95], %rd431;
ld.global.u16 %rs111, [%rd151+24];
st.local.u16 [%rd95+8], %rs111;
mov.u64 %rd599, %rd149;
mov.u64 %rd623, %rd164;
bra.uni BB110_128;

BB110_126:
add.s64 %rd600, %rd600, 16;
add.s64 %rd162, %rd149, 16;
ld.global.u64 %rd430, [%rd149+16];
st.local.u64 [%rd98], %rd430;
ld.global.u16 %rs110, [%rd149+24];
st.local.u16 [%rd98+8], %rs110;
mov.u64 %rd599, %rd162;
mov.u64 %rd623, %rd151;

BB110_128:
mov.u64 %rd168, %rd623;
mov.u64 %rd622, %rd624;
mov.u64 %rd166, %rd599;
mov.u64 %rd598, %rd600;
mov.pred %p106, -1;
setp.ge.u64	%p83, %rd598, %rd94;
@%p83 bra BB110_137;

mov.pred %p106, 0;
setp.ge.u64	%p85, %rd622, %rd91;
@%p85 bra BB110_137;

ld.local.u64 %rd169, [%rd98];
or.b64 %rd434, %rd169, %rd230;
and.b64 %rd435, %rd434, -4294967296;
setp.eq.s64	%p86, %rd435, 0;
@%p86 bra BB110_132;

div.s64 %rd579, %rd169, %rd230;
bra.uni BB110_133;

BB110_132:
cvt.u32.u64	%r119, %rd230;
cvt.u32.u64	%r120, %rd169;
div.u32 %r121, %r120, %r119;
cvt.u64.u32	%rd579, %r121;

BB110_133:
ld.local.u64 %rd173, [%rd95];
or.b64 %rd438, %rd173, %rd230;
and.b64 %rd439, %rd438, -4294967296;
setp.eq.s64	%p87, %rd439, 0;
@%p87 bra BB110_135;

div.s64 %rd580, %rd173, %rd230;
bra.uni BB110_136;

BB110_135:
cvt.u32.u64	%r122, %rd230;
cvt.u32.u64	%r123, %rd173;
div.u32 %r124, %r123, %r122;
cvt.u64.u32	%rd580, %r124;

BB110_136:
setp.ge.s64	%p106, %rd579, %rd580;

BB110_137:
selp.b64	%rd444, %rd95, %rd98, %p106;
ld.local.u64 %rd177, [%rd444];
ld.local.u16 %rs59, [%rd444+8];
@%p106 bra BB110_139;
bra.uni BB110_138;

BB110_139:
add.s64 %rd622, %rd622, 16;
add.s64 %rd181, %rd168, 16;
ld.global.u64 %rd446, [%rd168+16];
st.local.u64 [%rd95], %rd446;
ld.global.u16 %rs113, [%rd168+24];
st.local.u16 [%rd95+8], %rs113;
mov.u64 %rd597, %rd166;
mov.u64 %rd621, %rd181;
bra.uni BB110_140;

BB110_138:
add.s64 %rd598, %rd598, 16;
add.s64 %rd179, %rd166, 16;
ld.global.u64 %rd445, [%rd166+16];
st.local.u64 [%rd98], %rd445;
ld.global.u16 %rs112, [%rd166+24];
st.local.u16 [%rd98+8], %rs112;
mov.u64 %rd597, %rd179;
mov.u64 %rd621, %rd168;

BB110_140:
mov.u64 %rd185, %rd621;
mov.u64 %rd620, %rd622;
mov.u64 %rd183, %rd597;
mov.u64 %rd596, %rd598;
mov.pred %p107, -1;
setp.ge.u64	%p89, %rd596, %rd94;
@%p89 bra BB110_149;

mov.pred %p107, 0;
setp.ge.u64	%p91, %rd620, %rd91;
@%p91 bra BB110_149;

ld.local.u64 %rd186, [%rd98];
or.b64 %rd449, %rd186, %rd230;
and.b64 %rd450, %rd449, -4294967296;
setp.eq.s64	%p92, %rd450, 0;
@%p92 bra BB110_144;

div.s64 %rd581, %rd186, %rd230;
bra.uni BB110_145;

BB110_144:
cvt.u32.u64	%r125, %rd230;
cvt.u32.u64	%r126, %rd186;
div.u32 %r127, %r126, %r125;
cvt.u64.u32	%rd581, %r127;

BB110_145:
ld.local.u64 %rd190, [%rd95];
or.b64 %rd453, %rd190, %rd230;
and.b64 %rd454, %rd453, -4294967296;
setp.eq.s64	%p93, %rd454, 0;
@%p93 bra BB110_147;

div.s64 %rd582, %rd190, %rd230;
bra.uni BB110_148;

BB110_147:
cvt.u32.u64	%r128, %rd230;
cvt.u32.u64	%r129, %rd190;
div.u32 %r130, %r129, %r128;
cvt.u64.u32	%rd582, %r130;

BB110_148:
setp.ge.s64	%p107, %rd581, %rd582;

BB110_149:
selp.b64	%rd459, %rd95, %rd98, %p107;
ld.local.u64 %rd194, [%rd459];
ld.local.u16 %rs60, [%rd459+8];
@%p107 bra BB110_151;
bra.uni BB110_150;

BB110_151:
add.s64 %rd620, %rd620, 16;
add.s64 %rd198, %rd185, 16;
ld.global.u64 %rd463, [%rd185+16];
st.local.u64 [%rd95], %rd463;
ld.global.u16 %rs115, [%rd185+24];
st.local.u16 [%rd95+8], %rs115;
mov.u64 %rd595, %rd183;
mov.u64 %rd619, %rd198;
bra.uni BB110_152;

BB110_150:
add.s64 %rd596, %rd596, 16;
add.s64 %rd196, %rd183, 16;
ld.global.u64 %rd460, [%rd183+16];
st.local.u64 [%rd98], %rd460;
ld.global.u16 %rs114, [%rd183+24];
st.local.u16 [%rd98+8], %rs114;
mov.u64 %rd595, %rd196;
mov.u64 %rd619, %rd185;

BB110_152:
mov.pred %p94, -1;
setp.ge.u64	%p95, %rd596, %rd94;
mov.pred %p108, %p94;
@%p95 bra BB110_161;

setp.ge.u64	%p97, %rd620, %rd91;
mov.pred %p108, %p54;
@%p97 bra BB110_161;

ld.local.u64 %rd203, [%rd98];
or.b64 %rd468, %rd203, %rd230;
and.b64 %rd469, %rd468, -4294967296;
setp.eq.s64	%p98, %rd469, 0;
@%p98 bra BB110_156;

div.s64 %rd631, %rd203, %rd230;
bra.uni BB110_157;

BB110_156:
cvt.u32.u64	%r131, %rd230;
cvt.u32.u64	%r132, %rd203;
div.u32 %r133, %r132, %r131;
cvt.u64.u32	%rd631, %r133;

BB110_157:
ld.local.u64 %rd207, [%rd95];
or.b64 %rd472, %rd207, %rd230;
and.b64 %rd473, %rd472, -4294967296;
setp.eq.s64	%p99, %rd473, 0;
@%p99 bra BB110_159;

div.s64 %rd632, %rd207, %rd230;
bra.uni BB110_160;

BB110_159:
cvt.u32.u64	%r134, %rd230;
cvt.u32.u64	%r135, %rd207;
div.u32 %r136, %r135, %r134;
cvt.u64.u32	%rd632, %r136;

BB110_160:
setp.ge.s64	%p108, %rd631, %rd632;

BB110_161:
selp.b64	%rd478, %rd95, %rd98, %p108;
ld.local.u64 %rd211, [%rd478];
ld.local.u16 %rs61, [%rd478+8];
@%p108 bra BB110_163;
bra.uni BB110_162;

BB110_163:
ld.global.u64 %rd482, [%rd619+16];
st.local.u64 [%rd95], %rd482;
ld.global.u16 %rs117, [%rd619+24];
st.local.u16 [%rd95+8], %rs117;
bra.uni BB110_164;

BB110_162:
ld.global.u64 %rd479, [%rd595+16];
st.local.u64 [%rd98], %rd479;
ld.global.u16 %rs116, [%rd595+24];
st.local.u16 [%rd98+8], %rs116;

BB110_164:
bar.sync 0;
add.s64 %rd488, %rd334, %rd310;
shl.b64 %rd489, %rd488, 4;
add.s64 %rd490, %rd2, %rd489;
st.global.u64 [%rd490], %rd109;
st.global.u64 [%rd490+16], %rd126;
st.global.u64 [%rd490+32], %rd143;
st.global.u64 [%rd490+48], %rd160;
st.global.u64 [%rd490+64], %rd177;
st.global.u64 [%rd490+80], %rd194;
st.global.u64 [%rd490+96], %rd211;
st.global.u16 [%rd490+8], %rs55;
st.global.u16 [%rd490+24], %rs56;
st.global.u16 [%rd490+40], %rs57;
st.global.u16 [%rd490+56], %rs58;
st.global.u16 [%rd490+72], %rs59;
st.global.u16 [%rd490+88], %rs60;
st.global.u16 [%rd490+104], %rs61;
bar.sync 0;
setp.ge.s64	%p100, %rd636, %rd69;
@%p100 bra BB110_167;

cvta.to.global.u64 %rd491, %rd228;
cvta.to.global.u64 %rd492, %rd229;
mul.wide.u32 %rd494, %r17, 1792;
cvt.u64.u32	%rd495, %r13;
add.s64 %rd496, %rd494, %rd495;
shl.b64 %rd497, %rd496, 1;
add.s64 %rd635, %rd492, %rd497;
shl.b64 %rd498, %rd496, 3;
add.s64 %rd634, %rd491, %rd498;
mul.lo.s64 %rd499, %rd231, %rd309;
add.s64 %rd500, %rd499, %rd495;
shl.b64 %rd501, %rd500, 4;
add.s64 %rd633, %rd2, %rd501;

BB110_166:
ld.global.u64 %rd502, [%rd633];
st.global.u64 [%rd634], %rd502;
ld.global.u16 %rs118, [%rd633+8];
st.global.u16 [%rd635], %rs118;
add.s64 %rd635, %rd635, 512;
add.s64 %rd634, %rd634, 2048;
add.s64 %rd633, %rd633, 4096;
add.s64 %rd636, %rd636, 256;
setp.lt.s64	%p101, %rd636, %rd69;
@%p101 bra BB110_166;

BB110_167:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot111[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<105>;
.reg .b16 %rs<179>;
.reg .b32 %r<116>;
.reg .b64 %rd<561>;


mov.u64 %rd560, __local_depot111;
cvta.local.u64 %SP, %rd560;
ld.param.u64 %rd226, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+48];
ld.param.u64 %rd225, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u64 %rd224, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd222, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
ld.param.u64 %rd223, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u64 %rd221, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIlN3c104HalfENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESL_EEEENSA_INSB_IlSK_SL_SL_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSR_ISE_EESF_SF_SF_SF_SF_SF_SF_SF_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd221;
cvta.to.global.u64 %rd227, %rd223;
cvt.u32.u64	%r1, %rd222;
cvt.u32.u64	%r18, %rd220;
mov.u32 %r19, %ctaid.x;
mul.wide.u32 %rd228, %r19, 8;
add.s64 %rd229, %rd227, %rd228;
ld.global.u32 %r2, [%rd229];
ld.global.u32 %r20, [%rd229+8];
neg.s32 %r21, %r18;
and.b32 %r3, %r19, %r21;
shr.s32 %r4, %r18, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r22, %r20, %r5;
min.s32 %r115, %r22, %r1;
add.s32 %r23, %r19, %r4;
mul.lo.s32 %r24, %r23, 1792;
sub.s32 %r25, %r24, %r2;
min.s32 %r7, %r25, %r1;
add.s32 %r26, %r24, 1792;
sub.s32 %r27, %r26, %r20;
min.s32 %r114, %r27, %r1;
add.s32 %r28, %r18, -1;
and.b32 %r29, %r19, %r28;
setp.ne.s32	%p15, %r28, %r29;
@%p15 bra BB111_2;

add.s32 %r30, %r3, %r4;
mul.lo.s32 %r31, %r30, 1792;
min.s32 %r115, %r31, %r1;
mad.lo.s32 %r32, %r4, 2, %r3;
mul.lo.s32 %r33, %r32, 1792;
min.s32 %r114, %r33, %r1;

BB111_2:
add.s32 %r34, %r5, %r2;
cvt.s64.s32	%rd230, %r114;
cvt.s64.s32	%rd2, %r7;
sub.s64 %rd3, %rd230, %rd2;
cvt.s64.s32	%rd231, %r115;
cvt.s64.s32	%rd232, %r34;
sub.s64 %rd4, %rd231, %rd232;
setp.gt.s64	%p16, %rd4, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd559, %r13;
add.s64 %rd233, %rd559, %rd232;
shl.b64 %rd234, %rd233, 4;
add.s64 %rd6, %rd1, %rd234;
@%p16 bra BB111_17;
bra.uni BB111_3;

BB111_17:
ld.global.u64 %rd450, [%rd6];
ld.global.u16 %rs135, [%rd6+8];
ld.global.u64 %rd451, [%rd6+4096];
ld.global.u16 %rs137, [%rd6+4104];
ld.global.u64 %rd453, [%rd6+8192];
ld.global.u16 %rs138, [%rd6+8200];
ld.global.u64 %rd454, [%rd6+12288];
ld.global.u16 %rs140, [%rd6+12296];
ld.global.u64 %rd456, [%rd6+16384];
ld.global.u16 %rs141, [%rd6+16392];
ld.global.u64 %rd455, [%rd6+20480];
ld.global.u16 %rs139, [%rd6+20488];
ld.global.u64 %rd452, [%rd6+24576];
ld.global.u16 %rs136, [%rd6+24584];
bra.uni BB111_18;

BB111_3:
mov.u64 %rd235, 0;
mov.u16 %rs62, 0;
setp.ge.s64	%p17, %rd559, %rd4;
mov.u16 %rs147, %rs62;
mov.u64 %rd462, %rd235;
@%p17 bra BB111_5;

ld.global.u64 %rd7, [%rd6];
ld.global.u16 %rs1, [%rd6+8];
mov.u16 %rs147, %rs1;
mov.u64 %rd462, %rd7;

BB111_5:
mov.u64 %rd438, %rd462;
mov.u64 %rd450, %rd438;
mov.u16 %rs123, %rs147;
mov.u16 %rs135, %rs123;
cvt.u32.u64	%r35, %rd559;
add.s32 %r36, %r35, 256;
cvt.u64.u32	%rd237, %r36;
setp.ge.s64	%p18, %rd237, %rd4;
mov.u16 %rs146, %rs62;
mov.u64 %rd461, %rd235;
@%p18 bra BB111_7;

ld.global.u64 %rd461, [%rd6+4096];
ld.global.u16 %rs146, [%rd6+4104];

BB111_7:
mov.u64 %rd451, %rd461;
mov.u16 %rs137, %rs146;
add.s32 %r37, %r13, 512;
cvt.u64.u32	%rd239, %r37;
setp.ge.s64	%p19, %rd239, %rd4;
mov.u16 %rs145, %rs62;
mov.u64 %rd460, %rd235;
@%p19 bra BB111_9;

ld.global.u64 %rd460, [%rd6+8192];
ld.global.u16 %rs145, [%rd6+8200];

BB111_9:
mov.u64 %rd453, %rd460;
mov.u16 %rs138, %rs145;
add.s32 %r38, %r13, 768;
cvt.u64.u32	%rd241, %r38;
setp.ge.s64	%p20, %rd241, %rd4;
mov.u16 %rs144, %rs62;
mov.u64 %rd459, %rd235;
@%p20 bra BB111_11;

ld.global.u64 %rd459, [%rd6+12288];
ld.global.u16 %rs144, [%rd6+12296];

BB111_11:
mov.u64 %rd454, %rd459;
mov.u16 %rs140, %rs144;
add.s32 %r39, %r13, 1024;
cvt.u64.u32	%rd243, %r39;
setp.ge.s64	%p21, %rd243, %rd4;
mov.u16 %rs143, %rs62;
mov.u64 %rd458, %rd235;
@%p21 bra BB111_13;

ld.global.u64 %rd458, [%rd6+16384];
ld.global.u16 %rs143, [%rd6+16392];

BB111_13:
mov.u64 %rd456, %rd458;
mov.u16 %rs141, %rs143;
add.s32 %r40, %r13, 1280;
cvt.u64.u32	%rd245, %r40;
setp.ge.s64	%p22, %rd245, %rd4;
mov.u16 %rs142, %rs62;
mov.u64 %rd457, %rd235;
@%p22 bra BB111_15;

ld.global.u64 %rd457, [%rd6+20480];
ld.global.u16 %rs142, [%rd6+20488];

BB111_15:
mov.u64 %rd455, %rd457;
mov.u16 %rs139, %rs142;
add.s32 %r41, %r13, 1536;
cvt.u64.u32	%rd247, %r41;
setp.ge.s64	%p23, %rd247, %rd4;
mov.u16 %rs136, %rs62;
mov.u64 %rd452, %rd235;
@%p23 bra BB111_18;

ld.global.u64 %rd452, [%rd6+24576];
ld.global.u16 %rs136, [%rd6+24584];

BB111_18:
@%p16 bra BB111_33;
bra.uni BB111_19;

BB111_33:
mul.wide.u32 %rd256, %r13, 16;
mov.u64 %rd257, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd258, %rd257, %rd256;
st.shared.u64 [%rd258], %rd450;
st.shared.u64 [%rd258+4096], %rd451;
st.shared.u64 [%rd258+8192], %rd453;
st.shared.u64 [%rd258+12288], %rd454;
st.shared.u64 [%rd258+16384], %rd456;
st.shared.u64 [%rd258+20480], %rd455;
st.shared.u64 [%rd258+24576], %rd452;
st.shared.u16 [%rd258+8], %rs135;
st.shared.u16 [%rd258+4104], %rs137;
st.shared.u16 [%rd258+8200], %rs138;
st.shared.u16 [%rd258+12296], %rs140;
st.shared.u16 [%rd258+16392], %rs141;
st.shared.u16 [%rd258+20488], %rs139;
st.shared.u16 [%rd258+24584], %rs136;
bra.uni BB111_34;

BB111_19:
shl.b64 %rd248, %rd559, 4;
mov.u64 %rd249, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd35, %rd249, %rd248;
setp.ge.s64	%p25, %rd559, %rd4;
@%p25 bra BB111_21;

st.shared.u64 [%rd35], %rd450;
st.shared.u16 [%rd35+8], %rs135;

BB111_21:
cvt.u32.u64	%r42, %rd559;
add.s32 %r43, %r42, 256;
cvt.u64.u32	%rd250, %r43;
setp.ge.s64	%p26, %rd250, %rd4;
@%p26 bra BB111_23;

st.shared.u64 [%rd35+4096], %rd451;
st.shared.u16 [%rd35+4104], %rs137;

BB111_23:
add.s32 %r44, %r13, 512;
cvt.u64.u32	%rd251, %r44;
setp.ge.s64	%p27, %rd251, %rd4;
@%p27 bra BB111_25;

st.shared.u64 [%rd35+8192], %rd453;
st.shared.u16 [%rd35+8200], %rs138;

BB111_25:
add.s32 %r45, %r13, 768;
cvt.u64.u32	%rd252, %r45;
setp.ge.s64	%p28, %rd252, %rd4;
@%p28 bra BB111_27;

st.shared.u64 [%rd35+12288], %rd454;
st.shared.u16 [%rd35+12296], %rs140;

BB111_27:
add.s32 %r46, %r13, 1024;
cvt.u64.u32	%rd253, %r46;
setp.ge.s64	%p29, %rd253, %rd4;
@%p29 bra BB111_29;

st.shared.u64 [%rd35+16384], %rd456;
st.shared.u16 [%rd35+16392], %rs141;

BB111_29:
add.s32 %r47, %r13, 1280;
cvt.u64.u32	%rd254, %r47;
setp.ge.s64	%p30, %rd254, %rd4;
@%p30 bra BB111_31;

st.shared.u64 [%rd35+20480], %rd455;
st.shared.u16 [%rd35+20488], %rs139;

BB111_31:
add.s32 %r48, %r13, 1536;
cvt.u64.u32	%rd255, %r48;
setp.ge.s64	%p31, %rd255, %rd4;
@%p31 bra BB111_34;

st.shared.u64 [%rd35+24576], %rd452;
st.shared.u16 [%rd35+24584], %rs136;

BB111_34:
setp.gt.s64	%p32, %rd3, 1791;
add.s64 %rd259, %rd559, %rd2;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd37, %rd1, %rd260;
@%p32 bra BB111_49;
bra.uni BB111_35;

BB111_49:
ld.global.u64 %rd481, [%rd37];
ld.global.u16 %rs166, [%rd37+8];
ld.global.u64 %rd482, [%rd37+4096];
ld.global.u16 %rs168, [%rd37+4104];
ld.global.u64 %rd484, [%rd37+8192];
ld.global.u16 %rs169, [%rd37+8200];
ld.global.u64 %rd485, [%rd37+12288];
ld.global.u16 %rs171, [%rd37+12296];
ld.global.u64 %rd487, [%rd37+16384];
ld.global.u16 %rs172, [%rd37+16392];
ld.global.u64 %rd486, [%rd37+20480];
ld.global.u16 %rs170, [%rd37+20488];
ld.global.u64 %rd483, [%rd37+24576];
ld.global.u16 %rs167, [%rd37+24584];
bra.uni BB111_50;

BB111_35:
mov.u64 %rd261, 0;
mov.u16 %rs69, 0;
setp.ge.s64	%p33, %rd559, %rd3;
mov.u16 %rs178, %rs69;
mov.u64 %rd493, %rd261;
@%p33 bra BB111_37;

ld.global.u64 %rd38, [%rd37];
ld.global.u16 %rs28, [%rd37+8];
mov.u16 %rs178, %rs28;
mov.u64 %rd493, %rd38;

BB111_37:
mov.u64 %rd469, %rd493;
mov.u64 %rd481, %rd469;
mov.u16 %rs154, %rs178;
mov.u16 %rs166, %rs154;
cvt.u32.u64	%r50, %rd559;
add.s32 %r51, %r50, 256;
cvt.u64.u32	%rd263, %r51;
setp.ge.s64	%p34, %rd263, %rd3;
mov.u16 %rs177, %rs69;
mov.u64 %rd492, %rd261;
@%p34 bra BB111_39;

ld.global.u64 %rd492, [%rd37+4096];
ld.global.u16 %rs177, [%rd37+4104];

BB111_39:
mov.u64 %rd482, %rd492;
mov.u16 %rs168, %rs177;
add.s32 %r52, %r13, 512;
cvt.u64.u32	%rd265, %r52;
setp.ge.s64	%p35, %rd265, %rd3;
mov.u16 %rs176, %rs69;
mov.u64 %rd491, %rd261;
@%p35 bra BB111_41;

ld.global.u64 %rd491, [%rd37+8192];
ld.global.u16 %rs176, [%rd37+8200];

BB111_41:
mov.u64 %rd484, %rd491;
mov.u16 %rs169, %rs176;
add.s32 %r53, %r13, 768;
cvt.u64.u32	%rd267, %r53;
setp.ge.s64	%p36, %rd267, %rd3;
mov.u16 %rs175, %rs69;
mov.u64 %rd490, %rd261;
@%p36 bra BB111_43;

ld.global.u64 %rd490, [%rd37+12288];
ld.global.u16 %rs175, [%rd37+12296];

BB111_43:
mov.u64 %rd485, %rd490;
mov.u16 %rs171, %rs175;
add.s32 %r54, %r13, 1024;
cvt.u64.u32	%rd269, %r54;
setp.ge.s64	%p37, %rd269, %rd3;
mov.u16 %rs174, %rs69;
mov.u64 %rd489, %rd261;
@%p37 bra BB111_45;

ld.global.u64 %rd489, [%rd37+16384];
ld.global.u16 %rs174, [%rd37+16392];

BB111_45:
mov.u64 %rd487, %rd489;
mov.u16 %rs172, %rs174;
add.s32 %r55, %r13, 1280;
cvt.u64.u32	%rd271, %r55;
setp.ge.s64	%p38, %rd271, %rd3;
mov.u16 %rs173, %rs69;
mov.u64 %rd488, %rd261;
@%p38 bra BB111_47;

ld.global.u64 %rd488, [%rd37+20480];
ld.global.u16 %rs173, [%rd37+20488];

BB111_47:
mov.u64 %rd486, %rd488;
mov.u16 %rs170, %rs173;
add.s32 %r56, %r13, 1536;
cvt.u64.u32	%rd273, %r56;
setp.ge.s64	%p39, %rd273, %rd3;
mov.u16 %rs167, %rs69;
mov.u64 %rd483, %rd261;
@%p39 bra BB111_50;

ld.global.u64 %rd483, [%rd37+24576];
ld.global.u16 %rs167, [%rd37+24584];

BB111_50:
add.s64 %rd274, %rd559, %rd4;
shl.b64 %rd275, %rd274, 4;
mov.u64 %rd276, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd66, %rd276, %rd275;
@%p32 bra BB111_65;
bra.uni BB111_51;

BB111_65:
st.shared.u64 [%rd66], %rd481;
st.shared.u64 [%rd66+4096], %rd482;
st.shared.u64 [%rd66+8192], %rd484;
st.shared.u64 [%rd66+12288], %rd485;
st.shared.u64 [%rd66+16384], %rd487;
st.shared.u64 [%rd66+20480], %rd486;
st.shared.u64 [%rd66+24576], %rd483;
st.shared.u16 [%rd66+8], %rs166;
st.shared.u16 [%rd66+4104], %rs168;
st.shared.u16 [%rd66+8200], %rs169;
st.shared.u16 [%rd66+12296], %rs171;
st.shared.u16 [%rd66+16392], %rs172;
st.shared.u16 [%rd66+20488], %rs170;
bra.uni BB111_66;

BB111_51:
setp.ge.s64	%p41, %rd559, %rd3;
@%p41 bra BB111_53;

st.shared.u64 [%rd66], %rd481;
st.shared.u16 [%rd66+8], %rs166;

BB111_53:
cvt.u32.u64	%r57, %rd559;
add.s32 %r58, %r57, 256;
cvt.u64.u32	%rd277, %r58;
setp.ge.s64	%p42, %rd277, %rd3;
@%p42 bra BB111_55;

st.shared.u64 [%rd66+4096], %rd482;
st.shared.u16 [%rd66+4104], %rs168;

BB111_55:
add.s32 %r59, %r13, 512;
cvt.u64.u32	%rd278, %r59;
setp.ge.s64	%p43, %rd278, %rd3;
@%p43 bra BB111_57;

st.shared.u64 [%rd66+8192], %rd484;
st.shared.u16 [%rd66+8200], %rs169;

BB111_57:
add.s32 %r60, %r13, 768;
cvt.u64.u32	%rd279, %r60;
setp.ge.s64	%p44, %rd279, %rd3;
@%p44 bra BB111_59;

st.shared.u64 [%rd66+12288], %rd485;
st.shared.u16 [%rd66+12296], %rs171;

BB111_59:
add.s32 %r61, %r13, 1024;
cvt.u64.u32	%rd280, %r61;
setp.ge.s64	%p45, %rd280, %rd3;
@%p45 bra BB111_61;

st.shared.u64 [%rd66+16384], %rd487;
st.shared.u16 [%rd66+16392], %rs172;

BB111_61:
add.s32 %r62, %r13, 1280;
cvt.u64.u32	%rd281, %r62;
setp.ge.s64	%p46, %rd281, %rd3;
@%p46 bra BB111_63;

st.shared.u64 [%rd66+20480], %rd486;
st.shared.u16 [%rd66+20488], %rs170;

BB111_63:
add.s32 %r63, %r13, 1536;
cvt.u64.u32	%rd282, %r63;
setp.ge.s64	%p47, %rd282, %rd3;
@%p47 bra BB111_67;

st.shared.u64 [%rd66+24576], %rd483;

BB111_66:
st.shared.u16 [%rd66+24584], %rs167;

BB111_67:
bar.sync 0;
mul.lo.s32 %r64, %r13, 7;
cvt.u64.u32	%rd68, %r64;
add.s64 %rd69, %rd4, %rd3;
min.s64 %rd70, %rd68, %rd69;
setp.lt.s64	%p48, %rd70, %rd3;
sub.s64 %rd283, %rd70, %rd3;
selp.b64	%rd497, 0, %rd283, %p48;
min.s64 %rd494, %rd4, %rd70;
setp.ge.s64	%p49, %rd497, %rd494;
@%p49 bra BB111_76;

add.s64 %rd284, %rd4, %rd70;
add.s64 %rd73, %rd284, -1;

BB111_69:
add.s64 %rd285, %rd494, %rd497;
shr.s64 %rd76, %rd285, 1;
sub.s64 %rd286, %rd73, %rd76;
shl.b64 %rd287, %rd286, 4;
add.s64 %rd289, %rd276, %rd287;
ld.shared.u64 %rd77, [%rd289];
or.b64 %rd290, %rd77, %rd226;
and.b64 %rd291, %rd290, -4294967296;
setp.eq.s64	%p50, %rd291, 0;
@%p50 bra BB111_71;
bra.uni BB111_70;

BB111_71:
cvt.u32.u64	%r65, %rd226;
cvt.u32.u64	%r66, %rd77;
div.u32 %r67, %r66, %r65;
cvt.u64.u32	%rd495, %r67;
bra.uni BB111_72;

BB111_70:
div.s64 %rd495, %rd77, %rd226;

BB111_72:
shl.b64 %rd292, %rd76, 4;
add.s64 %rd294, %rd276, %rd292;
ld.shared.u64 %rd81, [%rd294];
or.b64 %rd295, %rd81, %rd226;
and.b64 %rd296, %rd295, -4294967296;
setp.eq.s64	%p51, %rd296, 0;
@%p51 bra BB111_74;
bra.uni BB111_73;

BB111_74:
cvt.u32.u64	%r68, %rd226;
cvt.u32.u64	%r69, %rd81;
div.u32 %r70, %r69, %r68;
cvt.u64.u32	%rd496, %r70;
bra.uni BB111_75;

BB111_73:
div.s64 %rd496, %rd81, %rd226;

BB111_75:
add.s64 %rd297, %rd76, 1;
setp.lt.s64	%p52, %rd495, %rd496;
selp.b64	%rd497, %rd497, %rd297, %p52;
selp.b64	%rd494, %rd76, %rd494, %p52;
setp.lt.s64	%p53, %rd497, %rd494;
@%p53 bra BB111_69;

BB111_76:
shl.b64 %rd298, %rd4, 4;
add.s64 %rd88, %rd276, %rd298;
add.s64 %rd300, %rd70, %rd4;
sub.s64 %rd89, %rd300, %rd497;
shl.b64 %rd301, %rd89, 4;
add.s64 %rd90, %rd276, %rd301;
shl.b64 %rd302, %rd497, 4;
add.s64 %rd91, %rd276, %rd302;
ld.shared.u64 %rd303, [%rd91];
ld.shared.u16 %rs76, [%rd91+8];
ld.shared.v2.u8 {%rs77, %rs78}, [%rd91+10];
ld.shared.v4.u8 {%rs79, %rs80, %rs81, %rs82}, [%rd91+12];
add.u64 %rd304, %SP, 0;
cvta.to.local.u64 %rd305, %rd304;
st.local.v4.u8 [%rd305+12], {%rs79, %rs80, %rs81, %rs82};
st.local.v2.u8 [%rd305+10], {%rs77, %rs78};
st.local.u16 [%rd305+8], %rs76;
st.local.u64 [%rd305], %rd303;
ld.shared.u64 %rd306, [%rd90];
ld.shared.u16 %rs89, [%rd90+8];
ld.shared.v2.u8 {%rs90, %rs91}, [%rd90+10];
ld.shared.v4.u8 {%rs92, %rs93, %rs94, %rs95}, [%rd90+12];
add.u64 %rd307, %SP, 16;
cvta.to.local.u64 %rd308, %rd307;
st.local.v4.u8 [%rd308+12], {%rs92, %rs93, %rs94, %rs95};
st.local.v2.u8 [%rd308+10], {%rs90, %rs91};
st.local.u16 [%rd308+8], %rs89;
st.local.u64 [%rd308], %rd306;
shl.b64 %rd309, %rd69, 4;
add.s64 %rd92, %rd276, %rd309;
mov.pred %p98, -1;
setp.ge.u64	%p55, %rd90, %rd92;
@%p55 bra BB111_85;

mov.pred %p98, 0;
setp.ge.u64	%p57, %rd91, %rd88;
@%p57 bra BB111_85;

ld.local.u64 %rd93, [%rd308];
or.b64 %rd312, %rd93, %rd226;
and.b64 %rd313, %rd312, -4294967296;
setp.eq.s64	%p58, %rd313, 0;
@%p58 bra BB111_80;

div.s64 %rd498, %rd93, %rd226;
bra.uni BB111_81;

BB111_80:
cvt.u32.u64	%r71, %rd226;
cvt.u32.u64	%r72, %rd93;
div.u32 %r73, %r72, %r71;
cvt.u64.u32	%rd498, %r73;

BB111_81:
ld.local.u64 %rd97, [%rd305];
or.b64 %rd316, %rd97, %rd226;
and.b64 %rd317, %rd316, -4294967296;
setp.eq.s64	%p59, %rd317, 0;
@%p59 bra BB111_83;

div.s64 %rd499, %rd97, %rd226;
bra.uni BB111_84;

BB111_83:
cvt.u32.u64	%r74, %rd226;
cvt.u32.u64	%r75, %rd97;
div.u32 %r76, %r75, %r74;
cvt.u64.u32	%rd499, %r76;

BB111_84:
setp.ge.s64	%p98, %rd498, %rd499;

BB111_85:
selp.b64	%rd320, %rd305, %rd308, %p98;
ld.local.u64 %rd101, [%rd320];
ld.local.u16 %rs55, [%rd320+8];
@%p98 bra BB111_87;
bra.uni BB111_86;

BB111_87:
mov.u64 %rd531, %rd90;
add.s64 %rd327, %rd302, %rd276;
add.s64 %rd108, %rd327, 16;
mov.u64 %rd553, %rd108;
ld.shared.u64 %rd328, [%rd91+16];
st.local.u64 [%rd305], %rd328;
ld.shared.u16 %rs103, [%rd91+24];
st.local.u16 [%rd305+8], %rs103;
mov.u64 %rd520, %rd90;
mov.u64 %rd542, %rd108;
bra.uni BB111_88;

BB111_86:
mov.u64 %rd553, %rd91;
add.s64 %rd323, %rd301, %rd276;
add.s64 %rd105, %rd323, 16;
mov.u64 %rd531, %rd105;
ld.shared.u64 %rd324, [%rd90+16];
st.local.u64 [%rd308], %rd324;
ld.shared.u16 %rs102, [%rd90+24];
st.local.u16 [%rd308+8], %rs102;
mov.u64 %rd520, %rd105;
mov.u64 %rd542, %rd91;

BB111_88:
mov.u64 %rd113, %rd553;
mov.u64 %rd541, %rd542;
mov.u64 %rd111, %rd531;
mov.u64 %rd519, %rd520;
mov.pred %p99, -1;
setp.ge.u64	%p61, %rd519, %rd92;
@%p61 bra BB111_97;

mov.pred %p99, 0;
setp.ge.u64	%p63, %rd541, %rd88;
@%p63 bra BB111_97;

ld.local.u64 %rd114, [%rd308];
or.b64 %rd331, %rd114, %rd226;
and.b64 %rd332, %rd331, -4294967296;
setp.eq.s64	%p64, %rd332, 0;
@%p64 bra BB111_92;

div.s64 %rd500, %rd114, %rd226;
bra.uni BB111_93;

BB111_92:
cvt.u32.u64	%r77, %rd226;
cvt.u32.u64	%r78, %rd114;
div.u32 %r79, %r78, %r77;
cvt.u64.u32	%rd500, %r79;

BB111_93:
ld.local.u64 %rd118, [%rd305];
or.b64 %rd335, %rd118, %rd226;
and.b64 %rd336, %rd335, -4294967296;
setp.eq.s64	%p65, %rd336, 0;
@%p65 bra BB111_95;

div.s64 %rd501, %rd118, %rd226;
bra.uni BB111_96;

BB111_95:
cvt.u32.u64	%r80, %rd226;
cvt.u32.u64	%r81, %rd118;
div.u32 %r82, %r81, %r80;
cvt.u64.u32	%rd501, %r82;

BB111_96:
setp.ge.s64	%p99, %rd500, %rd501;

BB111_97:
selp.b64	%rd341, %rd305, %rd308, %p99;
ld.local.u64 %rd122, [%rd341];
ld.local.u16 %rs56, [%rd341+8];
@%p99 bra BB111_99;
bra.uni BB111_98;

BB111_99:
add.s64 %rd541, %rd541, 16;
add.s64 %rd126, %rd113, 16;
ld.shared.u64 %rd343, [%rd113+16];
st.local.u64 [%rd305], %rd343;
ld.shared.u16 %rs105, [%rd113+24];
st.local.u16 [%rd305+8], %rs105;
mov.u64 %rd530, %rd111;
mov.u64 %rd552, %rd126;
bra.uni BB111_100;

BB111_98:
add.s64 %rd519, %rd519, 16;
add.s64 %rd124, %rd111, 16;
ld.shared.u64 %rd342, [%rd111+16];
st.local.u64 [%rd308], %rd342;
ld.shared.u16 %rs104, [%rd111+24];
st.local.u16 [%rd308+8], %rs104;
mov.u64 %rd530, %rd124;
mov.u64 %rd552, %rd113;

BB111_100:
mov.u64 %rd130, %rd552;
mov.u64 %rd540, %rd541;
mov.u64 %rd128, %rd530;
mov.u64 %rd518, %rd519;
mov.pred %p100, -1;
setp.ge.u64	%p67, %rd518, %rd92;
@%p67 bra BB111_109;

mov.pred %p100, 0;
setp.ge.u64	%p69, %rd540, %rd88;
@%p69 bra BB111_109;

ld.local.u64 %rd131, [%rd308];
or.b64 %rd346, %rd131, %rd226;
and.b64 %rd347, %rd346, -4294967296;
setp.eq.s64	%p70, %rd347, 0;
@%p70 bra BB111_104;

div.s64 %rd502, %rd131, %rd226;
bra.uni BB111_105;

BB111_104:
cvt.u32.u64	%r83, %rd226;
cvt.u32.u64	%r84, %rd131;
div.u32 %r85, %r84, %r83;
cvt.u64.u32	%rd502, %r85;

BB111_105:
ld.local.u64 %rd135, [%rd305];
or.b64 %rd350, %rd135, %rd226;
and.b64 %rd351, %rd350, -4294967296;
setp.eq.s64	%p71, %rd351, 0;
@%p71 bra BB111_107;

div.s64 %rd503, %rd135, %rd226;
bra.uni BB111_108;

BB111_107:
cvt.u32.u64	%r86, %rd226;
cvt.u32.u64	%r87, %rd135;
div.u32 %r88, %r87, %r86;
cvt.u64.u32	%rd503, %r88;

BB111_108:
setp.ge.s64	%p100, %rd502, %rd503;

BB111_109:
selp.b64	%rd356, %rd305, %rd308, %p100;
ld.local.u64 %rd139, [%rd356];
ld.local.u16 %rs57, [%rd356+8];
@%p100 bra BB111_111;
bra.uni BB111_110;

BB111_111:
add.s64 %rd540, %rd540, 16;
add.s64 %rd143, %rd130, 16;
ld.shared.u64 %rd358, [%rd130+16];
st.local.u64 [%rd305], %rd358;
ld.shared.u16 %rs107, [%rd130+24];
st.local.u16 [%rd305+8], %rs107;
mov.u64 %rd529, %rd128;
mov.u64 %rd551, %rd143;
bra.uni BB111_112;

BB111_110:
add.s64 %rd518, %rd518, 16;
add.s64 %rd141, %rd128, 16;
ld.shared.u64 %rd357, [%rd128+16];
st.local.u64 [%rd308], %rd357;
ld.shared.u16 %rs106, [%rd128+24];
st.local.u16 [%rd308+8], %rs106;
mov.u64 %rd529, %rd141;
mov.u64 %rd551, %rd130;

BB111_112:
mov.u64 %rd147, %rd551;
mov.u64 %rd539, %rd540;
mov.u64 %rd145, %rd529;
mov.u64 %rd517, %rd518;
mov.pred %p101, -1;
setp.ge.u64	%p73, %rd517, %rd92;
@%p73 bra BB111_121;

mov.pred %p101, 0;
setp.ge.u64	%p75, %rd539, %rd88;
@%p75 bra BB111_121;

ld.local.u64 %rd148, [%rd308];
or.b64 %rd361, %rd148, %rd226;
and.b64 %rd362, %rd361, -4294967296;
setp.eq.s64	%p76, %rd362, 0;
@%p76 bra BB111_116;

div.s64 %rd504, %rd148, %rd226;
bra.uni BB111_117;

BB111_116:
cvt.u32.u64	%r89, %rd226;
cvt.u32.u64	%r90, %rd148;
div.u32 %r91, %r90, %r89;
cvt.u64.u32	%rd504, %r91;

BB111_117:
ld.local.u64 %rd152, [%rd305];
or.b64 %rd365, %rd152, %rd226;
and.b64 %rd366, %rd365, -4294967296;
setp.eq.s64	%p77, %rd366, 0;
@%p77 bra BB111_119;

div.s64 %rd505, %rd152, %rd226;
bra.uni BB111_120;

BB111_119:
cvt.u32.u64	%r92, %rd226;
cvt.u32.u64	%r93, %rd152;
div.u32 %r94, %r93, %r92;
cvt.u64.u32	%rd505, %r94;

BB111_120:
setp.ge.s64	%p101, %rd504, %rd505;

BB111_121:
selp.b64	%rd371, %rd305, %rd308, %p101;
ld.local.u64 %rd156, [%rd371];
ld.local.u16 %rs58, [%rd371+8];
@%p101 bra BB111_123;
bra.uni BB111_122;

BB111_123:
add.s64 %rd539, %rd539, 16;
add.s64 %rd160, %rd147, 16;
ld.shared.u64 %rd373, [%rd147+16];
st.local.u64 [%rd305], %rd373;
ld.shared.u16 %rs109, [%rd147+24];
st.local.u16 [%rd305+8], %rs109;
mov.u64 %rd528, %rd145;
mov.u64 %rd550, %rd160;
bra.uni BB111_124;

BB111_122:
add.s64 %rd517, %rd517, 16;
add.s64 %rd158, %rd145, 16;
ld.shared.u64 %rd372, [%rd145+16];
st.local.u64 [%rd308], %rd372;
ld.shared.u16 %rs108, [%rd145+24];
st.local.u16 [%rd308+8], %rs108;
mov.u64 %rd528, %rd158;
mov.u64 %rd550, %rd147;

BB111_124:
mov.u64 %rd164, %rd550;
mov.u64 %rd538, %rd539;
mov.u64 %rd162, %rd528;
mov.u64 %rd516, %rd517;
mov.pred %p102, -1;
setp.ge.u64	%p79, %rd516, %rd92;
@%p79 bra BB111_133;

mov.pred %p102, 0;
setp.ge.u64	%p81, %rd538, %rd88;
@%p81 bra BB111_133;

ld.local.u64 %rd165, [%rd308];
or.b64 %rd376, %rd165, %rd226;
and.b64 %rd377, %rd376, -4294967296;
setp.eq.s64	%p82, %rd377, 0;
@%p82 bra BB111_128;

div.s64 %rd506, %rd165, %rd226;
bra.uni BB111_129;

BB111_128:
cvt.u32.u64	%r95, %rd226;
cvt.u32.u64	%r96, %rd165;
div.u32 %r97, %r96, %r95;
cvt.u64.u32	%rd506, %r97;

BB111_129:
ld.local.u64 %rd169, [%rd305];
or.b64 %rd380, %rd169, %rd226;
and.b64 %rd381, %rd380, -4294967296;
setp.eq.s64	%p83, %rd381, 0;
@%p83 bra BB111_131;

div.s64 %rd507, %rd169, %rd226;
bra.uni BB111_132;

BB111_131:
cvt.u32.u64	%r98, %rd226;
cvt.u32.u64	%r99, %rd169;
div.u32 %r100, %r99, %r98;
cvt.u64.u32	%rd507, %r100;

BB111_132:
setp.ge.s64	%p102, %rd506, %rd507;

BB111_133:
selp.b64	%rd386, %rd305, %rd308, %p102;
ld.local.u64 %rd173, [%rd386];
ld.local.u16 %rs59, [%rd386+8];
@%p102 bra BB111_135;
bra.uni BB111_134;

BB111_135:
add.s64 %rd538, %rd538, 16;
add.s64 %rd177, %rd164, 16;
ld.shared.u64 %rd388, [%rd164+16];
st.local.u64 [%rd305], %rd388;
ld.shared.u16 %rs111, [%rd164+24];
st.local.u16 [%rd305+8], %rs111;
mov.u64 %rd527, %rd162;
mov.u64 %rd549, %rd177;
bra.uni BB111_136;

BB111_134:
add.s64 %rd516, %rd516, 16;
add.s64 %rd175, %rd162, 16;
ld.shared.u64 %rd387, [%rd162+16];
st.local.u64 [%rd308], %rd387;
ld.shared.u16 %rs110, [%rd162+24];
st.local.u16 [%rd308+8], %rs110;
mov.u64 %rd527, %rd175;
mov.u64 %rd549, %rd164;

BB111_136:
mov.u64 %rd181, %rd549;
mov.u64 %rd537, %rd538;
mov.u64 %rd179, %rd527;
mov.u64 %rd515, %rd516;
mov.pred %p103, -1;
setp.ge.u64	%p85, %rd515, %rd92;
@%p85 bra BB111_145;

mov.pred %p103, 0;
setp.ge.u64	%p87, %rd537, %rd88;
@%p87 bra BB111_145;

ld.local.u64 %rd182, [%rd308];
or.b64 %rd391, %rd182, %rd226;
and.b64 %rd392, %rd391, -4294967296;
setp.eq.s64	%p88, %rd392, 0;
@%p88 bra BB111_140;

div.s64 %rd508, %rd182, %rd226;
bra.uni BB111_141;

BB111_140:
cvt.u32.u64	%r101, %rd226;
cvt.u32.u64	%r102, %rd182;
div.u32 %r103, %r102, %r101;
cvt.u64.u32	%rd508, %r103;

BB111_141:
ld.local.u64 %rd186, [%rd305];
or.b64 %rd395, %rd186, %rd226;
and.b64 %rd396, %rd395, -4294967296;
setp.eq.s64	%p89, %rd396, 0;
@%p89 bra BB111_143;

div.s64 %rd509, %rd186, %rd226;
bra.uni BB111_144;

BB111_143:
cvt.u32.u64	%r104, %rd226;
cvt.u32.u64	%r105, %rd186;
div.u32 %r106, %r105, %r104;
cvt.u64.u32	%rd509, %r106;

BB111_144:
setp.ge.s64	%p103, %rd508, %rd509;

BB111_145:
selp.b64	%rd401, %rd305, %rd308, %p103;
ld.local.u64 %rd190, [%rd401];
ld.local.u16 %rs60, [%rd401+8];
@%p103 bra BB111_147;
bra.uni BB111_146;

BB111_147:
add.s64 %rd537, %rd537, 16;
add.s64 %rd194, %rd181, 16;
ld.shared.u64 %rd403, [%rd181+16];
st.local.u64 [%rd305], %rd403;
ld.shared.u16 %rs113, [%rd181+24];
st.local.u16 [%rd305+8], %rs113;
mov.u64 %rd526, %rd179;
mov.u64 %rd548, %rd194;
bra.uni BB111_148;

BB111_146:
add.s64 %rd515, %rd515, 16;
add.s64 %rd192, %rd179, 16;
ld.shared.u64 %rd402, [%rd179+16];
st.local.u64 [%rd308], %rd402;
ld.shared.u16 %rs112, [%rd179+24];
st.local.u16 [%rd308+8], %rs112;
mov.u64 %rd526, %rd192;
mov.u64 %rd548, %rd181;

BB111_148:
mov.pred %p104, -1;
setp.ge.u64	%p91, %rd515, %rd92;
@%p91 bra BB111_157;

mov.pred %p104, 0;
setp.ge.u64	%p93, %rd537, %rd88;
@%p93 bra BB111_157;

ld.local.u64 %rd199, [%rd308];
or.b64 %rd406, %rd199, %rd226;
and.b64 %rd407, %rd406, -4294967296;
setp.eq.s64	%p94, %rd407, 0;
@%p94 bra BB111_152;

div.s64 %rd554, %rd199, %rd226;
bra.uni BB111_153;

BB111_152:
cvt.u32.u64	%r107, %rd226;
cvt.u32.u64	%r108, %rd199;
div.u32 %r109, %r108, %r107;
cvt.u64.u32	%rd554, %r109;

BB111_153:
ld.local.u64 %rd203, [%rd305];
or.b64 %rd410, %rd203, %rd226;
and.b64 %rd411, %rd410, -4294967296;
setp.eq.s64	%p95, %rd411, 0;
@%p95 bra BB111_155;

div.s64 %rd555, %rd203, %rd226;
bra.uni BB111_156;

BB111_155:
cvt.u32.u64	%r110, %rd226;
cvt.u32.u64	%r111, %rd203;
div.u32 %r112, %r111, %r110;
cvt.u64.u32	%rd555, %r112;

BB111_156:
setp.ge.s64	%p104, %rd554, %rd555;

BB111_157:
selp.b64	%rd416, %rd305, %rd308, %p104;
ld.local.u64 %rd207, [%rd416];
ld.local.u16 %rs61, [%rd416+8];
@%p104 bra BB111_159;
bra.uni BB111_158;

BB111_159:
ld.shared.u64 %rd418, [%rd548+16];
st.local.u64 [%rd305], %rd418;
ld.shared.u16 %rs115, [%rd548+24];
st.local.u16 [%rd305+8], %rs115;
bra.uni BB111_160;

BB111_158:
ld.shared.u64 %rd417, [%rd526+16];
st.local.u64 [%rd308], %rd417;
ld.shared.u16 %rs114, [%rd526+24];
st.local.u16 [%rd308+8], %rs114;

BB111_160:
bar.sync 0;
shl.b64 %rd419, %rd68, 4;
add.s64 %rd421, %rd276, %rd419;
st.shared.u64 [%rd421], %rd101;
st.shared.u64 [%rd421+16], %rd122;
st.shared.u64 [%rd421+32], %rd139;
st.shared.u64 [%rd421+48], %rd156;
st.shared.u64 [%rd421+64], %rd173;
st.shared.u64 [%rd421+80], %rd190;
st.shared.u64 [%rd421+96], %rd207;
st.shared.u16 [%rd421+8], %rs55;
st.shared.u16 [%rd421+24], %rs56;
st.shared.u16 [%rd421+40], %rs57;
st.shared.u16 [%rd421+56], %rs58;
st.shared.u16 [%rd421+72], %rs59;
st.shared.u16 [%rd421+88], %rs60;
st.shared.u16 [%rd421+104], %rs61;
bar.sync 0;
setp.ge.s64	%p96, %rd559, %rd69;
@%p96 bra BB111_163;

cvta.to.global.u64 %rd422, %rd224;
cvta.to.global.u64 %rd423, %rd225;
cvt.u64.u32	%rd424, %r13;
mul.wide.u32 %rd425, %r13, 16;
add.s64 %rd558, %rd276, %rd425;
mul.wide.u32 %rd427, %r19, 1792;
add.s64 %rd428, %rd427, %rd424;
shl.b64 %rd429, %rd428, 1;
add.s64 %rd557, %rd423, %rd429;
shl.b64 %rd430, %rd428, 3;
add.s64 %rd556, %rd422, %rd430;

BB111_162:
ld.shared.u64 %rd431, [%rd558];
st.global.u64 [%rd556], %rd431;
ld.shared.u16 %rs116, [%rd558+8];
st.global.u16 [%rd557], %rs116;
add.s64 %rd558, %rd558, 4096;
add.s64 %rd557, %rd557, 512;
add.s64 %rd556, %rd556, 2048;
add.s64 %rd559, %rd559, 256;
setp.lt.s64	%p97, %rd559, %rd69;
@%p97 bra BB111_162;

BB111_163:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_11EmptyKernelIvEEvv(

)
{



ret;
}


