-makelib ies_lib/xil_defaultlib -sv \
  "/home/paprika/Xishit/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "/home/paprika/Xishit/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "/home/paprika/Xishit/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
  "/home/paprika/Xishit/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/axi_infrastructure_v1_1_0 \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies_lib/smartconnect_v1_0 -sv \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/sc_util_v1_0_vl_rfs.sv" \
-endlib
-makelib ies_lib/axi_protocol_checker_v2_0_1 -sv \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" \
-endlib
-makelib ies_lib/axi_vip_v1_1_1 -sv \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a16a/hdl/axi_vip_v1_1_vl_rfs.sv" \
-endlib
-makelib ies_lib/processing_system7_vip_v1_0_3 -sv \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/1313/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
-endlib
-makelib ies_lib/lib_pkg_v1_0_2 \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/axi_apb_bridge_v3_0_13 \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/8323/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_axi_apb_bridge_0_0/sim/design_1_axi_apb_bridge_0_0.vhd" \
-endlib
-makelib ies_lib/lib_cdc_v1_0_2 \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/proc_sys_reset_v5_0_12 \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \
-endlib
-makelib ies_lib/axi_lite_ipif_v3_0_4 \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_1 \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/5c35/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_1 \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_1 \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib ies_lib/lib_fifo_v1_0_10 \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/axi_fifo_mm_s_v4_1_12 \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/68a8/hdl/axi_fifo_mm_s_v4_1_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/sim/design_1_axi_fifo_mm_s_0_0.vhd" \
-endlib
-makelib ies_lib/generic_baseblocks_v2_1_0 \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_register_slice_v2_1_15 \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_data_fifo_v2_1_14 \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_crossbar_v2_1_16 \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
  "../../../bd/design_1/ipshared/be4e/mdct/FinitePrecRndNrst.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_1/ipshared/be4e/huffman/AC_CR_ROM.vhd" \
  "../../../bd/design_1/ipshared/be4e/huffman/AC_ROM.vhd" \
  "../../../bd/design_1/ipshared/be4e/common/JPEG_PKG.vhd" \
  "../../../bd/design_1/ipshared/be4e/buffifo/SUB_RAMZ.vhd" \
  "../../../bd/design_1/ipshared/be4e/buffifo/multiplier.vhd" \
  "../../../bd/design_1/ipshared/be4e/buffifo/SUB_RAMZ_LUT.vhd" \
  "../../../bd/design_1/ipshared/be4e/buffifo/BUF_FIFO.vhd" \
  "../../../bd/design_1/ipshared/be4e/bytestuffer/ByteStuffer.vhd" \
  "../../../bd/design_1/ipshared/be4e/common/SingleSM.vhd" \
  "../../../bd/design_1/ipshared/be4e/control/CtrlSM.vhd" \
  "../../../bd/design_1/ipshared/be4e/mdct/MDCT_PKG.vhd" \
  "../../../bd/design_1/ipshared/be4e/mdct/DBUFCTL.vhd" \
  "../../../bd/design_1/ipshared/be4e/mdct/DCT1D.vhd" \
  "../../../bd/design_1/ipshared/be4e/mdct/DCT2D.vhd" \
  "../../../bd/design_1/ipshared/be4e/huffman/DC_CR_ROM.vhd" \
  "../../../bd/design_1/ipshared/be4e/huffman/DC_ROM.vhd" \
  "../../../bd/design_1/ipshared/be4e/common/FIFO.vhd" \
  "../../../bd/design_1/ipshared/be4e/huffman/DoubleFifo.vhd" \
  "../../../bd/design_1/ipshared/be4e/common/RAMZ.vhd" \
  "../../../bd/design_1/ipshared/be4e/mdct/RAM.vhd" \
  "../../../bd/design_1/ipshared/be4e/mdct/ROME.vhd" \
  "../../../bd/design_1/ipshared/be4e/mdct/ROMO.vhd" \
  "../../../bd/design_1/ipshared/be4e/mdct/MDCT.vhd" \
  "../../../bd/design_1/ipshared/be4e/mdct/FDCT.vhd" \
  "../../../bd/design_1/ipshared/be4e/jfifgen/HeaderRAM.vhd" \
  "../../../bd/design_1/ipshared/be4e/hostif/HostIF.vhd" \
  "../../../bd/design_1/ipshared/be4e/huffman/Huffman.vhd" \
  "../../../bd/design_1/ipshared/be4e/jfifgen/JFIFGen.vhd" \
  "../../../bd/design_1/ipshared/be4e/zigzag/ZIGZAG.vhd" \
  "../../../bd/design_1/ipshared/be4e/zigzag/ZZ_TOP.vhd" \
  "../../../bd/design_1/ipshared/be4e/quantizer/ROMR.vhd" \
  "../../../bd/design_1/ipshared/be4e/quantizer/r_divider.vhd" \
  "../../../bd/design_1/ipshared/be4e/quantizer/QUANTIZER.vhd" \
  "../../../bd/design_1/ipshared/be4e/quantizer/QUANT_TOP.vhd" \
  "../../../bd/design_1/ipshared/be4e/rle/RLE.vhd" \
  "../../../bd/design_1/ipshared/be4e/rle/RleDoubleFifo.vhd" \
  "../../../bd/design_1/ipshared/be4e/rle/RLE_TOP.vhd" \
  "../../../bd/design_1/ipshared/be4e/outmux/OutMux.vhd" \
  "../../../bd/design_1/ipshared/be4e/top/JpegEnc.vhd" \
  "../../../bd/design_1/ip/design_1_JpegEnc_0_0/sim/design_1_JpegEnc_0_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib -sv \
  "../../../bd/design_1/ipshared/1772/apb2opb.sv" \
  "../../../bd/design_1/ip/design_1_apb2opb_0_0/sim/design_1_apb2opb_0_0.sv" \
-endlib
-makelib ies_lib/blk_mem_gen_v8_4_1 \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/67d8/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
  "../../../bd/design_1/sim/design_1.v" \
-endlib
-makelib ies_lib/axi_protocol_converter_v2_1_15 \
  "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

