

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_100_4'
================================================================
* Date:           Sat May 11 11:31:22 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.429 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.120 us|  0.120 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_100_4  |       13|       13|         3|          1|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 6 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i_3"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body93"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i8 %i_3" [receiver.cpp:100]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.55ns)   --->   "%icmp_ln100 = icmp_ult  i8 %i, i8 192" [receiver.cpp:100]   --->   Operation 11 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i3637.exitStub, void %for.body93.split" [receiver.cpp:100]   --->   Operation 13 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i, i32 3, i32 7"   --->   Operation 14 'partselect' 'lshr_ln3' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i5 %lshr_ln3"   --->   Operation 15 'zext' 'zext_ln813' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%filt_I_V_addr = getelementptr i17 %filt_I_V, i64 0, i64 %zext_ln813"   --->   Operation 16 'getelementptr' 'filt_I_V_addr' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%filt_I_V_load = load i5 %filt_I_V_addr"   --->   Operation 17 'load' 'filt_I_V_load' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%filt_I_V_8_addr = getelementptr i17 %filt_I_V_8, i64 0, i64 %zext_ln813"   --->   Operation 18 'getelementptr' 'filt_I_V_8_addr' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%filt_I_V_8_load = load i5 %filt_I_V_8_addr"   --->   Operation 19 'load' 'filt_I_V_8_load' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %i, i32 4, i32 7" [receiver.cpp:102]   --->   Operation 20 'partselect' 'lshr_ln4' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%filt_Q_V_addr = getelementptr i17 %filt_Q_V, i64 0, i64 %zext_ln813"   --->   Operation 21 'getelementptr' 'filt_Q_V_addr' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%filt_Q_V_load = load i5 %filt_Q_V_addr"   --->   Operation 22 'load' 'filt_Q_V_load' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filt_Q_V_8_addr = getelementptr i17 %filt_Q_V_8, i64 0, i64 %zext_ln813"   --->   Operation 23 'getelementptr' 'filt_Q_V_8_addr' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%filt_Q_V_8_load = load i5 %filt_Q_V_8_addr"   --->   Operation 24 'load' 'filt_Q_V_8_load' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%filt_I_V_9_addr = getelementptr i17 %filt_I_V_9, i64 0, i64 %zext_ln813"   --->   Operation 25 'getelementptr' 'filt_I_V_9_addr' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%filt_I_V_9_load = load i5 %filt_I_V_9_addr"   --->   Operation 26 'load' 'filt_I_V_9_load' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%filt_I_V_10_addr = getelementptr i17 %filt_I_V_10, i64 0, i64 %zext_ln813"   --->   Operation 27 'getelementptr' 'filt_I_V_10_addr' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%filt_I_V_10_load = load i5 %filt_I_V_10_addr"   --->   Operation 28 'load' 'filt_I_V_10_load' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%filt_Q_V_9_addr = getelementptr i17 %filt_Q_V_9, i64 0, i64 %zext_ln813"   --->   Operation 29 'getelementptr' 'filt_Q_V_9_addr' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%filt_Q_V_9_load = load i5 %filt_Q_V_9_addr"   --->   Operation 30 'load' 'filt_Q_V_9_load' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%filt_Q_V_10_addr = getelementptr i17 %filt_Q_V_10, i64 0, i64 %zext_ln813"   --->   Operation 31 'getelementptr' 'filt_Q_V_10_addr' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%filt_Q_V_10_load = load i5 %filt_Q_V_10_addr"   --->   Operation 32 'load' 'filt_Q_V_10_load' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%filt_I_V_11_addr = getelementptr i17 %filt_I_V_11, i64 0, i64 %zext_ln813"   --->   Operation 33 'getelementptr' 'filt_I_V_11_addr' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%filt_I_V_11_load = load i5 %filt_I_V_11_addr"   --->   Operation 34 'load' 'filt_I_V_11_load' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%filt_I_V_12_addr = getelementptr i17 %filt_I_V_12, i64 0, i64 %zext_ln813"   --->   Operation 35 'getelementptr' 'filt_I_V_12_addr' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%filt_I_V_12_load = load i5 %filt_I_V_12_addr"   --->   Operation 36 'load' 'filt_I_V_12_load' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%filt_Q_V_11_addr = getelementptr i17 %filt_Q_V_11, i64 0, i64 %zext_ln813"   --->   Operation 37 'getelementptr' 'filt_Q_V_11_addr' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%filt_Q_V_11_load = load i5 %filt_Q_V_11_addr"   --->   Operation 38 'load' 'filt_Q_V_11_load' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%filt_Q_V_12_addr = getelementptr i17 %filt_Q_V_12, i64 0, i64 %zext_ln813"   --->   Operation 39 'getelementptr' 'filt_Q_V_12_addr' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%filt_Q_V_12_load = load i5 %filt_Q_V_12_addr"   --->   Operation 40 'load' 'filt_Q_V_12_load' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%filt_I_V_13_addr = getelementptr i17 %filt_I_V_13, i64 0, i64 %zext_ln813"   --->   Operation 41 'getelementptr' 'filt_I_V_13_addr' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%filt_I_V_13_load = load i5 %filt_I_V_13_addr"   --->   Operation 42 'load' 'filt_I_V_13_load' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%filt_I_V_14_addr = getelementptr i17 %filt_I_V_14, i64 0, i64 %zext_ln813"   --->   Operation 43 'getelementptr' 'filt_I_V_14_addr' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%filt_I_V_14_load = load i5 %filt_I_V_14_addr"   --->   Operation 44 'load' 'filt_I_V_14_load' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%filt_Q_V_13_addr = getelementptr i17 %filt_Q_V_13, i64 0, i64 %zext_ln813"   --->   Operation 45 'getelementptr' 'filt_Q_V_13_addr' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%filt_Q_V_13_load = load i5 %filt_Q_V_13_addr"   --->   Operation 46 'load' 'filt_Q_V_13_load' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%filt_Q_V_14_addr = getelementptr i17 %filt_Q_V_14, i64 0, i64 %zext_ln813"   --->   Operation 47 'getelementptr' 'filt_Q_V_14_addr' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (2.32ns)   --->   "%filt_Q_V_14_load = load i5 %filt_Q_V_14_addr"   --->   Operation 48 'load' 'filt_Q_V_14_load' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln813 = or i5 %lshr_ln3, i5 1"   --->   Operation 49 'or' 'or_ln813' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i5 %or_ln813"   --->   Operation 50 'zext' 'zext_ln813_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%filt_I_V_addr_1 = getelementptr i17 %filt_I_V, i64 0, i64 %zext_ln813_1"   --->   Operation 51 'getelementptr' 'filt_I_V_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (2.32ns)   --->   "%filt_I_V_load_1 = load i5 %filt_I_V_addr_1"   --->   Operation 52 'load' 'filt_I_V_load_1' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%filt_I_V_8_addr_1 = getelementptr i17 %filt_I_V_8, i64 0, i64 %zext_ln813_1"   --->   Operation 53 'getelementptr' 'filt_I_V_8_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (2.32ns)   --->   "%filt_I_V_8_load_1 = load i5 %filt_I_V_8_addr_1"   --->   Operation 54 'load' 'filt_I_V_8_load_1' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%filt_Q_V_addr_1 = getelementptr i17 %filt_Q_V, i64 0, i64 %zext_ln813_1"   --->   Operation 55 'getelementptr' 'filt_Q_V_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (2.32ns)   --->   "%filt_Q_V_load_1 = load i5 %filt_Q_V_addr_1"   --->   Operation 56 'load' 'filt_Q_V_load_1' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%filt_Q_V_8_addr_1 = getelementptr i17 %filt_Q_V_8, i64 0, i64 %zext_ln813_1"   --->   Operation 57 'getelementptr' 'filt_Q_V_8_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (2.32ns)   --->   "%filt_Q_V_8_load_1 = load i5 %filt_Q_V_8_addr_1"   --->   Operation 58 'load' 'filt_Q_V_8_load_1' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%filt_I_V_9_addr_1 = getelementptr i17 %filt_I_V_9, i64 0, i64 %zext_ln813_1"   --->   Operation 59 'getelementptr' 'filt_I_V_9_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (2.32ns)   --->   "%filt_I_V_9_load_1 = load i5 %filt_I_V_9_addr_1"   --->   Operation 60 'load' 'filt_I_V_9_load_1' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%filt_I_V_10_addr_1 = getelementptr i17 %filt_I_V_10, i64 0, i64 %zext_ln813_1"   --->   Operation 61 'getelementptr' 'filt_I_V_10_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (2.32ns)   --->   "%filt_I_V_10_load_1 = load i5 %filt_I_V_10_addr_1"   --->   Operation 62 'load' 'filt_I_V_10_load_1' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%filt_Q_V_9_addr_1 = getelementptr i17 %filt_Q_V_9, i64 0, i64 %zext_ln813_1"   --->   Operation 63 'getelementptr' 'filt_Q_V_9_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (2.32ns)   --->   "%filt_Q_V_9_load_1 = load i5 %filt_Q_V_9_addr_1"   --->   Operation 64 'load' 'filt_Q_V_9_load_1' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%filt_Q_V_10_addr_1 = getelementptr i17 %filt_Q_V_10, i64 0, i64 %zext_ln813_1"   --->   Operation 65 'getelementptr' 'filt_Q_V_10_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (2.32ns)   --->   "%filt_Q_V_10_load_1 = load i5 %filt_Q_V_10_addr_1"   --->   Operation 66 'load' 'filt_Q_V_10_load_1' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%filt_I_V_11_addr_1 = getelementptr i17 %filt_I_V_11, i64 0, i64 %zext_ln813_1"   --->   Operation 67 'getelementptr' 'filt_I_V_11_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (2.32ns)   --->   "%filt_I_V_11_load_1 = load i5 %filt_I_V_11_addr_1"   --->   Operation 68 'load' 'filt_I_V_11_load_1' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%filt_I_V_12_addr_1 = getelementptr i17 %filt_I_V_12, i64 0, i64 %zext_ln813_1"   --->   Operation 69 'getelementptr' 'filt_I_V_12_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (2.32ns)   --->   "%filt_I_V_12_load_1 = load i5 %filt_I_V_12_addr_1"   --->   Operation 70 'load' 'filt_I_V_12_load_1' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%filt_Q_V_11_addr_1 = getelementptr i17 %filt_Q_V_11, i64 0, i64 %zext_ln813_1"   --->   Operation 71 'getelementptr' 'filt_Q_V_11_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (2.32ns)   --->   "%filt_Q_V_11_load_1 = load i5 %filt_Q_V_11_addr_1"   --->   Operation 72 'load' 'filt_Q_V_11_load_1' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%filt_Q_V_12_addr_1 = getelementptr i17 %filt_Q_V_12, i64 0, i64 %zext_ln813_1"   --->   Operation 73 'getelementptr' 'filt_Q_V_12_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (2.32ns)   --->   "%filt_Q_V_12_load_1 = load i5 %filt_Q_V_12_addr_1"   --->   Operation 74 'load' 'filt_Q_V_12_load_1' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%filt_I_V_13_addr_1 = getelementptr i17 %filt_I_V_13, i64 0, i64 %zext_ln813_1"   --->   Operation 75 'getelementptr' 'filt_I_V_13_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (2.32ns)   --->   "%filt_I_V_13_load_1 = load i5 %filt_I_V_13_addr_1"   --->   Operation 76 'load' 'filt_I_V_13_load_1' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%filt_I_V_14_addr_1 = getelementptr i17 %filt_I_V_14, i64 0, i64 %zext_ln813_1"   --->   Operation 77 'getelementptr' 'filt_I_V_14_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (2.32ns)   --->   "%filt_I_V_14_load_1 = load i5 %filt_I_V_14_addr_1"   --->   Operation 78 'load' 'filt_I_V_14_load_1' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%filt_Q_V_13_addr_1 = getelementptr i17 %filt_Q_V_13, i64 0, i64 %zext_ln813_1"   --->   Operation 79 'getelementptr' 'filt_Q_V_13_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (2.32ns)   --->   "%filt_Q_V_13_load_1 = load i5 %filt_Q_V_13_addr_1"   --->   Operation 80 'load' 'filt_Q_V_13_load_1' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%filt_Q_V_14_addr_1 = getelementptr i17 %filt_Q_V_14, i64 0, i64 %zext_ln813_1"   --->   Operation 81 'getelementptr' 'filt_Q_V_14_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (2.32ns)   --->   "%filt_Q_V_14_load_1 = load i5 %filt_Q_V_14_addr_1"   --->   Operation 82 'load' 'filt_Q_V_14_load_1' <Predicate = (icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 83 [1/1] (1.91ns)   --->   "%add_ln100 = add i8 %i, i8 16" [receiver.cpp:100]   --->   Operation 83 'add' 'add_ln100' <Predicate = (icmp_ln100)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln100 = store i8 %add_ln100, i8 %i_3" [receiver.cpp:100]   --->   Operation 84 'store' 'store_ln100' <Predicate = (icmp_ln100)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.42>
ST_2 : Operation 85 [1/2] (2.32ns)   --->   "%filt_I_V_load = load i5 %filt_I_V_addr"   --->   Operation 85 'load' 'filt_I_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i17 %filt_I_V_load"   --->   Operation 86 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/2] (2.32ns)   --->   "%filt_I_V_8_load = load i5 %filt_I_V_8_addr"   --->   Operation 87 'load' 'filt_I_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln813_131 = sext i17 %filt_I_V_8_load"   --->   Operation 88 'sext' 'sext_ln813_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.10ns)   --->   "%add_ln813 = add i18 %sext_ln813_131, i18 %sext_ln813"   --->   Operation 89 'add' 'add_ln813' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/2] (2.32ns)   --->   "%filt_Q_V_load = load i5 %filt_Q_V_addr"   --->   Operation 90 'load' 'filt_Q_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln813_132 = sext i17 %filt_Q_V_load"   --->   Operation 91 'sext' 'sext_ln813_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/2] (2.32ns)   --->   "%filt_Q_V_8_load = load i5 %filt_Q_V_8_addr"   --->   Operation 92 'load' 'filt_Q_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln813_133 = sext i17 %filt_Q_V_8_load"   --->   Operation 93 'sext' 'sext_ln813_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (2.10ns)   --->   "%add_ln813_1 = add i18 %sext_ln813_133, i18 %sext_ln813_132"   --->   Operation 94 'add' 'add_ln813_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/2] (2.32ns)   --->   "%filt_I_V_9_load = load i5 %filt_I_V_9_addr"   --->   Operation 95 'load' 'filt_I_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln813_134 = sext i17 %filt_I_V_9_load"   --->   Operation 96 'sext' 'sext_ln813_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/2] (2.32ns)   --->   "%filt_I_V_10_load = load i5 %filt_I_V_10_addr"   --->   Operation 97 'load' 'filt_I_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln813_135 = sext i17 %filt_I_V_10_load"   --->   Operation 98 'sext' 'sext_ln813_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (2.10ns)   --->   "%add_ln813_2 = add i18 %sext_ln813_135, i18 %sext_ln813_134"   --->   Operation 99 'add' 'add_ln813_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/2] (2.32ns)   --->   "%filt_Q_V_9_load = load i5 %filt_Q_V_9_addr"   --->   Operation 100 'load' 'filt_Q_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln813_136 = sext i17 %filt_Q_V_9_load"   --->   Operation 101 'sext' 'sext_ln813_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/2] (2.32ns)   --->   "%filt_Q_V_10_load = load i5 %filt_Q_V_10_addr"   --->   Operation 102 'load' 'filt_Q_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln813_137 = sext i17 %filt_Q_V_10_load"   --->   Operation 103 'sext' 'sext_ln813_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (2.10ns)   --->   "%add_ln813_3 = add i18 %sext_ln813_137, i18 %sext_ln813_136"   --->   Operation 104 'add' 'add_ln813_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/2] (2.32ns)   --->   "%filt_I_V_11_load = load i5 %filt_I_V_11_addr"   --->   Operation 105 'load' 'filt_I_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln813_138 = sext i17 %filt_I_V_11_load"   --->   Operation 106 'sext' 'sext_ln813_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/2] (2.32ns)   --->   "%filt_I_V_12_load = load i5 %filt_I_V_12_addr"   --->   Operation 107 'load' 'filt_I_V_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln813_139 = sext i17 %filt_I_V_12_load"   --->   Operation 108 'sext' 'sext_ln813_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (2.10ns)   --->   "%add_ln813_4 = add i18 %sext_ln813_139, i18 %sext_ln813_138"   --->   Operation 109 'add' 'add_ln813_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/2] (2.32ns)   --->   "%filt_Q_V_11_load = load i5 %filt_Q_V_11_addr"   --->   Operation 110 'load' 'filt_Q_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln813_140 = sext i17 %filt_Q_V_11_load"   --->   Operation 111 'sext' 'sext_ln813_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/2] (2.32ns)   --->   "%filt_Q_V_12_load = load i5 %filt_Q_V_12_addr"   --->   Operation 112 'load' 'filt_Q_V_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln813_141 = sext i17 %filt_Q_V_12_load"   --->   Operation 113 'sext' 'sext_ln813_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (2.10ns)   --->   "%add_ln813_5 = add i18 %sext_ln813_141, i18 %sext_ln813_140"   --->   Operation 114 'add' 'add_ln813_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/2] (2.32ns)   --->   "%filt_I_V_13_load = load i5 %filt_I_V_13_addr"   --->   Operation 115 'load' 'filt_I_V_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln813_142 = sext i17 %filt_I_V_13_load"   --->   Operation 116 'sext' 'sext_ln813_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/2] (2.32ns)   --->   "%filt_I_V_14_load = load i5 %filt_I_V_14_addr"   --->   Operation 117 'load' 'filt_I_V_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln813_143 = sext i17 %filt_I_V_14_load"   --->   Operation 118 'sext' 'sext_ln813_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (2.10ns)   --->   "%add_ln813_6 = add i18 %sext_ln813_143, i18 %sext_ln813_142"   --->   Operation 119 'add' 'add_ln813_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/2] (2.32ns)   --->   "%filt_Q_V_13_load = load i5 %filt_Q_V_13_addr"   --->   Operation 120 'load' 'filt_Q_V_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln813_144 = sext i17 %filt_Q_V_13_load"   --->   Operation 121 'sext' 'sext_ln813_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/2] (2.32ns)   --->   "%filt_Q_V_14_load = load i5 %filt_Q_V_14_addr"   --->   Operation 122 'load' 'filt_Q_V_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln813_145 = sext i17 %filt_Q_V_14_load"   --->   Operation 123 'sext' 'sext_ln813_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (2.10ns)   --->   "%add_ln813_7 = add i18 %sext_ln813_145, i18 %sext_ln813_144"   --->   Operation 124 'add' 'add_ln813_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/2] (2.32ns)   --->   "%filt_I_V_load_1 = load i5 %filt_I_V_addr_1"   --->   Operation 125 'load' 'filt_I_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln813_146 = sext i17 %filt_I_V_load_1"   --->   Operation 126 'sext' 'sext_ln813_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/2] (2.32ns)   --->   "%filt_I_V_8_load_1 = load i5 %filt_I_V_8_addr_1"   --->   Operation 127 'load' 'filt_I_V_8_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln813_147 = sext i17 %filt_I_V_8_load_1"   --->   Operation 128 'sext' 'sext_ln813_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (2.10ns)   --->   "%add_ln813_8 = add i18 %sext_ln813_147, i18 %sext_ln813_146"   --->   Operation 129 'add' 'add_ln813_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/2] (2.32ns)   --->   "%filt_Q_V_load_1 = load i5 %filt_Q_V_addr_1"   --->   Operation 130 'load' 'filt_Q_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln813_148 = sext i17 %filt_Q_V_load_1"   --->   Operation 131 'sext' 'sext_ln813_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/2] (2.32ns)   --->   "%filt_Q_V_8_load_1 = load i5 %filt_Q_V_8_addr_1"   --->   Operation 132 'load' 'filt_Q_V_8_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln813_149 = sext i17 %filt_Q_V_8_load_1"   --->   Operation 133 'sext' 'sext_ln813_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (2.10ns)   --->   "%add_ln813_9 = add i18 %sext_ln813_149, i18 %sext_ln813_148"   --->   Operation 134 'add' 'add_ln813_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/2] (2.32ns)   --->   "%filt_I_V_9_load_1 = load i5 %filt_I_V_9_addr_1"   --->   Operation 135 'load' 'filt_I_V_9_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln813_150 = sext i17 %filt_I_V_9_load_1"   --->   Operation 136 'sext' 'sext_ln813_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/2] (2.32ns)   --->   "%filt_I_V_10_load_1 = load i5 %filt_I_V_10_addr_1"   --->   Operation 137 'load' 'filt_I_V_10_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln813_151 = sext i17 %filt_I_V_10_load_1"   --->   Operation 138 'sext' 'sext_ln813_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (2.10ns)   --->   "%add_ln813_10 = add i18 %sext_ln813_151, i18 %sext_ln813_150"   --->   Operation 139 'add' 'add_ln813_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/2] (2.32ns)   --->   "%filt_Q_V_9_load_1 = load i5 %filt_Q_V_9_addr_1"   --->   Operation 140 'load' 'filt_Q_V_9_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln813_152 = sext i17 %filt_Q_V_9_load_1"   --->   Operation 141 'sext' 'sext_ln813_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/2] (2.32ns)   --->   "%filt_Q_V_10_load_1 = load i5 %filt_Q_V_10_addr_1"   --->   Operation 142 'load' 'filt_Q_V_10_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln813_153 = sext i17 %filt_Q_V_10_load_1"   --->   Operation 143 'sext' 'sext_ln813_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (2.10ns)   --->   "%add_ln813_11 = add i18 %sext_ln813_153, i18 %sext_ln813_152"   --->   Operation 144 'add' 'add_ln813_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/2] (2.32ns)   --->   "%filt_I_V_11_load_1 = load i5 %filt_I_V_11_addr_1"   --->   Operation 145 'load' 'filt_I_V_11_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln813_154 = sext i17 %filt_I_V_11_load_1"   --->   Operation 146 'sext' 'sext_ln813_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/2] (2.32ns)   --->   "%filt_I_V_12_load_1 = load i5 %filt_I_V_12_addr_1"   --->   Operation 147 'load' 'filt_I_V_12_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln813_155 = sext i17 %filt_I_V_12_load_1"   --->   Operation 148 'sext' 'sext_ln813_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (2.10ns)   --->   "%add_ln813_12 = add i18 %sext_ln813_155, i18 %sext_ln813_154"   --->   Operation 149 'add' 'add_ln813_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/2] (2.32ns)   --->   "%filt_Q_V_11_load_1 = load i5 %filt_Q_V_11_addr_1"   --->   Operation 150 'load' 'filt_Q_V_11_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln813_156 = sext i17 %filt_Q_V_11_load_1"   --->   Operation 151 'sext' 'sext_ln813_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/2] (2.32ns)   --->   "%filt_Q_V_12_load_1 = load i5 %filt_Q_V_12_addr_1"   --->   Operation 152 'load' 'filt_Q_V_12_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln813_157 = sext i17 %filt_Q_V_12_load_1"   --->   Operation 153 'sext' 'sext_ln813_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (2.10ns)   --->   "%add_ln813_13 = add i18 %sext_ln813_157, i18 %sext_ln813_156"   --->   Operation 154 'add' 'add_ln813_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/2] (2.32ns)   --->   "%filt_I_V_13_load_1 = load i5 %filt_I_V_13_addr_1"   --->   Operation 155 'load' 'filt_I_V_13_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln813_158 = sext i17 %filt_I_V_13_load_1"   --->   Operation 156 'sext' 'sext_ln813_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/2] (2.32ns)   --->   "%filt_I_V_14_load_1 = load i5 %filt_I_V_14_addr_1"   --->   Operation 157 'load' 'filt_I_V_14_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln813_159 = sext i17 %filt_I_V_14_load_1"   --->   Operation 158 'sext' 'sext_ln813_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (2.10ns)   --->   "%add_ln813_14 = add i18 %sext_ln813_159, i18 %sext_ln813_158"   --->   Operation 159 'add' 'add_ln813_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/2] (2.32ns)   --->   "%filt_Q_V_13_load_1 = load i5 %filt_Q_V_13_addr_1"   --->   Operation 160 'load' 'filt_Q_V_13_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln813_160 = sext i17 %filt_Q_V_13_load_1"   --->   Operation 161 'sext' 'sext_ln813_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/2] (2.32ns)   --->   "%filt_Q_V_14_load_1 = load i5 %filt_Q_V_14_addr_1"   --->   Operation 162 'load' 'filt_Q_V_14_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln813_161 = sext i17 %filt_Q_V_14_load_1"   --->   Operation 163 'sext' 'sext_ln813_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (2.10ns)   --->   "%add_ln813_15 = add i18 %sext_ln813_161, i18 %sext_ln813_160"   --->   Operation 164 'add' 'add_ln813_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 200 'ret' 'ret_ln0' <Predicate = (!icmp_ln100)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [receiver.cpp:100]   --->   Operation 165 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i4 %lshr_ln4" [receiver.cpp:102]   --->   Operation 166 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%filt_1_I_V_addr_1 = getelementptr i18 %filt_1_I_V, i64 0, i64 %zext_ln102" [receiver.cpp:102]   --->   Operation 167 'getelementptr' 'filt_1_I_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (2.32ns)   --->   "%store_ln102 = store i18 %add_ln813, i4 %filt_1_I_V_addr_1" [receiver.cpp:102]   --->   Operation 168 'store' 'store_ln102' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%filt_1_Q_V_addr_1 = getelementptr i18 %filt_1_Q_V, i64 0, i64 %zext_ln102" [receiver.cpp:103]   --->   Operation 169 'getelementptr' 'filt_1_Q_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (2.32ns)   --->   "%store_ln103 = store i18 %add_ln813_1, i4 %filt_1_Q_V_addr_1" [receiver.cpp:103]   --->   Operation 170 'store' 'store_ln103' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%filt_1_I_V_8_addr = getelementptr i18 %filt_1_I_V_8, i64 0, i64 %zext_ln102" [receiver.cpp:102]   --->   Operation 171 'getelementptr' 'filt_1_I_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (2.32ns)   --->   "%store_ln102 = store i18 %add_ln813_2, i4 %filt_1_I_V_8_addr" [receiver.cpp:102]   --->   Operation 172 'store' 'store_ln102' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%filt_1_Q_V_8_addr = getelementptr i18 %filt_1_Q_V_8, i64 0, i64 %zext_ln102" [receiver.cpp:103]   --->   Operation 173 'getelementptr' 'filt_1_Q_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (2.32ns)   --->   "%store_ln103 = store i18 %add_ln813_3, i4 %filt_1_Q_V_8_addr" [receiver.cpp:103]   --->   Operation 174 'store' 'store_ln103' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%filt_1_I_V_9_addr = getelementptr i18 %filt_1_I_V_9, i64 0, i64 %zext_ln102" [receiver.cpp:102]   --->   Operation 175 'getelementptr' 'filt_1_I_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (2.32ns)   --->   "%store_ln102 = store i18 %add_ln813_4, i4 %filt_1_I_V_9_addr" [receiver.cpp:102]   --->   Operation 176 'store' 'store_ln102' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%filt_1_Q_V_9_addr = getelementptr i18 %filt_1_Q_V_9, i64 0, i64 %zext_ln102" [receiver.cpp:103]   --->   Operation 177 'getelementptr' 'filt_1_Q_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (2.32ns)   --->   "%store_ln103 = store i18 %add_ln813_5, i4 %filt_1_Q_V_9_addr" [receiver.cpp:103]   --->   Operation 178 'store' 'store_ln103' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%filt_1_I_V_10_addr = getelementptr i18 %filt_1_I_V_10, i64 0, i64 %zext_ln102" [receiver.cpp:102]   --->   Operation 179 'getelementptr' 'filt_1_I_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln102 = store i18 %add_ln813_6, i4 %filt_1_I_V_10_addr" [receiver.cpp:102]   --->   Operation 180 'store' 'store_ln102' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%filt_1_Q_V_10_addr = getelementptr i18 %filt_1_Q_V_10, i64 0, i64 %zext_ln102" [receiver.cpp:103]   --->   Operation 181 'getelementptr' 'filt_1_Q_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (2.32ns)   --->   "%store_ln103 = store i18 %add_ln813_7, i4 %filt_1_Q_V_10_addr" [receiver.cpp:103]   --->   Operation 182 'store' 'store_ln103' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%filt_1_I_V_11_addr = getelementptr i18 %filt_1_I_V_11, i64 0, i64 %zext_ln102" [receiver.cpp:102]   --->   Operation 183 'getelementptr' 'filt_1_I_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (2.32ns)   --->   "%store_ln102 = store i18 %add_ln813_8, i4 %filt_1_I_V_11_addr" [receiver.cpp:102]   --->   Operation 184 'store' 'store_ln102' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%filt_1_Q_V_11_addr = getelementptr i18 %filt_1_Q_V_11, i64 0, i64 %zext_ln102" [receiver.cpp:103]   --->   Operation 185 'getelementptr' 'filt_1_Q_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (2.32ns)   --->   "%store_ln103 = store i18 %add_ln813_9, i4 %filt_1_Q_V_11_addr" [receiver.cpp:103]   --->   Operation 186 'store' 'store_ln103' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%filt_1_I_V_12_addr = getelementptr i18 %filt_1_I_V_12, i64 0, i64 %zext_ln102" [receiver.cpp:102]   --->   Operation 187 'getelementptr' 'filt_1_I_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (2.32ns)   --->   "%store_ln102 = store i18 %add_ln813_10, i4 %filt_1_I_V_12_addr" [receiver.cpp:102]   --->   Operation 188 'store' 'store_ln102' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%filt_1_Q_V_12_addr = getelementptr i18 %filt_1_Q_V_12, i64 0, i64 %zext_ln102" [receiver.cpp:103]   --->   Operation 189 'getelementptr' 'filt_1_Q_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln103 = store i18 %add_ln813_11, i4 %filt_1_Q_V_12_addr" [receiver.cpp:103]   --->   Operation 190 'store' 'store_ln103' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%filt_1_I_V_13_addr = getelementptr i18 %filt_1_I_V_13, i64 0, i64 %zext_ln102" [receiver.cpp:102]   --->   Operation 191 'getelementptr' 'filt_1_I_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (2.32ns)   --->   "%store_ln102 = store i18 %add_ln813_12, i4 %filt_1_I_V_13_addr" [receiver.cpp:102]   --->   Operation 192 'store' 'store_ln102' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%filt_1_Q_V_13_addr = getelementptr i18 %filt_1_Q_V_13, i64 0, i64 %zext_ln102" [receiver.cpp:103]   --->   Operation 193 'getelementptr' 'filt_1_Q_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (2.32ns)   --->   "%store_ln103 = store i18 %add_ln813_13, i4 %filt_1_Q_V_13_addr" [receiver.cpp:103]   --->   Operation 194 'store' 'store_ln103' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%filt_1_I_V_14_addr = getelementptr i18 %filt_1_I_V_14, i64 0, i64 %zext_ln102" [receiver.cpp:102]   --->   Operation 195 'getelementptr' 'filt_1_I_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (2.32ns)   --->   "%store_ln102 = store i18 %add_ln813_14, i4 %filt_1_I_V_14_addr" [receiver.cpp:102]   --->   Operation 196 'store' 'store_ln102' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%filt_1_Q_V_14_addr = getelementptr i18 %filt_1_Q_V_14, i64 0, i64 %zext_ln102" [receiver.cpp:103]   --->   Operation 197 'getelementptr' 'filt_1_Q_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (2.32ns)   --->   "%store_ln103 = store i18 %add_ln813_15, i4 %filt_1_Q_V_14_addr" [receiver.cpp:103]   --->   Operation 198 'store' 'store_ln103' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.body93" [receiver.cpp:100]   --->   Operation 199 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 2.16ns.

 <State 1>: 3.5ns
The critical path consists of the following:
	'alloca' operation ('i') [33]  (0 ns)
	'load' operation ('i', receiver.cpp:100) on local variable 'i' [37]  (0 ns)
	'add' operation ('add_ln100', receiver.cpp:100) [194]  (1.92 ns)
	'store' operation ('store_ln100', receiver.cpp:100) of variable 'add_ln100', receiver.cpp:100 on local variable 'i' [195]  (1.59 ns)

 <State 2>: 4.43ns
The critical path consists of the following:
	'load' operation ('filt_I_V_load') on array 'filt_I_V' [47]  (2.32 ns)
	'add' operation ('add_ln813') [52]  (2.11 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('filt_1_I_V_addr_1', receiver.cpp:102) [55]  (0 ns)
	'store' operation ('store_ln102', receiver.cpp:102) of variable 'add_ln813' on array 'filt_1_I_V' [56]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
