INFO-FLOW: Workspace /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1 opened at Wed Nov 15 11:34:25 PST 2023
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7vx485tffg1761-2 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:ffg1761:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Command           ap_source done; 0.11 sec.
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.29 sec.
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.33 sec.
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.37 sec.
Command         ap_source done; 0.37 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 75900 } {LUT 303600 } {FF 607200 } {DSP48E 2800} {BRAM 2060}  
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.84 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Command         import_lib done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Command       add_library done; 0.14 sec.
INFO: [HLS 200-10] Setting target device to 'xc7vx485tffg1761-2'
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_test.cpp 
Execute       is_xip /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_test.cpp 
Execute       is_encrypted /home/neelvora/Projects/Quantum/tmp/lbnl/firmware/myproject.cpp 
Execute       is_xip /home/neelvora/Projects/Quantum/tmp/lbnl/firmware/myproject.cpp 
Execute       get_default_platform 
Execute       source run_sim.tcl 
Command       ap_source done; 0.71 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.27 sec.
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted firmware/myproject.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.32 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.32 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.41 sec.
INFO-FLOW: Done: GCC PP time: 5.1 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.66 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.69 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.2 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.25 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.65 sec.
Command         tidy_31 done; 2.91 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.48 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 1.3 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/opt/Xilinx/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.9 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 413.668 ; gain = 0.000 ; free physical = 23304 ; free virtual = 40960
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 413.668 ; gain = 0.000 ; free physical = 23304 ; free virtual = 40960
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.3/lnx64/lib -lfloatconversion -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.51 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:39).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'myproject' (firmware/myproject.cpp:47).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'myproject' (firmware/myproject.cpp:55).
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 539.668 ; gain = 126.000 ; free physical = 23281 ; free virtual = 40945
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 539.668 ; gain = 126.000 ; free physical = 23271 ; free virtual = 40936
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:13:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>' (firmware/nnet_utils/nnet_activation.h:40:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' (firmware/nnet_utils/nnet_activation.h:40:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:43) in function 'nnet::relu<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:43) in function 'nnet::relu<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [XFORM 203-131] Reshaping array 'input_2.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V' (firmware/myproject.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V' (firmware/myproject.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55) by setting 'weights.V' to 'w6.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55) by setting 'biases.V' to 'b6.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'weights.V' to 'w4.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[0].V' to 'b4.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[1].V' to 'b4.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[2].V' to 'b4.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[3].V' to 'b4.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0' by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0' by setting 'biases[2].V' to 'b2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' by setting 'biases[3].V' to 'b2.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' by setting 'biases[4].V' to 'b2.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0' by setting 'biases[5].V' to 'b2.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0' by setting 'biases[6].V' to 'b2.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0' by setting 'biases[7].V' to 'b2.V.7'.
Command           transform done; 0.29 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:95:21) to (firmware/nnet_utils/nnet_activation.h:123:1) in function 'nnet::sigmoid<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config7>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 539.668 ; gain = 126.000 ; free physical = 23237 ; free virtual = 40905
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config7>' to 'sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>' (firmware/nnet_utils/nnet_activation.h:95)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>' to 'relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>' (firmware/nnet_utils/nnet_activation.h:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' to 'relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>' (firmware/nnet_utils/nnet_activation.h:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0' to 'dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)
Command           transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 603.668 ; gain = 190.000 ; free physical = 23190 ; free virtual = 40858
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.45 sec.
Command       elaborate done; 16.03 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>' to 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>' to 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0' to 'dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>' to 'sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
Execute         preproc_iomode -model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
Execute         preproc_iomode -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
Execute         preproc_iomode -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Configuring Module : relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> ...
Execute         set_default_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
Execute         apply_spec_resource_limit relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
INFO-FLOW: Configuring Module : relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> ...
Execute         set_default_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
Execute         apply_spec_resource_limit relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 ...
Execute         set_default_model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
INFO-FLOW: Configuring Module : sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> ...
Execute         set_default_model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
Execute         apply_spec_resource_limit sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> ...
Execute         set_default_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
Execute         cdfg_preprocess -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
Execute         rtl_gen_preprocess relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> ...
Execute         set_default_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
Execute         cdfg_preprocess -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
Execute         rtl_gen_preprocess relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 ...
Execute         set_default_model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
INFO-FLOW: Preprocessing Module: sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> ...
Execute         set_default_model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
Execute         cdfg_preprocess -model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 28.9 seconds; current allocated memory: 162.800 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 163.065 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
Execute         schedule -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 163.294 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>.
Execute         set_default_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
Execute         bind -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 163.511 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 164.053 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 164.739 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.verbose.bind.rpt -verbose -f 
Command         report done; 0.11 sec.
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
Execute         schedule -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 164.949 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>.
Execute         set_default_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
Execute         bind -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 165.072 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
Execute         schedule -model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 165.168 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0.
Execute         set_default_model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
Execute         bind -model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 165.292 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
Execute         schedule -model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 165.418 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>.
Execute         set_default_model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
Execute         bind -model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 165.581 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.bind.adb -f 
INFO-FLOW: Finish binding sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 165.713 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=myproject
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 166.101 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt -verbose -f 
Command         report done; 0.19 sec.
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
Execute         rtl_gen_preprocess relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
Execute         rtl_gen_preprocess sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 166.798 MB.
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0 -synmodules dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0 
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0 -p /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db 
Execute         report -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0_csynth.rpt -f 
Execute         report -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0_csynth.xml -f -x 
Execute         report -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.verbose.rpt -verbose -f 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -vendor xilinx -mg_file /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 168.300 MB.
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/systemc/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s -synmodules dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject 
Execute         gen_rtl relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -style xilinx -f -lang vhdl -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s 
Execute         gen_rtl relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -style xilinx -f -lang vlog -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/verilog/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s 
Execute         gen_tb_info relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s -p /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db 
Execute         report -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s_csynth.rpt -f 
Execute         report -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s_csynth.xml -f -x 
Execute         report -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.verbose.rpt -verbose -f 
Execute         db_write -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -vendor xilinx -mg_file /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 170.080 MB.
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0 -synmodules dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -style xilinx -f -lang vhdl -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -style xilinx -f -lang vlog -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0 
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0 -p /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db 
Execute         report -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0_csynth.rpt -f 
Execute         report -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0_csynth.xml -f -x 
Execute         report -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.verbose.rpt -verbose -f 
Command         report done; 0.15 sec.
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -vendor xilinx -mg_file /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 172.915 MB.
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/systemc/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s -synmodules dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject 
Execute         gen_rtl relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -style xilinx -f -lang vhdl -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s 
Execute         gen_rtl relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -style xilinx -f -lang vlog -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/verilog/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s 
Execute         gen_tb_info relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s -p /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db 
Execute         report -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s_csynth.rpt -f 
Execute         report -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s_csynth.xml -f -x 
Execute         report -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.verbose.rpt -verbose -f 
Execute         db_write -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -vendor xilinx -mg_file /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 173.511 MB.
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0 -synmodules dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject 
Execute         gen_rtl dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -style xilinx -f -lang vhdl -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0 
Execute         gen_rtl dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -style xilinx -f -lang vlog -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0 
Execute         gen_tb_info dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0 -p /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db 
Execute         report -model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0_csynth.rpt -f 
Execute         report -model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0_csynth.xml -f -x 
Execute         report -model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.verbose.rpt -verbose -f 
Execute         db_write -model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -vendor xilinx -mg_file /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_sigmoid_table1' to 'sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_sigmoid_tabbkb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 174.173 MB.
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/systemc/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s -synmodules dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject 
Execute         gen_rtl sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -style xilinx -f -lang vhdl -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/vhdl/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s 
Execute         gen_rtl sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -style xilinx -f -lang vlog -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/verilog/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s 
Execute         gen_tb_info sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s -p /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db 
Execute         report -model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_csynth.rpt -f 
Execute         report -model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_csynth.xml -f -x 
Execute         report -model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.verbose.rpt -verbose -f 
Execute         db_write -model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 175.527 MB.
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/systemc/myproject -synmodules dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/verilog/myproject 
Execute         export_constraint_db -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl -f -tool general 
Execute         report -model myproject -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.design.xml -verbose -f -dv 
Command         report done; 0.14 sec.
Execute         report -model myproject -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info myproject -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject -p /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db 
Execute         report -model myproject -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/myproject_csynth.rpt -f 
Execute         report -model myproject -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/myproject_csynth.xml -f -x 
Execute         report -model myproject -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt -verbose -f 
Command         report done; 0.19 sec.
Execute         db_write -model myproject -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.adb -f 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0] ... 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s] ... 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0] ... 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s] ... 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0] ... 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s] ... 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.compgen.tcl 
INFO-FLOW: Found component sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_sigmoid_tabbkb.
INFO-FLOW: Append model sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_sigmoid_tabbkb
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0
INFO-FLOW: Append model relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s
INFO-FLOW: Append model dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0
INFO-FLOW: Append model sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_sigmoid_tabbkb dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0 relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0 relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0 sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s myproject
INFO-FLOW: To file: write model sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_sigmoid_tabbkb
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0
INFO-FLOW: To file: write model relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0
INFO-FLOW: To file: write model sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom' using auto ROMs.
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=8 #gSsdmPorts=6
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_export -xo 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 603.668 ; gain = 190.000 ; free physical = 23176 ; free virtual = 40855
INFO: [SYSC 207-301] Generating SystemC RTL for myproject.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 3.13 sec.
Execute       get_part 
Execute       get_config_export -sdx_tcl 
Command     csynth_design done; 19.16 sec.
Execute     add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute     cosim_design -trace_level all -setup 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       is_encrypted /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_test.cpp 
Execute       is_encrypted /home/neelvora/Projects/Quantum/tmp/lbnl/firmware/myproject.cpp 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       get_default_platform 
INFO-FLOW: TB processing: /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_test.cpp /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.72 sec.
INFO-FLOW: Marker-Pragma convertor: /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp.line /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute       get_default_platform 
INFO-FLOW: TB processing: /home/neelvora/Projects/Quantum/tmp/lbnl/firmware/myproject.cpp /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.79 sec.
INFO-FLOW: Marker-Pragma convertor: /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp.line /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_default_platform 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generate finished: FAIL ***
Command     cosim_design done; error code: 2; 28.9 sec.
Command   ap_source done; error code: 1; 58.47 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1 opened at Wed Nov 15 11:41:33 PST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7vx485tffg1761-2 
Execute         add_library xilinx/virtex7/virtex7:xc7vx485t:ffg1761:-2 
Execute           get_default_platform 
Execute           license_isbetapart xc7vx485t 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 75900 } {LUT 303600 } {FF 607200 } {DSP48E 2800} {BRAM 2060}  
Execute           config_chip_info -quiet -speed medium 
Execute         add_library xilinx/virtex7/virtex7_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485tffg1761-2'
Execute         get_default_platform 
Command       set_part done; 0.14 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 75900 } {LUT 303600 } {FF 607200 } {DSP48E 2800} {BRAM 2060}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.27 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7vx485tffg1761-2 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:ffg1761:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx485t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 75900 } {LUT 303600 } {FF 607200 } {DSP48E 2800} {BRAM 2060}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.14 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csim_design 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_test.cpp 
Execute       is_xip /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_test.cpp 
Execute       is_encrypted /home/neelvora/Projects/Quantum/tmp/lbnl/firmware/myproject.cpp 
Execute       is_xip /home/neelvora/Projects/Quantum/tmp/lbnl/firmware/myproject.cpp 
Execute       get_default_platform 
Execute       source run_sim.tcl 
Command       ap_source done; 0.4 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 4 sec.
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted firmware/myproject.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 0.85 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.72 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.27 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.67 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.65 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 0.64 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.23 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.86 sec.
Command         tidy_31 done; 2.1 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.44 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 1.29 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/opt/Xilinx/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.45 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 413.668 ; gain = 0.000 ; free physical = 23178 ; free virtual = 40925
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 413.668 ; gain = 0.000 ; free physical = 23178 ; free virtual = 40925
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.3/lnx64/lib -lfloatconversion -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.44 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:39).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'myproject' (firmware/myproject.cpp:47).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'myproject' (firmware/myproject.cpp:55).
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 540.375 ; gain = 126.707 ; free physical = 23160 ; free virtual = 40907
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 540.375 ; gain = 126.707 ; free physical = 23152 ; free virtual = 40899
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:13:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>' (firmware/nnet_utils/nnet_activation.h:40:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' (firmware/nnet_utils/nnet_activation.h:40:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:43) in function 'nnet::relu<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:43) in function 'nnet::relu<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8.
INFO: [XFORM 203-131] Reshaping array 'input_2.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V' (firmware/myproject.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V' (firmware/myproject.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55) by setting 'weights.V' to 'w6.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55) by setting 'biases.V' to 'b6.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'weights.V' to 'w4.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[0].V' to 'b4.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[1].V' to 'b4.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[2].V' to 'b4.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[3].V' to 'b4.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0' by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0' by setting 'biases[2].V' to 'b2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' by setting 'biases[3].V' to 'b2.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' by setting 'biases[4].V' to 'b2.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0' by setting 'biases[5].V' to 'b2.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0' by setting 'biases[6].V' to 'b2.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0' by setting 'biases[7].V' to 'b2.V.7'.
Command           transform done; 0.27 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:95:21) to (firmware/nnet_utils/nnet_activation.h:123:1) in function 'nnet::sigmoid<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config7>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 540.375 ; gain = 126.707 ; free physical = 23122 ; free virtual = 40870
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config7>' to 'sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>' (firmware/nnet_utils/nnet_activation.h:95)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>' to 'relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>' (firmware/nnet_utils/nnet_activation.h:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' to 'relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>' (firmware/nnet_utils/nnet_activation.h:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0' to 'dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 603.668 ; gain = 190.000 ; free physical = 23074 ; free virtual = 40822
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.27 sec.
Command       elaborate done; 11.74 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>' to 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>' to 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0' to 'dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>' to 'sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
Execute         preproc_iomode -model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
Execute         preproc_iomode -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
Execute         preproc_iomode -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Configuring Module : relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> ...
Execute         set_default_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
Execute         apply_spec_resource_limit relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
INFO-FLOW: Configuring Module : relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> ...
Execute         set_default_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
Execute         apply_spec_resource_limit relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 ...
Execute         set_default_model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
INFO-FLOW: Configuring Module : sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> ...
Execute         set_default_model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
Execute         apply_spec_resource_limit sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> ...
Execute         set_default_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
Execute         cdfg_preprocess -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
Execute         rtl_gen_preprocess relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> ...
Execute         set_default_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
Execute         cdfg_preprocess -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
Execute         rtl_gen_preprocess relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 ...
Execute         set_default_model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
INFO-FLOW: Preprocessing Module: sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> ...
Execute         set_default_model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
Execute         cdfg_preprocess -model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.71 seconds; current allocated memory: 163.187 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 163.451 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
Execute         schedule -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 163.683 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>.
Execute         set_default_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
Execute         bind -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 163.900 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 164.458 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 165.167 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.verbose.bind.rpt -verbose -f 
Command         report done; 0.12 sec.
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
Execute         schedule -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 165.340 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>.
Execute         set_default_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
Execute         bind -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 165.463 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
Execute         schedule -model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 165.560 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0.
Execute         set_default_model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
Execute         bind -model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 165.683 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
Execute         schedule -model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 165.879 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>.
Execute         set_default_model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
Execute         bind -model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 166.004 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.bind.adb -f 
INFO-FLOW: Finish binding sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 166.153 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=myproject
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 166.525 MB.
Execute         report -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt -verbose -f 
Command         report done; 0.19 sec.
Execute         db_write -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 
Execute         rtl_gen_preprocess relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 
Execute         rtl_gen_preprocess sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 167.236 MB.
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0 -synmodules dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0 
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0 -p /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db 
Execute         report -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0_csynth.rpt -f 
Execute         report -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0_csynth.xml -f -x 
Execute         report -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.verbose.rpt -verbose -f 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -vendor xilinx -mg_file /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 168.725 MB.
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/systemc/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s -synmodules dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject 
Execute         gen_rtl relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -style xilinx -f -lang vhdl -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s 
Execute         gen_rtl relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -style xilinx -f -lang vlog -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/verilog/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s 
Execute         gen_tb_info relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s -p /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db 
Execute         report -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s_csynth.rpt -f 
Execute         report -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s_csynth.xml -f -x 
Execute         report -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.verbose.rpt -verbose -f 
Execute         db_write -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -vendor xilinx -mg_file /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 170.536 MB.
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0 -synmodules dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -style xilinx -f -lang vhdl -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -style xilinx -f -lang vlog -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0 
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0 -p /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db 
Execute         report -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0_csynth.rpt -f 
Execute         report -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0_csynth.xml -f -x 
Execute         report -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.verbose.rpt -verbose -f 
Command         report done; 0.15 sec.
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -vendor xilinx -mg_file /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 173.356 MB.
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/systemc/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s -synmodules dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject 
Execute         gen_rtl relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -style xilinx -f -lang vhdl -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s 
Execute         gen_rtl relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -style xilinx -f -lang vlog -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/verilog/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s 
Execute         gen_tb_info relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s -p /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db 
Execute         report -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s_csynth.rpt -f 
Execute         report -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s_csynth.xml -f -x 
Execute         report -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.verbose.rpt -verbose -f 
Execute         db_write -model relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -vendor xilinx -mg_file /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 173.970 MB.
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0 -synmodules dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject 
Execute         gen_rtl dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -style xilinx -f -lang vhdl -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0 
Execute         gen_rtl dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -style xilinx -f -lang vlog -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0 
Execute         gen_tb_info dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0 -p /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db 
Execute         report -model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0_csynth.rpt -f 
Execute         report -model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0_csynth.xml -f -x 
Execute         report -model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.verbose.rpt -verbose -f 
Execute         db_write -model dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0 -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -vendor xilinx -mg_file /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_sigmoid_table1' to 'sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_sigmoid_tabbkb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 174.617 MB.
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/systemc/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s -synmodules dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject 
Execute         gen_rtl sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -style xilinx -f -lang vhdl -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/vhdl/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s 
Execute         gen_rtl sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -style xilinx -f -lang vlog -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/verilog/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s 
Execute         gen_tb_info sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s -p /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db 
Execute         report -model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_csynth.rpt -f 
Execute         report -model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_csynth.xml -f -x 
Execute         report -model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.verbose.rpt -verbose -f 
Execute         db_write -model sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 176.004 MB.
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/systemc/myproject -synmodules dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/verilog/myproject 
Execute         export_constraint_db -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl -f -tool general 
Execute         report -model myproject -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.design.xml -verbose -f -dv 
Command         report done; 0.14 sec.
Execute         report -model myproject -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info myproject -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject -p /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db 
Execute         report -model myproject -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/myproject_csynth.rpt -f 
Execute         report -model myproject -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/syn/report/myproject_csynth.xml -f -x 
Execute         report -model myproject -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt -verbose -f 
Command         report done; 0.19 sec.
Execute         db_write -model myproject -o /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.adb -f 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>} dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 {relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0} {sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>} myproject
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0] ... 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s] ... 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0] ... 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s] ... 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0] ... 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s] ... 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.compgen.tcl 
INFO-FLOW: Found component sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_sigmoid_tabbkb.
INFO-FLOW: Append model sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_sigmoid_tabbkb
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0
INFO-FLOW: Append model relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s
INFO-FLOW: Append model dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0
INFO-FLOW: Append model sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_sigmoid_tabbkb dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0 relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0 relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0 sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s myproject
INFO-FLOW: To file: write model sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_sigmoid_tabbkb
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0
INFO-FLOW: To file: write model relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0
INFO-FLOW: To file: write model sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom' using auto ROMs.
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=8 #gSsdmPorts=6
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_export -xo 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 603.668 ; gain = 190.000 ; free physical = 23061 ; free virtual = 40809
INFO: [SYSC 207-301] Generating SystemC RTL for myproject.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 2.83 sec.
Execute       get_part 
Execute       get_config_export -sdx_tcl 
Command     csynth_design done; 14.57 sec.
Execute     add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute     cosim_design -trace_level all -setup 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       is_encrypted /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_test.cpp 
Execute       is_encrypted /home/neelvora/Projects/Quantum/tmp/lbnl/firmware/myproject.cpp 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       get_default_platform 
INFO-FLOW: TB processing: /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_test.cpp /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.69 sec.
INFO-FLOW: Marker-Pragma convertor: /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp.line /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute       get_default_platform 
INFO-FLOW: TB processing: /home/neelvora/Projects/Quantum/tmp/lbnl/firmware/myproject.cpp /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.76 sec.
INFO-FLOW: Marker-Pragma convertor: /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp.line /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/neelvora/Projects/Quantum/tmp/lbnl/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_default_platform 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generate finished: FAIL ***
Command     cosim_design done; error code: 2; 26.39 sec.
Command   ap_source done; error code: 1; 45.42 sec.
Execute   cleanup_all 
