# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do sim.do
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:37 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Error (suppressible): master.v(17): (vlog-2388) 'sck_detect' already declared in this scope (master) at master.v(12).
# ** Error (suppressible): master.v(17): (vlog-2388) 'cs_detect' already declared in this scope (master) at master.v(12).
# ** Error: master.v(18): (vlog-2730) Undefined variable: 'syn_reg_sck_ff'.
# ** Error: (vlog-13069) master.v(33): near "(": syntax error, unexpected '('.
# ** Error: (vlog-13069) master.v(40): near "end": syntax error, unexpected end.
# ** Error (suppressible): top.v(2): (vlog-2388) 'i_clk' already declared in this scope (master) at master.v(3).
# ** Error (suppressible): top.v(2): (vlog-2388) 'i_rst_n' already declared in this scope (master) at master.v(3).
# ** Error (suppressible): top.v(3): (vlog-2388) 'o_en' already declared in this scope (master) at master.v(4).
# ** Error (suppressible): top.v(3): (vlog-2388) 'o_mosi' already declared in this scope (master) at master.v(4).
# ** Error: top.v(5): Declaration for 'en' incompatible with earlier vectored declaration at master.v(15).
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# End time: 16:32:37 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:34:10 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Error (suppressible): master.v(17): (vlog-2388) 'sck_detect' already declared in this scope (master) at master.v(12).
# ** Error (suppressible): master.v(17): (vlog-2388) 'cs_detect' already declared in this scope (master) at master.v(12).
# ** Error: master.v(19): (vlog-2730) Undefined variable: 'sync_reg_cs_ff'.
# ** Error: master.v(52): (vlog-2730) Undefined variable: 'syn_reg_sck_ff'.
# ** Error: master.v(60): (vlog-2730) Undefined variable: 'load'.
# ** Error: master.v(60): (vlog-2730) Undefined variable: 'data'.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# End time: 16:34:10 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:21 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Error (suppressible): master.v(17): (vlog-2388) 'sck_detect' already declared in this scope (master) at master.v(12).
# ** Error (suppressible): master.v(17): (vlog-2388) 'cs_detect' already declared in this scope (master) at master.v(12).
# ** Error: master.v(19): (vlog-2730) Undefined variable: 'sync_reg_cs_ff'.
# ** Error: (vlog-13069) master.v(77): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) master.v(81): near "else": syntax error, unexpected else.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# End time: 16:42:22 on Nov 27,2020, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:34 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Error (suppressible): master.v(17): (vlog-2388) 'sck_detect' already declared in this scope (master) at master.v(12).
# ** Error (suppressible): master.v(17): (vlog-2388) 'cs_detect' already declared in this scope (master) at master.v(12).
# ** Error: (vlog-13069) master.v(77): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) master.v(81): near "else": syntax error, unexpected else.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# End time: 16:42:34 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:47 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Error (suppressible): master.v(17): (vlog-2388) 'sck_detect' already declared in this scope (master) at master.v(12).
# ** Error (suppressible): master.v(17): (vlog-2388) 'cs_detect' already declared in this scope (master) at master.v(12).
# ** Error: (vlog-13069) master.v(77): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) master.v(81): near "else": syntax error, unexpected else.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# End time: 16:42:47 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:52 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Error (suppressible): master.v(17): (vlog-2388) 'sck_detect' already declared in this scope (master) at master.v(12).
# ** Error (suppressible): master.v(17): (vlog-2388) 'cs_detect' already declared in this scope (master) at master.v(12).
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# End time: 16:42:53 on Nov 27,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:06 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(80): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:44:07 on Nov 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# 
# vsim -t 1ns -voptargs="+acc" testbench
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 16:44:07 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# ** Fatal: (vsim-3365) Too many port connections. Expected 5, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top1 File: top_tb.v Line: 9
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.do PAUSED at line 10
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:46:10 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(80): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# ** Error: (vlog-13069) top_tb.v(18): near "initial": syntax error, unexpected initial.
# End time: 16:46:10 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:46:31 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(80): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:46:31 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ns -voptargs="+acc" testbench
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 16:44:07 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# 
# add wave /testbench/clk
# add wave /testbench/sck
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/sck'.
# Error in macro ./sim.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/sck'.
#     while executing
# "add wave /testbench/sck"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:34 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(80): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:47:34 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 16:47:36 on Nov 27,2020, Elapsed time: 0:03:29
# Errors: 2, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 16:47:36 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# WARNING: No extended dataflow license exists
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
# add wave -radix ASCII /testbench/top1/slave1/shift_reg_mosi
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/top1/slave1/shift_reg_mosi'.
# Error in macro ./sim.do line 33
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/top1/slave1/shift_reg_mosi'.
#     while executing
# "add wave -radix ASCII /testbench/top1/slave1/shift_reg_mosi"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:12 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(80): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:50:12 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 16:50:14 on Nov 27,2020, Elapsed time: 0:02:38
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 16:50:14 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# WARNING: No extended dataflow license exists
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
# add wave -radix ASCII /testbench/top1/slave1/shift_reg_mosi
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/top1/slave1/shift_reg_mosi'.
# Error in macro ./sim.do line 33
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/top1/slave1/shift_reg_mosi'.
#     while executing
# "add wave -radix ASCII /testbench/top1/slave1/shift_reg_mosi"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:41 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(80): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:51:41 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 16:51:44 on Nov 27,2020, Elapsed time: 0:01:30
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 16:51:44 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# WARNING: No extended dataflow license exists
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
#add wave -radix ASCII /testbench/top1/slave1/shift_reg_mosi
#add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shiftReg
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/top1/master1/shiftReg'.
# Error in macro ./sim.do line 50
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/top1/master1/shiftReg'.
#     while executing
# "add wave -radix ASCII /testbench/top1/master1/shiftReg"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:52:57 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(80): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:52:57 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 16:52:59 on Nov 27,2020, Elapsed time: 0:01:15
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 16:52:59 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# WARNING: No extended dataflow license exists
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
#add wave -radix unsigned /testbench/top1/slave1/shift_reg_mosi
#add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shift_reg_miso
# add wave -radix unsigned /testbench/top1/master1/shift_reg_mosi
# add wave -radix unsigned /testbench/top1/master1/addr
# add wave -radix ASCII /testbench/top1/master1/data_reg
# 
#front detector slave..........................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(25)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 25
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:55:48 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(80): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:55:48 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 16:55:51 on Nov 27,2020, Elapsed time: 0:02:52
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 16:55:51 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# WARNING: No extended dataflow license exists
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
#add wave -radix unsigned /testbench/top1/slave1/shift_reg_mosi
#add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shift_reg_miso
# add wave -radix unsigned /testbench/top1/master1/shift_reg_mosi
# add wave -radix unsigned /testbench/top1/master1/addr
# add wave -radix ASCII /testbench/top1/master1/data_reg
# 
# add wave -radix unsigned /testbench/top1/master1/sck_gen
# add wave -radix unsigned /testbench/top1/master1/out_sck_gen
# 
#front detector slave..........................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(25)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 25
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:40 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(80): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:57:41 on Nov 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 16:57:43 on Nov 27,2020, Elapsed time: 0:01:52
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 16:57:43 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# WARNING: No extended dataflow license exists
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
#add wave -radix unsigned /testbench/top1/slave1/shift_reg_mosi
#add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shift_reg_miso
# add wave -radix unsigned /testbench/top1/master1/shift_reg_mosi
# add wave -radix unsigned /testbench/top1/master1/addr
# add wave -radix ASCII /testbench/top1/master1/data_reg
# 
# add wave -radix unsigned /testbench/top1/master1/sck_gen
# add wave -radix unsigned /testbench/top1/master1/out_sck_gen
# 
#front detector slave..........................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(25)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 25
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:53 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(80): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:58:53 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 16:58:55 on Nov 27,2020, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 16:58:55 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# WARNING: No extended dataflow license exists
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
#add wave -radix unsigned /testbench/top1/slave1/shift_reg_mosi
#add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shift_reg_miso
# add wave -radix unsigned /testbench/top1/master1/shift_reg_mosi
# add wave -radix unsigned /testbench/top1/master1/addr
# add wave -radix ASCII /testbench/top1/master1/data_reg
# 
# add wave -radix unsigned /testbench/top1/master1/sck_gen
# add wave -radix unsigned /testbench/top1/master1/out_sck_gen
# 
#front detector slave..........................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(25)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 25
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:09:40 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# ** Error (suppressible): stateMac.v(18): (vlog-13299) Undefined variable: 'i_en_detect'.
# ** Error (suppressible): stateMac.v(23): (vlog-13299) Undefined variable: 'i_en'.
# ** Error (suppressible): stateMac.v(40): (vlog-13299) Undefined variable: 'o_en_write_word_to_shreg'.
# ** Error (suppressible): stateMac.v(52): (vlog-13299) Undefined variable: 'o_en_write_word_to_shreg'.
# ** Error (suppressible): stateMac.v(62): (vlog-13299) Undefined variable: 'o_en_write_word_to_shreg'.
# ** Error (suppressible): stateMac.v(73): (vlog-13299) Undefined variable: 'o_en_write_word_to_shreg'.
# ** Error (suppressible): stateMac.v(83): (vlog-13299) Undefined variable: 'o_en_write_word_to_shreg'.
# ** Error (suppressible): stateMac.v(93): (vlog-13299) Undefined variable: 'o_en_write_word_to_shreg'.
# ** Error (suppressible): stateMac.v(103): (vlog-13299) Undefined variable: 'o_en_write_word_to_shreg'.
# ** Error: stateMac.v(1): (vlog-2730) Undefined variable: 'i_en_detect'.
# ** Error: stateMac.v(1): (vlog-13294) Identifier must be declared with a port mode: i_en_detect.
# ** Error: stateMac.v(1): (vlog-2730) Undefined variable: 'i_en'.
# ** Error: stateMac.v(1): (vlog-13294) Identifier must be declared with a port mode: i_en.
# ** Error: stateMac.v(1): (vlog-2730) Undefined variable: 'o_en_write_word_to_shreg'.
# ** Error: stateMac.v(1): (vlog-13294) Identifier must be declared with a port mode: o_en_write_word_to_shreg.
# -- Compiling module master
# ** Warning: master.v(80): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# End time: 17:09:40 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 15, Warnings: 1
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:11:12 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# ** Error (suppressible): stateMac.v(18): (vlog-13299) Undefined variable: 'i_en_detect'.
# ** Error (suppressible): stateMac.v(23): (vlog-13299) Undefined variable: 'i_en'.
# ** Error: stateMac.v(1): (vlog-2730) Undefined variable: 'i_en_detect'.
# ** Error: stateMac.v(1): (vlog-13294) Identifier must be declared with a port mode: i_en_detect.
# ** Error: stateMac.v(1): (vlog-2730) Undefined variable: 'i_en'.
# ** Error: stateMac.v(1): (vlog-13294) Identifier must be declared with a port mode: i_en.
# -- Compiling module master
# ** Warning: master.v(80): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# End time: 17:11:12 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 1
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:10 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(80): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Error: slave.v(38): (vlog-2730) Undefined variable: 'i_en_n'.
# -- Compiling module testbench
# End time: 17:19:10 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:53 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(80): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(60): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:19:53 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 17:19:56 on Nov 27,2020, Elapsed time: 0:21:01
# Errors: 3, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 17:19:56 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# WARNING: No extended dataflow license exists
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
# add wave -radix unsigned /testbench/top1/slave1/shift_reg_mosi
# add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shift_reg_miso
# add wave -radix unsigned /testbench/top1/master1/shift_reg_mosi
# add wave -radix unsigned /testbench/top1/master1/addr
# add wave -radix ASCII /testbench/top1/master1/data_reg
# 
# add wave -radix unsigned /testbench/top1/master1/sck_gen
# add wave -radix unsigned /testbench/top1/master1/out_sck_gen
# 
#front detector slave..........................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(25)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 25
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:24:23 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(82): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:24:23 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 17:24:26 on Nov 27,2020, Elapsed time: 0:04:30
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 17:24:26 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# WARNING: No extended dataflow license exists
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
# add wave -radix unsigned /testbench/top1/slave1/shift_reg_mosi
# add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shift_reg_miso
# add wave -radix unsigned /testbench/top1/master1/shift_reg_mosi
# add wave -radix unsigned /testbench/top1/master1/addr
# add wave -radix ASCII /testbench/top1/master1/data_reg
# 
# add wave -radix unsigned /testbench/top1/master1/sck_gen
# add wave -radix unsigned /testbench/top1/master1/out_sck_gen
# 
#front detector slave..........................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(25)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 25
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:03 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(82): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:35:03 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 17:35:09 on Nov 27,2020, Elapsed time: 0:10:43
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 17:35:09 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# WARNING: No extended dataflow license exists
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
# add wave -radix unsigned /testbench/top1/slave1/shift_reg_mosi
# add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shift_reg_miso
# add wave -radix unsigned /testbench/top1/master1/shift_reg_mosi
# add wave -radix unsigned /testbench/top1/master1/addr
# add wave -radix ASCII /testbench/top1/master1/data_reg
# 
# add wave -radix unsigned /testbench/top1/master1/sck_gen
# add wave -radix unsigned /testbench/top1/master1/out_sck_gen
# 
#front detector slave..........................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(25)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 25
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:36 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(99): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:48:36 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 17:48:43 on Nov 27,2020, Elapsed time: 0:13:34
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 17:48:43 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# WARNING: No extended dataflow license exists
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
# add wave -radix unsigned /testbench/top1/slave1/shift_reg_mosi
# add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shift_reg_miso
# add wave -radix unsigned /testbench/top1/master1/shift_reg_mosi
# add wave -radix unsigned /testbench/top1/master1/addr
# add wave -radix ASCII /testbench/top1/master1/data_reg
# 
# add wave  /testbench/top1/master1/mosi_sinc_ff
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/top1/master1/mosi_sinc_ff'.
# Error in macro ./sim.do line 55
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/top1/master1/mosi_sinc_ff'.
#     while executing
# "add wave  /testbench/top1/master1/mosi_sinc_ff"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:35 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(99): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:49:35 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 17:49:38 on Nov 27,2020, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 17:49:38 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# WARNING: No extended dataflow license exists
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
# add wave -radix unsigned /testbench/top1/slave1/shift_reg_mosi
# add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shift_reg_miso
# add wave -radix unsigned /testbench/top1/master1/shift_reg_mosi
# add wave -radix unsigned /testbench/top1/master1/addr
# add wave -radix ASCII /testbench/top1/master1/data_reg
# 
# add wave  /testbench/top1/master1/sync_reg_miso_ff
# 
# 
# add wave -radix unsigned /testbench/top1/master1/sck_gen
# add wave -radix unsigned /testbench/top1/master1/out_sck_gen
# 
#front detector slave..........................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(25)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 25
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:53:06 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(99): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:53:06 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 17:53:09 on Nov 27,2020, Elapsed time: 0:03:31
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 17:53:09 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# WARNING: No extended dataflow license exists
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
# add wave -radix unsigned /testbench/top1/slave1/shift_reg_mosi
# add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shift_reg_miso
# add wave -radix unsigned /testbench/top1/master1/shift_reg_mosi
# add wave -radix unsigned /testbench/top1/master1/addr
# add wave -radix ASCII /testbench/top1/master1/data_reg
# 
# add wave  /testbench/top1/master1/sync_reg_miso_ff
# add wave  /testbench/top1/master1/counter_sck
# 
# add wave -radix unsigned /testbench/top1/master1/sck_gen
# add wave -radix unsigned /testbench/top1/master1/out_sck_gen
# 
#front detector slave..........................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(25)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 25
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib1_0.qdb".
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:10:00 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(99): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:10:00 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 18:10:03 on Nov 27,2020, Elapsed time: 0:16:54
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 18:10:03 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
# add wave -radix unsigned /testbench/top1/slave1/shift_reg_mosi
# add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shift_reg_miso
# add wave -radix unsigned /testbench/top1/master1/shift_reg_mosi
# add wave -radix unsigned /testbench/top1/master1/addr
# add wave -radix ASCII /testbench/top1/master1/data_reg
# 
# add wave  /testbench/top1/master1/sync_reg_miso_ff
# add wave  /testbench/top1/master1/counter_sck
# 
# add wave -radix unsigned /testbench/top1/master1/sck_gen
# add wave -radix unsigned /testbench/top1/master1/out_sck_gen
# 
#front detector slave..........................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
# 
# 
# add wave /testbench/top1/slave1/shift_reg_miso
# 
# add wave /testbench/top1/master1/shift_reg_miso
# add wave /testbench/top1/master1/sync_reg_miso_ff
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(25)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 25
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:04 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(99): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Error: master.v(108): (vlog-2110) Illegal reference to memory "data_reg".
# ** Error: master.v(108): Illegal LHS of assignment.
# ** Error (suppressible): master.v(108): (vlog-2997) Cannot assign a packed type 'reg signed[31:0]' to an unpacked type 'reg[7:0] $[31:0]'.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# End time: 18:12:04 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:31 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(99): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Error: master.v(108): (vlog-2110) Illegal reference to memory "data_reg".
# ** Error: master.v(108): Illegal array access into "data_reg"
# ** Error: master.v(108): Illegal LHS of assignment.
# ** Error (suppressible): master.v(108): (vlog-2997) Cannot assign a packed type 'reg signed[31:0]' to an unpacked type 'reg[7:0] $[31:0]'.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# End time: 18:12:32 on Nov 27,2020, Elapsed time: 0:00:01
# Errors: 4, Warnings: 2
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:56 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Error: (vlog-13069) master.v(108): near "[": syntax error, unexpected '['.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# End time: 18:12:56 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:10 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Error: (vlog-13069) master.v(108): near "[": syntax error, unexpected '['.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# End time: 18:13:10 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:38 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(99): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Error: master.v(108): (vlog-2110) Illegal reference to memory "data_reg".
# ** Error: master.v(108): Illegal array access into "data_reg"
# ** Error: master.v(108): Illegal LHS of assignment.
# ** Error (suppressible): master.v(108): (vlog-2997) Cannot assign a packed type 'reg[7:0]' to an unpacked type 'reg[7:0] $[31:0]'.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# End time: 18:13:38 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 2
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:15 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Error: (vlog-13069) master.v(108): near "$": syntax error, unexpected '$'.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# End time: 18:14:15 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:24 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Error: (vlog-13069) master.v(108): near "[": syntax error, unexpected '['.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# End time: 18:14:24 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:37 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Error: (vlog-13069) master.v(108): near "[": syntax error, unexpected '['.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# End time: 18:14:37 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:12 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(99): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:15:12 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 18:15:15 on Nov 27,2020, Elapsed time: 0:05:12
# Errors: 8, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 18:15:15 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
# add wave -radix unsigned /testbench/top1/slave1/shift_reg_mosi
# add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shift_reg_miso
# add wave -radix unsigned /testbench/top1/master1/shift_reg_mosi
# add wave -radix unsigned /testbench/top1/master1/addr
# add wave -radix ASCII /testbench/top1/master1/data_reg
# 
# add wave  /testbench/top1/master1/sync_reg_miso_ff
# add wave  /testbench/top1/master1/counter_sck
# 
# add wave -radix unsigned /testbench/top1/master1/sck_gen
# add wave -radix unsigned /testbench/top1/master1/out_sck_gen
# 
#front detector slave..........................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
# 
# 
# add wave /testbench/top1/slave1/shift_reg_miso
# 
# add wave /testbench/top1/master1/shift_reg_miso
# add wave /testbench/top1/master1/sync_reg_miso_ff
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(25)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 25
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
# WARNING: No extended dataflow license exists
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib.qdb".
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib1_0.qdb".
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "E:/3sem/verilog/verilogProjects/RGR/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "E:/3sem/verilog/verilogProjects/RGR/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:23:34 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(99): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:23:35 on Nov 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 18:23:37 on Nov 27,2020, Elapsed time: 0:08:22
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 18:23:37 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
# add wave -radix unsigned /testbench/top1/slave1/shift_reg_mosi
# add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shift_reg_miso
# add wave -radix unsigned /testbench/top1/master1/shift_reg_mosi
# add wave -radix unsigned /testbench/top1/master1/addr
# add wave -radix ASCII /testbench/top1/master1/data_reg
# 
# add wave  /testbench/top1/master1/sync_reg_miso_ff
# add wave  /testbench/top1/master1/counter_sck
# 
# add wave -radix unsigned /testbench/top1/master1/sck_gen
# add wave -radix unsigned /testbench/top1/master1/out_sck_gen
# 
#front detector slave..........................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
# 
# 
# add wave /testbench/top1/slave1/shift_reg_miso
# 
# add wave /testbench/top1/master1/shift_reg_miso
# add wave /testbench/top1/master1/sync_reg_miso_ff
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(25)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 25
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:16 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(99): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:29:16 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 18:29:19 on Nov 27,2020, Elapsed time: 0:05:42
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 18:29:19 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
# add wave -radix unsigned /testbench/top1/slave1/shift_reg_mosi
# add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
#front detector slave..........................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shift_reg_miso
# add wave -radix unsigned /testbench/top1/master1/shift_reg_mosi
# add wave -radix unsigned /testbench/top1/master1/addr
# add wave -radix ASCII /testbench/top1/master1/data_reg
# 
# add wave  /testbench/top1/master1/sync_reg_miso_ff
# add wave  /testbench/top1/master1/counter_sck
# 
# add wave -radix unsigned /testbench/top1/master1/sck_gen
# add wave -radix unsigned /testbench/top1/master1/out_sck_gen
# 
# 
# 
# 
# add wave /testbench/top1/slave1/shift_reg_miso
# 
# add wave /testbench/top1/master1/shift_reg_miso
# add wave /testbench/top1/master1/sync_reg_miso_ff
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(25)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 25
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:51 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(99): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:31:51 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 18:31:54 on Nov 27,2020, Elapsed time: 0:02:35
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 18:31:54 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
# add wave -radix unsigned /testbench/top1/slave1/shift_reg_mosi
# add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
#front detector slave..........................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shift_reg_miso
# add wave -radix unsigned /testbench/top1/master1/shift_reg_mosi
# add wave -radix unsigned /testbench/top1/master1/addr
# add wave -radix ASCII /testbench/top1/master1/data_reg
# 
# add wave  /testbench/top1/master1/sync_reg_miso_ff
# add wave  /testbench/top1/master1/counter_sck
# 
# add wave -radix unsigned /testbench/top1/master1/sck_gen
# add wave -radix unsigned /testbench/top1/master1/out_sck_gen
# 
# 
# 
# 
# add wave /testbench/top1/slave1/shift_reg_miso
# 
# add wave /testbench/top1/master1/shift_reg_miso
# add wave /testbench/top1/master1/sync_reg_miso_ff
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(25)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 25
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:37:57 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(99): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(61): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:37:57 on Nov 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 18:38:02 on Nov 27,2020, Elapsed time: 0:06:08
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 18:38:02 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
# add wave -radix unsigned /testbench/top1/slave1/shift_reg_mosi
# add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
#front detector slave..........................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shift_reg_miso
# add wave -radix unsigned /testbench/top1/master1/shift_reg_mosi
# add wave -radix unsigned /testbench/top1/master1/addr
# add wave -radix ASCII /testbench/top1/master1/data_reg
# 
# add wave  /testbench/top1/master1/sync_reg_miso_ff
# add wave  /testbench/top1/master1/counter_sck
# 
# add wave -radix unsigned /testbench/top1/master1/sck_gen
# add wave -radix unsigned /testbench/top1/master1/out_sck_gen
# 
# 
# 
# 
# add wave /testbench/top1/slave1/shift_reg_miso
# 
# add wave /testbench/top1/master1/shift_reg_miso
# add wave /testbench/top1/master1/sync_reg_miso_ff
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(25)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 25
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:28 on Nov 27,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# ** Warning: master.v(99): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# ** Warning: slave.v(62): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:49:29 on Nov 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 18:49:35 on Nov 27,2020, Elapsed time: 0:11:33
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 18:49:35 on Nov 27,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
# add wave -radix unsigned /testbench/top1/slave1/shift_reg_mosi
# add wave -radix ASCII /testbench/top1/slave1/shift_reg_miso
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
#front detector slave..........................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
#master port...................................................
# add wave /testbench/top1/master1/i_rst_n
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/o_sck
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_mosi
# 
# 
#master register...............................................
# add wave /testbench/top1/master1/sck_detect
# add wave -radix ASCII /testbench/top1/master1/shift_reg_miso
# add wave -radix unsigned /testbench/top1/master1/shift_reg_mosi
# add wave -radix unsigned /testbench/top1/master1/addr
# add wave -radix ASCII /testbench/top1/master1/data_reg
# 
# add wave  /testbench/top1/master1/sync_reg_miso_ff
# add wave  /testbench/top1/master1/counter_sck
# 
# add wave -radix unsigned /testbench/top1/master1/sck_gen
# add wave -radix unsigned /testbench/top1/master1/out_sck_gen
# 
# 
# 
# 
# add wave /testbench/top1/slave1/shift_reg_miso
# 
# add wave /testbench/top1/master1/shift_reg_miso
# add wave /testbench/top1/master1/sync_reg_miso_ff
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(25)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 25
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
# WARNING: No extended dataflow license exists
