Classic Timing Analyzer report for skeleton
Mon Nov 18 22:32:04 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                          ; To                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.826 ns                         ; input[26]                                     ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 29.788 ns                        ; razor_dflipflop:\G1:11:d|output               ; error                                         ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.702 ns                         ; write_enable                                  ; razor_dflipflop:\G1:20:d|output               ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 23.22 MHz ( period = 43.064 ns ) ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:16:d|output               ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                               ;                                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                          ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 23.22 MHz ( period = 43.064 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:16:d|output ; clock      ; clock    ; None                        ; None                      ; 21.577 ns               ;
; N/A                                     ; 23.22 MHz ( period = 43.060 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 21.689 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.056 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 21.687 ns               ;
; N/A                                     ; 23.25 MHz ( period = 43.018 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.694 ns               ;
; N/A                                     ; 23.30 MHz ( period = 42.920 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 21.578 ns               ;
; N/A                                     ; 23.31 MHz ( period = 42.902 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.677 ns               ;
; N/A                                     ; 23.31 MHz ( period = 42.898 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.675 ns               ;
; N/A                                     ; 23.31 MHz ( period = 42.896 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.674 ns               ;
; N/A                                     ; 23.31 MHz ( period = 42.896 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.674 ns               ;
; N/A                                     ; 23.32 MHz ( period = 42.880 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:16:d|output ; clock      ; clock    ; None                        ; None                      ; 21.489 ns               ;
; N/A                                     ; 23.32 MHz ( period = 42.876 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 21.601 ns               ;
; N/A                                     ; 23.33 MHz ( period = 42.872 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 21.599 ns               ;
; N/A                                     ; 23.34 MHz ( period = 42.844 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.611 ns               ;
; N/A                                     ; 23.34 MHz ( period = 42.844 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:17:d|output ; clock      ; clock    ; None                        ; None                      ; 21.478 ns               ;
; N/A                                     ; 23.34 MHz ( period = 42.842 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.610 ns               ;
; N/A                                     ; 23.34 MHz ( period = 42.842 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:18:d|output ; clock      ; clock    ; None                        ; None                      ; 21.477 ns               ;
; N/A                                     ; 23.35 MHz ( period = 42.834 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.606 ns               ;
; N/A                                     ; 23.39 MHz ( period = 42.756 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:16:d|output ; clock      ; clock    ; None                        ; None                      ; 21.427 ns               ;
; N/A                                     ; 23.39 MHz ( period = 42.752 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 21.539 ns               ;
; N/A                                     ; 23.39 MHz ( period = 42.748 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 21.537 ns               ;
; N/A                                     ; 23.40 MHz ( period = 42.742 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.480 ns               ;
; N/A                                     ; 23.40 MHz ( period = 42.736 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 21.490 ns               ;
; N/A                                     ; 23.40 MHz ( period = 42.734 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 21.476 ns               ;
; N/A                                     ; 23.41 MHz ( period = 42.718 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.589 ns               ;
; N/A                                     ; 23.41 MHz ( period = 42.714 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.587 ns               ;
; N/A                                     ; 23.41 MHz ( period = 42.712 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.586 ns               ;
; N/A                                     ; 23.41 MHz ( period = 42.712 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.586 ns               ;
; N/A                                     ; 23.41 MHz ( period = 42.710 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.544 ns               ;
; N/A                                     ; 23.43 MHz ( period = 42.680 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 21.453 ns               ;
; N/A                                     ; 23.43 MHz ( period = 42.672 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:16:d|output ; clock      ; clock    ; None                        ; None                      ; 21.381 ns               ;
; N/A                                     ; 23.44 MHz ( period = 42.668 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 21.493 ns               ;
; N/A                                     ; 23.44 MHz ( period = 42.664 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 21.491 ns               ;
; N/A                                     ; 23.44 MHz ( period = 42.660 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.523 ns               ;
; N/A                                     ; 23.44 MHz ( period = 42.660 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:17:d|output ; clock      ; clock    ; None                        ; None                      ; 21.390 ns               ;
; N/A                                     ; 23.44 MHz ( period = 42.658 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.522 ns               ;
; N/A                                     ; 23.44 MHz ( period = 42.658 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:18:d|output ; clock      ; clock    ; None                        ; None                      ; 21.389 ns               ;
; N/A                                     ; 23.46 MHz ( period = 42.626 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.498 ns               ;
; N/A                                     ; 23.47 MHz ( period = 42.612 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 21.428 ns               ;
; N/A                                     ; 23.48 MHz ( period = 42.594 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.527 ns               ;
; N/A                                     ; 23.48 MHz ( period = 42.594 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 21.373 ns               ;
; N/A                                     ; 23.48 MHz ( period = 42.594 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 21.373 ns               ;
; N/A                                     ; 23.48 MHz ( period = 42.590 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.525 ns               ;
; N/A                                     ; 23.48 MHz ( period = 42.588 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.524 ns               ;
; N/A                                     ; 23.48 MHz ( period = 42.588 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.524 ns               ;
; N/A                                     ; 23.48 MHz ( period = 42.586 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:21:d|output ; clock      ; clock    ; None                        ; None                      ; 21.369 ns               ;
; N/A                                     ; 23.48 MHz ( period = 42.582 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:22:d|output ; clock      ; clock    ; None                        ; None                      ; 21.367 ns               ;
; N/A                                     ; 23.49 MHz ( period = 42.574 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 21.356 ns               ;
; N/A                                     ; 23.49 MHz ( period = 42.572 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:29:d|output ; clock      ; clock    ; None                        ; None                      ; 21.355 ns               ;
; N/A                                     ; 23.49 MHz ( period = 42.570 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:30:d|output ; clock      ; clock    ; None                        ; None                      ; 21.354 ns               ;
; N/A                                     ; 23.49 MHz ( period = 42.570 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:28:d|output ; clock      ; clock    ; None                        ; None                      ; 21.354 ns               ;
; N/A                                     ; 23.50 MHz ( period = 42.562 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.324 ns               ;
; N/A                                     ; 23.50 MHz ( period = 42.562 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 21.350 ns               ;
; N/A                                     ; 23.50 MHz ( period = 42.558 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.392 ns               ;
; N/A                                     ; 23.50 MHz ( period = 42.550 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 21.388 ns               ;
; N/A                                     ; 23.51 MHz ( period = 42.536 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.461 ns               ;
; N/A                                     ; 23.51 MHz ( period = 42.536 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:17:d|output ; clock      ; clock    ; None                        ; None                      ; 21.328 ns               ;
; N/A                                     ; 23.51 MHz ( period = 42.534 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.460 ns               ;
; N/A                                     ; 23.51 MHz ( period = 42.534 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:18:d|output ; clock      ; clock    ; None                        ; None                      ; 21.327 ns               ;
; N/A                                     ; 23.51 MHz ( period = 42.528 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 21.382 ns               ;
; N/A                                     ; 23.52 MHz ( period = 42.510 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.481 ns               ;
; N/A                                     ; 23.53 MHz ( period = 42.506 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.479 ns               ;
; N/A                                     ; 23.53 MHz ( period = 42.504 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.478 ns               ;
; N/A                                     ; 23.53 MHz ( period = 42.504 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.478 ns               ;
; N/A                                     ; 23.53 MHz ( period = 42.496 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 21.365 ns               ;
; N/A                                     ; 23.53 MHz ( period = 42.492 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:16:d|output ; clock      ; clock    ; None                        ; None                      ; 21.295 ns               ;
; N/A                                     ; 23.54 MHz ( period = 42.488 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 21.407 ns               ;
; N/A                                     ; 23.54 MHz ( period = 42.484 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 21.405 ns               ;
; N/A                                     ; 23.56 MHz ( period = 42.452 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.415 ns               ;
; N/A                                     ; 23.56 MHz ( period = 42.452 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:17:d|output ; clock      ; clock    ; None                        ; None                      ; 21.282 ns               ;
; N/A                                     ; 23.56 MHz ( period = 42.450 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.414 ns               ;
; N/A                                     ; 23.56 MHz ( period = 42.450 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:18:d|output ; clock      ; clock    ; None                        ; None                      ; 21.281 ns               ;
; N/A                                     ; 23.56 MHz ( period = 42.446 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.412 ns               ;
; N/A                                     ; 23.57 MHz ( period = 42.434 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.330 ns               ;
; N/A                                     ; 23.57 MHz ( period = 42.430 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:12:d|output ; clock      ; clock    ; None                        ; None                      ; 21.307 ns               ;
; N/A                                     ; 23.57 MHz ( period = 42.426 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 21.326 ns               ;
; N/A                                     ; 23.58 MHz ( period = 42.410 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 21.285 ns               ;
; N/A                                     ; 23.58 MHz ( period = 42.410 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 21.285 ns               ;
; N/A                                     ; 23.58 MHz ( period = 42.402 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:21:d|output ; clock      ; clock    ; None                        ; None                      ; 21.281 ns               ;
; N/A                                     ; 23.59 MHz ( period = 42.398 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:22:d|output ; clock      ; clock    ; None                        ; None                      ; 21.279 ns               ;
; N/A                                     ; 23.59 MHz ( period = 42.390 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 21.268 ns               ;
; N/A                                     ; 23.59 MHz ( period = 42.388 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:29:d|output ; clock      ; clock    ; None                        ; None                      ; 21.267 ns               ;
; N/A                                     ; 23.59 MHz ( period = 42.386 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:30:d|output ; clock      ; clock    ; None                        ; None                      ; 21.266 ns               ;
; N/A                                     ; 23.59 MHz ( period = 42.386 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:28:d|output ; clock      ; clock    ; None                        ; None                      ; 21.266 ns               ;
; N/A                                     ; 23.60 MHz ( period = 42.378 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.236 ns               ;
; N/A                                     ; 23.60 MHz ( period = 42.378 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 21.262 ns               ;
; N/A                                     ; 23.60 MHz ( period = 42.372 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 21.303 ns               ;
; N/A                                     ; 23.60 MHz ( period = 42.372 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:16:d|output ; clock      ; clock    ; None                        ; None                      ; 21.231 ns               ;
; N/A                                     ; 23.60 MHz ( period = 42.368 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 21.343 ns               ;
; N/A                                     ; 23.60 MHz ( period = 42.364 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 21.341 ns               ;
; N/A                                     ; 23.61 MHz ( period = 42.350 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.284 ns               ;
; N/A                                     ; 23.61 MHz ( period = 42.348 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 21.296 ns               ;
; N/A                                     ; 23.62 MHz ( period = 42.342 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 21.280 ns               ;
; N/A                                     ; 23.62 MHz ( period = 42.330 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.395 ns               ;
; N/A                                     ; 23.63 MHz ( period = 42.326 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.393 ns               ;
; N/A                                     ; 23.63 MHz ( period = 42.326 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.348 ns               ;
; N/A                                     ; 23.63 MHz ( period = 42.324 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.392 ns               ;
; N/A                                     ; 23.63 MHz ( period = 42.324 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.392 ns               ;
; N/A                                     ; 23.63 MHz ( period = 42.320 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:24:d|output ; clock      ; clock    ; None                        ; None                      ; 21.315 ns               ;
; N/A                                     ; 23.63 MHz ( period = 42.320 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:23:d|output ; clock      ; clock    ; None                        ; None                      ; 21.315 ns               ;
; N/A                                     ; 23.63 MHz ( period = 42.320 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 21.315 ns               ;
; N/A                                     ; 23.65 MHz ( period = 42.288 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 21.257 ns               ;
; N/A                                     ; 23.65 MHz ( period = 42.286 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 21.223 ns               ;
; N/A                                     ; 23.65 MHz ( period = 42.286 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 21.223 ns               ;
; N/A                                     ; 23.65 MHz ( period = 42.278 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:21:d|output ; clock      ; clock    ; None                        ; None                      ; 21.219 ns               ;
; N/A                                     ; 23.66 MHz ( period = 42.274 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:22:d|output ; clock      ; clock    ; None                        ; None                      ; 21.217 ns               ;
; N/A                                     ; 23.66 MHz ( period = 42.272 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.329 ns               ;
; N/A                                     ; 23.66 MHz ( period = 42.272 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:17:d|output ; clock      ; clock    ; None                        ; None                      ; 21.196 ns               ;
; N/A                                     ; 23.66 MHz ( period = 42.270 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.328 ns               ;
; N/A                                     ; 23.66 MHz ( period = 42.270 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:18:d|output ; clock      ; clock    ; None                        ; None                      ; 21.195 ns               ;
; N/A                                     ; 23.66 MHz ( period = 42.266 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 21.206 ns               ;
; N/A                                     ; 23.66 MHz ( period = 42.264 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:29:d|output ; clock      ; clock    ; None                        ; None                      ; 21.205 ns               ;
; N/A                                     ; 23.66 MHz ( period = 42.262 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:30:d|output ; clock      ; clock    ; None                        ; None                      ; 21.204 ns               ;
; N/A                                     ; 23.66 MHz ( period = 42.262 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:28:d|output ; clock      ; clock    ; None                        ; None                      ; 21.204 ns               ;
; N/A                                     ; 23.67 MHz ( period = 42.254 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.174 ns               ;
; N/A                                     ; 23.67 MHz ( period = 42.254 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 21.200 ns               ;
; N/A                                     ; 23.67 MHz ( period = 42.246 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:12:d|output ; clock      ; clock    ; None                        ; None                      ; 21.219 ns               ;
; N/A                                     ; 23.68 MHz ( period = 42.228 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 21.232 ns               ;
; N/A                                     ; 23.69 MHz ( period = 42.210 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.331 ns               ;
; N/A                                     ; 23.69 MHz ( period = 42.206 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.329 ns               ;
; N/A                                     ; 23.69 MHz ( period = 42.204 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.328 ns               ;
; N/A                                     ; 23.69 MHz ( period = 42.204 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.328 ns               ;
; N/A                                     ; 23.70 MHz ( period = 42.202 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 21.177 ns               ;
; N/A                                     ; 23.70 MHz ( period = 42.202 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 21.177 ns               ;
; N/A                                     ; 23.70 MHz ( period = 42.194 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:21:d|output ; clock      ; clock    ; None                        ; None                      ; 21.173 ns               ;
; N/A                                     ; 23.70 MHz ( period = 42.190 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:22:d|output ; clock      ; clock    ; None                        ; None                      ; 21.171 ns               ;
; N/A                                     ; 23.71 MHz ( period = 42.182 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 21.160 ns               ;
; N/A                                     ; 23.71 MHz ( period = 42.180 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:29:d|output ; clock      ; clock    ; None                        ; None                      ; 21.159 ns               ;
; N/A                                     ; 23.71 MHz ( period = 42.178 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:30:d|output ; clock      ; clock    ; None                        ; None                      ; 21.158 ns               ;
; N/A                                     ; 23.71 MHz ( period = 42.178 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:28:d|output ; clock      ; clock    ; None                        ; None                      ; 21.158 ns               ;
; N/A                                     ; 23.71 MHz ( period = 42.170 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.198 ns               ;
; N/A                                     ; 23.71 MHz ( period = 42.170 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.128 ns               ;
; N/A                                     ; 23.71 MHz ( period = 42.170 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 21.154 ns               ;
; N/A                                     ; 23.72 MHz ( period = 42.162 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 21.194 ns               ;
; N/A                                     ; 23.72 MHz ( period = 42.152 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.265 ns               ;
; N/A                                     ; 23.72 MHz ( period = 42.152 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:17:d|output ; clock      ; clock    ; None                        ; None                      ; 21.132 ns               ;
; N/A                                     ; 23.72 MHz ( period = 42.150 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.264 ns               ;
; N/A                                     ; 23.72 MHz ( period = 42.150 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:18:d|output ; clock      ; clock    ; None                        ; None                      ; 21.131 ns               ;
; N/A                                     ; 23.73 MHz ( period = 42.136 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:24:d|output ; clock      ; clock    ; None                        ; None                      ; 21.227 ns               ;
; N/A                                     ; 23.73 MHz ( period = 42.136 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:23:d|output ; clock      ; clock    ; None                        ; None                      ; 21.227 ns               ;
; N/A                                     ; 23.73 MHz ( period = 42.136 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 21.227 ns               ;
; N/A                                     ; 23.74 MHz ( period = 42.122 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:12:d|output ; clock      ; clock    ; None                        ; None                      ; 21.157 ns               ;
; N/A                                     ; 23.75 MHz ( period = 42.108 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 21.171 ns               ;
; N/A                                     ; 23.76 MHz ( period = 42.084 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:16:d|output ; clock      ; clock    ; None                        ; None                      ; 21.081 ns               ;
; N/A                                     ; 23.76 MHz ( period = 42.080 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 21.193 ns               ;
; N/A                                     ; 23.77 MHz ( period = 42.076 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 21.191 ns               ;
; N/A                                     ; 23.77 MHz ( period = 42.062 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; razor_dflipflop:\G1:16:d|output ; clock      ; clock    ; None                        ; None                      ; 21.052 ns               ;
; N/A                                     ; 23.78 MHz ( period = 42.058 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; razor_dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 21.164 ns               ;
; N/A                                     ; 23.78 MHz ( period = 42.054 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; razor_dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 21.162 ns               ;
; N/A                                     ; 23.78 MHz ( period = 42.050 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.134 ns               ;
; N/A                                     ; 23.79 MHz ( period = 42.042 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 21.130 ns               ;
; N/A                                     ; 23.79 MHz ( period = 42.038 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.198 ns               ;
; N/A                                     ; 23.79 MHz ( period = 42.038 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:12:d|output ; clock      ; clock    ; None                        ; None                      ; 21.111 ns               ;
; N/A                                     ; 23.80 MHz ( period = 42.022 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 21.091 ns               ;
; N/A                                     ; 23.80 MHz ( period = 42.022 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 21.091 ns               ;
; N/A                                     ; 23.80 MHz ( period = 42.016 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; razor_dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.169 ns               ;
; N/A                                     ; 23.80 MHz ( period = 42.014 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:21:d|output ; clock      ; clock    ; None                        ; None                      ; 21.087 ns               ;
; N/A                                     ; 23.80 MHz ( period = 42.012 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:24:d|output ; clock      ; clock    ; None                        ; None                      ; 21.165 ns               ;
; N/A                                     ; 23.80 MHz ( period = 42.012 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:23:d|output ; clock      ; clock    ; None                        ; None                      ; 21.165 ns               ;
; N/A                                     ; 23.80 MHz ( period = 42.012 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 21.165 ns               ;
; N/A                                     ; 23.80 MHz ( period = 42.010 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:22:d|output ; clock      ; clock    ; None                        ; None                      ; 21.085 ns               ;
; N/A                                     ; 23.81 MHz ( period = 42.002 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 21.074 ns               ;
; N/A                                     ; 23.81 MHz ( period = 42.000 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:29:d|output ; clock      ; clock    ; None                        ; None                      ; 21.073 ns               ;
; N/A                                     ; 23.81 MHz ( period = 41.998 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:30:d|output ; clock      ; clock    ; None                        ; None                      ; 21.072 ns               ;
; N/A                                     ; 23.81 MHz ( period = 41.998 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:28:d|output ; clock      ; clock    ; None                        ; None                      ; 21.072 ns               ;
; N/A                                     ; 23.82 MHz ( period = 41.990 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.042 ns               ;
; N/A                                     ; 23.82 MHz ( period = 41.990 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 21.068 ns               ;
; N/A                                     ; 23.82 MHz ( period = 41.988 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 21.107 ns               ;
; N/A                                     ; 23.84 MHz ( period = 41.940 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 21.082 ns               ;
; N/A                                     ; 23.85 MHz ( period = 41.928 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:24:d|output ; clock      ; clock    ; None                        ; None                      ; 21.119 ns               ;
; N/A                                     ; 23.85 MHz ( period = 41.928 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:23:d|output ; clock      ; clock    ; None                        ; None                      ; 21.119 ns               ;
; N/A                                     ; 23.85 MHz ( period = 41.928 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 21.119 ns               ;
; N/A                                     ; 23.85 MHz ( period = 41.922 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.181 ns               ;
; N/A                                     ; 23.86 MHz ( period = 41.918 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.179 ns               ;
; N/A                                     ; 23.86 MHz ( period = 41.918 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; razor_dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 21.053 ns               ;
; N/A                                     ; 23.86 MHz ( period = 41.916 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.178 ns               ;
; N/A                                     ; 23.86 MHz ( period = 41.916 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.178 ns               ;
; N/A                                     ; 23.87 MHz ( period = 41.902 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 21.027 ns               ;
; N/A                                     ; 23.87 MHz ( period = 41.902 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 21.027 ns               ;
; N/A                                     ; 23.87 MHz ( period = 41.900 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; razor_dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.152 ns               ;
; N/A                                     ; 23.87 MHz ( period = 41.896 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; razor_dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.150 ns               ;
; N/A                                     ; 23.87 MHz ( period = 41.894 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; razor_dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.149 ns               ;
; N/A                                     ; 23.87 MHz ( period = 41.894 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; razor_dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.149 ns               ;
; N/A                                     ; 23.87 MHz ( period = 41.894 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:21:d|output ; clock      ; clock    ; None                        ; None                      ; 21.023 ns               ;
; N/A                                     ; 23.87 MHz ( period = 41.890 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:22:d|output ; clock      ; clock    ; None                        ; None                      ; 21.021 ns               ;
; N/A                                     ; 23.88 MHz ( period = 41.882 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 21.010 ns               ;
; N/A                                     ; 23.88 MHz ( period = 41.880 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:29:d|output ; clock      ; clock    ; None                        ; None                      ; 21.009 ns               ;
; N/A                                     ; 23.88 MHz ( period = 41.878 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:30:d|output ; clock      ; clock    ; None                        ; None                      ; 21.008 ns               ;
; N/A                                     ; 23.88 MHz ( period = 41.878 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:28:d|output ; clock      ; clock    ; None                        ; None                      ; 21.008 ns               ;
; N/A                                     ; 23.88 MHz ( period = 41.870 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 20.978 ns               ;
; N/A                                     ; 23.88 MHz ( period = 41.870 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 21.004 ns               ;
; N/A                                     ; 23.89 MHz ( period = 41.864 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.115 ns               ;
; N/A                                     ; 23.89 MHz ( period = 41.864 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:17:d|output ; clock      ; clock    ; None                        ; None                      ; 20.982 ns               ;
; N/A                                     ; 23.89 MHz ( period = 41.862 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.114 ns               ;
; N/A                                     ; 23.89 MHz ( period = 41.862 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:18:d|output ; clock      ; clock    ; None                        ; None                      ; 20.981 ns               ;
; N/A                                     ; 23.89 MHz ( period = 41.858 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:12:d|output ; clock      ; clock    ; None                        ; None                      ; 21.025 ns               ;
; N/A                                     ; 23.90 MHz ( period = 41.842 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; razor_dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.086 ns               ;
; N/A                                     ; 23.90 MHz ( period = 41.842 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; razor_dflipflop:\G1:17:d|output ; clock      ; clock    ; None                        ; None                      ; 20.953 ns               ;
; N/A                                     ; 23.90 MHz ( period = 41.840 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; razor_dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 21.085 ns               ;
; N/A                                     ; 23.90 MHz ( period = 41.840 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; razor_dflipflop:\G1:18:d|output ; clock      ; clock    ; None                        ; None                      ; 20.952 ns               ;
; N/A                                     ; 23.91 MHz ( period = 41.826 ns )                    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; razor_dflipflop:\G1:16:d|output ; clock      ; clock    ; None                        ; None                      ; 20.952 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                               ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                         ;
+-------+--------------+------------+--------------+-----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                                            ; To Clock ;
+-------+--------------+------------+--------------+-----------------------------------------------+----------+
; N/A   ; None         ; 4.826 ns   ; input[26]    ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; clock    ;
; N/A   ; None         ; 4.818 ns   ; input[28]    ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; clock    ;
; N/A   ; None         ; 4.754 ns   ; input[18]    ; razor_dflipflop:\G1:18:d|output               ; clock    ;
; N/A   ; None         ; 4.411 ns   ; input[27]    ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; clock    ;
; N/A   ; None         ; 4.405 ns   ; input[18]    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; clock    ;
; N/A   ; None         ; 4.335 ns   ; input[11]    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; clock    ;
; N/A   ; None         ; 4.232 ns   ; input[25]    ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; clock    ;
; N/A   ; None         ; 4.204 ns   ; input[19]    ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; clock    ;
; N/A   ; None         ; 4.198 ns   ; input[12]    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; clock    ;
; N/A   ; None         ; 4.145 ns   ; input[15]    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; clock    ;
; N/A   ; None         ; 4.088 ns   ; input[13]    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; clock    ;
; N/A   ; None         ; 4.073 ns   ; input[28]    ; razor_dflipflop:\G1:28:d|output               ; clock    ;
; N/A   ; None         ; 4.059 ns   ; input[14]    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; clock    ;
; N/A   ; None         ; 3.969 ns   ; input[31]    ; reg_32:shadow_latch|dflipflop:\G1:31:d|output ; clock    ;
; N/A   ; None         ; 3.940 ns   ; input[2]     ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; clock    ;
; N/A   ; None         ; 3.923 ns   ; input[30]    ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; clock    ;
; N/A   ; None         ; 3.868 ns   ; input[8]     ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; clock    ;
; N/A   ; None         ; 3.847 ns   ; input[21]    ; razor_dflipflop:\G1:21:d|output               ; clock    ;
; N/A   ; None         ; 3.842 ns   ; input[21]    ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; clock    ;
; N/A   ; None         ; 3.840 ns   ; input[12]    ; razor_dflipflop:\G1:12:d|output               ; clock    ;
; N/A   ; None         ; 3.798 ns   ; input[15]    ; razor_dflipflop:\G1:15:d|output               ; clock    ;
; N/A   ; None         ; 3.732 ns   ; input[25]    ; razor_dflipflop:\G1:25:d|output               ; clock    ;
; N/A   ; None         ; 3.726 ns   ; input[24]    ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; clock    ;
; N/A   ; None         ; 3.714 ns   ; input[29]    ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; clock    ;
; N/A   ; None         ; 3.707 ns   ; input[16]    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; clock    ;
; N/A   ; None         ; 3.697 ns   ; input[26]    ; razor_dflipflop:\G1:26:d|output               ; clock    ;
; N/A   ; None         ; 3.695 ns   ; input[16]    ; razor_dflipflop:\G1:16:d|output               ; clock    ;
; N/A   ; None         ; 3.671 ns   ; input[22]    ; razor_dflipflop:\G1:22:d|output               ; clock    ;
; N/A   ; None         ; 3.669 ns   ; input[17]    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; clock    ;
; N/A   ; None         ; 3.667 ns   ; input[27]    ; razor_dflipflop:\G1:27:d|output               ; clock    ;
; N/A   ; None         ; 3.666 ns   ; input[22]    ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; clock    ;
; N/A   ; None         ; 3.641 ns   ; input[23]    ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; clock    ;
; N/A   ; None         ; 3.594 ns   ; input[19]    ; razor_dflipflop:\G1:19:d|output               ; clock    ;
; N/A   ; None         ; 3.586 ns   ; input[2]     ; razor_dflipflop:\G1:2:d|output                ; clock    ;
; N/A   ; None         ; 3.577 ns   ; input[5]     ; razor_dflipflop:\G1:5:d|output                ; clock    ;
; N/A   ; None         ; 3.571 ns   ; input[5]     ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; clock    ;
; N/A   ; None         ; 3.546 ns   ; input[8]     ; razor_dflipflop:\G1:8:d|output                ; clock    ;
; N/A   ; None         ; 3.510 ns   ; input[11]    ; razor_dflipflop:\G1:11:d|output               ; clock    ;
; N/A   ; None         ; 3.442 ns   ; input[9]     ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; clock    ;
; N/A   ; None         ; 3.420 ns   ; input[14]    ; razor_dflipflop:\G1:14:d|output               ; clock    ;
; N/A   ; None         ; 3.413 ns   ; input[30]    ; razor_dflipflop:\G1:30:d|output               ; clock    ;
; N/A   ; None         ; 3.375 ns   ; input[31]    ; razor_dflipflop:\G1:31:d|output               ; clock    ;
; N/A   ; None         ; 3.340 ns   ; input[20]    ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; clock    ;
; N/A   ; None         ; 3.280 ns   ; input[13]    ; razor_dflipflop:\G1:13:d|output               ; clock    ;
; N/A   ; None         ; 3.278 ns   ; input[10]    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; clock    ;
; N/A   ; None         ; 3.247 ns   ; input[1]     ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; clock    ;
; N/A   ; None         ; 3.199 ns   ; input[20]    ; razor_dflipflop:\G1:20:d|output               ; clock    ;
; N/A   ; None         ; 3.165 ns   ; input[9]     ; razor_dflipflop:\G1:9:d|output                ; clock    ;
; N/A   ; None         ; 3.152 ns   ; input[10]    ; razor_dflipflop:\G1:10:d|output               ; clock    ;
; N/A   ; None         ; 3.138 ns   ; input[7]     ; razor_dflipflop:\G1:7:d|output                ; clock    ;
; N/A   ; None         ; 3.136 ns   ; input[3]     ; razor_dflipflop:\G1:3:d|output                ; clock    ;
; N/A   ; None         ; 3.132 ns   ; input[3]     ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; clock    ;
; N/A   ; None         ; 3.129 ns   ; input[7]     ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; clock    ;
; N/A   ; None         ; 3.116 ns   ; input[24]    ; razor_dflipflop:\G1:24:d|output               ; clock    ;
; N/A   ; None         ; 3.045 ns   ; input[4]     ; razor_dflipflop:\G1:4:d|output                ; clock    ;
; N/A   ; None         ; 3.040 ns   ; input[4]     ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; clock    ;
; N/A   ; None         ; 3.039 ns   ; input[17]    ; razor_dflipflop:\G1:17:d|output               ; clock    ;
; N/A   ; None         ; 2.975 ns   ; input[6]     ; razor_dflipflop:\G1:6:d|output                ; clock    ;
; N/A   ; None         ; 2.972 ns   ; input[29]    ; razor_dflipflop:\G1:29:d|output               ; clock    ;
; N/A   ; None         ; 2.969 ns   ; input[6]     ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; clock    ;
; N/A   ; None         ; 2.897 ns   ; input[1]     ; razor_dflipflop:\G1:1:d|output                ; clock    ;
; N/A   ; None         ; 2.834 ns   ; input[23]    ; razor_dflipflop:\G1:23:d|output               ; clock    ;
; N/A   ; None         ; 1.777 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; clock    ;
; N/A   ; None         ; 1.777 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; clock    ;
; N/A   ; None         ; 1.777 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; clock    ;
; N/A   ; None         ; 1.777 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; clock    ;
; N/A   ; None         ; 1.701 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; clock    ;
; N/A   ; None         ; 1.701 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; clock    ;
; N/A   ; None         ; 1.701 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; clock    ;
; N/A   ; None         ; 1.701 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; clock    ;
; N/A   ; None         ; 1.602 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; clock    ;
; N/A   ; None         ; 1.602 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; clock    ;
; N/A   ; None         ; 1.602 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; clock    ;
; N/A   ; None         ; 1.602 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; clock    ;
; N/A   ; None         ; 1.421 ns   ; write_enable ; razor_dflipflop:\G1:9:d|output                ; clock    ;
; N/A   ; None         ; 1.399 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; clock    ;
; N/A   ; None         ; 1.399 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; clock    ;
; N/A   ; None         ; 1.399 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:31:d|output ; clock    ;
; N/A   ; None         ; 1.344 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; clock    ;
; N/A   ; None         ; 1.075 ns   ; write_enable ; razor_dflipflop:\G1:8:d|output                ; clock    ;
; N/A   ; None         ; 1.075 ns   ; write_enable ; razor_dflipflop:\G1:31:d|output               ; clock    ;
; N/A   ; None         ; 1.029 ns   ; write_enable ; razor_dflipflop:\G1:30:d|output               ; clock    ;
; N/A   ; None         ; 1.029 ns   ; write_enable ; razor_dflipflop:\G1:26:d|output               ; clock    ;
; N/A   ; None         ; 1.029 ns   ; write_enable ; razor_dflipflop:\G1:29:d|output               ; clock    ;
; N/A   ; None         ; 1.029 ns   ; write_enable ; razor_dflipflop:\G1:28:d|output               ; clock    ;
; N/A   ; None         ; 1.029 ns   ; write_enable ; razor_dflipflop:\G1:27:d|output               ; clock    ;
; N/A   ; None         ; 0.995 ns   ; write_enable ; razor_dflipflop:\G1:15:d|output               ; clock    ;
; N/A   ; None         ; 0.959 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; clock    ;
; N/A   ; None         ; 0.959 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; clock    ;
; N/A   ; None         ; 0.920 ns   ; write_enable ; razor_dflipflop:\G1:0:d|output                ; clock    ;
; N/A   ; None         ; 0.889 ns   ; write_enable ; razor_dflipflop:\G1:24:d|output               ; clock    ;
; N/A   ; None         ; 0.889 ns   ; write_enable ; razor_dflipflop:\G1:23:d|output               ; clock    ;
; N/A   ; None         ; 0.889 ns   ; write_enable ; razor_dflipflop:\G1:14:d|output               ; clock    ;
; N/A   ; None         ; 0.620 ns   ; write_enable ; razor_dflipflop:\G1:25:d|output               ; clock    ;
; N/A   ; None         ; 0.605 ns   ; write_enable ; razor_dflipflop:\G1:2:d|output                ; clock    ;
; N/A   ; None         ; 0.605 ns   ; write_enable ; razor_dflipflop:\G1:1:d|output                ; clock    ;
; N/A   ; None         ; 0.568 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; clock    ;
; N/A   ; None         ; 0.568 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; clock    ;
; N/A   ; None         ; 0.568 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; clock    ;
; N/A   ; None         ; 0.568 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; clock    ;
; N/A   ; None         ; 0.565 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; clock    ;
; N/A   ; None         ; 0.565 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; clock    ;
; N/A   ; None         ; 0.565 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; clock    ;
; N/A   ; None         ; 0.313 ns   ; write_enable ; razor_dflipflop:\G1:16:d|output               ; clock    ;
; N/A   ; None         ; 0.272 ns   ; input[0]     ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; clock    ;
; N/A   ; None         ; 0.245 ns   ; write_enable ; razor_dflipflop:\G1:12:d|output               ; clock    ;
; N/A   ; None         ; 0.204 ns   ; write_enable ; razor_dflipflop:\G1:13:d|output               ; clock    ;
; N/A   ; None         ; -0.050 ns  ; write_enable ; razor_dflipflop:\G1:11:d|output               ; clock    ;
; N/A   ; None         ; -0.050 ns  ; write_enable ; razor_dflipflop:\G1:10:d|output               ; clock    ;
; N/A   ; None         ; -0.078 ns  ; input[0]     ; razor_dflipflop:\G1:0:d|output                ; clock    ;
; N/A   ; None         ; -0.083 ns  ; write_enable ; razor_dflipflop:\G1:17:d|output               ; clock    ;
; N/A   ; None         ; -0.083 ns  ; write_enable ; razor_dflipflop:\G1:18:d|output               ; clock    ;
; N/A   ; None         ; -0.101 ns  ; write_enable ; razor_dflipflop:\G1:19:d|output               ; clock    ;
; N/A   ; None         ; -0.101 ns  ; write_enable ; razor_dflipflop:\G1:20:d|output               ; clock    ;
; N/A   ; None         ; -0.101 ns  ; write_enable ; razor_dflipflop:\G1:21:d|output               ; clock    ;
; N/A   ; None         ; -0.101 ns  ; write_enable ; razor_dflipflop:\G1:22:d|output               ; clock    ;
; N/A   ; None         ; -0.150 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; clock    ;
; N/A   ; None         ; -0.150 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; clock    ;
; N/A   ; None         ; -0.183 ns  ; write_enable ; razor_dflipflop:\G1:7:d|output                ; clock    ;
; N/A   ; None         ; -0.186 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; clock    ;
; N/A   ; None         ; -0.197 ns  ; write_enable ; razor_dflipflop:\G1:3:d|output                ; clock    ;
; N/A   ; None         ; -0.197 ns  ; write_enable ; razor_dflipflop:\G1:6:d|output                ; clock    ;
; N/A   ; None         ; -0.197 ns  ; write_enable ; razor_dflipflop:\G1:4:d|output                ; clock    ;
; N/A   ; None         ; -0.197 ns  ; write_enable ; razor_dflipflop:\G1:5:d|output                ; clock    ;
; N/A   ; None         ; -0.198 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; clock    ;
; N/A   ; None         ; -0.198 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; clock    ;
; N/A   ; None         ; -0.198 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; clock    ;
; N/A   ; None         ; -0.198 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; clock    ;
+-------+--------------+------------+--------------+-----------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------+
; tco                                                                                                             ;
+-------+--------------+------------+-----------------------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To             ; From Clock ;
+-------+--------------+------------+-----------------------------------------------+----------------+------------+
; N/A   ; None         ; 29.788 ns  ; razor_dflipflop:\G1:11:d|output               ; error          ; clock      ;
; N/A   ; None         ; 29.450 ns  ; razor_dflipflop:\G1:13:d|output               ; error          ; clock      ;
; N/A   ; None         ; 29.317 ns  ; razor_dflipflop:\G1:14:d|output               ; error          ; clock      ;
; N/A   ; None         ; 29.120 ns  ; razor_dflipflop:\G1:10:d|output               ; error          ; clock      ;
; N/A   ; None         ; 29.053 ns  ; razor_dflipflop:\G1:12:d|output               ; error          ; clock      ;
; N/A   ; None         ; 28.727 ns  ; razor_dflipflop:\G1:17:d|output               ; error          ; clock      ;
; N/A   ; None         ; 28.645 ns  ; razor_dflipflop:\G1:18:d|output               ; error          ; clock      ;
; N/A   ; None         ; 28.625 ns  ; razor_dflipflop:\G1:15:d|output               ; error          ; clock      ;
; N/A   ; None         ; 28.419 ns  ; razor_dflipflop:\G1:16:d|output               ; error          ; clock      ;
; N/A   ; None         ; 28.411 ns  ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; error          ; clock      ;
; N/A   ; None         ; 28.339 ns  ; razor_dflipflop:\G1:19:d|output               ; error          ; clock      ;
; N/A   ; None         ; 28.319 ns  ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; error          ; clock      ;
; N/A   ; None         ; 28.257 ns  ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; error          ; clock      ;
; N/A   ; None         ; 28.215 ns  ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; error          ; clock      ;
; N/A   ; None         ; 28.205 ns  ; razor_dflipflop:\G1:9:d|output                ; error          ; clock      ;
; N/A   ; None         ; 28.125 ns  ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; error          ; clock      ;
; N/A   ; None         ; 28.089 ns  ; razor_dflipflop:\G1:8:d|output                ; error          ; clock      ;
; N/A   ; None         ; 28.065 ns  ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; error          ; clock      ;
; N/A   ; None         ; 27.921 ns  ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; error          ; clock      ;
; N/A   ; None         ; 27.910 ns  ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; error          ; clock      ;
; N/A   ; None         ; 27.792 ns  ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; error          ; clock      ;
; N/A   ; None         ; 27.591 ns  ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; error          ; clock      ;
; N/A   ; None         ; 27.472 ns  ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; error          ; clock      ;
; N/A   ; None         ; 27.367 ns  ; razor_dflipflop:\G1:7:d|output                ; error          ; clock      ;
; N/A   ; None         ; 27.297 ns  ; razor_dflipflop:\G1:6:d|output                ; error          ; clock      ;
; N/A   ; None         ; 27.129 ns  ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; error          ; clock      ;
; N/A   ; None         ; 27.117 ns  ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; error          ; clock      ;
; N/A   ; None         ; 27.099 ns  ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; error          ; clock      ;
; N/A   ; None         ; 27.034 ns  ; razor_dflipflop:\G1:20:d|output               ; error          ; clock      ;
; N/A   ; None         ; 27.010 ns  ; razor_dflipflop:\G1:5:d|output                ; error          ; clock      ;
; N/A   ; None         ; 26.760 ns  ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; error          ; clock      ;
; N/A   ; None         ; 26.641 ns  ; razor_dflipflop:\G1:4:d|output                ; error          ; clock      ;
; N/A   ; None         ; 26.549 ns  ; razor_dflipflop:\G1:23:d|output               ; error          ; clock      ;
; N/A   ; None         ; 26.539 ns  ; razor_dflipflop:\G1:3:d|output                ; error          ; clock      ;
; N/A   ; None         ; 26.343 ns  ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; error          ; clock      ;
; N/A   ; None         ; 26.317 ns  ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; error          ; clock      ;
; N/A   ; None         ; 26.221 ns  ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; error          ; clock      ;
; N/A   ; None         ; 26.194 ns  ; razor_dflipflop:\G1:21:d|output               ; error          ; clock      ;
; N/A   ; None         ; 26.110 ns  ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; error          ; clock      ;
; N/A   ; None         ; 25.822 ns  ; razor_dflipflop:\G1:24:d|output               ; error          ; clock      ;
; N/A   ; None         ; 25.733 ns  ; razor_dflipflop:\G1:22:d|output               ; error          ; clock      ;
; N/A   ; None         ; 25.723 ns  ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; error          ; clock      ;
; N/A   ; None         ; 25.249 ns  ; razor_dflipflop:\G1:2:d|output                ; error          ; clock      ;
; N/A   ; None         ; 25.223 ns  ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; error          ; clock      ;
; N/A   ; None         ; 24.930 ns  ; razor_dflipflop:\G1:25:d|output               ; error          ; clock      ;
; N/A   ; None         ; 24.908 ns  ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; error          ; clock      ;
; N/A   ; None         ; 24.801 ns  ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; error          ; clock      ;
; N/A   ; None         ; 23.730 ns  ; razor_dflipflop:\G1:26:d|output               ; error          ; clock      ;
; N/A   ; None         ; 23.305 ns  ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; error          ; clock      ;
; N/A   ; None         ; 23.104 ns  ; razor_dflipflop:\G1:0:d|output                ; error          ; clock      ;
; N/A   ; None         ; 23.048 ns  ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; error          ; clock      ;
; N/A   ; None         ; 23.032 ns  ; razor_dflipflop:\G1:27:d|output               ; error          ; clock      ;
; N/A   ; None         ; 22.909 ns  ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; error          ; clock      ;
; N/A   ; None         ; 22.026 ns  ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; error          ; clock      ;
; N/A   ; None         ; 21.953 ns  ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; error          ; clock      ;
; N/A   ; None         ; 21.823 ns  ; razor_dflipflop:\G1:1:d|output                ; error          ; clock      ;
; N/A   ; None         ; 21.014 ns  ; razor_dflipflop:\G1:28:d|output               ; error          ; clock      ;
; N/A   ; None         ; 20.597 ns  ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; error          ; clock      ;
; N/A   ; None         ; 19.493 ns  ; razor_dflipflop:\G1:29:d|output               ; error          ; clock      ;
; N/A   ; None         ; 18.202 ns  ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; error          ; clock      ;
; N/A   ; None         ; 14.170 ns  ; razor_dflipflop:\G1:30:d|output               ; error          ; clock      ;
; N/A   ; None         ; 12.831 ns  ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; error          ; clock      ;
; N/A   ; None         ; 10.718 ns  ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; shadow_out[24] ; clock      ;
; N/A   ; None         ; 10.607 ns  ; razor_dflipflop:\G1:25:d|output               ; output[25]     ; clock      ;
; N/A   ; None         ; 10.443 ns  ; razor_dflipflop:\G1:4:d|output                ; output[4]      ; clock      ;
; N/A   ; None         ; 9.748 ns   ; razor_dflipflop:\G1:11:d|output               ; output[11]     ; clock      ;
; N/A   ; None         ; 9.730 ns   ; razor_dflipflop:\G1:28:d|output               ; output[28]     ; clock      ;
; N/A   ; None         ; 9.728 ns   ; razor_dflipflop:\G1:6:d|output                ; output[6]      ; clock      ;
; N/A   ; None         ; 9.680 ns   ; razor_dflipflop:\G1:12:d|output               ; output[12]     ; clock      ;
; N/A   ; None         ; 9.646 ns   ; razor_dflipflop:\G1:21:d|output               ; output[21]     ; clock      ;
; N/A   ; None         ; 9.586 ns   ; razor_dflipflop:\G1:0:d|output                ; output[0]      ; clock      ;
; N/A   ; None         ; 9.543 ns   ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; shadow_out[27] ; clock      ;
; N/A   ; None         ; 9.538 ns   ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; shadow_out[3]  ; clock      ;
; N/A   ; None         ; 9.526 ns   ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; shadow_out[6]  ; clock      ;
; N/A   ; None         ; 9.471 ns   ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; shadow_out[0]  ; clock      ;
; N/A   ; None         ; 9.407 ns   ; razor_dflipflop:\G1:8:d|output                ; output[8]      ; clock      ;
; N/A   ; None         ; 9.392 ns   ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; shadow_out[11] ; clock      ;
; N/A   ; None         ; 9.391 ns   ; razor_dflipflop:\G1:5:d|output                ; output[5]      ; clock      ;
; N/A   ; None         ; 9.375 ns   ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; shadow_out[5]  ; clock      ;
; N/A   ; None         ; 9.368 ns   ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; shadow_out[12] ; clock      ;
; N/A   ; None         ; 9.362 ns   ; razor_dflipflop:\G1:2:d|output                ; output[2]      ; clock      ;
; N/A   ; None         ; 9.352 ns   ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; shadow_out[8]  ; clock      ;
; N/A   ; None         ; 9.322 ns   ; razor_dflipflop:\G1:31:d|output               ; output[31]     ; clock      ;
; N/A   ; None         ; 9.217 ns   ; razor_dflipflop:\G1:27:d|output               ; output[27]     ; clock      ;
; N/A   ; None         ; 9.183 ns   ; razor_dflipflop:\G1:20:d|output               ; output[20]     ; clock      ;
; N/A   ; None         ; 9.151 ns   ; razor_dflipflop:\G1:3:d|output                ; output[3]      ; clock      ;
; N/A   ; None         ; 9.145 ns   ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; shadow_out[4]  ; clock      ;
; N/A   ; None         ; 9.130 ns   ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; shadow_out[7]  ; clock      ;
; N/A   ; None         ; 9.116 ns   ; reg_32:shadow_latch|dflipflop:\G1:31:d|output ; shadow_out[31] ; clock      ;
; N/A   ; None         ; 9.038 ns   ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; shadow_out[18] ; clock      ;
; N/A   ; None         ; 9.037 ns   ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; shadow_out[16] ; clock      ;
; N/A   ; None         ; 9.017 ns   ; razor_dflipflop:\G1:16:d|output               ; output[16]     ; clock      ;
; N/A   ; None         ; 9.001 ns   ; razor_dflipflop:\G1:18:d|output               ; output[18]     ; clock      ;
; N/A   ; None         ; 9.000 ns   ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; shadow_out[21] ; clock      ;
; N/A   ; None         ; 8.978 ns   ; razor_dflipflop:\G1:30:d|output               ; output[30]     ; clock      ;
; N/A   ; None         ; 8.956 ns   ; razor_dflipflop:\G1:7:d|output                ; output[7]      ; clock      ;
; N/A   ; None         ; 8.953 ns   ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; shadow_out[10] ; clock      ;
; N/A   ; None         ; 8.902 ns   ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; shadow_out[22] ; clock      ;
; N/A   ; None         ; 8.902 ns   ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; shadow_out[15] ; clock      ;
; N/A   ; None         ; 8.830 ns   ; razor_dflipflop:\G1:9:d|output                ; output[9]      ; clock      ;
; N/A   ; None         ; 8.759 ns   ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; shadow_out[29] ; clock      ;
; N/A   ; None         ; 8.744 ns   ; razor_dflipflop:\G1:10:d|output               ; output[10]     ; clock      ;
; N/A   ; None         ; 8.739 ns   ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; shadow_out[17] ; clock      ;
; N/A   ; None         ; 8.729 ns   ; razor_dflipflop:\G1:1:d|output                ; output[1]      ; clock      ;
; N/A   ; None         ; 8.705 ns   ; razor_dflipflop:\G1:13:d|output               ; output[13]     ; clock      ;
; N/A   ; None         ; 8.700 ns   ; razor_dflipflop:\G1:23:d|output               ; output[23]     ; clock      ;
; N/A   ; None         ; 8.691 ns   ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; shadow_out[20] ; clock      ;
; N/A   ; None         ; 8.677 ns   ; razor_dflipflop:\G1:15:d|output               ; output[15]     ; clock      ;
; N/A   ; None         ; 8.668 ns   ; razor_dflipflop:\G1:29:d|output               ; output[29]     ; clock      ;
; N/A   ; None         ; 8.666 ns   ; razor_dflipflop:\G1:19:d|output               ; output[19]     ; clock      ;
; N/A   ; None         ; 8.617 ns   ; razor_dflipflop:\G1:22:d|output               ; output[22]     ; clock      ;
; N/A   ; None         ; 8.585 ns   ; razor_dflipflop:\G1:17:d|output               ; output[17]     ; clock      ;
; N/A   ; None         ; 8.517 ns   ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; shadow_out[30] ; clock      ;
; N/A   ; None         ; 8.453 ns   ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; shadow_out[1]  ; clock      ;
; N/A   ; None         ; 8.452 ns   ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; shadow_out[28] ; clock      ;
; N/A   ; None         ; 8.418 ns   ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; shadow_out[9]  ; clock      ;
; N/A   ; None         ; 8.418 ns   ; razor_dflipflop:\G1:24:d|output               ; output[24]     ; clock      ;
; N/A   ; None         ; 8.405 ns   ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; shadow_out[2]  ; clock      ;
; N/A   ; None         ; 8.381 ns   ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; shadow_out[23] ; clock      ;
; N/A   ; None         ; 8.372 ns   ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; shadow_out[13] ; clock      ;
; N/A   ; None         ; 8.343 ns   ; razor_dflipflop:\G1:14:d|output               ; output[14]     ; clock      ;
; N/A   ; None         ; 8.317 ns   ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; shadow_out[19] ; clock      ;
; N/A   ; None         ; 8.316 ns   ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; shadow_out[14] ; clock      ;
; N/A   ; None         ; 8.267 ns   ; razor_dflipflop:\G1:26:d|output               ; output[26]     ; clock      ;
; N/A   ; None         ; 7.918 ns   ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; shadow_out[26] ; clock      ;
; N/A   ; None         ; 7.917 ns   ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; shadow_out[25] ; clock      ;
+-------+--------------+------------+-----------------------------------------------+----------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                ;
+---------------+-------------+-----------+--------------+-----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                            ; To Clock ;
+---------------+-------------+-----------+--------------+-----------------------------------------------+----------+
; N/A           ; None        ; 0.702 ns  ; write_enable ; razor_dflipflop:\G1:20:d|output               ; clock    ;
; N/A           ; None        ; 0.556 ns  ; write_enable ; razor_dflipflop:\G1:6:d|output                ; clock    ;
; N/A           ; None        ; 0.556 ns  ; write_enable ; razor_dflipflop:\G1:4:d|output                ; clock    ;
; N/A           ; None        ; 0.554 ns  ; write_enable ; razor_dflipflop:\G1:3:d|output                ; clock    ;
; N/A           ; None        ; 0.554 ns  ; write_enable ; razor_dflipflop:\G1:5:d|output                ; clock    ;
; N/A           ; None        ; 0.540 ns  ; write_enable ; razor_dflipflop:\G1:7:d|output                ; clock    ;
; N/A           ; None        ; 0.462 ns  ; write_enable ; razor_dflipflop:\G1:19:d|output               ; clock    ;
; N/A           ; None        ; 0.460 ns  ; write_enable ; razor_dflipflop:\G1:22:d|output               ; clock    ;
; N/A           ; None        ; 0.458 ns  ; write_enable ; razor_dflipflop:\G1:21:d|output               ; clock    ;
; N/A           ; None        ; 0.446 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; clock    ;
; N/A           ; None        ; 0.446 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; clock    ;
; N/A           ; None        ; 0.446 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; clock    ;
; N/A           ; None        ; 0.446 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; clock    ;
; N/A           ; None        ; 0.441 ns  ; write_enable ; razor_dflipflop:\G1:18:d|output               ; clock    ;
; N/A           ; None        ; 0.438 ns  ; write_enable ; razor_dflipflop:\G1:17:d|output               ; clock    ;
; N/A           ; None        ; 0.434 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; clock    ;
; N/A           ; None        ; 0.398 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; clock    ;
; N/A           ; None        ; 0.398 ns  ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; clock    ;
; N/A           ; None        ; 0.367 ns  ; write_enable ; razor_dflipflop:\G1:10:d|output               ; clock    ;
; N/A           ; None        ; 0.366 ns  ; write_enable ; razor_dflipflop:\G1:11:d|output               ; clock    ;
; N/A           ; None        ; 0.326 ns  ; input[0]     ; razor_dflipflop:\G1:0:d|output                ; clock    ;
; N/A           ; None        ; 0.310 ns  ; write_enable ; razor_dflipflop:\G1:12:d|output               ; clock    ;
; N/A           ; None        ; 0.149 ns  ; write_enable ; razor_dflipflop:\G1:15:d|output               ; clock    ;
; N/A           ; None        ; 0.125 ns  ; write_enable ; razor_dflipflop:\G1:13:d|output               ; clock    ;
; N/A           ; None        ; -0.024 ns ; input[0]     ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; clock    ;
; N/A           ; None        ; -0.045 ns ; write_enable ; razor_dflipflop:\G1:16:d|output               ; clock    ;
; N/A           ; None        ; -0.054 ns ; write_enable ; razor_dflipflop:\G1:25:d|output               ; clock    ;
; N/A           ; None        ; -0.283 ns ; write_enable ; razor_dflipflop:\G1:1:d|output                ; clock    ;
; N/A           ; None        ; -0.284 ns ; write_enable ; razor_dflipflop:\G1:2:d|output                ; clock    ;
; N/A           ; None        ; -0.317 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; clock    ;
; N/A           ; None        ; -0.317 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; clock    ;
; N/A           ; None        ; -0.317 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; clock    ;
; N/A           ; None        ; -0.320 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; clock    ;
; N/A           ; None        ; -0.320 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; clock    ;
; N/A           ; None        ; -0.320 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; clock    ;
; N/A           ; None        ; -0.320 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; clock    ;
; N/A           ; None        ; -0.334 ns ; write_enable ; razor_dflipflop:\G1:24:d|output               ; clock    ;
; N/A           ; None        ; -0.351 ns ; write_enable ; razor_dflipflop:\G1:0:d|output                ; clock    ;
; N/A           ; None        ; -0.557 ns ; write_enable ; razor_dflipflop:\G1:23:d|output               ; clock    ;
; N/A           ; None        ; -0.559 ns ; write_enable ; razor_dflipflop:\G1:14:d|output               ; clock    ;
; N/A           ; None        ; -0.670 ns ; write_enable ; razor_dflipflop:\G1:28:d|output               ; clock    ;
; N/A           ; None        ; -0.670 ns ; write_enable ; razor_dflipflop:\G1:27:d|output               ; clock    ;
; N/A           ; None        ; -0.671 ns ; write_enable ; razor_dflipflop:\G1:30:d|output               ; clock    ;
; N/A           ; None        ; -0.671 ns ; write_enable ; razor_dflipflop:\G1:29:d|output               ; clock    ;
; N/A           ; None        ; -0.672 ns ; write_enable ; razor_dflipflop:\G1:26:d|output               ; clock    ;
; N/A           ; None        ; -0.711 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; clock    ;
; N/A           ; None        ; -0.711 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; clock    ;
; N/A           ; None        ; -0.755 ns ; write_enable ; razor_dflipflop:\G1:31:d|output               ; clock    ;
; N/A           ; None        ; -0.760 ns ; write_enable ; razor_dflipflop:\G1:8:d|output                ; clock    ;
; N/A           ; None        ; -0.959 ns ; write_enable ; razor_dflipflop:\G1:9:d|output                ; clock    ;
; N/A           ; None        ; -1.096 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; clock    ;
; N/A           ; None        ; -1.151 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; clock    ;
; N/A           ; None        ; -1.151 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; clock    ;
; N/A           ; None        ; -1.151 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:31:d|output ; clock    ;
; N/A           ; None        ; -1.354 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; clock    ;
; N/A           ; None        ; -1.354 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; clock    ;
; N/A           ; None        ; -1.354 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; clock    ;
; N/A           ; None        ; -1.354 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; clock    ;
; N/A           ; None        ; -1.453 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; clock    ;
; N/A           ; None        ; -1.453 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; clock    ;
; N/A           ; None        ; -1.453 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; clock    ;
; N/A           ; None        ; -1.453 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; clock    ;
; N/A           ; None        ; -1.529 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; clock    ;
; N/A           ; None        ; -1.529 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; clock    ;
; N/A           ; None        ; -1.529 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; clock    ;
; N/A           ; None        ; -1.529 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; clock    ;
; N/A           ; None        ; -2.586 ns ; input[23]    ; razor_dflipflop:\G1:23:d|output               ; clock    ;
; N/A           ; None        ; -2.649 ns ; input[1]     ; razor_dflipflop:\G1:1:d|output                ; clock    ;
; N/A           ; None        ; -2.721 ns ; input[6]     ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; clock    ;
; N/A           ; None        ; -2.724 ns ; input[29]    ; razor_dflipflop:\G1:29:d|output               ; clock    ;
; N/A           ; None        ; -2.727 ns ; input[6]     ; razor_dflipflop:\G1:6:d|output                ; clock    ;
; N/A           ; None        ; -2.791 ns ; input[17]    ; razor_dflipflop:\G1:17:d|output               ; clock    ;
; N/A           ; None        ; -2.792 ns ; input[4]     ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; clock    ;
; N/A           ; None        ; -2.797 ns ; input[4]     ; razor_dflipflop:\G1:4:d|output                ; clock    ;
; N/A           ; None        ; -2.868 ns ; input[24]    ; razor_dflipflop:\G1:24:d|output               ; clock    ;
; N/A           ; None        ; -2.881 ns ; input[7]     ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; clock    ;
; N/A           ; None        ; -2.884 ns ; input[3]     ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; clock    ;
; N/A           ; None        ; -2.888 ns ; input[3]     ; razor_dflipflop:\G1:3:d|output                ; clock    ;
; N/A           ; None        ; -2.890 ns ; input[7]     ; razor_dflipflop:\G1:7:d|output                ; clock    ;
; N/A           ; None        ; -2.904 ns ; input[10]    ; razor_dflipflop:\G1:10:d|output               ; clock    ;
; N/A           ; None        ; -2.917 ns ; input[9]     ; razor_dflipflop:\G1:9:d|output                ; clock    ;
; N/A           ; None        ; -2.951 ns ; input[20]    ; razor_dflipflop:\G1:20:d|output               ; clock    ;
; N/A           ; None        ; -2.999 ns ; input[1]     ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; clock    ;
; N/A           ; None        ; -3.030 ns ; input[10]    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; clock    ;
; N/A           ; None        ; -3.032 ns ; input[13]    ; razor_dflipflop:\G1:13:d|output               ; clock    ;
; N/A           ; None        ; -3.092 ns ; input[20]    ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; clock    ;
; N/A           ; None        ; -3.127 ns ; input[31]    ; razor_dflipflop:\G1:31:d|output               ; clock    ;
; N/A           ; None        ; -3.165 ns ; input[30]    ; razor_dflipflop:\G1:30:d|output               ; clock    ;
; N/A           ; None        ; -3.172 ns ; input[14]    ; razor_dflipflop:\G1:14:d|output               ; clock    ;
; N/A           ; None        ; -3.194 ns ; input[9]     ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; clock    ;
; N/A           ; None        ; -3.262 ns ; input[11]    ; razor_dflipflop:\G1:11:d|output               ; clock    ;
; N/A           ; None        ; -3.298 ns ; input[8]     ; razor_dflipflop:\G1:8:d|output                ; clock    ;
; N/A           ; None        ; -3.323 ns ; input[5]     ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; clock    ;
; N/A           ; None        ; -3.329 ns ; input[5]     ; razor_dflipflop:\G1:5:d|output                ; clock    ;
; N/A           ; None        ; -3.338 ns ; input[2]     ; razor_dflipflop:\G1:2:d|output                ; clock    ;
; N/A           ; None        ; -3.346 ns ; input[19]    ; razor_dflipflop:\G1:19:d|output               ; clock    ;
; N/A           ; None        ; -3.393 ns ; input[23]    ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; clock    ;
; N/A           ; None        ; -3.418 ns ; input[22]    ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; clock    ;
; N/A           ; None        ; -3.419 ns ; input[27]    ; razor_dflipflop:\G1:27:d|output               ; clock    ;
; N/A           ; None        ; -3.421 ns ; input[17]    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; clock    ;
; N/A           ; None        ; -3.423 ns ; input[22]    ; razor_dflipflop:\G1:22:d|output               ; clock    ;
; N/A           ; None        ; -3.447 ns ; input[16]    ; razor_dflipflop:\G1:16:d|output               ; clock    ;
; N/A           ; None        ; -3.449 ns ; input[26]    ; razor_dflipflop:\G1:26:d|output               ; clock    ;
; N/A           ; None        ; -3.459 ns ; input[16]    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; clock    ;
; N/A           ; None        ; -3.466 ns ; input[29]    ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; clock    ;
; N/A           ; None        ; -3.478 ns ; input[24]    ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; clock    ;
; N/A           ; None        ; -3.484 ns ; input[25]    ; razor_dflipflop:\G1:25:d|output               ; clock    ;
; N/A           ; None        ; -3.550 ns ; input[15]    ; razor_dflipflop:\G1:15:d|output               ; clock    ;
; N/A           ; None        ; -3.592 ns ; input[12]    ; razor_dflipflop:\G1:12:d|output               ; clock    ;
; N/A           ; None        ; -3.594 ns ; input[21]    ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; clock    ;
; N/A           ; None        ; -3.599 ns ; input[21]    ; razor_dflipflop:\G1:21:d|output               ; clock    ;
; N/A           ; None        ; -3.620 ns ; input[8]     ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; clock    ;
; N/A           ; None        ; -3.675 ns ; input[30]    ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; clock    ;
; N/A           ; None        ; -3.692 ns ; input[2]     ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; clock    ;
; N/A           ; None        ; -3.721 ns ; input[31]    ; reg_32:shadow_latch|dflipflop:\G1:31:d|output ; clock    ;
; N/A           ; None        ; -3.811 ns ; input[14]    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; clock    ;
; N/A           ; None        ; -3.825 ns ; input[28]    ; razor_dflipflop:\G1:28:d|output               ; clock    ;
; N/A           ; None        ; -3.840 ns ; input[13]    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; clock    ;
; N/A           ; None        ; -3.897 ns ; input[15]    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; clock    ;
; N/A           ; None        ; -3.950 ns ; input[12]    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; clock    ;
; N/A           ; None        ; -3.956 ns ; input[19]    ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; clock    ;
; N/A           ; None        ; -3.984 ns ; input[25]    ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; clock    ;
; N/A           ; None        ; -4.087 ns ; input[11]    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; clock    ;
; N/A           ; None        ; -4.157 ns ; input[18]    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; clock    ;
; N/A           ; None        ; -4.163 ns ; input[27]    ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; clock    ;
; N/A           ; None        ; -4.506 ns ; input[18]    ; razor_dflipflop:\G1:18:d|output               ; clock    ;
; N/A           ; None        ; -4.570 ns ; input[28]    ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; clock    ;
; N/A           ; None        ; -4.578 ns ; input[26]    ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; clock    ;
+---------------+-------------+-----------+--------------+-----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Nov 18 22:32:04 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 23.22 MHz between source register "reg_32:shadow_latch|dflipflop:\G1:14:d|output" and destination register "razor_dflipflop:\G1:16:d|output" (period= 43.064 ns)
    Info: + Longest register to register delay is 21.577 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y18_N11; Fanout = 10; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:14:d|output'
        Info: 2: + IC(0.935 ns) + CELL(0.178 ns) = 1.113 ns; Loc. = LCCOMB_X56_Y18_N24; Fanout = 7; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:15:G1:G3:halfadder1|sum'
        Info: 3: + IC(0.337 ns) + CELL(0.322 ns) = 1.772 ns; Loc. = LCCOMB_X56_Y18_N28; Fanout = 3; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:13:G2:halfadder3|carryout~2'
        Info: 4: + IC(0.828 ns) + CELL(0.322 ns) = 2.922 ns; Loc. = LCCOMB_X56_Y18_N0; Fanout = 4; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:13:G2:halfadder3|carryout~1'
        Info: 5: + IC(0.859 ns) + CELL(0.545 ns) = 4.326 ns; Loc. = LCCOMB_X55_Y18_N22; Fanout = 3; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~2'
        Info: 6: + IC(0.319 ns) + CELL(0.427 ns) = 5.072 ns; Loc. = LCCOMB_X55_Y18_N16; Fanout = 2; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3'
        Info: 7: + IC(0.570 ns) + CELL(0.322 ns) = 5.964 ns; Loc. = LCCOMB_X55_Y17_N20; Fanout = 3; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1'
        Info: 8: + IC(0.311 ns) + CELL(0.322 ns) = 6.597 ns; Loc. = LCCOMB_X55_Y17_N30; Fanout = 4; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~2'
        Info: 9: + IC(0.934 ns) + CELL(0.322 ns) = 7.853 ns; Loc. = LCCOMB_X53_Y17_N8; Fanout = 3; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~1'
        Info: 10: + IC(0.814 ns) + CELL(0.322 ns) = 8.989 ns; Loc. = LCCOMB_X54_Y17_N20; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~2'
        Info: 11: + IC(1.491 ns) + CELL(0.178 ns) = 10.658 ns; Loc. = LCCOMB_X51_Y17_N24; Fanout = 5; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~3'
        Info: 12: + IC(0.339 ns) + CELL(0.322 ns) = 11.319 ns; Loc. = LCCOMB_X51_Y17_N14; Fanout = 2; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout~3'
        Info: 13: + IC(0.496 ns) + CELL(0.319 ns) = 12.134 ns; Loc. = LCCOMB_X50_Y17_N26; Fanout = 3; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~3'
        Info: 14: + IC(0.314 ns) + CELL(0.177 ns) = 12.625 ns; Loc. = LCCOMB_X50_Y17_N20; Fanout = 3; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4'
        Info: 15: + IC(0.311 ns) + CELL(0.322 ns) = 13.258 ns; Loc. = LCCOMB_X50_Y17_N14; Fanout = 6; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|sum'
        Info: 16: + IC(0.541 ns) + CELL(0.544 ns) = 14.343 ns; Loc. = LCCOMB_X50_Y17_N16; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~1'
        Info: 17: + IC(0.305 ns) + CELL(0.322 ns) = 14.970 ns; Loc. = LCCOMB_X50_Y17_N2; Fanout = 5; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~2'
        Info: 18: + IC(1.200 ns) + CELL(0.178 ns) = 16.348 ns; Loc. = LCCOMB_X54_Y16_N28; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~3'
        Info: 19: + IC(0.303 ns) + CELL(0.427 ns) = 17.078 ns; Loc. = LCCOMB_X54_Y16_N30; Fanout = 5; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~4'
        Info: 20: + IC(0.856 ns) + CELL(0.178 ns) = 18.112 ns; Loc. = LCCOMB_X50_Y16_N6; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~20'
        Info: 21: + IC(0.863 ns) + CELL(0.178 ns) = 19.153 ns; Loc. = LCCOMB_X54_Y16_N12; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~24'
        Info: 22: + IC(0.295 ns) + CELL(0.178 ns) = 19.626 ns; Loc. = LCCOMB_X54_Y16_N22; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~25'
        Info: 23: + IC(0.297 ns) + CELL(0.178 ns) = 20.101 ns; Loc. = LCCOMB_X54_Y16_N2; Fanout = 33; COMB Node = 'comparator_32:comparator|not_equal~18'
        Info: 24: + IC(1.202 ns) + CELL(0.178 ns) = 21.481 ns; Loc. = LCCOMB_X56_Y17_N0; Fanout = 1; COMB Node = 'razor_dflipflop:\G1:16:d|output~2'
        Info: 25: + IC(0.000 ns) + CELL(0.096 ns) = 21.577 ns; Loc. = LCFF_X56_Y17_N1; Fanout = 8; REG Node = 'razor_dflipflop:\G1:16:d|output'
        Info: Total cell delay = 6.857 ns ( 31.78 % )
        Info: Total interconnect delay = 14.720 ns ( 68.22 % )
    Info: - Smallest clock skew is 0.284 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.788 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'
            Info: 2: + IC(2.302 ns) + CELL(0.602 ns) = 3.788 ns; Loc. = LCFF_X56_Y17_N1; Fanout = 8; REG Node = 'razor_dflipflop:\G1:16:d|output'
            Info: Total cell delay = 1.486 ns ( 39.23 % )
            Info: Total interconnect delay = 2.302 ns ( 60.77 % )
        Info: - Longest clock path from clock "clock" to source register is 3.504 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'
            Info: 2: + IC(2.018 ns) + CELL(0.602 ns) = 3.504 ns; Loc. = LCFF_X56_Y18_N11; Fanout = 10; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:14:d|output'
            Info: Total cell delay = 1.486 ns ( 42.41 % )
            Info: Total interconnect delay = 2.018 ns ( 57.59 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "reg_32:shadow_latch|dflipflop:\G1:26:d|output" (data pin = "input[26]", clock pin = "clock") is 4.826 ns
    Info: + Longest pin to register delay is 7.950 ns
        Info: 1: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = PIN_AF22; Fanout = 2; PIN Node = 'input[26]'
        Info: 2: + IC(6.654 ns) + CELL(0.413 ns) = 7.950 ns; Loc. = LCFF_X55_Y14_N21; Fanout = 10; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:26:d|output'
        Info: Total cell delay = 1.296 ns ( 16.30 % )
        Info: Total interconnect delay = 6.654 ns ( 83.70 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.086 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'
        Info: 2: + IC(1.600 ns) + CELL(0.602 ns) = 3.086 ns; Loc. = LCFF_X55_Y14_N21; Fanout = 10; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:26:d|output'
        Info: Total cell delay = 1.486 ns ( 48.15 % )
        Info: Total interconnect delay = 1.600 ns ( 51.85 % )
Info: tco from clock "clock" to destination pin "error" through register "razor_dflipflop:\G1:11:d|output" is 29.788 ns
    Info: + Longest clock path from clock "clock" to source register is 3.902 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'
        Info: 2: + IC(2.416 ns) + CELL(0.602 ns) = 3.902 ns; Loc. = LCFF_X49_Y18_N19; Fanout = 10; REG Node = 'razor_dflipflop:\G1:11:d|output'
        Info: Total cell delay = 1.486 ns ( 38.08 % )
        Info: Total interconnect delay = 2.416 ns ( 61.92 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 25.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y18_N19; Fanout = 10; REG Node = 'razor_dflipflop:\G1:11:d|output'
        Info: 2: + IC(1.288 ns) + CELL(0.544 ns) = 1.832 ns; Loc. = LCCOMB_X54_Y18_N14; Fanout = 10; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:12:G1:G3:halfadder1|sum'
        Info: 3: + IC(1.569 ns) + CELL(0.177 ns) = 3.578 ns; Loc. = LCCOMB_X53_Y19_N4; Fanout = 12; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:11:G2:halfadder3|carryout~2'
        Info: 4: + IC(0.917 ns) + CELL(0.322 ns) = 4.817 ns; Loc. = LCCOMB_X53_Y18_N18; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3|carryout~1'
        Info: 5: + IC(0.296 ns) + CELL(0.177 ns) = 5.290 ns; Loc. = LCCOMB_X53_Y18_N12; Fanout = 7; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3|carryout~2'
        Info: 6: + IC(0.328 ns) + CELL(0.542 ns) = 6.160 ns; Loc. = LCCOMB_X53_Y18_N30; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout~3'
        Info: 7: + IC(0.303 ns) + CELL(0.483 ns) = 6.946 ns; Loc. = LCCOMB_X53_Y18_N26; Fanout = 5; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout~5'
        Info: 8: + IC(0.313 ns) + CELL(0.521 ns) = 7.780 ns; Loc. = LCCOMB_X53_Y18_N4; Fanout = 5; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:9:G2:halfadder3|carryout~4'
        Info: 9: + IC(0.896 ns) + CELL(0.178 ns) = 8.854 ns; Loc. = LCCOMB_X54_Y17_N24; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~3'
        Info: 10: + IC(0.299 ns) + CELL(0.322 ns) = 9.475 ns; Loc. = LCCOMB_X54_Y17_N2; Fanout = 5; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~4'
        Info: 11: + IC(0.315 ns) + CELL(0.178 ns) = 9.968 ns; Loc. = LCCOMB_X54_Y17_N20; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~2'
        Info: 12: + IC(1.491 ns) + CELL(0.178 ns) = 11.637 ns; Loc. = LCCOMB_X51_Y17_N24; Fanout = 5; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~3'
        Info: 13: + IC(0.339 ns) + CELL(0.322 ns) = 12.298 ns; Loc. = LCCOMB_X51_Y17_N14; Fanout = 2; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout~3'
        Info: 14: + IC(0.496 ns) + CELL(0.319 ns) = 13.113 ns; Loc. = LCCOMB_X50_Y17_N26; Fanout = 3; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~3'
        Info: 15: + IC(0.314 ns) + CELL(0.177 ns) = 13.604 ns; Loc. = LCCOMB_X50_Y17_N20; Fanout = 3; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4'
        Info: 16: + IC(0.311 ns) + CELL(0.322 ns) = 14.237 ns; Loc. = LCCOMB_X50_Y17_N14; Fanout = 6; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|sum'
        Info: 17: + IC(0.541 ns) + CELL(0.544 ns) = 15.322 ns; Loc. = LCCOMB_X50_Y17_N16; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~1'
        Info: 18: + IC(0.305 ns) + CELL(0.322 ns) = 15.949 ns; Loc. = LCCOMB_X50_Y17_N2; Fanout = 5; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~2'
        Info: 19: + IC(1.200 ns) + CELL(0.178 ns) = 17.327 ns; Loc. = LCCOMB_X54_Y16_N28; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~3'
        Info: 20: + IC(0.303 ns) + CELL(0.427 ns) = 18.057 ns; Loc. = LCCOMB_X54_Y16_N30; Fanout = 5; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~4'
        Info: 21: + IC(0.856 ns) + CELL(0.178 ns) = 19.091 ns; Loc. = LCCOMB_X50_Y16_N6; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~20'
        Info: 22: + IC(0.863 ns) + CELL(0.178 ns) = 20.132 ns; Loc. = LCCOMB_X54_Y16_N12; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~24'
        Info: 23: + IC(0.295 ns) + CELL(0.178 ns) = 20.605 ns; Loc. = LCCOMB_X54_Y16_N22; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~25'
        Info: 24: + IC(0.297 ns) + CELL(0.178 ns) = 21.080 ns; Loc. = LCCOMB_X54_Y16_N2; Fanout = 33; COMB Node = 'comparator_32:comparator|not_equal~18'
        Info: 25: + IC(1.689 ns) + CELL(2.840 ns) = 25.609 ns; Loc. = PIN_U24; Fanout = 0; PIN Node = 'error'
        Info: Total cell delay = 9.785 ns ( 38.21 % )
        Info: Total interconnect delay = 15.824 ns ( 61.79 % )
Info: th for register "razor_dflipflop:\G1:20:d|output" (data pin = "write_enable", clock pin = "clock") is 0.702 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'
        Info: 2: + IC(2.333 ns) + CELL(0.602 ns) = 3.819 ns; Loc. = LCFF_X54_Y20_N19; Fanout = 9; REG Node = 'razor_dflipflop:\G1:20:d|output'
        Info: Total cell delay = 1.486 ns ( 38.91 % )
        Info: Total interconnect delay = 2.333 ns ( 61.09 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.403 ns
        Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_D13; Fanout = 96; PIN Node = 'write_enable'
        Info: 2: + IC(1.969 ns) + CELL(0.322 ns) = 3.307 ns; Loc. = LCCOMB_X54_Y20_N18; Fanout = 1; COMB Node = 'razor_dflipflop:\G1:20:d|output~2'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.403 ns; Loc. = LCFF_X54_Y20_N19; Fanout = 9; REG Node = 'razor_dflipflop:\G1:20:d|output'
        Info: Total cell delay = 1.434 ns ( 42.14 % )
        Info: Total interconnect delay = 1.969 ns ( 57.86 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Mon Nov 18 22:32:05 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


