# ğŸ§  Bus and Peripheral Verification Using SystemVerilog

## ğŸ“˜ Overview
This project demonstrates the **design and verification** of common digital communication buses and peripheral modules using **SystemVerilog**.  
Each module is implemented with its corresponding testbench, focusing on **functional correctness**, **protocol-level verification**, and **test-driven development** practices.

---

## ğŸ“ Project Structure
```yaml
Bus_and_Peripheral_Verification_Using_SV/
â”œâ”€â”€ SV_Verification_Projects/
â”‚   â”œâ”€â”€ AXI_LITE/
â”‚   â”‚   â”œâ”€â”€ axi_lite.sv
â”‚   â”‚   â””â”€â”€ tb_axi_lite.sv
â”‚   â””â”€â”€ D-FLIP FLOP/
â”‚       â”œâ”€â”€ tb.sv
â”‚       â””â”€â”€ tb_whishbone_mem.sv
â””â”€â”€ README.md

---

## âš™ï¸ Features
- âœ… Verification of **standard bus protocols** â€” AHB, APB, AXI, and Wishbone  
- âœ… Verification of **peripheral modules** â€” UART, SPI, IÂ²C  
- âœ… Examples for **FIFO** and **D Flip-Flop** designs  
- âœ… Modular and reusable testbench architecture  
- âœ… Developed using **SystemVerilog (IEEE 1800-2017)**  

---

## ğŸ§© Tools Used
- **Icarus Verilog** or **Synopsys VCS** â€” for simulation  
- **GTKWave** â€” for waveform analysis  
- **Makefiles** *(optional)* â€” for simulation automation  

---

## ğŸš€ How to Run
1. Navigate to the desired project folder, e.g.:
   ```bash
   cd SV_Verification_Projects/AXI_LITE
## ğŸš€ How to Run

```yaml
# Step 1: Compile the design and testbench files
iverilog -o simv axi_lite.sv tb_axi_lite.sv

# Step 2: Run the simulation
vvp simv

# Step 3: View the waveform
gtkwave dump.vcd

- Understand and verify SoC interconnect protocols:
    - AHB
    - AXI
    - APB
    - Wishbone
- Gain hands-on experience with SystemVerilog verification
- Develop modular, reusable verification environments
- Strengthen understanding of digital communication systems

