CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem_reg_0_bram_0
  TILE BRAM_X2Y30
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y6
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 4095
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 4095
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem_reg_1_bram_0
  TILE BRAM_X8Y30
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y6
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 4095
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 4095
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL
