0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/clock_generator.v,1707965987,verilog,,,,clock_generator,,,,,,,,
C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/data_path_i2c_to_core.v,1707965597,verilog,,,,data_path_i2c_to_core,,,,,,,,
C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c/i2c.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_master_fsm.v,1707969407,verilog,,,,i2c_master_fsm,,,,,,,,
C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v,1707969562,verilog,,,,i2c_top,,,,,,,,
C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top_tb.v,1707970123,verilog,,,,i2c_top_tb,,,,,,,,
