
*** Running vivado
    with args -log riscv_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source riscv_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source riscv_wrapper.tcl -notrace
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2887.379 ; gain = 136.066 ; free physical = 26144 ; free virtual = 66279
Command: link_design -top riscv_wrapper -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0.dcp' for cell 'riscv_i/RocketChip'
INFO: [Project 1-454] Reading design checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.dcp' for cell 'riscv_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/riscv_util_ds_buf_0_0.dcp' for cell 'riscv_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_util_vector_logic_0_0/riscv_util_vector_logic_0_0.dcp' for cell 'riscv_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0.dcp' for cell 'riscv_i/DDR/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0.dcp' for cell 'riscv_i/DDR/mem_reset_control_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0.dcp' for cell 'riscv_i/DDR/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0.dcp' for cell 'riscv_i/IO/Ethernet'
INFO: [Project 1-454] Reading design checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0.dcp' for cell 'riscv_i/IO/SD'
INFO: [Project 1-454] Reading design checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_UART_0/riscv_UART_0.dcp' for cell 'riscv_i/IO/UART'
INFO: [Project 1-454] Reading design checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.dcp' for cell 'riscv_i/IO/XADC'
INFO: [Project 1-454] Reading design checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0.dcp' for cell 'riscv_i/IO/ethernet_stream_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0.dcp' for cell 'riscv_i/IO/io_axi_m'
INFO: [Project 1-454] Reading design checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0.dcp' for cell 'riscv_i/IO/io_axi_s'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2887.379 ; gain = 0.000 ; free physical = 25507 ; free virtual = 65642
INFO: [Netlist 29-17] Analyzing 45208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'riscv_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'riscv_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/riscv_util_ds_buf_0_0.xdc] for cell 'riscv_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/riscv_util_ds_buf_0_0.xdc] for cell 'riscv_i/util_ds_buf_0/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/riscv_util_ds_buf_0_0_board.xdc] for cell 'riscv_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/riscv_util_ds_buf_0_0_board.xdc] for cell 'riscv_i/util_ds_buf_0/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.xdc] for cell 'riscv_i/IO/XADC/inst'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.xdc] for cell 'riscv_i/IO/XADC/inst'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/board/genesys2/top.xdc]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: riscv_i/sys_clock). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/board/genesys2/top.xdc:22]
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/board/genesys2/top.xdc]
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/board/genesys2/sdc.xdc]
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/board/genesys2/sdc.xdc]
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/board/genesys2/uart.xdc]
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/board/genesys2/uart.xdc]
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/board/genesys2/ethernet.xdc]
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/board/genesys2/ethernet.xdc]
Sourcing Tcl File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == sync_reset || REF_NAME == sync_reset)}'. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl:23]
Finished Sourcing Tcl File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl]
Sourcing Tcl File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
INFO: [Timing 38-2] Deriving generated clocks [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3878.043 ; gain = 817.008 ; free physical = 24457 ; free virtual = 64592
Inserting timing constraints for axis_async_fifo instance riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/ethernet/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl]
Inserting timing constraints for ethernet MAC with FIFO instance riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst
Finished Sourcing Tcl File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/ethernet/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl]
Sourcing Tcl File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/ethernet/verilog-ethernet/syn/vivado/eth_mac_1g_rgmii.tcl]
Inserting timing constraints for eth_mac_1g_rgmii instance riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst
Finished Sourcing Tcl File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/ethernet/verilog-ethernet/syn/vivado/eth_mac_1g_rgmii.tcl]
Sourcing Tcl File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/board/timing-constraints.tcl]
Finished Sourcing Tcl File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/board/timing-constraints.tcl]
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
INFO: [Project 1-1714] 193 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5573] Port sdio_dat[0] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[1] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[2] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[3] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3878.043 ; gain = 0.000 ; free physical = 24643 ; free virtual = 64778
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8182 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 100 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 983 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 42 instances
  RAM64M => RAM64M (RAMD64E(x4)): 6498 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 512 instances

25 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:05 . Memory (MB): peak = 3878.043 ; gain = 990.664 ; free physical = 24643 ; free virtual = 64778
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3934.070 ; gain = 48.023 ; free physical = 24643 ; free virtual = 64778

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11e3d3c11

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3934.070 ; gain = 0.000 ; free physical = 24457 ; free virtual = 64592

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[3]_i_1 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[3]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1129]_i_1 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/shift_reg_reg[0]_srl16_i_2__5, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1131]_i_1 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/shift_reg_reg[0]_srl16_i_2__6, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/complex_victim_inc_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/samples_cnt_r[11]_i_3, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/i___18_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/inhbt_act_faw.SRLC32E0_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/i___78_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/i___32_i_1, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/i___49_i_1, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/i___46_i_1, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/i___44_i_1, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/i___22_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/memory_reg[7][0]_srl8_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/atomics/state_1_i_1__3 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/atomics/ram_opcode_reg_0_1_0_2_i_7__0, which resulted in an inversion of 114 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi42tl/ram_source_reg_0_1_0_3_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi42tl/ram_size_reg_0_1_0_3_i_10__1, which resulted in an inversion of 135 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq/ram_size_reg_0_1_0_3_i_3__5 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq/ram_size_reg_0_1_0_3_i_13__1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq/ram_size_reg_0_1_0_3_i_4__4 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq/ram_size_reg_0_1_0_3_i_14__1, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_1/ram_source_reg_0_1_0_3_i_3 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_1/ram_source_reg_0_1_0_3_i_7, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/a_first_counter[8]_i_2__1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/a_first_counter[8]_i_5__1, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/ram_prot[1]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/mem_axi4_arprot[1]_INST_0_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/ram_wen[0]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/mem_axi4_awvalid_INST_0_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_1_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_1_1_i_2, which resulted in an inversion of 122 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_2_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_len_reg_0_1_6_7_i_13, which resulted in an inversion of 83 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_3_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_3_1_i_2, which resulted in an inversion of 79 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_4_0_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_opcode_reg_0_1_0_2_i_8, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_4_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_opcode_reg_0_1_0_2_i_6, which resulted in an inversion of 78 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_4_2_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_opcode_reg_0_1_0_2_i_12, which resulted in an inversion of 74 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state__1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state__1_i_2, which resulted in an inversion of 126 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_10 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/FSM_sequential_translation_state[2]_i_29, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_11 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/FSM_sequential_translation_state[2]_i_30, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_15 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/FSM_sequential_translation_state[2]_i_28, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_17 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/FSM_sequential_translation_state[2]_i_23, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_18 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/FSM_sequential_translation_state[2]_i_24, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_26 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/FSM_sequential_translation_state[2]_i_22, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_28 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/FSM_sequential_translation_state[2]_i_35, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_29 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/FSM_sequential_translation_state[2]_i_36, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_47 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/FSM_sequential_translation_state[2]_i_34, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_49 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/FSM_sequential_translation_state[2]_i_41, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_50 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/FSM_sequential_translation_state[2]_i_42, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_6 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_13, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_8 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/FSM_sequential_translation_state[2]_i_16, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_9 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/FSM_sequential_translation_state[2]_i_15, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_92 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/FSM_sequential_translation_state[2]_i_40, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_94 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/FSM_sequential_translation_state[2]_i_17, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/led_5_i_95 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/FSM_sequential_translation_state[2]_i_18, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_bp_7_address[32]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/large_1[26]_i_2, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/lrscAddr[25]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/lrscCount[4]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/probe_bits_param[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/probe_bits_address[31]_i_3, which resulted in an inversion of 29 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/r_req_dest_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/cache_miss_counter[63]_i_3, which resulted in an inversion of 35 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_not_nacked_in_s1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/buffer_io_dmem_req_ready_i_2, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[12]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/ppn_ccu_data[0]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[13]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/ppn_ccu_data[1]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[14]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/ppn_ccu_data[2]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[15]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/ppn_ccu_data[3]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[16]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/ppn_ccu_data[4]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[17]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/ppn_ccu_data[5]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[18]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/ppn_ccu_data[6]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[19]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/ppn_ccu_data[7]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[20]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/ppn_ccu_data[8]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[21]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/ppn_ccu_data[9]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[22]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/ppn_ccu_data[10]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[23]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/ppn_ccu_data[11]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[24]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/ppn_ccu_data[12]_i_3, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[25]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[25]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[26]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[26]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[27]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[27]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[28]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[28]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[29]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[29]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[30]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[30]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[31]_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[31]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_r_sectored_hit_addr[0]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_state_vec_0[4]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_r_sectored_hit_addr[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_state_vec_0[5]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_r_sectored_hit_addr[2]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_state_vec_0[6]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_r_sectored_hit_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_r_sectored_hit_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_b_CDom_CAlignDist[5]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_b_CDom_CAlignDist[5]_i_2, which resulted in an inversion of 185 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/io_out_b_data[61]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/io_out_b_data[61]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/i2f_1/roundAnyRawFNToRecFN/_roundedSig_T_2_carry__6_i_3__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/i2f_1/roundAnyRawFNToRecFN/io_out_b_data[30]_i_2__1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_b_CDom_CAlignDist[4]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_b_CDom_CAlignDist[4]_i_2__0, which resulted in an inversion of 83 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxPages_1[0]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_0[24]_i_5, which resulted in an inversion of 59 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_mem_cmd[2]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_mem_size[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_56 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_7, which resulted in an inversion of 72 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_1[1]_i_118 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_1[61]_i_4, which resulted in an inversion of 150 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_1[61]_i_13 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_1[1]_i_39, which resulted in an inversion of 30 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_btb_resp_bits_bht_history[7]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/s2_valid_i_5, which resulted in an inversion of 62 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/r_sectored_hit_addr[0]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/state_vec_0[4]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/r_sectored_hit_addr[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/state_vec_0[5]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/s1_id_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/buffer_io_dmem_req_ready_i_7, which resulted in an inversion of 61 pins
INFO: [Opt 31-138] Pushed 45 inverter(s) to 222 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20c6af32a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4258.242 ; gain = 154.070 ; free physical = 24453 ; free virtual = 64588
INFO: [Opt 31-389] Phase Retarget created 476 cells and removed 646 cells
INFO: [Opt 31-1021] In phase Retarget, 172 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 18 inverter(s) to 20 load pin(s).
Phase 2 Constant propagation | Checksum: 13ae70937

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 4258.242 ; gain = 154.070 ; free physical = 24453 ; free virtual = 64588
INFO: [Opt 31-389] Phase Constant propagation created 379 cells and removed 1135 cells
INFO: [Opt 31-1021] In phase Constant propagation, 474 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c2762e26

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 4258.242 ; gain = 154.070 ; free physical = 24445 ; free virtual = 64580
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 1542 cells
INFO: [Opt 31-1021] In phase Sweep, 264 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG_inst to drive 4564 load(s) on clock net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/original_clock_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1b6e2a2ec

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4258.242 ; gain = 154.070 ; free physical = 24443 ; free virtual = 64578
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b6e2a2ec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 4258.242 ; gain = 154.070 ; free physical = 24443 ; free virtual = 64578
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16_i_1__27 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[136]_INST_0, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl16_i_1__24 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[137]_INST_0, which resulted in an inversion of 27 pins
Phase 6 Post Processing Netlist | Checksum: 2280f8b35

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 4258.242 ; gain = 154.070 ; free physical = 24443 ; free virtual = 64578
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 160 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             476  |             646  |                                            172  |
|  Constant propagation         |             379  |            1135  |                                            474  |
|  Sweep                        |               1  |            1542  |                                            264  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               3  |                                            160  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.45 . Memory (MB): peak = 4258.242 ; gain = 0.000 ; free physical = 24444 ; free virtual = 64579
Ending Logic Optimization Task | Checksum: 1e38fde74

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 4258.242 ; gain = 154.070 ; free physical = 24444 ; free virtual = 64579

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 23 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 46
Ending PowerOpt Patch Enables Task | Checksum: 17adca39b

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.86 . Memory (MB): peak = 5173.781 ; gain = 0.000 ; free physical = 24156 ; free virtual = 64291
Ending Power Optimization Task | Checksum: 17adca39b

Time (s): cpu = 00:01:35 ; elapsed = 00:00:53 . Memory (MB): peak = 5173.781 ; gain = 915.539 ; free physical = 24334 ; free virtual = 64469

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1593249c1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 5173.781 ; gain = 0.000 ; free physical = 24358 ; free virtual = 64493
Ending Final Cleanup Task | Checksum: 1593249c1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 5173.781 ; gain = 0.000 ; free physical = 24353 ; free virtual = 64488

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5173.781 ; gain = 0.000 ; free physical = 24354 ; free virtual = 64489
Ending Netlist Obfuscation Task | Checksum: 1593249c1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5173.781 ; gain = 0.000 ; free physical = 24354 ; free virtual = 64489
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:58 ; elapsed = 00:01:43 . Memory (MB): peak = 5173.781 ; gain = 1295.738 ; free physical = 24358 ; free virtual = 64493
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5173.781 ; gain = 0.000 ; free physical = 24093 ; free virtual = 64231
INFO: [Common 17-1381] The checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/impl_1/riscv_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 5173.781 ; gain = 0.000 ; free physical = 24008 ; free virtual = 64190
INFO: [runtcl-4] Executing : report_drc -file riscv_wrapper_drc_opted.rpt -pb riscv_wrapper_drc_opted.pb -rpx riscv_wrapper_drc_opted.rpx
Command: report_drc -file riscv_wrapper_drc_opted.rpt -pb riscv_wrapper_drc_opted.pb -rpx riscv_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/impl_1/riscv_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:59 ; elapsed = 00:00:28 . Memory (MB): peak = 5173.781 ; gain = 0.000 ; free physical = 23660 ; free virtual = 63842
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5173.781 ; gain = 0.000 ; free physical = 23648 ; free virtual = 63830
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13b310162

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5173.781 ; gain = 0.000 ; free physical = 23648 ; free virtual = 63830
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5173.781 ; gain = 0.000 ; free physical = 23648 ; free virtual = 63830

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 186f3d308

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 5173.781 ; gain = 0.000 ; free physical = 23841 ; free virtual = 64023

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c49852a5

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 5245.066 ; gain = 71.285 ; free physical = 23505 ; free virtual = 63687

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c49852a5

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 5245.066 ; gain = 71.285 ; free physical = 23507 ; free virtual = 63689
Phase 1 Placer Initialization | Checksum: 1c49852a5

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 5245.066 ; gain = 71.285 ; free physical = 23507 ; free virtual = 63689

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24bf0635d

Time (s): cpu = 00:01:54 ; elapsed = 00:01:22 . Memory (MB): peak = 5293.090 ; gain = 119.309 ; free physical = 23357 ; free virtual = 63539

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1deafea91

Time (s): cpu = 00:02:16 ; elapsed = 00:01:41 . Memory (MB): peak = 5293.090 ; gain = 119.309 ; free physical = 23358 ; free virtual = 63540

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1deafea91

Time (s): cpu = 00:02:17 ; elapsed = 00:01:42 . Memory (MB): peak = 5293.090 ; gain = 119.309 ; free physical = 23358 ; free virtual = 63540

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 250 LUTNM shape to break, 3812 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 192, two critical 58, total 250, new lutff created 4
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1805 nets or LUTs. Breaked 250 LUTs, combined 1555 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 13 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/idx_hash[1]. Replicated 71 times.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/idx_hash[2]. Replicated 70 times.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/idx_hash[3]. Replicated 50 times.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/idx_hash[4]. Replicated 12 times.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/compare_idx[3]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/compare_idx[4]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/compare_idx[5]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/vpn_ccu_reg_n_0_[3]. Replicated 16 times.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/vpn_ccu_reg_n_0_[1]. Replicated 19 times.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/vpn_ccu_reg_n_0_[4]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/vpn_ccu_reg_n_0_[5]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/vpn_ccu_reg_n_0_[0]. Replicated 18 times.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/vpn_ccu_reg_n_0_[2]. Replicated 15 times.
INFO: [Physopt 32-232] Optimized 13 nets. Created 331 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 331 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.74 . Memory (MB): peak = 5390.668 ; gain = 0.000 ; free physical = 23285 ; free virtual = 63467
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5390.668 ; gain = 0.000 ; free physical = 23279 ; free virtual = 63462

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          250  |           1555  |                  1805  |           0  |           1  |  00:00:05  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |          331  |              0  |                    13  |           0  |           1  |  00:00:37  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          581  |           1555  |                  1818  |           0  |           9  |  00:00:44  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 17402e822

Time (s): cpu = 00:07:16 ; elapsed = 00:05:25 . Memory (MB): peak = 5406.676 ; gain = 232.895 ; free physical = 23258 ; free virtual = 63441
Phase 2.4 Global Placement Core | Checksum: 145a0e022

Time (s): cpu = 00:07:43 ; elapsed = 00:05:35 . Memory (MB): peak = 5406.676 ; gain = 232.895 ; free physical = 23244 ; free virtual = 63426
Phase 2 Global Placement | Checksum: 145a0e022

Time (s): cpu = 00:07:43 ; elapsed = 00:05:35 . Memory (MB): peak = 5406.676 ; gain = 232.895 ; free physical = 23339 ; free virtual = 63522

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d86d7b21

Time (s): cpu = 00:08:10 ; elapsed = 00:05:55 . Memory (MB): peak = 5422.676 ; gain = 248.895 ; free physical = 23307 ; free virtual = 63489

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12eb838d0

Time (s): cpu = 00:13:40 ; elapsed = 00:11:01 . Memory (MB): peak = 5422.676 ; gain = 248.895 ; free physical = 23249 ; free virtual = 63431

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 90bb7574

Time (s): cpu = 00:13:43 ; elapsed = 00:11:04 . Memory (MB): peak = 5422.676 ; gain = 248.895 ; free physical = 23251 ; free virtual = 63433

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d002bf92

Time (s): cpu = 00:13:44 ; elapsed = 00:11:04 . Memory (MB): peak = 5422.676 ; gain = 248.895 ; free physical = 23251 ; free virtual = 63433

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 129ffe9fa

Time (s): cpu = 00:14:37 ; elapsed = 00:11:46 . Memory (MB): peak = 5422.676 ; gain = 248.895 ; free physical = 23295 ; free virtual = 63478

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: c2c8ef4d

Time (s): cpu = 00:15:54 ; elapsed = 00:13:50 . Memory (MB): peak = 5435.066 ; gain = 261.285 ; free physical = 23048 ; free virtual = 63231

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 102e7486d

Time (s): cpu = 00:16:05 ; elapsed = 00:14:01 . Memory (MB): peak = 5435.066 ; gain = 261.285 ; free physical = 23095 ; free virtual = 63278

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: c7bfe09b

Time (s): cpu = 00:16:07 ; elapsed = 00:14:02 . Memory (MB): peak = 5435.066 ; gain = 261.285 ; free physical = 23095 ; free virtual = 63278

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1616a1c78

Time (s): cpu = 00:17:43 ; elapsed = 00:14:57 . Memory (MB): peak = 5451.074 ; gain = 277.293 ; free physical = 23021 ; free virtual = 63204
Phase 3 Detail Placement | Checksum: 1616a1c78

Time (s): cpu = 00:17:44 ; elapsed = 00:14:59 . Memory (MB): peak = 5451.074 ; gain = 277.293 ; free physical = 23021 ; free virtual = 63204

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19082fca1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.751 | TNS=-5686.230 |
Phase 1 Physical Synthesis Initialization | Checksum: 114b14fcc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 5539.879 ; gain = 0.000 ; free physical = 23064 ; free virtual = 63247
INFO: [Place 46-33] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/Ks[2047]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/Ks[2047]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 165327e0f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 5539.879 ; gain = 0.000 ; free physical = 23058 ; free virtual = 63240
Phase 4.1.1.1 BUFG Insertion | Checksum: 19082fca1

Time (s): cpu = 00:19:45 ; elapsed = 00:15:55 . Memory (MB): peak = 5539.879 ; gain = 366.098 ; free physical = 23058 ; free virtual = 63240

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.418. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e9e11b36

Time (s): cpu = 00:21:41 ; elapsed = 00:17:30 . Memory (MB): peak = 5539.879 ; gain = 366.098 ; free physical = 23034 ; free virtual = 63216

Time (s): cpu = 00:21:41 ; elapsed = 00:17:30 . Memory (MB): peak = 5539.879 ; gain = 366.098 ; free physical = 23034 ; free virtual = 63216
Phase 4.1 Post Commit Optimization | Checksum: 1e9e11b36

Time (s): cpu = 00:21:43 ; elapsed = 00:17:31 . Memory (MB): peak = 5539.879 ; gain = 366.098 ; free physical = 23033 ; free virtual = 63216

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e9e11b36

Time (s): cpu = 00:21:46 ; elapsed = 00:17:34 . Memory (MB): peak = 5539.879 ; gain = 366.098 ; free physical = 23037 ; free virtual = 63220

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                8x8|                8x8|
|___________|___________________|___________________|
|      South|                8x8|                8x8|
|___________|___________________|___________________|
|       East|                4x4|                8x8|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e9e11b36

Time (s): cpu = 00:21:48 ; elapsed = 00:17:35 . Memory (MB): peak = 5539.879 ; gain = 366.098 ; free physical = 23040 ; free virtual = 63223
Phase 4.3 Placer Reporting | Checksum: 1e9e11b36

Time (s): cpu = 00:21:49 ; elapsed = 00:17:37 . Memory (MB): peak = 5539.879 ; gain = 366.098 ; free physical = 23040 ; free virtual = 63223

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5539.879 ; gain = 0.000 ; free physical = 23041 ; free virtual = 63224

Time (s): cpu = 00:21:50 ; elapsed = 00:17:37 . Memory (MB): peak = 5539.879 ; gain = 366.098 ; free physical = 23041 ; free virtual = 63224
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19a97d1e2

Time (s): cpu = 00:21:51 ; elapsed = 00:17:38 . Memory (MB): peak = 5539.879 ; gain = 366.098 ; free physical = 23041 ; free virtual = 63224
Ending Placer Task | Checksum: 109581b58

Time (s): cpu = 00:21:51 ; elapsed = 00:17:38 . Memory (MB): peak = 5539.879 ; gain = 366.098 ; free physical = 23041 ; free virtual = 63224
INFO: [Common 17-83] Releasing license: Implementation
200 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:22:01 ; elapsed = 00:17:45 . Memory (MB): peak = 5539.879 ; gain = 366.098 ; free physical = 23362 ; free virtual = 63545
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 5547.883 ; gain = 0.000 ; free physical = 22920 ; free virtual = 63443
report_design_analysis: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 5563.891 ; gain = 16.008 ; free physical = 22921 ; free virtual = 63453
INFO: [Common 17-1381] The checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/impl_1/riscv_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:19 ; elapsed = 00:00:45 . Memory (MB): peak = 5563.891 ; gain = 24.012 ; free physical = 23237 ; free virtual = 63488
INFO: [runtcl-4] Executing : report_io -file riscv_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.41 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 23219 ; free virtual = 63470
INFO: [runtcl-4] Executing : report_utilization -file riscv_wrapper_utilization_placed.rpt -pb riscv_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file riscv_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.83 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 23219 ; free virtual = 63472
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 108.43s |  WALL: 36.82s
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 23139 ; free virtual = 63392

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.418 | TNS=-4068.009 |
Phase 1 Physical Synthesis Initialization | Checksum: de56af09

Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 23154 ; free virtual = 63406
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.418 | TNS=-4068.009 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: de56af09

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 23144 ; free virtual = 63397

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.418 | TNS=-4068.009 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_2176_2239_42_44/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/clk_wiz_0/inst/clk_out1_riscv_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/ppn_idx_reg[12]_73. Replicated 1 times.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/ppn_idx_reg[12]_73. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.416 | TNS=-4072.822 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/ppn_idx_reg[12]_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_94_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.395 | TNS=-4048.712 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1152_1215_48_50/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.349 | TNS=-4036.936 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_170_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.303 | TNS=-4017.736 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_95_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.297 | TNS=-4009.114 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_5888_5951_42_44/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_6_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.295 | TNS=-4015.462 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_126_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.289 | TNS=-4002.447 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_512_575_42_44/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.283 | TNS=-3992.743 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3136_3199_21_23/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_21_23_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.280 | TNS=-3935.399 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1536_1599_48_50/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_48_50_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/ppn_idx_reg[12]_80. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_106_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.274 | TNS=-3930.039 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_171_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.259 | TNS=-3914.423 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_108_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.258 | TNS=-3886.845 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/hashed_reg[42]_0. Replicated 3 times.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/hashed_reg[42]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.252 | TNS=-3879.116 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_4864_4927_0_2/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/ppn_idx_reg[12]_3.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_0_2_i_11
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/ppn_idx_reg[12]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.218 | TNS=-3874.524 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.213 | TNS=-3866.123 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_177_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.209 | TNS=-3859.507 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_5248_5311_45_47/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_6_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.205 | TNS=-3856.396 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_129_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.203 | TNS=-3851.969 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_5824_5887_30_32/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_30_32_i_5_n_0.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_30_32_i_5
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_30_32_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.191 | TNS=-3850.867 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_512_575_42_44/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/hashed_reg[42]_0_repN_1.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r2_0_63_42_44_i_1_replica_1
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/hashed_reg[42]_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.187 | TNS=-3850.851 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_175_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.182 | TNS=-3842.216 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_5696_5759_48_50/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_138_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.178 | TNS=-3841.225 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_145_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.175 | TNS=-3834.811 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/hashed_reg[42]_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.164 | TNS=-3834.573 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_141_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.163 | TNS=-3832.476 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_1216_1279_0_2/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_0_2_i_16_n_0.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_0_2_i_16
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_0_2_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.159 | TNS=-3813.276 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_6272_6335_30_32/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_30_32_i_7_n_0.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_30_32_i_7
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_30_32_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.153 | TNS=-3803.525 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_172_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.152 | TNS=-3798.008 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_140_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.150 | TNS=-3796.286 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_107_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.149 | TNS=-3791.144 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_6_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_127_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.145 | TNS=-3790.904 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_139_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.145 | TNS=-3785.046 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_126_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.143 | TNS=-3783.117 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_4096_4159_42_44_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/modify_IM_idx[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_247_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_553_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.139 | TNS=-3775.132 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/modify_IM_idx[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_464_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.138 | TNS=-3771.259 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_4992_5055_45_47/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/ppn_idx_reg[12]_78.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_4
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/ppn_idx_reg[12]_78. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.137 | TNS=-3789.840 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_139_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.136 | TNS=-3788.328 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_5888_5951_42_44/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/clk_wiz_0/inst/clk_out1_riscv_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_4096_4159_42_44_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/modify_IM_idx[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_204_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_468_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.134 | TNS=-3763.012 |
INFO: [Physopt 32-663] Processed net riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0].  Re-placed instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]
INFO: [Physopt 32-735] Processed net riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.134 | TNS=-3762.893 |
INFO: [Physopt 32-663] Processed net riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1].  Re-placed instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]
INFO: [Physopt 32-735] Processed net riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.134 | TNS=-3762.999 |
INFO: [Physopt 32-702] Processed net riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_cmd_vacancy_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.131 | TNS=-3759.896 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1152_1215_48_50/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_data_0[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/modify_IM_idx[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.129 | TNS=-3707.875 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1536_1599_48_50/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_48_50_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/ppn_idx_reg[12]_80. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/modify_IM_idx[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.127 | TNS=-3692.013 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_6464_6527_30_32/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_30_32_i_9_n_0.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_30_32_i_9
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_30_32_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.124 | TNS=-3724.182 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_512_575_42_44/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_166_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.122 | TNS=-3721.478 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_4992_5055_45_47/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/ppn_idx_reg[12]_78. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_95_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.121 | TNS=-3720.538 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_3136_3199_45_47/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.118 | TNS=-3713.069 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.118 | TNS=-3713.069 |
Phase 3 Critical Path Optimization | Checksum: de56af09

Time (s): cpu = 00:01:58 ; elapsed = 00:01:02 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 23115 ; free virtual = 63368

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.118 | TNS=-3713.069 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_4992_5055_45_47/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/clk_wiz_0/inst/clk_out1_riscv_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/ppn_idx_reg[12]_78. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_94_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.116 | TNS=-3706.762 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_5888_5951_42_44/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_4096_4159_42_44_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/modify_IM_idx[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_233_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_526_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.116 | TNS=-3699.466 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_6464_6527_30_32/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_30_32_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_30_32_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_30_32_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_30_32_i_174_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.113 | TNS=-3685.680 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/modify_IM_idx[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_201_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_461_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.113 | TNS=-3685.680 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_200_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_459_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.112 | TNS=-3652.872 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_5248_5311_45_47/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_6_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.102 | TNS=-3649.157 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1536_1599_48_50/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_48_50_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/ppn_idx_reg[12]_80. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/modify_IM_idx[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_252_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_564_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/hashed_reg[63][16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IPT_reg_r2_1280_1343_0_2/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ppn_idx_reg[1]_rep__0_n_0. Replicated 4 times.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ppn_idx_reg[1]_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.101 | TNS=-3626.947 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_523_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.098 | TNS=-3624.703 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_512_575_42_44/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_154_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.097 | TNS=-3623.868 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_258_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_575_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.097 | TNS=-3622.284 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_1984_2047_0_2/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/ppn_idx_reg[12]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.097 | TNS=-3606.786 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_5888_5951_42_44/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/clk_wiz_0/inst/clk_out1_riscv_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_134_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.095 | TNS=-3606.488 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1536_1599_48_50/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_48_50_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/ppn_idx_reg[12]_80. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/modify_IM_idx[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_250_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_560_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.093 | TNS=-3602.713 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_4096_4159_42_44_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/modify_IM_idx[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_244_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_547_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.091 | TNS=-3601.054 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r2_4992_5055_45_47/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/ppn_idx_reg[12]_78. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_97_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.091 | TNS=-3601.054 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_96_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.091 | TNS=-3600.823 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_42_44_i_138_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.090 | TNS=-3599.986 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_45_47_i_83_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.089 | TNS=-3592.713 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_1152_1215_48_50/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_0_reg_r1_0_63_48_50_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/im_sram_test/IM_data_0[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/modify_IM_idx[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_227_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_513_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.088 | TNS=-3568.804 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_562_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.088 | TNS=-3567.776 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_246_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/CCU/ipt_sram_test/IM_0_reg_r1_0_63_0_2_i_551_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.086 | TNS=-3565.612 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.086 | TNS=-3565.612 |
Phase 4 Critical Path Optimization | Checksum: de56af09

Time (s): cpu = 00:03:23 ; elapsed = 00:01:41 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 23110 ; free virtual = 63363
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 23110 ; free virtual = 63363
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.086 | TNS=-3565.612 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Path  |          0.332  |        502.397  |           10  |              0  |                    68  |           0  |           2  |  00:01:16  |
|  Total          |          0.332  |        502.397  |           10  |              0  |                    68  |           0  |           3  |  00:01:16  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 23110 ; free virtual = 63363
Ending Physical Synthesis Task | Checksum: 179029a02

Time (s): cpu = 00:03:25 ; elapsed = 00:01:43 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 23110 ; free virtual = 63363
INFO: [Common 17-83] Releasing license: Implementation
604 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:50 ; elapsed = 00:02:21 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 23211 ; free virtual = 63464
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 22786 ; free virtual = 63377
report_design_analysis: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 22799 ; free virtual = 63400
INFO: [Common 17-1381] The checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/impl_1/riscv_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:11 ; elapsed = 00:00:39 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 23119 ; free virtual = 63441
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8e85d2d4 ConstDB: 0 ShapeSum: 28b8c4cf RouteDB: 0
Post Restoration Checksum: NetGraph: 94dbbbc0 NumContArr: cb549fc0 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 160305b80

Time (s): cpu = 00:01:15 ; elapsed = 00:00:29 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 22722 ; free virtual = 63043

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 160305b80

Time (s): cpu = 00:01:17 ; elapsed = 00:00:31 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 22932 ; free virtual = 63253

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 160305b80

Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 22882 ; free virtual = 63203

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 160305b80

Time (s): cpu = 00:01:20 ; elapsed = 00:00:34 . Memory (MB): peak = 5563.891 ; gain = 0.000 ; free physical = 22882 ; free virtual = 63203
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d8c095b3

Time (s): cpu = 00:03:36 ; elapsed = 00:01:53 . Memory (MB): peak = 5625.766 ; gain = 61.875 ; free physical = 22773 ; free virtual = 63094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.751 | TNS=-1102.433| WHS=-1.304 | THS=-14665.618|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2157b30f9

Time (s): cpu = 00:05:22 ; elapsed = 00:02:34 . Memory (MB): peak = 5625.766 ; gain = 61.875 ; free physical = 22746 ; free virtual = 63067
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.751 | TNS=-1025.737| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 22387ac40

Time (s): cpu = 00:05:23 ; elapsed = 00:02:35 . Memory (MB): peak = 5625.766 ; gain = 61.875 ; free physical = 22731 ; free virtual = 63052

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00184436 %
  Global Horizontal Routing Utilization  = 0.000903196 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 166523
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 166521
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 15d6285b9

Time (s): cpu = 00:05:25 ; elapsed = 00:02:38 . Memory (MB): peak = 5632.766 ; gain = 68.875 ; free physical = 22723 ; free virtual = 63044

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15d6285b9

Time (s): cpu = 00:05:26 ; elapsed = 00:02:38 . Memory (MB): peak = 5632.766 ; gain = 68.875 ; free physical = 22723 ; free virtual = 63044
Phase 3 Initial Routing | Checksum: 1253f845a

Time (s): cpu = 00:10:33 ; elapsed = 00:04:24 . Memory (MB): peak = 6173.266 ; gain = 609.375 ; free physical = 22580 ; free virtual = 62901
INFO: [Route 35-580] Design has 793 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+============================+============================+============================================================================================================================+
| Launch Clock               | Capture Clock              | Pin                                                                                                                        |
+============================+============================+============================================================================================================================+
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_ctrl_sel_alu1_reg[1]/D |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_ctrl_sel_alu1_reg[0]/D |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_ctrl_sel_alu2_reg[0]/D |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rvc_reg/D          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_cause_reg[1]/D     |
+----------------------------+----------------------------+----------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 38354
 Number of Nodes with overlaps = 4596
 Number of Nodes with overlaps = 1293
 Number of Nodes with overlaps = 546
 Number of Nodes with overlaps = 256
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.193 | TNS=-14294.279| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15ad84ea4

Time (s): cpu = 00:30:37 ; elapsed = 00:15:48 . Memory (MB): peak = 6201.766 ; gain = 637.875 ; free physical = 22586 ; free virtual = 62908

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 284
 Number of Nodes with overlaps = 252
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 269
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.216 | TNS=-12766.705| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14c02e2c2

Time (s): cpu = 00:42:23 ; elapsed = 00:24:56 . Memory (MB): peak = 6201.766 ; gain = 637.875 ; free physical = 22548 ; free virtual = 62870

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2555
 Number of Nodes with overlaps = 767
 Number of Nodes with overlaps = 386
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 74
Phase 4.3 Global Iteration 2 | Checksum: 124ab3efb

Time (s): cpu = 00:46:04 ; elapsed = 00:27:16 . Memory (MB): peak = 6201.766 ; gain = 637.875 ; free physical = 22566 ; free virtual = 62889
Phase 4 Rip-up And Reroute | Checksum: 124ab3efb

Time (s): cpu = 00:46:04 ; elapsed = 00:27:17 . Memory (MB): peak = 6201.766 ; gain = 637.875 ; free physical = 22566 ; free virtual = 62889

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: fbf1a986

Time (s): cpu = 00:46:40 ; elapsed = 00:27:32 . Memory (MB): peak = 6201.766 ; gain = 637.875 ; free physical = 22598 ; free virtual = 62921
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.216 | TNS=-12433.591| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c298031a

Time (s): cpu = 00:46:47 ; elapsed = 00:27:36 . Memory (MB): peak = 6201.766 ; gain = 637.875 ; free physical = 22586 ; free virtual = 62909

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c298031a

Time (s): cpu = 00:46:47 ; elapsed = 00:27:36 . Memory (MB): peak = 6201.766 ; gain = 637.875 ; free physical = 22586 ; free virtual = 62909
Phase 5 Delay and Skew Optimization | Checksum: 1c298031a

Time (s): cpu = 00:46:48 ; elapsed = 00:27:37 . Memory (MB): peak = 6201.766 ; gain = 637.875 ; free physical = 22586 ; free virtual = 62909

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22f79266a

Time (s): cpu = 00:47:36 ; elapsed = 00:28:04 . Memory (MB): peak = 6201.766 ; gain = 637.875 ; free physical = 22611 ; free virtual = 62933
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.111 | TNS=-10989.627| WHS=-0.104 | THS=-0.339 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1dce45114

Time (s): cpu = 00:48:11 ; elapsed = 00:28:38 . Memory (MB): peak = 6201.766 ; gain = 637.875 ; free physical = 22514 ; free virtual = 62836
Phase 6.1 Hold Fix Iter | Checksum: 1dce45114

Time (s): cpu = 00:48:12 ; elapsed = 00:28:39 . Memory (MB): peak = 6201.766 ; gain = 637.875 ; free physical = 22514 ; free virtual = 62836

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.111 | TNS=-10989.627| WHS=0.025  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 2b43db73c

Time (s): cpu = 00:49:01 ; elapsed = 00:29:07 . Memory (MB): peak = 6201.766 ; gain = 637.875 ; free physical = 22523 ; free virtual = 62846
WARNING: [Route 35-468] The router encountered 935 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/buf__data[13]_i_2/I4
	riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/buf__data[13]_i_3/I4
	riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/buf__data[1]_i_3/I4
	riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/buf__pc[1]_i_2/I4
	riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ibuf/buf__pc[11]_i_1/I2
	riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ibuf/buf__pc[15]_i_1/I2
	riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ibuf/buf__pc[23]_i_1/I2
	riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ibuf/buf__pc[26]_i_1/I2
	riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[0][5]/D
	riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[10][5]/D
	.. and 925 more pins.

Phase 6 Post Hold Fix | Checksum: 2240047e2

Time (s): cpu = 00:49:20 ; elapsed = 00:29:25 . Memory (MB): peak = 6201.766 ; gain = 637.875 ; free physical = 22521 ; free virtual = 62843

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 30.7086 %
  Global Horizontal Routing Utilization  = 33.5527 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 8x8 Area, Max Cong = 88.1053%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y206 -> INT_R_X47Y213
   INT_L_X40Y198 -> INT_R_X47Y205
South Dir 16x16 Area, Max Cong = 86.4408%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y190 -> INT_R_X47Y205
East Dir 8x8 Area, Max Cong = 85.6618%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y198 -> INT_R_X39Y205
West Dir 8x8 Area, Max Cong = 85.6388%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y198 -> INT_R_X47Y205

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.25 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 4
Effective congestion level: 4 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.6 Sparse Ratio: 0.5625
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.5 Sparse Ratio: 0.625

Phase 7 Route finalize | Checksum: 286f5ce47

Time (s): cpu = 00:49:23 ; elapsed = 00:29:27 . Memory (MB): peak = 6201.766 ; gain = 637.875 ; free physical = 22552 ; free virtual = 62875

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 286f5ce47

Time (s): cpu = 00:49:24 ; elapsed = 00:29:28 . Memory (MB): peak = 6201.766 ; gain = 637.875 ; free physical = 22549 ; free virtual = 62871

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e60bf60f

Time (s): cpu = 00:49:42 ; elapsed = 00:29:43 . Memory (MB): peak = 6249.789 ; gain = 685.898 ; free physical = 22542 ; free virtual = 62865

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.111 | TNS=-10989.627| WHS=0.025  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e60bf60f

Time (s): cpu = 00:50:13 ; elapsed = 00:29:53 . Memory (MB): peak = 6249.789 ; gain = 685.898 ; free physical = 22566 ; free virtual = 62889
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:50:14 ; elapsed = 00:29:54 . Memory (MB): peak = 6249.789 ; gain = 685.898 ; free physical = 22849 ; free virtual = 63172

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
625 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:51:50 ; elapsed = 00:30:40 . Memory (MB): peak = 6249.789 ; gain = 685.898 ; free physical = 22849 ; free virtual = 63172
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 6249.789 ; gain = 0.000 ; free physical = 22360 ; free virtual = 63101
report_design_analysis: Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 6249.789 ; gain = 0.000 ; free physical = 22234 ; free virtual = 62982
INFO: [Common 17-1381] The checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/impl_1/riscv_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:29 ; elapsed = 00:00:54 . Memory (MB): peak = 6249.789 ; gain = 0.000 ; free physical = 22596 ; free virtual = 63008
INFO: [runtcl-4] Executing : report_drc -file riscv_wrapper_drc_routed.rpt -pb riscv_wrapper_drc_routed.pb -rpx riscv_wrapper_drc_routed.rpx
Command: report_drc -file riscv_wrapper_drc_routed.rpt -pb riscv_wrapper_drc_routed.pb -rpx riscv_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/impl_1/riscv_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:57 ; elapsed = 00:00:46 . Memory (MB): peak = 6249.789 ; gain = 0.000 ; free physical = 22319 ; free virtual = 62731
INFO: [runtcl-4] Executing : report_methodology -file riscv_wrapper_methodology_drc_routed.rpt -pb riscv_wrapper_methodology_drc_routed.pb -rpx riscv_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file riscv_wrapper_methodology_drc_routed.rpt -pb riscv_wrapper_methodology_drc_routed.pb -rpx riscv_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/impl_1/riscv_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:36 ; elapsed = 00:00:53 . Memory (MB): peak = 6249.789 ; gain = 0.000 ; free physical = 22293 ; free virtual = 62707
INFO: [runtcl-4] Executing : report_power -file riscv_wrapper_power_routed.rpt -pb riscv_wrapper_power_summary_routed.pb -rpx riscv_wrapper_power_routed.rpx
Command: report_power -file riscv_wrapper_power_routed.rpt -pb riscv_wrapper_power_summary_routed.pb -rpx riscv_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
638 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:02:13 ; elapsed = 00:00:57 . Memory (MB): peak = 6249.789 ; gain = 0.000 ; free physical = 22160 ; free virtual = 62589
INFO: [runtcl-4] Executing : report_route_status -file riscv_wrapper_route_status.rpt -pb riscv_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_wrapper_timing_summary_routed.rpt -pb riscv_wrapper_timing_summary_routed.pb -rpx riscv_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 6249.789 ; gain = 0.000 ; free physical = 22082 ; free virtual = 62529
INFO: [runtcl-4] Executing : report_incremental_reuse -file riscv_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file riscv_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6249.789 ; gain = 0.000 ; free physical = 22022 ; free virtual = 62468
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file riscv_wrapper_bus_skew_routed.rpt -pb riscv_wrapper_bus_skew_routed.pb -rpx riscv_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force riscv_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__2 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_prod_T_3 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_prod_T_3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_prod_T_3__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_prod_T_3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_prod_T_3__1 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_prod_T_3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_prod_T_3__2 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_prod_T_3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__5 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__7 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_prod_T_3 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_prod_T_3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_prod_T_3__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_prod_T_3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_prod_T_3__1 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_prod_T_3__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_prod_T_3__2 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/div/_prod_T_3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__5 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__7 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are riscv_i/IO/io_axi_s/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m03_nodes/m03_aw_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 25 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 32 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 21804160 bits.
Writing bitstream ./riscv_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:47 ; elapsed = 00:01:06 . Memory (MB): peak = 6736.500 ; gain = 446.691 ; free physical = 21997 ; free virtual = 62453
INFO: [Common 17-206] Exiting Vivado at Fri Apr  7 17:43:45 2023...
